Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan 23 10:05:43 2025
| Host         : gcp-pcp-rigaud running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file inter_spartan_timing_summary_routed.rpt -pb inter_spartan_timing_summary_routed.pb -rpx inter_spartan_timing_summary_routed.rpx -warn_on_violation
| Design       : inter_spartan
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.318        0.000                      0                11064        0.132        0.000                      0                11064        2.000        0.000                       0                  5608  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clock_i               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_i                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        6.318        0.000                      0                11064        0.132        0.000                      0                11064        9.500        0.000                       0                  5604  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_i
  To Clock:  clock_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 u_drive_ascon/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ascon_reg/wave_s_reg[612]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.550ns  (logic 0.715ns (5.277%)  route 12.835ns (94.723%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.040    -0.676    u_drive_ascon/clock_i
    SLICE_X110Y122       FDCE                                         r  u_drive_ascon/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDCE (Prop_fdce_C_Q)         0.419    -0.257 f  u_drive_ascon/FSM_onehot_current_state_reg[1]/Q
                         net (fo=1479, routed)       12.835    12.578    u_ascon_reg/init_i
    SLICE_X90Y139        LUT2 (Prop_lut2_I1_O)        0.296    12.874 r  u_ascon_reg/wave_s[612]_i_1/O
                         net (fo=1, routed)           0.000    12.874    u_ascon_reg/p_0_in[612]
    SLICE_X90Y139        FDCE                                         r  u_ascon_reg/wave_s_reg[612]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.777    18.608    u_ascon_reg/clock_i
    SLICE_X90Y139        FDCE                                         r  u_ascon_reg/wave_s_reg[612]/C
                         clock pessimism              0.584    19.193    
                         clock uncertainty           -0.080    19.113    
    SLICE_X90Y139        FDCE (Setup_fdce_C_D)        0.079    19.192    u_ascon_reg/wave_s_reg[612]
  -------------------------------------------------------------------
                         required time                         19.192    
                         arrival time                         -12.874    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 u_drive_ascon/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ascon_reg/wave_s_reg[613]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.579ns  (logic 0.744ns (5.479%)  route 12.835ns (94.521%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.040    -0.676    u_drive_ascon/clock_i
    SLICE_X110Y122       FDCE                                         r  u_drive_ascon/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDCE (Prop_fdce_C_Q)         0.419    -0.257 f  u_drive_ascon/FSM_onehot_current_state_reg[1]/Q
                         net (fo=1479, routed)       12.835    12.578    u_ascon_reg/init_i
    SLICE_X90Y139        LUT2 (Prop_lut2_I1_O)        0.325    12.903 r  u_ascon_reg/wave_s[613]_i_1/O
                         net (fo=1, routed)           0.000    12.903    u_ascon_reg/p_0_in[613]
    SLICE_X90Y139        FDCE                                         r  u_ascon_reg/wave_s_reg[613]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.777    18.608    u_ascon_reg/clock_i
    SLICE_X90Y139        FDCE                                         r  u_ascon_reg/wave_s_reg[613]/C
                         clock pessimism              0.584    19.193    
                         clock uncertainty           -0.080    19.113    
    SLICE_X90Y139        FDCE (Setup_fdce_C_D)        0.118    19.231    u_ascon_reg/wave_s_reg[613]
  -------------------------------------------------------------------
                         required time                         19.231    
                         arrival time                         -12.903    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 u_drive_ascon/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ascon_reg/wave_s_reg[724]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.541ns  (logic 0.715ns (5.280%)  route 12.826ns (94.720%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.040    -0.676    u_drive_ascon/clock_i
    SLICE_X110Y122       FDCE                                         r  u_drive_ascon/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDCE (Prop_fdce_C_Q)         0.419    -0.257 f  u_drive_ascon/FSM_onehot_current_state_reg[1]/Q
                         net (fo=1479, routed)       12.826    12.568    u_ascon_reg/init_i
    SLICE_X90Y141        LUT2 (Prop_lut2_I1_O)        0.296    12.864 r  u_ascon_reg/wave_s[724]_i_1/O
                         net (fo=1, routed)           0.000    12.864    u_ascon_reg/p_0_in[724]
    SLICE_X90Y141        FDCE                                         r  u_ascon_reg/wave_s_reg[724]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.778    18.609    u_ascon_reg/clock_i
    SLICE_X90Y141        FDCE                                         r  u_ascon_reg/wave_s_reg[724]/C
                         clock pessimism              0.584    19.194    
                         clock uncertainty           -0.080    19.114    
    SLICE_X90Y141        FDCE (Setup_fdce_C_D)        0.079    19.193    u_ascon_reg/wave_s_reg[724]
  -------------------------------------------------------------------
                         required time                         19.193    
                         arrival time                         -12.864    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.338ns  (required time - arrival time)
  Source:                 u_drive_ascon/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ascon_reg/wave_s_reg[725]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.570ns  (logic 0.744ns (5.483%)  route 12.826ns (94.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.040    -0.676    u_drive_ascon/clock_i
    SLICE_X110Y122       FDCE                                         r  u_drive_ascon/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDCE (Prop_fdce_C_Q)         0.419    -0.257 f  u_drive_ascon/FSM_onehot_current_state_reg[1]/Q
                         net (fo=1479, routed)       12.826    12.568    u_ascon_reg/init_i
    SLICE_X90Y141        LUT2 (Prop_lut2_I1_O)        0.325    12.893 r  u_ascon_reg/wave_s[725]_i_1/O
                         net (fo=1, routed)           0.000    12.893    u_ascon_reg/p_0_in[725]
    SLICE_X90Y141        FDCE                                         r  u_ascon_reg/wave_s_reg[725]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.778    18.609    u_ascon_reg/clock_i
    SLICE_X90Y141        FDCE                                         r  u_ascon_reg/wave_s_reg[725]/C
                         clock pessimism              0.584    19.194    
                         clock uncertainty           -0.080    19.114    
    SLICE_X90Y141        FDCE (Setup_fdce_C_D)        0.118    19.232    u_ascon_reg/wave_s_reg[725]
  -------------------------------------------------------------------
                         required time                         19.232    
                         arrival time                         -12.893    
  -------------------------------------------------------------------
                         slack                                  6.338    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 u_drive_ascon/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ascon_reg/wave_s_reg[468]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.473ns  (logic 0.715ns (5.307%)  route 12.758ns (94.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.040    -0.676    u_drive_ascon/clock_i
    SLICE_X110Y122       FDCE                                         r  u_drive_ascon/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDCE (Prop_fdce_C_Q)         0.419    -0.257 f  u_drive_ascon/FSM_onehot_current_state_reg[1]/Q
                         net (fo=1479, routed)       12.758    12.500    u_ascon_reg/init_i
    SLICE_X90Y136        LUT2 (Prop_lut2_I1_O)        0.296    12.796 r  u_ascon_reg/wave_s[468]_i_1/O
                         net (fo=1, routed)           0.000    12.796    u_ascon_reg/p_0_in[468]
    SLICE_X90Y136        FDCE                                         r  u_ascon_reg/wave_s_reg[468]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.774    18.605    u_ascon_reg/clock_i
    SLICE_X90Y136        FDCE                                         r  u_ascon_reg/wave_s_reg[468]/C
                         clock pessimism              0.584    19.190    
                         clock uncertainty           -0.080    19.110    
    SLICE_X90Y136        FDCE (Setup_fdce_C_D)        0.079    19.189    u_ascon_reg/wave_s_reg[468]
  -------------------------------------------------------------------
                         required time                         19.189    
                         arrival time                         -12.796    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 u_drive_ascon/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ascon_reg/wave_s_reg[469]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.502ns  (logic 0.744ns (5.510%)  route 12.758ns (94.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.040    -0.676    u_drive_ascon/clock_i
    SLICE_X110Y122       FDCE                                         r  u_drive_ascon/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDCE (Prop_fdce_C_Q)         0.419    -0.257 f  u_drive_ascon/FSM_onehot_current_state_reg[1]/Q
                         net (fo=1479, routed)       12.758    12.500    u_ascon_reg/init_i
    SLICE_X90Y136        LUT2 (Prop_lut2_I1_O)        0.325    12.825 r  u_ascon_reg/wave_s[469]_i_1/O
                         net (fo=1, routed)           0.000    12.825    u_ascon_reg/p_0_in[469]
    SLICE_X90Y136        FDCE                                         r  u_ascon_reg/wave_s_reg[469]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.774    18.605    u_ascon_reg/clock_i
    SLICE_X90Y136        FDCE                                         r  u_ascon_reg/wave_s_reg[469]/C
                         clock pessimism              0.584    19.190    
                         clock uncertainty           -0.080    19.110    
    SLICE_X90Y136        FDCE (Setup_fdce_C_D)        0.118    19.228    u_ascon_reg/wave_s_reg[469]
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.456ns  (required time - arrival time)
  Source:                 u_drive_ascon/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ascon_reg/wave_s_reg[700]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.364ns  (logic 0.715ns (5.350%)  route 12.649ns (94.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.040    -0.676    u_drive_ascon/clock_i
    SLICE_X110Y122       FDCE                                         r  u_drive_ascon/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDCE (Prop_fdce_C_Q)         0.419    -0.257 f  u_drive_ascon/FSM_onehot_current_state_reg[1]/Q
                         net (fo=1479, routed)       12.649    12.392    u_ascon_reg/init_i
    SLICE_X93Y140        LUT2 (Prop_lut2_I1_O)        0.296    12.688 r  u_ascon_reg/wave_s[700]_i_1/O
                         net (fo=1, routed)           0.000    12.688    u_ascon_reg/p_0_in[700]
    SLICE_X93Y140        FDCE                                         r  u_ascon_reg/wave_s_reg[700]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.778    18.609    u_ascon_reg/clock_i
    SLICE_X93Y140        FDCE                                         r  u_ascon_reg/wave_s_reg[700]/C
                         clock pessimism              0.584    19.194    
                         clock uncertainty           -0.080    19.114    
    SLICE_X93Y140        FDCE (Setup_fdce_C_D)        0.031    19.145    u_ascon_reg/wave_s_reg[700]
  -------------------------------------------------------------------
                         required time                         19.145    
                         arrival time                         -12.688    
  -------------------------------------------------------------------
                         slack                                  6.456    

Slack (MET) :             6.470ns  (required time - arrival time)
  Source:                 u_drive_ascon/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ascon_reg/wave_s_reg[701]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.394ns  (logic 0.745ns (5.562%)  route 12.649ns (94.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.040    -0.676    u_drive_ascon/clock_i
    SLICE_X110Y122       FDCE                                         r  u_drive_ascon/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDCE (Prop_fdce_C_Q)         0.419    -0.257 f  u_drive_ascon/FSM_onehot_current_state_reg[1]/Q
                         net (fo=1479, routed)       12.649    12.392    u_ascon_reg/init_i
    SLICE_X93Y140        LUT2 (Prop_lut2_I1_O)        0.326    12.718 r  u_ascon_reg/wave_s[701]_i_1/O
                         net (fo=1, routed)           0.000    12.718    u_ascon_reg/p_0_in[701]
    SLICE_X93Y140        FDCE                                         r  u_ascon_reg/wave_s_reg[701]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.778    18.609    u_ascon_reg/clock_i
    SLICE_X93Y140        FDCE                                         r  u_ascon_reg/wave_s_reg[701]/C
                         clock pessimism              0.584    19.194    
                         clock uncertainty           -0.080    19.114    
    SLICE_X93Y140        FDCE (Setup_fdce_C_D)        0.075    19.189    u_ascon_reg/wave_s_reg[701]
  -------------------------------------------------------------------
                         required time                         19.189    
                         arrival time                         -12.718    
  -------------------------------------------------------------------
                         slack                                  6.470    

Slack (MET) :             6.471ns  (required time - arrival time)
  Source:                 u_drive_ascon/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ascon_reg/wave_s_reg[604]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.347ns  (logic 0.715ns (5.357%)  route 12.632ns (94.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.040    -0.676    u_drive_ascon/clock_i
    SLICE_X110Y122       FDCE                                         r  u_drive_ascon/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDCE (Prop_fdce_C_Q)         0.419    -0.257 f  u_drive_ascon/FSM_onehot_current_state_reg[1]/Q
                         net (fo=1479, routed)       12.632    12.375    u_ascon_reg/init_i
    SLICE_X91Y139        LUT2 (Prop_lut2_I1_O)        0.296    12.671 r  u_ascon_reg/wave_s[604]_i_1/O
                         net (fo=1, routed)           0.000    12.671    u_ascon_reg/p_0_in[604]
    SLICE_X91Y139        FDCE                                         r  u_ascon_reg/wave_s_reg[604]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.777    18.608    u_ascon_reg/clock_i
    SLICE_X91Y139        FDCE                                         r  u_ascon_reg/wave_s_reg[604]/C
                         clock pessimism              0.584    19.193    
                         clock uncertainty           -0.080    19.113    
    SLICE_X91Y139        FDCE (Setup_fdce_C_D)        0.029    19.142    u_ascon_reg/wave_s_reg[604]
  -------------------------------------------------------------------
                         required time                         19.142    
                         arrival time                         -12.671    
  -------------------------------------------------------------------
                         slack                                  6.471    

Slack (MET) :             6.474ns  (required time - arrival time)
  Source:                 u_drive_ascon/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ascon_reg/wave_s_reg[668]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.346ns  (logic 0.715ns (5.357%)  route 12.631ns (94.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.040    -0.676    u_drive_ascon/clock_i
    SLICE_X110Y122       FDCE                                         r  u_drive_ascon/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y122       FDCE (Prop_fdce_C_Q)         0.419    -0.257 f  u_drive_ascon/FSM_onehot_current_state_reg[1]/Q
                         net (fo=1479, routed)       12.631    12.374    u_ascon_reg/init_i
    SLICE_X91Y139        LUT2 (Prop_lut2_I1_O)        0.296    12.670 r  u_ascon_reg/wave_s[668]_i_1/O
                         net (fo=1, routed)           0.000    12.670    u_ascon_reg/p_0_in[668]
    SLICE_X91Y139        FDCE                                         r  u_ascon_reg/wave_s_reg[668]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clock_i (IN)
                         net (fo=0)                   0.000    20.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.777    18.608    u_ascon_reg/clock_i
    SLICE_X91Y139        FDCE                                         r  u_ascon_reg/wave_s_reg[668]/C
                         clock pessimism              0.584    19.193    
                         clock uncertainty           -0.080    19.113    
    SLICE_X91Y139        FDCE (Setup_fdce_C_D)        0.031    19.144    u_ascon_reg/wave_s_reg[668]
  -------------------------------------------------------------------
                         required time                         19.144    
                         arrival time                         -12.670    
  -------------------------------------------------------------------
                         slack                                  6.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[348]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[356]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.685    -0.546    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X95Y135        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[348]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[348]/Q
                         net (fo=1, routed)           0.080    -0.325    fsm_uart_0/cipher_reg_0/cipher_s[348]
    SLICE_X94Y135        LUT3 (Prop_lut3_I2_O)        0.045    -0.280 r  fsm_uart_0/cipher_reg_0/cipher_s[356]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    fsm_uart_0/cipher_reg_0/p_0_in[356]
    SLICE_X94Y135        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[356]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.958    -0.782    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X94Y135        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[356]/C
                         clock pessimism              0.249    -0.533    
    SLICE_X94Y135        FDCE (Hold_fdce_C_D)         0.121    -0.412    fsm_uart_0/cipher_reg_0/cipher_s_reg[356]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_ascon/U3/UTag/data_s_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/tag_reg_0/tag_s_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.653    -0.578    u_ascon/U3/UTag/clock_i
    SLICE_X87Y123        FDCE                                         r  u_ascon/U3/UTag/data_s_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDCE (Prop_fdce_C_Q)         0.141    -0.437 r  u_ascon/U3/UTag/data_s_reg[60]/Q
                         net (fo=1, routed)           0.080    -0.357    fsm_uart_0/tag_reg_0/tag_i[60]
    SLICE_X86Y123        LUT3 (Prop_lut3_I0_O)        0.045    -0.312 r  fsm_uart_0/tag_reg_0/tag_s[60]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    fsm_uart_0/tag_reg_0/p_0_in[60]
    SLICE_X86Y123        FDCE                                         r  fsm_uart_0/tag_reg_0/tag_s_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.924    -0.816    fsm_uart_0/tag_reg_0/clock_i
    SLICE_X86Y123        FDCE                                         r  fsm_uart_0/tag_reg_0/tag_s_reg[60]/C
                         clock pessimism              0.251    -0.565    
    SLICE_X86Y123        FDCE (Hold_fdce_C_D)         0.121    -0.444    fsm_uart_0/tag_reg_0/tag_s_reg[60]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[104]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.683    -0.548    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X99Y131        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[96]/Q
                         net (fo=1, routed)           0.087    -0.320    fsm_uart_0/cipher_reg_0/cipher_s[96]
    SLICE_X98Y131        LUT3 (Prop_lut3_I2_O)        0.045    -0.275 r  fsm_uart_0/cipher_reg_0/cipher_s[104]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    fsm_uart_0/cipher_reg_0/p_0_in[104]
    SLICE_X98Y131        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.955    -0.785    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X98Y131        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[104]/C
                         clock pessimism              0.250    -0.535    
    SLICE_X98Y131        FDCE (Hold_fdce_C_D)         0.120    -0.415    fsm_uart_0/cipher_reg_0/cipher_s_reg[104]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[1038]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1046]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.717    -0.514    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X109Y146       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1038]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y146       FDCE (Prop_fdce_C_Q)         0.141    -0.373 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1038]/Q
                         net (fo=1, routed)           0.087    -0.286    fsm_uart_0/cipher_reg_0/cipher_s[1038]
    SLICE_X108Y146       LUT3 (Prop_lut3_I2_O)        0.045    -0.241 r  fsm_uart_0/cipher_reg_0/cipher_s[1046]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    fsm_uart_0/cipher_reg_0/p_0_in[1046]
    SLICE_X108Y146       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1046]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.991    -0.749    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X108Y146       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1046]/C
                         clock pessimism              0.248    -0.501    
    SLICE_X108Y146       FDCE (Hold_fdce_C_D)         0.120    -0.381    fsm_uart_0/cipher_reg_0/cipher_s_reg[1046]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[1326]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1334]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.690    -0.541    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X103Y145       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1326]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y145       FDCE (Prop_fdce_C_Q)         0.141    -0.400 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1326]/Q
                         net (fo=1, routed)           0.087    -0.313    fsm_uart_0/cipher_reg_0/cipher_s[1326]
    SLICE_X102Y145       LUT3 (Prop_lut3_I2_O)        0.045    -0.268 r  fsm_uart_0/cipher_reg_0/cipher_s[1334]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    fsm_uart_0/cipher_reg_0/p_0_in[1334]
    SLICE_X102Y145       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1334]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.964    -0.776    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X102Y145       FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1334]/C
                         clock pessimism              0.248    -0.528    
    SLICE_X102Y145       FDCE (Hold_fdce_C_D)         0.120    -0.408    fsm_uart_0/cipher_reg_0/cipher_s_reg[1334]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1424]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1424]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.688    -0.543    u_ascon_reg/clock_i
    SLICE_X93Y143        FDCE                                         r  u_ascon_reg/wave_s_reg[1424]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y143        FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  u_ascon_reg/wave_s_reg[1424]/Q
                         net (fo=1, routed)           0.087    -0.315    fsm_uart_0/cipher_reg_0/cipher_i[1424]
    SLICE_X92Y143        LUT3 (Prop_lut3_I0_O)        0.045    -0.270 r  fsm_uart_0/cipher_reg_0/cipher_s[1424]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    fsm_uart_0/cipher_reg_0/p_0_in[1424]
    SLICE_X92Y143        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1424]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.962    -0.778    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X92Y143        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1424]/C
                         clock pessimism              0.248    -0.530    
    SLICE_X92Y143        FDCE (Hold_fdce_C_D)         0.120    -0.410    fsm_uart_0/cipher_reg_0/cipher_s_reg[1424]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[1458]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[1458]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.683    -0.548    u_ascon_reg/clock_i
    SLICE_X91Y133        FDCE                                         r  u_ascon_reg/wave_s_reg[1458]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y133        FDCE (Prop_fdce_C_Q)         0.141    -0.407 r  u_ascon_reg/wave_s_reg[1458]/Q
                         net (fo=1, routed)           0.087    -0.320    fsm_uart_0/cipher_reg_0/cipher_i[1458]
    SLICE_X90Y133        LUT3 (Prop_lut3_I0_O)        0.045    -0.275 r  fsm_uart_0/cipher_reg_0/cipher_s[1458]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    fsm_uart_0/cipher_reg_0/p_0_in[1458]
    SLICE_X90Y133        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1458]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.955    -0.785    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X90Y133        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[1458]/C
                         clock pessimism              0.250    -0.535    
    SLICE_X90Y133        FDCE (Hold_fdce_C_D)         0.120    -0.415    fsm_uart_0/cipher_reg_0/cipher_s_reg[1458]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 fsm_uart_0/cipher_reg_0/cipher_s_reg[268]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[276]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.685    -0.546    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X95Y135        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[268]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y135        FDCE (Prop_fdce_C_Q)         0.141    -0.405 r  fsm_uart_0/cipher_reg_0/cipher_s_reg[268]/Q
                         net (fo=1, routed)           0.087    -0.318    fsm_uart_0/cipher_reg_0/cipher_s[268]
    SLICE_X94Y135        LUT3 (Prop_lut3_I2_O)        0.045    -0.273 r  fsm_uart_0/cipher_reg_0/cipher_s[276]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    fsm_uart_0/cipher_reg_0/p_0_in[276]
    SLICE_X94Y135        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[276]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.958    -0.782    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X94Y135        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[276]/C
                         clock pessimism              0.249    -0.533    
    SLICE_X94Y135        FDCE (Hold_fdce_C_D)         0.120    -0.413    fsm_uart_0/cipher_reg_0/cipher_s_reg[276]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_ascon/U3/UTag/data_s_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/tag_reg_0/tag_s_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.684    -0.547    u_ascon/U3/UTag/clock_i
    SLICE_X95Y116        FDCE                                         r  u_ascon/U3/UTag/data_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  u_ascon/U3/UTag/data_s_reg[13]/Q
                         net (fo=1, routed)           0.087    -0.319    fsm_uart_0/tag_reg_0/tag_i[13]
    SLICE_X94Y116        LUT3 (Prop_lut3_I0_O)        0.045    -0.274 r  fsm_uart_0/tag_reg_0/tag_s[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    fsm_uart_0/tag_reg_0/p_0_in[13]
    SLICE_X94Y116        FDCE                                         r  fsm_uart_0/tag_reg_0/tag_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.956    -0.784    fsm_uart_0/tag_reg_0/clock_i
    SLICE_X94Y116        FDCE                                         r  fsm_uart_0/tag_reg_0/tag_s_reg[13]/C
                         clock pessimism              0.250    -0.534    
    SLICE_X94Y116        FDCE (Hold_fdce_C_D)         0.120    -0.414    fsm_uart_0/tag_reg_0/tag_s_reg[13]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_ascon_reg/wave_s_reg[76]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fsm_uart_0/cipher_reg_0/cipher_s_reg[76]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.148%)  route 0.091ns (32.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.681    -0.550    u_ascon_reg/clock_i
    SLICE_X95Y130        FDCE                                         r  u_ascon_reg/wave_s_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y130        FDCE (Prop_fdce_C_Q)         0.141    -0.409 r  u_ascon_reg/wave_s_reg[76]/Q
                         net (fo=2, routed)           0.091    -0.318    fsm_uart_0/cipher_reg_0/cipher_i[76]
    SLICE_X94Y130        LUT3 (Prop_lut3_I0_O)        0.045    -0.273 r  fsm_uart_0/cipher_reg_0/cipher_s[76]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    fsm_uart_0/cipher_reg_0/p_0_in[76]
    SLICE_X94Y130        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.953    -0.787    fsm_uart_0/cipher_reg_0/clock_i
    SLICE_X94Y130        FDCE                                         r  fsm_uart_0/cipher_reg_0/cipher_s_reg[76]/C
                         clock pessimism              0.250    -0.537    
    SLICE_X94Y130        FDCE (Hold_fdce_C_D)         0.121    -0.416    fsm_uart_0/cipher_reg_0/cipher_s_reg[76]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X110Y125   fsm_uart_0/FSM_onehot_etat_p_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y123   fsm_uart_0/FSM_onehot_etat_p_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X108Y123   fsm_uart_0/FSM_onehot_etat_p_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X108Y123   fsm_uart_0/FSM_onehot_etat_p_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X112Y123   fsm_uart_0/FSM_onehot_etat_p_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y123   fsm_uart_0/FSM_onehot_etat_p_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X111Y123   fsm_uart_0/FSM_onehot_etat_p_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y123   fsm_uart_0/FSM_onehot_etat_p_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X110Y125   fsm_uart_0/FSM_onehot_etat_p_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X110Y125   fsm_uart_0/FSM_onehot_etat_p_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y123   fsm_uart_0/FSM_onehot_etat_p_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y123   fsm_uart_0/FSM_onehot_etat_p_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y123   fsm_uart_0/FSM_onehot_etat_p_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y123   fsm_uart_0/FSM_onehot_etat_p_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y123   fsm_uart_0/FSM_onehot_etat_p_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y123   fsm_uart_0/FSM_onehot_etat_p_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y123   fsm_uart_0/FSM_onehot_etat_p_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y123   fsm_uart_0/FSM_onehot_etat_p_reg[13]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X110Y125   fsm_uart_0/FSM_onehot_etat_p_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X110Y125   fsm_uart_0/FSM_onehot_etat_p_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y123   fsm_uart_0/FSM_onehot_etat_p_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X110Y123   fsm_uart_0/FSM_onehot_etat_p_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y123   fsm_uart_0/FSM_onehot_etat_p_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y123   fsm_uart_0/FSM_onehot_etat_p_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y123   fsm_uart_0/FSM_onehot_etat_p_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X108Y123   fsm_uart_0/FSM_onehot_etat_p_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y123   fsm_uart_0/FSM_onehot_etat_p_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X112Y123   fsm_uart_0/FSM_onehot_etat_p_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Baud_i[0]
                            (input port)
  Destination:            Baud_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.793ns  (logic 5.117ns (52.253%)  route 4.676ns (47.747%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  Baud_i[0] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  Baud_i_IBUF[0]_inst/O
                         net (fo=13, routed)          2.409     3.872    Baud_i_IBUF[0]
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.124     3.996 r  Baud_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.267     6.263    Baud_o_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     9.793 r  Baud_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.793    Baud_o[0]
    R14                                                               r  Baud_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Baud_i[1]
                            (input port)
  Destination:            Baud_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.484ns  (logic 5.145ns (54.249%)  route 4.339ns (45.751%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  Baud_i[1] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 f  Baud_i_IBUF[1]_inst/O
                         net (fo=11, routed)          2.258     3.722    Baud_i_IBUF[1]
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.124     3.846 r  Baud_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.081     5.927    Baud_o_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557     9.484 r  Baud_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.484    Baud_o[1]
    P14                                                               r  Baud_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Baud_i[2]
                            (input port)
  Destination:            Baud_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.734ns  (logic 5.209ns (59.644%)  route 3.525ns (40.356%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  Baud_i[2] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 f  Baud_i_IBUF[2]_inst/O
                         net (fo=13, routed)          1.860     3.373    Baud_i_IBUF[2]
    SLICE_X113Y107       LUT1 (Prop_lut1_I0_O)        0.124     3.497 r  Baud_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     5.162    Baud_o_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     8.734 r  Baud_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.734    Baud_o[2]
    N16                                                               r  Baud_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Baud_i[2]
                            (input port)
  Destination:            Baud_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.598ns (59.460%)  route 1.090ns (40.540%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 f  Baud_i[2] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 f  Baud_i_IBUF[2]_inst/O
                         net (fo=13, routed)          0.758     1.039    Baud_i_IBUF[2]
    SLICE_X113Y107       LUT1 (Prop_lut1_I0_O)        0.045     1.084 r  Baud_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.415    Baud_o_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     2.688 r  Baud_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.688    Baud_o[2]
    N16                                                               r  Baud_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Baud_i[1]
                            (input port)
  Destination:            Baud_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.940ns  (logic 1.535ns (52.204%)  route 1.405ns (47.796%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  Baud_i[1] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  Baud_i_IBUF[1]_inst/O
                         net (fo=11, routed)          0.891     1.123    Baud_i_IBUF[1]
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.045     1.168 r  Baud_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.514     1.682    Baud_o_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     2.940 r  Baud_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.940    Baud_o[1]
    P14                                                               r  Baud_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Baud_i[0]
                            (input port)
  Destination:            Baud_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.005ns  (logic 1.507ns (50.152%)  route 1.498ns (49.848%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  Baud_i[0] (IN)
                         net (fo=0)                   0.000     0.000    Baud_i[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  Baud_i_IBUF[0]_inst/O
                         net (fo=13, routed)          0.927     1.158    Baud_i_IBUF[0]
    SLICE_X113Y102       LUT1 (Prop_lut1_I0_O)        0.045     1.203 r  Baud_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.571     1.774    Baud_o_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.005 r  Baud_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.005    Baud_o[0]
    R14                                                               r  Baud_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_core_0/transmit_0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.376ns  (logic 4.153ns (44.296%)  route 5.223ns (55.704%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.960    -0.756    uart_core_0/transmit_0/clock_i
    SLICE_X103Y127       FDCE                                         r  uart_core_0/transmit_0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y127       FDCE (Prop_fdce_C_Q)         0.456    -0.300 f  uart_core_0/transmit_0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=17, routed)          1.226     0.925    uart_core_0/transmit_0/current_state[0]
    SLICE_X98Y127        LUT4 (Prop_lut4_I1_O)        0.124     1.049 r  uart_core_0/transmit_0/Tx_o_INST_0/O
                         net (fo=1, routed)           3.997     5.047    Tx_o_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573     8.620 r  Tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.620    Tx_o
    Y19                                                               r  Tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RTS_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.637ns  (logic 4.097ns (53.650%)  route 3.540ns (46.350%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        2.044    -0.672    uart_core_0/receive_0/clock_i
    SLICE_X112Y120       FDCE                                         r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDCE (Prop_fdce_C_Q)         0.518    -0.154 r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           3.540     3.386    lopt
    Y18                  OBUF (Prop_obuf_I_O)         3.579     6.965 r  RTS_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.965    RTS_o
    Y18                                                               r  RTS_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RTS_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.444ns (55.968%)  route 1.136ns (44.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.709    -0.522    uart_core_0/receive_0/clock_i
    SLICE_X112Y120       FDCE                                         r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y120       FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  uart_core_0/receive_0/FSM_onehot_etat_p_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.136     0.778    lopt
    Y18                  OBUF (Prop_obuf_I_O)         1.280     2.058 r  RTS_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.058    RTS_o
    Y18                                                               r  RTS_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_core_0/transmit_0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.987ns  (logic 1.460ns (48.878%)  route 1.527ns (51.122%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.680    -0.551    uart_core_0/transmit_0/clock_i
    SLICE_X99Y127        FDCE                                         r  uart_core_0/transmit_0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.410 f  uart_core_0/transmit_0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=18, routed)          0.133    -0.277    uart_core_0/transmit_0/current_state[1]
    SLICE_X98Y127        LUT4 (Prop_lut4_I2_O)        0.045    -0.232 r  uart_core_0/transmit_0/Tx_o_INST_0/O
                         net (fo=1, routed)           1.394     1.162    Tx_o_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     2.436 r  Tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.436    Tx_o
    Y19                                                               r  Tx_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  clock_i (IN)
                         net (fo=0)                   0.000     4.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    clock_gen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_gen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          5619 Endpoints
Min Delay          5619 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[604]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.868ns  (logic 1.508ns (6.593%)  route 21.360ns (93.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)       21.360    22.868    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X92Y101        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[604]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.781    -1.388    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X92Y101        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[604]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[605]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.868ns  (logic 1.508ns (6.593%)  route 21.360ns (93.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)       21.360    22.868    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X92Y101        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[605]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.781    -1.388    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X92Y101        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[605]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[668]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.868ns  (logic 1.508ns (6.593%)  route 21.360ns (93.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)       21.360    22.868    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X92Y101        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[668]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.781    -1.388    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X92Y101        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[668]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[669]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.868ns  (logic 1.508ns (6.593%)  route 21.360ns (93.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)       21.360    22.868    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X92Y101        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[669]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.781    -1.388    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X92Y101        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[669]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[916]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.868ns  (logic 1.508ns (6.593%)  route 21.360ns (93.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)       21.360    22.868    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X92Y101        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[916]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.781    -1.388    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X92Y101        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[916]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[917]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.868ns  (logic 1.508ns (6.593%)  route 21.360ns (93.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)       21.360    22.868    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X92Y101        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[917]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.781    -1.388    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X92Y101        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[917]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[924]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.868ns  (logic 1.508ns (6.593%)  route 21.360ns (93.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)       21.360    22.868    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X92Y101        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[924]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.781    -1.388    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X92Y101        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[924]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[925]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.868ns  (logic 1.508ns (6.593%)  route 21.360ns (93.407%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)       21.360    22.868    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X92Y101        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[925]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.781    -1.388    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X92Y101        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[925]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[540]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.853ns  (logic 1.508ns (6.597%)  route 21.346ns (93.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)       21.346    22.853    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X91Y101        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[540]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.780    -1.389    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X91Y101        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[540]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            fsm_uart_0/wave_reg_0/wave_s_reg[541]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        22.853ns  (logic 1.508ns (6.597%)  route 21.346ns (93.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)       21.346    22.853    fsm_uart_0/wave_reg_0/resetb_i
    SLICE_X91Y101        FDCE                                         f  fsm_uart_0/wave_reg_0/wave_s_reg[541]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        1.780    -1.389    fsm_uart_0/wave_reg_0/clock_i
    SLICE_X91Y101        FDCE                                         r  fsm_uart_0/wave_reg_0/wave_s_reg[541]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            uart_core_0/baud_generator_0/divisor_s_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.275ns (38.816%)  route 0.434ns (61.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)        0.434     0.709    uart_core_0/baud_generator_0/resetb_i
    SLICE_X112Y131       FDCE                                         f  uart_core_0/baud_generator_0/divisor_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.985    -0.755    uart_core_0/baud_generator_0/clock_i
    SLICE_X112Y131       FDCE                                         r  uart_core_0/baud_generator_0/divisor_s_reg[0]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            uart_core_0/baud_generator_0/divisor_s_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.275ns (38.816%)  route 0.434ns (61.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)        0.434     0.709    uart_core_0/baud_generator_0/resetb_i
    SLICE_X112Y131       FDCE                                         f  uart_core_0/baud_generator_0/divisor_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.985    -0.755    uart_core_0/baud_generator_0/clock_i
    SLICE_X112Y131       FDCE                                         r  uart_core_0/baud_generator_0/divisor_s_reg[10]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            uart_core_0/baud_generator_0/divisor_s_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.275ns (38.816%)  route 0.434ns (61.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)        0.434     0.709    uart_core_0/baud_generator_0/resetb_i
    SLICE_X112Y131       FDCE                                         f  uart_core_0/baud_generator_0/divisor_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.985    -0.755    uart_core_0/baud_generator_0/clock_i
    SLICE_X112Y131       FDCE                                         r  uart_core_0/baud_generator_0/divisor_s_reg[11]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            uart_core_0/baud_generator_0/divisor_s_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.275ns (38.816%)  route 0.434ns (61.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)        0.434     0.709    uart_core_0/baud_generator_0/resetb_i
    SLICE_X112Y131       FDCE                                         f  uart_core_0/baud_generator_0/divisor_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.985    -0.755    uart_core_0/baud_generator_0/clock_i
    SLICE_X112Y131       FDCE                                         r  uart_core_0/baud_generator_0/divisor_s_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            uart_core_0/baud_generator_0/divisor_s_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.275ns (38.816%)  route 0.434ns (61.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)        0.434     0.709    uart_core_0/baud_generator_0/resetb_i
    SLICE_X112Y131       FDCE                                         f  uart_core_0/baud_generator_0/divisor_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.985    -0.755    uart_core_0/baud_generator_0/clock_i
    SLICE_X112Y131       FDCE                                         r  uart_core_0/baud_generator_0/divisor_s_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            uart_core_0/baud_generator_0/divisor_s_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.275ns (38.816%)  route 0.434ns (61.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)        0.434     0.709    uart_core_0/baud_generator_0/resetb_i
    SLICE_X113Y131       FDCE                                         f  uart_core_0/baud_generator_0/divisor_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.985    -0.755    uart_core_0/baud_generator_0/clock_i
    SLICE_X113Y131       FDCE                                         r  uart_core_0/baud_generator_0/divisor_s_reg[3]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            uart_core_0/baud_generator_0/divisor_s_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.275ns (38.816%)  route 0.434ns (61.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)        0.434     0.709    uart_core_0/baud_generator_0/resetb_i
    SLICE_X112Y131       FDCE                                         f  uart_core_0/baud_generator_0/divisor_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.985    -0.755    uart_core_0/baud_generator_0/clock_i
    SLICE_X112Y131       FDCE                                         r  uart_core_0/baud_generator_0/divisor_s_reg[4]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            uart_core_0/baud_generator_0/divisor_s_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.275ns (38.816%)  route 0.434ns (61.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)        0.434     0.709    uart_core_0/baud_generator_0/resetb_i
    SLICE_X113Y131       FDCE                                         f  uart_core_0/baud_generator_0/divisor_s_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.985    -0.755    uart_core_0/baud_generator_0/clock_i
    SLICE_X113Y131       FDCE                                         r  uart_core_0/baud_generator_0/divisor_s_reg[5]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            uart_core_0/baud_generator_0/divisor_s_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.275ns (38.816%)  route 0.434ns (61.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)        0.434     0.709    uart_core_0/baud_generator_0/resetb_i
    SLICE_X113Y131       FDCE                                         f  uart_core_0/baud_generator_0/divisor_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.985    -0.755    uart_core_0/baud_generator_0/clock_i
    SLICE_X113Y131       FDCE                                         r  uart_core_0/baud_generator_0/divisor_s_reg[6]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            uart_core_0/baud_generator_0/divisor_s_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.275ns (38.816%)  route 0.434ns (61.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_i_IBUF_inst/O
                         net (fo=5602, routed)        0.434     0.709    uart_core_0/baud_generator_0/resetb_i
    SLICE_X113Y131       FDCE                                         f  uart_core_0/baud_generator_0/divisor_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clock_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clock_gen/inst/clkout1_buf/O
                         net (fo=5602, routed)        0.985    -0.755    uart_core_0/baud_generator_0/clock_i
    SLICE_X113Y131       FDCE                                         r  uart_core_0/baud_generator_0/divisor_s_reg[7]/C





