
G474_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fec8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dd8  080100a8  080100a8  000110a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010e80  08010e80  000126d8  2**0
                  CONTENTS
  4 .ARM          00000008  08010e80  08010e80  00011e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010e88  08010e88  000126d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08010e88  08010e88  00011e88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010e90  08010e90  00011e90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000006d8  20000000  08010e94  00012000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a18  200006d8  0801156c  000126d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200010f0  0801156c  000130f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000126d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000195f7  00000000  00000000  00012708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d1e  00000000  00000000  0002bcff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015b0  00000000  00000000  0002fa20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010c4  00000000  00000000  00030fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a129  00000000  00000000  00032094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d842  00000000  00000000  0005c1bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010780a  00000000  00000000  000799ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00181209  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007124  00000000  00000000  0018124c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  00188370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200006d8 	.word	0x200006d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08010090 	.word	0x08010090

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200006dc 	.word	0x200006dc
 800021c:	08010090 	.word	0x08010090

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295
 8000d0c:	f000 b96a 	b.w	8000fe4 <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f806 	bl	8000d28 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__udivmoddi4>:
 8000d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d2c:	9d08      	ldr	r5, [sp, #32]
 8000d2e:	460c      	mov	r4, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14e      	bne.n	8000dd2 <__udivmoddi4+0xaa>
 8000d34:	4694      	mov	ip, r2
 8000d36:	458c      	cmp	ip, r1
 8000d38:	4686      	mov	lr, r0
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	d962      	bls.n	8000e06 <__udivmoddi4+0xde>
 8000d40:	b14a      	cbz	r2, 8000d56 <__udivmoddi4+0x2e>
 8000d42:	f1c2 0320 	rsb	r3, r2, #32
 8000d46:	4091      	lsls	r1, r2
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d50:	4319      	orrs	r1, r3
 8000d52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d5a:	fa1f f68c 	uxth.w	r6, ip
 8000d5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d66:	fb07 1114 	mls	r1, r7, r4, r1
 8000d6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6e:	fb04 f106 	mul.w	r1, r4, r6
 8000d72:	4299      	cmp	r1, r3
 8000d74:	d90a      	bls.n	8000d8c <__udivmoddi4+0x64>
 8000d76:	eb1c 0303 	adds.w	r3, ip, r3
 8000d7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7e:	f080 8112 	bcs.w	8000fa6 <__udivmoddi4+0x27e>
 8000d82:	4299      	cmp	r1, r3
 8000d84:	f240 810f 	bls.w	8000fa6 <__udivmoddi4+0x27e>
 8000d88:	3c02      	subs	r4, #2
 8000d8a:	4463      	add	r3, ip
 8000d8c:	1a59      	subs	r1, r3, r1
 8000d8e:	fa1f f38e 	uxth.w	r3, lr
 8000d92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d96:	fb07 1110 	mls	r1, r7, r0, r1
 8000d9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9e:	fb00 f606 	mul.w	r6, r0, r6
 8000da2:	429e      	cmp	r6, r3
 8000da4:	d90a      	bls.n	8000dbc <__udivmoddi4+0x94>
 8000da6:	eb1c 0303 	adds.w	r3, ip, r3
 8000daa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dae:	f080 80fc 	bcs.w	8000faa <__udivmoddi4+0x282>
 8000db2:	429e      	cmp	r6, r3
 8000db4:	f240 80f9 	bls.w	8000faa <__udivmoddi4+0x282>
 8000db8:	4463      	add	r3, ip
 8000dba:	3802      	subs	r0, #2
 8000dbc:	1b9b      	subs	r3, r3, r6
 8000dbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dc2:	2100      	movs	r1, #0
 8000dc4:	b11d      	cbz	r5, 8000dce <__udivmoddi4+0xa6>
 8000dc6:	40d3      	lsrs	r3, r2
 8000dc8:	2200      	movs	r2, #0
 8000dca:	e9c5 3200 	strd	r3, r2, [r5]
 8000dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd2:	428b      	cmp	r3, r1
 8000dd4:	d905      	bls.n	8000de2 <__udivmoddi4+0xba>
 8000dd6:	b10d      	cbz	r5, 8000ddc <__udivmoddi4+0xb4>
 8000dd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4608      	mov	r0, r1
 8000de0:	e7f5      	b.n	8000dce <__udivmoddi4+0xa6>
 8000de2:	fab3 f183 	clz	r1, r3
 8000de6:	2900      	cmp	r1, #0
 8000de8:	d146      	bne.n	8000e78 <__udivmoddi4+0x150>
 8000dea:	42a3      	cmp	r3, r4
 8000dec:	d302      	bcc.n	8000df4 <__udivmoddi4+0xcc>
 8000dee:	4290      	cmp	r0, r2
 8000df0:	f0c0 80f0 	bcc.w	8000fd4 <__udivmoddi4+0x2ac>
 8000df4:	1a86      	subs	r6, r0, r2
 8000df6:	eb64 0303 	sbc.w	r3, r4, r3
 8000dfa:	2001      	movs	r0, #1
 8000dfc:	2d00      	cmp	r5, #0
 8000dfe:	d0e6      	beq.n	8000dce <__udivmoddi4+0xa6>
 8000e00:	e9c5 6300 	strd	r6, r3, [r5]
 8000e04:	e7e3      	b.n	8000dce <__udivmoddi4+0xa6>
 8000e06:	2a00      	cmp	r2, #0
 8000e08:	f040 8090 	bne.w	8000f2c <__udivmoddi4+0x204>
 8000e0c:	eba1 040c 	sub.w	r4, r1, ip
 8000e10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e14:	fa1f f78c 	uxth.w	r7, ip
 8000e18:	2101      	movs	r1, #1
 8000e1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e22:	fb08 4416 	mls	r4, r8, r6, r4
 8000e26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e2a:	fb07 f006 	mul.w	r0, r7, r6
 8000e2e:	4298      	cmp	r0, r3
 8000e30:	d908      	bls.n	8000e44 <__udivmoddi4+0x11c>
 8000e32:	eb1c 0303 	adds.w	r3, ip, r3
 8000e36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x11a>
 8000e3c:	4298      	cmp	r0, r3
 8000e3e:	f200 80cd 	bhi.w	8000fdc <__udivmoddi4+0x2b4>
 8000e42:	4626      	mov	r6, r4
 8000e44:	1a1c      	subs	r4, r3, r0
 8000e46:	fa1f f38e 	uxth.w	r3, lr
 8000e4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000e52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e56:	fb00 f707 	mul.w	r7, r0, r7
 8000e5a:	429f      	cmp	r7, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x148>
 8000e5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x146>
 8000e68:	429f      	cmp	r7, r3
 8000e6a:	f200 80b0 	bhi.w	8000fce <__udivmoddi4+0x2a6>
 8000e6e:	4620      	mov	r0, r4
 8000e70:	1bdb      	subs	r3, r3, r7
 8000e72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0x9c>
 8000e78:	f1c1 0620 	rsb	r6, r1, #32
 8000e7c:	408b      	lsls	r3, r1
 8000e7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e82:	431f      	orrs	r7, r3
 8000e84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e88:	fa04 f301 	lsl.w	r3, r4, r1
 8000e8c:	ea43 030c 	orr.w	r3, r3, ip
 8000e90:	40f4      	lsrs	r4, r6
 8000e92:	fa00 f801 	lsl.w	r8, r0, r1
 8000e96:	0c38      	lsrs	r0, r7, #16
 8000e98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000ea0:	fa1f fc87 	uxth.w	ip, r7
 8000ea4:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eac:	fb0e f90c 	mul.w	r9, lr, ip
 8000eb0:	45a1      	cmp	r9, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	d90a      	bls.n	8000ece <__udivmoddi4+0x1a6>
 8000eb8:	193c      	adds	r4, r7, r4
 8000eba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000ebe:	f080 8084 	bcs.w	8000fca <__udivmoddi4+0x2a2>
 8000ec2:	45a1      	cmp	r9, r4
 8000ec4:	f240 8081 	bls.w	8000fca <__udivmoddi4+0x2a2>
 8000ec8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ecc:	443c      	add	r4, r7
 8000ece:	eba4 0409 	sub.w	r4, r4, r9
 8000ed2:	fa1f f983 	uxth.w	r9, r3
 8000ed6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eda:	fb00 4413 	mls	r4, r0, r3, r4
 8000ede:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee6:	45a4      	cmp	ip, r4
 8000ee8:	d907      	bls.n	8000efa <__udivmoddi4+0x1d2>
 8000eea:	193c      	adds	r4, r7, r4
 8000eec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ef0:	d267      	bcs.n	8000fc2 <__udivmoddi4+0x29a>
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d965      	bls.n	8000fc2 <__udivmoddi4+0x29a>
 8000ef6:	3b02      	subs	r3, #2
 8000ef8:	443c      	add	r4, r7
 8000efa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efe:	fba0 9302 	umull	r9, r3, r0, r2
 8000f02:	eba4 040c 	sub.w	r4, r4, ip
 8000f06:	429c      	cmp	r4, r3
 8000f08:	46ce      	mov	lr, r9
 8000f0a:	469c      	mov	ip, r3
 8000f0c:	d351      	bcc.n	8000fb2 <__udivmoddi4+0x28a>
 8000f0e:	d04e      	beq.n	8000fae <__udivmoddi4+0x286>
 8000f10:	b155      	cbz	r5, 8000f28 <__udivmoddi4+0x200>
 8000f12:	ebb8 030e 	subs.w	r3, r8, lr
 8000f16:	eb64 040c 	sbc.w	r4, r4, ip
 8000f1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1e:	40cb      	lsrs	r3, r1
 8000f20:	431e      	orrs	r6, r3
 8000f22:	40cc      	lsrs	r4, r1
 8000f24:	e9c5 6400 	strd	r6, r4, [r5]
 8000f28:	2100      	movs	r1, #0
 8000f2a:	e750      	b.n	8000dce <__udivmoddi4+0xa6>
 8000f2c:	f1c2 0320 	rsb	r3, r2, #32
 8000f30:	fa20 f103 	lsr.w	r1, r0, r3
 8000f34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f38:	fa24 f303 	lsr.w	r3, r4, r3
 8000f3c:	4094      	lsls	r4, r2
 8000f3e:	430c      	orrs	r4, r1
 8000f40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f48:	fa1f f78c 	uxth.w	r7, ip
 8000f4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f50:	fb08 3110 	mls	r1, r8, r0, r3
 8000f54:	0c23      	lsrs	r3, r4, #16
 8000f56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f5a:	fb00 f107 	mul.w	r1, r0, r7
 8000f5e:	4299      	cmp	r1, r3
 8000f60:	d908      	bls.n	8000f74 <__udivmoddi4+0x24c>
 8000f62:	eb1c 0303 	adds.w	r3, ip, r3
 8000f66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f6a:	d22c      	bcs.n	8000fc6 <__udivmoddi4+0x29e>
 8000f6c:	4299      	cmp	r1, r3
 8000f6e:	d92a      	bls.n	8000fc6 <__udivmoddi4+0x29e>
 8000f70:	3802      	subs	r0, #2
 8000f72:	4463      	add	r3, ip
 8000f74:	1a5b      	subs	r3, r3, r1
 8000f76:	b2a4      	uxth	r4, r4
 8000f78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f84:	fb01 f307 	mul.w	r3, r1, r7
 8000f88:	42a3      	cmp	r3, r4
 8000f8a:	d908      	bls.n	8000f9e <__udivmoddi4+0x276>
 8000f8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f94:	d213      	bcs.n	8000fbe <__udivmoddi4+0x296>
 8000f96:	42a3      	cmp	r3, r4
 8000f98:	d911      	bls.n	8000fbe <__udivmoddi4+0x296>
 8000f9a:	3902      	subs	r1, #2
 8000f9c:	4464      	add	r4, ip
 8000f9e:	1ae4      	subs	r4, r4, r3
 8000fa0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa4:	e739      	b.n	8000e1a <__udivmoddi4+0xf2>
 8000fa6:	4604      	mov	r4, r0
 8000fa8:	e6f0      	b.n	8000d8c <__udivmoddi4+0x64>
 8000faa:	4608      	mov	r0, r1
 8000fac:	e706      	b.n	8000dbc <__udivmoddi4+0x94>
 8000fae:	45c8      	cmp	r8, r9
 8000fb0:	d2ae      	bcs.n	8000f10 <__udivmoddi4+0x1e8>
 8000fb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fba:	3801      	subs	r0, #1
 8000fbc:	e7a8      	b.n	8000f10 <__udivmoddi4+0x1e8>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	e7ed      	b.n	8000f9e <__udivmoddi4+0x276>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	e799      	b.n	8000efa <__udivmoddi4+0x1d2>
 8000fc6:	4630      	mov	r0, r6
 8000fc8:	e7d4      	b.n	8000f74 <__udivmoddi4+0x24c>
 8000fca:	46d6      	mov	lr, sl
 8000fcc:	e77f      	b.n	8000ece <__udivmoddi4+0x1a6>
 8000fce:	4463      	add	r3, ip
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	e74d      	b.n	8000e70 <__udivmoddi4+0x148>
 8000fd4:	4606      	mov	r6, r0
 8000fd6:	4623      	mov	r3, r4
 8000fd8:	4608      	mov	r0, r1
 8000fda:	e70f      	b.n	8000dfc <__udivmoddi4+0xd4>
 8000fdc:	3e02      	subs	r6, #2
 8000fde:	4463      	add	r3, ip
 8000fe0:	e730      	b.n	8000e44 <__udivmoddi4+0x11c>
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_idiv0>:
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop

08000fe8 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8000fec:	4b0f      	ldr	r3, [pc, #60]	@ (800102c <MX_COMP1_Init+0x44>)
 8000fee:	4a10      	ldr	r2, [pc, #64]	@ (8001030 <MX_COMP1_Init+0x48>)
 8000ff0:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8000ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800102c <MX_COMP1_Init+0x44>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8000ff8:	4b0c      	ldr	r3, [pc, #48]	@ (800102c <MX_COMP1_Init+0x44>)
 8000ffa:	2250      	movs	r2, #80	@ 0x50
 8000ffc:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000ffe:	4b0b      	ldr	r3, [pc, #44]	@ (800102c <MX_COMP1_Init+0x44>)
 8001000:	2200      	movs	r2, #0
 8001002:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001004:	4b09      	ldr	r3, [pc, #36]	@ (800102c <MX_COMP1_Init+0x44>)
 8001006:	2200      	movs	r2, #0
 8001008:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 800100a:	4b08      	ldr	r3, [pc, #32]	@ (800102c <MX_COMP1_Init+0x44>)
 800100c:	2200      	movs	r2, #0
 800100e:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_IT_RISING_FALLING;
 8001010:	4b06      	ldr	r3, [pc, #24]	@ (800102c <MX_COMP1_Init+0x44>)
 8001012:	2231      	movs	r2, #49	@ 0x31
 8001014:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8001016:	4805      	ldr	r0, [pc, #20]	@ (800102c <MX_COMP1_Init+0x44>)
 8001018:	f002 f9bc 	bl	8003394 <HAL_COMP_Init>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 8001022:	f000 fd71 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	2000071c 	.word	0x2000071c
 8001030:	40010200 	.word	0x40010200

08001034 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b088      	sub	sp, #32
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800103c:	f107 030c 	add.w	r3, r7, #12
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
 800104a:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a1c      	ldr	r2, [pc, #112]	@ (80010c4 <HAL_COMP_MspInit+0x90>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d131      	bne.n	80010ba <HAL_COMP_MspInit+0x86>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001056:	4b1c      	ldr	r3, [pc, #112]	@ (80010c8 <HAL_COMP_MspInit+0x94>)
 8001058:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800105a:	4a1b      	ldr	r2, [pc, #108]	@ (80010c8 <HAL_COMP_MspInit+0x94>)
 800105c:	f043 0301 	orr.w	r3, r3, #1
 8001060:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001062:	4b19      	ldr	r3, [pc, #100]	@ (80010c8 <HAL_COMP_MspInit+0x94>)
 8001064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001066:	f003 0301 	and.w	r3, r3, #1
 800106a:	60bb      	str	r3, [r7, #8]
 800106c:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PA1     ------> COMP1_INP
    PA6     ------> COMP1_OUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800106e:	2302      	movs	r3, #2
 8001070:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001072:	2303      	movs	r3, #3
 8001074:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001076:	2300      	movs	r3, #0
 8001078:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800107a:	f107 030c 	add.w	r3, r7, #12
 800107e:	4619      	mov	r1, r3
 8001080:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001084:	f003 f830 	bl	80040e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001088:	2340      	movs	r3, #64	@ 0x40
 800108a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108c:	2302      	movs	r3, #2
 800108e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	2300      	movs	r3, #0
 8001092:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001094:	2300      	movs	r3, #0
 8001096:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP1;
 8001098:	2308      	movs	r3, #8
 800109a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800109c:	f107 030c 	add.w	r3, r7, #12
 80010a0:	4619      	mov	r1, r3
 80010a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010a6:	f003 f81f 	bl	80040e8 <HAL_GPIO_Init>

    /* COMP1 interrupt Init */
    HAL_NVIC_SetPriority(COMP1_2_3_IRQn, 1, 0);
 80010aa:	2200      	movs	r2, #0
 80010ac:	2101      	movs	r1, #1
 80010ae:	2040      	movs	r0, #64	@ 0x40
 80010b0:	f002 fcb1 	bl	8003a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(COMP1_2_3_IRQn);
 80010b4:	2040      	movs	r0, #64	@ 0x40
 80010b6:	f002 fcc8 	bl	8003a4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 80010ba:	bf00      	nop
 80010bc:	3720      	adds	r7, #32
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40010200 	.word	0x40010200
 80010c8:	40021000 	.word	0x40021000

080010cc <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b08c      	sub	sp, #48	@ 0x30
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80010d2:	463b      	mov	r3, r7
 80010d4:	2230      	movs	r2, #48	@ 0x30
 80010d6:	2100      	movs	r1, #0
 80010d8:	4618      	mov	r0, r3
 80010da:	f009 fbaf 	bl	800a83c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80010de:	4b16      	ldr	r3, [pc, #88]	@ (8001138 <MX_DAC1_Init+0x6c>)
 80010e0:	4a16      	ldr	r2, [pc, #88]	@ (800113c <MX_DAC1_Init+0x70>)
 80010e2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80010e4:	4814      	ldr	r0, [pc, #80]	@ (8001138 <MX_DAC1_Init+0x6c>)
 80010e6:	f002 fcca 	bl	8003a7e <HAL_DAC_Init>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80010f0:	f000 fd0a 	bl	8001b08 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80010f4:	2302      	movs	r3, #2
 80010f6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80010f8:	2300      	movs	r3, #0
 80010fa:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80010fc:	2300      	movs	r3, #0
 80010fe:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001100:	2300      	movs	r3, #0
 8001102:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 8001104:	2302      	movs	r3, #2
 8001106:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001108:	2300      	movs	r3, #0
 800110a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800110c:	2300      	movs	r3, #0
 800110e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_BOTH;
 8001110:	2304      	movs	r3, #4
 8001112:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001114:	2300      	movs	r3, #0
 8001116:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001118:	463b      	mov	r3, r7
 800111a:	2200      	movs	r2, #0
 800111c:	4619      	mov	r1, r3
 800111e:	4806      	ldr	r0, [pc, #24]	@ (8001138 <MX_DAC1_Init+0x6c>)
 8001120:	f002 fd6a 	bl	8003bf8 <HAL_DAC_ConfigChannel>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800112a:	f000 fced 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800112e:	bf00      	nop
 8001130:	3730      	adds	r7, #48	@ 0x30
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	20000740 	.word	0x20000740
 800113c:	50000800 	.word	0x50000800

08001140 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b08a      	sub	sp, #40	@ 0x28
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001148:	f107 0314 	add.w	r3, r7, #20
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	605a      	str	r2, [r3, #4]
 8001152:	609a      	str	r2, [r3, #8]
 8001154:	60da      	str	r2, [r3, #12]
 8001156:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a15      	ldr	r2, [pc, #84]	@ (80011b4 <HAL_DAC_MspInit+0x74>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d124      	bne.n	80011ac <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001162:	4b15      	ldr	r3, [pc, #84]	@ (80011b8 <HAL_DAC_MspInit+0x78>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001166:	4a14      	ldr	r2, [pc, #80]	@ (80011b8 <HAL_DAC_MspInit+0x78>)
 8001168:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800116c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800116e:	4b12      	ldr	r3, [pc, #72]	@ (80011b8 <HAL_DAC_MspInit+0x78>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001172:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001176:	613b      	str	r3, [r7, #16]
 8001178:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800117a:	4b0f      	ldr	r3, [pc, #60]	@ (80011b8 <HAL_DAC_MspInit+0x78>)
 800117c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800117e:	4a0e      	ldr	r2, [pc, #56]	@ (80011b8 <HAL_DAC_MspInit+0x78>)
 8001180:	f043 0301 	orr.w	r3, r3, #1
 8001184:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001186:	4b0c      	ldr	r3, [pc, #48]	@ (80011b8 <HAL_DAC_MspInit+0x78>)
 8001188:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	60fb      	str	r3, [r7, #12]
 8001190:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001192:	2310      	movs	r3, #16
 8001194:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001196:	2303      	movs	r3, #3
 8001198:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800119e:	f107 0314 	add.w	r3, r7, #20
 80011a2:	4619      	mov	r1, r3
 80011a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011a8:	f002 ff9e 	bl	80040e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 80011ac:	bf00      	nop
 80011ae:	3728      	adds	r7, #40	@ 0x28
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	50000800 	.word	0x50000800
 80011b8:	40021000 	.word	0x40021000

080011bc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b08a      	sub	sp, #40	@ 0x28
 80011c0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c2:	f107 0314 	add.w	r3, r7, #20
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	605a      	str	r2, [r3, #4]
 80011cc:	609a      	str	r2, [r3, #8]
 80011ce:	60da      	str	r2, [r3, #12]
 80011d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011d2:	4b55      	ldr	r3, [pc, #340]	@ (8001328 <MX_GPIO_Init+0x16c>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d6:	4a54      	ldr	r2, [pc, #336]	@ (8001328 <MX_GPIO_Init+0x16c>)
 80011d8:	f043 0304 	orr.w	r3, r3, #4
 80011dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011de:	4b52      	ldr	r3, [pc, #328]	@ (8001328 <MX_GPIO_Init+0x16c>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e2:	f003 0304 	and.w	r3, r3, #4
 80011e6:	613b      	str	r3, [r7, #16]
 80011e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011ea:	4b4f      	ldr	r3, [pc, #316]	@ (8001328 <MX_GPIO_Init+0x16c>)
 80011ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ee:	4a4e      	ldr	r2, [pc, #312]	@ (8001328 <MX_GPIO_Init+0x16c>)
 80011f0:	f043 0320 	orr.w	r3, r3, #32
 80011f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011f6:	4b4c      	ldr	r3, [pc, #304]	@ (8001328 <MX_GPIO_Init+0x16c>)
 80011f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fa:	f003 0320 	and.w	r3, r3, #32
 80011fe:	60fb      	str	r3, [r7, #12]
 8001200:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001202:	4b49      	ldr	r3, [pc, #292]	@ (8001328 <MX_GPIO_Init+0x16c>)
 8001204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001206:	4a48      	ldr	r2, [pc, #288]	@ (8001328 <MX_GPIO_Init+0x16c>)
 8001208:	f043 0301 	orr.w	r3, r3, #1
 800120c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800120e:	4b46      	ldr	r3, [pc, #280]	@ (8001328 <MX_GPIO_Init+0x16c>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001212:	f003 0301 	and.w	r3, r3, #1
 8001216:	60bb      	str	r3, [r7, #8]
 8001218:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800121a:	4b43      	ldr	r3, [pc, #268]	@ (8001328 <MX_GPIO_Init+0x16c>)
 800121c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121e:	4a42      	ldr	r2, [pc, #264]	@ (8001328 <MX_GPIO_Init+0x16c>)
 8001220:	f043 0302 	orr.w	r3, r3, #2
 8001224:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001226:	4b40      	ldr	r3, [pc, #256]	@ (8001328 <MX_GPIO_Init+0x16c>)
 8001228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122a:	f003 0302 	and.w	r3, r3, #2
 800122e:	607b      	str	r3, [r7, #4]
 8001230:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(R4_GPIO_Port, R4_Pin, GPIO_PIN_RESET);
 8001232:	2200      	movs	r2, #0
 8001234:	2120      	movs	r1, #32
 8001236:	483d      	ldr	r0, [pc, #244]	@ (800132c <MX_GPIO_Init+0x170>)
 8001238:	f003 f8f0 	bl	800441c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, R3_Pin|R2_Pin|R1_Pin|OLED_CS_Pin
 800123c:	2200      	movs	r2, #0
 800123e:	f24c 0107 	movw	r1, #49159	@ 0xc007
 8001242:	483b      	ldr	r0, [pc, #236]	@ (8001330 <MX_GPIO_Init+0x174>)
 8001244:	f003 f8ea 	bl	800441c <HAL_GPIO_WritePin>
                          |OLED_DC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OLED_SDA_Pin|OLED_SCL_Pin, GPIO_PIN_RESET);
 8001248:	2200      	movs	r2, #0
 800124a:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800124e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001252:	f003 f8e3 	bl	800441c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001256:	2301      	movs	r3, #1
 8001258:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800125a:	2300      	movs	r3, #0
 800125c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800125e:	2302      	movs	r3, #2
 8001260:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001262:	f107 0314 	add.w	r3, r7, #20
 8001266:	4619      	mov	r1, r3
 8001268:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800126c:	f002 ff3c 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = R4_Pin;
 8001270:	2320      	movs	r3, #32
 8001272:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001274:	2301      	movs	r3, #1
 8001276:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001278:	2302      	movs	r3, #2
 800127a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127c:	2300      	movs	r3, #0
 800127e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(R4_GPIO_Port, &GPIO_InitStruct);
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	4619      	mov	r1, r3
 8001286:	4829      	ldr	r0, [pc, #164]	@ (800132c <MX_GPIO_Init+0x170>)
 8001288:	f002 ff2e 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = R3_Pin|R2_Pin|R1_Pin;
 800128c:	2307      	movs	r3, #7
 800128e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001290:	2301      	movs	r3, #1
 8001292:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001294:	2302      	movs	r3, #2
 8001296:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001298:	2300      	movs	r3, #0
 800129a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800129c:	f107 0314 	add.w	r3, r7, #20
 80012a0:	4619      	mov	r1, r3
 80012a2:	4823      	ldr	r0, [pc, #140]	@ (8001330 <MX_GPIO_Init+0x174>)
 80012a4:	f002 ff20 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = C1_Pin|C2_Pin|C3_Pin|C4_Pin;
 80012a8:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80012ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ae:	2300      	movs	r3, #0
 80012b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80012b2:	2302      	movs	r3, #2
 80012b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	4619      	mov	r1, r3
 80012bc:	481c      	ldr	r0, [pc, #112]	@ (8001330 <MX_GPIO_Init+0x174>)
 80012be:	f002 ff13 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_CS_Pin;
 80012c2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80012c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c8:	2301      	movs	r3, #1
 80012ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012d0:	2303      	movs	r3, #3
 80012d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OLED_CS_GPIO_Port, &GPIO_InitStruct);
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	4619      	mov	r1, r3
 80012da:	4815      	ldr	r0, [pc, #84]	@ (8001330 <MX_GPIO_Init+0x174>)
 80012dc:	f002 ff04 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_DC_Pin;
 80012e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e6:	2301      	movs	r3, #1
 80012e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012ea:	2301      	movs	r3, #1
 80012ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ee:	2303      	movs	r3, #3
 80012f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	4619      	mov	r1, r3
 80012f8:	480d      	ldr	r0, [pc, #52]	@ (8001330 <MX_GPIO_Init+0x174>)
 80012fa:	f002 fef5 	bl	80040e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OLED_SDA_Pin|OLED_SCL_Pin;
 80012fe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001302:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001304:	2301      	movs	r3, #1
 8001306:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001308:	2301      	movs	r3, #1
 800130a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800130c:	2303      	movs	r3, #3
 800130e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	4619      	mov	r1, r3
 8001316:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800131a:	f002 fee5 	bl	80040e8 <HAL_GPIO_Init>

}
 800131e:	bf00      	nop
 8001320:	3728      	adds	r7, #40	@ 0x28
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40021000 	.word	0x40021000
 800132c:	48000800 	.word	0x48000800
 8001330:	48000400 	.word	0x48000400

08001334 <Get_KeyBoard>:




uint8_t Get_KeyBoard(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
    uint8_t Key_Board=0;
 800133a:	2300      	movs	r3, #0
 800133c:	71fb      	strb	r3, [r7, #7]

    if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_0)==KEY_ON)     //
 800133e:	2101      	movs	r1, #1
 8001340:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001344:	f003 f852 	bl	80043ec <HAL_GPIO_ReadPin>
 8001348:	4603      	mov	r3, r0
 800134a:	2b01      	cmp	r3, #1
 800134c:	d101      	bne.n	8001352 <Get_KeyBoard+0x1e>
   {
	  Key_Board = 17;
 800134e:	2311      	movs	r3, #17
 8001350:	71fb      	strb	r3, [r7, #7]
   }

    HAL_GPIO_WritePin(R1_GPIO_Port,R1_Pin,GPIO_PIN_SET);
 8001352:	2201      	movs	r2, #1
 8001354:	2104      	movs	r1, #4
 8001356:	487f      	ldr	r0, [pc, #508]	@ (8001554 <Get_KeyBoard+0x220>)
 8001358:	f003 f860 	bl	800441c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R2_GPIO_Port,R2_Pin,GPIO_PIN_RESET);
 800135c:	2200      	movs	r2, #0
 800135e:	2102      	movs	r1, #2
 8001360:	487c      	ldr	r0, [pc, #496]	@ (8001554 <Get_KeyBoard+0x220>)
 8001362:	f003 f85b 	bl	800441c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R3_GPIO_Port,R3_Pin,GPIO_PIN_RESET);
 8001366:	2200      	movs	r2, #0
 8001368:	2101      	movs	r1, #1
 800136a:	487a      	ldr	r0, [pc, #488]	@ (8001554 <Get_KeyBoard+0x220>)
 800136c:	f003 f856 	bl	800441c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R4_GPIO_Port,R4_Pin,GPIO_PIN_RESET);
 8001370:	2200      	movs	r2, #0
 8001372:	2120      	movs	r1, #32
 8001374:	4878      	ldr	r0, [pc, #480]	@ (8001558 <Get_KeyBoard+0x224>)
 8001376:	f003 f851 	bl	800441c <HAL_GPIO_WritePin>

    if(HAL_GPIO_ReadPin(C1_GPIO_Port,C1_Pin)==KEY_ON)     //
 800137a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800137e:	4875      	ldr	r0, [pc, #468]	@ (8001554 <Get_KeyBoard+0x220>)
 8001380:	f003 f834 	bl	80043ec <HAL_GPIO_ReadPin>
 8001384:	4603      	mov	r3, r0
 8001386:	2b01      	cmp	r3, #1
 8001388:	d102      	bne.n	8001390 <Get_KeyBoard+0x5c>
    {
       Key_Board = 16;
 800138a:	2310      	movs	r3, #16
 800138c:	71fb      	strb	r3, [r7, #7]
 800138e:	e01f      	b.n	80013d0 <Get_KeyBoard+0x9c>
    }
    else if(HAL_GPIO_ReadPin(C2_GPIO_Port,C2_Pin)==KEY_ON)     //
 8001390:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001394:	486f      	ldr	r0, [pc, #444]	@ (8001554 <Get_KeyBoard+0x220>)
 8001396:	f003 f829 	bl	80043ec <HAL_GPIO_ReadPin>
 800139a:	4603      	mov	r3, r0
 800139c:	2b01      	cmp	r3, #1
 800139e:	d102      	bne.n	80013a6 <Get_KeyBoard+0x72>
    {
       Key_Board =15;
 80013a0:	230f      	movs	r3, #15
 80013a2:	71fb      	strb	r3, [r7, #7]
 80013a4:	e014      	b.n	80013d0 <Get_KeyBoard+0x9c>
    }
    else if(HAL_GPIO_ReadPin(C3_GPIO_Port,C3_Pin)==KEY_ON)     //
 80013a6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013aa:	486a      	ldr	r0, [pc, #424]	@ (8001554 <Get_KeyBoard+0x220>)
 80013ac:	f003 f81e 	bl	80043ec <HAL_GPIO_ReadPin>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d102      	bne.n	80013bc <Get_KeyBoard+0x88>
    {
       Key_Board =14;
 80013b6:	230e      	movs	r3, #14
 80013b8:	71fb      	strb	r3, [r7, #7]
 80013ba:	e009      	b.n	80013d0 <Get_KeyBoard+0x9c>
    }
    else if(HAL_GPIO_ReadPin(C4_GPIO_Port,C4_Pin)==KEY_ON)     //
 80013bc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013c0:	4864      	ldr	r0, [pc, #400]	@ (8001554 <Get_KeyBoard+0x220>)
 80013c2:	f003 f813 	bl	80043ec <HAL_GPIO_ReadPin>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d101      	bne.n	80013d0 <Get_KeyBoard+0x9c>
    {
       Key_Board =13;
 80013cc:	230d      	movs	r3, #13
 80013ce:	71fb      	strb	r3, [r7, #7]
    }




    HAL_GPIO_WritePin(R1_GPIO_Port,R1_Pin,GPIO_PIN_RESET);
 80013d0:	2200      	movs	r2, #0
 80013d2:	2104      	movs	r1, #4
 80013d4:	485f      	ldr	r0, [pc, #380]	@ (8001554 <Get_KeyBoard+0x220>)
 80013d6:	f003 f821 	bl	800441c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R2_GPIO_Port,R2_Pin,GPIO_PIN_SET);
 80013da:	2201      	movs	r2, #1
 80013dc:	2102      	movs	r1, #2
 80013de:	485d      	ldr	r0, [pc, #372]	@ (8001554 <Get_KeyBoard+0x220>)
 80013e0:	f003 f81c 	bl	800441c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R3_GPIO_Port,R3_Pin,GPIO_PIN_RESET);
 80013e4:	2200      	movs	r2, #0
 80013e6:	2101      	movs	r1, #1
 80013e8:	485a      	ldr	r0, [pc, #360]	@ (8001554 <Get_KeyBoard+0x220>)
 80013ea:	f003 f817 	bl	800441c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R4_GPIO_Port,R4_Pin,GPIO_PIN_RESET);
 80013ee:	2200      	movs	r2, #0
 80013f0:	2120      	movs	r1, #32
 80013f2:	4859      	ldr	r0, [pc, #356]	@ (8001558 <Get_KeyBoard+0x224>)
 80013f4:	f003 f812 	bl	800441c <HAL_GPIO_WritePin>

    if(HAL_GPIO_ReadPin(C1_GPIO_Port,C1_Pin)==KEY_ON)     //
 80013f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013fc:	4855      	ldr	r0, [pc, #340]	@ (8001554 <Get_KeyBoard+0x220>)
 80013fe:	f002 fff5 	bl	80043ec <HAL_GPIO_ReadPin>
 8001402:	4603      	mov	r3, r0
 8001404:	2b01      	cmp	r3, #1
 8001406:	d102      	bne.n	800140e <Get_KeyBoard+0xda>
    {
       Key_Board =12;
 8001408:	230c      	movs	r3, #12
 800140a:	71fb      	strb	r3, [r7, #7]
 800140c:	e01f      	b.n	800144e <Get_KeyBoard+0x11a>
    }
    else if(HAL_GPIO_ReadPin(C2_GPIO_Port,C2_Pin)==KEY_ON)     //
 800140e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001412:	4850      	ldr	r0, [pc, #320]	@ (8001554 <Get_KeyBoard+0x220>)
 8001414:	f002 ffea 	bl	80043ec <HAL_GPIO_ReadPin>
 8001418:	4603      	mov	r3, r0
 800141a:	2b01      	cmp	r3, #1
 800141c:	d102      	bne.n	8001424 <Get_KeyBoard+0xf0>
    {
       Key_Board =11;
 800141e:	230b      	movs	r3, #11
 8001420:	71fb      	strb	r3, [r7, #7]
 8001422:	e014      	b.n	800144e <Get_KeyBoard+0x11a>
    }
    else if(HAL_GPIO_ReadPin(C3_GPIO_Port,C3_Pin)==KEY_ON)     //
 8001424:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001428:	484a      	ldr	r0, [pc, #296]	@ (8001554 <Get_KeyBoard+0x220>)
 800142a:	f002 ffdf 	bl	80043ec <HAL_GPIO_ReadPin>
 800142e:	4603      	mov	r3, r0
 8001430:	2b01      	cmp	r3, #1
 8001432:	d102      	bne.n	800143a <Get_KeyBoard+0x106>
    {
       Key_Board =10;
 8001434:	230a      	movs	r3, #10
 8001436:	71fb      	strb	r3, [r7, #7]
 8001438:	e009      	b.n	800144e <Get_KeyBoard+0x11a>
    }
    else if(HAL_GPIO_ReadPin(C4_GPIO_Port,C4_Pin)==KEY_ON)     //
 800143a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800143e:	4845      	ldr	r0, [pc, #276]	@ (8001554 <Get_KeyBoard+0x220>)
 8001440:	f002 ffd4 	bl	80043ec <HAL_GPIO_ReadPin>
 8001444:	4603      	mov	r3, r0
 8001446:	2b01      	cmp	r3, #1
 8001448:	d101      	bne.n	800144e <Get_KeyBoard+0x11a>
    {
       Key_Board =9;
 800144a:	2309      	movs	r3, #9
 800144c:	71fb      	strb	r3, [r7, #7]
    }


    HAL_GPIO_WritePin(R1_GPIO_Port,R1_Pin,GPIO_PIN_RESET);
 800144e:	2200      	movs	r2, #0
 8001450:	2104      	movs	r1, #4
 8001452:	4840      	ldr	r0, [pc, #256]	@ (8001554 <Get_KeyBoard+0x220>)
 8001454:	f002 ffe2 	bl	800441c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R2_GPIO_Port,R2_Pin,GPIO_PIN_RESET);
 8001458:	2200      	movs	r2, #0
 800145a:	2102      	movs	r1, #2
 800145c:	483d      	ldr	r0, [pc, #244]	@ (8001554 <Get_KeyBoard+0x220>)
 800145e:	f002 ffdd 	bl	800441c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R3_GPIO_Port,R3_Pin,GPIO_PIN_SET);
 8001462:	2201      	movs	r2, #1
 8001464:	2101      	movs	r1, #1
 8001466:	483b      	ldr	r0, [pc, #236]	@ (8001554 <Get_KeyBoard+0x220>)
 8001468:	f002 ffd8 	bl	800441c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R4_GPIO_Port,R4_Pin,GPIO_PIN_RESET);
 800146c:	2200      	movs	r2, #0
 800146e:	2120      	movs	r1, #32
 8001470:	4839      	ldr	r0, [pc, #228]	@ (8001558 <Get_KeyBoard+0x224>)
 8001472:	f002 ffd3 	bl	800441c <HAL_GPIO_WritePin>

    if(HAL_GPIO_ReadPin(C1_GPIO_Port,C1_Pin)==KEY_ON)     //
 8001476:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800147a:	4836      	ldr	r0, [pc, #216]	@ (8001554 <Get_KeyBoard+0x220>)
 800147c:	f002 ffb6 	bl	80043ec <HAL_GPIO_ReadPin>
 8001480:	4603      	mov	r3, r0
 8001482:	2b01      	cmp	r3, #1
 8001484:	d102      	bne.n	800148c <Get_KeyBoard+0x158>
    {
       Key_Board =8;
 8001486:	2308      	movs	r3, #8
 8001488:	71fb      	strb	r3, [r7, #7]
 800148a:	e01f      	b.n	80014cc <Get_KeyBoard+0x198>
    }
    else if(HAL_GPIO_ReadPin(C2_GPIO_Port,C2_Pin)==KEY_ON)     //
 800148c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001490:	4830      	ldr	r0, [pc, #192]	@ (8001554 <Get_KeyBoard+0x220>)
 8001492:	f002 ffab 	bl	80043ec <HAL_GPIO_ReadPin>
 8001496:	4603      	mov	r3, r0
 8001498:	2b01      	cmp	r3, #1
 800149a:	d102      	bne.n	80014a2 <Get_KeyBoard+0x16e>
    {
       Key_Board =7;
 800149c:	2307      	movs	r3, #7
 800149e:	71fb      	strb	r3, [r7, #7]
 80014a0:	e014      	b.n	80014cc <Get_KeyBoard+0x198>
    }
    else if(HAL_GPIO_ReadPin(C3_GPIO_Port,C3_Pin)==KEY_ON)     //
 80014a2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014a6:	482b      	ldr	r0, [pc, #172]	@ (8001554 <Get_KeyBoard+0x220>)
 80014a8:	f002 ffa0 	bl	80043ec <HAL_GPIO_ReadPin>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d102      	bne.n	80014b8 <Get_KeyBoard+0x184>
    {
       Key_Board =6;
 80014b2:	2306      	movs	r3, #6
 80014b4:	71fb      	strb	r3, [r7, #7]
 80014b6:	e009      	b.n	80014cc <Get_KeyBoard+0x198>
    }
    else if(HAL_GPIO_ReadPin(C4_GPIO_Port,C4_Pin)==KEY_ON)     //
 80014b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80014bc:	4825      	ldr	r0, [pc, #148]	@ (8001554 <Get_KeyBoard+0x220>)
 80014be:	f002 ff95 	bl	80043ec <HAL_GPIO_ReadPin>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d101      	bne.n	80014cc <Get_KeyBoard+0x198>
    {
       Key_Board =5;
 80014c8:	2305      	movs	r3, #5
 80014ca:	71fb      	strb	r3, [r7, #7]
    }


    HAL_GPIO_WritePin(R1_GPIO_Port,R1_Pin,GPIO_PIN_RESET);
 80014cc:	2200      	movs	r2, #0
 80014ce:	2104      	movs	r1, #4
 80014d0:	4820      	ldr	r0, [pc, #128]	@ (8001554 <Get_KeyBoard+0x220>)
 80014d2:	f002 ffa3 	bl	800441c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R2_GPIO_Port,R2_Pin,GPIO_PIN_RESET);
 80014d6:	2200      	movs	r2, #0
 80014d8:	2102      	movs	r1, #2
 80014da:	481e      	ldr	r0, [pc, #120]	@ (8001554 <Get_KeyBoard+0x220>)
 80014dc:	f002 ff9e 	bl	800441c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R3_GPIO_Port,R3_Pin,GPIO_PIN_RESET);
 80014e0:	2200      	movs	r2, #0
 80014e2:	2101      	movs	r1, #1
 80014e4:	481b      	ldr	r0, [pc, #108]	@ (8001554 <Get_KeyBoard+0x220>)
 80014e6:	f002 ff99 	bl	800441c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(R4_GPIO_Port,R4_Pin,GPIO_PIN_SET);
 80014ea:	2201      	movs	r2, #1
 80014ec:	2120      	movs	r1, #32
 80014ee:	481a      	ldr	r0, [pc, #104]	@ (8001558 <Get_KeyBoard+0x224>)
 80014f0:	f002 ff94 	bl	800441c <HAL_GPIO_WritePin>

    if(HAL_GPIO_ReadPin(C1_GPIO_Port,C1_Pin)==KEY_ON)     //
 80014f4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80014f8:	4816      	ldr	r0, [pc, #88]	@ (8001554 <Get_KeyBoard+0x220>)
 80014fa:	f002 ff77 	bl	80043ec <HAL_GPIO_ReadPin>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b01      	cmp	r3, #1
 8001502:	d102      	bne.n	800150a <Get_KeyBoard+0x1d6>
    {
       Key_Board = 4;
 8001504:	2304      	movs	r3, #4
 8001506:	71fb      	strb	r3, [r7, #7]
 8001508:	e01f      	b.n	800154a <Get_KeyBoard+0x216>
    }
    else if(HAL_GPIO_ReadPin(C2_GPIO_Port,C2_Pin)==KEY_ON)     //
 800150a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800150e:	4811      	ldr	r0, [pc, #68]	@ (8001554 <Get_KeyBoard+0x220>)
 8001510:	f002 ff6c 	bl	80043ec <HAL_GPIO_ReadPin>
 8001514:	4603      	mov	r3, r0
 8001516:	2b01      	cmp	r3, #1
 8001518:	d102      	bne.n	8001520 <Get_KeyBoard+0x1ec>
    {
       Key_Board =3;
 800151a:	2303      	movs	r3, #3
 800151c:	71fb      	strb	r3, [r7, #7]
 800151e:	e014      	b.n	800154a <Get_KeyBoard+0x216>
    }
    else if(HAL_GPIO_ReadPin(C3_GPIO_Port,C3_Pin)==KEY_ON)     //
 8001520:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001524:	480b      	ldr	r0, [pc, #44]	@ (8001554 <Get_KeyBoard+0x220>)
 8001526:	f002 ff61 	bl	80043ec <HAL_GPIO_ReadPin>
 800152a:	4603      	mov	r3, r0
 800152c:	2b01      	cmp	r3, #1
 800152e:	d102      	bne.n	8001536 <Get_KeyBoard+0x202>
    {
       Key_Board =2;
 8001530:	2302      	movs	r3, #2
 8001532:	71fb      	strb	r3, [r7, #7]
 8001534:	e009      	b.n	800154a <Get_KeyBoard+0x216>
    }
    else if(HAL_GPIO_ReadPin(C4_GPIO_Port,C4_Pin)==KEY_ON)     //
 8001536:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800153a:	4806      	ldr	r0, [pc, #24]	@ (8001554 <Get_KeyBoard+0x220>)
 800153c:	f002 ff56 	bl	80043ec <HAL_GPIO_ReadPin>
 8001540:	4603      	mov	r3, r0
 8001542:	2b01      	cmp	r3, #1
 8001544:	d101      	bne.n	800154a <Get_KeyBoard+0x216>
    {
       Key_Board =1;
 8001546:	2301      	movs	r3, #1
 8001548:	71fb      	strb	r3, [r7, #7]
    }

    return Key_Board;
 800154a:	79fb      	ldrb	r3, [r7, #7]

}
 800154c:	4618      	mov	r0, r3
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	48000400 	.word	0x48000400
 8001558:	48000800 	.word	0x48000800

0800155c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1,(uint8_t*)&ch, 1, 0xFFFF);
 8001564:	1d39      	adds	r1, r7, #4
 8001566:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800156a:	2201      	movs	r2, #1
 800156c:	4803      	ldr	r0, [pc, #12]	@ (800157c <__io_putchar+0x20>)
 800156e:	f005 fce6 	bl	8006f3e <HAL_UART_Transmit>
	return ch;
 8001572:	687b      	ldr	r3, [r7, #4]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000c8c 	.word	0x20000c8c

08001580 <HAL_UART_RxCpltCallback>:
//	while (__HAL_TIM_GET_COUNTER(&htim2) < nus); //1us
//	__HAL_TIM_DISABLE(&htim2); //
//
//}
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
    uint8_t Byte;

    if(UartHandle->Instance==USART2)//?????????
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a26      	ldr	r2, [pc, #152]	@ (8001628 <HAL_UART_RxCpltCallback+0xa8>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d146      	bne.n	8001620 <HAL_UART_RxCpltCallback+0xa0>
       {
           //
           Byte=g_uart_rx_byte;// ??
 8001592:	4b26      	ldr	r3, [pc, #152]	@ (800162c <HAL_UART_RxCpltCallback+0xac>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	73fb      	strb	r3, [r7, #15]

   		if (g_uart_rx_index == 0) {
 8001598:	4b25      	ldr	r3, [pc, #148]	@ (8001630 <HAL_UART_RxCpltCallback+0xb0>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d10d      	bne.n	80015bc <HAL_UART_RxCpltCallback+0x3c>
   			if (Byte == MODBUS_FRAME_DEVICE_BYTE) {
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d137      	bne.n	8001616 <HAL_UART_RxCpltCallback+0x96>
   				g_uart_rx_buffer[g_uart_rx_index++] = Byte;//????????? ? ?
 80015a6:	4b22      	ldr	r3, [pc, #136]	@ (8001630 <HAL_UART_RxCpltCallback+0xb0>)
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	1c5a      	adds	r2, r3, #1
 80015ac:	b2d1      	uxtb	r1, r2
 80015ae:	4a20      	ldr	r2, [pc, #128]	@ (8001630 <HAL_UART_RxCpltCallback+0xb0>)
 80015b0:	7011      	strb	r1, [r2, #0]
 80015b2:	4619      	mov	r1, r3
 80015b4:	4a1f      	ldr	r2, [pc, #124]	@ (8001634 <HAL_UART_RxCpltCallback+0xb4>)
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
 80015b8:	5453      	strb	r3, [r2, r1]
 80015ba:	e02c      	b.n	8001616 <HAL_UART_RxCpltCallback+0x96>
   			}
   		}
   		else if(g_uart_rx_index == 1){
 80015bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001630 <HAL_UART_RxCpltCallback+0xb0>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d114      	bne.n	80015ee <HAL_UART_RxCpltCallback+0x6e>
   			if (Byte == MODBUS_FRAME_READ_BYTE || Byte == MODBUS_FRAME_WRITE_BYTE) {
 80015c4:	7bfb      	ldrb	r3, [r7, #15]
 80015c6:	2b03      	cmp	r3, #3
 80015c8:	d002      	beq.n	80015d0 <HAL_UART_RxCpltCallback+0x50>
 80015ca:	7bfb      	ldrb	r3, [r7, #15]
 80015cc:	2b10      	cmp	r3, #16
 80015ce:	d10a      	bne.n	80015e6 <HAL_UART_RxCpltCallback+0x66>
   				g_uart_rx_buffer[g_uart_rx_index++] = Byte;//????????? ? ?
 80015d0:	4b17      	ldr	r3, [pc, #92]	@ (8001630 <HAL_UART_RxCpltCallback+0xb0>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	1c5a      	adds	r2, r3, #1
 80015d6:	b2d1      	uxtb	r1, r2
 80015d8:	4a15      	ldr	r2, [pc, #84]	@ (8001630 <HAL_UART_RxCpltCallback+0xb0>)
 80015da:	7011      	strb	r1, [r2, #0]
 80015dc:	4619      	mov	r1, r3
 80015de:	4a15      	ldr	r2, [pc, #84]	@ (8001634 <HAL_UART_RxCpltCallback+0xb4>)
 80015e0:	7bfb      	ldrb	r3, [r7, #15]
 80015e2:	5453      	strb	r3, [r2, r1]
 80015e4:	e017      	b.n	8001616 <HAL_UART_RxCpltCallback+0x96>
   			}
   			else{//CFG
   				g_uart_rx_index = 0;
 80015e6:	4b12      	ldr	r3, [pc, #72]	@ (8001630 <HAL_UART_RxCpltCallback+0xb0>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	701a      	strb	r2, [r3, #0]
 80015ec:	e013      	b.n	8001616 <HAL_UART_RxCpltCallback+0x96>
   			}
   		}
   		else {
   			g_uart_rx_buffer[g_uart_rx_index++] = Byte;
 80015ee:	4b10      	ldr	r3, [pc, #64]	@ (8001630 <HAL_UART_RxCpltCallback+0xb0>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	1c5a      	adds	r2, r3, #1
 80015f4:	b2d1      	uxtb	r1, r2
 80015f6:	4a0e      	ldr	r2, [pc, #56]	@ (8001630 <HAL_UART_RxCpltCallback+0xb0>)
 80015f8:	7011      	strb	r1, [r2, #0]
 80015fa:	4619      	mov	r1, r3
 80015fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001634 <HAL_UART_RxCpltCallback+0xb4>)
 80015fe:	7bfb      	ldrb	r3, [r7, #15]
 8001600:	5453      	strb	r3, [r2, r1]
   			if (g_uart_rx_index >= FRAME_RECEIVE_LENGTH) {
 8001602:	4b0b      	ldr	r3, [pc, #44]	@ (8001630 <HAL_UART_RxCpltCallback+0xb0>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	2b24      	cmp	r3, #36	@ 0x24
 8001608:	d905      	bls.n	8001616 <HAL_UART_RxCpltCallback+0x96>
   				g_uart_rx_index = 0;
 800160a:	4b09      	ldr	r3, [pc, #36]	@ (8001630 <HAL_UART_RxCpltCallback+0xb0>)
 800160c:	2200      	movs	r2, #0
 800160e:	701a      	strb	r2, [r3, #0]
   				g_uart_frame_received = 1;
 8001610:	4b09      	ldr	r3, [pc, #36]	@ (8001638 <HAL_UART_RxCpltCallback+0xb8>)
 8001612:	2201      	movs	r2, #1
 8001614:	701a      	strb	r2, [r3, #0]
   		}




           HAL_UART_Receive_IT(&huart2, &g_uart_rx_byte, 1);
 8001616:	2201      	movs	r2, #1
 8001618:	4904      	ldr	r1, [pc, #16]	@ (800162c <HAL_UART_RxCpltCallback+0xac>)
 800161a:	4808      	ldr	r0, [pc, #32]	@ (800163c <HAL_UART_RxCpltCallback+0xbc>)
 800161c:	f005 fd1e 	bl	800705c <HAL_UART_Receive_IT>
       }



}
 8001620:	bf00      	nop
 8001622:	3710      	adds	r7, #16
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40004400 	.word	0x40004400
 800162c:	2000071b 	.word	0x2000071b
 8001630:	20000719 	.word	0x20000719
 8001634:	200006f4 	.word	0x200006f4
 8001638:	2000071a 	.word	0x2000071a
 800163c:	20000d20 	.word	0x20000d20

08001640 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b084      	sub	sp, #16
 8001644:	af02      	add	r7, sp, #8
 8001646:	6078      	str	r0, [r7, #4]
	static uint8_t Key=0;
	static uint8_t Key_Last=0;

	if(htim==&htim2){
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	4a9c      	ldr	r2, [pc, #624]	@ (80018bc <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800164c:	4293      	cmp	r3, r2
 800164e:	d133      	bne.n	80016b8 <HAL_TIM_PeriodElapsedCallback+0x78>
		g_count++;
 8001650:	4b9b      	ldr	r3, [pc, #620]	@ (80018c0 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	3301      	adds	r3, #1
 8001656:	b29a      	uxth	r2, r3
 8001658:	4b99      	ldr	r3, [pc, #612]	@ (80018c0 <HAL_TIM_PeriodElapsedCallback+0x280>)
 800165a:	801a      	strh	r2, [r3, #0]

		HAL_TIM_Base_Stop(&htim2);
 800165c:	4897      	ldr	r0, [pc, #604]	@ (80018bc <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800165e:	f003 ff7c 	bl	800555a <HAL_TIM_Base_Stop>
		if(g_pwm_compare >= PWM_COMPARE_MAX){
 8001662:	4b98      	ldr	r3, [pc, #608]	@ (80018c4 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001664:	881b      	ldrh	r3, [r3, #0]
 8001666:	f641 228f 	movw	r2, #6799	@ 0x1a8f
 800166a:	4293      	cmp	r3, r2
 800166c:	d903      	bls.n	8001676 <HAL_TIM_PeriodElapsedCallback+0x36>
			g_pwm_compare = PWM_COMPARE_MAX;
 800166e:	4b95      	ldr	r3, [pc, #596]	@ (80018c4 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001670:	f641 2290 	movw	r2, #6800	@ 0x1a90
 8001674:	801a      	strh	r2, [r3, #0]
		}
		g_pwm_compare = 6990;
 8001676:	4b93      	ldr	r3, [pc, #588]	@ (80018c4 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001678:	f641 324e 	movw	r2, #6990	@ 0x1b4e
 800167c:	801a      	strh	r2, [r3, #0]
		if(HAL_COMP_GetOutputLevel(&hcomp1)==COMP_OUTPUT_LEVEL_HIGH){
 800167e:	4892      	ldr	r0, [pc, #584]	@ (80018c8 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001680:	f002 f8de 	bl	8003840 <HAL_COMP_GetOutputLevel>
 8001684:	4603      	mov	r3, r0
 8001686:	2b01      	cmp	r3, #1
 8001688:	d109      	bne.n	800169e <HAL_TIM_PeriodElapsedCallback+0x5e>
			// AC ???????????????
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1,g_pwm_compare);
 800168a:	4b8e      	ldr	r3, [pc, #568]	@ (80018c4 <HAL_TIM_PeriodElapsedCallback+0x284>)
 800168c:	881a      	ldrh	r2, [r3, #0]
 800168e:	4b8f      	ldr	r3, [pc, #572]	@ (80018cc <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2,0);
 8001694:	4b8d      	ldr	r3, [pc, #564]	@ (80018cc <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2200      	movs	r2, #0
 800169a:	639a      	str	r2, [r3, #56]	@ 0x38
 800169c:	e008      	b.n	80016b0 <HAL_TIM_PeriodElapsedCallback+0x70>
//			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 3080);
//			HAL_DAC_Start(&hdac1,DAC_CHANNEL_1);//DAC1

		}
		else {
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1,0);
 800169e:	4b8b      	ldr	r3, [pc, #556]	@ (80018cc <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2200      	movs	r2, #0
 80016a4:	635a      	str	r2, [r3, #52]	@ 0x34
			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2,g_pwm_compare);
 80016a6:	4b87      	ldr	r3, [pc, #540]	@ (80018c4 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80016a8:	881a      	ldrh	r2, [r3, #0]
 80016aa:	4b88      	ldr	r3, [pc, #544]	@ (80018cc <HAL_TIM_PeriodElapsedCallback+0x28c>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	639a      	str	r2, [r3, #56]	@ 0x38
////			//AC
//			HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 3150);
//			HAL_DAC_Start(&hdac1,DAC_CHANNEL_1);//DAC1
		}
		g_time_last = g_time_now;
 80016b0:	4b87      	ldr	r3, [pc, #540]	@ (80018d0 <HAL_TIM_PeriodElapsedCallback+0x290>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4a87      	ldr	r2, [pc, #540]	@ (80018d4 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80016b6:	6013      	str	r3, [r2, #0]
	}

    //
    if(htim == (&htim4))
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	4a87      	ldr	r2, [pc, #540]	@ (80018d8 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	f040 80f9 	bne.w	80018b4 <HAL_TIM_PeriodElapsedCallback+0x274>
    {
        Key = Get_KeyBoard();
 80016c2:	f7ff fe37 	bl	8001334 <Get_KeyBoard>
 80016c6:	4603      	mov	r3, r0
 80016c8:	461a      	mov	r2, r3
 80016ca:	4b84      	ldr	r3, [pc, #528]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80016cc:	701a      	strb	r2, [r3, #0]
        if(Key != Key_Last)
 80016ce:	4b83      	ldr	r3, [pc, #524]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80016d0:	781a      	ldrb	r2, [r3, #0]
 80016d2:	4b83      	ldr	r3, [pc, #524]	@ (80018e0 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	f000 80e8 	beq.w	80018ac <HAL_TIM_PeriodElapsedCallback+0x26c>
        {
            switch(Key)
 80016dc:	4b7f      	ldr	r3, [pc, #508]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b11      	cmp	r3, #17
 80016e2:	f200 80e3 	bhi.w	80018ac <HAL_TIM_PeriodElapsedCallback+0x26c>
 80016e6:	a201      	add	r2, pc, #4	@ (adr r2, 80016ec <HAL_TIM_PeriodElapsedCallback+0xac>)
 80016e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ec:	080018ad 	.word	0x080018ad
 80016f0:	08001735 	.word	0x08001735
 80016f4:	0800175b 	.word	0x0800175b
 80016f8:	08001769 	.word	0x08001769
 80016fc:	08001781 	.word	0x08001781
 8001700:	080018ad 	.word	0x080018ad
 8001704:	080018ad 	.word	0x080018ad
 8001708:	080018ad 	.word	0x080018ad
 800170c:	080018ad 	.word	0x080018ad
 8001710:	0800178f 	.word	0x0800178f
 8001714:	0800181d 	.word	0x0800181d
 8001718:	080018ad 	.word	0x080018ad
 800171c:	080018ad 	.word	0x080018ad
 8001720:	080018ad 	.word	0x080018ad
 8001724:	080018ad 	.word	0x080018ad
 8001728:	080018ad 	.word	0x080018ad
 800172c:	080018ad 	.word	0x080018ad
 8001730:	080018ad 	.word	0x080018ad
            {
                case 0: break;
                case 1:
                    if(g_level == 0)
 8001734:	4b6b      	ldr	r3, [pc, #428]	@ (80018e4 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	f040 80b6 	bne.w	80018aa <HAL_TIM_PeriodElapsedCallback+0x26a>
                        g_suboption0 = (g_suboption0 +1)%4;
 800173e:	4b6a      	ldr	r3, [pc, #424]	@ (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	3301      	adds	r3, #1
 8001744:	425a      	negs	r2, r3
 8001746:	f003 0303 	and.w	r3, r3, #3
 800174a:	f002 0203 	and.w	r2, r2, #3
 800174e:	bf58      	it	pl
 8001750:	4253      	negpl	r3, r2
 8001752:	b2da      	uxtb	r2, r3
 8001754:	4b64      	ldr	r3, [pc, #400]	@ (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001756:	701a      	strb	r2, [r3, #0]
                    break;
 8001758:	e0a7      	b.n	80018aa <HAL_TIM_PeriodElapsedCallback+0x26a>
                case 2:
                    g_suboption0--;
 800175a:	4b63      	ldr	r3, [pc, #396]	@ (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	3b01      	subs	r3, #1
 8001760:	b2da      	uxtb	r2, r3
 8001762:	4b61      	ldr	r3, [pc, #388]	@ (80018e8 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8001764:	701a      	strb	r2, [r3, #0]
                    if(g_suboption0<0)
                        g_suboption0 = 3;
                    break;
 8001766:	e0a1      	b.n	80018ac <HAL_TIM_PeriodElapsedCallback+0x26c>
                case 3:
                    g_level = (g_level+1)%2; break;
 8001768:	4b5e      	ldr	r3, [pc, #376]	@ (80018e4 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	3301      	adds	r3, #1
 800176e:	2b00      	cmp	r3, #0
 8001770:	f003 0301 	and.w	r3, r3, #1
 8001774:	bfb8      	it	lt
 8001776:	425b      	neglt	r3, r3
 8001778:	b2da      	uxtb	r2, r3
 800177a:	4b5a      	ldr	r3, [pc, #360]	@ (80018e4 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800177c:	701a      	strb	r2, [r3, #0]
 800177e:	e095      	b.n	80018ac <HAL_TIM_PeriodElapsedCallback+0x26c>
                case 4:
                    g_level --;
 8001780:	4b58      	ldr	r3, [pc, #352]	@ (80018e4 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	3b01      	subs	r3, #1
 8001786:	b2da      	uxtb	r2, r3
 8001788:	4b56      	ldr	r3, [pc, #344]	@ (80018e4 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800178a:	701a      	strb	r2, [r3, #0]
                    if(g_level <0)
                        g_level = 1;
                    break;
 800178c:	e08e      	b.n	80018ac <HAL_TIM_PeriodElapsedCallback+0x26c>
                case 9:
                    g_aim_voltage += 0.5;
 800178e:	4b57      	ldr	r3, [pc, #348]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001790:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001794:	f04f 0200 	mov.w	r2, #0
 8001798:	4b55      	ldr	r3, [pc, #340]	@ (80018f0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800179a:	f7fe fdaf 	bl	80002fc <__adddf3>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	4952      	ldr	r1, [pc, #328]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80017a4:	e9c1 2300 	strd	r2, r3, [r1]
                    if(g_aim_voltage>35)
 80017a8:	4b50      	ldr	r3, [pc, #320]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80017aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017ae:	f04f 0200 	mov.w	r2, #0
 80017b2:	4b50      	ldr	r3, [pc, #320]	@ (80018f4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80017b4:	f7ff f9e8 	bl	8000b88 <__aeabi_dcmpgt>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d005      	beq.n	80017ca <HAL_TIM_PeriodElapsedCallback+0x18a>
                        g_aim_voltage=1;
 80017be:	494b      	ldr	r1, [pc, #300]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80017c0:	f04f 0200 	mov.w	r2, #0
 80017c4:	4b4c      	ldr	r3, [pc, #304]	@ (80018f8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80017c6:	e9c1 2300 	strd	r2, r3, [r1]
                    g_pwm_compare = 7000/36*g_aim_voltage;
 80017ca:	4b48      	ldr	r3, [pc, #288]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80017cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80017d0:	f04f 0200 	mov.w	r2, #0
 80017d4:	4b49      	ldr	r3, [pc, #292]	@ (80018fc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80017d6:	f7fe ff47 	bl	8000668 <__aeabi_dmul>
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	4610      	mov	r0, r2
 80017e0:	4619      	mov	r1, r3
 80017e2:	f7ff fa19 	bl	8000c18 <__aeabi_d2uiz>
 80017e6:	4603      	mov	r3, r0
 80017e8:	b29a      	uxth	r2, r3
 80017ea:	4b36      	ldr	r3, [pc, #216]	@ (80018c4 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80017ec:	801a      	strh	r2, [r3, #0]
                    OLED_Printf(10, 10, 16, "voltage=%.2f",g_aim_voltage);
 80017ee:	4b3f      	ldr	r3, [pc, #252]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 80017f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017f4:	e9cd 2300 	strd	r2, r3, [sp]
 80017f8:	4b41      	ldr	r3, [pc, #260]	@ (8001900 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80017fa:	2210      	movs	r2, #16
 80017fc:	210a      	movs	r1, #10
 80017fe:	200a      	movs	r0, #10
 8001800:	f000 f988 	bl	8001b14 <OLED_Printf>
                    OLED_Printf(10, 30, 16, "compare=%04d",g_pwm_compare);
 8001804:	4b2f      	ldr	r3, [pc, #188]	@ (80018c4 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001806:	881b      	ldrh	r3, [r3, #0]
 8001808:	9300      	str	r3, [sp, #0]
 800180a:	4b3e      	ldr	r3, [pc, #248]	@ (8001904 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 800180c:	2210      	movs	r2, #16
 800180e:	211e      	movs	r1, #30
 8001810:	200a      	movs	r0, #10
 8001812:	f000 f97f 	bl	8001b14 <OLED_Printf>
                    OLED_Reflash();
 8001816:	f000 fb3f 	bl	8001e98 <OLED_Reflash>
                    break;
 800181a:	e047      	b.n	80018ac <HAL_TIM_PeriodElapsedCallback+0x26c>
                case 10:
                    g_aim_voltage -=0.5;
 800181c:	4b33      	ldr	r3, [pc, #204]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800181e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	4b32      	ldr	r3, [pc, #200]	@ (80018f0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8001828:	f7fe fd66 	bl	80002f8 <__aeabi_dsub>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	492e      	ldr	r1, [pc, #184]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001832:	e9c1 2300 	strd	r2, r3, [r1]
                    if(g_aim_voltage<1)
 8001836:	4b2d      	ldr	r3, [pc, #180]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8001838:	e9d3 0100 	ldrd	r0, r1, [r3]
 800183c:	f04f 0200 	mov.w	r2, #0
 8001840:	4b2d      	ldr	r3, [pc, #180]	@ (80018f8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8001842:	f7ff f983 	bl	8000b4c <__aeabi_dcmplt>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d005      	beq.n	8001858 <HAL_TIM_PeriodElapsedCallback+0x218>
                        g_aim_voltage=35;
 800184c:	4927      	ldr	r1, [pc, #156]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800184e:	f04f 0200 	mov.w	r2, #0
 8001852:	4b28      	ldr	r3, [pc, #160]	@ (80018f4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8001854:	e9c1 2300 	strd	r2, r3, [r1]
                    g_pwm_compare = 7000/36*g_aim_voltage;
 8001858:	4b24      	ldr	r3, [pc, #144]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800185a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800185e:	f04f 0200 	mov.w	r2, #0
 8001862:	4b26      	ldr	r3, [pc, #152]	@ (80018fc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8001864:	f7fe ff00 	bl	8000668 <__aeabi_dmul>
 8001868:	4602      	mov	r2, r0
 800186a:	460b      	mov	r3, r1
 800186c:	4610      	mov	r0, r2
 800186e:	4619      	mov	r1, r3
 8001870:	f7ff f9d2 	bl	8000c18 <__aeabi_d2uiz>
 8001874:	4603      	mov	r3, r0
 8001876:	b29a      	uxth	r2, r3
 8001878:	4b12      	ldr	r3, [pc, #72]	@ (80018c4 <HAL_TIM_PeriodElapsedCallback+0x284>)
 800187a:	801a      	strh	r2, [r3, #0]
					OLED_Printf(10, 10, 16, "voltage=%4.2f   ",g_aim_voltage);
 800187c:	4b1b      	ldr	r3, [pc, #108]	@ (80018ec <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800187e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001882:	e9cd 2300 	strd	r2, r3, [sp]
 8001886:	4b20      	ldr	r3, [pc, #128]	@ (8001908 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8001888:	2210      	movs	r2, #16
 800188a:	210a      	movs	r1, #10
 800188c:	200a      	movs	r0, #10
 800188e:	f000 f941 	bl	8001b14 <OLED_Printf>
					OLED_Printf(10, 30, 16, "compare=%04d",g_pwm_compare);
 8001892:	4b0c      	ldr	r3, [pc, #48]	@ (80018c4 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001894:	881b      	ldrh	r3, [r3, #0]
 8001896:	9300      	str	r3, [sp, #0]
 8001898:	4b1a      	ldr	r3, [pc, #104]	@ (8001904 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 800189a:	2210      	movs	r2, #16
 800189c:	211e      	movs	r1, #30
 800189e:	200a      	movs	r0, #10
 80018a0:	f000 f938 	bl	8001b14 <OLED_Printf>
					OLED_Reflash();
 80018a4:	f000 faf8 	bl	8001e98 <OLED_Reflash>
                    break;
 80018a8:	e000      	b.n	80018ac <HAL_TIM_PeriodElapsedCallback+0x26c>
                    break;
 80018aa:	bf00      	nop

            }

        }
       // menu_show(g_level, g_suboption0);
        Key_Last = Key;
 80018ac:	4b0b      	ldr	r3, [pc, #44]	@ (80018dc <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80018ae:	781a      	ldrb	r2, [r3, #0]
 80018b0:	4b0b      	ldr	r3, [pc, #44]	@ (80018e0 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80018b2:	701a      	strb	r2, [r3, #0]
    }
}
 80018b4:	bf00      	nop
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	20000bf4 	.word	0x20000bf4
 80018c0:	20000754 	.word	0x20000754
 80018c4:	20000760 	.word	0x20000760
 80018c8:	2000071c 	.word	0x2000071c
 80018cc:	20000ba8 	.word	0x20000ba8
 80018d0:	2000075c 	.word	0x2000075c
 80018d4:	20000758 	.word	0x20000758
 80018d8:	20000c40 	.word	0x20000c40
 80018dc:	20000762 	.word	0x20000762
 80018e0:	20000763 	.word	0x20000763
 80018e4:	20000ba4 	.word	0x20000ba4
 80018e8:	20000ba5 	.word	0x20000ba5
 80018ec:	20000008 	.word	0x20000008
 80018f0:	3fe00000 	.word	0x3fe00000
 80018f4:	40418000 	.word	0x40418000
 80018f8:	3ff00000 	.word	0x3ff00000
 80018fc:	40684000 	.word	0x40684000
 8001900:	080100a8 	.word	0x080100a8
 8001904:	080100b8 	.word	0x080100b8
 8001908:	080100c8 	.word	0x080100c8

0800190c <HAL_COMP_TriggerCallback>:

void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp){
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
	if(hcomp==&hcomp1){
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4a0d      	ldr	r2, [pc, #52]	@ (800194c <HAL_COMP_TriggerCallback+0x40>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d112      	bne.n	8001942 <HAL_COMP_TriggerCallback+0x36>
		g_time_now =  HAL_GetTick();
 800191c:	f001 fb90 	bl	8003040 <HAL_GetTick>
 8001920:	4603      	mov	r3, r0
 8001922:	4a0b      	ldr	r2, [pc, #44]	@ (8001950 <HAL_COMP_TriggerCallback+0x44>)
 8001924:	6013      	str	r3, [r2, #0]
		if(g_time_now - g_time_last >= 8){
 8001926:	4b0a      	ldr	r3, [pc, #40]	@ (8001950 <HAL_COMP_TriggerCallback+0x44>)
 8001928:	681a      	ldr	r2, [r3, #0]
 800192a:	4b0a      	ldr	r3, [pc, #40]	@ (8001954 <HAL_COMP_TriggerCallback+0x48>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	2b07      	cmp	r3, #7
 8001932:	d906      	bls.n	8001942 <HAL_COMP_TriggerCallback+0x36>
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001934:	4b08      	ldr	r3, [pc, #32]	@ (8001958 <HAL_COMP_TriggerCallback+0x4c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2200      	movs	r2, #0
 800193a:	625a      	str	r2, [r3, #36]	@ 0x24
			HAL_TIM_Base_Start_IT(&htim2);
 800193c:	4806      	ldr	r0, [pc, #24]	@ (8001958 <HAL_COMP_TriggerCallback+0x4c>)
 800193e:	f003 fe33 	bl	80055a8 <HAL_TIM_Base_Start_IT>

		}
	}
}
 8001942:	bf00      	nop
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	2000071c 	.word	0x2000071c
 8001950:	2000075c 	.word	0x2000075c
 8001954:	20000758 	.word	0x20000758
 8001958:	20000bf4 	.word	0x20000bf4

0800195c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001962:	f001 fb08 	bl	8002f76 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001966:	f000 f885 	bl	8001a74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800196a:	f7ff fc27 	bl	80011bc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800196e:	f000 ff81 	bl	8002874 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001972:	f000 fd7b 	bl	800246c <MX_TIM1_Init>
  MX_COMP1_Init();
 8001976:	f7ff fb37 	bl	8000fe8 <MX_COMP1_Init>
  MX_DAC1_Init();
 800197a:	f7ff fba7 	bl	80010cc <MX_DAC1_Init>
  MX_TIM4_Init();
 800197e:	f000 fe63 	bl	8002648 <MX_TIM4_Init>
  MX_TIM2_Init();
 8001982:	f000 fe13 	bl	80025ac <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001986:	f000 ffc1 	bl	800290c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
	OLED_Init();//OLED????????????????????????????????????????
 800198a:	f000 fb1b 	bl	8001fc4 <OLED_Init>

	HAL_UARTEx_ReceiveToIdle_IT(&huart1, g_vofa_rx_buffer, VOFA_FRAME_RECEIVE_MAX_LENGTH);
 800198e:	2228      	movs	r2, #40	@ 0x28
 8001990:	492a      	ldr	r1, [pc, #168]	@ (8001a3c <main+0xe0>)
 8001992:	482b      	ldr	r0, [pc, #172]	@ (8001a40 <main+0xe4>)
 8001994:	f007 fb77 	bl	8009086 <HAL_UARTEx_ReceiveToIdle_IT>
	HAL_UART_Receive_IT(&huart2, &g_uart_rx_byte, 1); //modbus
 8001998:	2201      	movs	r2, #1
 800199a:	492a      	ldr	r1, [pc, #168]	@ (8001a44 <main+0xe8>)
 800199c:	482a      	ldr	r0, [pc, #168]	@ (8001a48 <main+0xec>)
 800199e:	f005 fb5d 	bl	800705c <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim4);//?????????????????????????????????
 80019a2:	482a      	ldr	r0, [pc, #168]	@ (8001a4c <main+0xf0>)
 80019a4:	f003 fe00 	bl	80055a8 <HAL_TIM_Base_Start_IT>


	//DAC+???????????????????????????????????????????

	uint32_t VOLTAGE_COMP=0;
 80019a8:	2300      	movs	r3, #0
 80019aa:	607b      	str	r3, [r7, #4]
	HAL_COMP_Start(&hcomp1);//???????????????????????????????????????????1
 80019ac:	4828      	ldr	r0, [pc, #160]	@ (8001a50 <main+0xf4>)
 80019ae:	f001 fe8b 	bl	80036c8 <HAL_COMP_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 3090);//DAC2.51V  3114
 80019b2:	f640 4312 	movw	r3, #3090	@ 0xc12
 80019b6:	2200      	movs	r2, #0
 80019b8:	2100      	movs	r1, #0
 80019ba:	4826      	ldr	r0, [pc, #152]	@ (8001a54 <main+0xf8>)
 80019bc:	f002 f8ee 	bl	8003b9c <HAL_DAC_SetValue>
	HAL_DAC_Start(&hdac1,DAC_CHANNEL_1);//DAC1
 80019c0:	2100      	movs	r1, #0
 80019c2:	4824      	ldr	r0, [pc, #144]	@ (8001a54 <main+0xf8>)
 80019c4:	f002 f87e 	bl	8003ac4 <HAL_DAC_Start>
	HAL_Delay(1);
 80019c8:	2001      	movs	r0, #1
 80019ca:	f001 fb45 	bl	8003058 <HAL_Delay>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80019ce:	2100      	movs	r1, #0
 80019d0:	4821      	ldr	r0, [pc, #132]	@ (8001a58 <main+0xfc>)
 80019d2:	f003 feb9 	bl	8005748 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_1);
 80019d6:	2100      	movs	r1, #0
 80019d8:	481f      	ldr	r0, [pc, #124]	@ (8001a58 <main+0xfc>)
 80019da:	f005 f809 	bl	80069f0 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80019de:	2104      	movs	r1, #4
 80019e0:	481d      	ldr	r0, [pc, #116]	@ (8001a58 <main+0xfc>)
 80019e2:	f003 feb1 	bl	8005748 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start(&htim1,TIM_CHANNEL_2);
 80019e6:	2104      	movs	r1, #4
 80019e8:	481b      	ldr	r0, [pc, #108]	@ (8001a58 <main+0xfc>)
 80019ea:	f005 f801 	bl	80069f0 <HAL_TIMEx_PWMN_Start>

	OLED_Printf(10, 10, 16, "voltage=%.2f",g_aim_voltage);
 80019ee:	4b1b      	ldr	r3, [pc, #108]	@ (8001a5c <main+0x100>)
 80019f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f4:	e9cd 2300 	strd	r2, r3, [sp]
 80019f8:	4b19      	ldr	r3, [pc, #100]	@ (8001a60 <main+0x104>)
 80019fa:	2210      	movs	r2, #16
 80019fc:	210a      	movs	r1, #10
 80019fe:	200a      	movs	r0, #10
 8001a00:	f000 f888 	bl	8001b14 <OLED_Printf>
	OLED_Printf(10, 30, 16, "compare=%d",g_pwm_compare);
 8001a04:	4b17      	ldr	r3, [pc, #92]	@ (8001a64 <main+0x108>)
 8001a06:	881b      	ldrh	r3, [r3, #0]
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	4b17      	ldr	r3, [pc, #92]	@ (8001a68 <main+0x10c>)
 8001a0c:	2210      	movs	r2, #16
 8001a0e:	211e      	movs	r1, #30
 8001a10:	200a      	movs	r0, #10
 8001a12:	f000 f87f 	bl	8001b14 <OLED_Printf>
	OLED_Reflash();
 8001a16:	f000 fa3f 	bl	8001e98 <OLED_Reflash>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	g_count=0;
 8001a1a:	4b14      	ldr	r3, [pc, #80]	@ (8001a6c <main+0x110>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	801a      	strh	r2, [r3, #0]
	{

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		OLED_Printf(10, 50, 16, "count=%d",g_count);
 8001a20:	4b12      	ldr	r3, [pc, #72]	@ (8001a6c <main+0x110>)
 8001a22:	881b      	ldrh	r3, [r3, #0]
 8001a24:	9300      	str	r3, [sp, #0]
 8001a26:	4b12      	ldr	r3, [pc, #72]	@ (8001a70 <main+0x114>)
 8001a28:	2210      	movs	r2, #16
 8001a2a:	2132      	movs	r1, #50	@ 0x32
 8001a2c:	200a      	movs	r0, #10
 8001a2e:	f000 f871 	bl	8001b14 <OLED_Printf>
		OLED_Reflash();
 8001a32:	f000 fa31 	bl	8001e98 <OLED_Reflash>
		OLED_Printf(10, 50, 16, "count=%d",g_count);
 8001a36:	bf00      	nop
 8001a38:	e7f2      	b.n	8001a20 <main+0xc4>
 8001a3a:	bf00      	nop
 8001a3c:	20000db4 	.word	0x20000db4
 8001a40:	20000c8c 	.word	0x20000c8c
 8001a44:	2000071b 	.word	0x2000071b
 8001a48:	20000d20 	.word	0x20000d20
 8001a4c:	20000c40 	.word	0x20000c40
 8001a50:	2000071c 	.word	0x2000071c
 8001a54:	20000740 	.word	0x20000740
 8001a58:	20000ba8 	.word	0x20000ba8
 8001a5c:	20000008 	.word	0x20000008
 8001a60:	080100a8 	.word	0x080100a8
 8001a64:	20000760 	.word	0x20000760
 8001a68:	080100dc 	.word	0x080100dc
 8001a6c:	20000754 	.word	0x20000754
 8001a70:	080100e8 	.word	0x080100e8

08001a74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b094      	sub	sp, #80	@ 0x50
 8001a78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a7a:	f107 0318 	add.w	r3, r7, #24
 8001a7e:	2238      	movs	r2, #56	@ 0x38
 8001a80:	2100      	movs	r1, #0
 8001a82:	4618      	mov	r0, r3
 8001a84:	f008 feda 	bl	800a83c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a88:	1d3b      	adds	r3, r7, #4
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	605a      	str	r2, [r3, #4]
 8001a90:	609a      	str	r2, [r3, #8]
 8001a92:	60da      	str	r2, [r3, #12]
 8001a94:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a96:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001a9a:	f002 fcd7 	bl	800444c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001aa2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001aa6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001aac:	2303      	movs	r3, #3
 8001aae:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 35;
 8001ab4:	2323      	movs	r3, #35	@ 0x23
 8001ab6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ab8:	2302      	movs	r3, #2
 8001aba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001abc:	2302      	movs	r3, #2
 8001abe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ac4:	f107 0318 	add.w	r3, r7, #24
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f002 fd73 	bl	80045b4 <HAL_RCC_OscConfig>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8001ad4:	f000 f818 	bl	8001b08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ad8:	230f      	movs	r3, #15
 8001ada:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001adc:	2303      	movs	r3, #3
 8001ade:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001aec:	1d3b      	adds	r3, r7, #4
 8001aee:	2104      	movs	r1, #4
 8001af0:	4618      	mov	r0, r3
 8001af2:	f003 f871 	bl	8004bd8 <HAL_RCC_ClockConfig>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001afc:	f000 f804 	bl	8001b08 <Error_Handler>
  }
}
 8001b00:	bf00      	nop
 8001b02:	3750      	adds	r7, #80	@ 0x50
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b0c:	b672      	cpsid	i
}
 8001b0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001b10:	bf00      	nop
 8001b12:	e7fd      	b.n	8001b10 <Error_Handler+0x8>

08001b14 <OLED_Printf>:

}


//OLEDprintf
void OLED_Printf(int16_t x, int16_t y, uint8_t size, const char *pFormat, ...) {
 8001b14:	b408      	push	{r3}
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b09f      	sub	sp, #124	@ 0x7c
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	80fb      	strh	r3, [r7, #6]
 8001b20:	460b      	mov	r3, r1
 8001b22:	80bb      	strh	r3, [r7, #4]
 8001b24:	4613      	mov	r3, r2
 8001b26:	70fb      	strb	r3, [r7, #3]
    char pStr[100] = {'\0'};
 8001b28:	2300      	movs	r3, #0
 8001b2a:	613b      	str	r3, [r7, #16]
 8001b2c:	f107 0314 	add.w	r3, r7, #20
 8001b30:	2260      	movs	r2, #96	@ 0x60
 8001b32:	2100      	movs	r1, #0
 8001b34:	4618      	mov	r0, r3
 8001b36:	f008 fe81 	bl	800a83c <memset>
    va_list ap;

    va_start(ap, pFormat);
 8001b3a:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8001b3e:	60fb      	str	r3, [r7, #12]
    vsprintf((char *)pStr, pFormat, ap);
 8001b40:	f107 0310 	add.w	r3, r7, #16
 8001b44:	68fa      	ldr	r2, [r7, #12]
 8001b46:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f008 fe6c 	bl	800a828 <vsprintf>
    va_end(ap);

    uint8_t i = 0;
 8001b50:	2300      	movs	r3, #0
 8001b52:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    while (pStr[i] != '\0' && x < OLED_WIDTH && y < OLED_HIGH) {
 8001b56:	e015      	b.n	8001b84 <OLED_Printf+0x70>
        OLED_ShowChar(x, y, size, pStr[i]);
 8001b58:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001b5c:	3378      	adds	r3, #120	@ 0x78
 8001b5e:	443b      	add	r3, r7
 8001b60:	f813 3c68 	ldrb.w	r3, [r3, #-104]
 8001b64:	78fa      	ldrb	r2, [r7, #3]
 8001b66:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001b6a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001b6e:	f000 f821 	bl	8001bb4 <OLED_ShowChar>
        x += 8;
 8001b72:	88fb      	ldrh	r3, [r7, #6]
 8001b74:	3308      	adds	r3, #8
 8001b76:	b29b      	uxth	r3, r3
 8001b78:	80fb      	strh	r3, [r7, #6]
        i++;
 8001b7a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001b7e:	3301      	adds	r3, #1
 8001b80:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    while (pStr[i] != '\0' && x < OLED_WIDTH && y < OLED_HIGH) {
 8001b84:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001b88:	3378      	adds	r3, #120	@ 0x78
 8001b8a:	443b      	add	r3, r7
 8001b8c:	f813 3c68 	ldrb.w	r3, [r3, #-104]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d007      	beq.n	8001ba4 <OLED_Printf+0x90>
 8001b94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b98:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b9a:	dc03      	bgt.n	8001ba4 <OLED_Printf+0x90>
 8001b9c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001ba0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ba2:	ddd9      	ble.n	8001b58 <OLED_Printf+0x44>
    }
}
 8001ba4:	bf00      	nop
 8001ba6:	377c      	adds	r7, #124	@ 0x7c
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001bae:	b001      	add	sp, #4
 8001bb0:	4770      	bx	lr
	...

08001bb4 <OLED_ShowChar>:



// ,+++C51
void OLED_ShowChar(int16_t x, int16_t y, TextSize size, uint8_t chr)
{
 8001bb4:	b490      	push	{r4, r7}
 8001bb6:	b084      	sub	sp, #16
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4604      	mov	r4, r0
 8001bbc:	4608      	mov	r0, r1
 8001bbe:	4611      	mov	r1, r2
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	4623      	mov	r3, r4
 8001bc4:	80fb      	strh	r3, [r7, #6]
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	80bb      	strh	r3, [r7, #4]
 8001bca:	460b      	mov	r3, r1
 8001bcc:	70fb      	strb	r3, [r7, #3]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	70bb      	strb	r3, [r7, #2]
	//
	if((chr>= ' ') && (chr <= '~'))
 8001bd2:	78bb      	ldrb	r3, [r7, #2]
 8001bd4:	2b1f      	cmp	r3, #31
 8001bd6:	f240 8153 	bls.w	8001e80 <OLED_ShowChar+0x2cc>
 8001bda:	78bb      	ldrb	r3, [r7, #2]
 8001bdc:	2b7e      	cmp	r3, #126	@ 0x7e
 8001bde:	f200 814f 	bhi.w	8001e80 <OLED_ShowChar+0x2cc>
	{
	    chr -= ' '; // 
 8001be2:	78bb      	ldrb	r3, [r7, #2]
 8001be4:	3b20      	subs	r3, #32
 8001be6:	70bb      	strb	r3, [r7, #2]


        	//
        	uint8_t col;
    	    //  8x16 
    	    if (size == OLED_FONT_8x16)
 8001be8:	78fb      	ldrb	r3, [r7, #3]
 8001bea:	2b10      	cmp	r3, #16
 8001bec:	f040 80b3 	bne.w	8001d56 <OLED_ShowChar+0x1a2>
    	    {
    	    	//
    	    	for (uint8_t drow = 0; drow <2; drow++)
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	73fb      	strb	r3, [r7, #15]
 8001bf4:	e0aa      	b.n	8001d4c <OLED_ShowChar+0x198>
    	    	{
    				for (uint8_t dx = 0; dx < 8; dx++)
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	73bb      	strb	r3, [r7, #14]
 8001bfa:	e0a0      	b.n	8001d3e <OLED_ShowChar+0x18a>
    					{
    						for (uint8_t dy = 0; dy < 8; dy++)
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	737b      	strb	r3, [r7, #13]
 8001c00:	e096      	b.n	8001d30 <OLED_ShowChar+0x17c>
    						{
    							//
    							 if (((x+dx) < OLED_WIDTH) && ((x+dx) >=0) &&  ((y+dy+8*drow) < OLED_HIGH) && ((y+dy+8*drow)>=0))
 8001c02:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c06:	7bbb      	ldrb	r3, [r7, #14]
 8001c08:	4413      	add	r3, r2
 8001c0a:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c0c:	f300 808d 	bgt.w	8001d2a <OLED_ShowChar+0x176>
 8001c10:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c14:	7bbb      	ldrb	r3, [r7, #14]
 8001c16:	4413      	add	r3, r2
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	f2c0 8086 	blt.w	8001d2a <OLED_ShowChar+0x176>
 8001c1e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001c22:	7b7b      	ldrb	r3, [r7, #13]
 8001c24:	441a      	add	r2, r3
 8001c26:	7bfb      	ldrb	r3, [r7, #15]
 8001c28:	00db      	lsls	r3, r3, #3
 8001c2a:	4413      	add	r3, r2
 8001c2c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c2e:	dc7c      	bgt.n	8001d2a <OLED_ShowChar+0x176>
 8001c30:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001c34:	7b7b      	ldrb	r3, [r7, #13]
 8001c36:	441a      	add	r2, r3
 8001c38:	7bfb      	ldrb	r3, [r7, #15]
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	4413      	add	r3, r2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	db73      	blt.n	8001d2a <OLED_ShowChar+0x176>
    							{
    								col = Char_16[chr][dx+8*drow];
 8001c42:	78ba      	ldrb	r2, [r7, #2]
 8001c44:	7bb9      	ldrb	r1, [r7, #14]
 8001c46:	7bfb      	ldrb	r3, [r7, #15]
 8001c48:	00db      	lsls	r3, r3, #3
 8001c4a:	440b      	add	r3, r1
 8001c4c:	498f      	ldr	r1, [pc, #572]	@ (8001e8c <OLED_ShowChar+0x2d8>)
 8001c4e:	0112      	lsls	r2, r2, #4
 8001c50:	440a      	add	r2, r1
 8001c52:	4413      	add	r3, r2
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	72bb      	strb	r3, [r7, #10]
    								if((col & (0x01 << dy))>0)
 8001c58:	7aba      	ldrb	r2, [r7, #10]
 8001c5a:	7b7b      	ldrb	r3, [r7, #13]
 8001c5c:	2101      	movs	r1, #1
 8001c5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c62:	4013      	ands	r3, r2
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	dd2f      	ble.n	8001cc8 <OLED_ShowChar+0x114>
    								{
    									OLED_GRAM[(y+dy+8*drow)/8][x+dx] |= (0x01 << ((y+dy+8*drow)%8)) ;
 8001c68:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001c6c:	7b7b      	ldrb	r3, [r7, #13]
 8001c6e:	441a      	add	r2, r3
 8001c70:	7bfb      	ldrb	r3, [r7, #15]
 8001c72:	00db      	lsls	r3, r3, #3
 8001c74:	4413      	add	r3, r2
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	da00      	bge.n	8001c7c <OLED_ShowChar+0xc8>
 8001c7a:	3307      	adds	r3, #7
 8001c7c:	10db      	asrs	r3, r3, #3
 8001c7e:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001c82:	7bba      	ldrb	r2, [r7, #14]
 8001c84:	440a      	add	r2, r1
 8001c86:	4882      	ldr	r0, [pc, #520]	@ (8001e90 <OLED_ShowChar+0x2dc>)
 8001c88:	01d9      	lsls	r1, r3, #7
 8001c8a:	4401      	add	r1, r0
 8001c8c:	440a      	add	r2, r1
 8001c8e:	7812      	ldrb	r2, [r2, #0]
 8001c90:	b251      	sxtb	r1, r2
 8001c92:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8001c96:	7b7a      	ldrb	r2, [r7, #13]
 8001c98:	4410      	add	r0, r2
 8001c9a:	7bfa      	ldrb	r2, [r7, #15]
 8001c9c:	00d2      	lsls	r2, r2, #3
 8001c9e:	4402      	add	r2, r0
 8001ca0:	f002 0207 	and.w	r2, r2, #7
 8001ca4:	2001      	movs	r0, #1
 8001ca6:	fa00 f202 	lsl.w	r2, r0, r2
 8001caa:	b252      	sxtb	r2, r2
 8001cac:	430a      	orrs	r2, r1
 8001cae:	b250      	sxtb	r0, r2
 8001cb0:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001cb4:	7bba      	ldrb	r2, [r7, #14]
 8001cb6:	440a      	add	r2, r1
 8001cb8:	b2c0      	uxtb	r0, r0
 8001cba:	4975      	ldr	r1, [pc, #468]	@ (8001e90 <OLED_ShowChar+0x2dc>)
 8001cbc:	01db      	lsls	r3, r3, #7
 8001cbe:	440b      	add	r3, r1
 8001cc0:	4413      	add	r3, r2
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	701a      	strb	r2, [r3, #0]
 8001cc6:	e030      	b.n	8001d2a <OLED_ShowChar+0x176>
    								}
    								else
    								{
    						            //  0
    									OLED_GRAM[(y+dy+8*drow)/8][x+dx] &= ~(0x01 << ((y+dy+8*drow)%8));
 8001cc8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001ccc:	7b7b      	ldrb	r3, [r7, #13]
 8001cce:	441a      	add	r2, r3
 8001cd0:	7bfb      	ldrb	r3, [r7, #15]
 8001cd2:	00db      	lsls	r3, r3, #3
 8001cd4:	4413      	add	r3, r2
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	da00      	bge.n	8001cdc <OLED_ShowChar+0x128>
 8001cda:	3307      	adds	r3, #7
 8001cdc:	10db      	asrs	r3, r3, #3
 8001cde:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001ce2:	7bba      	ldrb	r2, [r7, #14]
 8001ce4:	440a      	add	r2, r1
 8001ce6:	486a      	ldr	r0, [pc, #424]	@ (8001e90 <OLED_ShowChar+0x2dc>)
 8001ce8:	01d9      	lsls	r1, r3, #7
 8001cea:	4401      	add	r1, r0
 8001cec:	440a      	add	r2, r1
 8001cee:	7812      	ldrb	r2, [r2, #0]
 8001cf0:	b251      	sxtb	r1, r2
 8001cf2:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8001cf6:	7b7a      	ldrb	r2, [r7, #13]
 8001cf8:	4410      	add	r0, r2
 8001cfa:	7bfa      	ldrb	r2, [r7, #15]
 8001cfc:	00d2      	lsls	r2, r2, #3
 8001cfe:	4402      	add	r2, r0
 8001d00:	f002 0207 	and.w	r2, r2, #7
 8001d04:	2001      	movs	r0, #1
 8001d06:	fa00 f202 	lsl.w	r2, r0, r2
 8001d0a:	b252      	sxtb	r2, r2
 8001d0c:	43d2      	mvns	r2, r2
 8001d0e:	b252      	sxtb	r2, r2
 8001d10:	400a      	ands	r2, r1
 8001d12:	b250      	sxtb	r0, r2
 8001d14:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001d18:	7bba      	ldrb	r2, [r7, #14]
 8001d1a:	440a      	add	r2, r1
 8001d1c:	b2c0      	uxtb	r0, r0
 8001d1e:	495c      	ldr	r1, [pc, #368]	@ (8001e90 <OLED_ShowChar+0x2dc>)
 8001d20:	01db      	lsls	r3, r3, #7
 8001d22:	440b      	add	r3, r1
 8001d24:	4413      	add	r3, r2
 8001d26:	4602      	mov	r2, r0
 8001d28:	701a      	strb	r2, [r3, #0]
    						for (uint8_t dy = 0; dy < 8; dy++)
 8001d2a:	7b7b      	ldrb	r3, [r7, #13]
 8001d2c:	3301      	adds	r3, #1
 8001d2e:	737b      	strb	r3, [r7, #13]
 8001d30:	7b7b      	ldrb	r3, [r7, #13]
 8001d32:	2b07      	cmp	r3, #7
 8001d34:	f67f af65 	bls.w	8001c02 <OLED_ShowChar+0x4e>
    				for (uint8_t dx = 0; dx < 8; dx++)
 8001d38:	7bbb      	ldrb	r3, [r7, #14]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	73bb      	strb	r3, [r7, #14]
 8001d3e:	7bbb      	ldrb	r3, [r7, #14]
 8001d40:	2b07      	cmp	r3, #7
 8001d42:	f67f af5b 	bls.w	8001bfc <OLED_ShowChar+0x48>
    	    	for (uint8_t drow = 0; drow <2; drow++)
 8001d46:	7bfb      	ldrb	r3, [r7, #15]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	73fb      	strb	r3, [r7, #15]
 8001d4c:	7bfb      	ldrb	r3, [r7, #15]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	f67f af51 	bls.w	8001bf6 <OLED_ShowChar+0x42>


    }


}
 8001d54:	e094      	b.n	8001e80 <OLED_ShowChar+0x2cc>
    	    else if(size == OLED_FONT_8x8) //  8x8 
 8001d56:	78fb      	ldrb	r3, [r7, #3]
 8001d58:	2b08      	cmp	r3, #8
 8001d5a:	f040 8091 	bne.w	8001e80 <OLED_ShowChar+0x2cc>
				for (uint8_t dx = 0; dx < 8; dx++)
 8001d5e:	2300      	movs	r3, #0
 8001d60:	733b      	strb	r3, [r7, #12]
 8001d62:	e089      	b.n	8001e78 <OLED_ShowChar+0x2c4>
					for (uint8_t dy = 0; dy < 8; dy++)
 8001d64:	2300      	movs	r3, #0
 8001d66:	72fb      	strb	r3, [r7, #11]
 8001d68:	e07f      	b.n	8001e6a <OLED_ShowChar+0x2b6>
						if (((x+dx) < OLED_WIDTH) && ((x+dx) >=0) &&  ((y+dy) < OLED_HIGH) && ((y+dy)>=0))
 8001d6a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001d6e:	7b3b      	ldrb	r3, [r7, #12]
 8001d70:	4413      	add	r3, r2
 8001d72:	2b7f      	cmp	r3, #127	@ 0x7f
 8001d74:	dc76      	bgt.n	8001e64 <OLED_ShowChar+0x2b0>
 8001d76:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001d7a:	7b3b      	ldrb	r3, [r7, #12]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	db70      	blt.n	8001e64 <OLED_ShowChar+0x2b0>
 8001d82:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001d86:	7afb      	ldrb	r3, [r7, #11]
 8001d88:	4413      	add	r3, r2
 8001d8a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d8c:	dc6a      	bgt.n	8001e64 <OLED_ShowChar+0x2b0>
 8001d8e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001d92:	7afb      	ldrb	r3, [r7, #11]
 8001d94:	4413      	add	r3, r2
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	db64      	blt.n	8001e64 <OLED_ShowChar+0x2b0>
							col = Char_8[chr][dx];
 8001d9a:	78ba      	ldrb	r2, [r7, #2]
 8001d9c:	7b3b      	ldrb	r3, [r7, #12]
 8001d9e:	493d      	ldr	r1, [pc, #244]	@ (8001e94 <OLED_ShowChar+0x2e0>)
 8001da0:	00d2      	lsls	r2, r2, #3
 8001da2:	440a      	add	r2, r1
 8001da4:	4413      	add	r3, r2
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	72bb      	strb	r3, [r7, #10]
							if((col & (0x01 << dy))>0)
 8001daa:	7aba      	ldrb	r2, [r7, #10]
 8001dac:	7afb      	ldrb	r3, [r7, #11]
 8001dae:	2101      	movs	r1, #1
 8001db0:	fa01 f303 	lsl.w	r3, r1, r3
 8001db4:	4013      	ands	r3, r2
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	dd29      	ble.n	8001e0e <OLED_ShowChar+0x25a>
								OLED_GRAM[(y+dy)/8][x+dx] |= (0x01 << ((y+dy)%8)) ;
 8001dba:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001dbe:	7afb      	ldrb	r3, [r7, #11]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	da00      	bge.n	8001dc8 <OLED_ShowChar+0x214>
 8001dc6:	3307      	adds	r3, #7
 8001dc8:	10db      	asrs	r3, r3, #3
 8001dca:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001dce:	7b3a      	ldrb	r2, [r7, #12]
 8001dd0:	440a      	add	r2, r1
 8001dd2:	482f      	ldr	r0, [pc, #188]	@ (8001e90 <OLED_ShowChar+0x2dc>)
 8001dd4:	01d9      	lsls	r1, r3, #7
 8001dd6:	4401      	add	r1, r0
 8001dd8:	440a      	add	r2, r1
 8001dda:	7812      	ldrb	r2, [r2, #0]
 8001ddc:	b251      	sxtb	r1, r2
 8001dde:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8001de2:	7afa      	ldrb	r2, [r7, #11]
 8001de4:	4402      	add	r2, r0
 8001de6:	f002 0207 	and.w	r2, r2, #7
 8001dea:	2001      	movs	r0, #1
 8001dec:	fa00 f202 	lsl.w	r2, r0, r2
 8001df0:	b252      	sxtb	r2, r2
 8001df2:	430a      	orrs	r2, r1
 8001df4:	b250      	sxtb	r0, r2
 8001df6:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001dfa:	7b3a      	ldrb	r2, [r7, #12]
 8001dfc:	440a      	add	r2, r1
 8001dfe:	b2c0      	uxtb	r0, r0
 8001e00:	4923      	ldr	r1, [pc, #140]	@ (8001e90 <OLED_ShowChar+0x2dc>)
 8001e02:	01db      	lsls	r3, r3, #7
 8001e04:	440b      	add	r3, r1
 8001e06:	4413      	add	r3, r2
 8001e08:	4602      	mov	r2, r0
 8001e0a:	701a      	strb	r2, [r3, #0]
 8001e0c:	e02a      	b.n	8001e64 <OLED_ShowChar+0x2b0>
								OLED_GRAM[(y+dy)/8][x+dx] &= ~(0x01 << ((y+dy)%8));
 8001e0e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001e12:	7afb      	ldrb	r3, [r7, #11]
 8001e14:	4413      	add	r3, r2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	da00      	bge.n	8001e1c <OLED_ShowChar+0x268>
 8001e1a:	3307      	adds	r3, #7
 8001e1c:	10db      	asrs	r3, r3, #3
 8001e1e:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001e22:	7b3a      	ldrb	r2, [r7, #12]
 8001e24:	440a      	add	r2, r1
 8001e26:	481a      	ldr	r0, [pc, #104]	@ (8001e90 <OLED_ShowChar+0x2dc>)
 8001e28:	01d9      	lsls	r1, r3, #7
 8001e2a:	4401      	add	r1, r0
 8001e2c:	440a      	add	r2, r1
 8001e2e:	7812      	ldrb	r2, [r2, #0]
 8001e30:	b251      	sxtb	r1, r2
 8001e32:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8001e36:	7afa      	ldrb	r2, [r7, #11]
 8001e38:	4402      	add	r2, r0
 8001e3a:	f002 0207 	and.w	r2, r2, #7
 8001e3e:	2001      	movs	r0, #1
 8001e40:	fa00 f202 	lsl.w	r2, r0, r2
 8001e44:	b252      	sxtb	r2, r2
 8001e46:	43d2      	mvns	r2, r2
 8001e48:	b252      	sxtb	r2, r2
 8001e4a:	400a      	ands	r2, r1
 8001e4c:	b250      	sxtb	r0, r2
 8001e4e:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001e52:	7b3a      	ldrb	r2, [r7, #12]
 8001e54:	440a      	add	r2, r1
 8001e56:	b2c0      	uxtb	r0, r0
 8001e58:	490d      	ldr	r1, [pc, #52]	@ (8001e90 <OLED_ShowChar+0x2dc>)
 8001e5a:	01db      	lsls	r3, r3, #7
 8001e5c:	440b      	add	r3, r1
 8001e5e:	4413      	add	r3, r2
 8001e60:	4602      	mov	r2, r0
 8001e62:	701a      	strb	r2, [r3, #0]
					for (uint8_t dy = 0; dy < 8; dy++)
 8001e64:	7afb      	ldrb	r3, [r7, #11]
 8001e66:	3301      	adds	r3, #1
 8001e68:	72fb      	strb	r3, [r7, #11]
 8001e6a:	7afb      	ldrb	r3, [r7, #11]
 8001e6c:	2b07      	cmp	r3, #7
 8001e6e:	f67f af7c 	bls.w	8001d6a <OLED_ShowChar+0x1b6>
				for (uint8_t dx = 0; dx < 8; dx++)
 8001e72:	7b3b      	ldrb	r3, [r7, #12]
 8001e74:	3301      	adds	r3, #1
 8001e76:	733b      	strb	r3, [r7, #12]
 8001e78:	7b3b      	ldrb	r3, [r7, #12]
 8001e7a:	2b07      	cmp	r3, #7
 8001e7c:	f67f af72 	bls.w	8001d64 <OLED_ShowChar+0x1b0>
}
 8001e80:	bf00      	nop
 8001e82:	3710      	adds	r7, #16
 8001e84:	46bd      	mov	sp, r7
 8001e86:	bc90      	pop	{r4, r7}
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	08010174 	.word	0x08010174
 8001e90:	20000764 	.word	0x20000764
 8001e94:	08010764 	.word	0x08010764

08001e98 <OLED_Reflash>:


/*************************GRAM********************************************/
//OLED
void OLED_Reflash(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
	static uint8_t init_flag=0;
    static uint32_t lastTick = 0;
    static uint32_t frameCount = 0;

    if(init_flag==0)
 8001e9e:	4b30      	ldr	r3, [pc, #192]	@ (8001f60 <OLED_Reflash+0xc8>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d107      	bne.n	8001eb6 <OLED_Reflash+0x1e>
    {
    	//lastTick
    	lastTick = HAL_GetTick();
 8001ea6:	f001 f8cb 	bl	8003040 <HAL_GetTick>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	4a2d      	ldr	r2, [pc, #180]	@ (8001f64 <OLED_Reflash+0xcc>)
 8001eae:	6013      	str	r3, [r2, #0]
    	init_flag=1;
 8001eb0:	4b2b      	ldr	r3, [pc, #172]	@ (8001f60 <OLED_Reflash+0xc8>)
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	701a      	strb	r2, [r3, #0]
    }
    //
	for(uint8_t i=0;i<OLED_ROW;i++)
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	71fb      	strb	r3, [r7, #7]
 8001eba:	e016      	b.n	8001eea <OLED_Reflash+0x52>
	{
		for(uint8_t n=0;n<OLED_WIDTH;n++)
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	71bb      	strb	r3, [r7, #6]
 8001ec0:	e00c      	b.n	8001edc <OLED_Reflash+0x44>
		{
			OLED_WriteData(OLED_GRAM[i][n]);
 8001ec2:	79fa      	ldrb	r2, [r7, #7]
 8001ec4:	79bb      	ldrb	r3, [r7, #6]
 8001ec6:	4928      	ldr	r1, [pc, #160]	@ (8001f68 <OLED_Reflash+0xd0>)
 8001ec8:	01d2      	lsls	r2, r2, #7
 8001eca:	440a      	add	r2, r1
 8001ecc:	4413      	add	r3, r2
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f000 f913 	bl	80020fc <OLED_WriteData>
		for(uint8_t n=0;n<OLED_WIDTH;n++)
 8001ed6:	79bb      	ldrb	r3, [r7, #6]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	71bb      	strb	r3, [r7, #6]
 8001edc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	daee      	bge.n	8001ec2 <OLED_Reflash+0x2a>
	for(uint8_t i=0;i<OLED_ROW;i++)
 8001ee4:	79fb      	ldrb	r3, [r7, #7]
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	71fb      	strb	r3, [r7, #7]
 8001eea:	79fb      	ldrb	r3, [r7, #7]
 8001eec:	2b07      	cmp	r3, #7
 8001eee:	d9e5      	bls.n	8001ebc <OLED_Reflash+0x24>
		}
	}
	// 
	uint32_t currentTick = HAL_GetTick();
 8001ef0:	f001 f8a6 	bl	8003040 <HAL_GetTick>
 8001ef4:	6038      	str	r0, [r7, #0]
    if (currentTick >= lastTick)
 8001ef6:	4b1b      	ldr	r3, [pc, #108]	@ (8001f64 <OLED_Reflash+0xcc>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d313      	bcc.n	8001f28 <OLED_Reflash+0x90>
    {
        if((currentTick - lastTick)>=1000)
 8001f00:	4b18      	ldr	r3, [pc, #96]	@ (8001f64 <OLED_Reflash+0xcc>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	683a      	ldr	r2, [r7, #0]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f0c:	d31f      	bcc.n	8001f4e <OLED_Reflash+0xb6>
        {
        	OLED_FPS = frameCount;
 8001f0e:	4b17      	ldr	r3, [pc, #92]	@ (8001f6c <OLED_Reflash+0xd4>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a17      	ldr	r2, [pc, #92]	@ (8001f70 <OLED_Reflash+0xd8>)
 8001f14:	6013      	str	r3, [r2, #0]
            frameCount = 0;
 8001f16:	4b15      	ldr	r3, [pc, #84]	@ (8001f6c <OLED_Reflash+0xd4>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
            lastTick = HAL_GetTick();
 8001f1c:	f001 f890 	bl	8003040 <HAL_GetTick>
 8001f20:	4603      	mov	r3, r0
 8001f22:	4a10      	ldr	r2, [pc, #64]	@ (8001f64 <OLED_Reflash+0xcc>)
 8001f24:	6013      	str	r3, [r2, #0]
 8001f26:	e012      	b.n	8001f4e <OLED_Reflash+0xb6>
        }
    }
    else
    {
        if((0xffffffff - lastTick + currentTick + 1)>=1000)
 8001f28:	4b0e      	ldr	r3, [pc, #56]	@ (8001f64 <OLED_Reflash+0xcc>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	683a      	ldr	r2, [r7, #0]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f34:	d30b      	bcc.n	8001f4e <OLED_Reflash+0xb6>
          {
          	OLED_FPS = frameCount;
 8001f36:	4b0d      	ldr	r3, [pc, #52]	@ (8001f6c <OLED_Reflash+0xd4>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a0d      	ldr	r2, [pc, #52]	@ (8001f70 <OLED_Reflash+0xd8>)
 8001f3c:	6013      	str	r3, [r2, #0]
              frameCount = 0;
 8001f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f6c <OLED_Reflash+0xd4>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]
              lastTick = HAL_GetTick();
 8001f44:	f001 f87c 	bl	8003040 <HAL_GetTick>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	4a06      	ldr	r2, [pc, #24]	@ (8001f64 <OLED_Reflash+0xcc>)
 8001f4c:	6013      	str	r3, [r2, #0]
          }
    }


    frameCount++;
 8001f4e:	4b07      	ldr	r3, [pc, #28]	@ (8001f6c <OLED_Reflash+0xd4>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	3301      	adds	r3, #1
 8001f54:	4a05      	ldr	r2, [pc, #20]	@ (8001f6c <OLED_Reflash+0xd4>)
 8001f56:	6013      	str	r3, [r2, #0]


}
 8001f58:	bf00      	nop
 8001f5a:	3708      	adds	r7, #8
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	20000b68 	.word	0x20000b68
 8001f64:	20000b6c 	.word	0x20000b6c
 8001f68:	20000764 	.word	0x20000764
 8001f6c:	20000b70 	.word	0x20000b70
 8001f70:	20000b64 	.word	0x20000b64

08001f74 <OLED_GRAM_CLR>:
//
void OLED_GRAM_CLR(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
	for(uint8_t i=0;i<OLED_ROW;i++)
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	71fb      	strb	r3, [r7, #7]
 8001f7e:	e014      	b.n	8001faa <OLED_GRAM_CLR+0x36>
	{
		for(uint8_t n=0;n<OLED_WIDTH;n++)
 8001f80:	2300      	movs	r3, #0
 8001f82:	71bb      	strb	r3, [r7, #6]
 8001f84:	e00a      	b.n	8001f9c <OLED_GRAM_CLR+0x28>
		{
			OLED_GRAM[i][n] = 0;
 8001f86:	79fa      	ldrb	r2, [r7, #7]
 8001f88:	79bb      	ldrb	r3, [r7, #6]
 8001f8a:	490d      	ldr	r1, [pc, #52]	@ (8001fc0 <OLED_GRAM_CLR+0x4c>)
 8001f8c:	01d2      	lsls	r2, r2, #7
 8001f8e:	440a      	add	r2, r1
 8001f90:	4413      	add	r3, r2
 8001f92:	2200      	movs	r2, #0
 8001f94:	701a      	strb	r2, [r3, #0]
		for(uint8_t n=0;n<OLED_WIDTH;n++)
 8001f96:	79bb      	ldrb	r3, [r7, #6]
 8001f98:	3301      	adds	r3, #1
 8001f9a:	71bb      	strb	r3, [r7, #6]
 8001f9c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	daf0      	bge.n	8001f86 <OLED_GRAM_CLR+0x12>
	for(uint8_t i=0;i<OLED_ROW;i++)
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	71fb      	strb	r3, [r7, #7]
 8001faa:	79fb      	ldrb	r3, [r7, #7]
 8001fac:	2b07      	cmp	r3, #7
 8001fae:	d9e7      	bls.n	8001f80 <OLED_GRAM_CLR+0xc>
		}
	}
}
 8001fb0:	bf00      	nop
 8001fb2:	bf00      	nop
 8001fb4:	370c      	adds	r7, #12
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbc:	4770      	bx	lr
 8001fbe:	bf00      	nop
 8001fc0:	20000764 	.word	0x20000764

08001fc4 <OLED_Init>:
	OLED_WriteCmd(0XAE);  //DISPLAY OFF
}

//SSD1306,
void OLED_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
	//100msOLED
	HAL_Delay(100);
 8001fc8:	2064      	movs	r0, #100	@ 0x64
 8001fca:	f001 f845 	bl	8003058 <HAL_Delay>

	OLED_WriteCmd(0xAE);//Display OFF(sleep mode)(RESET)
 8001fce:	20ae      	movs	r0, #174	@ 0xae
 8001fd0:	f000 f872 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x00);//---set low column address
 8001fd4:	2000      	movs	r0, #0
 8001fd6:	f000 f86f 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x10);//---set high column address
 8001fda:	2010      	movs	r0, #16
 8001fdc:	f000 f86c 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x40);//--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 8001fe0:	2040      	movs	r0, #64	@ 0x40
 8001fe2:	f000 f869 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x81);//--set contrast control register
 8001fe6:	2081      	movs	r0, #129	@ 0x81
 8001fe8:	f000 f866 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0xCF);// Set SEG Output Current Brightness
 8001fec:	20cf      	movs	r0, #207	@ 0xcf
 8001fee:	f000 f863 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0xA1);//--Set SEG/Column Mapping     0xa0 0xa1
 8001ff2:	20a1      	movs	r0, #161	@ 0xa1
 8001ff4:	f000 f860 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0xC8);//Set COM/Row Scan Direction   0xc0 0xc8
 8001ff8:	20c8      	movs	r0, #200	@ 0xc8
 8001ffa:	f000 f85d 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0xA6);//--set normal display
 8001ffe:	20a6      	movs	r0, #166	@ 0xa6
 8002000:	f000 f85a 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0xA8);//--set multiplex ratio(1 to 64)
 8002004:	20a8      	movs	r0, #168	@ 0xa8
 8002006:	f000 f857 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x3f);//--1/64 duty
 800200a:	203f      	movs	r0, #63	@ 0x3f
 800200c:	f000 f854 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0xD3);//-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 8002010:	20d3      	movs	r0, #211	@ 0xd3
 8002012:	f000 f851 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x00);//-not offset
 8002016:	2000      	movs	r0, #0
 8002018:	f000 f84e 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0xd5);//--set display clock divide ratio/oscillator frequency
 800201c:	20d5      	movs	r0, #213	@ 0xd5
 800201e:	f000 f84b 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0xf0);//--set divide ratio, Set Clock as 100 Frames/Sec
 8002022:	20f0      	movs	r0, #240	@ 0xf0
 8002024:	f000 f848 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0xD9);//--set pre-charge period
 8002028:	20d9      	movs	r0, #217	@ 0xd9
 800202a:	f000 f845 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0xF1);//Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 800202e:	20f1      	movs	r0, #241	@ 0xf1
 8002030:	f000 f842 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0xDA);//--set com pins hardware configuration
 8002034:	20da      	movs	r0, #218	@ 0xda
 8002036:	f000 f83f 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x12);
 800203a:	2012      	movs	r0, #18
 800203c:	f000 f83c 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0xDB);//--set vcomh
 8002040:	20db      	movs	r0, #219	@ 0xdb
 8002042:	f000 f839 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x40);//Set VCOM Deselect Level
 8002046:	2040      	movs	r0, #64	@ 0x40
 8002048:	f000 f836 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x20);//-Set Page Addressing Mode (0x00/0x01/0x02)
 800204c:	2020      	movs	r0, #32
 800204e:	f000 f833 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x00);//-Set Horizontal addressing mode
 8002052:	2000      	movs	r0, #0
 8002054:	f000 f830 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x8D);//--set Charge Pump enable/disable
 8002058:	208d      	movs	r0, #141	@ 0x8d
 800205a:	f000 f82d 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x14);//--set(0x10) disable
 800205e:	2014      	movs	r0, #20
 8002060:	f000 f82a 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0xA4);// Disable Entire Display On (0xa4/0xa5)
 8002064:	20a4      	movs	r0, #164	@ 0xa4
 8002066:	f000 f827 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0xA6);// Disable Inverse Display On (0xa6/a7)
 800206a:	20a6      	movs	r0, #166	@ 0xa6
 800206c:	f000 f824 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0xAF);//--turn on oled panel
 8002070:	20af      	movs	r0, #175	@ 0xaf
 8002072:	f000 f821 	bl	80020b8 <OLED_WriteCmd>

	OLED_WriteCmd(0xAF); /*display ON in normal mode*/
 8002076:	20af      	movs	r0, #175	@ 0xaf
 8002078:	f000 f81e 	bl	80020b8 <OLED_WriteCmd>


	//
	OLED_WriteCmd(0x20);//-Set Page Addressing Mode (0x00/0x01/0x02)
 800207c:	2020      	movs	r0, #32
 800207e:	f000 f81b 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x00);//
 8002082:	2000      	movs	r0, #0
 8002084:	f000 f818 	bl	80020b8 <OLED_WriteCmd>

	OLED_WriteCmd(0x21);//
 8002088:	2021      	movs	r0, #33	@ 0x21
 800208a:	f000 f815 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x00);
 800208e:	2000      	movs	r0, #0
 8002090:	f000 f812 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x7f);
 8002094:	207f      	movs	r0, #127	@ 0x7f
 8002096:	f000 f80f 	bl	80020b8 <OLED_WriteCmd>


	OLED_WriteCmd(0x22);//
 800209a:	2022      	movs	r0, #34	@ 0x22
 800209c:	f000 f80c 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x00);
 80020a0:	2000      	movs	r0, #0
 80020a2:	f000 f809 	bl	80020b8 <OLED_WriteCmd>
	OLED_WriteCmd(0x07);
 80020a6:	2007      	movs	r0, #7
 80020a8:	f000 f806 	bl	80020b8 <OLED_WriteCmd>

	OLED_GRAM_CLR();
 80020ac:	f7ff ff62 	bl	8001f74 <OLED_GRAM_CLR>
	OLED_Reflash();
 80020b0:	f7ff fef2 	bl	8001e98 <OLED_Reflash>
}
 80020b4:	bf00      	nop
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <OLED_WriteCmd>:

/*************************OLED********************************************/
//
void OLED_WriteCmd(uint8_t Cmd)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4603      	mov	r3, r0
 80020c0:	71fb      	strb	r3, [r7, #7]
	OLED_CS_CLR();
 80020c2:	2200      	movs	r2, #0
 80020c4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80020c8:	480b      	ldr	r0, [pc, #44]	@ (80020f8 <OLED_WriteCmd+0x40>)
 80020ca:	f002 f9a7 	bl	800441c <HAL_GPIO_WritePin>
	OLED_DC_Cmd();//DC
 80020ce:	2200      	movs	r2, #0
 80020d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80020d4:	4808      	ldr	r0, [pc, #32]	@ (80020f8 <OLED_WriteCmd+0x40>)
 80020d6:	f002 f9a1 	bl	800441c <HAL_GPIO_WritePin>
	#ifdef Software_SPI
		//SPI
		Software_SPI_Write(Cmd);
 80020da:	79fb      	ldrb	r3, [r7, #7]
 80020dc:	4618      	mov	r0, r3
 80020de:	f000 f82f 	bl	8002140 <Software_SPI_Write>
	#else
		//SPI
		Hardware_SPI_Write(&Cmd);
	#endif
	OLED_CS_SET();
 80020e2:	2201      	movs	r2, #1
 80020e4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80020e8:	4803      	ldr	r0, [pc, #12]	@ (80020f8 <OLED_WriteCmd+0x40>)
 80020ea:	f002 f997 	bl	800441c <HAL_GPIO_WritePin>
}
 80020ee:	bf00      	nop
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	48000400 	.word	0x48000400

080020fc <OLED_WriteData>:
//
void OLED_WriteData(uint8_t Cmd)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	71fb      	strb	r3, [r7, #7]
	OLED_CS_CLR();
 8002106:	2200      	movs	r2, #0
 8002108:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800210c:	480b      	ldr	r0, [pc, #44]	@ (800213c <OLED_WriteData+0x40>)
 800210e:	f002 f985 	bl	800441c <HAL_GPIO_WritePin>
	OLED_DC_Data();//DC
 8002112:	2201      	movs	r2, #1
 8002114:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002118:	4808      	ldr	r0, [pc, #32]	@ (800213c <OLED_WriteData+0x40>)
 800211a:	f002 f97f 	bl	800441c <HAL_GPIO_WritePin>
	#ifdef Software_SPI
		//SPI
		Software_SPI_Write(Cmd);
 800211e:	79fb      	ldrb	r3, [r7, #7]
 8002120:	4618      	mov	r0, r3
 8002122:	f000 f80d 	bl	8002140 <Software_SPI_Write>
	#else
		//SPI
		Hardware_SPI_Write(&Cmd);
#endif
	OLED_CS_SET();
 8002126:	2201      	movs	r2, #1
 8002128:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800212c:	4803      	ldr	r0, [pc, #12]	@ (800213c <OLED_WriteData+0x40>)
 800212e:	f002 f975 	bl	800441c <HAL_GPIO_WritePin>
}
 8002132:	bf00      	nop
 8002134:	3708      	adds	r7, #8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	48000400 	.word	0x48000400

08002140 <Software_SPI_Write>:
//spi
void Software_SPI_Write(uint8_t Byte)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b084      	sub	sp, #16
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=0;i<8;i++)
 800214a:	2300      	movs	r3, #0
 800214c:	73fb      	strb	r3, [r7, #15]
 800214e:	e026      	b.n	800219e <Software_SPI_Write+0x5e>
	{
		OLED_SCL_CLR();
 8002150:	2200      	movs	r2, #0
 8002152:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002156:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800215a:	f002 f95f 	bl	800441c <HAL_GPIO_WritePin>
		if(Byte & 0x80)	OLED_SDA_SET();   //
 800215e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002162:	2b00      	cmp	r3, #0
 8002164:	da07      	bge.n	8002176 <Software_SPI_Write+0x36>
 8002166:	2201      	movs	r2, #1
 8002168:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800216c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002170:	f002 f954 	bl	800441c <HAL_GPIO_WritePin>
 8002174:	e006      	b.n	8002184 <Software_SPI_Write+0x44>
		else 			OLED_SDA_CLR();
 8002176:	2200      	movs	r2, #0
 8002178:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800217c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002180:	f002 f94c 	bl	800441c <HAL_GPIO_WritePin>
		Byte <<= 1;
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	71fb      	strb	r3, [r7, #7]
		OLED_SCL_SET();
 800218a:	2201      	movs	r2, #1
 800218c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002190:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002194:	f002 f942 	bl	800441c <HAL_GPIO_WritePin>
	for(uint8_t i=0;i<8;i++)
 8002198:	7bfb      	ldrb	r3, [r7, #15]
 800219a:	3301      	adds	r3, #1
 800219c:	73fb      	strb	r3, [r7, #15]
 800219e:	7bfb      	ldrb	r3, [r7, #15]
 80021a0:	2b07      	cmp	r3, #7
 80021a2:	d9d5      	bls.n	8002150 <Software_SPI_Write+0x10>
	}
}
 80021a4:	bf00      	nop
 80021a6:	bf00      	nop
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}
	...

080021b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b082      	sub	sp, #8
 80021b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021b6:	4b0f      	ldr	r3, [pc, #60]	@ (80021f4 <HAL_MspInit+0x44>)
 80021b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021ba:	4a0e      	ldr	r2, [pc, #56]	@ (80021f4 <HAL_MspInit+0x44>)
 80021bc:	f043 0301 	orr.w	r3, r3, #1
 80021c0:	6613      	str	r3, [r2, #96]	@ 0x60
 80021c2:	4b0c      	ldr	r3, [pc, #48]	@ (80021f4 <HAL_MspInit+0x44>)
 80021c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021c6:	f003 0301 	and.w	r3, r3, #1
 80021ca:	607b      	str	r3, [r7, #4]
 80021cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021ce:	4b09      	ldr	r3, [pc, #36]	@ (80021f4 <HAL_MspInit+0x44>)
 80021d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021d2:	4a08      	ldr	r2, [pc, #32]	@ (80021f4 <HAL_MspInit+0x44>)
 80021d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80021da:	4b06      	ldr	r3, [pc, #24]	@ (80021f4 <HAL_MspInit+0x44>)
 80021dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021e2:	603b      	str	r3, [r7, #0]
 80021e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80021e6:	f002 f9d5 	bl	8004594 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ea:	bf00      	nop
 80021ec:	3708      	adds	r7, #8
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40021000 	.word	0x40021000

080021f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021fc:	bf00      	nop
 80021fe:	e7fd      	b.n	80021fc <NMI_Handler+0x4>

08002200 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002204:	bf00      	nop
 8002206:	e7fd      	b.n	8002204 <HardFault_Handler+0x4>

08002208 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800220c:	bf00      	nop
 800220e:	e7fd      	b.n	800220c <MemManage_Handler+0x4>

08002210 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002214:	bf00      	nop
 8002216:	e7fd      	b.n	8002214 <BusFault_Handler+0x4>

08002218 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800221c:	bf00      	nop
 800221e:	e7fd      	b.n	800221c <UsageFault_Handler+0x4>

08002220 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002224:	bf00      	nop
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr

0800222e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800222e:	b480      	push	{r7}
 8002230:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002232:	bf00      	nop
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002240:	bf00      	nop
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr

0800224a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800224a:	b580      	push	{r7, lr}
 800224c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800224e:	f000 fee5 	bl	800301c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002252:	bf00      	nop
 8002254:	bd80      	pop	{r7, pc}
	...

08002258 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800225c:	4802      	ldr	r0, [pc, #8]	@ (8002268 <TIM2_IRQHandler+0x10>)
 800225e:	f003 fb85 	bl	800596c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002262:	bf00      	nop
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	20000bf4 	.word	0x20000bf4

0800226c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002270:	4802      	ldr	r0, [pc, #8]	@ (800227c <TIM4_IRQHandler+0x10>)
 8002272:	f003 fb7b 	bl	800596c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	20000c40 	.word	0x20000c40

08002280 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002284:	4802      	ldr	r0, [pc, #8]	@ (8002290 <USART1_IRQHandler+0x10>)
 8002286:	f004 ff35 	bl	80070f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800228a:	bf00      	nop
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	20000c8c 	.word	0x20000c8c

08002294 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002298:	4802      	ldr	r0, [pc, #8]	@ (80022a4 <USART2_IRQHandler+0x10>)
 800229a:	f004 ff2b 	bl	80070f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800229e:	bf00      	nop
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20000d20 	.word	0x20000d20

080022a8 <COMP1_2_3_IRQHandler>:

/**
  * @brief This function handles COMP1, COMP2 and COMP3 interrupts through EXTI lines 21, 22 and 29.
  */
void COMP1_2_3_IRQHandler(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN COMP1_2_3_IRQn 0 */

  /* USER CODE END COMP1_2_3_IRQn 0 */
  HAL_COMP_IRQHandler(&hcomp1);
 80022ac:	4802      	ldr	r0, [pc, #8]	@ (80022b8 <COMP1_2_3_IRQHandler+0x10>)
 80022ae:	f001 fa53 	bl	8003758 <HAL_COMP_IRQHandler>
  /* USER CODE BEGIN COMP1_2_3_IRQn 1 */

  /* USER CODE END COMP1_2_3_IRQn 1 */
}
 80022b2:	bf00      	nop
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	2000071c 	.word	0x2000071c

080022bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  return 1;
 80022c0:	2301      	movs	r3, #1
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <_kill>:

int _kill(int pid, int sig)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b082      	sub	sp, #8
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80022d6:	f008 fb0f 	bl	800a8f8 <__errno>
 80022da:	4603      	mov	r3, r0
 80022dc:	2216      	movs	r2, #22
 80022de:	601a      	str	r2, [r3, #0]
  return -1;
 80022e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3708      	adds	r7, #8
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}

080022ec <_exit>:

void _exit (int status)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80022f4:	f04f 31ff 	mov.w	r1, #4294967295
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f7ff ffe7 	bl	80022cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80022fe:	bf00      	nop
 8002300:	e7fd      	b.n	80022fe <_exit+0x12>

08002302 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002302:	b580      	push	{r7, lr}
 8002304:	b086      	sub	sp, #24
 8002306:	af00      	add	r7, sp, #0
 8002308:	60f8      	str	r0, [r7, #12]
 800230a:	60b9      	str	r1, [r7, #8]
 800230c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800230e:	2300      	movs	r3, #0
 8002310:	617b      	str	r3, [r7, #20]
 8002312:	e00a      	b.n	800232a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002314:	f3af 8000 	nop.w
 8002318:	4601      	mov	r1, r0
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	1c5a      	adds	r2, r3, #1
 800231e:	60ba      	str	r2, [r7, #8]
 8002320:	b2ca      	uxtb	r2, r1
 8002322:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	3301      	adds	r3, #1
 8002328:	617b      	str	r3, [r7, #20]
 800232a:	697a      	ldr	r2, [r7, #20]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	429a      	cmp	r2, r3
 8002330:	dbf0      	blt.n	8002314 <_read+0x12>
  }

  return len;
 8002332:	687b      	ldr	r3, [r7, #4]
}
 8002334:	4618      	mov	r0, r3
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b086      	sub	sp, #24
 8002340:	af00      	add	r7, sp, #0
 8002342:	60f8      	str	r0, [r7, #12]
 8002344:	60b9      	str	r1, [r7, #8]
 8002346:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002348:	2300      	movs	r3, #0
 800234a:	617b      	str	r3, [r7, #20]
 800234c:	e009      	b.n	8002362 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	1c5a      	adds	r2, r3, #1
 8002352:	60ba      	str	r2, [r7, #8]
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	4618      	mov	r0, r3
 8002358:	f7ff f900 	bl	800155c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	3301      	adds	r3, #1
 8002360:	617b      	str	r3, [r7, #20]
 8002362:	697a      	ldr	r2, [r7, #20]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	429a      	cmp	r2, r3
 8002368:	dbf1      	blt.n	800234e <_write+0x12>
  }
  return len;
 800236a:	687b      	ldr	r3, [r7, #4]
}
 800236c:	4618      	mov	r0, r3
 800236e:	3718      	adds	r7, #24
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}

08002374 <_close>:

int _close(int file)
{
 8002374:	b480      	push	{r7}
 8002376:	b083      	sub	sp, #12
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800237c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002380:	4618      	mov	r0, r3
 8002382:	370c      	adds	r7, #12
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr

0800238c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800239c:	605a      	str	r2, [r3, #4]
  return 0;
 800239e:	2300      	movs	r3, #0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <_isatty>:

int _isatty(int file)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023b4:	2301      	movs	r3, #1
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr

080023c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b085      	sub	sp, #20
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	60f8      	str	r0, [r7, #12]
 80023ca:	60b9      	str	r1, [r7, #8]
 80023cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023ce:	2300      	movs	r3, #0
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3714      	adds	r7, #20
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b086      	sub	sp, #24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023e4:	4a14      	ldr	r2, [pc, #80]	@ (8002438 <_sbrk+0x5c>)
 80023e6:	4b15      	ldr	r3, [pc, #84]	@ (800243c <_sbrk+0x60>)
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023f0:	4b13      	ldr	r3, [pc, #76]	@ (8002440 <_sbrk+0x64>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d102      	bne.n	80023fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023f8:	4b11      	ldr	r3, [pc, #68]	@ (8002440 <_sbrk+0x64>)
 80023fa:	4a12      	ldr	r2, [pc, #72]	@ (8002444 <_sbrk+0x68>)
 80023fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023fe:	4b10      	ldr	r3, [pc, #64]	@ (8002440 <_sbrk+0x64>)
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4413      	add	r3, r2
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	429a      	cmp	r2, r3
 800240a:	d207      	bcs.n	800241c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800240c:	f008 fa74 	bl	800a8f8 <__errno>
 8002410:	4603      	mov	r3, r0
 8002412:	220c      	movs	r2, #12
 8002414:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002416:	f04f 33ff 	mov.w	r3, #4294967295
 800241a:	e009      	b.n	8002430 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800241c:	4b08      	ldr	r3, [pc, #32]	@ (8002440 <_sbrk+0x64>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002422:	4b07      	ldr	r3, [pc, #28]	@ (8002440 <_sbrk+0x64>)
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4413      	add	r3, r2
 800242a:	4a05      	ldr	r2, [pc, #20]	@ (8002440 <_sbrk+0x64>)
 800242c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800242e:	68fb      	ldr	r3, [r7, #12]
}
 8002430:	4618      	mov	r0, r3
 8002432:	3718      	adds	r7, #24
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	20020000 	.word	0x20020000
 800243c:	00000400 	.word	0x00000400
 8002440:	20000ba0 	.word	0x20000ba0
 8002444:	200010f0 	.word	0x200010f0

08002448 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800244c:	4b06      	ldr	r3, [pc, #24]	@ (8002468 <SystemInit+0x20>)
 800244e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002452:	4a05      	ldr	r2, [pc, #20]	@ (8002468 <SystemInit+0x20>)
 8002454:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002458:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	e000ed00 	.word	0xe000ed00

0800246c <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b098      	sub	sp, #96	@ 0x60
 8002470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002472:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002476:	2200      	movs	r2, #0
 8002478:	601a      	str	r2, [r3, #0]
 800247a:	605a      	str	r2, [r3, #4]
 800247c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800247e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002482:	2200      	movs	r2, #0
 8002484:	601a      	str	r2, [r3, #0]
 8002486:	605a      	str	r2, [r3, #4]
 8002488:	609a      	str	r2, [r3, #8]
 800248a:	60da      	str	r2, [r3, #12]
 800248c:	611a      	str	r2, [r3, #16]
 800248e:	615a      	str	r2, [r3, #20]
 8002490:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002492:	1d3b      	adds	r3, r7, #4
 8002494:	2234      	movs	r2, #52	@ 0x34
 8002496:	2100      	movs	r1, #0
 8002498:	4618      	mov	r0, r3
 800249a:	f008 f9cf 	bl	800a83c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800249e:	4b41      	ldr	r3, [pc, #260]	@ (80025a4 <MX_TIM1_Init+0x138>)
 80024a0:	4a41      	ldr	r2, [pc, #260]	@ (80025a8 <MX_TIM1_Init+0x13c>)
 80024a2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80024a4:	4b3f      	ldr	r3, [pc, #252]	@ (80025a4 <MX_TIM1_Init+0x138>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024aa:	4b3e      	ldr	r3, [pc, #248]	@ (80025a4 <MX_TIM1_Init+0x138>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 6999;
 80024b0:	4b3c      	ldr	r3, [pc, #240]	@ (80025a4 <MX_TIM1_Init+0x138>)
 80024b2:	f641 3257 	movw	r2, #6999	@ 0x1b57
 80024b6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024b8:	4b3a      	ldr	r3, [pc, #232]	@ (80025a4 <MX_TIM1_Init+0x138>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80024be:	4b39      	ldr	r3, [pc, #228]	@ (80025a4 <MX_TIM1_Init+0x138>)
 80024c0:	2200      	movs	r2, #0
 80024c2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80024c4:	4b37      	ldr	r3, [pc, #220]	@ (80025a4 <MX_TIM1_Init+0x138>)
 80024c6:	2280      	movs	r2, #128	@ 0x80
 80024c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80024ca:	4836      	ldr	r0, [pc, #216]	@ (80025a4 <MX_TIM1_Init+0x138>)
 80024cc:	f003 f8e4 	bl	8005698 <HAL_TIM_PWM_Init>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80024d6:	f7ff fb17 	bl	8001b08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024da:	2300      	movs	r3, #0
 80024dc:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80024de:	2300      	movs	r3, #0
 80024e0:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024e2:	2300      	movs	r3, #0
 80024e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80024e6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80024ea:	4619      	mov	r1, r3
 80024ec:	482d      	ldr	r0, [pc, #180]	@ (80025a4 <MX_TIM1_Init+0x138>)
 80024ee:	f004 fb41 	bl	8006b74 <HAL_TIMEx_MasterConfigSynchronization>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80024f8:	f7ff fb06 	bl	8001b08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024fc:	2360      	movs	r3, #96	@ 0x60
 80024fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 3500;
 8002500:	f640 53ac 	movw	r3, #3500	@ 0xdac
 8002504:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002506:	2300      	movs	r3, #0
 8002508:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800250a:	2300      	movs	r3, #0
 800250c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800250e:	2300      	movs	r3, #0
 8002510:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002512:	2300      	movs	r3, #0
 8002514:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002516:	2300      	movs	r3, #0
 8002518:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800251a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800251e:	2200      	movs	r2, #0
 8002520:	4619      	mov	r1, r3
 8002522:	4820      	ldr	r0, [pc, #128]	@ (80025a4 <MX_TIM1_Init+0x138>)
 8002524:	f003 fb72 	bl	8005c0c <HAL_TIM_PWM_ConfigChannel>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800252e:	f7ff faeb 	bl	8001b08 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002532:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002536:	2204      	movs	r2, #4
 8002538:	4619      	mov	r1, r3
 800253a:	481a      	ldr	r0, [pc, #104]	@ (80025a4 <MX_TIM1_Init+0x138>)
 800253c:	f003 fb66 	bl	8005c0c <HAL_TIM_PWM_ConfigChannel>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8002546:	f7ff fadf 	bl	8001b08 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800254a:	2300      	movs	r3, #0
 800254c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800254e:	2300      	movs	r3, #0
 8002550:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002552:	2300      	movs	r3, #0
 8002554:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 70;
 8002556:	2346      	movs	r3, #70	@ 0x46
 8002558:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800255a:	2300      	movs	r3, #0
 800255c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800255e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002562:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002564:	2300      	movs	r3, #0
 8002566:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002568:	2300      	movs	r3, #0
 800256a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800256c:	2300      	movs	r3, #0
 800256e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002570:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002574:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002576:	2300      	movs	r3, #0
 8002578:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800257a:	2300      	movs	r3, #0
 800257c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800257e:	2300      	movs	r3, #0
 8002580:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002582:	1d3b      	adds	r3, r7, #4
 8002584:	4619      	mov	r1, r3
 8002586:	4807      	ldr	r0, [pc, #28]	@ (80025a4 <MX_TIM1_Init+0x138>)
 8002588:	f004 fb8a 	bl	8006ca0 <HAL_TIMEx_ConfigBreakDeadTime>
 800258c:	4603      	mov	r3, r0
 800258e:	2b00      	cmp	r3, #0
 8002590:	d001      	beq.n	8002596 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8002592:	f7ff fab9 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002596:	4803      	ldr	r0, [pc, #12]	@ (80025a4 <MX_TIM1_Init+0x138>)
 8002598:	f000 f906 	bl	80027a8 <HAL_TIM_MspPostInit>

}
 800259c:	bf00      	nop
 800259e:	3760      	adds	r7, #96	@ 0x60
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20000ba8 	.word	0x20000ba8
 80025a8:	40012c00 	.word	0x40012c00

080025ac <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b088      	sub	sp, #32
 80025b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025b2:	f107 0310 	add.w	r3, r7, #16
 80025b6:	2200      	movs	r2, #0
 80025b8:	601a      	str	r2, [r3, #0]
 80025ba:	605a      	str	r2, [r3, #4]
 80025bc:	609a      	str	r2, [r3, #8]
 80025be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025c0:	1d3b      	adds	r3, r7, #4
 80025c2:	2200      	movs	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	605a      	str	r2, [r3, #4]
 80025c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80025ca:	4b1e      	ldr	r3, [pc, #120]	@ (8002644 <MX_TIM2_Init+0x98>)
 80025cc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80025d0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 140-1;
 80025d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002644 <MX_TIM2_Init+0x98>)
 80025d4:	228b      	movs	r2, #139	@ 0x8b
 80025d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002644 <MX_TIM2_Init+0x98>)
 80025da:	2200      	movs	r2, #0
 80025dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 500;
 80025de:	4b19      	ldr	r3, [pc, #100]	@ (8002644 <MX_TIM2_Init+0x98>)
 80025e0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80025e4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025e6:	4b17      	ldr	r3, [pc, #92]	@ (8002644 <MX_TIM2_Init+0x98>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025ec:	4b15      	ldr	r3, [pc, #84]	@ (8002644 <MX_TIM2_Init+0x98>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80025f2:	4814      	ldr	r0, [pc, #80]	@ (8002644 <MX_TIM2_Init+0x98>)
 80025f4:	f002 ff5a 	bl	80054ac <HAL_TIM_Base_Init>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80025fe:	f7ff fa83 	bl	8001b08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002602:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002606:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002608:	f107 0310 	add.w	r3, r7, #16
 800260c:	4619      	mov	r1, r3
 800260e:	480d      	ldr	r0, [pc, #52]	@ (8002644 <MX_TIM2_Init+0x98>)
 8002610:	f003 fc10 	bl	8005e34 <HAL_TIM_ConfigClockSource>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800261a:	f7ff fa75 	bl	8001b08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800261e:	2300      	movs	r3, #0
 8002620:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002622:	2300      	movs	r3, #0
 8002624:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002626:	1d3b      	adds	r3, r7, #4
 8002628:	4619      	mov	r1, r3
 800262a:	4806      	ldr	r0, [pc, #24]	@ (8002644 <MX_TIM2_Init+0x98>)
 800262c:	f004 faa2 	bl	8006b74 <HAL_TIMEx_MasterConfigSynchronization>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002636:	f7ff fa67 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800263a:	bf00      	nop
 800263c:	3720      	adds	r7, #32
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	20000bf4 	.word	0x20000bf4

08002648 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b088      	sub	sp, #32
 800264c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800264e:	f107 0310 	add.w	r3, r7, #16
 8002652:	2200      	movs	r2, #0
 8002654:	601a      	str	r2, [r3, #0]
 8002656:	605a      	str	r2, [r3, #4]
 8002658:	609a      	str	r2, [r3, #8]
 800265a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800265c:	1d3b      	adds	r3, r7, #4
 800265e:	2200      	movs	r2, #0
 8002660:	601a      	str	r2, [r3, #0]
 8002662:	605a      	str	r2, [r3, #4]
 8002664:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002666:	4b1e      	ldr	r3, [pc, #120]	@ (80026e0 <MX_TIM4_Init+0x98>)
 8002668:	4a1e      	ldr	r2, [pc, #120]	@ (80026e4 <MX_TIM4_Init+0x9c>)
 800266a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1400-1;
 800266c:	4b1c      	ldr	r3, [pc, #112]	@ (80026e0 <MX_TIM4_Init+0x98>)
 800266e:	f240 5277 	movw	r2, #1399	@ 0x577
 8002672:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002674:	4b1a      	ldr	r3, [pc, #104]	@ (80026e0 <MX_TIM4_Init+0x98>)
 8002676:	2200      	movs	r2, #0
 8002678:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000;
 800267a:	4b19      	ldr	r3, [pc, #100]	@ (80026e0 <MX_TIM4_Init+0x98>)
 800267c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002680:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002682:	4b17      	ldr	r3, [pc, #92]	@ (80026e0 <MX_TIM4_Init+0x98>)
 8002684:	2200      	movs	r2, #0
 8002686:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002688:	4b15      	ldr	r3, [pc, #84]	@ (80026e0 <MX_TIM4_Init+0x98>)
 800268a:	2280      	movs	r2, #128	@ 0x80
 800268c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800268e:	4814      	ldr	r0, [pc, #80]	@ (80026e0 <MX_TIM4_Init+0x98>)
 8002690:	f002 ff0c 	bl	80054ac <HAL_TIM_Base_Init>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800269a:	f7ff fa35 	bl	8001b08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800269e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80026a4:	f107 0310 	add.w	r3, r7, #16
 80026a8:	4619      	mov	r1, r3
 80026aa:	480d      	ldr	r0, [pc, #52]	@ (80026e0 <MX_TIM4_Init+0x98>)
 80026ac:	f003 fbc2 	bl	8005e34 <HAL_TIM_ConfigClockSource>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 80026b6:	f7ff fa27 	bl	8001b08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026ba:	2300      	movs	r3, #0
 80026bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026be:	2300      	movs	r3, #0
 80026c0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80026c2:	1d3b      	adds	r3, r7, #4
 80026c4:	4619      	mov	r1, r3
 80026c6:	4806      	ldr	r0, [pc, #24]	@ (80026e0 <MX_TIM4_Init+0x98>)
 80026c8:	f004 fa54 	bl	8006b74 <HAL_TIMEx_MasterConfigSynchronization>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d001      	beq.n	80026d6 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80026d2:	f7ff fa19 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80026d6:	bf00      	nop
 80026d8:	3720      	adds	r7, #32
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	20000c40 	.word	0x20000c40
 80026e4:	40000800 	.word	0x40000800

080026e8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a0a      	ldr	r2, [pc, #40]	@ (8002720 <HAL_TIM_PWM_MspInit+0x38>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d10b      	bne.n	8002712 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026fa:	4b0a      	ldr	r3, [pc, #40]	@ (8002724 <HAL_TIM_PWM_MspInit+0x3c>)
 80026fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80026fe:	4a09      	ldr	r2, [pc, #36]	@ (8002724 <HAL_TIM_PWM_MspInit+0x3c>)
 8002700:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002704:	6613      	str	r3, [r2, #96]	@ 0x60
 8002706:	4b07      	ldr	r3, [pc, #28]	@ (8002724 <HAL_TIM_PWM_MspInit+0x3c>)
 8002708:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800270a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002712:	bf00      	nop
 8002714:	3714      	adds	r7, #20
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop
 8002720:	40012c00 	.word	0x40012c00
 8002724:	40021000 	.word	0x40021000

08002728 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002738:	d114      	bne.n	8002764 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800273a:	4b19      	ldr	r3, [pc, #100]	@ (80027a0 <HAL_TIM_Base_MspInit+0x78>)
 800273c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800273e:	4a18      	ldr	r2, [pc, #96]	@ (80027a0 <HAL_TIM_Base_MspInit+0x78>)
 8002740:	f043 0301 	orr.w	r3, r3, #1
 8002744:	6593      	str	r3, [r2, #88]	@ 0x58
 8002746:	4b16      	ldr	r3, [pc, #88]	@ (80027a0 <HAL_TIM_Base_MspInit+0x78>)
 8002748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800274a:	f003 0301 	and.w	r3, r3, #1
 800274e:	60fb      	str	r3, [r7, #12]
 8002750:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002752:	2200      	movs	r2, #0
 8002754:	2100      	movs	r1, #0
 8002756:	201c      	movs	r0, #28
 8002758:	f001 f95d 	bl	8003a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800275c:	201c      	movs	r0, #28
 800275e:	f001 f974 	bl	8003a4a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002762:	e018      	b.n	8002796 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM4)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a0e      	ldr	r2, [pc, #56]	@ (80027a4 <HAL_TIM_Base_MspInit+0x7c>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d113      	bne.n	8002796 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800276e:	4b0c      	ldr	r3, [pc, #48]	@ (80027a0 <HAL_TIM_Base_MspInit+0x78>)
 8002770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002772:	4a0b      	ldr	r2, [pc, #44]	@ (80027a0 <HAL_TIM_Base_MspInit+0x78>)
 8002774:	f043 0304 	orr.w	r3, r3, #4
 8002778:	6593      	str	r3, [r2, #88]	@ 0x58
 800277a:	4b09      	ldr	r3, [pc, #36]	@ (80027a0 <HAL_TIM_Base_MspInit+0x78>)
 800277c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800277e:	f003 0304 	and.w	r3, r3, #4
 8002782:	60bb      	str	r3, [r7, #8]
 8002784:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8002786:	2200      	movs	r2, #0
 8002788:	2101      	movs	r1, #1
 800278a:	201e      	movs	r0, #30
 800278c:	f001 f943 	bl	8003a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002790:	201e      	movs	r0, #30
 8002792:	f001 f95a 	bl	8003a4a <HAL_NVIC_EnableIRQ>
}
 8002796:	bf00      	nop
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	40021000 	.word	0x40021000
 80027a4:	40000800 	.word	0x40000800

080027a8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b08a      	sub	sp, #40	@ 0x28
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b0:	f107 0314 	add.w	r3, r7, #20
 80027b4:	2200      	movs	r2, #0
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	605a      	str	r2, [r3, #4]
 80027ba:	609a      	str	r2, [r3, #8]
 80027bc:	60da      	str	r2, [r3, #12]
 80027be:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a28      	ldr	r2, [pc, #160]	@ (8002868 <HAL_TIM_MspPostInit+0xc0>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d14a      	bne.n	8002860 <HAL_TIM_MspPostInit+0xb8>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027ca:	4b28      	ldr	r3, [pc, #160]	@ (800286c <HAL_TIM_MspPostInit+0xc4>)
 80027cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027ce:	4a27      	ldr	r2, [pc, #156]	@ (800286c <HAL_TIM_MspPostInit+0xc4>)
 80027d0:	f043 0304 	orr.w	r3, r3, #4
 80027d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027d6:	4b25      	ldr	r3, [pc, #148]	@ (800286c <HAL_TIM_MspPostInit+0xc4>)
 80027d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027da:	f003 0304 	and.w	r3, r3, #4
 80027de:	613b      	str	r3, [r7, #16]
 80027e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027e2:	4b22      	ldr	r3, [pc, #136]	@ (800286c <HAL_TIM_MspPostInit+0xc4>)
 80027e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027e6:	4a21      	ldr	r2, [pc, #132]	@ (800286c <HAL_TIM_MspPostInit+0xc4>)
 80027e8:	f043 0301 	orr.w	r3, r3, #1
 80027ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027ee:	4b1f      	ldr	r3, [pc, #124]	@ (800286c <HAL_TIM_MspPostInit+0xc4>)
 80027f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	60fb      	str	r3, [r7, #12]
 80027f8:	68fb      	ldr	r3, [r7, #12]
    PC13     ------> TIM1_CH1N
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80027fa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002800:	2302      	movs	r3, #2
 8002802:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002804:	2300      	movs	r3, #0
 8002806:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002808:	2300      	movs	r3, #0
 800280a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800280c:	2304      	movs	r3, #4
 800280e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002810:	f107 0314 	add.w	r3, r7, #20
 8002814:	4619      	mov	r1, r3
 8002816:	4816      	ldr	r0, [pc, #88]	@ (8002870 <HAL_TIM_MspPostInit+0xc8>)
 8002818:	f001 fc66 	bl	80040e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800281c:	2303      	movs	r3, #3
 800281e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002820:	2302      	movs	r3, #2
 8002822:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002824:	2300      	movs	r3, #0
 8002826:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002828:	2300      	movs	r3, #0
 800282a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800282c:	2302      	movs	r3, #2
 800282e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002830:	f107 0314 	add.w	r3, r7, #20
 8002834:	4619      	mov	r1, r3
 8002836:	480e      	ldr	r0, [pc, #56]	@ (8002870 <HAL_TIM_MspPostInit+0xc8>)
 8002838:	f001 fc56 	bl	80040e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800283c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002840:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002842:	2302      	movs	r3, #2
 8002844:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002846:	2300      	movs	r3, #0
 8002848:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800284a:	2300      	movs	r3, #0
 800284c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800284e:	2306      	movs	r3, #6
 8002850:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002852:	f107 0314 	add.w	r3, r7, #20
 8002856:	4619      	mov	r1, r3
 8002858:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800285c:	f001 fc44 	bl	80040e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002860:	bf00      	nop
 8002862:	3728      	adds	r7, #40	@ 0x28
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	40012c00 	.word	0x40012c00
 800286c:	40021000 	.word	0x40021000
 8002870:	48000800 	.word	0x48000800

08002874 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002878:	4b22      	ldr	r3, [pc, #136]	@ (8002904 <MX_USART1_UART_Init+0x90>)
 800287a:	4a23      	ldr	r2, [pc, #140]	@ (8002908 <MX_USART1_UART_Init+0x94>)
 800287c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800287e:	4b21      	ldr	r3, [pc, #132]	@ (8002904 <MX_USART1_UART_Init+0x90>)
 8002880:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002884:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002886:	4b1f      	ldr	r3, [pc, #124]	@ (8002904 <MX_USART1_UART_Init+0x90>)
 8002888:	2200      	movs	r2, #0
 800288a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800288c:	4b1d      	ldr	r3, [pc, #116]	@ (8002904 <MX_USART1_UART_Init+0x90>)
 800288e:	2200      	movs	r2, #0
 8002890:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002892:	4b1c      	ldr	r3, [pc, #112]	@ (8002904 <MX_USART1_UART_Init+0x90>)
 8002894:	2200      	movs	r2, #0
 8002896:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002898:	4b1a      	ldr	r3, [pc, #104]	@ (8002904 <MX_USART1_UART_Init+0x90>)
 800289a:	220c      	movs	r2, #12
 800289c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800289e:	4b19      	ldr	r3, [pc, #100]	@ (8002904 <MX_USART1_UART_Init+0x90>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80028a4:	4b17      	ldr	r3, [pc, #92]	@ (8002904 <MX_USART1_UART_Init+0x90>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028aa:	4b16      	ldr	r3, [pc, #88]	@ (8002904 <MX_USART1_UART_Init+0x90>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80028b0:	4b14      	ldr	r3, [pc, #80]	@ (8002904 <MX_USART1_UART_Init+0x90>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028b6:	4b13      	ldr	r3, [pc, #76]	@ (8002904 <MX_USART1_UART_Init+0x90>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80028bc:	4811      	ldr	r0, [pc, #68]	@ (8002904 <MX_USART1_UART_Init+0x90>)
 80028be:	f004 faee 	bl	8006e9e <HAL_UART_Init>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80028c8:	f7ff f91e 	bl	8001b08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028cc:	2100      	movs	r1, #0
 80028ce:	480d      	ldr	r0, [pc, #52]	@ (8002904 <MX_USART1_UART_Init+0x90>)
 80028d0:	f006 fb5d 	bl	8008f8e <HAL_UARTEx_SetTxFifoThreshold>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80028da:	f7ff f915 	bl	8001b08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028de:	2100      	movs	r1, #0
 80028e0:	4808      	ldr	r0, [pc, #32]	@ (8002904 <MX_USART1_UART_Init+0x90>)
 80028e2:	f006 fb92 	bl	800900a <HAL_UARTEx_SetRxFifoThreshold>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d001      	beq.n	80028f0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80028ec:	f7ff f90c 	bl	8001b08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80028f0:	4804      	ldr	r0, [pc, #16]	@ (8002904 <MX_USART1_UART_Init+0x90>)
 80028f2:	f006 fb13 	bl	8008f1c <HAL_UARTEx_DisableFifoMode>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80028fc:	f7ff f904 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002900:	bf00      	nop
 8002902:	bd80      	pop	{r7, pc}
 8002904:	20000c8c 	.word	0x20000c8c
 8002908:	40013800 	.word	0x40013800

0800290c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002910:	4b22      	ldr	r3, [pc, #136]	@ (800299c <MX_USART2_UART_Init+0x90>)
 8002912:	4a23      	ldr	r2, [pc, #140]	@ (80029a0 <MX_USART2_UART_Init+0x94>)
 8002914:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 4800;
 8002916:	4b21      	ldr	r3, [pc, #132]	@ (800299c <MX_USART2_UART_Init+0x90>)
 8002918:	f44f 5296 	mov.w	r2, #4800	@ 0x12c0
 800291c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800291e:	4b1f      	ldr	r3, [pc, #124]	@ (800299c <MX_USART2_UART_Init+0x90>)
 8002920:	2200      	movs	r2, #0
 8002922:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002924:	4b1d      	ldr	r3, [pc, #116]	@ (800299c <MX_USART2_UART_Init+0x90>)
 8002926:	2200      	movs	r2, #0
 8002928:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800292a:	4b1c      	ldr	r3, [pc, #112]	@ (800299c <MX_USART2_UART_Init+0x90>)
 800292c:	2200      	movs	r2, #0
 800292e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002930:	4b1a      	ldr	r3, [pc, #104]	@ (800299c <MX_USART2_UART_Init+0x90>)
 8002932:	220c      	movs	r2, #12
 8002934:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002936:	4b19      	ldr	r3, [pc, #100]	@ (800299c <MX_USART2_UART_Init+0x90>)
 8002938:	2200      	movs	r2, #0
 800293a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800293c:	4b17      	ldr	r3, [pc, #92]	@ (800299c <MX_USART2_UART_Init+0x90>)
 800293e:	2200      	movs	r2, #0
 8002940:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002942:	4b16      	ldr	r3, [pc, #88]	@ (800299c <MX_USART2_UART_Init+0x90>)
 8002944:	2200      	movs	r2, #0
 8002946:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002948:	4b14      	ldr	r3, [pc, #80]	@ (800299c <MX_USART2_UART_Init+0x90>)
 800294a:	2200      	movs	r2, #0
 800294c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800294e:	4b13      	ldr	r3, [pc, #76]	@ (800299c <MX_USART2_UART_Init+0x90>)
 8002950:	2200      	movs	r2, #0
 8002952:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002954:	4811      	ldr	r0, [pc, #68]	@ (800299c <MX_USART2_UART_Init+0x90>)
 8002956:	f004 faa2 	bl	8006e9e <HAL_UART_Init>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	d001      	beq.n	8002964 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002960:	f7ff f8d2 	bl	8001b08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002964:	2100      	movs	r1, #0
 8002966:	480d      	ldr	r0, [pc, #52]	@ (800299c <MX_USART2_UART_Init+0x90>)
 8002968:	f006 fb11 	bl	8008f8e <HAL_UARTEx_SetTxFifoThreshold>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002972:	f7ff f8c9 	bl	8001b08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002976:	2100      	movs	r1, #0
 8002978:	4808      	ldr	r0, [pc, #32]	@ (800299c <MX_USART2_UART_Init+0x90>)
 800297a:	f006 fb46 	bl	800900a <HAL_UARTEx_SetRxFifoThreshold>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002984:	f7ff f8c0 	bl	8001b08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002988:	4804      	ldr	r0, [pc, #16]	@ (800299c <MX_USART2_UART_Init+0x90>)
 800298a:	f006 fac7 	bl	8008f1c <HAL_UARTEx_DisableFifoMode>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d001      	beq.n	8002998 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002994:	f7ff f8b8 	bl	8001b08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002998:	bf00      	nop
 800299a:	bd80      	pop	{r7, pc}
 800299c:	20000d20 	.word	0x20000d20
 80029a0:	40004400 	.word	0x40004400

080029a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b0a0      	sub	sp, #128	@ 0x80
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ac:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]
 80029b4:	605a      	str	r2, [r3, #4]
 80029b6:	609a      	str	r2, [r3, #8]
 80029b8:	60da      	str	r2, [r3, #12]
 80029ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029bc:	f107 0318 	add.w	r3, r7, #24
 80029c0:	2254      	movs	r2, #84	@ 0x54
 80029c2:	2100      	movs	r1, #0
 80029c4:	4618      	mov	r0, r3
 80029c6:	f007 ff39 	bl	800a83c <memset>
  if(uartHandle->Instance==USART1)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a45      	ldr	r2, [pc, #276]	@ (8002ae4 <HAL_UART_MspInit+0x140>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d13e      	bne.n	8002a52 <HAL_UART_MspInit+0xae>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80029d4:	2301      	movs	r3, #1
 80029d6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80029d8:	2300      	movs	r3, #0
 80029da:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029dc:	f107 0318 	add.w	r3, r7, #24
 80029e0:	4618      	mov	r0, r3
 80029e2:	f002 fb15 	bl	8005010 <HAL_RCCEx_PeriphCLKConfig>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80029ec:	f7ff f88c 	bl	8001b08 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029f0:	4b3d      	ldr	r3, [pc, #244]	@ (8002ae8 <HAL_UART_MspInit+0x144>)
 80029f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029f4:	4a3c      	ldr	r2, [pc, #240]	@ (8002ae8 <HAL_UART_MspInit+0x144>)
 80029f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029fa:	6613      	str	r3, [r2, #96]	@ 0x60
 80029fc:	4b3a      	ldr	r3, [pc, #232]	@ (8002ae8 <HAL_UART_MspInit+0x144>)
 80029fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a04:	617b      	str	r3, [r7, #20]
 8002a06:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a08:	4b37      	ldr	r3, [pc, #220]	@ (8002ae8 <HAL_UART_MspInit+0x144>)
 8002a0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a0c:	4a36      	ldr	r2, [pc, #216]	@ (8002ae8 <HAL_UART_MspInit+0x144>)
 8002a0e:	f043 0302 	orr.w	r3, r3, #2
 8002a12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a14:	4b34      	ldr	r3, [pc, #208]	@ (8002ae8 <HAL_UART_MspInit+0x144>)
 8002a16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a18:	f003 0302 	and.w	r3, r3, #2
 8002a1c:	613b      	str	r3, [r7, #16]
 8002a1e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002a20:	23c0      	movs	r3, #192	@ 0xc0
 8002a22:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a24:	2302      	movs	r3, #2
 8002a26:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a30:	2307      	movs	r3, #7
 8002a32:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a34:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002a38:	4619      	mov	r1, r3
 8002a3a:	482c      	ldr	r0, [pc, #176]	@ (8002aec <HAL_UART_MspInit+0x148>)
 8002a3c:	f001 fb54 	bl	80040e8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002a40:	2200      	movs	r2, #0
 8002a42:	2100      	movs	r1, #0
 8002a44:	2025      	movs	r0, #37	@ 0x25
 8002a46:	f000 ffe6 	bl	8003a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a4a:	2025      	movs	r0, #37	@ 0x25
 8002a4c:	f000 fffd 	bl	8003a4a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002a50:	e043      	b.n	8002ada <HAL_UART_MspInit+0x136>
  else if(uartHandle->Instance==USART2)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a26      	ldr	r2, [pc, #152]	@ (8002af0 <HAL_UART_MspInit+0x14c>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d13e      	bne.n	8002ada <HAL_UART_MspInit+0x136>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002a60:	2300      	movs	r3, #0
 8002a62:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a64:	f107 0318 	add.w	r3, r7, #24
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f002 fad1 	bl	8005010 <HAL_RCCEx_PeriphCLKConfig>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d001      	beq.n	8002a78 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8002a74:	f7ff f848 	bl	8001b08 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002a78:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae8 <HAL_UART_MspInit+0x144>)
 8002a7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a7c:	4a1a      	ldr	r2, [pc, #104]	@ (8002ae8 <HAL_UART_MspInit+0x144>)
 8002a7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a82:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a84:	4b18      	ldr	r3, [pc, #96]	@ (8002ae8 <HAL_UART_MspInit+0x144>)
 8002a86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a8c:	60fb      	str	r3, [r7, #12]
 8002a8e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a90:	4b15      	ldr	r3, [pc, #84]	@ (8002ae8 <HAL_UART_MspInit+0x144>)
 8002a92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a94:	4a14      	ldr	r2, [pc, #80]	@ (8002ae8 <HAL_UART_MspInit+0x144>)
 8002a96:	f043 0301 	orr.w	r3, r3, #1
 8002a9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a9c:	4b12      	ldr	r3, [pc, #72]	@ (8002ae8 <HAL_UART_MspInit+0x144>)
 8002a9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	60bb      	str	r3, [r7, #8]
 8002aa6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002aa8:	230c      	movs	r3, #12
 8002aaa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aac:	2302      	movs	r3, #2
 8002aae:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002ab8:	2307      	movs	r3, #7
 8002aba:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002abc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ac6:	f001 fb0f 	bl	80040e8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002aca:	2200      	movs	r2, #0
 8002acc:	2100      	movs	r1, #0
 8002ace:	2026      	movs	r0, #38	@ 0x26
 8002ad0:	f000 ffa1 	bl	8003a16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002ad4:	2026      	movs	r0, #38	@ 0x26
 8002ad6:	f000 ffb8 	bl	8003a4a <HAL_NVIC_EnableIRQ>
}
 8002ada:	bf00      	nop
 8002adc:	3780      	adds	r7, #128	@ 0x80
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	40013800 	.word	0x40013800
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	48000400 	.word	0x48000400
 8002af0:	40004400 	.word	0x40004400

08002af4 <HAL_UARTEx_RxEventCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
 8002afc:	460b      	mov	r3, r1
 8002afe:	807b      	strh	r3, [r7, #2]
	if(huart==&huart1){
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	4a0a      	ldr	r2, [pc, #40]	@ (8002b2c <HAL_UARTEx_RxEventCallback+0x38>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d10d      	bne.n	8002b24 <HAL_UARTEx_RxEventCallback+0x30>
	//		if(g_vofa_rx_buffer[Size-1]==VOFA_FRAME_STR_LAST){//??????
				g_vofa_frame_received=FRAME_RECEIVE_OK;
 8002b08:	4b09      	ldr	r3, [pc, #36]	@ (8002b30 <HAL_UARTEx_RxEventCallback+0x3c>)
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	701a      	strb	r2, [r3, #0]
				g_vofa_frame_size=Size;
 8002b0e:	887b      	ldrh	r3, [r7, #2]
 8002b10:	b2da      	uxtb	r2, r3
 8002b12:	4b08      	ldr	r3, [pc, #32]	@ (8002b34 <HAL_UARTEx_RxEventCallback+0x40>)
 8002b14:	701a      	strb	r2, [r3, #0]
	//		}
	HAL_UARTEx_ReceiveToIdle_IT(&huart1, g_vofa_rx_buffer, VOFA_FRAME_RECEIVE_MAX_LENGTH);
 8002b16:	2228      	movs	r2, #40	@ 0x28
 8002b18:	4907      	ldr	r1, [pc, #28]	@ (8002b38 <HAL_UARTEx_RxEventCallback+0x44>)
 8002b1a:	4804      	ldr	r0, [pc, #16]	@ (8002b2c <HAL_UARTEx_RxEventCallback+0x38>)
 8002b1c:	f006 fab3 	bl	8009086 <HAL_UARTEx_ReceiveToIdle_IT>
	Vofa_Test();
 8002b20:	f000 f9de 	bl	8002ee0 <Vofa_Test>
	}

}
 8002b24:	bf00      	nop
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	20000c8c 	.word	0x20000c8c
 8002b30:	20000ddc 	.word	0x20000ddc
 8002b34:	20000ddd 	.word	0x20000ddd
 8002b38:	20000db4 	.word	0x20000db4

08002b3c <_calASCII>:
uint8_t g_vofa_frame_received=0;
uint8_t g_vofa_frame_size=0;
uint8_t g_vofa_frame_byte=0;
uint8_t g_vofa_rx_index=0;

uint8_t _calASCII(char num){
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	4603      	mov	r3, r0
 8002b44:	71fb      	strb	r3, [r7, #7]
	return (num-ASCII_TRANS);
 8002b46:	79fb      	ldrb	r3, [r7, #7]
 8002b48:	3b30      	subs	r3, #48	@ 0x30
 8002b4a:	b2db      	uxtb	r3, r3
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <_calculateData>:

uint8_t _calculateData(char *data,uint16_t dataLenth,float *sum){
 8002b58:	b5b0      	push	{r4, r5, r7, lr}
 8002b5a:	b086      	sub	sp, #24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	460b      	mov	r3, r1
 8002b62:	607a      	str	r2, [r7, #4]
 8002b64:	817b      	strh	r3, [r7, #10]
	uint8_t integer_end=dataLenth-3;//
 8002b66:	897b      	ldrh	r3, [r7, #10]
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	3b03      	subs	r3, #3
 8002b6c:	75bb      	strb	r3, [r7, #22]
	uint8_t decimal_start=dataLenth-2;//
 8002b6e:	897b      	ldrh	r3, [r7, #10]
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	3b02      	subs	r3, #2
 8002b74:	757b      	strb	r3, [r7, #21]
	uint8_t index=0;
 8002b76:	2300      	movs	r3, #0
 8002b78:	75fb      	strb	r3, [r7, #23]
	if(dataLenth>=4){
 8002b7a:	897b      	ldrh	r3, [r7, #10]
 8002b7c:	2b03      	cmp	r3, #3
 8002b7e:	f240 808a 	bls.w	8002c96 <_calculateData+0x13e>
		for(index=0;index<integer_end;index++){
 8002b82:	2300      	movs	r3, #0
 8002b84:	75fb      	strb	r3, [r7, #23]
 8002b86:	e03c      	b.n	8002c02 <_calculateData+0xaa>
			*sum+=(_calASCII(data[index])*pow(10.0,integer_end-index-1));//
 8002b88:	7dfb      	ldrb	r3, [r7, #23]
 8002b8a:	68fa      	ldr	r2, [r7, #12]
 8002b8c:	4413      	add	r3, r2
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff ffd3 	bl	8002b3c <_calASCII>
 8002b96:	4603      	mov	r3, r0
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7fd fcfb 	bl	8000594 <__aeabi_i2d>
 8002b9e:	4604      	mov	r4, r0
 8002ba0:	460d      	mov	r5, r1
 8002ba2:	7dba      	ldrb	r2, [r7, #22]
 8002ba4:	7dfb      	ldrb	r3, [r7, #23]
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	3b01      	subs	r3, #1
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fd fcf2 	bl	8000594 <__aeabi_i2d>
 8002bb0:	4602      	mov	r2, r0
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	ec43 2b11 	vmov	d1, r2, r3
 8002bb8:	ed9f 0b39 	vldr	d0, [pc, #228]	@ 8002ca0 <_calculateData+0x148>
 8002bbc:	f006 fb02 	bl	80091c4 <pow>
 8002bc0:	ec53 2b10 	vmov	r2, r3, d0
 8002bc4:	4620      	mov	r0, r4
 8002bc6:	4629      	mov	r1, r5
 8002bc8:	f7fd fd4e 	bl	8000668 <__aeabi_dmul>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	460b      	mov	r3, r1
 8002bd0:	4614      	mov	r4, r2
 8002bd2:	461d      	mov	r5, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7fd fced 	bl	80005b8 <__aeabi_f2d>
 8002bde:	4602      	mov	r2, r0
 8002be0:	460b      	mov	r3, r1
 8002be2:	4620      	mov	r0, r4
 8002be4:	4629      	mov	r1, r5
 8002be6:	f7fd fb89 	bl	80002fc <__adddf3>
 8002bea:	4602      	mov	r2, r0
 8002bec:	460b      	mov	r3, r1
 8002bee:	4610      	mov	r0, r2
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	f7fe f831 	bl	8000c58 <__aeabi_d2f>
 8002bf6:	4602      	mov	r2, r0
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	601a      	str	r2, [r3, #0]
		for(index=0;index<integer_end;index++){
 8002bfc:	7dfb      	ldrb	r3, [r7, #23]
 8002bfe:	3301      	adds	r3, #1
 8002c00:	75fb      	strb	r3, [r7, #23]
 8002c02:	7dfa      	ldrb	r2, [r7, #23]
 8002c04:	7dbb      	ldrb	r3, [r7, #22]
 8002c06:	429a      	cmp	r2, r3
 8002c08:	d3be      	bcc.n	8002b88 <_calculateData+0x30>
		}
		for(index=0;index<2;index++){
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	75fb      	strb	r3, [r7, #23]
 8002c0e:	e03d      	b.n	8002c8c <_calculateData+0x134>
			*sum+=(_calASCII(data[decimal_start+index])*pow(0.1,index+1));//
 8002c10:	7d7a      	ldrb	r2, [r7, #21]
 8002c12:	7dfb      	ldrb	r3, [r7, #23]
 8002c14:	4413      	add	r3, r2
 8002c16:	461a      	mov	r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7ff ff8c 	bl	8002b3c <_calASCII>
 8002c24:	4603      	mov	r3, r0
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7fd fcb4 	bl	8000594 <__aeabi_i2d>
 8002c2c:	4604      	mov	r4, r0
 8002c2e:	460d      	mov	r5, r1
 8002c30:	7dfb      	ldrb	r3, [r7, #23]
 8002c32:	3301      	adds	r3, #1
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7fd fcad 	bl	8000594 <__aeabi_i2d>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	ec43 2b11 	vmov	d1, r2, r3
 8002c42:	ed9f 0b19 	vldr	d0, [pc, #100]	@ 8002ca8 <_calculateData+0x150>
 8002c46:	f006 fabd 	bl	80091c4 <pow>
 8002c4a:	ec53 2b10 	vmov	r2, r3, d0
 8002c4e:	4620      	mov	r0, r4
 8002c50:	4629      	mov	r1, r5
 8002c52:	f7fd fd09 	bl	8000668 <__aeabi_dmul>
 8002c56:	4602      	mov	r2, r0
 8002c58:	460b      	mov	r3, r1
 8002c5a:	4614      	mov	r4, r2
 8002c5c:	461d      	mov	r5, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fd fca8 	bl	80005b8 <__aeabi_f2d>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	460b      	mov	r3, r1
 8002c6c:	4620      	mov	r0, r4
 8002c6e:	4629      	mov	r1, r5
 8002c70:	f7fd fb44 	bl	80002fc <__adddf3>
 8002c74:	4602      	mov	r2, r0
 8002c76:	460b      	mov	r3, r1
 8002c78:	4610      	mov	r0, r2
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	f7fd ffec 	bl	8000c58 <__aeabi_d2f>
 8002c80:	4602      	mov	r2, r0
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	601a      	str	r2, [r3, #0]
		for(index=0;index<2;index++){
 8002c86:	7dfb      	ldrb	r3, [r7, #23]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	75fb      	strb	r3, [r7, #23]
 8002c8c:	7dfb      	ldrb	r3, [r7, #23]
 8002c8e:	2b01      	cmp	r3, #1
 8002c90:	d9be      	bls.n	8002c10 <_calculateData+0xb8>
		}
		return VOFA_SET_OK;//
 8002c92:	2301      	movs	r3, #1
 8002c94:	e000      	b.n	8002c98 <_calculateData+0x140>
	}
	return VOFA_SET_NO;//
 8002c96:	2300      	movs	r3, #0
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3718      	adds	r7, #24
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bdb0      	pop	{r4, r5, r7, pc}
 8002ca0:	00000000 	.word	0x00000000
 8002ca4:	40240000 	.word	0x40240000
 8002ca8:	9999999a 	.word	0x9999999a
 8002cac:	3fb99999 	.word	0x3fb99999

08002cb0 <_setVofaProtocol>:

//
//+VOFA
uint8_t _setVofaProtocol(float data,char *str){
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b086      	sub	sp, #24
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	ed87 0a01 	vstr	s0, [r7, #4]
 8002cba:	6038      	str	r0, [r7, #0]
	char p1[]="P1";//
 8002cbc:	4a3f      	ldr	r2, [pc, #252]	@ (8002dbc <_setVofaProtocol+0x10c>)
 8002cbe:	f107 0314 	add.w	r3, r7, #20
 8002cc2:	6812      	ldr	r2, [r2, #0]
 8002cc4:	4611      	mov	r1, r2
 8002cc6:	8019      	strh	r1, [r3, #0]
 8002cc8:	3302      	adds	r3, #2
 8002cca:	0c12      	lsrs	r2, r2, #16
 8002ccc:	701a      	strb	r2, [r3, #0]
	char i1[]="I1";
 8002cce:	4a3c      	ldr	r2, [pc, #240]	@ (8002dc0 <_setVofaProtocol+0x110>)
 8002cd0:	f107 0310 	add.w	r3, r7, #16
 8002cd4:	6812      	ldr	r2, [r2, #0]
 8002cd6:	4611      	mov	r1, r2
 8002cd8:	8019      	strh	r1, [r3, #0]
 8002cda:	3302      	adds	r3, #2
 8002cdc:	0c12      	lsrs	r2, r2, #16
 8002cde:	701a      	strb	r2, [r3, #0]
	char d1[]="D1";
 8002ce0:	4a38      	ldr	r2, [pc, #224]	@ (8002dc4 <_setVofaProtocol+0x114>)
 8002ce2:	f107 030c 	add.w	r3, r7, #12
 8002ce6:	6812      	ldr	r2, [r2, #0]
 8002ce8:	4611      	mov	r1, r2
 8002cea:	8019      	strh	r1, [r3, #0]
 8002cec:	3302      	adds	r3, #2
 8002cee:	0c12      	lsrs	r2, r2, #16
 8002cf0:	701a      	strb	r2, [r3, #0]


	if(strcmp(str,p1)==0){//
 8002cf2:	f107 0314 	add.w	r3, r7, #20
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	6838      	ldr	r0, [r7, #0]
 8002cfa:	f7fd fa91 	bl	8000220 <strcmp>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d116      	bne.n	8002d32 <_setVofaProtocol+0x82>
		//
		g_pid.Kp=(uint16_t)data;//
 8002d04:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d0c:	ee17 3a90 	vmov	r3, s15
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7fd fc2e 	bl	8000574 <__aeabi_ui2d>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	492a      	ldr	r1, [pc, #168]	@ (8002dc8 <_setVofaProtocol+0x118>)
 8002d1e:	e9c1 2300 	strd	r2, r3, [r1]
		printf("[VOFA]P1=%d\n",g_pid.Kp);
 8002d22:	4b29      	ldr	r3, [pc, #164]	@ (8002dc8 <_setVofaProtocol+0x118>)
 8002d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d28:	4828      	ldr	r0, [pc, #160]	@ (8002dcc <_setVofaProtocol+0x11c>)
 8002d2a:	f007 fcc3 	bl	800a6b4 <printf>
		return VOFA_SET_OK;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e040      	b.n	8002db4 <_setVofaProtocol+0x104>
	}
	else if(strcmp(str,i1)==0){
 8002d32:	f107 0310 	add.w	r3, r7, #16
 8002d36:	4619      	mov	r1, r3
 8002d38:	6838      	ldr	r0, [r7, #0]
 8002d3a:	f7fd fa71 	bl	8000220 <strcmp>
 8002d3e:	4603      	mov	r3, r0
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d116      	bne.n	8002d72 <_setVofaProtocol+0xc2>
		//
		g_pid.Ki=(uint16_t)data;
 8002d44:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d4c:	ee17 3a90 	vmov	r3, s15
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7fd fc0e 	bl	8000574 <__aeabi_ui2d>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	491a      	ldr	r1, [pc, #104]	@ (8002dc8 <_setVofaProtocol+0x118>)
 8002d5e:	e9c1 2302 	strd	r2, r3, [r1, #8]
		printf("[VOFA]I1=%d\n",g_pid.Ki);
 8002d62:	4b19      	ldr	r3, [pc, #100]	@ (8002dc8 <_setVofaProtocol+0x118>)
 8002d64:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002d68:	4819      	ldr	r0, [pc, #100]	@ (8002dd0 <_setVofaProtocol+0x120>)
 8002d6a:	f007 fca3 	bl	800a6b4 <printf>
		return VOFA_SET_OK;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e020      	b.n	8002db4 <_setVofaProtocol+0x104>
	}
	else if(strcmp(str,d1)==0){
 8002d72:	f107 030c 	add.w	r3, r7, #12
 8002d76:	4619      	mov	r1, r3
 8002d78:	6838      	ldr	r0, [r7, #0]
 8002d7a:	f7fd fa51 	bl	8000220 <strcmp>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d116      	bne.n	8002db2 <_setVofaProtocol+0x102>
		//
		g_pid.Kd=(uint16_t)data;
 8002d84:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d88:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d8c:	ee17 3a90 	vmov	r3, s15
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	4618      	mov	r0, r3
 8002d94:	f7fd fbee 	bl	8000574 <__aeabi_ui2d>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	460b      	mov	r3, r1
 8002d9c:	490a      	ldr	r1, [pc, #40]	@ (8002dc8 <_setVofaProtocol+0x118>)
 8002d9e:	e9c1 2304 	strd	r2, r3, [r1, #16]
		printf("[VOFA]D1=%d\n",g_pid.Kd);
 8002da2:	4b09      	ldr	r3, [pc, #36]	@ (8002dc8 <_setVofaProtocol+0x118>)
 8002da4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002da8:	480a      	ldr	r0, [pc, #40]	@ (8002dd4 <_setVofaProtocol+0x124>)
 8002daa:	f007 fc83 	bl	800a6b4 <printf>
		return VOFA_SET_OK;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e000      	b.n	8002db4 <_setVofaProtocol+0x104>
	}
	else{
		return VOFA_SET_NO;
 8002db2:	2300      	movs	r3, #0
	}
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3718      	adds	r7, #24
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	08010124 	.word	0x08010124
 8002dc0:	08010128 	.word	0x08010128
 8002dc4:	0801012c 	.word	0x0801012c
 8002dc8:	20000b78 	.word	0x20000b78
 8002dcc:	080100f4 	.word	0x080100f4
 8002dd0:	08010104 	.word	0x08010104
 8002dd4:	08010114 	.word	0x08010114

08002dd8 <_getVofaData>:
uint8_t _getVofaData(uint16_t frameLenth){//frameLenth
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b088      	sub	sp, #32
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	4603      	mov	r3, r0
 8002de0:	80fb      	strh	r3, [r7, #6]
	uint16_t index=0;
 8002de2:	2300      	movs	r3, #0
 8002de4:	83fb      	strh	r3, [r7, #30]
	uint16_t dataLenth=0;
 8002de6:	2300      	movs	r3, #0
 8002de8:	83bb      	strh	r3, [r7, #28]
	uint16_t strLenth=0;
 8002dea:	2300      	movs	r3, #0
 8002dec:	837b      	strh	r3, [r7, #26]
	char *rawdata=NULL;
 8002dee:	2300      	movs	r3, #0
 8002df0:	617b      	str	r3, [r7, #20]
	char *rawstr=NULL;
 8002df2:	2300      	movs	r3, #0
 8002df4:	613b      	str	r3, [r7, #16]
	float data=0;
 8002df6:	f04f 0300 	mov.w	r3, #0
 8002dfa:	60fb      	str	r3, [r7, #12]
//	printf("OK\n");
	for(index=0;index<frameLenth;index++) // 
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	83fb      	strh	r3, [r7, #30]
 8002e00:	e011      	b.n	8002e26 <_getVofaData+0x4e>
	{
		if(g_vofa_rx_buffer[index]==VOFA_FRAME_STR_FRONT){
 8002e02:	8bfb      	ldrh	r3, [r7, #30]
 8002e04:	4a34      	ldr	r2, [pc, #208]	@ (8002ed8 <_getVofaData+0x100>)
 8002e06:	5cd3      	ldrb	r3, [r2, r3]
 8002e08:	2b3d      	cmp	r3, #61	@ 0x3d
 8002e0a:	d109      	bne.n	8002e20 <_getVofaData+0x48>
			strLenth=index+1;//+1\0
 8002e0c:	8bfb      	ldrh	r3, [r7, #30]
 8002e0e:	3301      	adds	r3, #1
 8002e10:	837b      	strh	r3, [r7, #26]
			dataLenth=frameLenth-index-1;//
 8002e12:	88fa      	ldrh	r2, [r7, #6]
 8002e14:	8bfb      	ldrh	r3, [r7, #30]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	83bb      	strh	r3, [r7, #28]
			break ;
 8002e1e:	e006      	b.n	8002e2e <_getVofaData+0x56>
	for(index=0;index<frameLenth;index++) // 
 8002e20:	8bfb      	ldrh	r3, [r7, #30]
 8002e22:	3301      	adds	r3, #1
 8002e24:	83fb      	strh	r3, [r7, #30]
 8002e26:	8bfa      	ldrh	r2, [r7, #30]
 8002e28:	88fb      	ldrh	r3, [r7, #6]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d3e9      	bcc.n	8002e02 <_getVofaData+0x2a>
		}
	}
	rawdata=(char *)malloc(sizeof(char)*dataLenth);
 8002e2e:	8bbb      	ldrh	r3, [r7, #28]
 8002e30:	4618      	mov	r0, r3
 8002e32:	f007 f927 	bl	800a084 <malloc>
 8002e36:	4603      	mov	r3, r0
 8002e38:	617b      	str	r3, [r7, #20]
	rawstr=(char *)malloc(sizeof(char)*strLenth);
 8002e3a:	8b7b      	ldrh	r3, [r7, #26]
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f007 f921 	bl	800a084 <malloc>
 8002e42:	4603      	mov	r3, r0
 8002e44:	613b      	str	r3, [r7, #16]
	if(rawdata != NULL&&rawstr != NULL){
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d03b      	beq.n	8002ec4 <_getVofaData+0xec>
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d038      	beq.n	8002ec4 <_getVofaData+0xec>
		memcpy(rawstr,g_vofa_rx_buffer,strLenth-1);
 8002e52:	8b7b      	ldrh	r3, [r7, #26]
 8002e54:	3b01      	subs	r3, #1
 8002e56:	461a      	mov	r2, r3
 8002e58:	491f      	ldr	r1, [pc, #124]	@ (8002ed8 <_getVofaData+0x100>)
 8002e5a:	6938      	ldr	r0, [r7, #16]
 8002e5c:	f007 fd86 	bl	800a96c <memcpy>
		rawstr[strLenth-1]='\0';//
 8002e60:	8b7b      	ldrh	r3, [r7, #26]
 8002e62:	3b01      	subs	r3, #1
 8002e64:	693a      	ldr	r2, [r7, #16]
 8002e66:	4413      	add	r3, r2
 8002e68:	2200      	movs	r2, #0
 8002e6a:	701a      	strb	r2, [r3, #0]
		memcpy(rawdata,(g_vofa_rx_buffer+strLenth),dataLenth);
 8002e6c:	8b7b      	ldrh	r3, [r7, #26]
 8002e6e:	4a1a      	ldr	r2, [pc, #104]	@ (8002ed8 <_getVofaData+0x100>)
 8002e70:	4413      	add	r3, r2
 8002e72:	8bba      	ldrh	r2, [r7, #28]
 8002e74:	4619      	mov	r1, r3
 8002e76:	6978      	ldr	r0, [r7, #20]
 8002e78:	f007 fd78 	bl	800a96c <memcpy>
		if(_calculateData(rawdata,dataLenth,&data)){//
 8002e7c:	f107 020c 	add.w	r2, r7, #12
 8002e80:	8bbb      	ldrh	r3, [r7, #28]
 8002e82:	4619      	mov	r1, r3
 8002e84:	6978      	ldr	r0, [r7, #20]
 8002e86:	f7ff fe67 	bl	8002b58 <_calculateData>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d011      	beq.n	8002eb4 <_getVofaData+0xdc>
			if(_setVofaProtocol(data,rawstr)){//error_handler
 8002e90:	edd7 7a03 	vldr	s15, [r7, #12]
 8002e94:	6938      	ldr	r0, [r7, #16]
 8002e96:	eeb0 0a67 	vmov.f32	s0, s15
 8002e9a:	f7ff ff09 	bl	8002cb0 <_setVofaProtocol>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d014      	beq.n	8002ece <_getVofaData+0xf6>
				free(rawdata);
 8002ea4:	6978      	ldr	r0, [r7, #20]
 8002ea6:	f007 f8f5 	bl	800a094 <free>
				free(rawstr);
 8002eaa:	6938      	ldr	r0, [r7, #16]
 8002eac:	f007 f8f2 	bl	800a094 <free>
				return VOFA_SET_OK;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e00d      	b.n	8002ed0 <_getVofaData+0xf8>
			}
		}
		else{
			free(rawdata);
 8002eb4:	6978      	ldr	r0, [r7, #20]
 8002eb6:	f007 f8ed 	bl	800a094 <free>
			free(rawstr);
 8002eba:	6938      	ldr	r0, [r7, #16]
 8002ebc:	f007 f8ea 	bl	800a094 <free>
			return VOFA_SET_NO;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	e005      	b.n	8002ed0 <_getVofaData+0xf8>
		}
	}
	else{
		printf("[VOFA]vofa malloc fail\n");
 8002ec4:	4805      	ldr	r0, [pc, #20]	@ (8002edc <_getVofaData+0x104>)
 8002ec6:	f007 fc4d 	bl	800a764 <puts>
		return VOFA_SET_NO;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	e000      	b.n	8002ed0 <_getVofaData+0xf8>
		if(_calculateData(rawdata,dataLenth,&data)){//
 8002ece:	bf00      	nop
	}

}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3720      	adds	r7, #32
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	20000db4 	.word	0x20000db4
 8002edc:	08010130 	.word	0x08010130

08002ee0 <Vofa_Test>:

void Vofa_Test(){
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	af00      	add	r7, sp, #0
	if(g_vofa_frame_received){
 8002ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8002f14 <Vofa_Test+0x34>)
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d011      	beq.n	8002f10 <Vofa_Test+0x30>
		g_vofa_frame_received=0;
 8002eec:	4b09      	ldr	r3, [pc, #36]	@ (8002f14 <Vofa_Test+0x34>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	701a      	strb	r2, [r3, #0]
//		printf("%d\n",g_vofa_frame_size);
		if(_getVofaData(g_vofa_frame_size)){//size-1
 8002ef2:	4b09      	ldr	r3, [pc, #36]	@ (8002f18 <Vofa_Test+0x38>)
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7ff ff6e 	bl	8002dd8 <_getVofaData>
 8002efc:	4603      	mov	r3, r0
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d003      	beq.n	8002f0a <Vofa_Test+0x2a>
			printf("[VOFA]vofa set success\n");
 8002f02:	4806      	ldr	r0, [pc, #24]	@ (8002f1c <Vofa_Test+0x3c>)
 8002f04:	f007 fc2e 	bl	800a764 <puts>
		}
		else{
			printf("[VOFA]vofa set fail\n");
		}
	}
}
 8002f08:	e002      	b.n	8002f10 <Vofa_Test+0x30>
			printf("[VOFA]vofa set fail\n");
 8002f0a:	4805      	ldr	r0, [pc, #20]	@ (8002f20 <Vofa_Test+0x40>)
 8002f0c:	f007 fc2a 	bl	800a764 <puts>
}
 8002f10:	bf00      	nop
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	20000ddc 	.word	0x20000ddc
 8002f18:	20000ddd 	.word	0x20000ddd
 8002f1c:	08010148 	.word	0x08010148
 8002f20:	08010160 	.word	0x08010160

08002f24 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f24:	480d      	ldr	r0, [pc, #52]	@ (8002f5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f26:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002f28:	f7ff fa8e 	bl	8002448 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f2c:	480c      	ldr	r0, [pc, #48]	@ (8002f60 <LoopForever+0x6>)
  ldr r1, =_edata
 8002f2e:	490d      	ldr	r1, [pc, #52]	@ (8002f64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f30:	4a0d      	ldr	r2, [pc, #52]	@ (8002f68 <LoopForever+0xe>)
  movs r3, #0
 8002f32:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002f34:	e002      	b.n	8002f3c <LoopCopyDataInit>

08002f36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f3a:	3304      	adds	r3, #4

08002f3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f40:	d3f9      	bcc.n	8002f36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f42:	4a0a      	ldr	r2, [pc, #40]	@ (8002f6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f44:	4c0a      	ldr	r4, [pc, #40]	@ (8002f70 <LoopForever+0x16>)
  movs r3, #0
 8002f46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f48:	e001      	b.n	8002f4e <LoopFillZerobss>

08002f4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f4c:	3204      	adds	r2, #4

08002f4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f50:	d3fb      	bcc.n	8002f4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f52:	f007 fcd7 	bl	800a904 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002f56:	f7fe fd01 	bl	800195c <main>

08002f5a <LoopForever>:

LoopForever:
    b LoopForever
 8002f5a:	e7fe      	b.n	8002f5a <LoopForever>
  ldr   r0, =_estack
 8002f5c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f64:	200006d8 	.word	0x200006d8
  ldr r2, =_sidata
 8002f68:	08010e94 	.word	0x08010e94
  ldr r2, =_sbss
 8002f6c:	200006d8 	.word	0x200006d8
  ldr r4, =_ebss
 8002f70:	200010f0 	.word	0x200010f0

08002f74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f74:	e7fe      	b.n	8002f74 <ADC1_2_IRQHandler>

08002f76 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f76:	b580      	push	{r7, lr}
 8002f78:	b082      	sub	sp, #8
 8002f7a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f80:	2003      	movs	r0, #3
 8002f82:	f000 fd3d 	bl	8003a00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f86:	2000      	movs	r0, #0
 8002f88:	f000 f80e 	bl	8002fa8 <HAL_InitTick>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d002      	beq.n	8002f98 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	71fb      	strb	r3, [r7, #7]
 8002f96:	e001      	b.n	8002f9c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002f98:	f7ff f90a 	bl	80021b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002f9c:	79fb      	ldrb	r3, [r7, #7]

}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
	...

08002fa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002fb4:	4b16      	ldr	r3, [pc, #88]	@ (8003010 <HAL_InitTick+0x68>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d022      	beq.n	8003002 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002fbc:	4b15      	ldr	r3, [pc, #84]	@ (8003014 <HAL_InitTick+0x6c>)
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	4b13      	ldr	r3, [pc, #76]	@ (8003010 <HAL_InitTick+0x68>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002fc8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f000 fd48 	bl	8003a66 <HAL_SYSTICK_Config>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d10f      	bne.n	8002ffc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2b0f      	cmp	r3, #15
 8002fe0:	d809      	bhi.n	8002ff6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	6879      	ldr	r1, [r7, #4]
 8002fe6:	f04f 30ff 	mov.w	r0, #4294967295
 8002fea:	f000 fd14 	bl	8003a16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002fee:	4a0a      	ldr	r2, [pc, #40]	@ (8003018 <HAL_InitTick+0x70>)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6013      	str	r3, [r2, #0]
 8002ff4:	e007      	b.n	8003006 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	73fb      	strb	r3, [r7, #15]
 8002ffa:	e004      	b.n	8003006 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	73fb      	strb	r3, [r7, #15]
 8003000:	e001      	b.n	8003006 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003006:	7bfb      	ldrb	r3, [r7, #15]
}
 8003008:	4618      	mov	r0, r3
 800300a:	3710      	adds	r7, #16
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}
 8003010:	20000014 	.word	0x20000014
 8003014:	20000000 	.word	0x20000000
 8003018:	20000010 	.word	0x20000010

0800301c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003020:	4b05      	ldr	r3, [pc, #20]	@ (8003038 <HAL_IncTick+0x1c>)
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	4b05      	ldr	r3, [pc, #20]	@ (800303c <HAL_IncTick+0x20>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4413      	add	r3, r2
 800302a:	4a03      	ldr	r2, [pc, #12]	@ (8003038 <HAL_IncTick+0x1c>)
 800302c:	6013      	str	r3, [r2, #0]
}
 800302e:	bf00      	nop
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr
 8003038:	20000de0 	.word	0x20000de0
 800303c:	20000014 	.word	0x20000014

08003040 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003040:	b480      	push	{r7}
 8003042:	af00      	add	r7, sp, #0
  return uwTick;
 8003044:	4b03      	ldr	r3, [pc, #12]	@ (8003054 <HAL_GetTick+0x14>)
 8003046:	681b      	ldr	r3, [r3, #0]
}
 8003048:	4618      	mov	r0, r3
 800304a:	46bd      	mov	sp, r7
 800304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	20000de0 	.word	0x20000de0

08003058 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003060:	f7ff ffee 	bl	8003040 <HAL_GetTick>
 8003064:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003070:	d004      	beq.n	800307c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003072:	4b09      	ldr	r3, [pc, #36]	@ (8003098 <HAL_Delay+0x40>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	68fa      	ldr	r2, [r7, #12]
 8003078:	4413      	add	r3, r2
 800307a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800307c:	bf00      	nop
 800307e:	f7ff ffdf 	bl	8003040 <HAL_GetTick>
 8003082:	4602      	mov	r2, r0
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	1ad3      	subs	r3, r2, r3
 8003088:	68fa      	ldr	r2, [r7, #12]
 800308a:	429a      	cmp	r2, r3
 800308c:	d8f7      	bhi.n	800307e <HAL_Delay+0x26>
  {
  }
}
 800308e:	bf00      	nop
 8003090:	bf00      	nop
 8003092:	3710      	adds	r7, #16
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	20000014 	.word	0x20000014

0800309c <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80030a4:	4b05      	ldr	r3, [pc, #20]	@ (80030bc <LL_EXTI_EnableIT_0_31+0x20>)
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	4904      	ldr	r1, [pc, #16]	@ (80030bc <LL_EXTI_EnableIT_0_31+0x20>)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	600b      	str	r3, [r1, #0]
}
 80030b0:	bf00      	nop
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr
 80030bc:	40010400 	.word	0x40010400

080030c0 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80030c8:	4b05      	ldr	r3, [pc, #20]	@ (80030e0 <LL_EXTI_EnableIT_32_63+0x20>)
 80030ca:	6a1a      	ldr	r2, [r3, #32]
 80030cc:	4904      	ldr	r1, [pc, #16]	@ (80030e0 <LL_EXTI_EnableIT_32_63+0x20>)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4313      	orrs	r3, r2
 80030d2:	620b      	str	r3, [r1, #32]
}
 80030d4:	bf00      	nop
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr
 80030e0:	40010400 	.word	0x40010400

080030e4 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80030ec:	4b06      	ldr	r3, [pc, #24]	@ (8003108 <LL_EXTI_DisableIT_0_31+0x24>)
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	43db      	mvns	r3, r3
 80030f4:	4904      	ldr	r1, [pc, #16]	@ (8003108 <LL_EXTI_DisableIT_0_31+0x24>)
 80030f6:	4013      	ands	r3, r2
 80030f8:	600b      	str	r3, [r1, #0]
}
 80030fa:	bf00      	nop
 80030fc:	370c      	adds	r7, #12
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	40010400 	.word	0x40010400

0800310c <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8003114:	4b06      	ldr	r3, [pc, #24]	@ (8003130 <LL_EXTI_DisableIT_32_63+0x24>)
 8003116:	6a1a      	ldr	r2, [r3, #32]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	43db      	mvns	r3, r3
 800311c:	4904      	ldr	r1, [pc, #16]	@ (8003130 <LL_EXTI_DisableIT_32_63+0x24>)
 800311e:	4013      	ands	r3, r2
 8003120:	620b      	str	r3, [r1, #32]
}
 8003122:	bf00      	nop
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	40010400 	.word	0x40010400

08003134 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003134:	b480      	push	{r7}
 8003136:	b083      	sub	sp, #12
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800313c:	4b05      	ldr	r3, [pc, #20]	@ (8003154 <LL_EXTI_EnableEvent_0_31+0x20>)
 800313e:	685a      	ldr	r2, [r3, #4]
 8003140:	4904      	ldr	r1, [pc, #16]	@ (8003154 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4313      	orrs	r3, r2
 8003146:	604b      	str	r3, [r1, #4]

}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr
 8003154:	40010400 	.word	0x40010400

08003158 <LL_EXTI_EnableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 8003160:	4b05      	ldr	r3, [pc, #20]	@ (8003178 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003162:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003164:	4904      	ldr	r1, [pc, #16]	@ (8003178 <LL_EXTI_EnableEvent_32_63+0x20>)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4313      	orrs	r3, r2
 800316a:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800316c:	bf00      	nop
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr
 8003178:	40010400 	.word	0x40010400

0800317c <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003184:	4b06      	ldr	r3, [pc, #24]	@ (80031a0 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003186:	685a      	ldr	r2, [r3, #4]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	43db      	mvns	r3, r3
 800318c:	4904      	ldr	r1, [pc, #16]	@ (80031a0 <LL_EXTI_DisableEvent_0_31+0x24>)
 800318e:	4013      	ands	r3, r2
 8003190:	604b      	str	r3, [r1, #4]
}
 8003192:	bf00      	nop
 8003194:	370c      	adds	r7, #12
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	40010400 	.word	0x40010400

080031a4 <LL_EXTI_DisableEvent_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80031ac:	4b06      	ldr	r3, [pc, #24]	@ (80031c8 <LL_EXTI_DisableEvent_32_63+0x24>)
 80031ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	43db      	mvns	r3, r3
 80031b4:	4904      	ldr	r1, [pc, #16]	@ (80031c8 <LL_EXTI_DisableEvent_32_63+0x24>)
 80031b6:	4013      	ands	r3, r2
 80031b8:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80031ba:	bf00      	nop
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	40010400 	.word	0x40010400

080031cc <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80031d4:	4b05      	ldr	r3, [pc, #20]	@ (80031ec <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80031d6:	689a      	ldr	r2, [r3, #8]
 80031d8:	4904      	ldr	r1, [pc, #16]	@ (80031ec <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4313      	orrs	r3, r2
 80031de:	608b      	str	r3, [r1, #8]

}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr
 80031ec:	40010400 	.word	0x40010400

080031f0 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80031f8:	4b05      	ldr	r3, [pc, #20]	@ (8003210 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80031fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031fc:	4904      	ldr	r1, [pc, #16]	@ (8003210 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4313      	orrs	r3, r2
 8003202:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr
 8003210:	40010400 	.word	0x40010400

08003214 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800321c:	4b06      	ldr	r3, [pc, #24]	@ (8003238 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800321e:	689a      	ldr	r2, [r3, #8]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	43db      	mvns	r3, r3
 8003224:	4904      	ldr	r1, [pc, #16]	@ (8003238 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003226:	4013      	ands	r3, r2
 8003228:	608b      	str	r3, [r1, #8]

}
 800322a:	bf00      	nop
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40010400 	.word	0x40010400

0800323c <LL_EXTI_DisableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
 800323c:	b480      	push	{r7}
 800323e:	b083      	sub	sp, #12
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8003244:	4b06      	ldr	r3, [pc, #24]	@ (8003260 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 8003246:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	43db      	mvns	r3, r3
 800324c:	4904      	ldr	r1, [pc, #16]	@ (8003260 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800324e:	4013      	ands	r3, r2
 8003250:	628b      	str	r3, [r1, #40]	@ 0x28
}
 8003252:	bf00      	nop
 8003254:	370c      	adds	r7, #12
 8003256:	46bd      	mov	sp, r7
 8003258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325c:	4770      	bx	lr
 800325e:	bf00      	nop
 8003260:	40010400 	.word	0x40010400

08003264 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003264:	b480      	push	{r7}
 8003266:	b083      	sub	sp, #12
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800326c:	4b05      	ldr	r3, [pc, #20]	@ (8003284 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800326e:	68da      	ldr	r2, [r3, #12]
 8003270:	4904      	ldr	r1, [pc, #16]	@ (8003284 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4313      	orrs	r3, r2
 8003276:	60cb      	str	r3, [r1, #12]
}
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003282:	4770      	bx	lr
 8003284:	40010400 	.word	0x40010400

08003288 <LL_EXTI_EnableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8003290:	4b05      	ldr	r3, [pc, #20]	@ (80032a8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003292:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003294:	4904      	ldr	r1, [pc, #16]	@ (80032a8 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4313      	orrs	r3, r2
 800329a:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 800329c:	bf00      	nop
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr
 80032a8:	40010400 	.word	0x40010400

080032ac <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 80032b4:	4b06      	ldr	r3, [pc, #24]	@ (80032d0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80032b6:	68da      	ldr	r2, [r3, #12]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	43db      	mvns	r3, r3
 80032bc:	4904      	ldr	r1, [pc, #16]	@ (80032d0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80032be:	4013      	ands	r3, r2
 80032c0:	60cb      	str	r3, [r1, #12]
}
 80032c2:	bf00      	nop
 80032c4:	370c      	adds	r7, #12
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	40010400 	.word	0x40010400

080032d4 <LL_EXTI_DisableFallingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 80032dc:	4b06      	ldr	r3, [pc, #24]	@ (80032f8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80032de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	43db      	mvns	r3, r3
 80032e4:	4904      	ldr	r1, [pc, #16]	@ (80032f8 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 80032e6:	4013      	ands	r3, r2
 80032e8:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 80032ea:	bf00      	nop
 80032ec:	370c      	adds	r7, #12
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	40010400 	.word	0x40010400

080032fc <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8003304:	4b07      	ldr	r3, [pc, #28]	@ (8003324 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8003306:	695a      	ldr	r2, [r3, #20]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	4013      	ands	r3, r2
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	429a      	cmp	r2, r3
 8003310:	d101      	bne.n	8003316 <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8003312:	2301      	movs	r3, #1
 8003314:	e000      	b.n	8003318 <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr
 8003324:	40010400 	.word	0x40010400

08003328 <LL_EXTI_IsActiveFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_32_63(uint32_t ExtiLine)
{
 8003328:	b480      	push	{r7}
 800332a:	b083      	sub	sp, #12
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8003330:	4b07      	ldr	r3, [pc, #28]	@ (8003350 <LL_EXTI_IsActiveFlag_32_63+0x28>)
 8003332:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	4013      	ands	r3, r2
 8003338:	687a      	ldr	r2, [r7, #4]
 800333a:	429a      	cmp	r2, r3
 800333c:	d101      	bne.n	8003342 <LL_EXTI_IsActiveFlag_32_63+0x1a>
 800333e:	2301      	movs	r3, #1
 8003340:	e000      	b.n	8003344 <LL_EXTI_IsActiveFlag_32_63+0x1c>
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr
 8003350:	40010400 	.word	0x40010400

08003354 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 800335c:	4a04      	ldr	r2, [pc, #16]	@ (8003370 <LL_EXTI_ClearFlag_0_31+0x1c>)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6153      	str	r3, [r2, #20]
}
 8003362:	bf00      	nop
 8003364:	370c      	adds	r7, #12
 8003366:	46bd      	mov	sp, r7
 8003368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336c:	4770      	bx	lr
 800336e:	bf00      	nop
 8003370:	40010400 	.word	0x40010400

08003374 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 800337c:	4a04      	ldr	r2, [pc, #16]	@ (8003390 <LL_EXTI_ClearFlag_32_63+0x1c>)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8003382:	bf00      	nop
 8003384:	370c      	adds	r7, #12
 8003386:	46bd      	mov	sp, r7
 8003388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	40010400 	.word	0x40010400

08003394 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b088      	sub	sp, #32
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 800339c:	2300      	movs	r3, #0
 800339e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80033a0:	2300      	movs	r3, #0
 80033a2:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d102      	bne.n	80033b0 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	77fb      	strb	r3, [r7, #31]
 80033ae:	e181      	b.n	80036b4 <HAL_COMP_Init+0x320>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80033ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80033be:	d102      	bne.n	80033c6 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	77fb      	strb	r3, [r7, #31]
 80033c4:	e176      	b.n	80036b4 <HAL_COMP_Init+0x320>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	7f5b      	ldrb	r3, [r3, #29]
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d108      	bne.n	80033e2 <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 80033dc:	6878      	ldr	r0, [r7, #4]
 80033de:	f7fd fe29 	bl	8001034 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80033ec:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	695b      	ldr	r3, [r3, #20]
 80033fc:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8003408:	4313      	orrs	r3, r2
 800340a:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	4b90      	ldr	r3, [pc, #576]	@ (8003654 <HAL_COMP_Init+0x2c0>)
 8003414:	4013      	ands	r3, r2
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	6812      	ldr	r2, [r2, #0]
 800341a:	6979      	ldr	r1, [r7, #20]
 800341c:	430b      	orrs	r3, r1
 800341e:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d016      	beq.n	800345c <HAL_COMP_Init+0xc8>
 800342e:	69bb      	ldr	r3, [r7, #24]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d113      	bne.n	800345c <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003434:	4b88      	ldr	r3, [pc, #544]	@ (8003658 <HAL_COMP_Init+0x2c4>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	099b      	lsrs	r3, r3, #6
 800343a:	4a88      	ldr	r2, [pc, #544]	@ (800365c <HAL_COMP_Init+0x2c8>)
 800343c:	fba2 2303 	umull	r2, r3, r2, r3
 8003440:	099b      	lsrs	r3, r3, #6
 8003442:	1c5a      	adds	r2, r3, #1
 8003444:	4613      	mov	r3, r2
 8003446:	009b      	lsls	r3, r3, #2
 8003448:	4413      	add	r3, r2
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 800344e:	e002      	b.n	8003456 <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	3b01      	subs	r3, #1
 8003454:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d1f9      	bne.n	8003450 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a7f      	ldr	r2, [pc, #508]	@ (8003660 <HAL_COMP_Init+0x2cc>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d028      	beq.n	80034b8 <HAL_COMP_Init+0x124>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a7e      	ldr	r2, [pc, #504]	@ (8003664 <HAL_COMP_Init+0x2d0>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d020      	beq.n	80034b2 <HAL_COMP_Init+0x11e>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a7c      	ldr	r2, [pc, #496]	@ (8003668 <HAL_COMP_Init+0x2d4>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d018      	beq.n	80034ac <HAL_COMP_Init+0x118>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a7b      	ldr	r2, [pc, #492]	@ (800366c <HAL_COMP_Init+0x2d8>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d010      	beq.n	80034a6 <HAL_COMP_Init+0x112>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4a79      	ldr	r2, [pc, #484]	@ (8003670 <HAL_COMP_Init+0x2dc>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d008      	beq.n	80034a0 <HAL_COMP_Init+0x10c>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a78      	ldr	r2, [pc, #480]	@ (8003674 <HAL_COMP_Init+0x2e0>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d101      	bne.n	800349c <HAL_COMP_Init+0x108>
 8003498:	2301      	movs	r3, #1
 800349a:	e00f      	b.n	80034bc <HAL_COMP_Init+0x128>
 800349c:	2302      	movs	r3, #2
 800349e:	e00d      	b.n	80034bc <HAL_COMP_Init+0x128>
 80034a0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80034a4:	e00a      	b.n	80034bc <HAL_COMP_Init+0x128>
 80034a6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80034aa:	e007      	b.n	80034bc <HAL_COMP_Init+0x128>
 80034ac:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80034b0:	e004      	b.n	80034bc <HAL_COMP_Init+0x128>
 80034b2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80034b6:	e001      	b.n	80034bc <HAL_COMP_Init+0x128>
 80034b8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80034bc:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	699b      	ldr	r3, [r3, #24]
 80034c2:	f003 0303 	and.w	r3, r3, #3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	f000 80b6 	beq.w	8003638 <HAL_COMP_Init+0x2a4>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	f003 0310 	and.w	r3, r3, #16
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d011      	beq.n	80034fc <HAL_COMP_Init+0x168>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a65      	ldr	r2, [pc, #404]	@ (8003674 <HAL_COMP_Init+0x2e0>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d004      	beq.n	80034ec <HAL_COMP_Init+0x158>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a64      	ldr	r2, [pc, #400]	@ (8003678 <HAL_COMP_Init+0x2e4>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d103      	bne.n	80034f4 <HAL_COMP_Init+0x160>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 80034ec:	6938      	ldr	r0, [r7, #16]
 80034ee:	f7ff fe7f 	bl	80031f0 <LL_EXTI_EnableRisingTrig_32_63>
 80034f2:	e014      	b.n	800351e <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 80034f4:	6938      	ldr	r0, [r7, #16]
 80034f6:	f7ff fe69 	bl	80031cc <LL_EXTI_EnableRisingTrig_0_31>
 80034fa:	e010      	b.n	800351e <HAL_COMP_Init+0x18a>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a5c      	ldr	r2, [pc, #368]	@ (8003674 <HAL_COMP_Init+0x2e0>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d004      	beq.n	8003510 <HAL_COMP_Init+0x17c>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a5b      	ldr	r2, [pc, #364]	@ (8003678 <HAL_COMP_Init+0x2e4>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d103      	bne.n	8003518 <HAL_COMP_Init+0x184>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 8003510:	6938      	ldr	r0, [r7, #16]
 8003512:	f7ff fe93 	bl	800323c <LL_EXTI_DisableRisingTrig_32_63>
 8003516:	e002      	b.n	800351e <HAL_COMP_Init+0x18a>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8003518:	6938      	ldr	r0, [r7, #16]
 800351a:	f7ff fe7b 	bl	8003214 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	699b      	ldr	r3, [r3, #24]
 8003522:	f003 0320 	and.w	r3, r3, #32
 8003526:	2b00      	cmp	r3, #0
 8003528:	d011      	beq.n	800354e <HAL_COMP_Init+0x1ba>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a51      	ldr	r2, [pc, #324]	@ (8003674 <HAL_COMP_Init+0x2e0>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d004      	beq.n	800353e <HAL_COMP_Init+0x1aa>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a4f      	ldr	r2, [pc, #316]	@ (8003678 <HAL_COMP_Init+0x2e4>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d103      	bne.n	8003546 <HAL_COMP_Init+0x1b2>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 800353e:	6938      	ldr	r0, [r7, #16]
 8003540:	f7ff fea2 	bl	8003288 <LL_EXTI_EnableFallingTrig_32_63>
 8003544:	e014      	b.n	8003570 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8003546:	6938      	ldr	r0, [r7, #16]
 8003548:	f7ff fe8c 	bl	8003264 <LL_EXTI_EnableFallingTrig_0_31>
 800354c:	e010      	b.n	8003570 <HAL_COMP_Init+0x1dc>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a48      	ldr	r2, [pc, #288]	@ (8003674 <HAL_COMP_Init+0x2e0>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d004      	beq.n	8003562 <HAL_COMP_Init+0x1ce>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a46      	ldr	r2, [pc, #280]	@ (8003678 <HAL_COMP_Init+0x2e4>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d103      	bne.n	800356a <HAL_COMP_Init+0x1d6>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 8003562:	6938      	ldr	r0, [r7, #16]
 8003564:	f7ff feb6 	bl	80032d4 <LL_EXTI_DisableFallingTrig_32_63>
 8003568:	e002      	b.n	8003570 <HAL_COMP_Init+0x1dc>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 800356a:	6938      	ldr	r0, [r7, #16]
 800356c:	f7ff fe9e 	bl	80032ac <LL_EXTI_DisableFallingTrig_0_31>
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a3f      	ldr	r2, [pc, #252]	@ (8003674 <HAL_COMP_Init+0x2e0>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d004      	beq.n	8003584 <HAL_COMP_Init+0x1f0>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a3e      	ldr	r2, [pc, #248]	@ (8003678 <HAL_COMP_Init+0x2e4>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d103      	bne.n	800358c <HAL_COMP_Init+0x1f8>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 8003584:	6938      	ldr	r0, [r7, #16]
 8003586:	f7ff fef5 	bl	8003374 <LL_EXTI_ClearFlag_32_63>
 800358a:	e002      	b.n	8003592 <HAL_COMP_Init+0x1fe>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 800358c:	6938      	ldr	r0, [r7, #16]
 800358e:	f7ff fee1 	bl	8003354 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	f003 0302 	and.w	r3, r3, #2
 800359a:	2b00      	cmp	r3, #0
 800359c:	d011      	beq.n	80035c2 <HAL_COMP_Init+0x22e>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a34      	ldr	r2, [pc, #208]	@ (8003674 <HAL_COMP_Init+0x2e0>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d004      	beq.n	80035b2 <HAL_COMP_Init+0x21e>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a32      	ldr	r2, [pc, #200]	@ (8003678 <HAL_COMP_Init+0x2e4>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d103      	bne.n	80035ba <HAL_COMP_Init+0x226>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 80035b2:	6938      	ldr	r0, [r7, #16]
 80035b4:	f7ff fdd0 	bl	8003158 <LL_EXTI_EnableEvent_32_63>
 80035b8:	e014      	b.n	80035e4 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 80035ba:	6938      	ldr	r0, [r7, #16]
 80035bc:	f7ff fdba 	bl	8003134 <LL_EXTI_EnableEvent_0_31>
 80035c0:	e010      	b.n	80035e4 <HAL_COMP_Init+0x250>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a2b      	ldr	r2, [pc, #172]	@ (8003674 <HAL_COMP_Init+0x2e0>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d004      	beq.n	80035d6 <HAL_COMP_Init+0x242>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a29      	ldr	r2, [pc, #164]	@ (8003678 <HAL_COMP_Init+0x2e4>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d103      	bne.n	80035de <HAL_COMP_Init+0x24a>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 80035d6:	6938      	ldr	r0, [r7, #16]
 80035d8:	f7ff fde4 	bl	80031a4 <LL_EXTI_DisableEvent_32_63>
 80035dc:	e002      	b.n	80035e4 <HAL_COMP_Init+0x250>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 80035de:	6938      	ldr	r0, [r7, #16]
 80035e0:	f7ff fdcc 	bl	800317c <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	699b      	ldr	r3, [r3, #24]
 80035e8:	f003 0301 	and.w	r3, r3, #1
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d011      	beq.n	8003614 <HAL_COMP_Init+0x280>
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a1f      	ldr	r2, [pc, #124]	@ (8003674 <HAL_COMP_Init+0x2e0>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d004      	beq.n	8003604 <HAL_COMP_Init+0x270>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4a1e      	ldr	r2, [pc, #120]	@ (8003678 <HAL_COMP_Init+0x2e4>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d103      	bne.n	800360c <HAL_COMP_Init+0x278>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 8003604:	6938      	ldr	r0, [r7, #16]
 8003606:	f7ff fd5b 	bl	80030c0 <LL_EXTI_EnableIT_32_63>
 800360a:	e04b      	b.n	80036a4 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 800360c:	6938      	ldr	r0, [r7, #16]
 800360e:	f7ff fd45 	bl	800309c <LL_EXTI_EnableIT_0_31>
 8003612:	e047      	b.n	80036a4 <HAL_COMP_Init+0x310>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a16      	ldr	r2, [pc, #88]	@ (8003674 <HAL_COMP_Init+0x2e0>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d004      	beq.n	8003628 <HAL_COMP_Init+0x294>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a15      	ldr	r2, [pc, #84]	@ (8003678 <HAL_COMP_Init+0x2e4>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d103      	bne.n	8003630 <HAL_COMP_Init+0x29c>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8003628:	6938      	ldr	r0, [r7, #16]
 800362a:	f7ff fd6f 	bl	800310c <LL_EXTI_DisableIT_32_63>
 800362e:	e039      	b.n	80036a4 <HAL_COMP_Init+0x310>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 8003630:	6938      	ldr	r0, [r7, #16]
 8003632:	f7ff fd57 	bl	80030e4 <LL_EXTI_DisableIT_0_31>
 8003636:	e035      	b.n	80036a4 <HAL_COMP_Init+0x310>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a0d      	ldr	r2, [pc, #52]	@ (8003674 <HAL_COMP_Init+0x2e0>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d004      	beq.n	800364c <HAL_COMP_Init+0x2b8>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a0c      	ldr	r2, [pc, #48]	@ (8003678 <HAL_COMP_Init+0x2e4>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d117      	bne.n	800367c <HAL_COMP_Init+0x2e8>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 800364c:	6938      	ldr	r0, [r7, #16]
 800364e:	f7ff fda9 	bl	80031a4 <LL_EXTI_DisableEvent_32_63>
 8003652:	e016      	b.n	8003682 <HAL_COMP_Init+0x2ee>
 8003654:	ff007e0f 	.word	0xff007e0f
 8003658:	20000000 	.word	0x20000000
 800365c:	053e2d63 	.word	0x053e2d63
 8003660:	40010200 	.word	0x40010200
 8003664:	40010204 	.word	0x40010204
 8003668:	40010208 	.word	0x40010208
 800366c:	4001020c 	.word	0x4001020c
 8003670:	40010210 	.word	0x40010210
 8003674:	40010214 	.word	0x40010214
 8003678:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800367c:	6938      	ldr	r0, [r7, #16]
 800367e:	f7ff fd7d 	bl	800317c <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */

      /* Disable EXTI interrupt mode */
#if defined(COMP7)
      if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a0e      	ldr	r2, [pc, #56]	@ (80036c0 <HAL_COMP_Init+0x32c>)
 8003688:	4293      	cmp	r3, r2
 800368a:	d004      	beq.n	8003696 <HAL_COMP_Init+0x302>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a0c      	ldr	r2, [pc, #48]	@ (80036c4 <HAL_COMP_Init+0x330>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d103      	bne.n	800369e <HAL_COMP_Init+0x30a>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8003696:	6938      	ldr	r0, [r7, #16]
 8003698:	f7ff fd38 	bl	800310c <LL_EXTI_DisableIT_32_63>
 800369c:	e002      	b.n	80036a4 <HAL_COMP_Init+0x310>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 800369e:	6938      	ldr	r0, [r7, #16]
 80036a0:	f7ff fd20 	bl	80030e4 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	7f5b      	ldrb	r3, [r3, #29]
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d102      	bne.n	80036b4 <HAL_COMP_Init+0x320>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2201      	movs	r2, #1
 80036b2:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80036b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80036b6:	4618      	mov	r0, r3
 80036b8:	3720      	adds	r7, #32
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}
 80036be:	bf00      	nop
 80036c0:	40010214 	.word	0x40010214
 80036c4:	40010218 	.word	0x40010218

080036c8 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b085      	sub	sp, #20
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 80036d0:	2300      	movs	r3, #0
 80036d2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80036d4:	2300      	movs	r3, #0
 80036d6:	73fb      	strb	r3, [r7, #15]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d102      	bne.n	80036e4 <HAL_COMP_Start+0x1c>
  {
    status = HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	73fb      	strb	r3, [r7, #15]
 80036e2:	e02e      	b.n	8003742 <HAL_COMP_Start+0x7a>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80036ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80036f2:	d102      	bne.n	80036fa <HAL_COMP_Start+0x32>
  {
    status = HAL_ERROR;
 80036f4:	2301      	movs	r3, #1
 80036f6:	73fb      	strb	r3, [r7, #15]
 80036f8:	e023      	b.n	8003742 <HAL_COMP_Start+0x7a>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	7f5b      	ldrb	r3, [r3, #29]
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2b01      	cmp	r3, #1
 8003702:	d11c      	bne.n	800373e <HAL_COMP_Start+0x76>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f042 0201 	orr.w	r2, r2, #1
 8003712:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2202      	movs	r2, #2
 8003718:	775a      	strb	r2, [r3, #29]
      /* Note: Variable divided by 2 to compensate partially                  */
      /*       CPU processing cycles.                                         */
      /* Note: In case of system low frequency (below 1Mhz), short delay      */
      /*       of startup time (few us) is within CPU processing cycles       */
      /*       of following instructions.                                     */
      wait_loop_index = (COMP_DELAY_STARTUP_US * (SystemCoreClock / (1000000UL * 2UL)));
 800371a:	4b0d      	ldr	r3, [pc, #52]	@ (8003750 <HAL_COMP_Start+0x88>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a0d      	ldr	r2, [pc, #52]	@ (8003754 <HAL_COMP_Start+0x8c>)
 8003720:	fba2 2303 	umull	r2, r3, r2, r3
 8003724:	0cda      	lsrs	r2, r3, #19
 8003726:	4613      	mov	r3, r2
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	4413      	add	r3, r2
 800372c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800372e:	e002      	b.n	8003736 <HAL_COMP_Start+0x6e>
      {
        wait_loop_index--;
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	3b01      	subs	r3, #1
 8003734:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d1f9      	bne.n	8003730 <HAL_COMP_Start+0x68>
 800373c:	e001      	b.n	8003742 <HAL_COMP_Start+0x7a>
      }
    }
    else
    {
      status = HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003742:	7bfb      	ldrb	r3, [r7, #15]
}
 8003744:	4618      	mov	r0, r3
 8003746:	3714      	adds	r7, #20
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr
 8003750:	20000000 	.word	0x20000000
 8003754:	431bde83 	.word	0x431bde83

08003758 <HAL_COMP_IRQHandler>:
  * @brief  Comparator IRQ handler.
  * @param  hcomp  COMP handle
  * @retval None
  */
void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  /* Get the EXTI line corresponding to the selected COMP instance */
  uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a2f      	ldr	r2, [pc, #188]	@ (8003824 <HAL_COMP_IRQHandler+0xcc>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d028      	beq.n	80037bc <HAL_COMP_IRQHandler+0x64>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a2e      	ldr	r2, [pc, #184]	@ (8003828 <HAL_COMP_IRQHandler+0xd0>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d020      	beq.n	80037b6 <HAL_COMP_IRQHandler+0x5e>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a2c      	ldr	r2, [pc, #176]	@ (800382c <HAL_COMP_IRQHandler+0xd4>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d018      	beq.n	80037b0 <HAL_COMP_IRQHandler+0x58>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a2b      	ldr	r2, [pc, #172]	@ (8003830 <HAL_COMP_IRQHandler+0xd8>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d010      	beq.n	80037aa <HAL_COMP_IRQHandler+0x52>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a29      	ldr	r2, [pc, #164]	@ (8003834 <HAL_COMP_IRQHandler+0xdc>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d008      	beq.n	80037a4 <HAL_COMP_IRQHandler+0x4c>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a28      	ldr	r2, [pc, #160]	@ (8003838 <HAL_COMP_IRQHandler+0xe0>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d101      	bne.n	80037a0 <HAL_COMP_IRQHandler+0x48>
 800379c:	2301      	movs	r3, #1
 800379e:	e00f      	b.n	80037c0 <HAL_COMP_IRQHandler+0x68>
 80037a0:	2302      	movs	r3, #2
 80037a2:	e00d      	b.n	80037c0 <HAL_COMP_IRQHandler+0x68>
 80037a4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80037a8:	e00a      	b.n	80037c0 <HAL_COMP_IRQHandler+0x68>
 80037aa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80037ae:	e007      	b.n	80037c0 <HAL_COMP_IRQHandler+0x68>
 80037b0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80037b4:	e004      	b.n	80037c0 <HAL_COMP_IRQHandler+0x68>
 80037b6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80037ba:	e001      	b.n	80037c0 <HAL_COMP_IRQHandler+0x68>
 80037bc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80037c0:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_comp_exti_flag_set = 0UL;
 80037c2:	2300      	movs	r3, #0
 80037c4:	60fb      	str	r3, [r7, #12]

  /* Check COMP EXTI flag */
#if defined(COMP7)
  if ((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a1b      	ldr	r2, [pc, #108]	@ (8003838 <HAL_COMP_IRQHandler+0xe0>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d004      	beq.n	80037da <HAL_COMP_IRQHandler+0x82>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a19      	ldr	r2, [pc, #100]	@ (800383c <HAL_COMP_IRQHandler+0xe4>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d108      	bne.n	80037ec <HAL_COMP_IRQHandler+0x94>
  {
    if (LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 80037da:	68b8      	ldr	r0, [r7, #8]
 80037dc:	f7ff fda4 	bl	8003328 <LL_EXTI_IsActiveFlag_32_63>
 80037e0:	4603      	mov	r3, r0
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00a      	beq.n	80037fc <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 2UL;
 80037e6:	2302      	movs	r3, #2
 80037e8:	60fb      	str	r3, [r7, #12]
    if (LL_EXTI_IsActiveFlag_32_63(exti_line) != 0UL)
 80037ea:	e007      	b.n	80037fc <HAL_COMP_IRQHandler+0xa4>
    }
  }
  else
  {
    if (LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL)
 80037ec:	68b8      	ldr	r0, [r7, #8]
 80037ee:	f7ff fd85 	bl	80032fc <LL_EXTI_IsActiveFlag_0_31>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d001      	beq.n	80037fc <HAL_COMP_IRQHandler+0xa4>
    {
      tmp_comp_exti_flag_set = 1UL;
 80037f8:	2301      	movs	r3, #1
 80037fa:	60fb      	str	r3, [r7, #12]
  {
    tmp_comp_exti_flag_set = 1UL;
  }
#endif /* COMP7 */

  if (tmp_comp_exti_flag_set != 0UL)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d00c      	beq.n	800381c <HAL_COMP_IRQHandler+0xc4>
  {
      /* Clear COMP EXTI line pending bit */
#if defined(COMP7)
    if (tmp_comp_exti_flag_set == 2UL)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2b02      	cmp	r3, #2
 8003806:	d103      	bne.n	8003810 <HAL_COMP_IRQHandler+0xb8>
    {
      LL_EXTI_ClearFlag_32_63(exti_line);
 8003808:	68b8      	ldr	r0, [r7, #8]
 800380a:	f7ff fdb3 	bl	8003374 <LL_EXTI_ClearFlag_32_63>
 800380e:	e002      	b.n	8003816 <HAL_COMP_IRQHandler+0xbe>
    }
    else
    {
      LL_EXTI_ClearFlag_0_31(exti_line);
 8003810:	68b8      	ldr	r0, [r7, #8]
 8003812:	f7ff fd9f 	bl	8003354 <LL_EXTI_ClearFlag_0_31>

    /* COMP trigger user callback */
#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1)
    hcomp->TriggerCallback(hcomp);
#else
    HAL_COMP_TriggerCallback(hcomp);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7fe f878 	bl	800190c <HAL_COMP_TriggerCallback>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
  }
}
 800381c:	bf00      	nop
 800381e:	3710      	adds	r7, #16
 8003820:	46bd      	mov	sp, r7
 8003822:	bd80      	pop	{r7, pc}
 8003824:	40010200 	.word	0x40010200
 8003828:	40010204 	.word	0x40010204
 800382c:	40010208 	.word	0x40010208
 8003830:	4001020c 	.word	0x4001020c
 8003834:	40010210 	.word	0x40010210
 8003838:	40010214 	.word	0x40010214
 800383c:	40010218 	.word	0x40010218

08003840 <HAL_COMP_GetOutputLevel>:
  *         @arg COMP_OUTPUT_LEVEL_LOW
  *         @arg COMP_OUTPUT_LEVEL_HIGH
  *
  */
uint32_t HAL_COMP_GetOutputLevel(const COMP_HandleTypeDef *hcomp)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

  return (uint32_t)(READ_BIT(hcomp->Instance->CSR, COMP_CSR_VALUE)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	0f9b      	lsrs	r3, r3, #30
 8003850:	f003 0301 	and.w	r3, r3, #1
                    >> COMP_OUTPUT_LEVEL_BITOFFSET_POS);
}
 8003854:	4618      	mov	r0, r3
 8003856:	370c      	adds	r7, #12
 8003858:	46bd      	mov	sp, r7
 800385a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800385e:	4770      	bx	lr

08003860 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f003 0307 	and.w	r3, r3, #7
 800386e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003870:	4b0c      	ldr	r3, [pc, #48]	@ (80038a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003876:	68ba      	ldr	r2, [r7, #8]
 8003878:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800387c:	4013      	ands	r3, r2
 800387e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003888:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800388c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003890:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003892:	4a04      	ldr	r2, [pc, #16]	@ (80038a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	60d3      	str	r3, [r2, #12]
}
 8003898:	bf00      	nop
 800389a:	3714      	adds	r7, #20
 800389c:	46bd      	mov	sp, r7
 800389e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a2:	4770      	bx	lr
 80038a4:	e000ed00 	.word	0xe000ed00

080038a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038ac:	4b04      	ldr	r3, [pc, #16]	@ (80038c0 <__NVIC_GetPriorityGrouping+0x18>)
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	0a1b      	lsrs	r3, r3, #8
 80038b2:	f003 0307 	and.w	r3, r3, #7
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr
 80038c0:	e000ed00 	.word	0xe000ed00

080038c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	4603      	mov	r3, r0
 80038cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	db0b      	blt.n	80038ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038d6:	79fb      	ldrb	r3, [r7, #7]
 80038d8:	f003 021f 	and.w	r2, r3, #31
 80038dc:	4907      	ldr	r1, [pc, #28]	@ (80038fc <__NVIC_EnableIRQ+0x38>)
 80038de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e2:	095b      	lsrs	r3, r3, #5
 80038e4:	2001      	movs	r0, #1
 80038e6:	fa00 f202 	lsl.w	r2, r0, r2
 80038ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038ee:	bf00      	nop
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	e000e100 	.word	0xe000e100

08003900 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	4603      	mov	r3, r0
 8003908:	6039      	str	r1, [r7, #0]
 800390a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800390c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003910:	2b00      	cmp	r3, #0
 8003912:	db0a      	blt.n	800392a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	b2da      	uxtb	r2, r3
 8003918:	490c      	ldr	r1, [pc, #48]	@ (800394c <__NVIC_SetPriority+0x4c>)
 800391a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800391e:	0112      	lsls	r2, r2, #4
 8003920:	b2d2      	uxtb	r2, r2
 8003922:	440b      	add	r3, r1
 8003924:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003928:	e00a      	b.n	8003940 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	b2da      	uxtb	r2, r3
 800392e:	4908      	ldr	r1, [pc, #32]	@ (8003950 <__NVIC_SetPriority+0x50>)
 8003930:	79fb      	ldrb	r3, [r7, #7]
 8003932:	f003 030f 	and.w	r3, r3, #15
 8003936:	3b04      	subs	r3, #4
 8003938:	0112      	lsls	r2, r2, #4
 800393a:	b2d2      	uxtb	r2, r2
 800393c:	440b      	add	r3, r1
 800393e:	761a      	strb	r2, [r3, #24]
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr
 800394c:	e000e100 	.word	0xe000e100
 8003950:	e000ed00 	.word	0xe000ed00

08003954 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003954:	b480      	push	{r7}
 8003956:	b089      	sub	sp, #36	@ 0x24
 8003958:	af00      	add	r7, sp, #0
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	60b9      	str	r1, [r7, #8]
 800395e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f003 0307 	and.w	r3, r3, #7
 8003966:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	f1c3 0307 	rsb	r3, r3, #7
 800396e:	2b04      	cmp	r3, #4
 8003970:	bf28      	it	cs
 8003972:	2304      	movcs	r3, #4
 8003974:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	3304      	adds	r3, #4
 800397a:	2b06      	cmp	r3, #6
 800397c:	d902      	bls.n	8003984 <NVIC_EncodePriority+0x30>
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	3b03      	subs	r3, #3
 8003982:	e000      	b.n	8003986 <NVIC_EncodePriority+0x32>
 8003984:	2300      	movs	r3, #0
 8003986:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003988:	f04f 32ff 	mov.w	r2, #4294967295
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	fa02 f303 	lsl.w	r3, r2, r3
 8003992:	43da      	mvns	r2, r3
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	401a      	ands	r2, r3
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800399c:	f04f 31ff 	mov.w	r1, #4294967295
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	fa01 f303 	lsl.w	r3, r1, r3
 80039a6:	43d9      	mvns	r1, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039ac:	4313      	orrs	r3, r2
         );
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3724      	adds	r7, #36	@ 0x24
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
	...

080039bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b082      	sub	sp, #8
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	3b01      	subs	r3, #1
 80039c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039cc:	d301      	bcc.n	80039d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039ce:	2301      	movs	r3, #1
 80039d0:	e00f      	b.n	80039f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039d2:	4a0a      	ldr	r2, [pc, #40]	@ (80039fc <SysTick_Config+0x40>)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	3b01      	subs	r3, #1
 80039d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039da:	210f      	movs	r1, #15
 80039dc:	f04f 30ff 	mov.w	r0, #4294967295
 80039e0:	f7ff ff8e 	bl	8003900 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039e4:	4b05      	ldr	r3, [pc, #20]	@ (80039fc <SysTick_Config+0x40>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039ea:	4b04      	ldr	r3, [pc, #16]	@ (80039fc <SysTick_Config+0x40>)
 80039ec:	2207      	movs	r2, #7
 80039ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	e000e010 	.word	0xe000e010

08003a00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f7ff ff29 	bl	8003860 <__NVIC_SetPriorityGrouping>
}
 8003a0e:	bf00      	nop
 8003a10:	3708      	adds	r7, #8
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}

08003a16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a16:	b580      	push	{r7, lr}
 8003a18:	b086      	sub	sp, #24
 8003a1a:	af00      	add	r7, sp, #0
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	60b9      	str	r1, [r7, #8]
 8003a20:	607a      	str	r2, [r7, #4]
 8003a22:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003a24:	f7ff ff40 	bl	80038a8 <__NVIC_GetPriorityGrouping>
 8003a28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	68b9      	ldr	r1, [r7, #8]
 8003a2e:	6978      	ldr	r0, [r7, #20]
 8003a30:	f7ff ff90 	bl	8003954 <NVIC_EncodePriority>
 8003a34:	4602      	mov	r2, r0
 8003a36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a3a:	4611      	mov	r1, r2
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7ff ff5f 	bl	8003900 <__NVIC_SetPriority>
}
 8003a42:	bf00      	nop
 8003a44:	3718      	adds	r7, #24
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	b082      	sub	sp, #8
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	4603      	mov	r3, r0
 8003a52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f7ff ff33 	bl	80038c4 <__NVIC_EnableIRQ>
}
 8003a5e:	bf00      	nop
 8003a60:	3708      	adds	r7, #8
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}

08003a66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b082      	sub	sp, #8
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7ff ffa4 	bl	80039bc <SysTick_Config>
 8003a74:	4603      	mov	r3, r0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003a7e:	b580      	push	{r7, lr}
 8003a80:	b082      	sub	sp, #8
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d101      	bne.n	8003a90 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e014      	b.n	8003aba <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	791b      	ldrb	r3, [r3, #4]
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d105      	bne.n	8003aa6 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f7fd fb4d 	bl	8001140 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2202      	movs	r2, #2
 8003aaa:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003ab8:	2300      	movs	r3, #0
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3708      	adds	r7, #8
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
	...

08003ac4 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b085      	sub	sp, #20
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
 8003acc:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d101      	bne.n	8003ad8 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e056      	b.n	8003b86 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	795b      	ldrb	r3, [r3, #5]
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d101      	bne.n	8003ae4 <HAL_DAC_Start+0x20>
 8003ae0:	2302      	movs	r3, #2
 8003ae2:	e050      	b.n	8003b86 <HAL_DAC_Start+0xc2>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2202      	movs	r2, #2
 8003aee:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	6819      	ldr	r1, [r3, #0]
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	f003 0310 	and.w	r3, r3, #16
 8003afc:	2201      	movs	r2, #1
 8003afe:	409a      	lsls	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	430a      	orrs	r2, r1
 8003b06:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003b08:	4b22      	ldr	r3, [pc, #136]	@ (8003b94 <HAL_DAC_Start+0xd0>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	099b      	lsrs	r3, r3, #6
 8003b0e:	4a22      	ldr	r2, [pc, #136]	@ (8003b98 <HAL_DAC_Start+0xd4>)
 8003b10:	fba2 2303 	umull	r2, r3, r2, r3
 8003b14:	099b      	lsrs	r3, r3, #6
 8003b16:	3301      	adds	r3, #1
 8003b18:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8003b1a:	e002      	b.n	8003b22 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d1f9      	bne.n	8003b1c <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10f      	bne.n	8003b4e <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8003b38:	2b02      	cmp	r3, #2
 8003b3a:	d11d      	bne.n	8003b78 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	685a      	ldr	r2, [r3, #4]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f042 0201 	orr.w	r2, r2, #1
 8003b4a:	605a      	str	r2, [r3, #4]
 8003b4c:	e014      	b.n	8003b78 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	f003 0310 	and.w	r3, r3, #16
 8003b5e:	2102      	movs	r1, #2
 8003b60:	fa01 f303 	lsl.w	r3, r1, r3
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d107      	bne.n	8003b78 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	685a      	ldr	r2, [r3, #4]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f042 0202 	orr.w	r2, r2, #2
 8003b76:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003b84:	2300      	movs	r3, #0
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3714      	adds	r7, #20
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	20000000 	.word	0x20000000
 8003b98:	053e2d63 	.word	0x053e2d63

08003b9c <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b087      	sub	sp, #28
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	607a      	str	r2, [r7, #4]
 8003ba8:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003baa:	2300      	movs	r3, #0
 8003bac:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d101      	bne.n	8003bb8 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e018      	b.n	8003bea <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d105      	bne.n	8003bd6 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8003bca:	697a      	ldr	r2, [r7, #20]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4413      	add	r3, r2
 8003bd0:	3308      	adds	r3, #8
 8003bd2:	617b      	str	r3, [r7, #20]
 8003bd4:	e004      	b.n	8003be0 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8003bd6:	697a      	ldr	r2, [r7, #20]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	4413      	add	r3, r2
 8003bdc:	3314      	adds	r3, #20
 8003bde:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	461a      	mov	r2, r3
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8003be8:	2300      	movs	r3, #0
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	371c      	adds	r7, #28
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
	...

08003bf8 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b08a      	sub	sp, #40	@ 0x28
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	60b9      	str	r1, [r7, #8]
 8003c02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c04:	2300      	movs	r3, #0
 8003c06:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d002      	beq.n	8003c14 <HAL_DAC_ConfigChannel+0x1c>
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d101      	bne.n	8003c18 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e19e      	b.n	8003f56 <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	795b      	ldrb	r3, [r3, #5]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d101      	bne.n	8003c24 <HAL_DAC_ConfigChannel+0x2c>
 8003c20:	2302      	movs	r3, #2
 8003c22:	e198      	b.n	8003f56 <HAL_DAC_ConfigChannel+0x35e>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2201      	movs	r2, #1
 8003c28:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2202      	movs	r2, #2
 8003c2e:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	2b04      	cmp	r3, #4
 8003c36:	d17a      	bne.n	8003d2e <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003c38:	f7ff fa02 	bl	8003040 <HAL_GetTick>
 8003c3c:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d13d      	bne.n	8003cc0 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003c44:	e018      	b.n	8003c78 <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003c46:	f7ff f9fb 	bl	8003040 <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	69bb      	ldr	r3, [r7, #24]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d911      	bls.n	8003c78 <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d00a      	beq.n	8003c78 <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	691b      	ldr	r3, [r3, #16]
 8003c66:	f043 0208 	orr.w	r2, r3, #8
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2203      	movs	r2, #3
 8003c72:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e16e      	b.n	8003f56 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c7e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d1df      	bne.n	8003c46 <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	68ba      	ldr	r2, [r7, #8]
 8003c8c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c8e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003c90:	e020      	b.n	8003cd4 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003c92:	f7ff f9d5 	bl	8003040 <HAL_GetTick>
 8003c96:	4602      	mov	r2, r0
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d90f      	bls.n	8003cc0 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	da0a      	bge.n	8003cc0 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	f043 0208 	orr.w	r2, r3, #8
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2203      	movs	r2, #3
 8003cba:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e14a      	b.n	8003f56 <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	dbe3      	blt.n	8003c92 <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	68ba      	ldr	r2, [r7, #8]
 8003cd0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003cd2:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f003 0310 	and.w	r3, r3, #16
 8003ce0:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ce8:	43db      	mvns	r3, r3
 8003cea:	ea02 0103 	and.w	r1, r2, r3
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f003 0310 	and.w	r3, r3, #16
 8003cf8:	409a      	lsls	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f003 0310 	and.w	r3, r3, #16
 8003d0e:	21ff      	movs	r1, #255	@ 0xff
 8003d10:	fa01 f303 	lsl.w	r3, r1, r3
 8003d14:	43db      	mvns	r3, r3
 8003d16:	ea02 0103 	and.w	r1, r2, r3
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f003 0310 	and.w	r3, r3, #16
 8003d24:	409a      	lsls	r2, r3
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	69db      	ldr	r3, [r3, #28]
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d11d      	bne.n	8003d72 <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d3c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	f003 0310 	and.w	r3, r3, #16
 8003d44:	221f      	movs	r2, #31
 8003d46:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4a:	43db      	mvns	r3, r3
 8003d4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d4e:	4013      	ands	r3, r2
 8003d50:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	6a1b      	ldr	r3, [r3, #32]
 8003d56:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	f003 0310 	and.w	r3, r3, #16
 8003d5e:	697a      	ldr	r2, [r7, #20]
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d66:	4313      	orrs	r3, r2
 8003d68:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d70:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d78:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	f003 0310 	and.w	r3, r3, #16
 8003d80:	2207      	movs	r2, #7
 8003d82:	fa02 f303 	lsl.w	r3, r2, r3
 8003d86:	43db      	mvns	r3, r3
 8003d88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d102      	bne.n	8003d9c <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 8003d96:	2300      	movs	r3, #0
 8003d98:	623b      	str	r3, [r7, #32]
 8003d9a:	e00f      	b.n	8003dbc <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d102      	bne.n	8003daa <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003da4:	2301      	movs	r3, #1
 8003da6:	623b      	str	r3, [r7, #32]
 8003da8:	e008      	b.n	8003dbc <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	695b      	ldr	r3, [r3, #20]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d102      	bne.n	8003db8 <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003db2:	2301      	movs	r3, #1
 8003db4:	623b      	str	r3, [r7, #32]
 8003db6:	e001      	b.n	8003dbc <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003db8:	2300      	movs	r3, #0
 8003dba:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	689a      	ldr	r2, [r3, #8]
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	695b      	ldr	r3, [r3, #20]
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	6a3a      	ldr	r2, [r7, #32]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	f003 0310 	and.w	r3, r3, #16
 8003dd2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dda:	43db      	mvns	r3, r3
 8003ddc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dde:	4013      	ands	r3, r2
 8003de0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	791b      	ldrb	r3, [r3, #4]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d102      	bne.n	8003df0 <HAL_DAC_ConfigChannel+0x1f8>
 8003dea:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003dee:	e000      	b.n	8003df2 <HAL_DAC_ConfigChannel+0x1fa>
 8003df0:	2300      	movs	r3, #0
 8003df2:	697a      	ldr	r2, [r7, #20]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f003 0310 	and.w	r3, r3, #16
 8003dfe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e02:	fa02 f303 	lsl.w	r3, r2, r3
 8003e06:	43db      	mvns	r3, r3
 8003e08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e0a:	4013      	ands	r3, r2
 8003e0c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	795b      	ldrb	r3, [r3, #5]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	d102      	bne.n	8003e1c <HAL_DAC_ConfigChannel+0x224>
 8003e16:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003e1a:	e000      	b.n	8003e1e <HAL_DAC_ConfigChannel+0x226>
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	697a      	ldr	r2, [r7, #20]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e26:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003e2a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2b02      	cmp	r3, #2
 8003e32:	d114      	bne.n	8003e5e <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003e34:	f001 f86e 	bl	8004f14 <HAL_RCC_GetHCLKFreq>
 8003e38:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	4a48      	ldr	r2, [pc, #288]	@ (8003f60 <HAL_DAC_ConfigChannel+0x368>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d904      	bls.n	8003e4c <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e48:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e4a:	e00f      	b.n	8003e6c <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	4a45      	ldr	r2, [pc, #276]	@ (8003f64 <HAL_DAC_ConfigChannel+0x36c>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d90a      	bls.n	8003e6a <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e5c:	e006      	b.n	8003e6c <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e64:	4313      	orrs	r3, r2
 8003e66:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e68:	e000      	b.n	8003e6c <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8003e6a:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	f003 0310 	and.w	r3, r3, #16
 8003e72:	697a      	ldr	r2, [r7, #20]
 8003e74:	fa02 f303 	lsl.w	r3, r2, r3
 8003e78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e84:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	6819      	ldr	r1, [r3, #0]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	f003 0310 	and.w	r3, r3, #16
 8003e92:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003e96:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9a:	43da      	mvns	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	400a      	ands	r2, r1
 8003ea2:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	f003 0310 	and.w	r3, r3, #16
 8003eb2:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eba:	43db      	mvns	r3, r3
 8003ebc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f003 0310 	and.w	r3, r3, #16
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ee0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	6819      	ldr	r1, [r3, #0]
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f003 0310 	and.w	r3, r3, #16
 8003eee:	22c0      	movs	r2, #192	@ 0xc0
 8003ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef4:	43da      	mvns	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	400a      	ands	r2, r1
 8003efc:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	089b      	lsrs	r3, r3, #2
 8003f04:	f003 030f 	and.w	r3, r3, #15
 8003f08:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003f0a:	68bb      	ldr	r3, [r7, #8]
 8003f0c:	691b      	ldr	r3, [r3, #16]
 8003f0e:	089b      	lsrs	r3, r3, #2
 8003f10:	021b      	lsls	r3, r3, #8
 8003f12:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003f16:	697a      	ldr	r2, [r7, #20]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	f003 0310 	and.w	r3, r3, #16
 8003f28:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8003f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8003f30:	43db      	mvns	r3, r3
 8003f32:	ea02 0103 	and.w	r1, r2, r3
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f003 0310 	and.w	r3, r3, #16
 8003f3c:	697a      	ldr	r2, [r7, #20]
 8003f3e:	409a      	lsls	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2200      	movs	r2, #0
 8003f52:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003f54:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3728      	adds	r7, #40	@ 0x28
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	09896800 	.word	0x09896800
 8003f64:	04c4b400 	.word	0x04c4b400

08003f68 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b085      	sub	sp, #20
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f70:	2300      	movs	r3, #0
 8003f72:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	d005      	beq.n	8003f8c <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2204      	movs	r2, #4
 8003f84:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	73fb      	strb	r3, [r7, #15]
 8003f8a:	e037      	b.n	8003ffc <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f022 020e 	bic.w	r2, r2, #14
 8003f9a:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fa6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003faa:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f022 0201 	bic.w	r2, r2, #1
 8003fba:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fc0:	f003 021f 	and.w	r2, r3, #31
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fc8:	2101      	movs	r1, #1
 8003fca:	fa01 f202 	lsl.w	r2, r1, r2
 8003fce:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fd4:	687a      	ldr	r2, [r7, #4]
 8003fd6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003fd8:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d00c      	beq.n	8003ffc <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ff0:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003ffa:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800400c:	7bfb      	ldrb	r3, [r7, #15]
}
 800400e:	4618      	mov	r0, r3
 8004010:	3714      	adds	r7, #20
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr

0800401a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800401a:	b580      	push	{r7, lr}
 800401c:	b084      	sub	sp, #16
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004022:	2300      	movs	r3, #0
 8004024:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800402c:	b2db      	uxtb	r3, r3
 800402e:	2b02      	cmp	r3, #2
 8004030:	d00d      	beq.n	800404e <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2204      	movs	r2, #4
 8004036:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	73fb      	strb	r3, [r7, #15]
 800404c:	e047      	b.n	80040de <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 020e 	bic.w	r2, r2, #14
 800405c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f022 0201 	bic.w	r2, r2, #1
 800406c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004078:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800407c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004082:	f003 021f 	and.w	r2, r3, #31
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800408a:	2101      	movs	r1, #1
 800408c:	fa01 f202 	lsl.w	r2, r1, r2
 8004090:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800409a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d00c      	beq.n	80040be <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80040b2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80040bc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2201      	movs	r2, #1
 80040c2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d003      	beq.n	80040de <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	4798      	blx	r3
    }
  }
  return status;
 80040de:	7bfb      	ldrb	r3, [r7, #15]
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3710      	adds	r7, #16
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}

080040e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040e8:	b480      	push	{r7}
 80040ea:	b087      	sub	sp, #28
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80040f2:	2300      	movs	r3, #0
 80040f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80040f6:	e15a      	b.n	80043ae <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	2101      	movs	r1, #1
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	fa01 f303 	lsl.w	r3, r1, r3
 8004104:	4013      	ands	r3, r2
 8004106:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2b00      	cmp	r3, #0
 800410c:	f000 814c 	beq.w	80043a8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f003 0303 	and.w	r3, r3, #3
 8004118:	2b01      	cmp	r3, #1
 800411a:	d005      	beq.n	8004128 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004124:	2b02      	cmp	r3, #2
 8004126:	d130      	bne.n	800418a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	005b      	lsls	r3, r3, #1
 8004132:	2203      	movs	r2, #3
 8004134:	fa02 f303 	lsl.w	r3, r2, r3
 8004138:	43db      	mvns	r3, r3
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	4013      	ands	r3, r2
 800413e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	68da      	ldr	r2, [r3, #12]
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	005b      	lsls	r3, r3, #1
 8004148:	fa02 f303 	lsl.w	r3, r2, r3
 800414c:	693a      	ldr	r2, [r7, #16]
 800414e:	4313      	orrs	r3, r2
 8004150:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	693a      	ldr	r2, [r7, #16]
 8004156:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800415e:	2201      	movs	r2, #1
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	fa02 f303 	lsl.w	r3, r2, r3
 8004166:	43db      	mvns	r3, r3
 8004168:	693a      	ldr	r2, [r7, #16]
 800416a:	4013      	ands	r3, r2
 800416c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	091b      	lsrs	r3, r3, #4
 8004174:	f003 0201 	and.w	r2, r3, #1
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	fa02 f303 	lsl.w	r3, r2, r3
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	4313      	orrs	r3, r2
 8004182:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	693a      	ldr	r2, [r7, #16]
 8004188:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	f003 0303 	and.w	r3, r3, #3
 8004192:	2b03      	cmp	r3, #3
 8004194:	d017      	beq.n	80041c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800419c:	697b      	ldr	r3, [r7, #20]
 800419e:	005b      	lsls	r3, r3, #1
 80041a0:	2203      	movs	r2, #3
 80041a2:	fa02 f303 	lsl.w	r3, r2, r3
 80041a6:	43db      	mvns	r3, r3
 80041a8:	693a      	ldr	r2, [r7, #16]
 80041aa:	4013      	ands	r3, r2
 80041ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	689a      	ldr	r2, [r3, #8]
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	005b      	lsls	r3, r3, #1
 80041b6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ba:	693a      	ldr	r2, [r7, #16]
 80041bc:	4313      	orrs	r3, r2
 80041be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f003 0303 	and.w	r3, r3, #3
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d123      	bne.n	800421a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	08da      	lsrs	r2, r3, #3
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	3208      	adds	r2, #8
 80041da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	f003 0307 	and.w	r3, r3, #7
 80041e6:	009b      	lsls	r3, r3, #2
 80041e8:	220f      	movs	r2, #15
 80041ea:	fa02 f303 	lsl.w	r3, r2, r3
 80041ee:	43db      	mvns	r3, r3
 80041f0:	693a      	ldr	r2, [r7, #16]
 80041f2:	4013      	ands	r3, r2
 80041f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	691a      	ldr	r2, [r3, #16]
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	f003 0307 	and.w	r3, r3, #7
 8004200:	009b      	lsls	r3, r3, #2
 8004202:	fa02 f303 	lsl.w	r3, r2, r3
 8004206:	693a      	ldr	r2, [r7, #16]
 8004208:	4313      	orrs	r3, r2
 800420a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	08da      	lsrs	r2, r3, #3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	3208      	adds	r2, #8
 8004214:	6939      	ldr	r1, [r7, #16]
 8004216:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	005b      	lsls	r3, r3, #1
 8004224:	2203      	movs	r2, #3
 8004226:	fa02 f303 	lsl.w	r3, r2, r3
 800422a:	43db      	mvns	r3, r3
 800422c:	693a      	ldr	r2, [r7, #16]
 800422e:	4013      	ands	r3, r2
 8004230:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f003 0203 	and.w	r2, r3, #3
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	005b      	lsls	r3, r3, #1
 800423e:	fa02 f303 	lsl.w	r3, r2, r3
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	4313      	orrs	r3, r2
 8004246:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	693a      	ldr	r2, [r7, #16]
 800424c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004256:	2b00      	cmp	r3, #0
 8004258:	f000 80a6 	beq.w	80043a8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800425c:	4b5b      	ldr	r3, [pc, #364]	@ (80043cc <HAL_GPIO_Init+0x2e4>)
 800425e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004260:	4a5a      	ldr	r2, [pc, #360]	@ (80043cc <HAL_GPIO_Init+0x2e4>)
 8004262:	f043 0301 	orr.w	r3, r3, #1
 8004266:	6613      	str	r3, [r2, #96]	@ 0x60
 8004268:	4b58      	ldr	r3, [pc, #352]	@ (80043cc <HAL_GPIO_Init+0x2e4>)
 800426a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	60bb      	str	r3, [r7, #8]
 8004272:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004274:	4a56      	ldr	r2, [pc, #344]	@ (80043d0 <HAL_GPIO_Init+0x2e8>)
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	089b      	lsrs	r3, r3, #2
 800427a:	3302      	adds	r3, #2
 800427c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004280:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	f003 0303 	and.w	r3, r3, #3
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	220f      	movs	r2, #15
 800428c:	fa02 f303 	lsl.w	r3, r2, r3
 8004290:	43db      	mvns	r3, r3
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	4013      	ands	r3, r2
 8004296:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800429e:	d01f      	beq.n	80042e0 <HAL_GPIO_Init+0x1f8>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a4c      	ldr	r2, [pc, #304]	@ (80043d4 <HAL_GPIO_Init+0x2ec>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d019      	beq.n	80042dc <HAL_GPIO_Init+0x1f4>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4a4b      	ldr	r2, [pc, #300]	@ (80043d8 <HAL_GPIO_Init+0x2f0>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d013      	beq.n	80042d8 <HAL_GPIO_Init+0x1f0>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a4a      	ldr	r2, [pc, #296]	@ (80043dc <HAL_GPIO_Init+0x2f4>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d00d      	beq.n	80042d4 <HAL_GPIO_Init+0x1ec>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a49      	ldr	r2, [pc, #292]	@ (80043e0 <HAL_GPIO_Init+0x2f8>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d007      	beq.n	80042d0 <HAL_GPIO_Init+0x1e8>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4a48      	ldr	r2, [pc, #288]	@ (80043e4 <HAL_GPIO_Init+0x2fc>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d101      	bne.n	80042cc <HAL_GPIO_Init+0x1e4>
 80042c8:	2305      	movs	r3, #5
 80042ca:	e00a      	b.n	80042e2 <HAL_GPIO_Init+0x1fa>
 80042cc:	2306      	movs	r3, #6
 80042ce:	e008      	b.n	80042e2 <HAL_GPIO_Init+0x1fa>
 80042d0:	2304      	movs	r3, #4
 80042d2:	e006      	b.n	80042e2 <HAL_GPIO_Init+0x1fa>
 80042d4:	2303      	movs	r3, #3
 80042d6:	e004      	b.n	80042e2 <HAL_GPIO_Init+0x1fa>
 80042d8:	2302      	movs	r3, #2
 80042da:	e002      	b.n	80042e2 <HAL_GPIO_Init+0x1fa>
 80042dc:	2301      	movs	r3, #1
 80042de:	e000      	b.n	80042e2 <HAL_GPIO_Init+0x1fa>
 80042e0:	2300      	movs	r3, #0
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	f002 0203 	and.w	r2, r2, #3
 80042e8:	0092      	lsls	r2, r2, #2
 80042ea:	4093      	lsls	r3, r2
 80042ec:	693a      	ldr	r2, [r7, #16]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80042f2:	4937      	ldr	r1, [pc, #220]	@ (80043d0 <HAL_GPIO_Init+0x2e8>)
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	089b      	lsrs	r3, r3, #2
 80042f8:	3302      	adds	r3, #2
 80042fa:	693a      	ldr	r2, [r7, #16]
 80042fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004300:	4b39      	ldr	r3, [pc, #228]	@ (80043e8 <HAL_GPIO_Init+0x300>)
 8004302:	689b      	ldr	r3, [r3, #8]
 8004304:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	43db      	mvns	r3, r3
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	4013      	ands	r3, r2
 800430e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d003      	beq.n	8004324 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800431c:	693a      	ldr	r2, [r7, #16]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	4313      	orrs	r3, r2
 8004322:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004324:	4a30      	ldr	r2, [pc, #192]	@ (80043e8 <HAL_GPIO_Init+0x300>)
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800432a:	4b2f      	ldr	r3, [pc, #188]	@ (80043e8 <HAL_GPIO_Init+0x300>)
 800432c:	68db      	ldr	r3, [r3, #12]
 800432e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	43db      	mvns	r3, r3
 8004334:	693a      	ldr	r2, [r7, #16]
 8004336:	4013      	ands	r3, r2
 8004338:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004342:	2b00      	cmp	r3, #0
 8004344:	d003      	beq.n	800434e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	4313      	orrs	r3, r2
 800434c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800434e:	4a26      	ldr	r2, [pc, #152]	@ (80043e8 <HAL_GPIO_Init+0x300>)
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004354:	4b24      	ldr	r3, [pc, #144]	@ (80043e8 <HAL_GPIO_Init+0x300>)
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	43db      	mvns	r3, r3
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	4013      	ands	r3, r2
 8004362:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d003      	beq.n	8004378 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004370:	693a      	ldr	r2, [r7, #16]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	4313      	orrs	r3, r2
 8004376:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004378:	4a1b      	ldr	r2, [pc, #108]	@ (80043e8 <HAL_GPIO_Init+0x300>)
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800437e:	4b1a      	ldr	r3, [pc, #104]	@ (80043e8 <HAL_GPIO_Init+0x300>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	43db      	mvns	r3, r3
 8004388:	693a      	ldr	r2, [r7, #16]
 800438a:	4013      	ands	r3, r2
 800438c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d003      	beq.n	80043a2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	4313      	orrs	r3, r2
 80043a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80043a2:	4a11      	ldr	r2, [pc, #68]	@ (80043e8 <HAL_GPIO_Init+0x300>)
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	3301      	adds	r3, #1
 80043ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	fa22 f303 	lsr.w	r3, r2, r3
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	f47f ae9d 	bne.w	80040f8 <HAL_GPIO_Init+0x10>
  }
}
 80043be:	bf00      	nop
 80043c0:	bf00      	nop
 80043c2:	371c      	adds	r7, #28
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr
 80043cc:	40021000 	.word	0x40021000
 80043d0:	40010000 	.word	0x40010000
 80043d4:	48000400 	.word	0x48000400
 80043d8:	48000800 	.word	0x48000800
 80043dc:	48000c00 	.word	0x48000c00
 80043e0:	48001000 	.word	0x48001000
 80043e4:	48001400 	.word	0x48001400
 80043e8:	40010400 	.word	0x40010400

080043ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80043ec:	b480      	push	{r7}
 80043ee:	b085      	sub	sp, #20
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
 80043f4:	460b      	mov	r3, r1
 80043f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	691a      	ldr	r2, [r3, #16]
 80043fc:	887b      	ldrh	r3, [r7, #2]
 80043fe:	4013      	ands	r3, r2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d002      	beq.n	800440a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004404:	2301      	movs	r3, #1
 8004406:	73fb      	strb	r3, [r7, #15]
 8004408:	e001      	b.n	800440e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800440a:	2300      	movs	r3, #0
 800440c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800440e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004410:	4618      	mov	r0, r3
 8004412:	3714      	adds	r7, #20
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	460b      	mov	r3, r1
 8004426:	807b      	strh	r3, [r7, #2]
 8004428:	4613      	mov	r3, r2
 800442a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800442c:	787b      	ldrb	r3, [r7, #1]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d003      	beq.n	800443a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004432:	887a      	ldrh	r2, [r7, #2]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004438:	e002      	b.n	8004440 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800443a:	887a      	ldrh	r2, [r7, #2]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004440:	bf00      	nop
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800444c:	b480      	push	{r7}
 800444e:	b085      	sub	sp, #20
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d141      	bne.n	80044de <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800445a:	4b4b      	ldr	r3, [pc, #300]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004462:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004466:	d131      	bne.n	80044cc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004468:	4b47      	ldr	r3, [pc, #284]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800446a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800446e:	4a46      	ldr	r2, [pc, #280]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004470:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004474:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004478:	4b43      	ldr	r3, [pc, #268]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004480:	4a41      	ldr	r2, [pc, #260]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004482:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004486:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004488:	4b40      	ldr	r3, [pc, #256]	@ (800458c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2232      	movs	r2, #50	@ 0x32
 800448e:	fb02 f303 	mul.w	r3, r2, r3
 8004492:	4a3f      	ldr	r2, [pc, #252]	@ (8004590 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004494:	fba2 2303 	umull	r2, r3, r2, r3
 8004498:	0c9b      	lsrs	r3, r3, #18
 800449a:	3301      	adds	r3, #1
 800449c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800449e:	e002      	b.n	80044a6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	3b01      	subs	r3, #1
 80044a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044a6:	4b38      	ldr	r3, [pc, #224]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044a8:	695b      	ldr	r3, [r3, #20]
 80044aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044b2:	d102      	bne.n	80044ba <HAL_PWREx_ControlVoltageScaling+0x6e>
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d1f2      	bne.n	80044a0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80044ba:	4b33      	ldr	r3, [pc, #204]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044c6:	d158      	bne.n	800457a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80044c8:	2303      	movs	r3, #3
 80044ca:	e057      	b.n	800457c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80044cc:	4b2e      	ldr	r3, [pc, #184]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044d2:	4a2d      	ldr	r2, [pc, #180]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80044d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80044dc:	e04d      	b.n	800457a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80044e4:	d141      	bne.n	800456a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80044e6:	4b28      	ldr	r3, [pc, #160]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80044ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044f2:	d131      	bne.n	8004558 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80044f4:	4b24      	ldr	r3, [pc, #144]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044fa:	4a23      	ldr	r2, [pc, #140]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004500:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004504:	4b20      	ldr	r3, [pc, #128]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800450c:	4a1e      	ldr	r2, [pc, #120]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800450e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004512:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004514:	4b1d      	ldr	r3, [pc, #116]	@ (800458c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2232      	movs	r2, #50	@ 0x32
 800451a:	fb02 f303 	mul.w	r3, r2, r3
 800451e:	4a1c      	ldr	r2, [pc, #112]	@ (8004590 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004520:	fba2 2303 	umull	r2, r3, r2, r3
 8004524:	0c9b      	lsrs	r3, r3, #18
 8004526:	3301      	adds	r3, #1
 8004528:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800452a:	e002      	b.n	8004532 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	3b01      	subs	r3, #1
 8004530:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004532:	4b15      	ldr	r3, [pc, #84]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004534:	695b      	ldr	r3, [r3, #20]
 8004536:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800453a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800453e:	d102      	bne.n	8004546 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1f2      	bne.n	800452c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004546:	4b10      	ldr	r3, [pc, #64]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004548:	695b      	ldr	r3, [r3, #20]
 800454a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800454e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004552:	d112      	bne.n	800457a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004554:	2303      	movs	r3, #3
 8004556:	e011      	b.n	800457c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004558:	4b0b      	ldr	r3, [pc, #44]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800455a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800455e:	4a0a      	ldr	r2, [pc, #40]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004560:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004564:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004568:	e007      	b.n	800457a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800456a:	4b07      	ldr	r3, [pc, #28]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004572:	4a05      	ldr	r2, [pc, #20]	@ (8004588 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004574:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004578:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	3714      	adds	r7, #20
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr
 8004588:	40007000 	.word	0x40007000
 800458c:	20000000 	.word	0x20000000
 8004590:	431bde83 	.word	0x431bde83

08004594 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004594:	b480      	push	{r7}
 8004596:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004598:	4b05      	ldr	r3, [pc, #20]	@ (80045b0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	4a04      	ldr	r2, [pc, #16]	@ (80045b0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800459e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045a2:	6093      	str	r3, [r2, #8]
}
 80045a4:	bf00      	nop
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr
 80045ae:	bf00      	nop
 80045b0:	40007000 	.word	0x40007000

080045b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b088      	sub	sp, #32
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d101      	bne.n	80045c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	e2fe      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0301 	and.w	r3, r3, #1
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d075      	beq.n	80046be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045d2:	4b97      	ldr	r3, [pc, #604]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	f003 030c 	and.w	r3, r3, #12
 80045da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045dc:	4b94      	ldr	r3, [pc, #592]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 80045de:	68db      	ldr	r3, [r3, #12]
 80045e0:	f003 0303 	and.w	r3, r3, #3
 80045e4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	2b0c      	cmp	r3, #12
 80045ea:	d102      	bne.n	80045f2 <HAL_RCC_OscConfig+0x3e>
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	2b03      	cmp	r3, #3
 80045f0:	d002      	beq.n	80045f8 <HAL_RCC_OscConfig+0x44>
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	2b08      	cmp	r3, #8
 80045f6:	d10b      	bne.n	8004610 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f8:	4b8d      	ldr	r3, [pc, #564]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004600:	2b00      	cmp	r3, #0
 8004602:	d05b      	beq.n	80046bc <HAL_RCC_OscConfig+0x108>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d157      	bne.n	80046bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800460c:	2301      	movs	r3, #1
 800460e:	e2d9      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004618:	d106      	bne.n	8004628 <HAL_RCC_OscConfig+0x74>
 800461a:	4b85      	ldr	r3, [pc, #532]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a84      	ldr	r2, [pc, #528]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 8004620:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004624:	6013      	str	r3, [r2, #0]
 8004626:	e01d      	b.n	8004664 <HAL_RCC_OscConfig+0xb0>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004630:	d10c      	bne.n	800464c <HAL_RCC_OscConfig+0x98>
 8004632:	4b7f      	ldr	r3, [pc, #508]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a7e      	ldr	r2, [pc, #504]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 8004638:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800463c:	6013      	str	r3, [r2, #0]
 800463e:	4b7c      	ldr	r3, [pc, #496]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a7b      	ldr	r2, [pc, #492]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 8004644:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004648:	6013      	str	r3, [r2, #0]
 800464a:	e00b      	b.n	8004664 <HAL_RCC_OscConfig+0xb0>
 800464c:	4b78      	ldr	r3, [pc, #480]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a77      	ldr	r2, [pc, #476]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 8004652:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004656:	6013      	str	r3, [r2, #0]
 8004658:	4b75      	ldr	r3, [pc, #468]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a74      	ldr	r2, [pc, #464]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 800465e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004662:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d013      	beq.n	8004694 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800466c:	f7fe fce8 	bl	8003040 <HAL_GetTick>
 8004670:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004672:	e008      	b.n	8004686 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004674:	f7fe fce4 	bl	8003040 <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	2b64      	cmp	r3, #100	@ 0x64
 8004680:	d901      	bls.n	8004686 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004682:	2303      	movs	r3, #3
 8004684:	e29e      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004686:	4b6a      	ldr	r3, [pc, #424]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d0f0      	beq.n	8004674 <HAL_RCC_OscConfig+0xc0>
 8004692:	e014      	b.n	80046be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004694:	f7fe fcd4 	bl	8003040 <HAL_GetTick>
 8004698:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800469a:	e008      	b.n	80046ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800469c:	f7fe fcd0 	bl	8003040 <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	2b64      	cmp	r3, #100	@ 0x64
 80046a8:	d901      	bls.n	80046ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046aa:	2303      	movs	r3, #3
 80046ac:	e28a      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80046ae:	4b60      	ldr	r3, [pc, #384]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1f0      	bne.n	800469c <HAL_RCC_OscConfig+0xe8>
 80046ba:	e000      	b.n	80046be <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0302 	and.w	r3, r3, #2
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d075      	beq.n	80047b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046ca:	4b59      	ldr	r3, [pc, #356]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	f003 030c 	and.w	r3, r3, #12
 80046d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046d4:	4b56      	ldr	r3, [pc, #344]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	f003 0303 	and.w	r3, r3, #3
 80046dc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80046de:	69bb      	ldr	r3, [r7, #24]
 80046e0:	2b0c      	cmp	r3, #12
 80046e2:	d102      	bne.n	80046ea <HAL_RCC_OscConfig+0x136>
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d002      	beq.n	80046f0 <HAL_RCC_OscConfig+0x13c>
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	2b04      	cmp	r3, #4
 80046ee:	d11f      	bne.n	8004730 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046f0:	4b4f      	ldr	r3, [pc, #316]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d005      	beq.n	8004708 <HAL_RCC_OscConfig+0x154>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d101      	bne.n	8004708 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	e25d      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004708:	4b49      	ldr	r3, [pc, #292]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	691b      	ldr	r3, [r3, #16]
 8004714:	061b      	lsls	r3, r3, #24
 8004716:	4946      	ldr	r1, [pc, #280]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 8004718:	4313      	orrs	r3, r2
 800471a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800471c:	4b45      	ldr	r3, [pc, #276]	@ (8004834 <HAL_RCC_OscConfig+0x280>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4618      	mov	r0, r3
 8004722:	f7fe fc41 	bl	8002fa8 <HAL_InitTick>
 8004726:	4603      	mov	r3, r0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d043      	beq.n	80047b4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800472c:	2301      	movs	r3, #1
 800472e:	e249      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d023      	beq.n	8004780 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004738:	4b3d      	ldr	r3, [pc, #244]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a3c      	ldr	r2, [pc, #240]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 800473e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004742:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004744:	f7fe fc7c 	bl	8003040 <HAL_GetTick>
 8004748:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800474a:	e008      	b.n	800475e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800474c:	f7fe fc78 	bl	8003040 <HAL_GetTick>
 8004750:	4602      	mov	r2, r0
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	2b02      	cmp	r3, #2
 8004758:	d901      	bls.n	800475e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800475a:	2303      	movs	r3, #3
 800475c:	e232      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800475e:	4b34      	ldr	r3, [pc, #208]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004766:	2b00      	cmp	r3, #0
 8004768:	d0f0      	beq.n	800474c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800476a:	4b31      	ldr	r3, [pc, #196]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	691b      	ldr	r3, [r3, #16]
 8004776:	061b      	lsls	r3, r3, #24
 8004778:	492d      	ldr	r1, [pc, #180]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 800477a:	4313      	orrs	r3, r2
 800477c:	604b      	str	r3, [r1, #4]
 800477e:	e01a      	b.n	80047b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004780:	4b2b      	ldr	r3, [pc, #172]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a2a      	ldr	r2, [pc, #168]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 8004786:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800478a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800478c:	f7fe fc58 	bl	8003040 <HAL_GetTick>
 8004790:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004792:	e008      	b.n	80047a6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004794:	f7fe fc54 	bl	8003040 <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	2b02      	cmp	r3, #2
 80047a0:	d901      	bls.n	80047a6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e20e      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80047a6:	4b22      	ldr	r3, [pc, #136]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d1f0      	bne.n	8004794 <HAL_RCC_OscConfig+0x1e0>
 80047b2:	e000      	b.n	80047b6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047b4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0308 	and.w	r3, r3, #8
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d041      	beq.n	8004846 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d01c      	beq.n	8004804 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047ca:	4b19      	ldr	r3, [pc, #100]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 80047cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047d0:	4a17      	ldr	r2, [pc, #92]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 80047d2:	f043 0301 	orr.w	r3, r3, #1
 80047d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047da:	f7fe fc31 	bl	8003040 <HAL_GetTick>
 80047de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047e0:	e008      	b.n	80047f4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047e2:	f7fe fc2d 	bl	8003040 <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d901      	bls.n	80047f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e1e7      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047f4:	4b0e      	ldr	r3, [pc, #56]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 80047f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d0ef      	beq.n	80047e2 <HAL_RCC_OscConfig+0x22e>
 8004802:	e020      	b.n	8004846 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004804:	4b0a      	ldr	r3, [pc, #40]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 8004806:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800480a:	4a09      	ldr	r2, [pc, #36]	@ (8004830 <HAL_RCC_OscConfig+0x27c>)
 800480c:	f023 0301 	bic.w	r3, r3, #1
 8004810:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004814:	f7fe fc14 	bl	8003040 <HAL_GetTick>
 8004818:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800481a:	e00d      	b.n	8004838 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800481c:	f7fe fc10 	bl	8003040 <HAL_GetTick>
 8004820:	4602      	mov	r2, r0
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	2b02      	cmp	r3, #2
 8004828:	d906      	bls.n	8004838 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e1ca      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
 800482e:	bf00      	nop
 8004830:	40021000 	.word	0x40021000
 8004834:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004838:	4b8c      	ldr	r3, [pc, #560]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 800483a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d1ea      	bne.n	800481c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0304 	and.w	r3, r3, #4
 800484e:	2b00      	cmp	r3, #0
 8004850:	f000 80a6 	beq.w	80049a0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004854:	2300      	movs	r3, #0
 8004856:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004858:	4b84      	ldr	r3, [pc, #528]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 800485a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800485c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d101      	bne.n	8004868 <HAL_RCC_OscConfig+0x2b4>
 8004864:	2301      	movs	r3, #1
 8004866:	e000      	b.n	800486a <HAL_RCC_OscConfig+0x2b6>
 8004868:	2300      	movs	r3, #0
 800486a:	2b00      	cmp	r3, #0
 800486c:	d00d      	beq.n	800488a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800486e:	4b7f      	ldr	r3, [pc, #508]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 8004870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004872:	4a7e      	ldr	r2, [pc, #504]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 8004874:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004878:	6593      	str	r3, [r2, #88]	@ 0x58
 800487a:	4b7c      	ldr	r3, [pc, #496]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 800487c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800487e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004882:	60fb      	str	r3, [r7, #12]
 8004884:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004886:	2301      	movs	r3, #1
 8004888:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800488a:	4b79      	ldr	r3, [pc, #484]	@ (8004a70 <HAL_RCC_OscConfig+0x4bc>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004892:	2b00      	cmp	r3, #0
 8004894:	d118      	bne.n	80048c8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004896:	4b76      	ldr	r3, [pc, #472]	@ (8004a70 <HAL_RCC_OscConfig+0x4bc>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a75      	ldr	r2, [pc, #468]	@ (8004a70 <HAL_RCC_OscConfig+0x4bc>)
 800489c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048a2:	f7fe fbcd 	bl	8003040 <HAL_GetTick>
 80048a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048a8:	e008      	b.n	80048bc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048aa:	f7fe fbc9 	bl	8003040 <HAL_GetTick>
 80048ae:	4602      	mov	r2, r0
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d901      	bls.n	80048bc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e183      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048bc:	4b6c      	ldr	r3, [pc, #432]	@ (8004a70 <HAL_RCC_OscConfig+0x4bc>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d0f0      	beq.n	80048aa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d108      	bne.n	80048e2 <HAL_RCC_OscConfig+0x32e>
 80048d0:	4b66      	ldr	r3, [pc, #408]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 80048d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048d6:	4a65      	ldr	r2, [pc, #404]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 80048d8:	f043 0301 	orr.w	r3, r3, #1
 80048dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048e0:	e024      	b.n	800492c <HAL_RCC_OscConfig+0x378>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	2b05      	cmp	r3, #5
 80048e8:	d110      	bne.n	800490c <HAL_RCC_OscConfig+0x358>
 80048ea:	4b60      	ldr	r3, [pc, #384]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 80048ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048f0:	4a5e      	ldr	r2, [pc, #376]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 80048f2:	f043 0304 	orr.w	r3, r3, #4
 80048f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80048fa:	4b5c      	ldr	r3, [pc, #368]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 80048fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004900:	4a5a      	ldr	r2, [pc, #360]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 8004902:	f043 0301 	orr.w	r3, r3, #1
 8004906:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800490a:	e00f      	b.n	800492c <HAL_RCC_OscConfig+0x378>
 800490c:	4b57      	ldr	r3, [pc, #348]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 800490e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004912:	4a56      	ldr	r2, [pc, #344]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 8004914:	f023 0301 	bic.w	r3, r3, #1
 8004918:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800491c:	4b53      	ldr	r3, [pc, #332]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 800491e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004922:	4a52      	ldr	r2, [pc, #328]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 8004924:	f023 0304 	bic.w	r3, r3, #4
 8004928:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d016      	beq.n	8004962 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004934:	f7fe fb84 	bl	8003040 <HAL_GetTick>
 8004938:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800493a:	e00a      	b.n	8004952 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800493c:	f7fe fb80 	bl	8003040 <HAL_GetTick>
 8004940:	4602      	mov	r2, r0
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	1ad3      	subs	r3, r2, r3
 8004946:	f241 3288 	movw	r2, #5000	@ 0x1388
 800494a:	4293      	cmp	r3, r2
 800494c:	d901      	bls.n	8004952 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800494e:	2303      	movs	r3, #3
 8004950:	e138      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004952:	4b46      	ldr	r3, [pc, #280]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 8004954:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004958:	f003 0302 	and.w	r3, r3, #2
 800495c:	2b00      	cmp	r3, #0
 800495e:	d0ed      	beq.n	800493c <HAL_RCC_OscConfig+0x388>
 8004960:	e015      	b.n	800498e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004962:	f7fe fb6d 	bl	8003040 <HAL_GetTick>
 8004966:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004968:	e00a      	b.n	8004980 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800496a:	f7fe fb69 	bl	8003040 <HAL_GetTick>
 800496e:	4602      	mov	r2, r0
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	1ad3      	subs	r3, r2, r3
 8004974:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004978:	4293      	cmp	r3, r2
 800497a:	d901      	bls.n	8004980 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800497c:	2303      	movs	r3, #3
 800497e:	e121      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004980:	4b3a      	ldr	r3, [pc, #232]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 8004982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004986:	f003 0302 	and.w	r3, r3, #2
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1ed      	bne.n	800496a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800498e:	7ffb      	ldrb	r3, [r7, #31]
 8004990:	2b01      	cmp	r3, #1
 8004992:	d105      	bne.n	80049a0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004994:	4b35      	ldr	r3, [pc, #212]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 8004996:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004998:	4a34      	ldr	r2, [pc, #208]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 800499a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800499e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0320 	and.w	r3, r3, #32
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d03c      	beq.n	8004a26 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	699b      	ldr	r3, [r3, #24]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d01c      	beq.n	80049ee <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80049b4:	4b2d      	ldr	r3, [pc, #180]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 80049b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049ba:	4a2c      	ldr	r2, [pc, #176]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 80049bc:	f043 0301 	orr.w	r3, r3, #1
 80049c0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049c4:	f7fe fb3c 	bl	8003040 <HAL_GetTick>
 80049c8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049ca:	e008      	b.n	80049de <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049cc:	f7fe fb38 	bl	8003040 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d901      	bls.n	80049de <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	e0f2      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049de:	4b23      	ldr	r3, [pc, #140]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 80049e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049e4:	f003 0302 	and.w	r3, r3, #2
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d0ef      	beq.n	80049cc <HAL_RCC_OscConfig+0x418>
 80049ec:	e01b      	b.n	8004a26 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80049ee:	4b1f      	ldr	r3, [pc, #124]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 80049f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80049f4:	4a1d      	ldr	r2, [pc, #116]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 80049f6:	f023 0301 	bic.w	r3, r3, #1
 80049fa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049fe:	f7fe fb1f 	bl	8003040 <HAL_GetTick>
 8004a02:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a04:	e008      	b.n	8004a18 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a06:	f7fe fb1b 	bl	8003040 <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d901      	bls.n	8004a18 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004a14:	2303      	movs	r3, #3
 8004a16:	e0d5      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a18:	4b14      	ldr	r3, [pc, #80]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 8004a1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1ef      	bne.n	8004a06 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	69db      	ldr	r3, [r3, #28]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	f000 80c9 	beq.w	8004bc2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a30:	4b0e      	ldr	r3, [pc, #56]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	f003 030c 	and.w	r3, r3, #12
 8004a38:	2b0c      	cmp	r3, #12
 8004a3a:	f000 8083 	beq.w	8004b44 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	69db      	ldr	r3, [r3, #28]
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d15e      	bne.n	8004b04 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a46:	4b09      	ldr	r3, [pc, #36]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a08      	ldr	r2, [pc, #32]	@ (8004a6c <HAL_RCC_OscConfig+0x4b8>)
 8004a4c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a52:	f7fe faf5 	bl	8003040 <HAL_GetTick>
 8004a56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a58:	e00c      	b.n	8004a74 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a5a:	f7fe faf1 	bl	8003040 <HAL_GetTick>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	1ad3      	subs	r3, r2, r3
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	d905      	bls.n	8004a74 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	e0ab      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
 8004a6c:	40021000 	.word	0x40021000
 8004a70:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a74:	4b55      	ldr	r3, [pc, #340]	@ (8004bcc <HAL_RCC_OscConfig+0x618>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d1ec      	bne.n	8004a5a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a80:	4b52      	ldr	r3, [pc, #328]	@ (8004bcc <HAL_RCC_OscConfig+0x618>)
 8004a82:	68da      	ldr	r2, [r3, #12]
 8004a84:	4b52      	ldr	r3, [pc, #328]	@ (8004bd0 <HAL_RCC_OscConfig+0x61c>)
 8004a86:	4013      	ands	r3, r2
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	6a11      	ldr	r1, [r2, #32]
 8004a8c:	687a      	ldr	r2, [r7, #4]
 8004a8e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004a90:	3a01      	subs	r2, #1
 8004a92:	0112      	lsls	r2, r2, #4
 8004a94:	4311      	orrs	r1, r2
 8004a96:	687a      	ldr	r2, [r7, #4]
 8004a98:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004a9a:	0212      	lsls	r2, r2, #8
 8004a9c:	4311      	orrs	r1, r2
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004aa2:	0852      	lsrs	r2, r2, #1
 8004aa4:	3a01      	subs	r2, #1
 8004aa6:	0552      	lsls	r2, r2, #21
 8004aa8:	4311      	orrs	r1, r2
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004aae:	0852      	lsrs	r2, r2, #1
 8004ab0:	3a01      	subs	r2, #1
 8004ab2:	0652      	lsls	r2, r2, #25
 8004ab4:	4311      	orrs	r1, r2
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004aba:	06d2      	lsls	r2, r2, #27
 8004abc:	430a      	orrs	r2, r1
 8004abe:	4943      	ldr	r1, [pc, #268]	@ (8004bcc <HAL_RCC_OscConfig+0x618>)
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ac4:	4b41      	ldr	r3, [pc, #260]	@ (8004bcc <HAL_RCC_OscConfig+0x618>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a40      	ldr	r2, [pc, #256]	@ (8004bcc <HAL_RCC_OscConfig+0x618>)
 8004aca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ace:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ad0:	4b3e      	ldr	r3, [pc, #248]	@ (8004bcc <HAL_RCC_OscConfig+0x618>)
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	4a3d      	ldr	r2, [pc, #244]	@ (8004bcc <HAL_RCC_OscConfig+0x618>)
 8004ad6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004ada:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004adc:	f7fe fab0 	bl	8003040 <HAL_GetTick>
 8004ae0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ae2:	e008      	b.n	8004af6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ae4:	f7fe faac 	bl	8003040 <HAL_GetTick>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	1ad3      	subs	r3, r2, r3
 8004aee:	2b02      	cmp	r3, #2
 8004af0:	d901      	bls.n	8004af6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004af2:	2303      	movs	r3, #3
 8004af4:	e066      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004af6:	4b35      	ldr	r3, [pc, #212]	@ (8004bcc <HAL_RCC_OscConfig+0x618>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d0f0      	beq.n	8004ae4 <HAL_RCC_OscConfig+0x530>
 8004b02:	e05e      	b.n	8004bc2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b04:	4b31      	ldr	r3, [pc, #196]	@ (8004bcc <HAL_RCC_OscConfig+0x618>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a30      	ldr	r2, [pc, #192]	@ (8004bcc <HAL_RCC_OscConfig+0x618>)
 8004b0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b10:	f7fe fa96 	bl	8003040 <HAL_GetTick>
 8004b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b16:	e008      	b.n	8004b2a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b18:	f7fe fa92 	bl	8003040 <HAL_GetTick>
 8004b1c:	4602      	mov	r2, r0
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	1ad3      	subs	r3, r2, r3
 8004b22:	2b02      	cmp	r3, #2
 8004b24:	d901      	bls.n	8004b2a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e04c      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b2a:	4b28      	ldr	r3, [pc, #160]	@ (8004bcc <HAL_RCC_OscConfig+0x618>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d1f0      	bne.n	8004b18 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004b36:	4b25      	ldr	r3, [pc, #148]	@ (8004bcc <HAL_RCC_OscConfig+0x618>)
 8004b38:	68da      	ldr	r2, [r3, #12]
 8004b3a:	4924      	ldr	r1, [pc, #144]	@ (8004bcc <HAL_RCC_OscConfig+0x618>)
 8004b3c:	4b25      	ldr	r3, [pc, #148]	@ (8004bd4 <HAL_RCC_OscConfig+0x620>)
 8004b3e:	4013      	ands	r3, r2
 8004b40:	60cb      	str	r3, [r1, #12]
 8004b42:	e03e      	b.n	8004bc2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	69db      	ldr	r3, [r3, #28]
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d101      	bne.n	8004b50 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e039      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004b50:	4b1e      	ldr	r3, [pc, #120]	@ (8004bcc <HAL_RCC_OscConfig+0x618>)
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	f003 0203 	and.w	r2, r3, #3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6a1b      	ldr	r3, [r3, #32]
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d12c      	bne.n	8004bbe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b6e:	3b01      	subs	r3, #1
 8004b70:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d123      	bne.n	8004bbe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b80:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d11b      	bne.n	8004bbe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b90:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d113      	bne.n	8004bbe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ba0:	085b      	lsrs	r3, r3, #1
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	d109      	bne.n	8004bbe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bb4:	085b      	lsrs	r3, r3, #1
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	d001      	beq.n	8004bc2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e000      	b.n	8004bc4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3720      	adds	r7, #32
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	40021000 	.word	0x40021000
 8004bd0:	019f800c 	.word	0x019f800c
 8004bd4:	feeefffc 	.word	0xfeeefffc

08004bd8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b086      	sub	sp, #24
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004be2:	2300      	movs	r3, #0
 8004be4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d101      	bne.n	8004bf0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e11e      	b.n	8004e2e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004bf0:	4b91      	ldr	r3, [pc, #580]	@ (8004e38 <HAL_RCC_ClockConfig+0x260>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f003 030f 	and.w	r3, r3, #15
 8004bf8:	683a      	ldr	r2, [r7, #0]
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d910      	bls.n	8004c20 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bfe:	4b8e      	ldr	r3, [pc, #568]	@ (8004e38 <HAL_RCC_ClockConfig+0x260>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f023 020f 	bic.w	r2, r3, #15
 8004c06:	498c      	ldr	r1, [pc, #560]	@ (8004e38 <HAL_RCC_ClockConfig+0x260>)
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c0e:	4b8a      	ldr	r3, [pc, #552]	@ (8004e38 <HAL_RCC_ClockConfig+0x260>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f003 030f 	and.w	r3, r3, #15
 8004c16:	683a      	ldr	r2, [r7, #0]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d001      	beq.n	8004c20 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	e106      	b.n	8004e2e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 0301 	and.w	r3, r3, #1
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d073      	beq.n	8004d14 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	2b03      	cmp	r3, #3
 8004c32:	d129      	bne.n	8004c88 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c34:	4b81      	ldr	r3, [pc, #516]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d101      	bne.n	8004c44 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e0f4      	b.n	8004e2e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004c44:	f000 f99e 	bl	8004f84 <RCC_GetSysClockFreqFromPLLSource>
 8004c48:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004c4a:	693b      	ldr	r3, [r7, #16]
 8004c4c:	4a7c      	ldr	r2, [pc, #496]	@ (8004e40 <HAL_RCC_ClockConfig+0x268>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d93f      	bls.n	8004cd2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004c52:	4b7a      	ldr	r3, [pc, #488]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d009      	beq.n	8004c72 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d033      	beq.n	8004cd2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d12f      	bne.n	8004cd2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004c72:	4b72      	ldr	r3, [pc, #456]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c7a:	4a70      	ldr	r2, [pc, #448]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004c7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c80:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004c82:	2380      	movs	r3, #128	@ 0x80
 8004c84:	617b      	str	r3, [r7, #20]
 8004c86:	e024      	b.n	8004cd2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d107      	bne.n	8004ca0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c90:	4b6a      	ldr	r3, [pc, #424]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d109      	bne.n	8004cb0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e0c6      	b.n	8004e2e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ca0:	4b66      	ldr	r3, [pc, #408]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d101      	bne.n	8004cb0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	e0be      	b.n	8004e2e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004cb0:	f000 f8ce 	bl	8004e50 <HAL_RCC_GetSysClockFreq>
 8004cb4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	4a61      	ldr	r2, [pc, #388]	@ (8004e40 <HAL_RCC_ClockConfig+0x268>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d909      	bls.n	8004cd2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004cbe:	4b5f      	ldr	r3, [pc, #380]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cc6:	4a5d      	ldr	r2, [pc, #372]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004cc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ccc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004cce:	2380      	movs	r3, #128	@ 0x80
 8004cd0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cd2:	4b5a      	ldr	r3, [pc, #360]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	f023 0203 	bic.w	r2, r3, #3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	4957      	ldr	r1, [pc, #348]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ce4:	f7fe f9ac 	bl	8003040 <HAL_GetTick>
 8004ce8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cea:	e00a      	b.n	8004d02 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cec:	f7fe f9a8 	bl	8003040 <HAL_GetTick>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	1ad3      	subs	r3, r2, r3
 8004cf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d901      	bls.n	8004d02 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e095      	b.n	8004e2e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d02:	4b4e      	ldr	r3, [pc, #312]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	f003 020c 	and.w	r2, r3, #12
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	429a      	cmp	r2, r3
 8004d12:	d1eb      	bne.n	8004cec <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 0302 	and.w	r3, r3, #2
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d023      	beq.n	8004d68 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f003 0304 	and.w	r3, r3, #4
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d005      	beq.n	8004d38 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d2c:	4b43      	ldr	r3, [pc, #268]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004d2e:	689b      	ldr	r3, [r3, #8]
 8004d30:	4a42      	ldr	r2, [pc, #264]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004d32:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004d36:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0308 	and.w	r3, r3, #8
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d007      	beq.n	8004d54 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004d44:	4b3d      	ldr	r3, [pc, #244]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004d4c:	4a3b      	ldr	r2, [pc, #236]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004d4e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004d52:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d54:	4b39      	ldr	r3, [pc, #228]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	4936      	ldr	r1, [pc, #216]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	608b      	str	r3, [r1, #8]
 8004d66:	e008      	b.n	8004d7a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	2b80      	cmp	r3, #128	@ 0x80
 8004d6c:	d105      	bne.n	8004d7a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004d6e:	4b33      	ldr	r3, [pc, #204]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	4a32      	ldr	r2, [pc, #200]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004d74:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d78:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d7a:	4b2f      	ldr	r3, [pc, #188]	@ (8004e38 <HAL_RCC_ClockConfig+0x260>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f003 030f 	and.w	r3, r3, #15
 8004d82:	683a      	ldr	r2, [r7, #0]
 8004d84:	429a      	cmp	r2, r3
 8004d86:	d21d      	bcs.n	8004dc4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d88:	4b2b      	ldr	r3, [pc, #172]	@ (8004e38 <HAL_RCC_ClockConfig+0x260>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f023 020f 	bic.w	r2, r3, #15
 8004d90:	4929      	ldr	r1, [pc, #164]	@ (8004e38 <HAL_RCC_ClockConfig+0x260>)
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	4313      	orrs	r3, r2
 8004d96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004d98:	f7fe f952 	bl	8003040 <HAL_GetTick>
 8004d9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d9e:	e00a      	b.n	8004db6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004da0:	f7fe f94e 	bl	8003040 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d901      	bls.n	8004db6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e03b      	b.n	8004e2e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004db6:	4b20      	ldr	r3, [pc, #128]	@ (8004e38 <HAL_RCC_ClockConfig+0x260>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 030f 	and.w	r3, r3, #15
 8004dbe:	683a      	ldr	r2, [r7, #0]
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d1ed      	bne.n	8004da0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f003 0304 	and.w	r3, r3, #4
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d008      	beq.n	8004de2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	4917      	ldr	r1, [pc, #92]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0308 	and.w	r3, r3, #8
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d009      	beq.n	8004e02 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dee:	4b13      	ldr	r3, [pc, #76]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	00db      	lsls	r3, r3, #3
 8004dfc:	490f      	ldr	r1, [pc, #60]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e02:	f000 f825 	bl	8004e50 <HAL_RCC_GetSysClockFreq>
 8004e06:	4602      	mov	r2, r0
 8004e08:	4b0c      	ldr	r3, [pc, #48]	@ (8004e3c <HAL_RCC_ClockConfig+0x264>)
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	091b      	lsrs	r3, r3, #4
 8004e0e:	f003 030f 	and.w	r3, r3, #15
 8004e12:	490c      	ldr	r1, [pc, #48]	@ (8004e44 <HAL_RCC_ClockConfig+0x26c>)
 8004e14:	5ccb      	ldrb	r3, [r1, r3]
 8004e16:	f003 031f 	and.w	r3, r3, #31
 8004e1a:	fa22 f303 	lsr.w	r3, r2, r3
 8004e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8004e48 <HAL_RCC_ClockConfig+0x270>)
 8004e20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004e22:	4b0a      	ldr	r3, [pc, #40]	@ (8004e4c <HAL_RCC_ClockConfig+0x274>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7fe f8be 	bl	8002fa8 <HAL_InitTick>
 8004e2c:	4603      	mov	r3, r0
}
 8004e2e:	4618      	mov	r0, r3
 8004e30:	3718      	adds	r7, #24
 8004e32:	46bd      	mov	sp, r7
 8004e34:	bd80      	pop	{r7, pc}
 8004e36:	bf00      	nop
 8004e38:	40022000 	.word	0x40022000
 8004e3c:	40021000 	.word	0x40021000
 8004e40:	04c4b400 	.word	0x04c4b400
 8004e44:	08010a5c 	.word	0x08010a5c
 8004e48:	20000000 	.word	0x20000000
 8004e4c:	20000010 	.word	0x20000010

08004e50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b087      	sub	sp, #28
 8004e54:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004e56:	4b2c      	ldr	r3, [pc, #176]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	f003 030c 	and.w	r3, r3, #12
 8004e5e:	2b04      	cmp	r3, #4
 8004e60:	d102      	bne.n	8004e68 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004e62:	4b2a      	ldr	r3, [pc, #168]	@ (8004f0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004e64:	613b      	str	r3, [r7, #16]
 8004e66:	e047      	b.n	8004ef8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004e68:	4b27      	ldr	r3, [pc, #156]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	f003 030c 	and.w	r3, r3, #12
 8004e70:	2b08      	cmp	r3, #8
 8004e72:	d102      	bne.n	8004e7a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004e74:	4b26      	ldr	r3, [pc, #152]	@ (8004f10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004e76:	613b      	str	r3, [r7, #16]
 8004e78:	e03e      	b.n	8004ef8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004e7a:	4b23      	ldr	r3, [pc, #140]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f003 030c 	and.w	r3, r3, #12
 8004e82:	2b0c      	cmp	r3, #12
 8004e84:	d136      	bne.n	8004ef4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e86:	4b20      	ldr	r3, [pc, #128]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	f003 0303 	and.w	r3, r3, #3
 8004e8e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e90:	4b1d      	ldr	r3, [pc, #116]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	091b      	lsrs	r3, r3, #4
 8004e96:	f003 030f 	and.w	r3, r3, #15
 8004e9a:	3301      	adds	r3, #1
 8004e9c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2b03      	cmp	r3, #3
 8004ea2:	d10c      	bne.n	8004ebe <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ea4:	4a1a      	ldr	r2, [pc, #104]	@ (8004f10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004ea6:	68bb      	ldr	r3, [r7, #8]
 8004ea8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eac:	4a16      	ldr	r2, [pc, #88]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004eae:	68d2      	ldr	r2, [r2, #12]
 8004eb0:	0a12      	lsrs	r2, r2, #8
 8004eb2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004eb6:	fb02 f303 	mul.w	r3, r2, r3
 8004eba:	617b      	str	r3, [r7, #20]
      break;
 8004ebc:	e00c      	b.n	8004ed8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ebe:	4a13      	ldr	r2, [pc, #76]	@ (8004f0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ec6:	4a10      	ldr	r2, [pc, #64]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ec8:	68d2      	ldr	r2, [r2, #12]
 8004eca:	0a12      	lsrs	r2, r2, #8
 8004ecc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004ed0:	fb02 f303 	mul.w	r3, r2, r3
 8004ed4:	617b      	str	r3, [r7, #20]
      break;
 8004ed6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8004f08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004eda:	68db      	ldr	r3, [r3, #12]
 8004edc:	0e5b      	lsrs	r3, r3, #25
 8004ede:	f003 0303 	and.w	r3, r3, #3
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	005b      	lsls	r3, r3, #1
 8004ee6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004ee8:	697a      	ldr	r2, [r7, #20]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ef0:	613b      	str	r3, [r7, #16]
 8004ef2:	e001      	b.n	8004ef8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004ef8:	693b      	ldr	r3, [r7, #16]
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	371c      	adds	r7, #28
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr
 8004f06:	bf00      	nop
 8004f08:	40021000 	.word	0x40021000
 8004f0c:	00f42400 	.word	0x00f42400
 8004f10:	007a1200 	.word	0x007a1200

08004f14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f14:	b480      	push	{r7}
 8004f16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f18:	4b03      	ldr	r3, [pc, #12]	@ (8004f28 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
 8004f26:	bf00      	nop
 8004f28:	20000000 	.word	0x20000000

08004f2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004f30:	f7ff fff0 	bl	8004f14 <HAL_RCC_GetHCLKFreq>
 8004f34:	4602      	mov	r2, r0
 8004f36:	4b06      	ldr	r3, [pc, #24]	@ (8004f50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	0a1b      	lsrs	r3, r3, #8
 8004f3c:	f003 0307 	and.w	r3, r3, #7
 8004f40:	4904      	ldr	r1, [pc, #16]	@ (8004f54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004f42:	5ccb      	ldrb	r3, [r1, r3]
 8004f44:	f003 031f 	and.w	r3, r3, #31
 8004f48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	bd80      	pop	{r7, pc}
 8004f50:	40021000 	.word	0x40021000
 8004f54:	08010a6c 	.word	0x08010a6c

08004f58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004f5c:	f7ff ffda 	bl	8004f14 <HAL_RCC_GetHCLKFreq>
 8004f60:	4602      	mov	r2, r0
 8004f62:	4b06      	ldr	r3, [pc, #24]	@ (8004f7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	0adb      	lsrs	r3, r3, #11
 8004f68:	f003 0307 	and.w	r3, r3, #7
 8004f6c:	4904      	ldr	r1, [pc, #16]	@ (8004f80 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f6e:	5ccb      	ldrb	r3, [r1, r3]
 8004f70:	f003 031f 	and.w	r3, r3, #31
 8004f74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f78:	4618      	mov	r0, r3
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	40021000 	.word	0x40021000
 8004f80:	08010a6c 	.word	0x08010a6c

08004f84 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b087      	sub	sp, #28
 8004f88:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8005004 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	f003 0303 	and.w	r3, r3, #3
 8004f92:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f94:	4b1b      	ldr	r3, [pc, #108]	@ (8005004 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	091b      	lsrs	r3, r3, #4
 8004f9a:	f003 030f 	and.w	r3, r3, #15
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	2b03      	cmp	r3, #3
 8004fa6:	d10c      	bne.n	8004fc2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004fa8:	4a17      	ldr	r2, [pc, #92]	@ (8005008 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fb0:	4a14      	ldr	r2, [pc, #80]	@ (8005004 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004fb2:	68d2      	ldr	r2, [r2, #12]
 8004fb4:	0a12      	lsrs	r2, r2, #8
 8004fb6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004fba:	fb02 f303 	mul.w	r3, r2, r3
 8004fbe:	617b      	str	r3, [r7, #20]
    break;
 8004fc0:	e00c      	b.n	8004fdc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004fc2:	4a12      	ldr	r2, [pc, #72]	@ (800500c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fca:	4a0e      	ldr	r2, [pc, #56]	@ (8005004 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004fcc:	68d2      	ldr	r2, [r2, #12]
 8004fce:	0a12      	lsrs	r2, r2, #8
 8004fd0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004fd4:	fb02 f303 	mul.w	r3, r2, r3
 8004fd8:	617b      	str	r3, [r7, #20]
    break;
 8004fda:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004fdc:	4b09      	ldr	r3, [pc, #36]	@ (8005004 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	0e5b      	lsrs	r3, r3, #25
 8004fe2:	f003 0303 	and.w	r3, r3, #3
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	005b      	lsls	r3, r3, #1
 8004fea:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004fec:	697a      	ldr	r2, [r7, #20]
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ff4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004ff6:	687b      	ldr	r3, [r7, #4]
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	371c      	adds	r7, #28
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr
 8005004:	40021000 	.word	0x40021000
 8005008:	007a1200 	.word	0x007a1200
 800500c:	00f42400 	.word	0x00f42400

08005010 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b086      	sub	sp, #24
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005018:	2300      	movs	r3, #0
 800501a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800501c:	2300      	movs	r3, #0
 800501e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005028:	2b00      	cmp	r3, #0
 800502a:	f000 8098 	beq.w	800515e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800502e:	2300      	movs	r3, #0
 8005030:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005032:	4b43      	ldr	r3, [pc, #268]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800503a:	2b00      	cmp	r3, #0
 800503c:	d10d      	bne.n	800505a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800503e:	4b40      	ldr	r3, [pc, #256]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005042:	4a3f      	ldr	r2, [pc, #252]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005044:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005048:	6593      	str	r3, [r2, #88]	@ 0x58
 800504a:	4b3d      	ldr	r3, [pc, #244]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800504c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800504e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005052:	60bb      	str	r3, [r7, #8]
 8005054:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005056:	2301      	movs	r3, #1
 8005058:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800505a:	4b3a      	ldr	r3, [pc, #232]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a39      	ldr	r2, [pc, #228]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005060:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005064:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005066:	f7fd ffeb 	bl	8003040 <HAL_GetTick>
 800506a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800506c:	e009      	b.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800506e:	f7fd ffe7 	bl	8003040 <HAL_GetTick>
 8005072:	4602      	mov	r2, r0
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	2b02      	cmp	r3, #2
 800507a:	d902      	bls.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800507c:	2303      	movs	r3, #3
 800507e:	74fb      	strb	r3, [r7, #19]
        break;
 8005080:	e005      	b.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005082:	4b30      	ldr	r3, [pc, #192]	@ (8005144 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800508a:	2b00      	cmp	r3, #0
 800508c:	d0ef      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800508e:	7cfb      	ldrb	r3, [r7, #19]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d159      	bne.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005094:	4b2a      	ldr	r3, [pc, #168]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005096:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800509a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800509e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d01e      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050aa:	697a      	ldr	r2, [r7, #20]
 80050ac:	429a      	cmp	r2, r3
 80050ae:	d019      	beq.n	80050e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80050b0:	4b23      	ldr	r3, [pc, #140]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80050ba:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80050bc:	4b20      	ldr	r3, [pc, #128]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050c2:	4a1f      	ldr	r2, [pc, #124]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050c8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80050cc:	4b1c      	ldr	r3, [pc, #112]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050d2:	4a1b      	ldr	r2, [pc, #108]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80050dc:	4a18      	ldr	r2, [pc, #96]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	f003 0301 	and.w	r3, r3, #1
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d016      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050ee:	f7fd ffa7 	bl	8003040 <HAL_GetTick>
 80050f2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050f4:	e00b      	b.n	800510e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050f6:	f7fd ffa3 	bl	8003040 <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005104:	4293      	cmp	r3, r2
 8005106:	d902      	bls.n	800510e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005108:	2303      	movs	r3, #3
 800510a:	74fb      	strb	r3, [r7, #19]
            break;
 800510c:	e006      	b.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800510e:	4b0c      	ldr	r3, [pc, #48]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005110:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005114:	f003 0302 	and.w	r3, r3, #2
 8005118:	2b00      	cmp	r3, #0
 800511a:	d0ec      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800511c:	7cfb      	ldrb	r3, [r7, #19]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d10b      	bne.n	800513a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005122:	4b07      	ldr	r3, [pc, #28]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005124:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005128:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005130:	4903      	ldr	r1, [pc, #12]	@ (8005140 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005132:	4313      	orrs	r3, r2
 8005134:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005138:	e008      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800513a:	7cfb      	ldrb	r3, [r7, #19]
 800513c:	74bb      	strb	r3, [r7, #18]
 800513e:	e005      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005140:	40021000 	.word	0x40021000
 8005144:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005148:	7cfb      	ldrb	r3, [r7, #19]
 800514a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800514c:	7c7b      	ldrb	r3, [r7, #17]
 800514e:	2b01      	cmp	r3, #1
 8005150:	d105      	bne.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005152:	4ba7      	ldr	r3, [pc, #668]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005156:	4aa6      	ldr	r2, [pc, #664]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005158:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800515c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00a      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800516a:	4ba1      	ldr	r3, [pc, #644]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800516c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005170:	f023 0203 	bic.w	r2, r3, #3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	499d      	ldr	r1, [pc, #628]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800517a:	4313      	orrs	r3, r2
 800517c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0302 	and.w	r3, r3, #2
 8005188:	2b00      	cmp	r3, #0
 800518a:	d00a      	beq.n	80051a2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800518c:	4b98      	ldr	r3, [pc, #608]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800518e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005192:	f023 020c 	bic.w	r2, r3, #12
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	4995      	ldr	r1, [pc, #596]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800519c:	4313      	orrs	r3, r2
 800519e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f003 0304 	and.w	r3, r3, #4
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00a      	beq.n	80051c4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80051ae:	4b90      	ldr	r3, [pc, #576]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051b4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	498c      	ldr	r1, [pc, #560]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0308 	and.w	r3, r3, #8
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d00a      	beq.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80051d0:	4b87      	ldr	r3, [pc, #540]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	691b      	ldr	r3, [r3, #16]
 80051de:	4984      	ldr	r1, [pc, #528]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051e0:	4313      	orrs	r3, r2
 80051e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 0310 	and.w	r3, r3, #16
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d00a      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80051f2:	4b7f      	ldr	r3, [pc, #508]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	695b      	ldr	r3, [r3, #20]
 8005200:	497b      	ldr	r1, [pc, #492]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005202:	4313      	orrs	r3, r2
 8005204:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 0320 	and.w	r3, r3, #32
 8005210:	2b00      	cmp	r3, #0
 8005212:	d00a      	beq.n	800522a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005214:	4b76      	ldr	r3, [pc, #472]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800521a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	699b      	ldr	r3, [r3, #24]
 8005222:	4973      	ldr	r1, [pc, #460]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005224:	4313      	orrs	r3, r2
 8005226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005232:	2b00      	cmp	r3, #0
 8005234:	d00a      	beq.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005236:	4b6e      	ldr	r3, [pc, #440]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800523c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	69db      	ldr	r3, [r3, #28]
 8005244:	496a      	ldr	r1, [pc, #424]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005246:	4313      	orrs	r3, r2
 8005248:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005254:	2b00      	cmp	r3, #0
 8005256:	d00a      	beq.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005258:	4b65      	ldr	r3, [pc, #404]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800525a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800525e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a1b      	ldr	r3, [r3, #32]
 8005266:	4962      	ldr	r1, [pc, #392]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005268:	4313      	orrs	r3, r2
 800526a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005276:	2b00      	cmp	r3, #0
 8005278:	d00a      	beq.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800527a:	4b5d      	ldr	r3, [pc, #372]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800527c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005280:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005288:	4959      	ldr	r1, [pc, #356]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800528a:	4313      	orrs	r3, r2
 800528c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005298:	2b00      	cmp	r3, #0
 800529a:	d00a      	beq.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800529c:	4b54      	ldr	r3, [pc, #336]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800529e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052a2:	f023 0203 	bic.w	r2, r3, #3
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052aa:	4951      	ldr	r1, [pc, #324]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ac:	4313      	orrs	r3, r2
 80052ae:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00a      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80052be:	4b4c      	ldr	r3, [pc, #304]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052c4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052cc:	4948      	ldr	r1, [pc, #288]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052ce:	4313      	orrs	r3, r2
 80052d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d015      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052e0:	4b43      	ldr	r3, [pc, #268]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ee:	4940      	ldr	r1, [pc, #256]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80052f0:	4313      	orrs	r3, r2
 80052f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052fe:	d105      	bne.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005300:	4b3b      	ldr	r3, [pc, #236]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	4a3a      	ldr	r2, [pc, #232]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005306:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800530a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005314:	2b00      	cmp	r3, #0
 8005316:	d015      	beq.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005318:	4b35      	ldr	r3, [pc, #212]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800531a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800531e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005326:	4932      	ldr	r1, [pc, #200]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005328:	4313      	orrs	r3, r2
 800532a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005332:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005336:	d105      	bne.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005338:	4b2d      	ldr	r3, [pc, #180]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800533a:	68db      	ldr	r3, [r3, #12]
 800533c:	4a2c      	ldr	r2, [pc, #176]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800533e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005342:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800534c:	2b00      	cmp	r3, #0
 800534e:	d015      	beq.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005350:	4b27      	ldr	r3, [pc, #156]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005356:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800535e:	4924      	ldr	r1, [pc, #144]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005360:	4313      	orrs	r3, r2
 8005362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800536a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800536e:	d105      	bne.n	800537c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005370:	4b1f      	ldr	r3, [pc, #124]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	4a1e      	ldr	r2, [pc, #120]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005376:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800537a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005384:	2b00      	cmp	r3, #0
 8005386:	d015      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005388:	4b19      	ldr	r3, [pc, #100]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800538a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800538e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005396:	4916      	ldr	r1, [pc, #88]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005398:	4313      	orrs	r3, r2
 800539a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80053a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053a6:	d105      	bne.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053a8:	4b11      	ldr	r3, [pc, #68]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	4a10      	ldr	r2, [pc, #64]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80053b2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d019      	beq.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80053c0:	4b0b      	ldr	r3, [pc, #44]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ce:	4908      	ldr	r1, [pc, #32]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053d0:	4313      	orrs	r3, r2
 80053d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053de:	d109      	bne.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053e0:	4b03      	ldr	r3, [pc, #12]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	4a02      	ldr	r2, [pc, #8]	@ (80053f0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80053e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80053ea:	60d3      	str	r3, [r2, #12]
 80053ec:	e002      	b.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80053ee:	bf00      	nop
 80053f0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d015      	beq.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005400:	4b29      	ldr	r3, [pc, #164]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005406:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800540e:	4926      	ldr	r1, [pc, #152]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005410:	4313      	orrs	r3, r2
 8005412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800541a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800541e:	d105      	bne.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005420:	4b21      	ldr	r3, [pc, #132]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	4a20      	ldr	r2, [pc, #128]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005426:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800542a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005434:	2b00      	cmp	r3, #0
 8005436:	d015      	beq.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005438:	4b1b      	ldr	r3, [pc, #108]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800543a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800543e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005446:	4918      	ldr	r1, [pc, #96]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005448:	4313      	orrs	r3, r2
 800544a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005452:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005456:	d105      	bne.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005458:	4b13      	ldr	r3, [pc, #76]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800545a:	68db      	ldr	r3, [r3, #12]
 800545c:	4a12      	ldr	r2, [pc, #72]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800545e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005462:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800546c:	2b00      	cmp	r3, #0
 800546e:	d015      	beq.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005470:	4b0d      	ldr	r3, [pc, #52]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005472:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005476:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800547e:	490a      	ldr	r1, [pc, #40]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005480:	4313      	orrs	r3, r2
 8005482:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800548a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800548e:	d105      	bne.n	800549c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005490:	4b05      	ldr	r3, [pc, #20]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	4a04      	ldr	r2, [pc, #16]	@ (80054a8 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005496:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800549a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800549c:	7cbb      	ldrb	r3, [r7, #18]
}
 800549e:	4618      	mov	r0, r3
 80054a0:	3718      	adds	r7, #24
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop
 80054a8:	40021000 	.word	0x40021000

080054ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b082      	sub	sp, #8
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d101      	bne.n	80054be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054ba:	2301      	movs	r3, #1
 80054bc:	e049      	b.n	8005552 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d106      	bne.n	80054d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f7fd f928 	bl	8002728 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2202      	movs	r2, #2
 80054dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	3304      	adds	r3, #4
 80054e8:	4619      	mov	r1, r3
 80054ea:	4610      	mov	r0, r2
 80054ec:	f000 fde0 	bl	80060b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2201      	movs	r2, #1
 8005504:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2201      	movs	r2, #1
 800551c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2201      	movs	r2, #1
 8005524:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2201      	movs	r2, #1
 8005534:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2201      	movs	r2, #1
 800553c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005550:	2300      	movs	r3, #0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3708      	adds	r7, #8
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}

0800555a <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800555a:	b480      	push	{r7}
 800555c:	b083      	sub	sp, #12
 800555e:	af00      	add	r7, sp, #0
 8005560:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	6a1a      	ldr	r2, [r3, #32]
 8005568:	f241 1311 	movw	r3, #4369	@ 0x1111
 800556c:	4013      	ands	r3, r2
 800556e:	2b00      	cmp	r3, #0
 8005570:	d10f      	bne.n	8005592 <HAL_TIM_Base_Stop+0x38>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	6a1a      	ldr	r2, [r3, #32]
 8005578:	f244 4344 	movw	r3, #17476	@ 0x4444
 800557c:	4013      	ands	r3, r2
 800557e:	2b00      	cmp	r3, #0
 8005580:	d107      	bne.n	8005592 <HAL_TIM_Base_Stop+0x38>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f022 0201 	bic.w	r2, r2, #1
 8005590:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr

080055a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b085      	sub	sp, #20
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055b6:	b2db      	uxtb	r3, r3
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d001      	beq.n	80055c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e054      	b.n	800566a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2202      	movs	r2, #2
 80055c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	68da      	ldr	r2, [r3, #12]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f042 0201 	orr.w	r2, r2, #1
 80055d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a26      	ldr	r2, [pc, #152]	@ (8005678 <HAL_TIM_Base_Start_IT+0xd0>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d022      	beq.n	8005628 <HAL_TIM_Base_Start_IT+0x80>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055ea:	d01d      	beq.n	8005628 <HAL_TIM_Base_Start_IT+0x80>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a22      	ldr	r2, [pc, #136]	@ (800567c <HAL_TIM_Base_Start_IT+0xd4>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d018      	beq.n	8005628 <HAL_TIM_Base_Start_IT+0x80>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a21      	ldr	r2, [pc, #132]	@ (8005680 <HAL_TIM_Base_Start_IT+0xd8>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d013      	beq.n	8005628 <HAL_TIM_Base_Start_IT+0x80>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a1f      	ldr	r2, [pc, #124]	@ (8005684 <HAL_TIM_Base_Start_IT+0xdc>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d00e      	beq.n	8005628 <HAL_TIM_Base_Start_IT+0x80>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a1e      	ldr	r2, [pc, #120]	@ (8005688 <HAL_TIM_Base_Start_IT+0xe0>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d009      	beq.n	8005628 <HAL_TIM_Base_Start_IT+0x80>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a1c      	ldr	r2, [pc, #112]	@ (800568c <HAL_TIM_Base_Start_IT+0xe4>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d004      	beq.n	8005628 <HAL_TIM_Base_Start_IT+0x80>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a1b      	ldr	r2, [pc, #108]	@ (8005690 <HAL_TIM_Base_Start_IT+0xe8>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d115      	bne.n	8005654 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689a      	ldr	r2, [r3, #8]
 800562e:	4b19      	ldr	r3, [pc, #100]	@ (8005694 <HAL_TIM_Base_Start_IT+0xec>)
 8005630:	4013      	ands	r3, r2
 8005632:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2b06      	cmp	r3, #6
 8005638:	d015      	beq.n	8005666 <HAL_TIM_Base_Start_IT+0xbe>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005640:	d011      	beq.n	8005666 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f042 0201 	orr.w	r2, r2, #1
 8005650:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005652:	e008      	b.n	8005666 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f042 0201 	orr.w	r2, r2, #1
 8005662:	601a      	str	r2, [r3, #0]
 8005664:	e000      	b.n	8005668 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005666:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3714      	adds	r7, #20
 800566e:	46bd      	mov	sp, r7
 8005670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005674:	4770      	bx	lr
 8005676:	bf00      	nop
 8005678:	40012c00 	.word	0x40012c00
 800567c:	40000400 	.word	0x40000400
 8005680:	40000800 	.word	0x40000800
 8005684:	40000c00 	.word	0x40000c00
 8005688:	40013400 	.word	0x40013400
 800568c:	40014000 	.word	0x40014000
 8005690:	40015000 	.word	0x40015000
 8005694:	00010007 	.word	0x00010007

08005698 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b082      	sub	sp, #8
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d101      	bne.n	80056aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e049      	b.n	800573e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d106      	bne.n	80056c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f7fd f812 	bl	80026e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2202      	movs	r2, #2
 80056c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	3304      	adds	r3, #4
 80056d4:	4619      	mov	r1, r3
 80056d6:	4610      	mov	r0, r2
 80056d8:	f000 fcea 	bl	80060b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800573c:	2300      	movs	r3, #0
}
 800573e:	4618      	mov	r0, r3
 8005740:	3708      	adds	r7, #8
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
	...

08005748 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b084      	sub	sp, #16
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
 8005750:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d109      	bne.n	800576c <HAL_TIM_PWM_Start+0x24>
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800575e:	b2db      	uxtb	r3, r3
 8005760:	2b01      	cmp	r3, #1
 8005762:	bf14      	ite	ne
 8005764:	2301      	movne	r3, #1
 8005766:	2300      	moveq	r3, #0
 8005768:	b2db      	uxtb	r3, r3
 800576a:	e03c      	b.n	80057e6 <HAL_TIM_PWM_Start+0x9e>
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	2b04      	cmp	r3, #4
 8005770:	d109      	bne.n	8005786 <HAL_TIM_PWM_Start+0x3e>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005778:	b2db      	uxtb	r3, r3
 800577a:	2b01      	cmp	r3, #1
 800577c:	bf14      	ite	ne
 800577e:	2301      	movne	r3, #1
 8005780:	2300      	moveq	r3, #0
 8005782:	b2db      	uxtb	r3, r3
 8005784:	e02f      	b.n	80057e6 <HAL_TIM_PWM_Start+0x9e>
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	2b08      	cmp	r3, #8
 800578a:	d109      	bne.n	80057a0 <HAL_TIM_PWM_Start+0x58>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005792:	b2db      	uxtb	r3, r3
 8005794:	2b01      	cmp	r3, #1
 8005796:	bf14      	ite	ne
 8005798:	2301      	movne	r3, #1
 800579a:	2300      	moveq	r3, #0
 800579c:	b2db      	uxtb	r3, r3
 800579e:	e022      	b.n	80057e6 <HAL_TIM_PWM_Start+0x9e>
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	2b0c      	cmp	r3, #12
 80057a4:	d109      	bne.n	80057ba <HAL_TIM_PWM_Start+0x72>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057ac:	b2db      	uxtb	r3, r3
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	bf14      	ite	ne
 80057b2:	2301      	movne	r3, #1
 80057b4:	2300      	moveq	r3, #0
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	e015      	b.n	80057e6 <HAL_TIM_PWM_Start+0x9e>
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	2b10      	cmp	r3, #16
 80057be:	d109      	bne.n	80057d4 <HAL_TIM_PWM_Start+0x8c>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	bf14      	ite	ne
 80057cc:	2301      	movne	r3, #1
 80057ce:	2300      	moveq	r3, #0
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	e008      	b.n	80057e6 <HAL_TIM_PWM_Start+0x9e>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80057da:	b2db      	uxtb	r3, r3
 80057dc:	2b01      	cmp	r3, #1
 80057de:	bf14      	ite	ne
 80057e0:	2301      	movne	r3, #1
 80057e2:	2300      	moveq	r3, #0
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d001      	beq.n	80057ee <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80057ea:	2301      	movs	r3, #1
 80057ec:	e0a6      	b.n	800593c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d104      	bne.n	80057fe <HAL_TIM_PWM_Start+0xb6>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2202      	movs	r2, #2
 80057f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057fc:	e023      	b.n	8005846 <HAL_TIM_PWM_Start+0xfe>
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	2b04      	cmp	r3, #4
 8005802:	d104      	bne.n	800580e <HAL_TIM_PWM_Start+0xc6>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2202      	movs	r2, #2
 8005808:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800580c:	e01b      	b.n	8005846 <HAL_TIM_PWM_Start+0xfe>
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	2b08      	cmp	r3, #8
 8005812:	d104      	bne.n	800581e <HAL_TIM_PWM_Start+0xd6>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2202      	movs	r2, #2
 8005818:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800581c:	e013      	b.n	8005846 <HAL_TIM_PWM_Start+0xfe>
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	2b0c      	cmp	r3, #12
 8005822:	d104      	bne.n	800582e <HAL_TIM_PWM_Start+0xe6>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2202      	movs	r2, #2
 8005828:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800582c:	e00b      	b.n	8005846 <HAL_TIM_PWM_Start+0xfe>
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	2b10      	cmp	r3, #16
 8005832:	d104      	bne.n	800583e <HAL_TIM_PWM_Start+0xf6>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2202      	movs	r2, #2
 8005838:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800583c:	e003      	b.n	8005846 <HAL_TIM_PWM_Start+0xfe>
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2202      	movs	r2, #2
 8005842:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2201      	movs	r2, #1
 800584c:	6839      	ldr	r1, [r7, #0]
 800584e:	4618      	mov	r0, r3
 8005850:	f001 f8a8 	bl	80069a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a3a      	ldr	r2, [pc, #232]	@ (8005944 <HAL_TIM_PWM_Start+0x1fc>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d018      	beq.n	8005890 <HAL_TIM_PWM_Start+0x148>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a39      	ldr	r2, [pc, #228]	@ (8005948 <HAL_TIM_PWM_Start+0x200>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d013      	beq.n	8005890 <HAL_TIM_PWM_Start+0x148>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a37      	ldr	r2, [pc, #220]	@ (800594c <HAL_TIM_PWM_Start+0x204>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d00e      	beq.n	8005890 <HAL_TIM_PWM_Start+0x148>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a36      	ldr	r2, [pc, #216]	@ (8005950 <HAL_TIM_PWM_Start+0x208>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d009      	beq.n	8005890 <HAL_TIM_PWM_Start+0x148>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a34      	ldr	r2, [pc, #208]	@ (8005954 <HAL_TIM_PWM_Start+0x20c>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d004      	beq.n	8005890 <HAL_TIM_PWM_Start+0x148>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a33      	ldr	r2, [pc, #204]	@ (8005958 <HAL_TIM_PWM_Start+0x210>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d101      	bne.n	8005894 <HAL_TIM_PWM_Start+0x14c>
 8005890:	2301      	movs	r3, #1
 8005892:	e000      	b.n	8005896 <HAL_TIM_PWM_Start+0x14e>
 8005894:	2300      	movs	r3, #0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d007      	beq.n	80058aa <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80058a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a25      	ldr	r2, [pc, #148]	@ (8005944 <HAL_TIM_PWM_Start+0x1fc>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d022      	beq.n	80058fa <HAL_TIM_PWM_Start+0x1b2>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058bc:	d01d      	beq.n	80058fa <HAL_TIM_PWM_Start+0x1b2>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a26      	ldr	r2, [pc, #152]	@ (800595c <HAL_TIM_PWM_Start+0x214>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d018      	beq.n	80058fa <HAL_TIM_PWM_Start+0x1b2>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a24      	ldr	r2, [pc, #144]	@ (8005960 <HAL_TIM_PWM_Start+0x218>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d013      	beq.n	80058fa <HAL_TIM_PWM_Start+0x1b2>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a23      	ldr	r2, [pc, #140]	@ (8005964 <HAL_TIM_PWM_Start+0x21c>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d00e      	beq.n	80058fa <HAL_TIM_PWM_Start+0x1b2>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a19      	ldr	r2, [pc, #100]	@ (8005948 <HAL_TIM_PWM_Start+0x200>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d009      	beq.n	80058fa <HAL_TIM_PWM_Start+0x1b2>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a18      	ldr	r2, [pc, #96]	@ (800594c <HAL_TIM_PWM_Start+0x204>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d004      	beq.n	80058fa <HAL_TIM_PWM_Start+0x1b2>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a18      	ldr	r2, [pc, #96]	@ (8005958 <HAL_TIM_PWM_Start+0x210>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d115      	bne.n	8005926 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	689a      	ldr	r2, [r3, #8]
 8005900:	4b19      	ldr	r3, [pc, #100]	@ (8005968 <HAL_TIM_PWM_Start+0x220>)
 8005902:	4013      	ands	r3, r2
 8005904:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2b06      	cmp	r3, #6
 800590a:	d015      	beq.n	8005938 <HAL_TIM_PWM_Start+0x1f0>
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005912:	d011      	beq.n	8005938 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	681a      	ldr	r2, [r3, #0]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f042 0201 	orr.w	r2, r2, #1
 8005922:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005924:	e008      	b.n	8005938 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	681a      	ldr	r2, [r3, #0]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f042 0201 	orr.w	r2, r2, #1
 8005934:	601a      	str	r2, [r3, #0]
 8005936:	e000      	b.n	800593a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005938:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800593a:	2300      	movs	r3, #0
}
 800593c:	4618      	mov	r0, r3
 800593e:	3710      	adds	r7, #16
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}
 8005944:	40012c00 	.word	0x40012c00
 8005948:	40013400 	.word	0x40013400
 800594c:	40014000 	.word	0x40014000
 8005950:	40014400 	.word	0x40014400
 8005954:	40014800 	.word	0x40014800
 8005958:	40015000 	.word	0x40015000
 800595c:	40000400 	.word	0x40000400
 8005960:	40000800 	.word	0x40000800
 8005964:	40000c00 	.word	0x40000c00
 8005968:	00010007 	.word	0x00010007

0800596c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	691b      	ldr	r3, [r3, #16]
 8005982:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	f003 0302 	and.w	r3, r3, #2
 800598a:	2b00      	cmp	r3, #0
 800598c:	d020      	beq.n	80059d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f003 0302 	and.w	r3, r3, #2
 8005994:	2b00      	cmp	r3, #0
 8005996:	d01b      	beq.n	80059d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f06f 0202 	mvn.w	r2, #2
 80059a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2201      	movs	r2, #1
 80059a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	699b      	ldr	r3, [r3, #24]
 80059ae:	f003 0303 	and.w	r3, r3, #3
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d003      	beq.n	80059be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 fb5c 	bl	8006074 <HAL_TIM_IC_CaptureCallback>
 80059bc:	e005      	b.n	80059ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 fb4e 	bl	8006060 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f000 fb5f 	bl	8006088 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	f003 0304 	and.w	r3, r3, #4
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d020      	beq.n	8005a1c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	f003 0304 	and.w	r3, r3, #4
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d01b      	beq.n	8005a1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f06f 0204 	mvn.w	r2, #4
 80059ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2202      	movs	r2, #2
 80059f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	699b      	ldr	r3, [r3, #24]
 80059fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d003      	beq.n	8005a0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a02:	6878      	ldr	r0, [r7, #4]
 8005a04:	f000 fb36 	bl	8006074 <HAL_TIM_IC_CaptureCallback>
 8005a08:	e005      	b.n	8005a16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a0a:	6878      	ldr	r0, [r7, #4]
 8005a0c:	f000 fb28 	bl	8006060 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f000 fb39 	bl	8006088 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005a1c:	68bb      	ldr	r3, [r7, #8]
 8005a1e:	f003 0308 	and.w	r3, r3, #8
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d020      	beq.n	8005a68 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	f003 0308 	and.w	r3, r3, #8
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d01b      	beq.n	8005a68 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f06f 0208 	mvn.w	r2, #8
 8005a38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2204      	movs	r2, #4
 8005a3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	69db      	ldr	r3, [r3, #28]
 8005a46:	f003 0303 	and.w	r3, r3, #3
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d003      	beq.n	8005a56 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 fb10 	bl	8006074 <HAL_TIM_IC_CaptureCallback>
 8005a54:	e005      	b.n	8005a62 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 fb02 	bl	8006060 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a5c:	6878      	ldr	r0, [r7, #4]
 8005a5e:	f000 fb13 	bl	8006088 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	f003 0310 	and.w	r3, r3, #16
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d020      	beq.n	8005ab4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f003 0310 	and.w	r3, r3, #16
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d01b      	beq.n	8005ab4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f06f 0210 	mvn.w	r2, #16
 8005a84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2208      	movs	r2, #8
 8005a8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	69db      	ldr	r3, [r3, #28]
 8005a92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d003      	beq.n	8005aa2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 faea 	bl	8006074 <HAL_TIM_IC_CaptureCallback>
 8005aa0:	e005      	b.n	8005aae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f000 fadc 	bl	8006060 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f000 faed 	bl	8006088 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	f003 0301 	and.w	r3, r3, #1
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d00c      	beq.n	8005ad8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	f003 0301 	and.w	r3, r3, #1
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d007      	beq.n	8005ad8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f06f 0201 	mvn.w	r2, #1
 8005ad0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f7fb fdb4 	bl	8001640 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d104      	bne.n	8005aec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d00c      	beq.n	8005b06 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d007      	beq.n	8005b06 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005afe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f001 f96b 	bl	8006ddc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d00c      	beq.n	8005b2a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d007      	beq.n	8005b2a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005b22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f001 f963 	bl	8006df0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d00c      	beq.n	8005b4e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d007      	beq.n	8005b4e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005b46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f000 faa7 	bl	800609c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	f003 0320 	and.w	r3, r3, #32
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00c      	beq.n	8005b72 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f003 0320 	and.w	r3, r3, #32
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d007      	beq.n	8005b72 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f06f 0220 	mvn.w	r2, #32
 8005b6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f001 f92b 	bl	8006dc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d00c      	beq.n	8005b96 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d007      	beq.n	8005b96 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005b8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f001 f937 	bl	8006e04 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d00c      	beq.n	8005bba <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d007      	beq.n	8005bba <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005bb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f001 f92f 	bl	8006e18 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d00c      	beq.n	8005bde <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d007      	beq.n	8005bde <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005bd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005bd8:	6878      	ldr	r0, [r7, #4]
 8005bda:	f001 f927 	bl	8006e2c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d00c      	beq.n	8005c02 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d007      	beq.n	8005c02 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005bfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f001 f91f 	bl	8006e40 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c02:	bf00      	nop
 8005c04:	3710      	adds	r7, #16
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}
	...

08005c0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b086      	sub	sp, #24
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	60f8      	str	r0, [r7, #12]
 8005c14:	60b9      	str	r1, [r7, #8]
 8005c16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d101      	bne.n	8005c2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005c26:	2302      	movs	r3, #2
 8005c28:	e0ff      	b.n	8005e2a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2b14      	cmp	r3, #20
 8005c36:	f200 80f0 	bhi.w	8005e1a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005c3a:	a201      	add	r2, pc, #4	@ (adr r2, 8005c40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c40:	08005c95 	.word	0x08005c95
 8005c44:	08005e1b 	.word	0x08005e1b
 8005c48:	08005e1b 	.word	0x08005e1b
 8005c4c:	08005e1b 	.word	0x08005e1b
 8005c50:	08005cd5 	.word	0x08005cd5
 8005c54:	08005e1b 	.word	0x08005e1b
 8005c58:	08005e1b 	.word	0x08005e1b
 8005c5c:	08005e1b 	.word	0x08005e1b
 8005c60:	08005d17 	.word	0x08005d17
 8005c64:	08005e1b 	.word	0x08005e1b
 8005c68:	08005e1b 	.word	0x08005e1b
 8005c6c:	08005e1b 	.word	0x08005e1b
 8005c70:	08005d57 	.word	0x08005d57
 8005c74:	08005e1b 	.word	0x08005e1b
 8005c78:	08005e1b 	.word	0x08005e1b
 8005c7c:	08005e1b 	.word	0x08005e1b
 8005c80:	08005d99 	.word	0x08005d99
 8005c84:	08005e1b 	.word	0x08005e1b
 8005c88:	08005e1b 	.word	0x08005e1b
 8005c8c:	08005e1b 	.word	0x08005e1b
 8005c90:	08005dd9 	.word	0x08005dd9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	68b9      	ldr	r1, [r7, #8]
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f000 fabc 	bl	8006218 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	699a      	ldr	r2, [r3, #24]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f042 0208 	orr.w	r2, r2, #8
 8005cae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	699a      	ldr	r2, [r3, #24]
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f022 0204 	bic.w	r2, r2, #4
 8005cbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	6999      	ldr	r1, [r3, #24]
 8005cc6:	68bb      	ldr	r3, [r7, #8]
 8005cc8:	691a      	ldr	r2, [r3, #16]
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	430a      	orrs	r2, r1
 8005cd0:	619a      	str	r2, [r3, #24]
      break;
 8005cd2:	e0a5      	b.n	8005e20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68b9      	ldr	r1, [r7, #8]
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f000 fb36 	bl	800634c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	699a      	ldr	r2, [r3, #24]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	699a      	ldr	r2, [r3, #24]
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	6999      	ldr	r1, [r3, #24]
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	691b      	ldr	r3, [r3, #16]
 8005d0a:	021a      	lsls	r2, r3, #8
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	430a      	orrs	r2, r1
 8005d12:	619a      	str	r2, [r3, #24]
      break;
 8005d14:	e084      	b.n	8005e20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	68b9      	ldr	r1, [r7, #8]
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f000 fba9 	bl	8006474 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	69da      	ldr	r2, [r3, #28]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f042 0208 	orr.w	r2, r2, #8
 8005d30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	69da      	ldr	r2, [r3, #28]
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f022 0204 	bic.w	r2, r2, #4
 8005d40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	69d9      	ldr	r1, [r3, #28]
 8005d48:	68bb      	ldr	r3, [r7, #8]
 8005d4a:	691a      	ldr	r2, [r3, #16]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	430a      	orrs	r2, r1
 8005d52:	61da      	str	r2, [r3, #28]
      break;
 8005d54:	e064      	b.n	8005e20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	68b9      	ldr	r1, [r7, #8]
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f000 fc1b 	bl	8006598 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	69da      	ldr	r2, [r3, #28]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	69da      	ldr	r2, [r3, #28]
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	69d9      	ldr	r1, [r3, #28]
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	691b      	ldr	r3, [r3, #16]
 8005d8c:	021a      	lsls	r2, r3, #8
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	430a      	orrs	r2, r1
 8005d94:	61da      	str	r2, [r3, #28]
      break;
 8005d96:	e043      	b.n	8005e20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	68b9      	ldr	r1, [r7, #8]
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f000 fc8e 	bl	80066c0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f042 0208 	orr.w	r2, r2, #8
 8005db2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f022 0204 	bic.w	r2, r2, #4
 8005dc2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	691a      	ldr	r2, [r3, #16]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	430a      	orrs	r2, r1
 8005dd4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005dd6:	e023      	b.n	8005e20 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	68b9      	ldr	r1, [r7, #8]
 8005dde:	4618      	mov	r0, r3
 8005de0:	f000 fcd8 	bl	8006794 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005df2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e02:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	691b      	ldr	r3, [r3, #16]
 8005e0e:	021a      	lsls	r2, r3, #8
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	430a      	orrs	r2, r1
 8005e16:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8005e18:	e002      	b.n	8005e20 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	75fb      	strb	r3, [r7, #23]
      break;
 8005e1e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e28:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3718      	adds	r7, #24
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop

08005e34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
 8005e3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e3e:	2300      	movs	r3, #0
 8005e40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d101      	bne.n	8005e50 <HAL_TIM_ConfigClockSource+0x1c>
 8005e4c:	2302      	movs	r3, #2
 8005e4e:	e0f6      	b.n	800603e <HAL_TIM_ConfigClockSource+0x20a>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2201      	movs	r2, #1
 8005e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2202      	movs	r2, #2
 8005e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005e6e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005e72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	68ba      	ldr	r2, [r7, #8]
 8005e82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a6f      	ldr	r2, [pc, #444]	@ (8006048 <HAL_TIM_ConfigClockSource+0x214>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	f000 80c1 	beq.w	8006012 <HAL_TIM_ConfigClockSource+0x1de>
 8005e90:	4a6d      	ldr	r2, [pc, #436]	@ (8006048 <HAL_TIM_ConfigClockSource+0x214>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	f200 80c6 	bhi.w	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005e98:	4a6c      	ldr	r2, [pc, #432]	@ (800604c <HAL_TIM_ConfigClockSource+0x218>)
 8005e9a:	4293      	cmp	r3, r2
 8005e9c:	f000 80b9 	beq.w	8006012 <HAL_TIM_ConfigClockSource+0x1de>
 8005ea0:	4a6a      	ldr	r2, [pc, #424]	@ (800604c <HAL_TIM_ConfigClockSource+0x218>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	f200 80be 	bhi.w	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005ea8:	4a69      	ldr	r2, [pc, #420]	@ (8006050 <HAL_TIM_ConfigClockSource+0x21c>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	f000 80b1 	beq.w	8006012 <HAL_TIM_ConfigClockSource+0x1de>
 8005eb0:	4a67      	ldr	r2, [pc, #412]	@ (8006050 <HAL_TIM_ConfigClockSource+0x21c>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	f200 80b6 	bhi.w	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005eb8:	4a66      	ldr	r2, [pc, #408]	@ (8006054 <HAL_TIM_ConfigClockSource+0x220>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	f000 80a9 	beq.w	8006012 <HAL_TIM_ConfigClockSource+0x1de>
 8005ec0:	4a64      	ldr	r2, [pc, #400]	@ (8006054 <HAL_TIM_ConfigClockSource+0x220>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	f200 80ae 	bhi.w	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005ec8:	4a63      	ldr	r2, [pc, #396]	@ (8006058 <HAL_TIM_ConfigClockSource+0x224>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	f000 80a1 	beq.w	8006012 <HAL_TIM_ConfigClockSource+0x1de>
 8005ed0:	4a61      	ldr	r2, [pc, #388]	@ (8006058 <HAL_TIM_ConfigClockSource+0x224>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	f200 80a6 	bhi.w	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005ed8:	4a60      	ldr	r2, [pc, #384]	@ (800605c <HAL_TIM_ConfigClockSource+0x228>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	f000 8099 	beq.w	8006012 <HAL_TIM_ConfigClockSource+0x1de>
 8005ee0:	4a5e      	ldr	r2, [pc, #376]	@ (800605c <HAL_TIM_ConfigClockSource+0x228>)
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	f200 809e 	bhi.w	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005ee8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005eec:	f000 8091 	beq.w	8006012 <HAL_TIM_ConfigClockSource+0x1de>
 8005ef0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005ef4:	f200 8096 	bhi.w	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005ef8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005efc:	f000 8089 	beq.w	8006012 <HAL_TIM_ConfigClockSource+0x1de>
 8005f00:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f04:	f200 808e 	bhi.w	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f0c:	d03e      	beq.n	8005f8c <HAL_TIM_ConfigClockSource+0x158>
 8005f0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f12:	f200 8087 	bhi.w	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f1a:	f000 8086 	beq.w	800602a <HAL_TIM_ConfigClockSource+0x1f6>
 8005f1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f22:	d87f      	bhi.n	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f24:	2b70      	cmp	r3, #112	@ 0x70
 8005f26:	d01a      	beq.n	8005f5e <HAL_TIM_ConfigClockSource+0x12a>
 8005f28:	2b70      	cmp	r3, #112	@ 0x70
 8005f2a:	d87b      	bhi.n	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f2c:	2b60      	cmp	r3, #96	@ 0x60
 8005f2e:	d050      	beq.n	8005fd2 <HAL_TIM_ConfigClockSource+0x19e>
 8005f30:	2b60      	cmp	r3, #96	@ 0x60
 8005f32:	d877      	bhi.n	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f34:	2b50      	cmp	r3, #80	@ 0x50
 8005f36:	d03c      	beq.n	8005fb2 <HAL_TIM_ConfigClockSource+0x17e>
 8005f38:	2b50      	cmp	r3, #80	@ 0x50
 8005f3a:	d873      	bhi.n	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f3c:	2b40      	cmp	r3, #64	@ 0x40
 8005f3e:	d058      	beq.n	8005ff2 <HAL_TIM_ConfigClockSource+0x1be>
 8005f40:	2b40      	cmp	r3, #64	@ 0x40
 8005f42:	d86f      	bhi.n	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f44:	2b30      	cmp	r3, #48	@ 0x30
 8005f46:	d064      	beq.n	8006012 <HAL_TIM_ConfigClockSource+0x1de>
 8005f48:	2b30      	cmp	r3, #48	@ 0x30
 8005f4a:	d86b      	bhi.n	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f4c:	2b20      	cmp	r3, #32
 8005f4e:	d060      	beq.n	8006012 <HAL_TIM_ConfigClockSource+0x1de>
 8005f50:	2b20      	cmp	r3, #32
 8005f52:	d867      	bhi.n	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d05c      	beq.n	8006012 <HAL_TIM_ConfigClockSource+0x1de>
 8005f58:	2b10      	cmp	r3, #16
 8005f5a:	d05a      	beq.n	8006012 <HAL_TIM_ConfigClockSource+0x1de>
 8005f5c:	e062      	b.n	8006024 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f6e:	f000 fcf9 	bl	8006964 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f7a:	68bb      	ldr	r3, [r7, #8]
 8005f7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005f80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	68ba      	ldr	r2, [r7, #8]
 8005f88:	609a      	str	r2, [r3, #8]
      break;
 8005f8a:	e04f      	b.n	800602c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f9c:	f000 fce2 	bl	8006964 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	689a      	ldr	r2, [r3, #8]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005fae:	609a      	str	r2, [r3, #8]
      break;
 8005fb0:	e03c      	b.n	800602c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fbe:	461a      	mov	r2, r3
 8005fc0:	f000 fc54 	bl	800686c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2150      	movs	r1, #80	@ 0x50
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f000 fcad 	bl	800692a <TIM_ITRx_SetConfig>
      break;
 8005fd0:	e02c      	b.n	800602c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fde:	461a      	mov	r2, r3
 8005fe0:	f000 fc73 	bl	80068ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	2160      	movs	r1, #96	@ 0x60
 8005fea:	4618      	mov	r0, r3
 8005fec:	f000 fc9d 	bl	800692a <TIM_ITRx_SetConfig>
      break;
 8005ff0:	e01c      	b.n	800602c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ffe:	461a      	mov	r2, r3
 8006000:	f000 fc34 	bl	800686c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2140      	movs	r1, #64	@ 0x40
 800600a:	4618      	mov	r0, r3
 800600c:	f000 fc8d 	bl	800692a <TIM_ITRx_SetConfig>
      break;
 8006010:	e00c      	b.n	800602c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4619      	mov	r1, r3
 800601c:	4610      	mov	r0, r2
 800601e:	f000 fc84 	bl	800692a <TIM_ITRx_SetConfig>
      break;
 8006022:	e003      	b.n	800602c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8006024:	2301      	movs	r3, #1
 8006026:	73fb      	strb	r3, [r7, #15]
      break;
 8006028:	e000      	b.n	800602c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800602a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2200      	movs	r2, #0
 8006038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800603c:	7bfb      	ldrb	r3, [r7, #15]
}
 800603e:	4618      	mov	r0, r3
 8006040:	3710      	adds	r7, #16
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
 8006046:	bf00      	nop
 8006048:	00100070 	.word	0x00100070
 800604c:	00100060 	.word	0x00100060
 8006050:	00100050 	.word	0x00100050
 8006054:	00100040 	.word	0x00100040
 8006058:	00100030 	.word	0x00100030
 800605c:	00100020 	.word	0x00100020

08006060 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006060:	b480      	push	{r7}
 8006062:	b083      	sub	sp, #12
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006068:	bf00      	nop
 800606a:	370c      	adds	r7, #12
 800606c:	46bd      	mov	sp, r7
 800606e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006072:	4770      	bx	lr

08006074 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800607c:	bf00      	nop
 800607e:	370c      	adds	r7, #12
 8006080:	46bd      	mov	sp, r7
 8006082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006086:	4770      	bx	lr

08006088 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006088:	b480      	push	{r7}
 800608a:	b083      	sub	sp, #12
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006090:	bf00      	nop
 8006092:	370c      	adds	r7, #12
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr

0800609c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800609c:	b480      	push	{r7}
 800609e:	b083      	sub	sp, #12
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80060a4:	bf00      	nop
 80060a6:	370c      	adds	r7, #12
 80060a8:	46bd      	mov	sp, r7
 80060aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ae:	4770      	bx	lr

080060b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80060b0:	b480      	push	{r7}
 80060b2:	b085      	sub	sp, #20
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	4a4c      	ldr	r2, [pc, #304]	@ (80061f4 <TIM_Base_SetConfig+0x144>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d017      	beq.n	80060f8 <TIM_Base_SetConfig+0x48>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060ce:	d013      	beq.n	80060f8 <TIM_Base_SetConfig+0x48>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	4a49      	ldr	r2, [pc, #292]	@ (80061f8 <TIM_Base_SetConfig+0x148>)
 80060d4:	4293      	cmp	r3, r2
 80060d6:	d00f      	beq.n	80060f8 <TIM_Base_SetConfig+0x48>
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	4a48      	ldr	r2, [pc, #288]	@ (80061fc <TIM_Base_SetConfig+0x14c>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d00b      	beq.n	80060f8 <TIM_Base_SetConfig+0x48>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	4a47      	ldr	r2, [pc, #284]	@ (8006200 <TIM_Base_SetConfig+0x150>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d007      	beq.n	80060f8 <TIM_Base_SetConfig+0x48>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	4a46      	ldr	r2, [pc, #280]	@ (8006204 <TIM_Base_SetConfig+0x154>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d003      	beq.n	80060f8 <TIM_Base_SetConfig+0x48>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	4a45      	ldr	r2, [pc, #276]	@ (8006208 <TIM_Base_SetConfig+0x158>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d108      	bne.n	800610a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	68fa      	ldr	r2, [r7, #12]
 8006106:	4313      	orrs	r3, r2
 8006108:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a39      	ldr	r2, [pc, #228]	@ (80061f4 <TIM_Base_SetConfig+0x144>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d023      	beq.n	800615a <TIM_Base_SetConfig+0xaa>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006118:	d01f      	beq.n	800615a <TIM_Base_SetConfig+0xaa>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a36      	ldr	r2, [pc, #216]	@ (80061f8 <TIM_Base_SetConfig+0x148>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d01b      	beq.n	800615a <TIM_Base_SetConfig+0xaa>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a35      	ldr	r2, [pc, #212]	@ (80061fc <TIM_Base_SetConfig+0x14c>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d017      	beq.n	800615a <TIM_Base_SetConfig+0xaa>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a34      	ldr	r2, [pc, #208]	@ (8006200 <TIM_Base_SetConfig+0x150>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d013      	beq.n	800615a <TIM_Base_SetConfig+0xaa>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a33      	ldr	r2, [pc, #204]	@ (8006204 <TIM_Base_SetConfig+0x154>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d00f      	beq.n	800615a <TIM_Base_SetConfig+0xaa>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a33      	ldr	r2, [pc, #204]	@ (800620c <TIM_Base_SetConfig+0x15c>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d00b      	beq.n	800615a <TIM_Base_SetConfig+0xaa>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a32      	ldr	r2, [pc, #200]	@ (8006210 <TIM_Base_SetConfig+0x160>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d007      	beq.n	800615a <TIM_Base_SetConfig+0xaa>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	4a31      	ldr	r2, [pc, #196]	@ (8006214 <TIM_Base_SetConfig+0x164>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d003      	beq.n	800615a <TIM_Base_SetConfig+0xaa>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4a2c      	ldr	r2, [pc, #176]	@ (8006208 <TIM_Base_SetConfig+0x158>)
 8006156:	4293      	cmp	r3, r2
 8006158:	d108      	bne.n	800616c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006160:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	4313      	orrs	r3, r2
 800616a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	695b      	ldr	r3, [r3, #20]
 8006176:	4313      	orrs	r3, r2
 8006178:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	68fa      	ldr	r2, [r7, #12]
 800617e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	689a      	ldr	r2, [r3, #8]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	681a      	ldr	r2, [r3, #0]
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	4a18      	ldr	r2, [pc, #96]	@ (80061f4 <TIM_Base_SetConfig+0x144>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d013      	beq.n	80061c0 <TIM_Base_SetConfig+0x110>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	4a1a      	ldr	r2, [pc, #104]	@ (8006204 <TIM_Base_SetConfig+0x154>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d00f      	beq.n	80061c0 <TIM_Base_SetConfig+0x110>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	4a1a      	ldr	r2, [pc, #104]	@ (800620c <TIM_Base_SetConfig+0x15c>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d00b      	beq.n	80061c0 <TIM_Base_SetConfig+0x110>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	4a19      	ldr	r2, [pc, #100]	@ (8006210 <TIM_Base_SetConfig+0x160>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d007      	beq.n	80061c0 <TIM_Base_SetConfig+0x110>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	4a18      	ldr	r2, [pc, #96]	@ (8006214 <TIM_Base_SetConfig+0x164>)
 80061b4:	4293      	cmp	r3, r2
 80061b6:	d003      	beq.n	80061c0 <TIM_Base_SetConfig+0x110>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	4a13      	ldr	r2, [pc, #76]	@ (8006208 <TIM_Base_SetConfig+0x158>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d103      	bne.n	80061c8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	691a      	ldr	r2, [r3, #16]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2201      	movs	r2, #1
 80061cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	f003 0301 	and.w	r3, r3, #1
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d105      	bne.n	80061e6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	691b      	ldr	r3, [r3, #16]
 80061de:	f023 0201 	bic.w	r2, r3, #1
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	611a      	str	r2, [r3, #16]
  }
}
 80061e6:	bf00      	nop
 80061e8:	3714      	adds	r7, #20
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop
 80061f4:	40012c00 	.word	0x40012c00
 80061f8:	40000400 	.word	0x40000400
 80061fc:	40000800 	.word	0x40000800
 8006200:	40000c00 	.word	0x40000c00
 8006204:	40013400 	.word	0x40013400
 8006208:	40015000 	.word	0x40015000
 800620c:	40014000 	.word	0x40014000
 8006210:	40014400 	.word	0x40014400
 8006214:	40014800 	.word	0x40014800

08006218 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006218:	b480      	push	{r7}
 800621a:	b087      	sub	sp, #28
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6a1b      	ldr	r3, [r3, #32]
 8006226:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6a1b      	ldr	r3, [r3, #32]
 800622c:	f023 0201 	bic.w	r2, r3, #1
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006246:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800624a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f023 0303 	bic.w	r3, r3, #3
 8006252:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68fa      	ldr	r2, [r7, #12]
 800625a:	4313      	orrs	r3, r2
 800625c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	f023 0302 	bic.w	r3, r3, #2
 8006264:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	697a      	ldr	r2, [r7, #20]
 800626c:	4313      	orrs	r3, r2
 800626e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4a30      	ldr	r2, [pc, #192]	@ (8006334 <TIM_OC1_SetConfig+0x11c>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d013      	beq.n	80062a0 <TIM_OC1_SetConfig+0x88>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	4a2f      	ldr	r2, [pc, #188]	@ (8006338 <TIM_OC1_SetConfig+0x120>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d00f      	beq.n	80062a0 <TIM_OC1_SetConfig+0x88>
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	4a2e      	ldr	r2, [pc, #184]	@ (800633c <TIM_OC1_SetConfig+0x124>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d00b      	beq.n	80062a0 <TIM_OC1_SetConfig+0x88>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	4a2d      	ldr	r2, [pc, #180]	@ (8006340 <TIM_OC1_SetConfig+0x128>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d007      	beq.n	80062a0 <TIM_OC1_SetConfig+0x88>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	4a2c      	ldr	r2, [pc, #176]	@ (8006344 <TIM_OC1_SetConfig+0x12c>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d003      	beq.n	80062a0 <TIM_OC1_SetConfig+0x88>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	4a2b      	ldr	r2, [pc, #172]	@ (8006348 <TIM_OC1_SetConfig+0x130>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d10c      	bne.n	80062ba <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	f023 0308 	bic.w	r3, r3, #8
 80062a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	68db      	ldr	r3, [r3, #12]
 80062ac:	697a      	ldr	r2, [r7, #20]
 80062ae:	4313      	orrs	r3, r2
 80062b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	f023 0304 	bic.w	r3, r3, #4
 80062b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	4a1d      	ldr	r2, [pc, #116]	@ (8006334 <TIM_OC1_SetConfig+0x11c>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d013      	beq.n	80062ea <TIM_OC1_SetConfig+0xd2>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a1c      	ldr	r2, [pc, #112]	@ (8006338 <TIM_OC1_SetConfig+0x120>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d00f      	beq.n	80062ea <TIM_OC1_SetConfig+0xd2>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	4a1b      	ldr	r2, [pc, #108]	@ (800633c <TIM_OC1_SetConfig+0x124>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d00b      	beq.n	80062ea <TIM_OC1_SetConfig+0xd2>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	4a1a      	ldr	r2, [pc, #104]	@ (8006340 <TIM_OC1_SetConfig+0x128>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d007      	beq.n	80062ea <TIM_OC1_SetConfig+0xd2>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	4a19      	ldr	r2, [pc, #100]	@ (8006344 <TIM_OC1_SetConfig+0x12c>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d003      	beq.n	80062ea <TIM_OC1_SetConfig+0xd2>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	4a18      	ldr	r2, [pc, #96]	@ (8006348 <TIM_OC1_SetConfig+0x130>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d111      	bne.n	800630e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80062ea:	693b      	ldr	r3, [r7, #16]
 80062ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80062f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	693a      	ldr	r2, [r7, #16]
 8006300:	4313      	orrs	r3, r2
 8006302:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	699b      	ldr	r3, [r3, #24]
 8006308:	693a      	ldr	r2, [r7, #16]
 800630a:	4313      	orrs	r3, r2
 800630c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	693a      	ldr	r2, [r7, #16]
 8006312:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	68fa      	ldr	r2, [r7, #12]
 8006318:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	685a      	ldr	r2, [r3, #4]
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	697a      	ldr	r2, [r7, #20]
 8006326:	621a      	str	r2, [r3, #32]
}
 8006328:	bf00      	nop
 800632a:	371c      	adds	r7, #28
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr
 8006334:	40012c00 	.word	0x40012c00
 8006338:	40013400 	.word	0x40013400
 800633c:	40014000 	.word	0x40014000
 8006340:	40014400 	.word	0x40014400
 8006344:	40014800 	.word	0x40014800
 8006348:	40015000 	.word	0x40015000

0800634c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800634c:	b480      	push	{r7}
 800634e:	b087      	sub	sp, #28
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6a1b      	ldr	r3, [r3, #32]
 800635a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6a1b      	ldr	r3, [r3, #32]
 8006360:	f023 0210 	bic.w	r2, r3, #16
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	699b      	ldr	r3, [r3, #24]
 8006372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800637a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800637e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006386:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	021b      	lsls	r3, r3, #8
 800638e:	68fa      	ldr	r2, [r7, #12]
 8006390:	4313      	orrs	r3, r2
 8006392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	f023 0320 	bic.w	r3, r3, #32
 800639a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	011b      	lsls	r3, r3, #4
 80063a2:	697a      	ldr	r2, [r7, #20]
 80063a4:	4313      	orrs	r3, r2
 80063a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a2c      	ldr	r2, [pc, #176]	@ (800645c <TIM_OC2_SetConfig+0x110>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d007      	beq.n	80063c0 <TIM_OC2_SetConfig+0x74>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	4a2b      	ldr	r2, [pc, #172]	@ (8006460 <TIM_OC2_SetConfig+0x114>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d003      	beq.n	80063c0 <TIM_OC2_SetConfig+0x74>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a2a      	ldr	r2, [pc, #168]	@ (8006464 <TIM_OC2_SetConfig+0x118>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d10d      	bne.n	80063dc <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	011b      	lsls	r3, r3, #4
 80063ce:	697a      	ldr	r2, [r7, #20]
 80063d0:	4313      	orrs	r3, r2
 80063d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a1f      	ldr	r2, [pc, #124]	@ (800645c <TIM_OC2_SetConfig+0x110>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d013      	beq.n	800640c <TIM_OC2_SetConfig+0xc0>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a1e      	ldr	r2, [pc, #120]	@ (8006460 <TIM_OC2_SetConfig+0x114>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d00f      	beq.n	800640c <TIM_OC2_SetConfig+0xc0>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	4a1e      	ldr	r2, [pc, #120]	@ (8006468 <TIM_OC2_SetConfig+0x11c>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d00b      	beq.n	800640c <TIM_OC2_SetConfig+0xc0>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	4a1d      	ldr	r2, [pc, #116]	@ (800646c <TIM_OC2_SetConfig+0x120>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d007      	beq.n	800640c <TIM_OC2_SetConfig+0xc0>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	4a1c      	ldr	r2, [pc, #112]	@ (8006470 <TIM_OC2_SetConfig+0x124>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d003      	beq.n	800640c <TIM_OC2_SetConfig+0xc0>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	4a17      	ldr	r2, [pc, #92]	@ (8006464 <TIM_OC2_SetConfig+0x118>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d113      	bne.n	8006434 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006412:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800641a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	695b      	ldr	r3, [r3, #20]
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	693a      	ldr	r2, [r7, #16]
 8006424:	4313      	orrs	r3, r2
 8006426:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	699b      	ldr	r3, [r3, #24]
 800642c:	009b      	lsls	r3, r3, #2
 800642e:	693a      	ldr	r2, [r7, #16]
 8006430:	4313      	orrs	r3, r2
 8006432:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	693a      	ldr	r2, [r7, #16]
 8006438:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	68fa      	ldr	r2, [r7, #12]
 800643e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	685a      	ldr	r2, [r3, #4]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	697a      	ldr	r2, [r7, #20]
 800644c:	621a      	str	r2, [r3, #32]
}
 800644e:	bf00      	nop
 8006450:	371c      	adds	r7, #28
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr
 800645a:	bf00      	nop
 800645c:	40012c00 	.word	0x40012c00
 8006460:	40013400 	.word	0x40013400
 8006464:	40015000 	.word	0x40015000
 8006468:	40014000 	.word	0x40014000
 800646c:	40014400 	.word	0x40014400
 8006470:	40014800 	.word	0x40014800

08006474 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006474:	b480      	push	{r7}
 8006476:	b087      	sub	sp, #28
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
 800647c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6a1b      	ldr	r3, [r3, #32]
 8006482:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6a1b      	ldr	r3, [r3, #32]
 8006488:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	69db      	ldr	r3, [r3, #28]
 800649a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	f023 0303 	bic.w	r3, r3, #3
 80064ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	4313      	orrs	r3, r2
 80064b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80064c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	021b      	lsls	r3, r3, #8
 80064c8:	697a      	ldr	r2, [r7, #20]
 80064ca:	4313      	orrs	r3, r2
 80064cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	4a2b      	ldr	r2, [pc, #172]	@ (8006580 <TIM_OC3_SetConfig+0x10c>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d007      	beq.n	80064e6 <TIM_OC3_SetConfig+0x72>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a2a      	ldr	r2, [pc, #168]	@ (8006584 <TIM_OC3_SetConfig+0x110>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d003      	beq.n	80064e6 <TIM_OC3_SetConfig+0x72>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a29      	ldr	r2, [pc, #164]	@ (8006588 <TIM_OC3_SetConfig+0x114>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d10d      	bne.n	8006502 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80064ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	68db      	ldr	r3, [r3, #12]
 80064f2:	021b      	lsls	r3, r3, #8
 80064f4:	697a      	ldr	r2, [r7, #20]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006500:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a1e      	ldr	r2, [pc, #120]	@ (8006580 <TIM_OC3_SetConfig+0x10c>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d013      	beq.n	8006532 <TIM_OC3_SetConfig+0xbe>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a1d      	ldr	r2, [pc, #116]	@ (8006584 <TIM_OC3_SetConfig+0x110>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d00f      	beq.n	8006532 <TIM_OC3_SetConfig+0xbe>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a1d      	ldr	r2, [pc, #116]	@ (800658c <TIM_OC3_SetConfig+0x118>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d00b      	beq.n	8006532 <TIM_OC3_SetConfig+0xbe>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4a1c      	ldr	r2, [pc, #112]	@ (8006590 <TIM_OC3_SetConfig+0x11c>)
 800651e:	4293      	cmp	r3, r2
 8006520:	d007      	beq.n	8006532 <TIM_OC3_SetConfig+0xbe>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	4a1b      	ldr	r2, [pc, #108]	@ (8006594 <TIM_OC3_SetConfig+0x120>)
 8006526:	4293      	cmp	r3, r2
 8006528:	d003      	beq.n	8006532 <TIM_OC3_SetConfig+0xbe>
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	4a16      	ldr	r2, [pc, #88]	@ (8006588 <TIM_OC3_SetConfig+0x114>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d113      	bne.n	800655a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006532:	693b      	ldr	r3, [r7, #16]
 8006534:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006538:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006540:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	695b      	ldr	r3, [r3, #20]
 8006546:	011b      	lsls	r3, r3, #4
 8006548:	693a      	ldr	r2, [r7, #16]
 800654a:	4313      	orrs	r3, r2
 800654c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	699b      	ldr	r3, [r3, #24]
 8006552:	011b      	lsls	r3, r3, #4
 8006554:	693a      	ldr	r2, [r7, #16]
 8006556:	4313      	orrs	r3, r2
 8006558:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	693a      	ldr	r2, [r7, #16]
 800655e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	68fa      	ldr	r2, [r7, #12]
 8006564:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	685a      	ldr	r2, [r3, #4]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	697a      	ldr	r2, [r7, #20]
 8006572:	621a      	str	r2, [r3, #32]
}
 8006574:	bf00      	nop
 8006576:	371c      	adds	r7, #28
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr
 8006580:	40012c00 	.word	0x40012c00
 8006584:	40013400 	.word	0x40013400
 8006588:	40015000 	.word	0x40015000
 800658c:	40014000 	.word	0x40014000
 8006590:	40014400 	.word	0x40014400
 8006594:	40014800 	.word	0x40014800

08006598 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006598:	b480      	push	{r7}
 800659a:	b087      	sub	sp, #28
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6a1b      	ldr	r3, [r3, #32]
 80065a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6a1b      	ldr	r3, [r3, #32]
 80065ac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	69db      	ldr	r3, [r3, #28]
 80065be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80065c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	021b      	lsls	r3, r3, #8
 80065da:	68fa      	ldr	r2, [r7, #12]
 80065dc:	4313      	orrs	r3, r2
 80065de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80065e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	031b      	lsls	r3, r3, #12
 80065ee:	697a      	ldr	r2, [r7, #20]
 80065f0:	4313      	orrs	r3, r2
 80065f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	4a2c      	ldr	r2, [pc, #176]	@ (80066a8 <TIM_OC4_SetConfig+0x110>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d007      	beq.n	800660c <TIM_OC4_SetConfig+0x74>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4a2b      	ldr	r2, [pc, #172]	@ (80066ac <TIM_OC4_SetConfig+0x114>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d003      	beq.n	800660c <TIM_OC4_SetConfig+0x74>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	4a2a      	ldr	r2, [pc, #168]	@ (80066b0 <TIM_OC4_SetConfig+0x118>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d10d      	bne.n	8006628 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006612:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	031b      	lsls	r3, r3, #12
 800661a:	697a      	ldr	r2, [r7, #20]
 800661c:	4313      	orrs	r3, r2
 800661e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006626:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a1f      	ldr	r2, [pc, #124]	@ (80066a8 <TIM_OC4_SetConfig+0x110>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d013      	beq.n	8006658 <TIM_OC4_SetConfig+0xc0>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	4a1e      	ldr	r2, [pc, #120]	@ (80066ac <TIM_OC4_SetConfig+0x114>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d00f      	beq.n	8006658 <TIM_OC4_SetConfig+0xc0>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	4a1e      	ldr	r2, [pc, #120]	@ (80066b4 <TIM_OC4_SetConfig+0x11c>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d00b      	beq.n	8006658 <TIM_OC4_SetConfig+0xc0>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a1d      	ldr	r2, [pc, #116]	@ (80066b8 <TIM_OC4_SetConfig+0x120>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d007      	beq.n	8006658 <TIM_OC4_SetConfig+0xc0>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	4a1c      	ldr	r2, [pc, #112]	@ (80066bc <TIM_OC4_SetConfig+0x124>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d003      	beq.n	8006658 <TIM_OC4_SetConfig+0xc0>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	4a17      	ldr	r2, [pc, #92]	@ (80066b0 <TIM_OC4_SetConfig+0x118>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d113      	bne.n	8006680 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800665e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006666:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	695b      	ldr	r3, [r3, #20]
 800666c:	019b      	lsls	r3, r3, #6
 800666e:	693a      	ldr	r2, [r7, #16]
 8006670:	4313      	orrs	r3, r2
 8006672:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	699b      	ldr	r3, [r3, #24]
 8006678:	019b      	lsls	r3, r3, #6
 800667a:	693a      	ldr	r2, [r7, #16]
 800667c:	4313      	orrs	r3, r2
 800667e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	693a      	ldr	r2, [r7, #16]
 8006684:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	68fa      	ldr	r2, [r7, #12]
 800668a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	685a      	ldr	r2, [r3, #4]
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	697a      	ldr	r2, [r7, #20]
 8006698:	621a      	str	r2, [r3, #32]
}
 800669a:	bf00      	nop
 800669c:	371c      	adds	r7, #28
 800669e:	46bd      	mov	sp, r7
 80066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a4:	4770      	bx	lr
 80066a6:	bf00      	nop
 80066a8:	40012c00 	.word	0x40012c00
 80066ac:	40013400 	.word	0x40013400
 80066b0:	40015000 	.word	0x40015000
 80066b4:	40014000 	.word	0x40014000
 80066b8:	40014400 	.word	0x40014400
 80066bc:	40014800 	.word	0x40014800

080066c0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b087      	sub	sp, #28
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a1b      	ldr	r3, [r3, #32]
 80066ce:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6a1b      	ldr	r3, [r3, #32]
 80066d4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	68fa      	ldr	r2, [r7, #12]
 80066fa:	4313      	orrs	r3, r2
 80066fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006704:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006706:	683b      	ldr	r3, [r7, #0]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	041b      	lsls	r3, r3, #16
 800670c:	693a      	ldr	r2, [r7, #16]
 800670e:	4313      	orrs	r3, r2
 8006710:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	4a19      	ldr	r2, [pc, #100]	@ (800677c <TIM_OC5_SetConfig+0xbc>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d013      	beq.n	8006742 <TIM_OC5_SetConfig+0x82>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a18      	ldr	r2, [pc, #96]	@ (8006780 <TIM_OC5_SetConfig+0xc0>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d00f      	beq.n	8006742 <TIM_OC5_SetConfig+0x82>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	4a17      	ldr	r2, [pc, #92]	@ (8006784 <TIM_OC5_SetConfig+0xc4>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d00b      	beq.n	8006742 <TIM_OC5_SetConfig+0x82>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	4a16      	ldr	r2, [pc, #88]	@ (8006788 <TIM_OC5_SetConfig+0xc8>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d007      	beq.n	8006742 <TIM_OC5_SetConfig+0x82>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	4a15      	ldr	r2, [pc, #84]	@ (800678c <TIM_OC5_SetConfig+0xcc>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d003      	beq.n	8006742 <TIM_OC5_SetConfig+0x82>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a14      	ldr	r2, [pc, #80]	@ (8006790 <TIM_OC5_SetConfig+0xd0>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d109      	bne.n	8006756 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006748:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	695b      	ldr	r3, [r3, #20]
 800674e:	021b      	lsls	r3, r3, #8
 8006750:	697a      	ldr	r2, [r7, #20]
 8006752:	4313      	orrs	r3, r2
 8006754:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	697a      	ldr	r2, [r7, #20]
 800675a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	68fa      	ldr	r2, [r7, #12]
 8006760:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	685a      	ldr	r2, [r3, #4]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	693a      	ldr	r2, [r7, #16]
 800676e:	621a      	str	r2, [r3, #32]
}
 8006770:	bf00      	nop
 8006772:	371c      	adds	r7, #28
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr
 800677c:	40012c00 	.word	0x40012c00
 8006780:	40013400 	.word	0x40013400
 8006784:	40014000 	.word	0x40014000
 8006788:	40014400 	.word	0x40014400
 800678c:	40014800 	.word	0x40014800
 8006790:	40015000 	.word	0x40015000

08006794 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006794:	b480      	push	{r7}
 8006796:	b087      	sub	sp, #28
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6a1b      	ldr	r3, [r3, #32]
 80067a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6a1b      	ldr	r3, [r3, #32]
 80067a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80067c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	021b      	lsls	r3, r3, #8
 80067ce:	68fa      	ldr	r2, [r7, #12]
 80067d0:	4313      	orrs	r3, r2
 80067d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80067da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	051b      	lsls	r3, r3, #20
 80067e2:	693a      	ldr	r2, [r7, #16]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4a1a      	ldr	r2, [pc, #104]	@ (8006854 <TIM_OC6_SetConfig+0xc0>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d013      	beq.n	8006818 <TIM_OC6_SetConfig+0x84>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	4a19      	ldr	r2, [pc, #100]	@ (8006858 <TIM_OC6_SetConfig+0xc4>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d00f      	beq.n	8006818 <TIM_OC6_SetConfig+0x84>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	4a18      	ldr	r2, [pc, #96]	@ (800685c <TIM_OC6_SetConfig+0xc8>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d00b      	beq.n	8006818 <TIM_OC6_SetConfig+0x84>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	4a17      	ldr	r2, [pc, #92]	@ (8006860 <TIM_OC6_SetConfig+0xcc>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d007      	beq.n	8006818 <TIM_OC6_SetConfig+0x84>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4a16      	ldr	r2, [pc, #88]	@ (8006864 <TIM_OC6_SetConfig+0xd0>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d003      	beq.n	8006818 <TIM_OC6_SetConfig+0x84>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	4a15      	ldr	r2, [pc, #84]	@ (8006868 <TIM_OC6_SetConfig+0xd4>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d109      	bne.n	800682c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006818:	697b      	ldr	r3, [r7, #20]
 800681a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800681e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	029b      	lsls	r3, r3, #10
 8006826:	697a      	ldr	r2, [r7, #20]
 8006828:	4313      	orrs	r3, r2
 800682a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	697a      	ldr	r2, [r7, #20]
 8006830:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	685a      	ldr	r2, [r3, #4]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	693a      	ldr	r2, [r7, #16]
 8006844:	621a      	str	r2, [r3, #32]
}
 8006846:	bf00      	nop
 8006848:	371c      	adds	r7, #28
 800684a:	46bd      	mov	sp, r7
 800684c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006850:	4770      	bx	lr
 8006852:	bf00      	nop
 8006854:	40012c00 	.word	0x40012c00
 8006858:	40013400 	.word	0x40013400
 800685c:	40014000 	.word	0x40014000
 8006860:	40014400 	.word	0x40014400
 8006864:	40014800 	.word	0x40014800
 8006868:	40015000 	.word	0x40015000

0800686c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800686c:	b480      	push	{r7}
 800686e:	b087      	sub	sp, #28
 8006870:	af00      	add	r7, sp, #0
 8006872:	60f8      	str	r0, [r7, #12]
 8006874:	60b9      	str	r1, [r7, #8]
 8006876:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	6a1b      	ldr	r3, [r3, #32]
 800687c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	6a1b      	ldr	r3, [r3, #32]
 8006882:	f023 0201 	bic.w	r2, r3, #1
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	699b      	ldr	r3, [r3, #24]
 800688e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006896:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	011b      	lsls	r3, r3, #4
 800689c:	693a      	ldr	r2, [r7, #16]
 800689e:	4313      	orrs	r3, r2
 80068a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	f023 030a 	bic.w	r3, r3, #10
 80068a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068aa:	697a      	ldr	r2, [r7, #20]
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	4313      	orrs	r3, r2
 80068b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	693a      	ldr	r2, [r7, #16]
 80068b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	697a      	ldr	r2, [r7, #20]
 80068bc:	621a      	str	r2, [r3, #32]
}
 80068be:	bf00      	nop
 80068c0:	371c      	adds	r7, #28
 80068c2:	46bd      	mov	sp, r7
 80068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c8:	4770      	bx	lr

080068ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068ca:	b480      	push	{r7}
 80068cc:	b087      	sub	sp, #28
 80068ce:	af00      	add	r7, sp, #0
 80068d0:	60f8      	str	r0, [r7, #12]
 80068d2:	60b9      	str	r1, [r7, #8]
 80068d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	6a1b      	ldr	r3, [r3, #32]
 80068da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	6a1b      	ldr	r3, [r3, #32]
 80068e0:	f023 0210 	bic.w	r2, r3, #16
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	699b      	ldr	r3, [r3, #24]
 80068ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80068f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	031b      	lsls	r3, r3, #12
 80068fa:	693a      	ldr	r2, [r7, #16]
 80068fc:	4313      	orrs	r3, r2
 80068fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006906:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	011b      	lsls	r3, r3, #4
 800690c:	697a      	ldr	r2, [r7, #20]
 800690e:	4313      	orrs	r3, r2
 8006910:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	693a      	ldr	r2, [r7, #16]
 8006916:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	697a      	ldr	r2, [r7, #20]
 800691c:	621a      	str	r2, [r3, #32]
}
 800691e:	bf00      	nop
 8006920:	371c      	adds	r7, #28
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr

0800692a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800692a:	b480      	push	{r7}
 800692c:	b085      	sub	sp, #20
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
 8006932:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006940:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006944:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006946:	683a      	ldr	r2, [r7, #0]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	4313      	orrs	r3, r2
 800694c:	f043 0307 	orr.w	r3, r3, #7
 8006950:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	68fa      	ldr	r2, [r7, #12]
 8006956:	609a      	str	r2, [r3, #8]
}
 8006958:	bf00      	nop
 800695a:	3714      	adds	r7, #20
 800695c:	46bd      	mov	sp, r7
 800695e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006962:	4770      	bx	lr

08006964 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006964:	b480      	push	{r7}
 8006966:	b087      	sub	sp, #28
 8006968:	af00      	add	r7, sp, #0
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	607a      	str	r2, [r7, #4]
 8006970:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800697e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	021a      	lsls	r2, r3, #8
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	431a      	orrs	r2, r3
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	4313      	orrs	r3, r2
 800698c:	697a      	ldr	r2, [r7, #20]
 800698e:	4313      	orrs	r3, r2
 8006990:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	697a      	ldr	r2, [r7, #20]
 8006996:	609a      	str	r2, [r3, #8]
}
 8006998:	bf00      	nop
 800699a:	371c      	adds	r7, #28
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr

080069a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b087      	sub	sp, #28
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	60f8      	str	r0, [r7, #12]
 80069ac:	60b9      	str	r1, [r7, #8]
 80069ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	f003 031f 	and.w	r3, r3, #31
 80069b6:	2201      	movs	r2, #1
 80069b8:	fa02 f303 	lsl.w	r3, r2, r3
 80069bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	6a1a      	ldr	r2, [r3, #32]
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	43db      	mvns	r3, r3
 80069c6:	401a      	ands	r2, r3
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	6a1a      	ldr	r2, [r3, #32]
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	f003 031f 	and.w	r3, r3, #31
 80069d6:	6879      	ldr	r1, [r7, #4]
 80069d8:	fa01 f303 	lsl.w	r3, r1, r3
 80069dc:	431a      	orrs	r2, r3
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	621a      	str	r2, [r3, #32]
}
 80069e2:	bf00      	nop
 80069e4:	371c      	adds	r7, #28
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr
	...

080069f0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b084      	sub	sp, #16
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d109      	bne.n	8006a14 <HAL_TIMEx_PWMN_Start+0x24>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	2b01      	cmp	r3, #1
 8006a0a:	bf14      	ite	ne
 8006a0c:	2301      	movne	r3, #1
 8006a0e:	2300      	moveq	r3, #0
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	e022      	b.n	8006a5a <HAL_TIMEx_PWMN_Start+0x6a>
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	2b04      	cmp	r3, #4
 8006a18:	d109      	bne.n	8006a2e <HAL_TIMEx_PWMN_Start+0x3e>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a20:	b2db      	uxtb	r3, r3
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	bf14      	ite	ne
 8006a26:	2301      	movne	r3, #1
 8006a28:	2300      	moveq	r3, #0
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	e015      	b.n	8006a5a <HAL_TIMEx_PWMN_Start+0x6a>
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	2b08      	cmp	r3, #8
 8006a32:	d109      	bne.n	8006a48 <HAL_TIMEx_PWMN_Start+0x58>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	bf14      	ite	ne
 8006a40:	2301      	movne	r3, #1
 8006a42:	2300      	moveq	r3, #0
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	e008      	b.n	8006a5a <HAL_TIMEx_PWMN_Start+0x6a>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	bf14      	ite	ne
 8006a54:	2301      	movne	r3, #1
 8006a56:	2300      	moveq	r3, #0
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d001      	beq.n	8006a62 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006a5e:	2301      	movs	r3, #1
 8006a60:	e073      	b.n	8006b4a <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d104      	bne.n	8006a72 <HAL_TIMEx_PWMN_Start+0x82>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2202      	movs	r2, #2
 8006a6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a70:	e013      	b.n	8006a9a <HAL_TIMEx_PWMN_Start+0xaa>
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	2b04      	cmp	r3, #4
 8006a76:	d104      	bne.n	8006a82 <HAL_TIMEx_PWMN_Start+0x92>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2202      	movs	r2, #2
 8006a7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006a80:	e00b      	b.n	8006a9a <HAL_TIMEx_PWMN_Start+0xaa>
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	2b08      	cmp	r3, #8
 8006a86:	d104      	bne.n	8006a92 <HAL_TIMEx_PWMN_Start+0xa2>
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2202      	movs	r2, #2
 8006a8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006a90:	e003      	b.n	8006a9a <HAL_TIMEx_PWMN_Start+0xaa>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2202      	movs	r2, #2
 8006a96:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	2204      	movs	r2, #4
 8006aa0:	6839      	ldr	r1, [r7, #0]
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f000 f9d6 	bl	8006e54 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006ab6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a25      	ldr	r2, [pc, #148]	@ (8006b54 <HAL_TIMEx_PWMN_Start+0x164>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d022      	beq.n	8006b08 <HAL_TIMEx_PWMN_Start+0x118>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006aca:	d01d      	beq.n	8006b08 <HAL_TIMEx_PWMN_Start+0x118>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a21      	ldr	r2, [pc, #132]	@ (8006b58 <HAL_TIMEx_PWMN_Start+0x168>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d018      	beq.n	8006b08 <HAL_TIMEx_PWMN_Start+0x118>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a20      	ldr	r2, [pc, #128]	@ (8006b5c <HAL_TIMEx_PWMN_Start+0x16c>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d013      	beq.n	8006b08 <HAL_TIMEx_PWMN_Start+0x118>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a1e      	ldr	r2, [pc, #120]	@ (8006b60 <HAL_TIMEx_PWMN_Start+0x170>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d00e      	beq.n	8006b08 <HAL_TIMEx_PWMN_Start+0x118>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a1d      	ldr	r2, [pc, #116]	@ (8006b64 <HAL_TIMEx_PWMN_Start+0x174>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d009      	beq.n	8006b08 <HAL_TIMEx_PWMN_Start+0x118>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a1b      	ldr	r2, [pc, #108]	@ (8006b68 <HAL_TIMEx_PWMN_Start+0x178>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d004      	beq.n	8006b08 <HAL_TIMEx_PWMN_Start+0x118>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a1a      	ldr	r2, [pc, #104]	@ (8006b6c <HAL_TIMEx_PWMN_Start+0x17c>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d115      	bne.n	8006b34 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	689a      	ldr	r2, [r3, #8]
 8006b0e:	4b18      	ldr	r3, [pc, #96]	@ (8006b70 <HAL_TIMEx_PWMN_Start+0x180>)
 8006b10:	4013      	ands	r3, r2
 8006b12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2b06      	cmp	r3, #6
 8006b18:	d015      	beq.n	8006b46 <HAL_TIMEx_PWMN_Start+0x156>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b20:	d011      	beq.n	8006b46 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f042 0201 	orr.w	r2, r2, #1
 8006b30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b32:	e008      	b.n	8006b46 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f042 0201 	orr.w	r2, r2, #1
 8006b42:	601a      	str	r2, [r3, #0]
 8006b44:	e000      	b.n	8006b48 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b46:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3710      	adds	r7, #16
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	bf00      	nop
 8006b54:	40012c00 	.word	0x40012c00
 8006b58:	40000400 	.word	0x40000400
 8006b5c:	40000800 	.word	0x40000800
 8006b60:	40000c00 	.word	0x40000c00
 8006b64:	40013400 	.word	0x40013400
 8006b68:	40014000 	.word	0x40014000
 8006b6c:	40015000 	.word	0x40015000
 8006b70:	00010007 	.word	0x00010007

08006b74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b085      	sub	sp, #20
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	d101      	bne.n	8006b8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b88:	2302      	movs	r3, #2
 8006b8a:	e074      	b.n	8006c76 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2201      	movs	r2, #1
 8006b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2202      	movs	r2, #2
 8006b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a34      	ldr	r2, [pc, #208]	@ (8006c84 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d009      	beq.n	8006bca <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a33      	ldr	r2, [pc, #204]	@ (8006c88 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d004      	beq.n	8006bca <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a31      	ldr	r2, [pc, #196]	@ (8006c8c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d108      	bne.n	8006bdc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006bd0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	68fa      	ldr	r2, [r7, #12]
 8006bd8:	4313      	orrs	r3, r2
 8006bda:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006be2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006be6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	68fa      	ldr	r2, [r7, #12]
 8006bf8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a21      	ldr	r2, [pc, #132]	@ (8006c84 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d022      	beq.n	8006c4a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c0c:	d01d      	beq.n	8006c4a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4a1f      	ldr	r2, [pc, #124]	@ (8006c90 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d018      	beq.n	8006c4a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a1d      	ldr	r2, [pc, #116]	@ (8006c94 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d013      	beq.n	8006c4a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a1c      	ldr	r2, [pc, #112]	@ (8006c98 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d00e      	beq.n	8006c4a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	4a15      	ldr	r2, [pc, #84]	@ (8006c88 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d009      	beq.n	8006c4a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4a18      	ldr	r2, [pc, #96]	@ (8006c9c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006c3c:	4293      	cmp	r3, r2
 8006c3e:	d004      	beq.n	8006c4a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a11      	ldr	r2, [pc, #68]	@ (8006c8c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d10c      	bne.n	8006c64 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c50:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	68ba      	ldr	r2, [r7, #8]
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	68ba      	ldr	r2, [r7, #8]
 8006c62:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2201      	movs	r2, #1
 8006c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c74:	2300      	movs	r3, #0
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3714      	adds	r7, #20
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c80:	4770      	bx	lr
 8006c82:	bf00      	nop
 8006c84:	40012c00 	.word	0x40012c00
 8006c88:	40013400 	.word	0x40013400
 8006c8c:	40015000 	.word	0x40015000
 8006c90:	40000400 	.word	0x40000400
 8006c94:	40000800 	.word	0x40000800
 8006c98:	40000c00 	.word	0x40000c00
 8006c9c:	40014000 	.word	0x40014000

08006ca0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b085      	sub	sp, #20
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
 8006ca8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006caa:	2300      	movs	r3, #0
 8006cac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006cb4:	2b01      	cmp	r3, #1
 8006cb6:	d101      	bne.n	8006cbc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006cb8:	2302      	movs	r3, #2
 8006cba:	e078      	b.n	8006dae <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	68db      	ldr	r3, [r3, #12]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	689b      	ldr	r3, [r3, #8]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	691b      	ldr	r3, [r3, #16]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	695b      	ldr	r3, [r3, #20]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d22:	4313      	orrs	r3, r2
 8006d24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006d2c:	683b      	ldr	r3, [r7, #0]
 8006d2e:	699b      	ldr	r3, [r3, #24]
 8006d30:	041b      	lsls	r3, r3, #16
 8006d32:	4313      	orrs	r3, r2
 8006d34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	69db      	ldr	r3, [r3, #28]
 8006d40:	4313      	orrs	r3, r2
 8006d42:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a1c      	ldr	r2, [pc, #112]	@ (8006dbc <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d009      	beq.n	8006d62 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a1b      	ldr	r2, [pc, #108]	@ (8006dc0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d004      	beq.n	8006d62 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a19      	ldr	r2, [pc, #100]	@ (8006dc4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d11c      	bne.n	8006d9c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d6c:	051b      	lsls	r3, r3, #20
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	6a1b      	ldr	r3, [r3, #32]
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	68fa      	ldr	r2, [r7, #12]
 8006da2:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006dac:	2300      	movs	r3, #0
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3714      	adds	r7, #20
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr
 8006dba:	bf00      	nop
 8006dbc:	40012c00 	.word	0x40012c00
 8006dc0:	40013400 	.word	0x40013400
 8006dc4:	40015000 	.word	0x40015000

08006dc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b083      	sub	sp, #12
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006dd0:	bf00      	nop
 8006dd2:	370c      	adds	r7, #12
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr

08006ddc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006de4:	bf00      	nop
 8006de6:	370c      	adds	r7, #12
 8006de8:	46bd      	mov	sp, r7
 8006dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dee:	4770      	bx	lr

08006df0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006df0:	b480      	push	{r7}
 8006df2:	b083      	sub	sp, #12
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006df8:	bf00      	nop
 8006dfa:	370c      	adds	r7, #12
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e02:	4770      	bx	lr

08006e04 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b083      	sub	sp, #12
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006e0c:	bf00      	nop
 8006e0e:	370c      	adds	r7, #12
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr

08006e18 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b083      	sub	sp, #12
 8006e1c:	af00      	add	r7, sp, #0
 8006e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006e20:	bf00      	nop
 8006e22:	370c      	adds	r7, #12
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr

08006e2c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b083      	sub	sp, #12
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006e34:	bf00      	nop
 8006e36:	370c      	adds	r7, #12
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr

08006e40 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b083      	sub	sp, #12
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006e48:	bf00      	nop
 8006e4a:	370c      	adds	r7, #12
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e52:	4770      	bx	lr

08006e54 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b087      	sub	sp, #28
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	60f8      	str	r0, [r7, #12]
 8006e5c:	60b9      	str	r1, [r7, #8]
 8006e5e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	f003 030f 	and.w	r3, r3, #15
 8006e66:	2204      	movs	r2, #4
 8006e68:	fa02 f303 	lsl.w	r3, r2, r3
 8006e6c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	6a1a      	ldr	r2, [r3, #32]
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	43db      	mvns	r3, r3
 8006e76:	401a      	ands	r2, r3
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	6a1a      	ldr	r2, [r3, #32]
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	f003 030f 	and.w	r3, r3, #15
 8006e86:	6879      	ldr	r1, [r7, #4]
 8006e88:	fa01 f303 	lsl.w	r3, r1, r3
 8006e8c:	431a      	orrs	r2, r3
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	621a      	str	r2, [r3, #32]
}
 8006e92:	bf00      	nop
 8006e94:	371c      	adds	r7, #28
 8006e96:	46bd      	mov	sp, r7
 8006e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9c:	4770      	bx	lr

08006e9e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006e9e:	b580      	push	{r7, lr}
 8006ea0:	b082      	sub	sp, #8
 8006ea2:	af00      	add	r7, sp, #0
 8006ea4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d101      	bne.n	8006eb0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	e042      	b.n	8006f36 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d106      	bne.n	8006ec8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f7fb fd6e 	bl	80029a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2224      	movs	r2, #36	@ 0x24
 8006ecc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	681a      	ldr	r2, [r3, #0]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f022 0201 	bic.w	r2, r2, #1
 8006ede:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d002      	beq.n	8006eee <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006ee8:	6878      	ldr	r0, [r7, #4]
 8006eea:	f000 ff55 	bl	8007d98 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f000 fc56 	bl	80077a0 <UART_SetConfig>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d101      	bne.n	8006efe <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	e01b      	b.n	8006f36 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	685a      	ldr	r2, [r3, #4]
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006f0c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	689a      	ldr	r2, [r3, #8]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006f1c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	681a      	ldr	r2, [r3, #0]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f042 0201 	orr.w	r2, r2, #1
 8006f2c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 ffd4 	bl	8007edc <UART_CheckIdleState>
 8006f34:	4603      	mov	r3, r0
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3708      	adds	r7, #8
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}

08006f3e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f3e:	b580      	push	{r7, lr}
 8006f40:	b08a      	sub	sp, #40	@ 0x28
 8006f42:	af02      	add	r7, sp, #8
 8006f44:	60f8      	str	r0, [r7, #12]
 8006f46:	60b9      	str	r1, [r7, #8]
 8006f48:	603b      	str	r3, [r7, #0]
 8006f4a:	4613      	mov	r3, r2
 8006f4c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f54:	2b20      	cmp	r3, #32
 8006f56:	d17b      	bne.n	8007050 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d002      	beq.n	8006f64 <HAL_UART_Transmit+0x26>
 8006f5e:	88fb      	ldrh	r3, [r7, #6]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d101      	bne.n	8006f68 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006f64:	2301      	movs	r3, #1
 8006f66:	e074      	b.n	8007052 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2221      	movs	r2, #33	@ 0x21
 8006f74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006f78:	f7fc f862 	bl	8003040 <HAL_GetTick>
 8006f7c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	88fa      	ldrh	r2, [r7, #6]
 8006f82:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	88fa      	ldrh	r2, [r7, #6]
 8006f8a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	689b      	ldr	r3, [r3, #8]
 8006f92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006f96:	d108      	bne.n	8006faa <HAL_UART_Transmit+0x6c>
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	691b      	ldr	r3, [r3, #16]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d104      	bne.n	8006faa <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	61bb      	str	r3, [r7, #24]
 8006fa8:	e003      	b.n	8006fb2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006fb2:	e030      	b.n	8007016 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	9300      	str	r3, [sp, #0]
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	2180      	movs	r1, #128	@ 0x80
 8006fbe:	68f8      	ldr	r0, [r7, #12]
 8006fc0:	f001 f836 	bl	8008030 <UART_WaitOnFlagUntilTimeout>
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d005      	beq.n	8006fd6 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	2220      	movs	r2, #32
 8006fce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006fd2:	2303      	movs	r3, #3
 8006fd4:	e03d      	b.n	8007052 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006fd6:	69fb      	ldr	r3, [r7, #28]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d10b      	bne.n	8006ff4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006fdc:	69bb      	ldr	r3, [r7, #24]
 8006fde:	881b      	ldrh	r3, [r3, #0]
 8006fe0:	461a      	mov	r2, r3
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fea:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006fec:	69bb      	ldr	r3, [r7, #24]
 8006fee:	3302      	adds	r3, #2
 8006ff0:	61bb      	str	r3, [r7, #24]
 8006ff2:	e007      	b.n	8007004 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ff4:	69fb      	ldr	r3, [r7, #28]
 8006ff6:	781a      	ldrb	r2, [r3, #0]
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006ffe:	69fb      	ldr	r3, [r7, #28]
 8007000:	3301      	adds	r3, #1
 8007002:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800700a:	b29b      	uxth	r3, r3
 800700c:	3b01      	subs	r3, #1
 800700e:	b29a      	uxth	r2, r3
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800701c:	b29b      	uxth	r3, r3
 800701e:	2b00      	cmp	r3, #0
 8007020:	d1c8      	bne.n	8006fb4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	9300      	str	r3, [sp, #0]
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	2200      	movs	r2, #0
 800702a:	2140      	movs	r1, #64	@ 0x40
 800702c:	68f8      	ldr	r0, [r7, #12]
 800702e:	f000 ffff 	bl	8008030 <UART_WaitOnFlagUntilTimeout>
 8007032:	4603      	mov	r3, r0
 8007034:	2b00      	cmp	r3, #0
 8007036:	d005      	beq.n	8007044 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2220      	movs	r2, #32
 800703c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007040:	2303      	movs	r3, #3
 8007042:	e006      	b.n	8007052 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2220      	movs	r2, #32
 8007048:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800704c:	2300      	movs	r3, #0
 800704e:	e000      	b.n	8007052 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007050:	2302      	movs	r3, #2
  }
}
 8007052:	4618      	mov	r0, r3
 8007054:	3720      	adds	r7, #32
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}
	...

0800705c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b08a      	sub	sp, #40	@ 0x28
 8007060:	af00      	add	r7, sp, #0
 8007062:	60f8      	str	r0, [r7, #12]
 8007064:	60b9      	str	r1, [r7, #8]
 8007066:	4613      	mov	r3, r2
 8007068:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007070:	2b20      	cmp	r3, #32
 8007072:	d137      	bne.n	80070e4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d002      	beq.n	8007080 <HAL_UART_Receive_IT+0x24>
 800707a:	88fb      	ldrh	r3, [r7, #6]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d101      	bne.n	8007084 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	e030      	b.n	80070e6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2200      	movs	r2, #0
 8007088:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	4a18      	ldr	r2, [pc, #96]	@ (80070f0 <HAL_UART_Receive_IT+0x94>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d01f      	beq.n	80070d4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d018      	beq.n	80070d4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a8:	697b      	ldr	r3, [r7, #20]
 80070aa:	e853 3f00 	ldrex	r3, [r3]
 80070ae:	613b      	str	r3, [r7, #16]
   return(result);
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80070b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	461a      	mov	r2, r3
 80070be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070c0:	623b      	str	r3, [r7, #32]
 80070c2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c4:	69f9      	ldr	r1, [r7, #28]
 80070c6:	6a3a      	ldr	r2, [r7, #32]
 80070c8:	e841 2300 	strex	r3, r2, [r1]
 80070cc:	61bb      	str	r3, [r7, #24]
   return(result);
 80070ce:	69bb      	ldr	r3, [r7, #24]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d1e6      	bne.n	80070a2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80070d4:	88fb      	ldrh	r3, [r7, #6]
 80070d6:	461a      	mov	r2, r3
 80070d8:	68b9      	ldr	r1, [r7, #8]
 80070da:	68f8      	ldr	r0, [r7, #12]
 80070dc:	f001 f816 	bl	800810c <UART_Start_Receive_IT>
 80070e0:	4603      	mov	r3, r0
 80070e2:	e000      	b.n	80070e6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80070e4:	2302      	movs	r3, #2
  }
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3728      	adds	r7, #40	@ 0x28
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
 80070ee:	bf00      	nop
 80070f0:	40008000 	.word	0x40008000

080070f4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b0ba      	sub	sp, #232	@ 0xe8
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	69db      	ldr	r3, [r3, #28]
 8007102:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800711a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800711e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007122:	4013      	ands	r3, r2
 8007124:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007128:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800712c:	2b00      	cmp	r3, #0
 800712e:	d11b      	bne.n	8007168 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007130:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007134:	f003 0320 	and.w	r3, r3, #32
 8007138:	2b00      	cmp	r3, #0
 800713a:	d015      	beq.n	8007168 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800713c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007140:	f003 0320 	and.w	r3, r3, #32
 8007144:	2b00      	cmp	r3, #0
 8007146:	d105      	bne.n	8007154 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007148:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800714c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007150:	2b00      	cmp	r3, #0
 8007152:	d009      	beq.n	8007168 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007158:	2b00      	cmp	r3, #0
 800715a:	f000 8300 	beq.w	800775e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007162:	6878      	ldr	r0, [r7, #4]
 8007164:	4798      	blx	r3
      }
      return;
 8007166:	e2fa      	b.n	800775e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007168:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800716c:	2b00      	cmp	r3, #0
 800716e:	f000 8123 	beq.w	80073b8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007172:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007176:	4b8d      	ldr	r3, [pc, #564]	@ (80073ac <HAL_UART_IRQHandler+0x2b8>)
 8007178:	4013      	ands	r3, r2
 800717a:	2b00      	cmp	r3, #0
 800717c:	d106      	bne.n	800718c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800717e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007182:	4b8b      	ldr	r3, [pc, #556]	@ (80073b0 <HAL_UART_IRQHandler+0x2bc>)
 8007184:	4013      	ands	r3, r2
 8007186:	2b00      	cmp	r3, #0
 8007188:	f000 8116 	beq.w	80073b8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800718c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007190:	f003 0301 	and.w	r3, r3, #1
 8007194:	2b00      	cmp	r3, #0
 8007196:	d011      	beq.n	80071bc <HAL_UART_IRQHandler+0xc8>
 8007198:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800719c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d00b      	beq.n	80071bc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	2201      	movs	r2, #1
 80071aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071b2:	f043 0201 	orr.w	r2, r3, #1
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80071bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071c0:	f003 0302 	and.w	r3, r3, #2
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d011      	beq.n	80071ec <HAL_UART_IRQHandler+0xf8>
 80071c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071cc:	f003 0301 	and.w	r3, r3, #1
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d00b      	beq.n	80071ec <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	2202      	movs	r2, #2
 80071da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071e2:	f043 0204 	orr.w	r2, r3, #4
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80071ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80071f0:	f003 0304 	and.w	r3, r3, #4
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d011      	beq.n	800721c <HAL_UART_IRQHandler+0x128>
 80071f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80071fc:	f003 0301 	and.w	r3, r3, #1
 8007200:	2b00      	cmp	r3, #0
 8007202:	d00b      	beq.n	800721c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	2204      	movs	r2, #4
 800720a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007212:	f043 0202 	orr.w	r2, r3, #2
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800721c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007220:	f003 0308 	and.w	r3, r3, #8
 8007224:	2b00      	cmp	r3, #0
 8007226:	d017      	beq.n	8007258 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007228:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800722c:	f003 0320 	and.w	r3, r3, #32
 8007230:	2b00      	cmp	r3, #0
 8007232:	d105      	bne.n	8007240 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007234:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007238:	4b5c      	ldr	r3, [pc, #368]	@ (80073ac <HAL_UART_IRQHandler+0x2b8>)
 800723a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800723c:	2b00      	cmp	r3, #0
 800723e:	d00b      	beq.n	8007258 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	2208      	movs	r2, #8
 8007246:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800724e:	f043 0208 	orr.w	r2, r3, #8
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007258:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800725c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007260:	2b00      	cmp	r3, #0
 8007262:	d012      	beq.n	800728a <HAL_UART_IRQHandler+0x196>
 8007264:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007268:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800726c:	2b00      	cmp	r3, #0
 800726e:	d00c      	beq.n	800728a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007278:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007280:	f043 0220 	orr.w	r2, r3, #32
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007290:	2b00      	cmp	r3, #0
 8007292:	f000 8266 	beq.w	8007762 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800729a:	f003 0320 	and.w	r3, r3, #32
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d013      	beq.n	80072ca <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80072a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072a6:	f003 0320 	and.w	r3, r3, #32
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d105      	bne.n	80072ba <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80072ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d007      	beq.n	80072ca <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d003      	beq.n	80072ca <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072d0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072de:	2b40      	cmp	r3, #64	@ 0x40
 80072e0:	d005      	beq.n	80072ee <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80072e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80072e6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d054      	beq.n	8007398 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f001 f82e 	bl	8008350 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072fe:	2b40      	cmp	r3, #64	@ 0x40
 8007300:	d146      	bne.n	8007390 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	3308      	adds	r3, #8
 8007308:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800730c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007310:	e853 3f00 	ldrex	r3, [r3]
 8007314:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007318:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800731c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007320:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	3308      	adds	r3, #8
 800732a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800732e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007332:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007336:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800733a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800733e:	e841 2300 	strex	r3, r2, [r1]
 8007342:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007346:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800734a:	2b00      	cmp	r3, #0
 800734c:	d1d9      	bne.n	8007302 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007354:	2b00      	cmp	r3, #0
 8007356:	d017      	beq.n	8007388 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800735e:	4a15      	ldr	r2, [pc, #84]	@ (80073b4 <HAL_UART_IRQHandler+0x2c0>)
 8007360:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007368:	4618      	mov	r0, r3
 800736a:	f7fc fe56 	bl	800401a <HAL_DMA_Abort_IT>
 800736e:	4603      	mov	r3, r0
 8007370:	2b00      	cmp	r3, #0
 8007372:	d019      	beq.n	80073a8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800737a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800737c:	687a      	ldr	r2, [r7, #4]
 800737e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007382:	4610      	mov	r0, r2
 8007384:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007386:	e00f      	b.n	80073a8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f000 f9ff 	bl	800778c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800738e:	e00b      	b.n	80073a8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007390:	6878      	ldr	r0, [r7, #4]
 8007392:	f000 f9fb 	bl	800778c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007396:	e007      	b.n	80073a8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f000 f9f7 	bl	800778c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2200      	movs	r2, #0
 80073a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80073a6:	e1dc      	b.n	8007762 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073a8:	bf00      	nop
    return;
 80073aa:	e1da      	b.n	8007762 <HAL_UART_IRQHandler+0x66e>
 80073ac:	10000001 	.word	0x10000001
 80073b0:	04000120 	.word	0x04000120
 80073b4:	0800841d 	.word	0x0800841d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80073bc:	2b01      	cmp	r3, #1
 80073be:	f040 8170 	bne.w	80076a2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80073c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073c6:	f003 0310 	and.w	r3, r3, #16
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	f000 8169 	beq.w	80076a2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80073d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073d4:	f003 0310 	and.w	r3, r3, #16
 80073d8:	2b00      	cmp	r3, #0
 80073da:	f000 8162 	beq.w	80076a2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	2210      	movs	r2, #16
 80073e4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073f0:	2b40      	cmp	r3, #64	@ 0x40
 80073f2:	f040 80d8 	bne.w	80075a6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	685b      	ldr	r3, [r3, #4]
 8007400:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007404:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007408:	2b00      	cmp	r3, #0
 800740a:	f000 80af 	beq.w	800756c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007414:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007418:	429a      	cmp	r2, r3
 800741a:	f080 80a7 	bcs.w	800756c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007424:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f003 0320 	and.w	r3, r3, #32
 8007436:	2b00      	cmp	r3, #0
 8007438:	f040 8087 	bne.w	800754a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007444:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007448:	e853 3f00 	ldrex	r3, [r3]
 800744c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007450:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007454:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007458:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	461a      	mov	r2, r3
 8007462:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007466:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800746a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800746e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007472:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007476:	e841 2300 	strex	r3, r2, [r1]
 800747a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800747e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007482:	2b00      	cmp	r3, #0
 8007484:	d1da      	bne.n	800743c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	3308      	adds	r3, #8
 800748c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800748e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007490:	e853 3f00 	ldrex	r3, [r3]
 8007494:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007496:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007498:	f023 0301 	bic.w	r3, r3, #1
 800749c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	3308      	adds	r3, #8
 80074a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80074aa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80074ae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80074b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80074b6:	e841 2300 	strex	r3, r2, [r1]
 80074ba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80074bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d1e1      	bne.n	8007486 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	3308      	adds	r3, #8
 80074c8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074cc:	e853 3f00 	ldrex	r3, [r3]
 80074d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80074d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80074d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	3308      	adds	r3, #8
 80074e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80074e6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80074e8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80074ec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80074ee:	e841 2300 	strex	r3, r2, [r1]
 80074f2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80074f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d1e3      	bne.n	80074c2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2220      	movs	r2, #32
 80074fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800750e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007510:	e853 3f00 	ldrex	r3, [r3]
 8007514:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007516:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007518:	f023 0310 	bic.w	r3, r3, #16
 800751c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	461a      	mov	r2, r3
 8007526:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800752a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800752c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007530:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007532:	e841 2300 	strex	r3, r2, [r1]
 8007536:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007538:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800753a:	2b00      	cmp	r3, #0
 800753c:	d1e4      	bne.n	8007508 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007544:	4618      	mov	r0, r3
 8007546:	f7fc fd0f 	bl	8003f68 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2202      	movs	r2, #2
 800754e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800755c:	b29b      	uxth	r3, r3
 800755e:	1ad3      	subs	r3, r2, r3
 8007560:	b29b      	uxth	r3, r3
 8007562:	4619      	mov	r1, r3
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f7fb fac5 	bl	8002af4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800756a:	e0fc      	b.n	8007766 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007572:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007576:	429a      	cmp	r2, r3
 8007578:	f040 80f5 	bne.w	8007766 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f003 0320 	and.w	r3, r3, #32
 800758a:	2b20      	cmp	r3, #32
 800758c:	f040 80eb 	bne.w	8007766 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2202      	movs	r2, #2
 8007594:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800759c:	4619      	mov	r1, r3
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f7fb faa8 	bl	8002af4 <HAL_UARTEx_RxEventCallback>
      return;
 80075a4:	e0df      	b.n	8007766 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075b2:	b29b      	uxth	r3, r3
 80075b4:	1ad3      	subs	r3, r2, r3
 80075b6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	f000 80d1 	beq.w	800776a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80075c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	f000 80cc 	beq.w	800776a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075da:	e853 3f00 	ldrex	r3, [r3]
 80075de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80075e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	461a      	mov	r2, r3
 80075f0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80075f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80075f6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80075fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80075fc:	e841 2300 	strex	r3, r2, [r1]
 8007600:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007602:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007604:	2b00      	cmp	r3, #0
 8007606:	d1e4      	bne.n	80075d2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	3308      	adds	r3, #8
 800760e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007612:	e853 3f00 	ldrex	r3, [r3]
 8007616:	623b      	str	r3, [r7, #32]
   return(result);
 8007618:	6a3b      	ldr	r3, [r7, #32]
 800761a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800761e:	f023 0301 	bic.w	r3, r3, #1
 8007622:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	3308      	adds	r3, #8
 800762c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007630:	633a      	str	r2, [r7, #48]	@ 0x30
 8007632:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007634:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007636:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007638:	e841 2300 	strex	r3, r2, [r1]
 800763c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800763e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007640:	2b00      	cmp	r3, #0
 8007642:	d1e1      	bne.n	8007608 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	2220      	movs	r2, #32
 8007648:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2200      	movs	r2, #0
 8007650:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2200      	movs	r2, #0
 8007656:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	e853 3f00 	ldrex	r3, [r3]
 8007664:	60fb      	str	r3, [r7, #12]
   return(result);
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f023 0310 	bic.w	r3, r3, #16
 800766c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	461a      	mov	r2, r3
 8007676:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800767a:	61fb      	str	r3, [r7, #28]
 800767c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800767e:	69b9      	ldr	r1, [r7, #24]
 8007680:	69fa      	ldr	r2, [r7, #28]
 8007682:	e841 2300 	strex	r3, r2, [r1]
 8007686:	617b      	str	r3, [r7, #20]
   return(result);
 8007688:	697b      	ldr	r3, [r7, #20]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d1e4      	bne.n	8007658 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2202      	movs	r2, #2
 8007692:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007694:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007698:	4619      	mov	r1, r3
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f7fb fa2a 	bl	8002af4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80076a0:	e063      	b.n	800776a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80076a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d00e      	beq.n	80076cc <HAL_UART_IRQHandler+0x5d8>
 80076ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d008      	beq.n	80076cc <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80076c2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f001 fc0b 	bl	8008ee0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80076ca:	e051      	b.n	8007770 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80076cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d014      	beq.n	8007702 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80076d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d105      	bne.n	80076f0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80076e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d008      	beq.n	8007702 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d03a      	beq.n	800776e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	4798      	blx	r3
    }
    return;
 8007700:	e035      	b.n	800776e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007706:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800770a:	2b00      	cmp	r3, #0
 800770c:	d009      	beq.n	8007722 <HAL_UART_IRQHandler+0x62e>
 800770e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007712:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007716:	2b00      	cmp	r3, #0
 8007718:	d003      	beq.n	8007722 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f000 fe94 	bl	8008448 <UART_EndTransmit_IT>
    return;
 8007720:	e026      	b.n	8007770 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007726:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800772a:	2b00      	cmp	r3, #0
 800772c:	d009      	beq.n	8007742 <HAL_UART_IRQHandler+0x64e>
 800772e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007732:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007736:	2b00      	cmp	r3, #0
 8007738:	d003      	beq.n	8007742 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f001 fbe4 	bl	8008f08 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007740:	e016      	b.n	8007770 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007742:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007746:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800774a:	2b00      	cmp	r3, #0
 800774c:	d010      	beq.n	8007770 <HAL_UART_IRQHandler+0x67c>
 800774e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007752:	2b00      	cmp	r3, #0
 8007754:	da0c      	bge.n	8007770 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f001 fbcc 	bl	8008ef4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800775c:	e008      	b.n	8007770 <HAL_UART_IRQHandler+0x67c>
      return;
 800775e:	bf00      	nop
 8007760:	e006      	b.n	8007770 <HAL_UART_IRQHandler+0x67c>
    return;
 8007762:	bf00      	nop
 8007764:	e004      	b.n	8007770 <HAL_UART_IRQHandler+0x67c>
      return;
 8007766:	bf00      	nop
 8007768:	e002      	b.n	8007770 <HAL_UART_IRQHandler+0x67c>
      return;
 800776a:	bf00      	nop
 800776c:	e000      	b.n	8007770 <HAL_UART_IRQHandler+0x67c>
    return;
 800776e:	bf00      	nop
  }
}
 8007770:	37e8      	adds	r7, #232	@ 0xe8
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
 8007776:	bf00      	nop

08007778 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007778:	b480      	push	{r7}
 800777a:	b083      	sub	sp, #12
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007780:	bf00      	nop
 8007782:	370c      	adds	r7, #12
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr

0800778c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800778c:	b480      	push	{r7}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007794:	bf00      	nop
 8007796:	370c      	adds	r7, #12
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr

080077a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077a4:	b08c      	sub	sp, #48	@ 0x30
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077aa:	2300      	movs	r3, #0
 80077ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	689a      	ldr	r2, [r3, #8]
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	691b      	ldr	r3, [r3, #16]
 80077b8:	431a      	orrs	r2, r3
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	695b      	ldr	r3, [r3, #20]
 80077be:	431a      	orrs	r2, r3
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	69db      	ldr	r3, [r3, #28]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	4baa      	ldr	r3, [pc, #680]	@ (8007a78 <UART_SetConfig+0x2d8>)
 80077d0:	4013      	ands	r3, r2
 80077d2:	697a      	ldr	r2, [r7, #20]
 80077d4:	6812      	ldr	r2, [r2, #0]
 80077d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80077d8:	430b      	orrs	r3, r1
 80077da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	68da      	ldr	r2, [r3, #12]
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	430a      	orrs	r2, r1
 80077f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	699b      	ldr	r3, [r3, #24]
 80077f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	4a9f      	ldr	r2, [pc, #636]	@ (8007a7c <UART_SetConfig+0x2dc>)
 80077fe:	4293      	cmp	r3, r2
 8007800:	d004      	beq.n	800780c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	6a1b      	ldr	r3, [r3, #32]
 8007806:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007808:	4313      	orrs	r3, r2
 800780a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	689b      	ldr	r3, [r3, #8]
 8007812:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007816:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800781a:	697a      	ldr	r2, [r7, #20]
 800781c:	6812      	ldr	r2, [r2, #0]
 800781e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007820:	430b      	orrs	r3, r1
 8007822:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800782a:	f023 010f 	bic.w	r1, r3, #15
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	430a      	orrs	r2, r1
 8007838:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4a90      	ldr	r2, [pc, #576]	@ (8007a80 <UART_SetConfig+0x2e0>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d125      	bne.n	8007890 <UART_SetConfig+0xf0>
 8007844:	4b8f      	ldr	r3, [pc, #572]	@ (8007a84 <UART_SetConfig+0x2e4>)
 8007846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800784a:	f003 0303 	and.w	r3, r3, #3
 800784e:	2b03      	cmp	r3, #3
 8007850:	d81a      	bhi.n	8007888 <UART_SetConfig+0xe8>
 8007852:	a201      	add	r2, pc, #4	@ (adr r2, 8007858 <UART_SetConfig+0xb8>)
 8007854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007858:	08007869 	.word	0x08007869
 800785c:	08007879 	.word	0x08007879
 8007860:	08007871 	.word	0x08007871
 8007864:	08007881 	.word	0x08007881
 8007868:	2301      	movs	r3, #1
 800786a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800786e:	e116      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007870:	2302      	movs	r3, #2
 8007872:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007876:	e112      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007878:	2304      	movs	r3, #4
 800787a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800787e:	e10e      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007880:	2308      	movs	r3, #8
 8007882:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007886:	e10a      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007888:	2310      	movs	r3, #16
 800788a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800788e:	e106      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4a7c      	ldr	r2, [pc, #496]	@ (8007a88 <UART_SetConfig+0x2e8>)
 8007896:	4293      	cmp	r3, r2
 8007898:	d138      	bne.n	800790c <UART_SetConfig+0x16c>
 800789a:	4b7a      	ldr	r3, [pc, #488]	@ (8007a84 <UART_SetConfig+0x2e4>)
 800789c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078a0:	f003 030c 	and.w	r3, r3, #12
 80078a4:	2b0c      	cmp	r3, #12
 80078a6:	d82d      	bhi.n	8007904 <UART_SetConfig+0x164>
 80078a8:	a201      	add	r2, pc, #4	@ (adr r2, 80078b0 <UART_SetConfig+0x110>)
 80078aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078ae:	bf00      	nop
 80078b0:	080078e5 	.word	0x080078e5
 80078b4:	08007905 	.word	0x08007905
 80078b8:	08007905 	.word	0x08007905
 80078bc:	08007905 	.word	0x08007905
 80078c0:	080078f5 	.word	0x080078f5
 80078c4:	08007905 	.word	0x08007905
 80078c8:	08007905 	.word	0x08007905
 80078cc:	08007905 	.word	0x08007905
 80078d0:	080078ed 	.word	0x080078ed
 80078d4:	08007905 	.word	0x08007905
 80078d8:	08007905 	.word	0x08007905
 80078dc:	08007905 	.word	0x08007905
 80078e0:	080078fd 	.word	0x080078fd
 80078e4:	2300      	movs	r3, #0
 80078e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078ea:	e0d8      	b.n	8007a9e <UART_SetConfig+0x2fe>
 80078ec:	2302      	movs	r3, #2
 80078ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078f2:	e0d4      	b.n	8007a9e <UART_SetConfig+0x2fe>
 80078f4:	2304      	movs	r3, #4
 80078f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078fa:	e0d0      	b.n	8007a9e <UART_SetConfig+0x2fe>
 80078fc:	2308      	movs	r3, #8
 80078fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007902:	e0cc      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007904:	2310      	movs	r3, #16
 8007906:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800790a:	e0c8      	b.n	8007a9e <UART_SetConfig+0x2fe>
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a5e      	ldr	r2, [pc, #376]	@ (8007a8c <UART_SetConfig+0x2ec>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d125      	bne.n	8007962 <UART_SetConfig+0x1c2>
 8007916:	4b5b      	ldr	r3, [pc, #364]	@ (8007a84 <UART_SetConfig+0x2e4>)
 8007918:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800791c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007920:	2b30      	cmp	r3, #48	@ 0x30
 8007922:	d016      	beq.n	8007952 <UART_SetConfig+0x1b2>
 8007924:	2b30      	cmp	r3, #48	@ 0x30
 8007926:	d818      	bhi.n	800795a <UART_SetConfig+0x1ba>
 8007928:	2b20      	cmp	r3, #32
 800792a:	d00a      	beq.n	8007942 <UART_SetConfig+0x1a2>
 800792c:	2b20      	cmp	r3, #32
 800792e:	d814      	bhi.n	800795a <UART_SetConfig+0x1ba>
 8007930:	2b00      	cmp	r3, #0
 8007932:	d002      	beq.n	800793a <UART_SetConfig+0x19a>
 8007934:	2b10      	cmp	r3, #16
 8007936:	d008      	beq.n	800794a <UART_SetConfig+0x1aa>
 8007938:	e00f      	b.n	800795a <UART_SetConfig+0x1ba>
 800793a:	2300      	movs	r3, #0
 800793c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007940:	e0ad      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007942:	2302      	movs	r3, #2
 8007944:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007948:	e0a9      	b.n	8007a9e <UART_SetConfig+0x2fe>
 800794a:	2304      	movs	r3, #4
 800794c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007950:	e0a5      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007952:	2308      	movs	r3, #8
 8007954:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007958:	e0a1      	b.n	8007a9e <UART_SetConfig+0x2fe>
 800795a:	2310      	movs	r3, #16
 800795c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007960:	e09d      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	4a4a      	ldr	r2, [pc, #296]	@ (8007a90 <UART_SetConfig+0x2f0>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d125      	bne.n	80079b8 <UART_SetConfig+0x218>
 800796c:	4b45      	ldr	r3, [pc, #276]	@ (8007a84 <UART_SetConfig+0x2e4>)
 800796e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007972:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007976:	2bc0      	cmp	r3, #192	@ 0xc0
 8007978:	d016      	beq.n	80079a8 <UART_SetConfig+0x208>
 800797a:	2bc0      	cmp	r3, #192	@ 0xc0
 800797c:	d818      	bhi.n	80079b0 <UART_SetConfig+0x210>
 800797e:	2b80      	cmp	r3, #128	@ 0x80
 8007980:	d00a      	beq.n	8007998 <UART_SetConfig+0x1f8>
 8007982:	2b80      	cmp	r3, #128	@ 0x80
 8007984:	d814      	bhi.n	80079b0 <UART_SetConfig+0x210>
 8007986:	2b00      	cmp	r3, #0
 8007988:	d002      	beq.n	8007990 <UART_SetConfig+0x1f0>
 800798a:	2b40      	cmp	r3, #64	@ 0x40
 800798c:	d008      	beq.n	80079a0 <UART_SetConfig+0x200>
 800798e:	e00f      	b.n	80079b0 <UART_SetConfig+0x210>
 8007990:	2300      	movs	r3, #0
 8007992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007996:	e082      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007998:	2302      	movs	r3, #2
 800799a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800799e:	e07e      	b.n	8007a9e <UART_SetConfig+0x2fe>
 80079a0:	2304      	movs	r3, #4
 80079a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079a6:	e07a      	b.n	8007a9e <UART_SetConfig+0x2fe>
 80079a8:	2308      	movs	r3, #8
 80079aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079ae:	e076      	b.n	8007a9e <UART_SetConfig+0x2fe>
 80079b0:	2310      	movs	r3, #16
 80079b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079b6:	e072      	b.n	8007a9e <UART_SetConfig+0x2fe>
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	4a35      	ldr	r2, [pc, #212]	@ (8007a94 <UART_SetConfig+0x2f4>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d12a      	bne.n	8007a18 <UART_SetConfig+0x278>
 80079c2:	4b30      	ldr	r3, [pc, #192]	@ (8007a84 <UART_SetConfig+0x2e4>)
 80079c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079d0:	d01a      	beq.n	8007a08 <UART_SetConfig+0x268>
 80079d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079d6:	d81b      	bhi.n	8007a10 <UART_SetConfig+0x270>
 80079d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079dc:	d00c      	beq.n	80079f8 <UART_SetConfig+0x258>
 80079de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80079e2:	d815      	bhi.n	8007a10 <UART_SetConfig+0x270>
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d003      	beq.n	80079f0 <UART_SetConfig+0x250>
 80079e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079ec:	d008      	beq.n	8007a00 <UART_SetConfig+0x260>
 80079ee:	e00f      	b.n	8007a10 <UART_SetConfig+0x270>
 80079f0:	2300      	movs	r3, #0
 80079f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079f6:	e052      	b.n	8007a9e <UART_SetConfig+0x2fe>
 80079f8:	2302      	movs	r3, #2
 80079fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079fe:	e04e      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007a00:	2304      	movs	r3, #4
 8007a02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a06:	e04a      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007a08:	2308      	movs	r3, #8
 8007a0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a0e:	e046      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007a10:	2310      	movs	r3, #16
 8007a12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a16:	e042      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4a17      	ldr	r2, [pc, #92]	@ (8007a7c <UART_SetConfig+0x2dc>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d13a      	bne.n	8007a98 <UART_SetConfig+0x2f8>
 8007a22:	4b18      	ldr	r3, [pc, #96]	@ (8007a84 <UART_SetConfig+0x2e4>)
 8007a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007a2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007a30:	d01a      	beq.n	8007a68 <UART_SetConfig+0x2c8>
 8007a32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007a36:	d81b      	bhi.n	8007a70 <UART_SetConfig+0x2d0>
 8007a38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a3c:	d00c      	beq.n	8007a58 <UART_SetConfig+0x2b8>
 8007a3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007a42:	d815      	bhi.n	8007a70 <UART_SetConfig+0x2d0>
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d003      	beq.n	8007a50 <UART_SetConfig+0x2b0>
 8007a48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a4c:	d008      	beq.n	8007a60 <UART_SetConfig+0x2c0>
 8007a4e:	e00f      	b.n	8007a70 <UART_SetConfig+0x2d0>
 8007a50:	2300      	movs	r3, #0
 8007a52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a56:	e022      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007a58:	2302      	movs	r3, #2
 8007a5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a5e:	e01e      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007a60:	2304      	movs	r3, #4
 8007a62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a66:	e01a      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007a68:	2308      	movs	r3, #8
 8007a6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a6e:	e016      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007a70:	2310      	movs	r3, #16
 8007a72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a76:	e012      	b.n	8007a9e <UART_SetConfig+0x2fe>
 8007a78:	cfff69f3 	.word	0xcfff69f3
 8007a7c:	40008000 	.word	0x40008000
 8007a80:	40013800 	.word	0x40013800
 8007a84:	40021000 	.word	0x40021000
 8007a88:	40004400 	.word	0x40004400
 8007a8c:	40004800 	.word	0x40004800
 8007a90:	40004c00 	.word	0x40004c00
 8007a94:	40005000 	.word	0x40005000
 8007a98:	2310      	movs	r3, #16
 8007a9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4aae      	ldr	r2, [pc, #696]	@ (8007d5c <UART_SetConfig+0x5bc>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	f040 8097 	bne.w	8007bd8 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007aaa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007aae:	2b08      	cmp	r3, #8
 8007ab0:	d823      	bhi.n	8007afa <UART_SetConfig+0x35a>
 8007ab2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ab8 <UART_SetConfig+0x318>)
 8007ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ab8:	08007add 	.word	0x08007add
 8007abc:	08007afb 	.word	0x08007afb
 8007ac0:	08007ae5 	.word	0x08007ae5
 8007ac4:	08007afb 	.word	0x08007afb
 8007ac8:	08007aeb 	.word	0x08007aeb
 8007acc:	08007afb 	.word	0x08007afb
 8007ad0:	08007afb 	.word	0x08007afb
 8007ad4:	08007afb 	.word	0x08007afb
 8007ad8:	08007af3 	.word	0x08007af3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007adc:	f7fd fa26 	bl	8004f2c <HAL_RCC_GetPCLK1Freq>
 8007ae0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ae2:	e010      	b.n	8007b06 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ae4:	4b9e      	ldr	r3, [pc, #632]	@ (8007d60 <UART_SetConfig+0x5c0>)
 8007ae6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ae8:	e00d      	b.n	8007b06 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007aea:	f7fd f9b1 	bl	8004e50 <HAL_RCC_GetSysClockFreq>
 8007aee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007af0:	e009      	b.n	8007b06 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007af2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007af6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007af8:	e005      	b.n	8007b06 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007afa:	2300      	movs	r3, #0
 8007afc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007b04:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	f000 8130 	beq.w	8007d6e <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007b0e:	697b      	ldr	r3, [r7, #20]
 8007b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b12:	4a94      	ldr	r2, [pc, #592]	@ (8007d64 <UART_SetConfig+0x5c4>)
 8007b14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b18:	461a      	mov	r2, r3
 8007b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007b20:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	685a      	ldr	r2, [r3, #4]
 8007b26:	4613      	mov	r3, r2
 8007b28:	005b      	lsls	r3, r3, #1
 8007b2a:	4413      	add	r3, r2
 8007b2c:	69ba      	ldr	r2, [r7, #24]
 8007b2e:	429a      	cmp	r2, r3
 8007b30:	d305      	bcc.n	8007b3e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007b38:	69ba      	ldr	r2, [r7, #24]
 8007b3a:	429a      	cmp	r2, r3
 8007b3c:	d903      	bls.n	8007b46 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007b3e:	2301      	movs	r3, #1
 8007b40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007b44:	e113      	b.n	8007d6e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b48:	2200      	movs	r2, #0
 8007b4a:	60bb      	str	r3, [r7, #8]
 8007b4c:	60fa      	str	r2, [r7, #12]
 8007b4e:	697b      	ldr	r3, [r7, #20]
 8007b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b52:	4a84      	ldr	r2, [pc, #528]	@ (8007d64 <UART_SetConfig+0x5c4>)
 8007b54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	2200      	movs	r2, #0
 8007b5c:	603b      	str	r3, [r7, #0]
 8007b5e:	607a      	str	r2, [r7, #4]
 8007b60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007b64:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007b68:	f7f9 f8c6 	bl	8000cf8 <__aeabi_uldivmod>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	460b      	mov	r3, r1
 8007b70:	4610      	mov	r0, r2
 8007b72:	4619      	mov	r1, r3
 8007b74:	f04f 0200 	mov.w	r2, #0
 8007b78:	f04f 0300 	mov.w	r3, #0
 8007b7c:	020b      	lsls	r3, r1, #8
 8007b7e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007b82:	0202      	lsls	r2, r0, #8
 8007b84:	6979      	ldr	r1, [r7, #20]
 8007b86:	6849      	ldr	r1, [r1, #4]
 8007b88:	0849      	lsrs	r1, r1, #1
 8007b8a:	2000      	movs	r0, #0
 8007b8c:	460c      	mov	r4, r1
 8007b8e:	4605      	mov	r5, r0
 8007b90:	eb12 0804 	adds.w	r8, r2, r4
 8007b94:	eb43 0905 	adc.w	r9, r3, r5
 8007b98:	697b      	ldr	r3, [r7, #20]
 8007b9a:	685b      	ldr	r3, [r3, #4]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	469a      	mov	sl, r3
 8007ba0:	4693      	mov	fp, r2
 8007ba2:	4652      	mov	r2, sl
 8007ba4:	465b      	mov	r3, fp
 8007ba6:	4640      	mov	r0, r8
 8007ba8:	4649      	mov	r1, r9
 8007baa:	f7f9 f8a5 	bl	8000cf8 <__aeabi_uldivmod>
 8007bae:	4602      	mov	r2, r0
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	4613      	mov	r3, r2
 8007bb4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007bb6:	6a3b      	ldr	r3, [r7, #32]
 8007bb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007bbc:	d308      	bcc.n	8007bd0 <UART_SetConfig+0x430>
 8007bbe:	6a3b      	ldr	r3, [r7, #32]
 8007bc0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007bc4:	d204      	bcs.n	8007bd0 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	6a3a      	ldr	r2, [r7, #32]
 8007bcc:	60da      	str	r2, [r3, #12]
 8007bce:	e0ce      	b.n	8007d6e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007bd6:	e0ca      	b.n	8007d6e <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	69db      	ldr	r3, [r3, #28]
 8007bdc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007be0:	d166      	bne.n	8007cb0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007be2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007be6:	2b08      	cmp	r3, #8
 8007be8:	d827      	bhi.n	8007c3a <UART_SetConfig+0x49a>
 8007bea:	a201      	add	r2, pc, #4	@ (adr r2, 8007bf0 <UART_SetConfig+0x450>)
 8007bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bf0:	08007c15 	.word	0x08007c15
 8007bf4:	08007c1d 	.word	0x08007c1d
 8007bf8:	08007c25 	.word	0x08007c25
 8007bfc:	08007c3b 	.word	0x08007c3b
 8007c00:	08007c2b 	.word	0x08007c2b
 8007c04:	08007c3b 	.word	0x08007c3b
 8007c08:	08007c3b 	.word	0x08007c3b
 8007c0c:	08007c3b 	.word	0x08007c3b
 8007c10:	08007c33 	.word	0x08007c33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c14:	f7fd f98a 	bl	8004f2c <HAL_RCC_GetPCLK1Freq>
 8007c18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007c1a:	e014      	b.n	8007c46 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007c1c:	f7fd f99c 	bl	8004f58 <HAL_RCC_GetPCLK2Freq>
 8007c20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007c22:	e010      	b.n	8007c46 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c24:	4b4e      	ldr	r3, [pc, #312]	@ (8007d60 <UART_SetConfig+0x5c0>)
 8007c26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007c28:	e00d      	b.n	8007c46 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c2a:	f7fd f911 	bl	8004e50 <HAL_RCC_GetSysClockFreq>
 8007c2e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007c30:	e009      	b.n	8007c46 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007c38:	e005      	b.n	8007c46 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007c44:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	f000 8090 	beq.w	8007d6e <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c52:	4a44      	ldr	r2, [pc, #272]	@ (8007d64 <UART_SetConfig+0x5c4>)
 8007c54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c58:	461a      	mov	r2, r3
 8007c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c60:	005a      	lsls	r2, r3, #1
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	085b      	lsrs	r3, r3, #1
 8007c68:	441a      	add	r2, r3
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	685b      	ldr	r3, [r3, #4]
 8007c6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c72:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c74:	6a3b      	ldr	r3, [r7, #32]
 8007c76:	2b0f      	cmp	r3, #15
 8007c78:	d916      	bls.n	8007ca8 <UART_SetConfig+0x508>
 8007c7a:	6a3b      	ldr	r3, [r7, #32]
 8007c7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c80:	d212      	bcs.n	8007ca8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007c82:	6a3b      	ldr	r3, [r7, #32]
 8007c84:	b29b      	uxth	r3, r3
 8007c86:	f023 030f 	bic.w	r3, r3, #15
 8007c8a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007c8c:	6a3b      	ldr	r3, [r7, #32]
 8007c8e:	085b      	lsrs	r3, r3, #1
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	f003 0307 	and.w	r3, r3, #7
 8007c96:	b29a      	uxth	r2, r3
 8007c98:	8bfb      	ldrh	r3, [r7, #30]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007c9e:	697b      	ldr	r3, [r7, #20]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	8bfa      	ldrh	r2, [r7, #30]
 8007ca4:	60da      	str	r2, [r3, #12]
 8007ca6:	e062      	b.n	8007d6e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007cae:	e05e      	b.n	8007d6e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007cb0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007cb4:	2b08      	cmp	r3, #8
 8007cb6:	d828      	bhi.n	8007d0a <UART_SetConfig+0x56a>
 8007cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8007cc0 <UART_SetConfig+0x520>)
 8007cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cbe:	bf00      	nop
 8007cc0:	08007ce5 	.word	0x08007ce5
 8007cc4:	08007ced 	.word	0x08007ced
 8007cc8:	08007cf5 	.word	0x08007cf5
 8007ccc:	08007d0b 	.word	0x08007d0b
 8007cd0:	08007cfb 	.word	0x08007cfb
 8007cd4:	08007d0b 	.word	0x08007d0b
 8007cd8:	08007d0b 	.word	0x08007d0b
 8007cdc:	08007d0b 	.word	0x08007d0b
 8007ce0:	08007d03 	.word	0x08007d03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ce4:	f7fd f922 	bl	8004f2c <HAL_RCC_GetPCLK1Freq>
 8007ce8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007cea:	e014      	b.n	8007d16 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007cec:	f7fd f934 	bl	8004f58 <HAL_RCC_GetPCLK2Freq>
 8007cf0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007cf2:	e010      	b.n	8007d16 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8007d60 <UART_SetConfig+0x5c0>)
 8007cf6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007cf8:	e00d      	b.n	8007d16 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007cfa:	f7fd f8a9 	bl	8004e50 <HAL_RCC_GetSysClockFreq>
 8007cfe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d00:	e009      	b.n	8007d16 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d06:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d08:	e005      	b.n	8007d16 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007d14:	bf00      	nop
    }

    if (pclk != 0U)
 8007d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d028      	beq.n	8007d6e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d1c:	697b      	ldr	r3, [r7, #20]
 8007d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d20:	4a10      	ldr	r2, [pc, #64]	@ (8007d64 <UART_SetConfig+0x5c4>)
 8007d22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d26:	461a      	mov	r2, r3
 8007d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d2a:	fbb3 f2f2 	udiv	r2, r3, r2
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	085b      	lsrs	r3, r3, #1
 8007d34:	441a      	add	r2, r3
 8007d36:	697b      	ldr	r3, [r7, #20]
 8007d38:	685b      	ldr	r3, [r3, #4]
 8007d3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d3e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d40:	6a3b      	ldr	r3, [r7, #32]
 8007d42:	2b0f      	cmp	r3, #15
 8007d44:	d910      	bls.n	8007d68 <UART_SetConfig+0x5c8>
 8007d46:	6a3b      	ldr	r3, [r7, #32]
 8007d48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d4c:	d20c      	bcs.n	8007d68 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007d4e:	6a3b      	ldr	r3, [r7, #32]
 8007d50:	b29a      	uxth	r2, r3
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	60da      	str	r2, [r3, #12]
 8007d58:	e009      	b.n	8007d6e <UART_SetConfig+0x5ce>
 8007d5a:	bf00      	nop
 8007d5c:	40008000 	.word	0x40008000
 8007d60:	00f42400 	.word	0x00f42400
 8007d64:	08010a74 	.word	0x08010a74
      }
      else
      {
        ret = HAL_ERROR;
 8007d68:	2301      	movs	r3, #1
 8007d6a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	2201      	movs	r2, #1
 8007d72:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	2201      	movs	r2, #1
 8007d7a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	2200      	movs	r2, #0
 8007d82:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	2200      	movs	r2, #0
 8007d88:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007d8a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3730      	adds	r7, #48	@ 0x30
 8007d92:	46bd      	mov	sp, r7
 8007d94:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007d98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007da4:	f003 0308 	and.w	r3, r3, #8
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d00a      	beq.n	8007dc2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	430a      	orrs	r2, r1
 8007dc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dc6:	f003 0301 	and.w	r3, r3, #1
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d00a      	beq.n	8007de4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	430a      	orrs	r2, r1
 8007de2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007de8:	f003 0302 	and.w	r3, r3, #2
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d00a      	beq.n	8007e06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	685b      	ldr	r3, [r3, #4]
 8007df6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	430a      	orrs	r2, r1
 8007e04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e0a:	f003 0304 	and.w	r3, r3, #4
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d00a      	beq.n	8007e28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	430a      	orrs	r2, r1
 8007e26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e2c:	f003 0310 	and.w	r3, r3, #16
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00a      	beq.n	8007e4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	689b      	ldr	r3, [r3, #8]
 8007e3a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	430a      	orrs	r2, r1
 8007e48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e4e:	f003 0320 	and.w	r3, r3, #32
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d00a      	beq.n	8007e6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	689b      	ldr	r3, [r3, #8]
 8007e5c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	430a      	orrs	r2, r1
 8007e6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d01a      	beq.n	8007eae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	430a      	orrs	r2, r1
 8007e8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007e92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e96:	d10a      	bne.n	8007eae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	430a      	orrs	r2, r1
 8007eac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d00a      	beq.n	8007ed0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	430a      	orrs	r2, r1
 8007ece:	605a      	str	r2, [r3, #4]
  }
}
 8007ed0:	bf00      	nop
 8007ed2:	370c      	adds	r7, #12
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr

08007edc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b098      	sub	sp, #96	@ 0x60
 8007ee0:	af02      	add	r7, sp, #8
 8007ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007eec:	f7fb f8a8 	bl	8003040 <HAL_GetTick>
 8007ef0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f003 0308 	and.w	r3, r3, #8
 8007efc:	2b08      	cmp	r3, #8
 8007efe:	d12f      	bne.n	8007f60 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f00:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007f04:	9300      	str	r3, [sp, #0]
 8007f06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f000 f88e 	bl	8008030 <UART_WaitOnFlagUntilTimeout>
 8007f14:	4603      	mov	r3, r0
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d022      	beq.n	8007f60 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f22:	e853 3f00 	ldrex	r3, [r3]
 8007f26:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007f28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	461a      	mov	r2, r3
 8007f36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f38:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f3a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f3c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f40:	e841 2300 	strex	r3, r2, [r1]
 8007f44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d1e6      	bne.n	8007f1a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2220      	movs	r2, #32
 8007f50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2200      	movs	r2, #0
 8007f58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007f5c:	2303      	movs	r3, #3
 8007f5e:	e063      	b.n	8008028 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	f003 0304 	and.w	r3, r3, #4
 8007f6a:	2b04      	cmp	r3, #4
 8007f6c:	d149      	bne.n	8008002 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007f6e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007f72:	9300      	str	r3, [sp, #0]
 8007f74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007f76:	2200      	movs	r2, #0
 8007f78:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f000 f857 	bl	8008030 <UART_WaitOnFlagUntilTimeout>
 8007f82:	4603      	mov	r3, r0
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d03c      	beq.n	8008002 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f90:	e853 3f00 	ldrex	r3, [r3]
 8007f94:	623b      	str	r3, [r7, #32]
   return(result);
 8007f96:	6a3b      	ldr	r3, [r7, #32]
 8007f98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	461a      	mov	r2, r3
 8007fa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fa6:	633b      	str	r3, [r7, #48]	@ 0x30
 8007fa8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007faa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007fac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007fae:	e841 2300 	strex	r3, r2, [r1]
 8007fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d1e6      	bne.n	8007f88 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	3308      	adds	r3, #8
 8007fc0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc2:	693b      	ldr	r3, [r7, #16]
 8007fc4:	e853 3f00 	ldrex	r3, [r3]
 8007fc8:	60fb      	str	r3, [r7, #12]
   return(result);
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	f023 0301 	bic.w	r3, r3, #1
 8007fd0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	3308      	adds	r3, #8
 8007fd8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007fda:	61fa      	str	r2, [r7, #28]
 8007fdc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fde:	69b9      	ldr	r1, [r7, #24]
 8007fe0:	69fa      	ldr	r2, [r7, #28]
 8007fe2:	e841 2300 	strex	r3, r2, [r1]
 8007fe6:	617b      	str	r3, [r7, #20]
   return(result);
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d1e5      	bne.n	8007fba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2220      	movs	r2, #32
 8007ff2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2200      	movs	r2, #0
 8007ffa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ffe:	2303      	movs	r3, #3
 8008000:	e012      	b.n	8008028 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2220      	movs	r2, #32
 8008006:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2220      	movs	r2, #32
 800800e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2200      	movs	r2, #0
 8008016:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2200      	movs	r2, #0
 8008022:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008026:	2300      	movs	r3, #0
}
 8008028:	4618      	mov	r0, r3
 800802a:	3758      	adds	r7, #88	@ 0x58
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}

08008030 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b084      	sub	sp, #16
 8008034:	af00      	add	r7, sp, #0
 8008036:	60f8      	str	r0, [r7, #12]
 8008038:	60b9      	str	r1, [r7, #8]
 800803a:	603b      	str	r3, [r7, #0]
 800803c:	4613      	mov	r3, r2
 800803e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008040:	e04f      	b.n	80080e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008042:	69bb      	ldr	r3, [r7, #24]
 8008044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008048:	d04b      	beq.n	80080e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800804a:	f7fa fff9 	bl	8003040 <HAL_GetTick>
 800804e:	4602      	mov	r2, r0
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	1ad3      	subs	r3, r2, r3
 8008054:	69ba      	ldr	r2, [r7, #24]
 8008056:	429a      	cmp	r2, r3
 8008058:	d302      	bcc.n	8008060 <UART_WaitOnFlagUntilTimeout+0x30>
 800805a:	69bb      	ldr	r3, [r7, #24]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d101      	bne.n	8008064 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008060:	2303      	movs	r3, #3
 8008062:	e04e      	b.n	8008102 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	f003 0304 	and.w	r3, r3, #4
 800806e:	2b00      	cmp	r3, #0
 8008070:	d037      	beq.n	80080e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	2b80      	cmp	r3, #128	@ 0x80
 8008076:	d034      	beq.n	80080e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	2b40      	cmp	r3, #64	@ 0x40
 800807c:	d031      	beq.n	80080e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	69db      	ldr	r3, [r3, #28]
 8008084:	f003 0308 	and.w	r3, r3, #8
 8008088:	2b08      	cmp	r3, #8
 800808a:	d110      	bne.n	80080ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	2208      	movs	r2, #8
 8008092:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008094:	68f8      	ldr	r0, [r7, #12]
 8008096:	f000 f95b 	bl	8008350 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	2208      	movs	r2, #8
 800809e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	2200      	movs	r2, #0
 80080a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	e029      	b.n	8008102 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	69db      	ldr	r3, [r3, #28]
 80080b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80080b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80080bc:	d111      	bne.n	80080e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80080c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80080c8:	68f8      	ldr	r0, [r7, #12]
 80080ca:	f000 f941 	bl	8008350 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2220      	movs	r2, #32
 80080d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	2200      	movs	r2, #0
 80080da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80080de:	2303      	movs	r3, #3
 80080e0:	e00f      	b.n	8008102 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	69da      	ldr	r2, [r3, #28]
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	4013      	ands	r3, r2
 80080ec:	68ba      	ldr	r2, [r7, #8]
 80080ee:	429a      	cmp	r2, r3
 80080f0:	bf0c      	ite	eq
 80080f2:	2301      	moveq	r3, #1
 80080f4:	2300      	movne	r3, #0
 80080f6:	b2db      	uxtb	r3, r3
 80080f8:	461a      	mov	r2, r3
 80080fa:	79fb      	ldrb	r3, [r7, #7]
 80080fc:	429a      	cmp	r2, r3
 80080fe:	d0a0      	beq.n	8008042 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008100:	2300      	movs	r3, #0
}
 8008102:	4618      	mov	r0, r3
 8008104:	3710      	adds	r7, #16
 8008106:	46bd      	mov	sp, r7
 8008108:	bd80      	pop	{r7, pc}
	...

0800810c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800810c:	b480      	push	{r7}
 800810e:	b0a3      	sub	sp, #140	@ 0x8c
 8008110:	af00      	add	r7, sp, #0
 8008112:	60f8      	str	r0, [r7, #12]
 8008114:	60b9      	str	r1, [r7, #8]
 8008116:	4613      	mov	r3, r2
 8008118:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	68ba      	ldr	r2, [r7, #8]
 800811e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	88fa      	ldrh	r2, [r7, #6]
 8008124:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	88fa      	ldrh	r2, [r7, #6]
 800812c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2200      	movs	r2, #0
 8008134:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800813e:	d10e      	bne.n	800815e <UART_Start_Receive_IT+0x52>
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	691b      	ldr	r3, [r3, #16]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d105      	bne.n	8008154 <UART_Start_Receive_IT+0x48>
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800814e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008152:	e02d      	b.n	80081b0 <UART_Start_Receive_IT+0xa4>
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	22ff      	movs	r2, #255	@ 0xff
 8008158:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800815c:	e028      	b.n	80081b0 <UART_Start_Receive_IT+0xa4>
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d10d      	bne.n	8008182 <UART_Start_Receive_IT+0x76>
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	691b      	ldr	r3, [r3, #16]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d104      	bne.n	8008178 <UART_Start_Receive_IT+0x6c>
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	22ff      	movs	r2, #255	@ 0xff
 8008172:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008176:	e01b      	b.n	80081b0 <UART_Start_Receive_IT+0xa4>
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	227f      	movs	r2, #127	@ 0x7f
 800817c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008180:	e016      	b.n	80081b0 <UART_Start_Receive_IT+0xa4>
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	689b      	ldr	r3, [r3, #8]
 8008186:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800818a:	d10d      	bne.n	80081a8 <UART_Start_Receive_IT+0x9c>
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	691b      	ldr	r3, [r3, #16]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d104      	bne.n	800819e <UART_Start_Receive_IT+0x92>
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	227f      	movs	r2, #127	@ 0x7f
 8008198:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800819c:	e008      	b.n	80081b0 <UART_Start_Receive_IT+0xa4>
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	223f      	movs	r2, #63	@ 0x3f
 80081a2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80081a6:	e003      	b.n	80081b0 <UART_Start_Receive_IT+0xa4>
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	2200      	movs	r2, #0
 80081ac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2200      	movs	r2, #0
 80081b4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	2222      	movs	r2, #34	@ 0x22
 80081bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	3308      	adds	r3, #8
 80081c6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80081ca:	e853 3f00 	ldrex	r3, [r3]
 80081ce:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80081d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80081d2:	f043 0301 	orr.w	r3, r3, #1
 80081d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	3308      	adds	r3, #8
 80081e0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80081e4:	673a      	str	r2, [r7, #112]	@ 0x70
 80081e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081e8:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80081ea:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80081ec:	e841 2300 	strex	r3, r2, [r1]
 80081f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80081f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d1e3      	bne.n	80081c0 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80081fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008200:	d14f      	bne.n	80082a2 <UART_Start_Receive_IT+0x196>
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008208:	88fa      	ldrh	r2, [r7, #6]
 800820a:	429a      	cmp	r2, r3
 800820c:	d349      	bcc.n	80082a2 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	689b      	ldr	r3, [r3, #8]
 8008212:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008216:	d107      	bne.n	8008228 <UART_Start_Receive_IT+0x11c>
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	691b      	ldr	r3, [r3, #16]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d103      	bne.n	8008228 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	4a47      	ldr	r2, [pc, #284]	@ (8008340 <UART_Start_Receive_IT+0x234>)
 8008224:	675a      	str	r2, [r3, #116]	@ 0x74
 8008226:	e002      	b.n	800822e <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	4a46      	ldr	r2, [pc, #280]	@ (8008344 <UART_Start_Receive_IT+0x238>)
 800822c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	691b      	ldr	r3, [r3, #16]
 8008232:	2b00      	cmp	r3, #0
 8008234:	d01a      	beq.n	800826c <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800823c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800823e:	e853 3f00 	ldrex	r3, [r3]
 8008242:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008244:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008246:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800824a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	461a      	mov	r2, r3
 8008254:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008258:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800825a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800825c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800825e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008260:	e841 2300 	strex	r3, r2, [r1]
 8008264:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008266:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008268:	2b00      	cmp	r3, #0
 800826a:	d1e4      	bne.n	8008236 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	3308      	adds	r3, #8
 8008272:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008274:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008276:	e853 3f00 	ldrex	r3, [r3]
 800827a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800827c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800827e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008282:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	3308      	adds	r3, #8
 800828a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800828c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800828e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008290:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008292:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008294:	e841 2300 	strex	r3, r2, [r1]
 8008298:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800829a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800829c:	2b00      	cmp	r3, #0
 800829e:	d1e5      	bne.n	800826c <UART_Start_Receive_IT+0x160>
 80082a0:	e046      	b.n	8008330 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	689b      	ldr	r3, [r3, #8]
 80082a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082aa:	d107      	bne.n	80082bc <UART_Start_Receive_IT+0x1b0>
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	691b      	ldr	r3, [r3, #16]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d103      	bne.n	80082bc <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	4a24      	ldr	r2, [pc, #144]	@ (8008348 <UART_Start_Receive_IT+0x23c>)
 80082b8:	675a      	str	r2, [r3, #116]	@ 0x74
 80082ba:	e002      	b.n	80082c2 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	4a23      	ldr	r2, [pc, #140]	@ (800834c <UART_Start_Receive_IT+0x240>)
 80082c0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	691b      	ldr	r3, [r3, #16]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d019      	beq.n	80082fe <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082d2:	e853 3f00 	ldrex	r3, [r3]
 80082d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80082d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082da:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80082de:	677b      	str	r3, [r7, #116]	@ 0x74
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	461a      	mov	r2, r3
 80082e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80082e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80082ea:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80082ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80082f0:	e841 2300 	strex	r3, r2, [r1]
 80082f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80082f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d1e6      	bne.n	80082ca <UART_Start_Receive_IT+0x1be>
 80082fc:	e018      	b.n	8008330 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	e853 3f00 	ldrex	r3, [r3]
 800830a:	613b      	str	r3, [r7, #16]
   return(result);
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	f043 0320 	orr.w	r3, r3, #32
 8008312:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	461a      	mov	r2, r3
 800831a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800831c:	623b      	str	r3, [r7, #32]
 800831e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008320:	69f9      	ldr	r1, [r7, #28]
 8008322:	6a3a      	ldr	r2, [r7, #32]
 8008324:	e841 2300 	strex	r3, r2, [r1]
 8008328:	61bb      	str	r3, [r7, #24]
   return(result);
 800832a:	69bb      	ldr	r3, [r7, #24]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d1e6      	bne.n	80082fe <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008330:	2300      	movs	r3, #0
}
 8008332:	4618      	mov	r0, r3
 8008334:	378c      	adds	r7, #140	@ 0x8c
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	08008b75 	.word	0x08008b75
 8008344:	08008811 	.word	0x08008811
 8008348:	08008659 	.word	0x08008659
 800834c:	080084a1 	.word	0x080084a1

08008350 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008350:	b480      	push	{r7}
 8008352:	b095      	sub	sp, #84	@ 0x54
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800835e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008360:	e853 3f00 	ldrex	r3, [r3]
 8008364:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008368:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800836c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	461a      	mov	r2, r3
 8008374:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008376:	643b      	str	r3, [r7, #64]	@ 0x40
 8008378:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800837a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800837c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800837e:	e841 2300 	strex	r3, r2, [r1]
 8008382:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008386:	2b00      	cmp	r3, #0
 8008388:	d1e6      	bne.n	8008358 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	3308      	adds	r3, #8
 8008390:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008392:	6a3b      	ldr	r3, [r7, #32]
 8008394:	e853 3f00 	ldrex	r3, [r3]
 8008398:	61fb      	str	r3, [r7, #28]
   return(result);
 800839a:	69fb      	ldr	r3, [r7, #28]
 800839c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80083a0:	f023 0301 	bic.w	r3, r3, #1
 80083a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	3308      	adds	r3, #8
 80083ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80083ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80083b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083b6:	e841 2300 	strex	r3, r2, [r1]
 80083ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80083bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d1e3      	bne.n	800838a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80083c6:	2b01      	cmp	r3, #1
 80083c8:	d118      	bne.n	80083fc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	e853 3f00 	ldrex	r3, [r3]
 80083d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	f023 0310 	bic.w	r3, r3, #16
 80083de:	647b      	str	r3, [r7, #68]	@ 0x44
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	461a      	mov	r2, r3
 80083e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80083e8:	61bb      	str	r3, [r7, #24]
 80083ea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ec:	6979      	ldr	r1, [r7, #20]
 80083ee:	69ba      	ldr	r2, [r7, #24]
 80083f0:	e841 2300 	strex	r3, r2, [r1]
 80083f4:	613b      	str	r3, [r7, #16]
   return(result);
 80083f6:	693b      	ldr	r3, [r7, #16]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d1e6      	bne.n	80083ca <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2220      	movs	r2, #32
 8008400:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2200      	movs	r2, #0
 8008408:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2200      	movs	r2, #0
 800840e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008410:	bf00      	nop
 8008412:	3754      	adds	r7, #84	@ 0x54
 8008414:	46bd      	mov	sp, r7
 8008416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841a:	4770      	bx	lr

0800841c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b084      	sub	sp, #16
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008428:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	2200      	movs	r2, #0
 800842e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2200      	movs	r2, #0
 8008436:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800843a:	68f8      	ldr	r0, [r7, #12]
 800843c:	f7ff f9a6 	bl	800778c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008440:	bf00      	nop
 8008442:	3710      	adds	r7, #16
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b088      	sub	sp, #32
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	e853 3f00 	ldrex	r3, [r3]
 800845c:	60bb      	str	r3, [r7, #8]
   return(result);
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008464:	61fb      	str	r3, [r7, #28]
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	461a      	mov	r2, r3
 800846c:	69fb      	ldr	r3, [r7, #28]
 800846e:	61bb      	str	r3, [r7, #24]
 8008470:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008472:	6979      	ldr	r1, [r7, #20]
 8008474:	69ba      	ldr	r2, [r7, #24]
 8008476:	e841 2300 	strex	r3, r2, [r1]
 800847a:	613b      	str	r3, [r7, #16]
   return(result);
 800847c:	693b      	ldr	r3, [r7, #16]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d1e6      	bne.n	8008450 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2220      	movs	r2, #32
 8008486:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2200      	movs	r2, #0
 800848e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008490:	6878      	ldr	r0, [r7, #4]
 8008492:	f7ff f971 	bl	8007778 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008496:	bf00      	nop
 8008498:	3720      	adds	r7, #32
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}
	...

080084a0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b09c      	sub	sp, #112	@ 0x70
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80084ae:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80084b8:	2b22      	cmp	r3, #34	@ 0x22
 80084ba:	f040 80be 	bne.w	800863a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084c4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80084c8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80084cc:	b2d9      	uxtb	r1, r3
 80084ce:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80084d2:	b2da      	uxtb	r2, r3
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084d8:	400a      	ands	r2, r1
 80084da:	b2d2      	uxtb	r2, r2
 80084dc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084e2:	1c5a      	adds	r2, r3, #1
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	3b01      	subs	r3, #1
 80084f2:	b29a      	uxth	r2, r3
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008500:	b29b      	uxth	r3, r3
 8008502:	2b00      	cmp	r3, #0
 8008504:	f040 80a1 	bne.w	800864a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008510:	e853 3f00 	ldrex	r3, [r3]
 8008514:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008516:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008518:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800851c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	461a      	mov	r2, r3
 8008524:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008526:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008528:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800852c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800852e:	e841 2300 	strex	r3, r2, [r1]
 8008532:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008534:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008536:	2b00      	cmp	r3, #0
 8008538:	d1e6      	bne.n	8008508 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	3308      	adds	r3, #8
 8008540:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008544:	e853 3f00 	ldrex	r3, [r3]
 8008548:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800854a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800854c:	f023 0301 	bic.w	r3, r3, #1
 8008550:	667b      	str	r3, [r7, #100]	@ 0x64
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	3308      	adds	r3, #8
 8008558:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800855a:	647a      	str	r2, [r7, #68]	@ 0x44
 800855c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800855e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008560:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008562:	e841 2300 	strex	r3, r2, [r1]
 8008566:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008568:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800856a:	2b00      	cmp	r3, #0
 800856c:	d1e5      	bne.n	800853a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2220      	movs	r2, #32
 8008572:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2200      	movs	r2, #0
 800857a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2200      	movs	r2, #0
 8008580:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4a33      	ldr	r2, [pc, #204]	@ (8008654 <UART_RxISR_8BIT+0x1b4>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d01f      	beq.n	80085cc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	685b      	ldr	r3, [r3, #4]
 8008592:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008596:	2b00      	cmp	r3, #0
 8008598:	d018      	beq.n	80085cc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a2:	e853 3f00 	ldrex	r3, [r3]
 80085a6:	623b      	str	r3, [r7, #32]
   return(result);
 80085a8:	6a3b      	ldr	r3, [r7, #32]
 80085aa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80085ae:	663b      	str	r3, [r7, #96]	@ 0x60
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	461a      	mov	r2, r3
 80085b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80085b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80085ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80085be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085c0:	e841 2300 	strex	r3, r2, [r1]
 80085c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80085c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d1e6      	bne.n	800859a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80085d0:	2b01      	cmp	r3, #1
 80085d2:	d12e      	bne.n	8008632 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2200      	movs	r2, #0
 80085d8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e0:	693b      	ldr	r3, [r7, #16]
 80085e2:	e853 3f00 	ldrex	r3, [r3]
 80085e6:	60fb      	str	r3, [r7, #12]
   return(result);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	f023 0310 	bic.w	r3, r3, #16
 80085ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	461a      	mov	r2, r3
 80085f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085f8:	61fb      	str	r3, [r7, #28]
 80085fa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fc:	69b9      	ldr	r1, [r7, #24]
 80085fe:	69fa      	ldr	r2, [r7, #28]
 8008600:	e841 2300 	strex	r3, r2, [r1]
 8008604:	617b      	str	r3, [r7, #20]
   return(result);
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d1e6      	bne.n	80085da <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	69db      	ldr	r3, [r3, #28]
 8008612:	f003 0310 	and.w	r3, r3, #16
 8008616:	2b10      	cmp	r3, #16
 8008618:	d103      	bne.n	8008622 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	2210      	movs	r2, #16
 8008620:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008628:	4619      	mov	r1, r3
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f7fa fa62 	bl	8002af4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008630:	e00b      	b.n	800864a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f7f8 ffa4 	bl	8001580 <HAL_UART_RxCpltCallback>
}
 8008638:	e007      	b.n	800864a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	699a      	ldr	r2, [r3, #24]
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	f042 0208 	orr.w	r2, r2, #8
 8008648:	619a      	str	r2, [r3, #24]
}
 800864a:	bf00      	nop
 800864c:	3770      	adds	r7, #112	@ 0x70
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}
 8008652:	bf00      	nop
 8008654:	40008000 	.word	0x40008000

08008658 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b09c      	sub	sp, #112	@ 0x70
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008666:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008670:	2b22      	cmp	r3, #34	@ 0x22
 8008672:	f040 80be 	bne.w	80087f2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800867c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008684:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008686:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800868a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800868e:	4013      	ands	r3, r2
 8008690:	b29a      	uxth	r2, r3
 8008692:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008694:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800869a:	1c9a      	adds	r2, r3, #2
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80086a6:	b29b      	uxth	r3, r3
 80086a8:	3b01      	subs	r3, #1
 80086aa:	b29a      	uxth	r2, r3
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80086b8:	b29b      	uxth	r3, r3
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	f040 80a1 	bne.w	8008802 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086c8:	e853 3f00 	ldrex	r3, [r3]
 80086cc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80086ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80086d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	461a      	mov	r2, r3
 80086dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80086de:	657b      	str	r3, [r7, #84]	@ 0x54
 80086e0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80086e4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80086e6:	e841 2300 	strex	r3, r2, [r1]
 80086ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80086ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d1e6      	bne.n	80086c0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	3308      	adds	r3, #8
 80086f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086fc:	e853 3f00 	ldrex	r3, [r3]
 8008700:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008704:	f023 0301 	bic.w	r3, r3, #1
 8008708:	663b      	str	r3, [r7, #96]	@ 0x60
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	3308      	adds	r3, #8
 8008710:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008712:	643a      	str	r2, [r7, #64]	@ 0x40
 8008714:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008716:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008718:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800871a:	e841 2300 	strex	r3, r2, [r1]
 800871e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008722:	2b00      	cmp	r3, #0
 8008724:	d1e5      	bne.n	80086f2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2220      	movs	r2, #32
 800872a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2200      	movs	r2, #0
 8008732:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2200      	movs	r2, #0
 8008738:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a33      	ldr	r2, [pc, #204]	@ (800880c <UART_RxISR_16BIT+0x1b4>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d01f      	beq.n	8008784 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800874e:	2b00      	cmp	r3, #0
 8008750:	d018      	beq.n	8008784 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008758:	6a3b      	ldr	r3, [r7, #32]
 800875a:	e853 3f00 	ldrex	r3, [r3]
 800875e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008760:	69fb      	ldr	r3, [r7, #28]
 8008762:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008766:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	461a      	mov	r2, r3
 800876e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008770:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008772:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008774:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008776:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008778:	e841 2300 	strex	r3, r2, [r1]
 800877c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800877e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008780:	2b00      	cmp	r3, #0
 8008782:	d1e6      	bne.n	8008752 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008788:	2b01      	cmp	r3, #1
 800878a:	d12e      	bne.n	80087ea <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	2200      	movs	r2, #0
 8008790:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	e853 3f00 	ldrex	r3, [r3]
 800879e:	60bb      	str	r3, [r7, #8]
   return(result);
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	f023 0310 	bic.w	r3, r3, #16
 80087a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	461a      	mov	r2, r3
 80087ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80087b0:	61bb      	str	r3, [r7, #24]
 80087b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b4:	6979      	ldr	r1, [r7, #20]
 80087b6:	69ba      	ldr	r2, [r7, #24]
 80087b8:	e841 2300 	strex	r3, r2, [r1]
 80087bc:	613b      	str	r3, [r7, #16]
   return(result);
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d1e6      	bne.n	8008792 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	69db      	ldr	r3, [r3, #28]
 80087ca:	f003 0310 	and.w	r3, r3, #16
 80087ce:	2b10      	cmp	r3, #16
 80087d0:	d103      	bne.n	80087da <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	2210      	movs	r2, #16
 80087d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80087e0:	4619      	mov	r1, r3
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	f7fa f986 	bl	8002af4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80087e8:	e00b      	b.n	8008802 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f7f8 fec8 	bl	8001580 <HAL_UART_RxCpltCallback>
}
 80087f0:	e007      	b.n	8008802 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	699a      	ldr	r2, [r3, #24]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f042 0208 	orr.w	r2, r2, #8
 8008800:	619a      	str	r2, [r3, #24]
}
 8008802:	bf00      	nop
 8008804:	3770      	adds	r7, #112	@ 0x70
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
 800880a:	bf00      	nop
 800880c:	40008000 	.word	0x40008000

08008810 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b0ac      	sub	sp, #176	@ 0xb0
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800881e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	69db      	ldr	r3, [r3, #28]
 8008828:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	689b      	ldr	r3, [r3, #8]
 800883c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008846:	2b22      	cmp	r3, #34	@ 0x22
 8008848:	f040 8183 	bne.w	8008b52 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008852:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008856:	e126      	b.n	8008aa6 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800885e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008862:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8008866:	b2d9      	uxtb	r1, r3
 8008868:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800886c:	b2da      	uxtb	r2, r3
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008872:	400a      	ands	r2, r1
 8008874:	b2d2      	uxtb	r2, r2
 8008876:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800887c:	1c5a      	adds	r2, r3, #1
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008888:	b29b      	uxth	r3, r3
 800888a:	3b01      	subs	r3, #1
 800888c:	b29a      	uxth	r2, r3
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	69db      	ldr	r3, [r3, #28]
 800889a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800889e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088a2:	f003 0307 	and.w	r3, r3, #7
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d053      	beq.n	8008952 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80088aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088ae:	f003 0301 	and.w	r3, r3, #1
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d011      	beq.n	80088da <UART_RxISR_8BIT_FIFOEN+0xca>
 80088b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80088ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d00b      	beq.n	80088da <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	2201      	movs	r2, #1
 80088c8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088d0:	f043 0201 	orr.w	r2, r3, #1
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088de:	f003 0302 	and.w	r3, r3, #2
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d011      	beq.n	800890a <UART_RxISR_8BIT_FIFOEN+0xfa>
 80088e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80088ea:	f003 0301 	and.w	r3, r3, #1
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d00b      	beq.n	800890a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	2202      	movs	r2, #2
 80088f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008900:	f043 0204 	orr.w	r2, r3, #4
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800890a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800890e:	f003 0304 	and.w	r3, r3, #4
 8008912:	2b00      	cmp	r3, #0
 8008914:	d011      	beq.n	800893a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8008916:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800891a:	f003 0301 	and.w	r3, r3, #1
 800891e:	2b00      	cmp	r3, #0
 8008920:	d00b      	beq.n	800893a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	2204      	movs	r2, #4
 8008928:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008930:	f043 0202 	orr.w	r2, r3, #2
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008940:	2b00      	cmp	r3, #0
 8008942:	d006      	beq.n	8008952 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f7fe ff21 	bl	800778c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2200      	movs	r2, #0
 800894e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008958:	b29b      	uxth	r3, r3
 800895a:	2b00      	cmp	r3, #0
 800895c:	f040 80a3 	bne.w	8008aa6 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008966:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008968:	e853 3f00 	ldrex	r3, [r3]
 800896c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800896e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008970:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008974:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	461a      	mov	r2, r3
 800897e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008982:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008984:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008986:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008988:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800898a:	e841 2300 	strex	r3, r2, [r1]
 800898e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8008990:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008992:	2b00      	cmp	r3, #0
 8008994:	d1e4      	bne.n	8008960 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	3308      	adds	r3, #8
 800899c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800899e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089a0:	e853 3f00 	ldrex	r3, [r3]
 80089a4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80089a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80089a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80089ac:	f023 0301 	bic.w	r3, r3, #1
 80089b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	3308      	adds	r3, #8
 80089ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80089be:	66ba      	str	r2, [r7, #104]	@ 0x68
 80089c0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80089c4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80089c6:	e841 2300 	strex	r3, r2, [r1]
 80089ca:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80089cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d1e1      	bne.n	8008996 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2220      	movs	r2, #32
 80089d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2200      	movs	r2, #0
 80089e4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a60      	ldr	r2, [pc, #384]	@ (8008b6c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d021      	beq.n	8008a34 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	685b      	ldr	r3, [r3, #4]
 80089f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d01a      	beq.n	8008a34 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a06:	e853 3f00 	ldrex	r3, [r3]
 8008a0a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008a0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a0e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008a12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008a20:	657b      	str	r3, [r7, #84]	@ 0x54
 8008a22:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a24:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008a26:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008a28:	e841 2300 	strex	r3, r2, [r1]
 8008a2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008a2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d1e4      	bne.n	80089fe <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a38:	2b01      	cmp	r3, #1
 8008a3a:	d130      	bne.n	8008a9e <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a4a:	e853 3f00 	ldrex	r3, [r3]
 8008a4e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a52:	f023 0310 	bic.w	r3, r3, #16
 8008a56:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	461a      	mov	r2, r3
 8008a60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a64:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a66:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008a6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008a6c:	e841 2300 	strex	r3, r2, [r1]
 8008a70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d1e4      	bne.n	8008a42 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	69db      	ldr	r3, [r3, #28]
 8008a7e:	f003 0310 	and.w	r3, r3, #16
 8008a82:	2b10      	cmp	r3, #16
 8008a84:	d103      	bne.n	8008a8e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	2210      	movs	r2, #16
 8008a8c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a94:	4619      	mov	r1, r3
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f7fa f82c 	bl	8002af4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008a9c:	e00e      	b.n	8008abc <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f7f8 fd6e 	bl	8001580 <HAL_UART_RxCpltCallback>
        break;
 8008aa4:	e00a      	b.n	8008abc <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008aa6:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d006      	beq.n	8008abc <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8008aae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008ab2:	f003 0320 	and.w	r3, r3, #32
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	f47f aece 	bne.w	8008858 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ac2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008ac6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d049      	beq.n	8008b62 <UART_RxISR_8BIT_FIFOEN+0x352>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008ad4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008ad8:	429a      	cmp	r2, r3
 8008ada:	d242      	bcs.n	8008b62 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	3308      	adds	r3, #8
 8008ae2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae4:	6a3b      	ldr	r3, [r7, #32]
 8008ae6:	e853 3f00 	ldrex	r3, [r3]
 8008aea:	61fb      	str	r3, [r7, #28]
   return(result);
 8008aec:	69fb      	ldr	r3, [r7, #28]
 8008aee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008af2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	3308      	adds	r3, #8
 8008afc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008b00:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008b02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b04:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b08:	e841 2300 	strex	r3, r2, [r1]
 8008b0c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d1e3      	bne.n	8008adc <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	4a16      	ldr	r2, [pc, #88]	@ (8008b70 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8008b18:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	e853 3f00 	ldrex	r3, [r3]
 8008b26:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	f043 0320 	orr.w	r3, r3, #32
 8008b2e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	461a      	mov	r2, r3
 8008b38:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008b3c:	61bb      	str	r3, [r7, #24]
 8008b3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b40:	6979      	ldr	r1, [r7, #20]
 8008b42:	69ba      	ldr	r2, [r7, #24]
 8008b44:	e841 2300 	strex	r3, r2, [r1]
 8008b48:	613b      	str	r3, [r7, #16]
   return(result);
 8008b4a:	693b      	ldr	r3, [r7, #16]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d1e4      	bne.n	8008b1a <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b50:	e007      	b.n	8008b62 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	699a      	ldr	r2, [r3, #24]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	f042 0208 	orr.w	r2, r2, #8
 8008b60:	619a      	str	r2, [r3, #24]
}
 8008b62:	bf00      	nop
 8008b64:	37b0      	adds	r7, #176	@ 0xb0
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
 8008b6a:	bf00      	nop
 8008b6c:	40008000 	.word	0x40008000
 8008b70:	080084a1 	.word	0x080084a1

08008b74 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b0ae      	sub	sp, #184	@ 0xb8
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008b82:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	69db      	ldr	r3, [r3, #28]
 8008b8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	689b      	ldr	r3, [r3, #8]
 8008ba0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008baa:	2b22      	cmp	r3, #34	@ 0x22
 8008bac:	f040 8187 	bne.w	8008ebe <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008bb6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008bba:	e12a      	b.n	8008e12 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bc2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008bca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008bce:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8008bd2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8008bd6:	4013      	ands	r3, r2
 8008bd8:	b29a      	uxth	r2, r3
 8008bda:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008bde:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008be4:	1c9a      	adds	r2, r3, #2
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008bf0:	b29b      	uxth	r3, r3
 8008bf2:	3b01      	subs	r3, #1
 8008bf4:	b29a      	uxth	r2, r3
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	69db      	ldr	r3, [r3, #28]
 8008c02:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008c06:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008c0a:	f003 0307 	and.w	r3, r3, #7
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d053      	beq.n	8008cba <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008c12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008c16:	f003 0301 	and.w	r3, r3, #1
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d011      	beq.n	8008c42 <UART_RxISR_16BIT_FIFOEN+0xce>
 8008c1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008c22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d00b      	beq.n	8008c42 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	2201      	movs	r2, #1
 8008c30:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c38:	f043 0201 	orr.w	r2, r3, #1
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008c46:	f003 0302 	and.w	r3, r3, #2
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d011      	beq.n	8008c72 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8008c4e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008c52:	f003 0301 	and.w	r3, r3, #1
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d00b      	beq.n	8008c72 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	2202      	movs	r2, #2
 8008c60:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c68:	f043 0204 	orr.w	r2, r3, #4
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008c72:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008c76:	f003 0304 	and.w	r3, r3, #4
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d011      	beq.n	8008ca2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008c7e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008c82:	f003 0301 	and.w	r3, r3, #1
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d00b      	beq.n	8008ca2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	2204      	movs	r2, #4
 8008c90:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c98:	f043 0202 	orr.w	r2, r3, #2
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d006      	beq.n	8008cba <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f7fe fd6d 	bl	800778c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008cc0:	b29b      	uxth	r3, r3
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	f040 80a5 	bne.w	8008e12 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008cd0:	e853 3f00 	ldrex	r3, [r3]
 8008cd4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008cd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008cd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008cdc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	461a      	mov	r2, r3
 8008ce6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008cea:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008cee:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cf0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008cf2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008cf6:	e841 2300 	strex	r3, r2, [r1]
 8008cfa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008cfc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d1e2      	bne.n	8008cc8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	3308      	adds	r3, #8
 8008d08:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d0c:	e853 3f00 	ldrex	r3, [r3]
 8008d10:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008d12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d18:	f023 0301 	bic.w	r3, r3, #1
 8008d1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	3308      	adds	r3, #8
 8008d26:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8008d2a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008d2c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d2e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008d30:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008d32:	e841 2300 	strex	r3, r2, [r1]
 8008d36:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008d38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d1e1      	bne.n	8008d02 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2220      	movs	r2, #32
 8008d42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	4a60      	ldr	r2, [pc, #384]	@ (8008ed8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d021      	beq.n	8008da0 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	685b      	ldr	r3, [r3, #4]
 8008d62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d01a      	beq.n	8008da0 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d72:	e853 3f00 	ldrex	r3, [r3]
 8008d76:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008d78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d7a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008d7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	461a      	mov	r2, r3
 8008d88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008d8c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008d8e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d90:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008d92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008d94:	e841 2300 	strex	r3, r2, [r1]
 8008d98:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008d9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d1e4      	bne.n	8008d6a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008da4:	2b01      	cmp	r3, #1
 8008da6:	d130      	bne.n	8008e0a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2200      	movs	r2, #0
 8008dac:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008db6:	e853 3f00 	ldrex	r3, [r3]
 8008dba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008dbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dbe:	f023 0310 	bic.w	r3, r3, #16
 8008dc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	461a      	mov	r2, r3
 8008dcc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008dd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8008dd2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008dd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008dd8:	e841 2300 	strex	r3, r2, [r1]
 8008ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008dde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d1e4      	bne.n	8008dae <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	69db      	ldr	r3, [r3, #28]
 8008dea:	f003 0310 	and.w	r3, r3, #16
 8008dee:	2b10      	cmp	r3, #16
 8008df0:	d103      	bne.n	8008dfa <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	2210      	movs	r2, #16
 8008df8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008e00:	4619      	mov	r1, r3
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f7f9 fe76 	bl	8002af4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8008e08:	e00e      	b.n	8008e28 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f7f8 fbb8 	bl	8001580 <HAL_UART_RxCpltCallback>
        break;
 8008e10:	e00a      	b.n	8008e28 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008e12:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d006      	beq.n	8008e28 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8008e1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008e1e:	f003 0320 	and.w	r3, r3, #32
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	f47f aeca 	bne.w	8008bbc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e2e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008e32:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d049      	beq.n	8008ece <UART_RxISR_16BIT_FIFOEN+0x35a>
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008e40:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d242      	bcs.n	8008ece <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	3308      	adds	r3, #8
 8008e4e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e52:	e853 3f00 	ldrex	r3, [r3]
 8008e56:	623b      	str	r3, [r7, #32]
   return(result);
 8008e58:	6a3b      	ldr	r3, [r7, #32]
 8008e5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008e5e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	3308      	adds	r3, #8
 8008e68:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008e6c:	633a      	str	r2, [r7, #48]	@ 0x30
 8008e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e70:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e74:	e841 2300 	strex	r3, r2, [r1]
 8008e78:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d1e3      	bne.n	8008e48 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	4a16      	ldr	r2, [pc, #88]	@ (8008edc <UART_RxISR_16BIT_FIFOEN+0x368>)
 8008e84:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e8c:	693b      	ldr	r3, [r7, #16]
 8008e8e:	e853 3f00 	ldrex	r3, [r3]
 8008e92:	60fb      	str	r3, [r7, #12]
   return(result);
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f043 0320 	orr.w	r3, r3, #32
 8008e9a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	461a      	mov	r2, r3
 8008ea4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ea8:	61fb      	str	r3, [r7, #28]
 8008eaa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eac:	69b9      	ldr	r1, [r7, #24]
 8008eae:	69fa      	ldr	r2, [r7, #28]
 8008eb0:	e841 2300 	strex	r3, r2, [r1]
 8008eb4:	617b      	str	r3, [r7, #20]
   return(result);
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d1e4      	bne.n	8008e86 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008ebc:	e007      	b.n	8008ece <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	699a      	ldr	r2, [r3, #24]
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	f042 0208 	orr.w	r2, r2, #8
 8008ecc:	619a      	str	r2, [r3, #24]
}
 8008ece:	bf00      	nop
 8008ed0:	37b8      	adds	r7, #184	@ 0xb8
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}
 8008ed6:	bf00      	nop
 8008ed8:	40008000 	.word	0x40008000
 8008edc:	08008659 	.word	0x08008659

08008ee0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b083      	sub	sp, #12
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008ee8:	bf00      	nop
 8008eea:	370c      	adds	r7, #12
 8008eec:	46bd      	mov	sp, r7
 8008eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef2:	4770      	bx	lr

08008ef4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b083      	sub	sp, #12
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008efc:	bf00      	nop
 8008efe:	370c      	adds	r7, #12
 8008f00:	46bd      	mov	sp, r7
 8008f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f06:	4770      	bx	lr

08008f08 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b083      	sub	sp, #12
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008f10:	bf00      	nop
 8008f12:	370c      	adds	r7, #12
 8008f14:	46bd      	mov	sp, r7
 8008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1a:	4770      	bx	lr

08008f1c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b085      	sub	sp, #20
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	d101      	bne.n	8008f32 <HAL_UARTEx_DisableFifoMode+0x16>
 8008f2e:	2302      	movs	r3, #2
 8008f30:	e027      	b.n	8008f82 <HAL_UARTEx_DisableFifoMode+0x66>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2201      	movs	r2, #1
 8008f36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2224      	movs	r2, #36	@ 0x24
 8008f3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	681a      	ldr	r2, [r3, #0]
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f022 0201 	bic.w	r2, r2, #1
 8008f58:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008f60:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	68fa      	ldr	r2, [r7, #12]
 8008f6e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2220      	movs	r2, #32
 8008f74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f80:	2300      	movs	r3, #0
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3714      	adds	r7, #20
 8008f86:	46bd      	mov	sp, r7
 8008f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8c:	4770      	bx	lr

08008f8e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008f8e:	b580      	push	{r7, lr}
 8008f90:	b084      	sub	sp, #16
 8008f92:	af00      	add	r7, sp, #0
 8008f94:	6078      	str	r0, [r7, #4]
 8008f96:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d101      	bne.n	8008fa6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008fa2:	2302      	movs	r3, #2
 8008fa4:	e02d      	b.n	8009002 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2201      	movs	r2, #1
 8008faa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2224      	movs	r2, #36	@ 0x24
 8008fb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	681a      	ldr	r2, [r3, #0]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f022 0201 	bic.w	r2, r2, #1
 8008fcc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	683a      	ldr	r2, [r7, #0]
 8008fde:	430a      	orrs	r2, r1
 8008fe0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f000 f8a0 	bl	8009128 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	68fa      	ldr	r2, [r7, #12]
 8008fee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2220      	movs	r2, #32
 8008ff4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009000:	2300      	movs	r3, #0
}
 8009002:	4618      	mov	r0, r3
 8009004:	3710      	adds	r7, #16
 8009006:	46bd      	mov	sp, r7
 8009008:	bd80      	pop	{r7, pc}

0800900a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800900a:	b580      	push	{r7, lr}
 800900c:	b084      	sub	sp, #16
 800900e:	af00      	add	r7, sp, #0
 8009010:	6078      	str	r0, [r7, #4]
 8009012:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800901a:	2b01      	cmp	r3, #1
 800901c:	d101      	bne.n	8009022 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800901e:	2302      	movs	r3, #2
 8009020:	e02d      	b.n	800907e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	2201      	movs	r2, #1
 8009026:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2224      	movs	r2, #36	@ 0x24
 800902e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	681a      	ldr	r2, [r3, #0]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f022 0201 	bic.w	r2, r2, #1
 8009048:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	683a      	ldr	r2, [r7, #0]
 800905a:	430a      	orrs	r2, r1
 800905c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800905e:	6878      	ldr	r0, [r7, #4]
 8009060:	f000 f862 	bl	8009128 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	68fa      	ldr	r2, [r7, #12]
 800906a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2220      	movs	r2, #32
 8009070:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2200      	movs	r2, #0
 8009078:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800907c:	2300      	movs	r3, #0
}
 800907e:	4618      	mov	r0, r3
 8009080:	3710      	adds	r7, #16
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}

08009086 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009086:	b580      	push	{r7, lr}
 8009088:	b08c      	sub	sp, #48	@ 0x30
 800908a:	af00      	add	r7, sp, #0
 800908c:	60f8      	str	r0, [r7, #12]
 800908e:	60b9      	str	r1, [r7, #8]
 8009090:	4613      	mov	r3, r2
 8009092:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8009094:	2300      	movs	r3, #0
 8009096:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80090a0:	2b20      	cmp	r3, #32
 80090a2:	d13b      	bne.n	800911c <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 80090a4:	68bb      	ldr	r3, [r7, #8]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d002      	beq.n	80090b0 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 80090aa:	88fb      	ldrh	r3, [r7, #6]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d101      	bne.n	80090b4 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 80090b0:	2301      	movs	r3, #1
 80090b2:	e034      	b.n	800911e <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	2201      	movs	r2, #1
 80090b8:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2200      	movs	r2, #0
 80090be:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 80090c0:	88fb      	ldrh	r3, [r7, #6]
 80090c2:	461a      	mov	r2, r3
 80090c4:	68b9      	ldr	r1, [r7, #8]
 80090c6:	68f8      	ldr	r0, [r7, #12]
 80090c8:	f7ff f820 	bl	800810c <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80090d0:	2b01      	cmp	r3, #1
 80090d2:	d11d      	bne.n	8009110 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	2210      	movs	r2, #16
 80090da:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090e2:	69bb      	ldr	r3, [r7, #24]
 80090e4:	e853 3f00 	ldrex	r3, [r3]
 80090e8:	617b      	str	r3, [r7, #20]
   return(result);
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	f043 0310 	orr.w	r3, r3, #16
 80090f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	461a      	mov	r2, r3
 80090f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80090fc:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090fe:	6a39      	ldr	r1, [r7, #32]
 8009100:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009102:	e841 2300 	strex	r3, r2, [r1]
 8009106:	61fb      	str	r3, [r7, #28]
   return(result);
 8009108:	69fb      	ldr	r3, [r7, #28]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d1e6      	bne.n	80090dc <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 800910e:	e002      	b.n	8009116 <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8009110:	2301      	movs	r3, #1
 8009112:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8009116:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800911a:	e000      	b.n	800911e <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 800911c:	2302      	movs	r3, #2
  }
}
 800911e:	4618      	mov	r0, r3
 8009120:	3730      	adds	r7, #48	@ 0x30
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}
	...

08009128 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009128:	b480      	push	{r7}
 800912a:	b085      	sub	sp, #20
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009134:	2b00      	cmp	r3, #0
 8009136:	d108      	bne.n	800914a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2201      	movs	r2, #1
 800913c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2201      	movs	r2, #1
 8009144:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009148:	e031      	b.n	80091ae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800914a:	2308      	movs	r3, #8
 800914c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800914e:	2308      	movs	r3, #8
 8009150:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	689b      	ldr	r3, [r3, #8]
 8009158:	0e5b      	lsrs	r3, r3, #25
 800915a:	b2db      	uxtb	r3, r3
 800915c:	f003 0307 	and.w	r3, r3, #7
 8009160:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	689b      	ldr	r3, [r3, #8]
 8009168:	0f5b      	lsrs	r3, r3, #29
 800916a:	b2db      	uxtb	r3, r3
 800916c:	f003 0307 	and.w	r3, r3, #7
 8009170:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009172:	7bbb      	ldrb	r3, [r7, #14]
 8009174:	7b3a      	ldrb	r2, [r7, #12]
 8009176:	4911      	ldr	r1, [pc, #68]	@ (80091bc <UARTEx_SetNbDataToProcess+0x94>)
 8009178:	5c8a      	ldrb	r2, [r1, r2]
 800917a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800917e:	7b3a      	ldrb	r2, [r7, #12]
 8009180:	490f      	ldr	r1, [pc, #60]	@ (80091c0 <UARTEx_SetNbDataToProcess+0x98>)
 8009182:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009184:	fb93 f3f2 	sdiv	r3, r3, r2
 8009188:	b29a      	uxth	r2, r3
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009190:	7bfb      	ldrb	r3, [r7, #15]
 8009192:	7b7a      	ldrb	r2, [r7, #13]
 8009194:	4909      	ldr	r1, [pc, #36]	@ (80091bc <UARTEx_SetNbDataToProcess+0x94>)
 8009196:	5c8a      	ldrb	r2, [r1, r2]
 8009198:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800919c:	7b7a      	ldrb	r2, [r7, #13]
 800919e:	4908      	ldr	r1, [pc, #32]	@ (80091c0 <UARTEx_SetNbDataToProcess+0x98>)
 80091a0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80091a2:	fb93 f3f2 	sdiv	r3, r3, r2
 80091a6:	b29a      	uxth	r2, r3
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80091ae:	bf00      	nop
 80091b0:	3714      	adds	r7, #20
 80091b2:	46bd      	mov	sp, r7
 80091b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b8:	4770      	bx	lr
 80091ba:	bf00      	nop
 80091bc:	08010a8c 	.word	0x08010a8c
 80091c0:	08010a94 	.word	0x08010a94

080091c4 <pow>:
 80091c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091c6:	ed2d 8b02 	vpush	{d8}
 80091ca:	eeb0 8a40 	vmov.f32	s16, s0
 80091ce:	eef0 8a60 	vmov.f32	s17, s1
 80091d2:	ec55 4b11 	vmov	r4, r5, d1
 80091d6:	f000 f873 	bl	80092c0 <__ieee754_pow>
 80091da:	4622      	mov	r2, r4
 80091dc:	462b      	mov	r3, r5
 80091de:	4620      	mov	r0, r4
 80091e0:	4629      	mov	r1, r5
 80091e2:	ec57 6b10 	vmov	r6, r7, d0
 80091e6:	f7f7 fcd9 	bl	8000b9c <__aeabi_dcmpun>
 80091ea:	2800      	cmp	r0, #0
 80091ec:	d13b      	bne.n	8009266 <pow+0xa2>
 80091ee:	ec51 0b18 	vmov	r0, r1, d8
 80091f2:	2200      	movs	r2, #0
 80091f4:	2300      	movs	r3, #0
 80091f6:	f7f7 fc9f 	bl	8000b38 <__aeabi_dcmpeq>
 80091fa:	b1b8      	cbz	r0, 800922c <pow+0x68>
 80091fc:	2200      	movs	r2, #0
 80091fe:	2300      	movs	r3, #0
 8009200:	4620      	mov	r0, r4
 8009202:	4629      	mov	r1, r5
 8009204:	f7f7 fc98 	bl	8000b38 <__aeabi_dcmpeq>
 8009208:	2800      	cmp	r0, #0
 800920a:	d146      	bne.n	800929a <pow+0xd6>
 800920c:	ec45 4b10 	vmov	d0, r4, r5
 8009210:	f000 f848 	bl	80092a4 <finite>
 8009214:	b338      	cbz	r0, 8009266 <pow+0xa2>
 8009216:	2200      	movs	r2, #0
 8009218:	2300      	movs	r3, #0
 800921a:	4620      	mov	r0, r4
 800921c:	4629      	mov	r1, r5
 800921e:	f7f7 fc95 	bl	8000b4c <__aeabi_dcmplt>
 8009222:	b300      	cbz	r0, 8009266 <pow+0xa2>
 8009224:	f001 fb68 	bl	800a8f8 <__errno>
 8009228:	2322      	movs	r3, #34	@ 0x22
 800922a:	e01b      	b.n	8009264 <pow+0xa0>
 800922c:	ec47 6b10 	vmov	d0, r6, r7
 8009230:	f000 f838 	bl	80092a4 <finite>
 8009234:	b9e0      	cbnz	r0, 8009270 <pow+0xac>
 8009236:	eeb0 0a48 	vmov.f32	s0, s16
 800923a:	eef0 0a68 	vmov.f32	s1, s17
 800923e:	f000 f831 	bl	80092a4 <finite>
 8009242:	b1a8      	cbz	r0, 8009270 <pow+0xac>
 8009244:	ec45 4b10 	vmov	d0, r4, r5
 8009248:	f000 f82c 	bl	80092a4 <finite>
 800924c:	b180      	cbz	r0, 8009270 <pow+0xac>
 800924e:	4632      	mov	r2, r6
 8009250:	463b      	mov	r3, r7
 8009252:	4630      	mov	r0, r6
 8009254:	4639      	mov	r1, r7
 8009256:	f7f7 fca1 	bl	8000b9c <__aeabi_dcmpun>
 800925a:	2800      	cmp	r0, #0
 800925c:	d0e2      	beq.n	8009224 <pow+0x60>
 800925e:	f001 fb4b 	bl	800a8f8 <__errno>
 8009262:	2321      	movs	r3, #33	@ 0x21
 8009264:	6003      	str	r3, [r0, #0]
 8009266:	ecbd 8b02 	vpop	{d8}
 800926a:	ec47 6b10 	vmov	d0, r6, r7
 800926e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009270:	2200      	movs	r2, #0
 8009272:	2300      	movs	r3, #0
 8009274:	4630      	mov	r0, r6
 8009276:	4639      	mov	r1, r7
 8009278:	f7f7 fc5e 	bl	8000b38 <__aeabi_dcmpeq>
 800927c:	2800      	cmp	r0, #0
 800927e:	d0f2      	beq.n	8009266 <pow+0xa2>
 8009280:	eeb0 0a48 	vmov.f32	s0, s16
 8009284:	eef0 0a68 	vmov.f32	s1, s17
 8009288:	f000 f80c 	bl	80092a4 <finite>
 800928c:	2800      	cmp	r0, #0
 800928e:	d0ea      	beq.n	8009266 <pow+0xa2>
 8009290:	ec45 4b10 	vmov	d0, r4, r5
 8009294:	f000 f806 	bl	80092a4 <finite>
 8009298:	e7c3      	b.n	8009222 <pow+0x5e>
 800929a:	4f01      	ldr	r7, [pc, #4]	@ (80092a0 <pow+0xdc>)
 800929c:	2600      	movs	r6, #0
 800929e:	e7e2      	b.n	8009266 <pow+0xa2>
 80092a0:	3ff00000 	.word	0x3ff00000

080092a4 <finite>:
 80092a4:	b082      	sub	sp, #8
 80092a6:	ed8d 0b00 	vstr	d0, [sp]
 80092aa:	9801      	ldr	r0, [sp, #4]
 80092ac:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 80092b0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 80092b4:	0fc0      	lsrs	r0, r0, #31
 80092b6:	b002      	add	sp, #8
 80092b8:	4770      	bx	lr
 80092ba:	0000      	movs	r0, r0
 80092bc:	0000      	movs	r0, r0
	...

080092c0 <__ieee754_pow>:
 80092c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092c4:	b091      	sub	sp, #68	@ 0x44
 80092c6:	ed8d 1b00 	vstr	d1, [sp]
 80092ca:	e9dd 1900 	ldrd	r1, r9, [sp]
 80092ce:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 80092d2:	ea5a 0001 	orrs.w	r0, sl, r1
 80092d6:	ec57 6b10 	vmov	r6, r7, d0
 80092da:	d113      	bne.n	8009304 <__ieee754_pow+0x44>
 80092dc:	19b3      	adds	r3, r6, r6
 80092de:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 80092e2:	4152      	adcs	r2, r2
 80092e4:	4298      	cmp	r0, r3
 80092e6:	4b98      	ldr	r3, [pc, #608]	@ (8009548 <__ieee754_pow+0x288>)
 80092e8:	4193      	sbcs	r3, r2
 80092ea:	f080 84ea 	bcs.w	8009cc2 <__ieee754_pow+0xa02>
 80092ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092f2:	4630      	mov	r0, r6
 80092f4:	4639      	mov	r1, r7
 80092f6:	f7f7 f801 	bl	80002fc <__adddf3>
 80092fa:	ec41 0b10 	vmov	d0, r0, r1
 80092fe:	b011      	add	sp, #68	@ 0x44
 8009300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009304:	4a91      	ldr	r2, [pc, #580]	@ (800954c <__ieee754_pow+0x28c>)
 8009306:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800930a:	4590      	cmp	r8, r2
 800930c:	463d      	mov	r5, r7
 800930e:	4633      	mov	r3, r6
 8009310:	d806      	bhi.n	8009320 <__ieee754_pow+0x60>
 8009312:	d101      	bne.n	8009318 <__ieee754_pow+0x58>
 8009314:	2e00      	cmp	r6, #0
 8009316:	d1ea      	bne.n	80092ee <__ieee754_pow+0x2e>
 8009318:	4592      	cmp	sl, r2
 800931a:	d801      	bhi.n	8009320 <__ieee754_pow+0x60>
 800931c:	d10e      	bne.n	800933c <__ieee754_pow+0x7c>
 800931e:	b169      	cbz	r1, 800933c <__ieee754_pow+0x7c>
 8009320:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8009324:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8009328:	431d      	orrs	r5, r3
 800932a:	d1e0      	bne.n	80092ee <__ieee754_pow+0x2e>
 800932c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009330:	18db      	adds	r3, r3, r3
 8009332:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8009336:	4152      	adcs	r2, r2
 8009338:	429d      	cmp	r5, r3
 800933a:	e7d4      	b.n	80092e6 <__ieee754_pow+0x26>
 800933c:	2d00      	cmp	r5, #0
 800933e:	46c3      	mov	fp, r8
 8009340:	da3a      	bge.n	80093b8 <__ieee754_pow+0xf8>
 8009342:	4a83      	ldr	r2, [pc, #524]	@ (8009550 <__ieee754_pow+0x290>)
 8009344:	4592      	cmp	sl, r2
 8009346:	d84d      	bhi.n	80093e4 <__ieee754_pow+0x124>
 8009348:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800934c:	4592      	cmp	sl, r2
 800934e:	f240 84c7 	bls.w	8009ce0 <__ieee754_pow+0xa20>
 8009352:	ea4f 522a 	mov.w	r2, sl, asr #20
 8009356:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800935a:	2a14      	cmp	r2, #20
 800935c:	dd0f      	ble.n	800937e <__ieee754_pow+0xbe>
 800935e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8009362:	fa21 f402 	lsr.w	r4, r1, r2
 8009366:	fa04 f202 	lsl.w	r2, r4, r2
 800936a:	428a      	cmp	r2, r1
 800936c:	f040 84b8 	bne.w	8009ce0 <__ieee754_pow+0xa20>
 8009370:	f004 0401 	and.w	r4, r4, #1
 8009374:	f1c4 0402 	rsb	r4, r4, #2
 8009378:	2900      	cmp	r1, #0
 800937a:	d158      	bne.n	800942e <__ieee754_pow+0x16e>
 800937c:	e00e      	b.n	800939c <__ieee754_pow+0xdc>
 800937e:	2900      	cmp	r1, #0
 8009380:	d154      	bne.n	800942c <__ieee754_pow+0x16c>
 8009382:	f1c2 0214 	rsb	r2, r2, #20
 8009386:	fa4a f402 	asr.w	r4, sl, r2
 800938a:	fa04 f202 	lsl.w	r2, r4, r2
 800938e:	4552      	cmp	r2, sl
 8009390:	f040 84a3 	bne.w	8009cda <__ieee754_pow+0xa1a>
 8009394:	f004 0401 	and.w	r4, r4, #1
 8009398:	f1c4 0402 	rsb	r4, r4, #2
 800939c:	4a6d      	ldr	r2, [pc, #436]	@ (8009554 <__ieee754_pow+0x294>)
 800939e:	4592      	cmp	sl, r2
 80093a0:	d12e      	bne.n	8009400 <__ieee754_pow+0x140>
 80093a2:	f1b9 0f00 	cmp.w	r9, #0
 80093a6:	f280 8494 	bge.w	8009cd2 <__ieee754_pow+0xa12>
 80093aa:	496a      	ldr	r1, [pc, #424]	@ (8009554 <__ieee754_pow+0x294>)
 80093ac:	4632      	mov	r2, r6
 80093ae:	463b      	mov	r3, r7
 80093b0:	2000      	movs	r0, #0
 80093b2:	f7f7 fa83 	bl	80008bc <__aeabi_ddiv>
 80093b6:	e7a0      	b.n	80092fa <__ieee754_pow+0x3a>
 80093b8:	2400      	movs	r4, #0
 80093ba:	bbc1      	cbnz	r1, 800942e <__ieee754_pow+0x16e>
 80093bc:	4a63      	ldr	r2, [pc, #396]	@ (800954c <__ieee754_pow+0x28c>)
 80093be:	4592      	cmp	sl, r2
 80093c0:	d1ec      	bne.n	800939c <__ieee754_pow+0xdc>
 80093c2:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 80093c6:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 80093ca:	431a      	orrs	r2, r3
 80093cc:	f000 8479 	beq.w	8009cc2 <__ieee754_pow+0xa02>
 80093d0:	4b61      	ldr	r3, [pc, #388]	@ (8009558 <__ieee754_pow+0x298>)
 80093d2:	4598      	cmp	r8, r3
 80093d4:	d908      	bls.n	80093e8 <__ieee754_pow+0x128>
 80093d6:	f1b9 0f00 	cmp.w	r9, #0
 80093da:	f2c0 8476 	blt.w	8009cca <__ieee754_pow+0xa0a>
 80093de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80093e2:	e78a      	b.n	80092fa <__ieee754_pow+0x3a>
 80093e4:	2402      	movs	r4, #2
 80093e6:	e7e8      	b.n	80093ba <__ieee754_pow+0xfa>
 80093e8:	f1b9 0f00 	cmp.w	r9, #0
 80093ec:	f04f 0000 	mov.w	r0, #0
 80093f0:	f04f 0100 	mov.w	r1, #0
 80093f4:	da81      	bge.n	80092fa <__ieee754_pow+0x3a>
 80093f6:	e9dd 0300 	ldrd	r0, r3, [sp]
 80093fa:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80093fe:	e77c      	b.n	80092fa <__ieee754_pow+0x3a>
 8009400:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8009404:	d106      	bne.n	8009414 <__ieee754_pow+0x154>
 8009406:	4632      	mov	r2, r6
 8009408:	463b      	mov	r3, r7
 800940a:	4630      	mov	r0, r6
 800940c:	4639      	mov	r1, r7
 800940e:	f7f7 f92b 	bl	8000668 <__aeabi_dmul>
 8009412:	e772      	b.n	80092fa <__ieee754_pow+0x3a>
 8009414:	4a51      	ldr	r2, [pc, #324]	@ (800955c <__ieee754_pow+0x29c>)
 8009416:	4591      	cmp	r9, r2
 8009418:	d109      	bne.n	800942e <__ieee754_pow+0x16e>
 800941a:	2d00      	cmp	r5, #0
 800941c:	db07      	blt.n	800942e <__ieee754_pow+0x16e>
 800941e:	ec47 6b10 	vmov	d0, r6, r7
 8009422:	b011      	add	sp, #68	@ 0x44
 8009424:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009428:	f000 bd52 	b.w	8009ed0 <__ieee754_sqrt>
 800942c:	2400      	movs	r4, #0
 800942e:	ec47 6b10 	vmov	d0, r6, r7
 8009432:	9302      	str	r3, [sp, #8]
 8009434:	f000 fc88 	bl	8009d48 <fabs>
 8009438:	9b02      	ldr	r3, [sp, #8]
 800943a:	ec51 0b10 	vmov	r0, r1, d0
 800943e:	bb53      	cbnz	r3, 8009496 <__ieee754_pow+0x1d6>
 8009440:	4b44      	ldr	r3, [pc, #272]	@ (8009554 <__ieee754_pow+0x294>)
 8009442:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 8009446:	429a      	cmp	r2, r3
 8009448:	d002      	beq.n	8009450 <__ieee754_pow+0x190>
 800944a:	f1b8 0f00 	cmp.w	r8, #0
 800944e:	d122      	bne.n	8009496 <__ieee754_pow+0x1d6>
 8009450:	f1b9 0f00 	cmp.w	r9, #0
 8009454:	da05      	bge.n	8009462 <__ieee754_pow+0x1a2>
 8009456:	4602      	mov	r2, r0
 8009458:	460b      	mov	r3, r1
 800945a:	2000      	movs	r0, #0
 800945c:	493d      	ldr	r1, [pc, #244]	@ (8009554 <__ieee754_pow+0x294>)
 800945e:	f7f7 fa2d 	bl	80008bc <__aeabi_ddiv>
 8009462:	2d00      	cmp	r5, #0
 8009464:	f6bf af49 	bge.w	80092fa <__ieee754_pow+0x3a>
 8009468:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800946c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8009470:	ea58 0804 	orrs.w	r8, r8, r4
 8009474:	d108      	bne.n	8009488 <__ieee754_pow+0x1c8>
 8009476:	4602      	mov	r2, r0
 8009478:	460b      	mov	r3, r1
 800947a:	4610      	mov	r0, r2
 800947c:	4619      	mov	r1, r3
 800947e:	f7f6 ff3b 	bl	80002f8 <__aeabi_dsub>
 8009482:	4602      	mov	r2, r0
 8009484:	460b      	mov	r3, r1
 8009486:	e794      	b.n	80093b2 <__ieee754_pow+0xf2>
 8009488:	2c01      	cmp	r4, #1
 800948a:	f47f af36 	bne.w	80092fa <__ieee754_pow+0x3a>
 800948e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009492:	4619      	mov	r1, r3
 8009494:	e731      	b.n	80092fa <__ieee754_pow+0x3a>
 8009496:	0feb      	lsrs	r3, r5, #31
 8009498:	3b01      	subs	r3, #1
 800949a:	ea53 0204 	orrs.w	r2, r3, r4
 800949e:	d102      	bne.n	80094a6 <__ieee754_pow+0x1e6>
 80094a0:	4632      	mov	r2, r6
 80094a2:	463b      	mov	r3, r7
 80094a4:	e7e9      	b.n	800947a <__ieee754_pow+0x1ba>
 80094a6:	3c01      	subs	r4, #1
 80094a8:	431c      	orrs	r4, r3
 80094aa:	d016      	beq.n	80094da <__ieee754_pow+0x21a>
 80094ac:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8009538 <__ieee754_pow+0x278>
 80094b0:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 80094b4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80094b8:	f240 8112 	bls.w	80096e0 <__ieee754_pow+0x420>
 80094bc:	4b28      	ldr	r3, [pc, #160]	@ (8009560 <__ieee754_pow+0x2a0>)
 80094be:	459a      	cmp	sl, r3
 80094c0:	4b25      	ldr	r3, [pc, #148]	@ (8009558 <__ieee754_pow+0x298>)
 80094c2:	d916      	bls.n	80094f2 <__ieee754_pow+0x232>
 80094c4:	4598      	cmp	r8, r3
 80094c6:	d80b      	bhi.n	80094e0 <__ieee754_pow+0x220>
 80094c8:	f1b9 0f00 	cmp.w	r9, #0
 80094cc:	da0b      	bge.n	80094e6 <__ieee754_pow+0x226>
 80094ce:	2000      	movs	r0, #0
 80094d0:	b011      	add	sp, #68	@ 0x44
 80094d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094d6:	f000 bcf3 	b.w	8009ec0 <__math_oflow>
 80094da:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8009540 <__ieee754_pow+0x280>
 80094de:	e7e7      	b.n	80094b0 <__ieee754_pow+0x1f0>
 80094e0:	f1b9 0f00 	cmp.w	r9, #0
 80094e4:	dcf3      	bgt.n	80094ce <__ieee754_pow+0x20e>
 80094e6:	2000      	movs	r0, #0
 80094e8:	b011      	add	sp, #68	@ 0x44
 80094ea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ee:	f000 bcdf 	b.w	8009eb0 <__math_uflow>
 80094f2:	4598      	cmp	r8, r3
 80094f4:	d20c      	bcs.n	8009510 <__ieee754_pow+0x250>
 80094f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094fa:	2200      	movs	r2, #0
 80094fc:	2300      	movs	r3, #0
 80094fe:	f7f7 fb25 	bl	8000b4c <__aeabi_dcmplt>
 8009502:	3800      	subs	r0, #0
 8009504:	bf18      	it	ne
 8009506:	2001      	movne	r0, #1
 8009508:	f1b9 0f00 	cmp.w	r9, #0
 800950c:	daec      	bge.n	80094e8 <__ieee754_pow+0x228>
 800950e:	e7df      	b.n	80094d0 <__ieee754_pow+0x210>
 8009510:	4b10      	ldr	r3, [pc, #64]	@ (8009554 <__ieee754_pow+0x294>)
 8009512:	4598      	cmp	r8, r3
 8009514:	f04f 0200 	mov.w	r2, #0
 8009518:	d924      	bls.n	8009564 <__ieee754_pow+0x2a4>
 800951a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800951e:	2300      	movs	r3, #0
 8009520:	f7f7 fb14 	bl	8000b4c <__aeabi_dcmplt>
 8009524:	3800      	subs	r0, #0
 8009526:	bf18      	it	ne
 8009528:	2001      	movne	r0, #1
 800952a:	f1b9 0f00 	cmp.w	r9, #0
 800952e:	dccf      	bgt.n	80094d0 <__ieee754_pow+0x210>
 8009530:	e7da      	b.n	80094e8 <__ieee754_pow+0x228>
 8009532:	bf00      	nop
 8009534:	f3af 8000 	nop.w
 8009538:	00000000 	.word	0x00000000
 800953c:	3ff00000 	.word	0x3ff00000
 8009540:	00000000 	.word	0x00000000
 8009544:	bff00000 	.word	0xbff00000
 8009548:	fff00000 	.word	0xfff00000
 800954c:	7ff00000 	.word	0x7ff00000
 8009550:	433fffff 	.word	0x433fffff
 8009554:	3ff00000 	.word	0x3ff00000
 8009558:	3fefffff 	.word	0x3fefffff
 800955c:	3fe00000 	.word	0x3fe00000
 8009560:	43f00000 	.word	0x43f00000
 8009564:	4b5a      	ldr	r3, [pc, #360]	@ (80096d0 <__ieee754_pow+0x410>)
 8009566:	f7f6 fec7 	bl	80002f8 <__aeabi_dsub>
 800956a:	a351      	add	r3, pc, #324	@ (adr r3, 80096b0 <__ieee754_pow+0x3f0>)
 800956c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009570:	4604      	mov	r4, r0
 8009572:	460d      	mov	r5, r1
 8009574:	f7f7 f878 	bl	8000668 <__aeabi_dmul>
 8009578:	a34f      	add	r3, pc, #316	@ (adr r3, 80096b8 <__ieee754_pow+0x3f8>)
 800957a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800957e:	4606      	mov	r6, r0
 8009580:	460f      	mov	r7, r1
 8009582:	4620      	mov	r0, r4
 8009584:	4629      	mov	r1, r5
 8009586:	f7f7 f86f 	bl	8000668 <__aeabi_dmul>
 800958a:	4b52      	ldr	r3, [pc, #328]	@ (80096d4 <__ieee754_pow+0x414>)
 800958c:	4682      	mov	sl, r0
 800958e:	468b      	mov	fp, r1
 8009590:	2200      	movs	r2, #0
 8009592:	4620      	mov	r0, r4
 8009594:	4629      	mov	r1, r5
 8009596:	f7f7 f867 	bl	8000668 <__aeabi_dmul>
 800959a:	4602      	mov	r2, r0
 800959c:	460b      	mov	r3, r1
 800959e:	a148      	add	r1, pc, #288	@ (adr r1, 80096c0 <__ieee754_pow+0x400>)
 80095a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80095a4:	f7f6 fea8 	bl	80002f8 <__aeabi_dsub>
 80095a8:	4622      	mov	r2, r4
 80095aa:	462b      	mov	r3, r5
 80095ac:	f7f7 f85c 	bl	8000668 <__aeabi_dmul>
 80095b0:	4602      	mov	r2, r0
 80095b2:	460b      	mov	r3, r1
 80095b4:	2000      	movs	r0, #0
 80095b6:	4948      	ldr	r1, [pc, #288]	@ (80096d8 <__ieee754_pow+0x418>)
 80095b8:	f7f6 fe9e 	bl	80002f8 <__aeabi_dsub>
 80095bc:	4622      	mov	r2, r4
 80095be:	4680      	mov	r8, r0
 80095c0:	4689      	mov	r9, r1
 80095c2:	462b      	mov	r3, r5
 80095c4:	4620      	mov	r0, r4
 80095c6:	4629      	mov	r1, r5
 80095c8:	f7f7 f84e 	bl	8000668 <__aeabi_dmul>
 80095cc:	4602      	mov	r2, r0
 80095ce:	460b      	mov	r3, r1
 80095d0:	4640      	mov	r0, r8
 80095d2:	4649      	mov	r1, r9
 80095d4:	f7f7 f848 	bl	8000668 <__aeabi_dmul>
 80095d8:	a33b      	add	r3, pc, #236	@ (adr r3, 80096c8 <__ieee754_pow+0x408>)
 80095da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095de:	f7f7 f843 	bl	8000668 <__aeabi_dmul>
 80095e2:	4602      	mov	r2, r0
 80095e4:	460b      	mov	r3, r1
 80095e6:	4650      	mov	r0, sl
 80095e8:	4659      	mov	r1, fp
 80095ea:	f7f6 fe85 	bl	80002f8 <__aeabi_dsub>
 80095ee:	4602      	mov	r2, r0
 80095f0:	460b      	mov	r3, r1
 80095f2:	4680      	mov	r8, r0
 80095f4:	4689      	mov	r9, r1
 80095f6:	4630      	mov	r0, r6
 80095f8:	4639      	mov	r1, r7
 80095fa:	f7f6 fe7f 	bl	80002fc <__adddf3>
 80095fe:	2400      	movs	r4, #0
 8009600:	4632      	mov	r2, r6
 8009602:	463b      	mov	r3, r7
 8009604:	4620      	mov	r0, r4
 8009606:	460d      	mov	r5, r1
 8009608:	f7f6 fe76 	bl	80002f8 <__aeabi_dsub>
 800960c:	4602      	mov	r2, r0
 800960e:	460b      	mov	r3, r1
 8009610:	4640      	mov	r0, r8
 8009612:	4649      	mov	r1, r9
 8009614:	f7f6 fe70 	bl	80002f8 <__aeabi_dsub>
 8009618:	e9dd 2300 	ldrd	r2, r3, [sp]
 800961c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009620:	2300      	movs	r3, #0
 8009622:	9304      	str	r3, [sp, #16]
 8009624:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009628:	4606      	mov	r6, r0
 800962a:	460f      	mov	r7, r1
 800962c:	4652      	mov	r2, sl
 800962e:	465b      	mov	r3, fp
 8009630:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009634:	f7f6 fe60 	bl	80002f8 <__aeabi_dsub>
 8009638:	4622      	mov	r2, r4
 800963a:	462b      	mov	r3, r5
 800963c:	f7f7 f814 	bl	8000668 <__aeabi_dmul>
 8009640:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009644:	4680      	mov	r8, r0
 8009646:	4689      	mov	r9, r1
 8009648:	4630      	mov	r0, r6
 800964a:	4639      	mov	r1, r7
 800964c:	f7f7 f80c 	bl	8000668 <__aeabi_dmul>
 8009650:	4602      	mov	r2, r0
 8009652:	460b      	mov	r3, r1
 8009654:	4640      	mov	r0, r8
 8009656:	4649      	mov	r1, r9
 8009658:	f7f6 fe50 	bl	80002fc <__adddf3>
 800965c:	4652      	mov	r2, sl
 800965e:	465b      	mov	r3, fp
 8009660:	4606      	mov	r6, r0
 8009662:	460f      	mov	r7, r1
 8009664:	4620      	mov	r0, r4
 8009666:	4629      	mov	r1, r5
 8009668:	f7f6 fffe 	bl	8000668 <__aeabi_dmul>
 800966c:	460b      	mov	r3, r1
 800966e:	4602      	mov	r2, r0
 8009670:	4680      	mov	r8, r0
 8009672:	4689      	mov	r9, r1
 8009674:	4630      	mov	r0, r6
 8009676:	4639      	mov	r1, r7
 8009678:	f7f6 fe40 	bl	80002fc <__adddf3>
 800967c:	4b17      	ldr	r3, [pc, #92]	@ (80096dc <__ieee754_pow+0x41c>)
 800967e:	4299      	cmp	r1, r3
 8009680:	4604      	mov	r4, r0
 8009682:	460d      	mov	r5, r1
 8009684:	468a      	mov	sl, r1
 8009686:	468b      	mov	fp, r1
 8009688:	f340 82ef 	ble.w	8009c6a <__ieee754_pow+0x9aa>
 800968c:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8009690:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8009694:	4303      	orrs	r3, r0
 8009696:	f000 81e8 	beq.w	8009a6a <__ieee754_pow+0x7aa>
 800969a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800969e:	2200      	movs	r2, #0
 80096a0:	2300      	movs	r3, #0
 80096a2:	f7f7 fa53 	bl	8000b4c <__aeabi_dcmplt>
 80096a6:	3800      	subs	r0, #0
 80096a8:	bf18      	it	ne
 80096aa:	2001      	movne	r0, #1
 80096ac:	e710      	b.n	80094d0 <__ieee754_pow+0x210>
 80096ae:	bf00      	nop
 80096b0:	60000000 	.word	0x60000000
 80096b4:	3ff71547 	.word	0x3ff71547
 80096b8:	f85ddf44 	.word	0xf85ddf44
 80096bc:	3e54ae0b 	.word	0x3e54ae0b
 80096c0:	55555555 	.word	0x55555555
 80096c4:	3fd55555 	.word	0x3fd55555
 80096c8:	652b82fe 	.word	0x652b82fe
 80096cc:	3ff71547 	.word	0x3ff71547
 80096d0:	3ff00000 	.word	0x3ff00000
 80096d4:	3fd00000 	.word	0x3fd00000
 80096d8:	3fe00000 	.word	0x3fe00000
 80096dc:	408fffff 	.word	0x408fffff
 80096e0:	4bd5      	ldr	r3, [pc, #852]	@ (8009a38 <__ieee754_pow+0x778>)
 80096e2:	402b      	ands	r3, r5
 80096e4:	2200      	movs	r2, #0
 80096e6:	b92b      	cbnz	r3, 80096f4 <__ieee754_pow+0x434>
 80096e8:	4bd4      	ldr	r3, [pc, #848]	@ (8009a3c <__ieee754_pow+0x77c>)
 80096ea:	f7f6 ffbd 	bl	8000668 <__aeabi_dmul>
 80096ee:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80096f2:	468b      	mov	fp, r1
 80096f4:	ea4f 532b 	mov.w	r3, fp, asr #20
 80096f8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80096fc:	4413      	add	r3, r2
 80096fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8009700:	4bcf      	ldr	r3, [pc, #828]	@ (8009a40 <__ieee754_pow+0x780>)
 8009702:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8009706:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800970a:	459b      	cmp	fp, r3
 800970c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009710:	dd08      	ble.n	8009724 <__ieee754_pow+0x464>
 8009712:	4bcc      	ldr	r3, [pc, #816]	@ (8009a44 <__ieee754_pow+0x784>)
 8009714:	459b      	cmp	fp, r3
 8009716:	f340 81a5 	ble.w	8009a64 <__ieee754_pow+0x7a4>
 800971a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800971c:	3301      	adds	r3, #1
 800971e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009720:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8009724:	f04f 0a00 	mov.w	sl, #0
 8009728:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800972c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800972e:	4bc6      	ldr	r3, [pc, #792]	@ (8009a48 <__ieee754_pow+0x788>)
 8009730:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009734:	ed93 7b00 	vldr	d7, [r3]
 8009738:	4629      	mov	r1, r5
 800973a:	ec53 2b17 	vmov	r2, r3, d7
 800973e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009742:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009746:	f7f6 fdd7 	bl	80002f8 <__aeabi_dsub>
 800974a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800974e:	4606      	mov	r6, r0
 8009750:	460f      	mov	r7, r1
 8009752:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009756:	f7f6 fdd1 	bl	80002fc <__adddf3>
 800975a:	4602      	mov	r2, r0
 800975c:	460b      	mov	r3, r1
 800975e:	2000      	movs	r0, #0
 8009760:	49ba      	ldr	r1, [pc, #744]	@ (8009a4c <__ieee754_pow+0x78c>)
 8009762:	f7f7 f8ab 	bl	80008bc <__aeabi_ddiv>
 8009766:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800976a:	4602      	mov	r2, r0
 800976c:	460b      	mov	r3, r1
 800976e:	4630      	mov	r0, r6
 8009770:	4639      	mov	r1, r7
 8009772:	f7f6 ff79 	bl	8000668 <__aeabi_dmul>
 8009776:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800977a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800977e:	106d      	asrs	r5, r5, #1
 8009780:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8009784:	f04f 0b00 	mov.w	fp, #0
 8009788:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800978c:	4661      	mov	r1, ip
 800978e:	2200      	movs	r2, #0
 8009790:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009794:	4658      	mov	r0, fp
 8009796:	46e1      	mov	r9, ip
 8009798:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800979c:	4614      	mov	r4, r2
 800979e:	461d      	mov	r5, r3
 80097a0:	f7f6 ff62 	bl	8000668 <__aeabi_dmul>
 80097a4:	4602      	mov	r2, r0
 80097a6:	460b      	mov	r3, r1
 80097a8:	4630      	mov	r0, r6
 80097aa:	4639      	mov	r1, r7
 80097ac:	f7f6 fda4 	bl	80002f8 <__aeabi_dsub>
 80097b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80097b4:	4606      	mov	r6, r0
 80097b6:	460f      	mov	r7, r1
 80097b8:	4620      	mov	r0, r4
 80097ba:	4629      	mov	r1, r5
 80097bc:	f7f6 fd9c 	bl	80002f8 <__aeabi_dsub>
 80097c0:	4602      	mov	r2, r0
 80097c2:	460b      	mov	r3, r1
 80097c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80097c8:	f7f6 fd96 	bl	80002f8 <__aeabi_dsub>
 80097cc:	465a      	mov	r2, fp
 80097ce:	464b      	mov	r3, r9
 80097d0:	f7f6 ff4a 	bl	8000668 <__aeabi_dmul>
 80097d4:	4602      	mov	r2, r0
 80097d6:	460b      	mov	r3, r1
 80097d8:	4630      	mov	r0, r6
 80097da:	4639      	mov	r1, r7
 80097dc:	f7f6 fd8c 	bl	80002f8 <__aeabi_dsub>
 80097e0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80097e4:	f7f6 ff40 	bl	8000668 <__aeabi_dmul>
 80097e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097ec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80097f0:	4610      	mov	r0, r2
 80097f2:	4619      	mov	r1, r3
 80097f4:	f7f6 ff38 	bl	8000668 <__aeabi_dmul>
 80097f8:	a37d      	add	r3, pc, #500	@ (adr r3, 80099f0 <__ieee754_pow+0x730>)
 80097fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097fe:	4604      	mov	r4, r0
 8009800:	460d      	mov	r5, r1
 8009802:	f7f6 ff31 	bl	8000668 <__aeabi_dmul>
 8009806:	a37c      	add	r3, pc, #496	@ (adr r3, 80099f8 <__ieee754_pow+0x738>)
 8009808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800980c:	f7f6 fd76 	bl	80002fc <__adddf3>
 8009810:	4622      	mov	r2, r4
 8009812:	462b      	mov	r3, r5
 8009814:	f7f6 ff28 	bl	8000668 <__aeabi_dmul>
 8009818:	a379      	add	r3, pc, #484	@ (adr r3, 8009a00 <__ieee754_pow+0x740>)
 800981a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800981e:	f7f6 fd6d 	bl	80002fc <__adddf3>
 8009822:	4622      	mov	r2, r4
 8009824:	462b      	mov	r3, r5
 8009826:	f7f6 ff1f 	bl	8000668 <__aeabi_dmul>
 800982a:	a377      	add	r3, pc, #476	@ (adr r3, 8009a08 <__ieee754_pow+0x748>)
 800982c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009830:	f7f6 fd64 	bl	80002fc <__adddf3>
 8009834:	4622      	mov	r2, r4
 8009836:	462b      	mov	r3, r5
 8009838:	f7f6 ff16 	bl	8000668 <__aeabi_dmul>
 800983c:	a374      	add	r3, pc, #464	@ (adr r3, 8009a10 <__ieee754_pow+0x750>)
 800983e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009842:	f7f6 fd5b 	bl	80002fc <__adddf3>
 8009846:	4622      	mov	r2, r4
 8009848:	462b      	mov	r3, r5
 800984a:	f7f6 ff0d 	bl	8000668 <__aeabi_dmul>
 800984e:	a372      	add	r3, pc, #456	@ (adr r3, 8009a18 <__ieee754_pow+0x758>)
 8009850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009854:	f7f6 fd52 	bl	80002fc <__adddf3>
 8009858:	4622      	mov	r2, r4
 800985a:	4606      	mov	r6, r0
 800985c:	460f      	mov	r7, r1
 800985e:	462b      	mov	r3, r5
 8009860:	4620      	mov	r0, r4
 8009862:	4629      	mov	r1, r5
 8009864:	f7f6 ff00 	bl	8000668 <__aeabi_dmul>
 8009868:	4602      	mov	r2, r0
 800986a:	460b      	mov	r3, r1
 800986c:	4630      	mov	r0, r6
 800986e:	4639      	mov	r1, r7
 8009870:	f7f6 fefa 	bl	8000668 <__aeabi_dmul>
 8009874:	465a      	mov	r2, fp
 8009876:	4604      	mov	r4, r0
 8009878:	460d      	mov	r5, r1
 800987a:	464b      	mov	r3, r9
 800987c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009880:	f7f6 fd3c 	bl	80002fc <__adddf3>
 8009884:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009888:	f7f6 feee 	bl	8000668 <__aeabi_dmul>
 800988c:	4622      	mov	r2, r4
 800988e:	462b      	mov	r3, r5
 8009890:	f7f6 fd34 	bl	80002fc <__adddf3>
 8009894:	465a      	mov	r2, fp
 8009896:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800989a:	464b      	mov	r3, r9
 800989c:	4658      	mov	r0, fp
 800989e:	4649      	mov	r1, r9
 80098a0:	f7f6 fee2 	bl	8000668 <__aeabi_dmul>
 80098a4:	4b6a      	ldr	r3, [pc, #424]	@ (8009a50 <__ieee754_pow+0x790>)
 80098a6:	2200      	movs	r2, #0
 80098a8:	4606      	mov	r6, r0
 80098aa:	460f      	mov	r7, r1
 80098ac:	f7f6 fd26 	bl	80002fc <__adddf3>
 80098b0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80098b4:	f7f6 fd22 	bl	80002fc <__adddf3>
 80098b8:	46d8      	mov	r8, fp
 80098ba:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80098be:	460d      	mov	r5, r1
 80098c0:	465a      	mov	r2, fp
 80098c2:	460b      	mov	r3, r1
 80098c4:	4640      	mov	r0, r8
 80098c6:	4649      	mov	r1, r9
 80098c8:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80098cc:	f7f6 fecc 	bl	8000668 <__aeabi_dmul>
 80098d0:	465c      	mov	r4, fp
 80098d2:	4680      	mov	r8, r0
 80098d4:	4689      	mov	r9, r1
 80098d6:	4b5e      	ldr	r3, [pc, #376]	@ (8009a50 <__ieee754_pow+0x790>)
 80098d8:	2200      	movs	r2, #0
 80098da:	4620      	mov	r0, r4
 80098dc:	4629      	mov	r1, r5
 80098de:	f7f6 fd0b 	bl	80002f8 <__aeabi_dsub>
 80098e2:	4632      	mov	r2, r6
 80098e4:	463b      	mov	r3, r7
 80098e6:	f7f6 fd07 	bl	80002f8 <__aeabi_dsub>
 80098ea:	4602      	mov	r2, r0
 80098ec:	460b      	mov	r3, r1
 80098ee:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80098f2:	f7f6 fd01 	bl	80002f8 <__aeabi_dsub>
 80098f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80098fa:	f7f6 feb5 	bl	8000668 <__aeabi_dmul>
 80098fe:	4622      	mov	r2, r4
 8009900:	4606      	mov	r6, r0
 8009902:	460f      	mov	r7, r1
 8009904:	462b      	mov	r3, r5
 8009906:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800990a:	f7f6 fead 	bl	8000668 <__aeabi_dmul>
 800990e:	4602      	mov	r2, r0
 8009910:	460b      	mov	r3, r1
 8009912:	4630      	mov	r0, r6
 8009914:	4639      	mov	r1, r7
 8009916:	f7f6 fcf1 	bl	80002fc <__adddf3>
 800991a:	4606      	mov	r6, r0
 800991c:	460f      	mov	r7, r1
 800991e:	4602      	mov	r2, r0
 8009920:	460b      	mov	r3, r1
 8009922:	4640      	mov	r0, r8
 8009924:	4649      	mov	r1, r9
 8009926:	f7f6 fce9 	bl	80002fc <__adddf3>
 800992a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800992e:	a33c      	add	r3, pc, #240	@ (adr r3, 8009a20 <__ieee754_pow+0x760>)
 8009930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009934:	4658      	mov	r0, fp
 8009936:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800993a:	460d      	mov	r5, r1
 800993c:	f7f6 fe94 	bl	8000668 <__aeabi_dmul>
 8009940:	465c      	mov	r4, fp
 8009942:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009946:	4642      	mov	r2, r8
 8009948:	464b      	mov	r3, r9
 800994a:	4620      	mov	r0, r4
 800994c:	4629      	mov	r1, r5
 800994e:	f7f6 fcd3 	bl	80002f8 <__aeabi_dsub>
 8009952:	4602      	mov	r2, r0
 8009954:	460b      	mov	r3, r1
 8009956:	4630      	mov	r0, r6
 8009958:	4639      	mov	r1, r7
 800995a:	f7f6 fccd 	bl	80002f8 <__aeabi_dsub>
 800995e:	a332      	add	r3, pc, #200	@ (adr r3, 8009a28 <__ieee754_pow+0x768>)
 8009960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009964:	f7f6 fe80 	bl	8000668 <__aeabi_dmul>
 8009968:	a331      	add	r3, pc, #196	@ (adr r3, 8009a30 <__ieee754_pow+0x770>)
 800996a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800996e:	4606      	mov	r6, r0
 8009970:	460f      	mov	r7, r1
 8009972:	4620      	mov	r0, r4
 8009974:	4629      	mov	r1, r5
 8009976:	f7f6 fe77 	bl	8000668 <__aeabi_dmul>
 800997a:	4602      	mov	r2, r0
 800997c:	460b      	mov	r3, r1
 800997e:	4630      	mov	r0, r6
 8009980:	4639      	mov	r1, r7
 8009982:	f7f6 fcbb 	bl	80002fc <__adddf3>
 8009986:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009988:	4b32      	ldr	r3, [pc, #200]	@ (8009a54 <__ieee754_pow+0x794>)
 800998a:	4413      	add	r3, r2
 800998c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009990:	f7f6 fcb4 	bl	80002fc <__adddf3>
 8009994:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009998:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800999a:	f7f6 fdfb 	bl	8000594 <__aeabi_i2d>
 800999e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80099a0:	4b2d      	ldr	r3, [pc, #180]	@ (8009a58 <__ieee754_pow+0x798>)
 80099a2:	4413      	add	r3, r2
 80099a4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80099a8:	4606      	mov	r6, r0
 80099aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80099ae:	460f      	mov	r7, r1
 80099b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80099b4:	f7f6 fca2 	bl	80002fc <__adddf3>
 80099b8:	4642      	mov	r2, r8
 80099ba:	464b      	mov	r3, r9
 80099bc:	f7f6 fc9e 	bl	80002fc <__adddf3>
 80099c0:	4632      	mov	r2, r6
 80099c2:	463b      	mov	r3, r7
 80099c4:	f7f6 fc9a 	bl	80002fc <__adddf3>
 80099c8:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80099cc:	4632      	mov	r2, r6
 80099ce:	463b      	mov	r3, r7
 80099d0:	4658      	mov	r0, fp
 80099d2:	460d      	mov	r5, r1
 80099d4:	f7f6 fc90 	bl	80002f8 <__aeabi_dsub>
 80099d8:	4642      	mov	r2, r8
 80099da:	464b      	mov	r3, r9
 80099dc:	f7f6 fc8c 	bl	80002f8 <__aeabi_dsub>
 80099e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80099e4:	f7f6 fc88 	bl	80002f8 <__aeabi_dsub>
 80099e8:	465c      	mov	r4, fp
 80099ea:	4602      	mov	r2, r0
 80099ec:	e036      	b.n	8009a5c <__ieee754_pow+0x79c>
 80099ee:	bf00      	nop
 80099f0:	4a454eef 	.word	0x4a454eef
 80099f4:	3fca7e28 	.word	0x3fca7e28
 80099f8:	93c9db65 	.word	0x93c9db65
 80099fc:	3fcd864a 	.word	0x3fcd864a
 8009a00:	a91d4101 	.word	0xa91d4101
 8009a04:	3fd17460 	.word	0x3fd17460
 8009a08:	518f264d 	.word	0x518f264d
 8009a0c:	3fd55555 	.word	0x3fd55555
 8009a10:	db6fabff 	.word	0xdb6fabff
 8009a14:	3fdb6db6 	.word	0x3fdb6db6
 8009a18:	33333303 	.word	0x33333303
 8009a1c:	3fe33333 	.word	0x3fe33333
 8009a20:	e0000000 	.word	0xe0000000
 8009a24:	3feec709 	.word	0x3feec709
 8009a28:	dc3a03fd 	.word	0xdc3a03fd
 8009a2c:	3feec709 	.word	0x3feec709
 8009a30:	145b01f5 	.word	0x145b01f5
 8009a34:	be3e2fe0 	.word	0xbe3e2fe0
 8009a38:	7ff00000 	.word	0x7ff00000
 8009a3c:	43400000 	.word	0x43400000
 8009a40:	0003988e 	.word	0x0003988e
 8009a44:	000bb679 	.word	0x000bb679
 8009a48:	08010ac0 	.word	0x08010ac0
 8009a4c:	3ff00000 	.word	0x3ff00000
 8009a50:	40080000 	.word	0x40080000
 8009a54:	08010aa0 	.word	0x08010aa0
 8009a58:	08010ab0 	.word	0x08010ab0
 8009a5c:	460b      	mov	r3, r1
 8009a5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a62:	e5d7      	b.n	8009614 <__ieee754_pow+0x354>
 8009a64:	f04f 0a01 	mov.w	sl, #1
 8009a68:	e65e      	b.n	8009728 <__ieee754_pow+0x468>
 8009a6a:	a3b4      	add	r3, pc, #720	@ (adr r3, 8009d3c <__ieee754_pow+0xa7c>)
 8009a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a70:	4630      	mov	r0, r6
 8009a72:	4639      	mov	r1, r7
 8009a74:	f7f6 fc42 	bl	80002fc <__adddf3>
 8009a78:	4642      	mov	r2, r8
 8009a7a:	e9cd 0100 	strd	r0, r1, [sp]
 8009a7e:	464b      	mov	r3, r9
 8009a80:	4620      	mov	r0, r4
 8009a82:	4629      	mov	r1, r5
 8009a84:	f7f6 fc38 	bl	80002f8 <__aeabi_dsub>
 8009a88:	4602      	mov	r2, r0
 8009a8a:	460b      	mov	r3, r1
 8009a8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a90:	f7f7 f87a 	bl	8000b88 <__aeabi_dcmpgt>
 8009a94:	2800      	cmp	r0, #0
 8009a96:	f47f ae00 	bne.w	800969a <__ieee754_pow+0x3da>
 8009a9a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8009a9e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009aa2:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8009aa6:	fa43 fa0a 	asr.w	sl, r3, sl
 8009aaa:	44da      	add	sl, fp
 8009aac:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009ab0:	489d      	ldr	r0, [pc, #628]	@ (8009d28 <__ieee754_pow+0xa68>)
 8009ab2:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8009ab6:	4108      	asrs	r0, r1
 8009ab8:	ea00 030a 	and.w	r3, r0, sl
 8009abc:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009ac0:	f1c1 0114 	rsb	r1, r1, #20
 8009ac4:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8009ac8:	fa4a fa01 	asr.w	sl, sl, r1
 8009acc:	f1bb 0f00 	cmp.w	fp, #0
 8009ad0:	4640      	mov	r0, r8
 8009ad2:	4649      	mov	r1, r9
 8009ad4:	f04f 0200 	mov.w	r2, #0
 8009ad8:	bfb8      	it	lt
 8009ada:	f1ca 0a00 	rsblt	sl, sl, #0
 8009ade:	f7f6 fc0b 	bl	80002f8 <__aeabi_dsub>
 8009ae2:	4680      	mov	r8, r0
 8009ae4:	4689      	mov	r9, r1
 8009ae6:	4632      	mov	r2, r6
 8009ae8:	463b      	mov	r3, r7
 8009aea:	4640      	mov	r0, r8
 8009aec:	4649      	mov	r1, r9
 8009aee:	f7f6 fc05 	bl	80002fc <__adddf3>
 8009af2:	2400      	movs	r4, #0
 8009af4:	a37c      	add	r3, pc, #496	@ (adr r3, 8009ce8 <__ieee754_pow+0xa28>)
 8009af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009afa:	4620      	mov	r0, r4
 8009afc:	460d      	mov	r5, r1
 8009afe:	f7f6 fdb3 	bl	8000668 <__aeabi_dmul>
 8009b02:	4642      	mov	r2, r8
 8009b04:	e9cd 0100 	strd	r0, r1, [sp]
 8009b08:	464b      	mov	r3, r9
 8009b0a:	4620      	mov	r0, r4
 8009b0c:	4629      	mov	r1, r5
 8009b0e:	f7f6 fbf3 	bl	80002f8 <__aeabi_dsub>
 8009b12:	4602      	mov	r2, r0
 8009b14:	460b      	mov	r3, r1
 8009b16:	4630      	mov	r0, r6
 8009b18:	4639      	mov	r1, r7
 8009b1a:	f7f6 fbed 	bl	80002f8 <__aeabi_dsub>
 8009b1e:	a374      	add	r3, pc, #464	@ (adr r3, 8009cf0 <__ieee754_pow+0xa30>)
 8009b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b24:	f7f6 fda0 	bl	8000668 <__aeabi_dmul>
 8009b28:	a373      	add	r3, pc, #460	@ (adr r3, 8009cf8 <__ieee754_pow+0xa38>)
 8009b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b2e:	4680      	mov	r8, r0
 8009b30:	4689      	mov	r9, r1
 8009b32:	4620      	mov	r0, r4
 8009b34:	4629      	mov	r1, r5
 8009b36:	f7f6 fd97 	bl	8000668 <__aeabi_dmul>
 8009b3a:	4602      	mov	r2, r0
 8009b3c:	460b      	mov	r3, r1
 8009b3e:	4640      	mov	r0, r8
 8009b40:	4649      	mov	r1, r9
 8009b42:	f7f6 fbdb 	bl	80002fc <__adddf3>
 8009b46:	4604      	mov	r4, r0
 8009b48:	460d      	mov	r5, r1
 8009b4a:	4602      	mov	r2, r0
 8009b4c:	460b      	mov	r3, r1
 8009b4e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009b52:	f7f6 fbd3 	bl	80002fc <__adddf3>
 8009b56:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b5a:	4680      	mov	r8, r0
 8009b5c:	4689      	mov	r9, r1
 8009b5e:	f7f6 fbcb 	bl	80002f8 <__aeabi_dsub>
 8009b62:	4602      	mov	r2, r0
 8009b64:	460b      	mov	r3, r1
 8009b66:	4620      	mov	r0, r4
 8009b68:	4629      	mov	r1, r5
 8009b6a:	f7f6 fbc5 	bl	80002f8 <__aeabi_dsub>
 8009b6e:	4642      	mov	r2, r8
 8009b70:	4606      	mov	r6, r0
 8009b72:	460f      	mov	r7, r1
 8009b74:	464b      	mov	r3, r9
 8009b76:	4640      	mov	r0, r8
 8009b78:	4649      	mov	r1, r9
 8009b7a:	f7f6 fd75 	bl	8000668 <__aeabi_dmul>
 8009b7e:	a360      	add	r3, pc, #384	@ (adr r3, 8009d00 <__ieee754_pow+0xa40>)
 8009b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b84:	4604      	mov	r4, r0
 8009b86:	460d      	mov	r5, r1
 8009b88:	f7f6 fd6e 	bl	8000668 <__aeabi_dmul>
 8009b8c:	a35e      	add	r3, pc, #376	@ (adr r3, 8009d08 <__ieee754_pow+0xa48>)
 8009b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b92:	f7f6 fbb1 	bl	80002f8 <__aeabi_dsub>
 8009b96:	4622      	mov	r2, r4
 8009b98:	462b      	mov	r3, r5
 8009b9a:	f7f6 fd65 	bl	8000668 <__aeabi_dmul>
 8009b9e:	a35c      	add	r3, pc, #368	@ (adr r3, 8009d10 <__ieee754_pow+0xa50>)
 8009ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba4:	f7f6 fbaa 	bl	80002fc <__adddf3>
 8009ba8:	4622      	mov	r2, r4
 8009baa:	462b      	mov	r3, r5
 8009bac:	f7f6 fd5c 	bl	8000668 <__aeabi_dmul>
 8009bb0:	a359      	add	r3, pc, #356	@ (adr r3, 8009d18 <__ieee754_pow+0xa58>)
 8009bb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb6:	f7f6 fb9f 	bl	80002f8 <__aeabi_dsub>
 8009bba:	4622      	mov	r2, r4
 8009bbc:	462b      	mov	r3, r5
 8009bbe:	f7f6 fd53 	bl	8000668 <__aeabi_dmul>
 8009bc2:	a357      	add	r3, pc, #348	@ (adr r3, 8009d20 <__ieee754_pow+0xa60>)
 8009bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bc8:	f7f6 fb98 	bl	80002fc <__adddf3>
 8009bcc:	4622      	mov	r2, r4
 8009bce:	462b      	mov	r3, r5
 8009bd0:	f7f6 fd4a 	bl	8000668 <__aeabi_dmul>
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	4640      	mov	r0, r8
 8009bda:	4649      	mov	r1, r9
 8009bdc:	f7f6 fb8c 	bl	80002f8 <__aeabi_dsub>
 8009be0:	4604      	mov	r4, r0
 8009be2:	460d      	mov	r5, r1
 8009be4:	4602      	mov	r2, r0
 8009be6:	460b      	mov	r3, r1
 8009be8:	4640      	mov	r0, r8
 8009bea:	4649      	mov	r1, r9
 8009bec:	f7f6 fd3c 	bl	8000668 <__aeabi_dmul>
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	e9cd 0100 	strd	r0, r1, [sp]
 8009bf6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009bfa:	4620      	mov	r0, r4
 8009bfc:	4629      	mov	r1, r5
 8009bfe:	f7f6 fb7b 	bl	80002f8 <__aeabi_dsub>
 8009c02:	4602      	mov	r2, r0
 8009c04:	460b      	mov	r3, r1
 8009c06:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009c0a:	f7f6 fe57 	bl	80008bc <__aeabi_ddiv>
 8009c0e:	4632      	mov	r2, r6
 8009c10:	4604      	mov	r4, r0
 8009c12:	460d      	mov	r5, r1
 8009c14:	463b      	mov	r3, r7
 8009c16:	4640      	mov	r0, r8
 8009c18:	4649      	mov	r1, r9
 8009c1a:	f7f6 fd25 	bl	8000668 <__aeabi_dmul>
 8009c1e:	4632      	mov	r2, r6
 8009c20:	463b      	mov	r3, r7
 8009c22:	f7f6 fb6b 	bl	80002fc <__adddf3>
 8009c26:	4602      	mov	r2, r0
 8009c28:	460b      	mov	r3, r1
 8009c2a:	4620      	mov	r0, r4
 8009c2c:	4629      	mov	r1, r5
 8009c2e:	f7f6 fb63 	bl	80002f8 <__aeabi_dsub>
 8009c32:	4642      	mov	r2, r8
 8009c34:	464b      	mov	r3, r9
 8009c36:	f7f6 fb5f 	bl	80002f8 <__aeabi_dsub>
 8009c3a:	460b      	mov	r3, r1
 8009c3c:	4602      	mov	r2, r0
 8009c3e:	493b      	ldr	r1, [pc, #236]	@ (8009d2c <__ieee754_pow+0xa6c>)
 8009c40:	2000      	movs	r0, #0
 8009c42:	f7f6 fb59 	bl	80002f8 <__aeabi_dsub>
 8009c46:	ec41 0b10 	vmov	d0, r0, r1
 8009c4a:	ee10 3a90 	vmov	r3, s1
 8009c4e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009c52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c56:	da30      	bge.n	8009cba <__ieee754_pow+0x9fa>
 8009c58:	4650      	mov	r0, sl
 8009c5a:	f000 f87d 	bl	8009d58 <scalbn>
 8009c5e:	ec51 0b10 	vmov	r0, r1, d0
 8009c62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009c66:	f7ff bbd2 	b.w	800940e <__ieee754_pow+0x14e>
 8009c6a:	4c31      	ldr	r4, [pc, #196]	@ (8009d30 <__ieee754_pow+0xa70>)
 8009c6c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009c70:	42a3      	cmp	r3, r4
 8009c72:	d91a      	bls.n	8009caa <__ieee754_pow+0x9ea>
 8009c74:	4b2f      	ldr	r3, [pc, #188]	@ (8009d34 <__ieee754_pow+0xa74>)
 8009c76:	440b      	add	r3, r1
 8009c78:	4303      	orrs	r3, r0
 8009c7a:	d009      	beq.n	8009c90 <__ieee754_pow+0x9d0>
 8009c7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c80:	2200      	movs	r2, #0
 8009c82:	2300      	movs	r3, #0
 8009c84:	f7f6 ff62 	bl	8000b4c <__aeabi_dcmplt>
 8009c88:	3800      	subs	r0, #0
 8009c8a:	bf18      	it	ne
 8009c8c:	2001      	movne	r0, #1
 8009c8e:	e42b      	b.n	80094e8 <__ieee754_pow+0x228>
 8009c90:	4642      	mov	r2, r8
 8009c92:	464b      	mov	r3, r9
 8009c94:	f7f6 fb30 	bl	80002f8 <__aeabi_dsub>
 8009c98:	4632      	mov	r2, r6
 8009c9a:	463b      	mov	r3, r7
 8009c9c:	f7f6 ff6a 	bl	8000b74 <__aeabi_dcmpge>
 8009ca0:	2800      	cmp	r0, #0
 8009ca2:	d1eb      	bne.n	8009c7c <__ieee754_pow+0x9bc>
 8009ca4:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8009d44 <__ieee754_pow+0xa84>
 8009ca8:	e6f7      	b.n	8009a9a <__ieee754_pow+0x7da>
 8009caa:	469a      	mov	sl, r3
 8009cac:	4b22      	ldr	r3, [pc, #136]	@ (8009d38 <__ieee754_pow+0xa78>)
 8009cae:	459a      	cmp	sl, r3
 8009cb0:	f63f aef3 	bhi.w	8009a9a <__ieee754_pow+0x7da>
 8009cb4:	f8dd a010 	ldr.w	sl, [sp, #16]
 8009cb8:	e715      	b.n	8009ae6 <__ieee754_pow+0x826>
 8009cba:	ec51 0b10 	vmov	r0, r1, d0
 8009cbe:	4619      	mov	r1, r3
 8009cc0:	e7cf      	b.n	8009c62 <__ieee754_pow+0x9a2>
 8009cc2:	491a      	ldr	r1, [pc, #104]	@ (8009d2c <__ieee754_pow+0xa6c>)
 8009cc4:	2000      	movs	r0, #0
 8009cc6:	f7ff bb18 	b.w	80092fa <__ieee754_pow+0x3a>
 8009cca:	2000      	movs	r0, #0
 8009ccc:	2100      	movs	r1, #0
 8009cce:	f7ff bb14 	b.w	80092fa <__ieee754_pow+0x3a>
 8009cd2:	4630      	mov	r0, r6
 8009cd4:	4639      	mov	r1, r7
 8009cd6:	f7ff bb10 	b.w	80092fa <__ieee754_pow+0x3a>
 8009cda:	460c      	mov	r4, r1
 8009cdc:	f7ff bb5e 	b.w	800939c <__ieee754_pow+0xdc>
 8009ce0:	2400      	movs	r4, #0
 8009ce2:	f7ff bb49 	b.w	8009378 <__ieee754_pow+0xb8>
 8009ce6:	bf00      	nop
 8009ce8:	00000000 	.word	0x00000000
 8009cec:	3fe62e43 	.word	0x3fe62e43
 8009cf0:	fefa39ef 	.word	0xfefa39ef
 8009cf4:	3fe62e42 	.word	0x3fe62e42
 8009cf8:	0ca86c39 	.word	0x0ca86c39
 8009cfc:	be205c61 	.word	0xbe205c61
 8009d00:	72bea4d0 	.word	0x72bea4d0
 8009d04:	3e663769 	.word	0x3e663769
 8009d08:	c5d26bf1 	.word	0xc5d26bf1
 8009d0c:	3ebbbd41 	.word	0x3ebbbd41
 8009d10:	af25de2c 	.word	0xaf25de2c
 8009d14:	3f11566a 	.word	0x3f11566a
 8009d18:	16bebd93 	.word	0x16bebd93
 8009d1c:	3f66c16c 	.word	0x3f66c16c
 8009d20:	5555553e 	.word	0x5555553e
 8009d24:	3fc55555 	.word	0x3fc55555
 8009d28:	fff00000 	.word	0xfff00000
 8009d2c:	3ff00000 	.word	0x3ff00000
 8009d30:	4090cbff 	.word	0x4090cbff
 8009d34:	3f6f3400 	.word	0x3f6f3400
 8009d38:	3fe00000 	.word	0x3fe00000
 8009d3c:	652b82fe 	.word	0x652b82fe
 8009d40:	3c971547 	.word	0x3c971547
 8009d44:	4090cc00 	.word	0x4090cc00

08009d48 <fabs>:
 8009d48:	ec51 0b10 	vmov	r0, r1, d0
 8009d4c:	4602      	mov	r2, r0
 8009d4e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009d52:	ec43 2b10 	vmov	d0, r2, r3
 8009d56:	4770      	bx	lr

08009d58 <scalbn>:
 8009d58:	b570      	push	{r4, r5, r6, lr}
 8009d5a:	ec55 4b10 	vmov	r4, r5, d0
 8009d5e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8009d62:	4606      	mov	r6, r0
 8009d64:	462b      	mov	r3, r5
 8009d66:	b991      	cbnz	r1, 8009d8e <scalbn+0x36>
 8009d68:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009d6c:	4323      	orrs	r3, r4
 8009d6e:	d03d      	beq.n	8009dec <scalbn+0x94>
 8009d70:	4b35      	ldr	r3, [pc, #212]	@ (8009e48 <scalbn+0xf0>)
 8009d72:	4620      	mov	r0, r4
 8009d74:	4629      	mov	r1, r5
 8009d76:	2200      	movs	r2, #0
 8009d78:	f7f6 fc76 	bl	8000668 <__aeabi_dmul>
 8009d7c:	4b33      	ldr	r3, [pc, #204]	@ (8009e4c <scalbn+0xf4>)
 8009d7e:	429e      	cmp	r6, r3
 8009d80:	4604      	mov	r4, r0
 8009d82:	460d      	mov	r5, r1
 8009d84:	da0f      	bge.n	8009da6 <scalbn+0x4e>
 8009d86:	a328      	add	r3, pc, #160	@ (adr r3, 8009e28 <scalbn+0xd0>)
 8009d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d8c:	e01e      	b.n	8009dcc <scalbn+0x74>
 8009d8e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8009d92:	4291      	cmp	r1, r2
 8009d94:	d10b      	bne.n	8009dae <scalbn+0x56>
 8009d96:	4622      	mov	r2, r4
 8009d98:	4620      	mov	r0, r4
 8009d9a:	4629      	mov	r1, r5
 8009d9c:	f7f6 faae 	bl	80002fc <__adddf3>
 8009da0:	4604      	mov	r4, r0
 8009da2:	460d      	mov	r5, r1
 8009da4:	e022      	b.n	8009dec <scalbn+0x94>
 8009da6:	460b      	mov	r3, r1
 8009da8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009dac:	3936      	subs	r1, #54	@ 0x36
 8009dae:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8009db2:	4296      	cmp	r6, r2
 8009db4:	dd0d      	ble.n	8009dd2 <scalbn+0x7a>
 8009db6:	2d00      	cmp	r5, #0
 8009db8:	a11d      	add	r1, pc, #116	@ (adr r1, 8009e30 <scalbn+0xd8>)
 8009dba:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009dbe:	da02      	bge.n	8009dc6 <scalbn+0x6e>
 8009dc0:	a11d      	add	r1, pc, #116	@ (adr r1, 8009e38 <scalbn+0xe0>)
 8009dc2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009dc6:	a31a      	add	r3, pc, #104	@ (adr r3, 8009e30 <scalbn+0xd8>)
 8009dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dcc:	f7f6 fc4c 	bl	8000668 <__aeabi_dmul>
 8009dd0:	e7e6      	b.n	8009da0 <scalbn+0x48>
 8009dd2:	1872      	adds	r2, r6, r1
 8009dd4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8009dd8:	428a      	cmp	r2, r1
 8009dda:	dcec      	bgt.n	8009db6 <scalbn+0x5e>
 8009ddc:	2a00      	cmp	r2, #0
 8009dde:	dd08      	ble.n	8009df2 <scalbn+0x9a>
 8009de0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009de4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009de8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009dec:	ec45 4b10 	vmov	d0, r4, r5
 8009df0:	bd70      	pop	{r4, r5, r6, pc}
 8009df2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8009df6:	da08      	bge.n	8009e0a <scalbn+0xb2>
 8009df8:	2d00      	cmp	r5, #0
 8009dfa:	a10b      	add	r1, pc, #44	@ (adr r1, 8009e28 <scalbn+0xd0>)
 8009dfc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e00:	dac1      	bge.n	8009d86 <scalbn+0x2e>
 8009e02:	a10f      	add	r1, pc, #60	@ (adr r1, 8009e40 <scalbn+0xe8>)
 8009e04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009e08:	e7bd      	b.n	8009d86 <scalbn+0x2e>
 8009e0a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009e0e:	3236      	adds	r2, #54	@ 0x36
 8009e10:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8009e14:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009e18:	4620      	mov	r0, r4
 8009e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8009e50 <scalbn+0xf8>)
 8009e1c:	4629      	mov	r1, r5
 8009e1e:	2200      	movs	r2, #0
 8009e20:	e7d4      	b.n	8009dcc <scalbn+0x74>
 8009e22:	bf00      	nop
 8009e24:	f3af 8000 	nop.w
 8009e28:	c2f8f359 	.word	0xc2f8f359
 8009e2c:	01a56e1f 	.word	0x01a56e1f
 8009e30:	8800759c 	.word	0x8800759c
 8009e34:	7e37e43c 	.word	0x7e37e43c
 8009e38:	8800759c 	.word	0x8800759c
 8009e3c:	fe37e43c 	.word	0xfe37e43c
 8009e40:	c2f8f359 	.word	0xc2f8f359
 8009e44:	81a56e1f 	.word	0x81a56e1f
 8009e48:	43500000 	.word	0x43500000
 8009e4c:	ffff3cb0 	.word	0xffff3cb0
 8009e50:	3c900000 	.word	0x3c900000

08009e54 <with_errno>:
 8009e54:	b510      	push	{r4, lr}
 8009e56:	ed2d 8b02 	vpush	{d8}
 8009e5a:	eeb0 8a40 	vmov.f32	s16, s0
 8009e5e:	eef0 8a60 	vmov.f32	s17, s1
 8009e62:	4604      	mov	r4, r0
 8009e64:	f000 fd48 	bl	800a8f8 <__errno>
 8009e68:	eeb0 0a48 	vmov.f32	s0, s16
 8009e6c:	eef0 0a68 	vmov.f32	s1, s17
 8009e70:	ecbd 8b02 	vpop	{d8}
 8009e74:	6004      	str	r4, [r0, #0]
 8009e76:	bd10      	pop	{r4, pc}

08009e78 <xflow>:
 8009e78:	4603      	mov	r3, r0
 8009e7a:	b507      	push	{r0, r1, r2, lr}
 8009e7c:	ec51 0b10 	vmov	r0, r1, d0
 8009e80:	b183      	cbz	r3, 8009ea4 <xflow+0x2c>
 8009e82:	4602      	mov	r2, r0
 8009e84:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009e88:	e9cd 2300 	strd	r2, r3, [sp]
 8009e8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e90:	f7f6 fbea 	bl	8000668 <__aeabi_dmul>
 8009e94:	ec41 0b10 	vmov	d0, r0, r1
 8009e98:	2022      	movs	r0, #34	@ 0x22
 8009e9a:	b003      	add	sp, #12
 8009e9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ea0:	f7ff bfd8 	b.w	8009e54 <with_errno>
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	460b      	mov	r3, r1
 8009ea8:	e7ee      	b.n	8009e88 <xflow+0x10>
 8009eaa:	0000      	movs	r0, r0
 8009eac:	0000      	movs	r0, r0
	...

08009eb0 <__math_uflow>:
 8009eb0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009eb8 <__math_uflow+0x8>
 8009eb4:	f7ff bfe0 	b.w	8009e78 <xflow>
 8009eb8:	00000000 	.word	0x00000000
 8009ebc:	10000000 	.word	0x10000000

08009ec0 <__math_oflow>:
 8009ec0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009ec8 <__math_oflow+0x8>
 8009ec4:	f7ff bfd8 	b.w	8009e78 <xflow>
 8009ec8:	00000000 	.word	0x00000000
 8009ecc:	70000000 	.word	0x70000000

08009ed0 <__ieee754_sqrt>:
 8009ed0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ed4:	4a68      	ldr	r2, [pc, #416]	@ (800a078 <__ieee754_sqrt+0x1a8>)
 8009ed6:	ec55 4b10 	vmov	r4, r5, d0
 8009eda:	43aa      	bics	r2, r5
 8009edc:	462b      	mov	r3, r5
 8009ede:	4621      	mov	r1, r4
 8009ee0:	d110      	bne.n	8009f04 <__ieee754_sqrt+0x34>
 8009ee2:	4622      	mov	r2, r4
 8009ee4:	4620      	mov	r0, r4
 8009ee6:	4629      	mov	r1, r5
 8009ee8:	f7f6 fbbe 	bl	8000668 <__aeabi_dmul>
 8009eec:	4602      	mov	r2, r0
 8009eee:	460b      	mov	r3, r1
 8009ef0:	4620      	mov	r0, r4
 8009ef2:	4629      	mov	r1, r5
 8009ef4:	f7f6 fa02 	bl	80002fc <__adddf3>
 8009ef8:	4604      	mov	r4, r0
 8009efa:	460d      	mov	r5, r1
 8009efc:	ec45 4b10 	vmov	d0, r4, r5
 8009f00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f04:	2d00      	cmp	r5, #0
 8009f06:	dc0e      	bgt.n	8009f26 <__ieee754_sqrt+0x56>
 8009f08:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009f0c:	4322      	orrs	r2, r4
 8009f0e:	d0f5      	beq.n	8009efc <__ieee754_sqrt+0x2c>
 8009f10:	b19d      	cbz	r5, 8009f3a <__ieee754_sqrt+0x6a>
 8009f12:	4622      	mov	r2, r4
 8009f14:	4620      	mov	r0, r4
 8009f16:	4629      	mov	r1, r5
 8009f18:	f7f6 f9ee 	bl	80002f8 <__aeabi_dsub>
 8009f1c:	4602      	mov	r2, r0
 8009f1e:	460b      	mov	r3, r1
 8009f20:	f7f6 fccc 	bl	80008bc <__aeabi_ddiv>
 8009f24:	e7e8      	b.n	8009ef8 <__ieee754_sqrt+0x28>
 8009f26:	152a      	asrs	r2, r5, #20
 8009f28:	d115      	bne.n	8009f56 <__ieee754_sqrt+0x86>
 8009f2a:	2000      	movs	r0, #0
 8009f2c:	e009      	b.n	8009f42 <__ieee754_sqrt+0x72>
 8009f2e:	0acb      	lsrs	r3, r1, #11
 8009f30:	3a15      	subs	r2, #21
 8009f32:	0549      	lsls	r1, r1, #21
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d0fa      	beq.n	8009f2e <__ieee754_sqrt+0x5e>
 8009f38:	e7f7      	b.n	8009f2a <__ieee754_sqrt+0x5a>
 8009f3a:	462a      	mov	r2, r5
 8009f3c:	e7fa      	b.n	8009f34 <__ieee754_sqrt+0x64>
 8009f3e:	005b      	lsls	r3, r3, #1
 8009f40:	3001      	adds	r0, #1
 8009f42:	02dc      	lsls	r4, r3, #11
 8009f44:	d5fb      	bpl.n	8009f3e <__ieee754_sqrt+0x6e>
 8009f46:	1e44      	subs	r4, r0, #1
 8009f48:	1b12      	subs	r2, r2, r4
 8009f4a:	f1c0 0420 	rsb	r4, r0, #32
 8009f4e:	fa21 f404 	lsr.w	r4, r1, r4
 8009f52:	4323      	orrs	r3, r4
 8009f54:	4081      	lsls	r1, r0
 8009f56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f5a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8009f5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009f62:	07d2      	lsls	r2, r2, #31
 8009f64:	bf5c      	itt	pl
 8009f66:	005b      	lslpl	r3, r3, #1
 8009f68:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8009f6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009f70:	bf58      	it	pl
 8009f72:	0049      	lslpl	r1, r1, #1
 8009f74:	2600      	movs	r6, #0
 8009f76:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8009f7a:	106d      	asrs	r5, r5, #1
 8009f7c:	0049      	lsls	r1, r1, #1
 8009f7e:	2016      	movs	r0, #22
 8009f80:	4632      	mov	r2, r6
 8009f82:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009f86:	1917      	adds	r7, r2, r4
 8009f88:	429f      	cmp	r7, r3
 8009f8a:	bfde      	ittt	le
 8009f8c:	193a      	addle	r2, r7, r4
 8009f8e:	1bdb      	suble	r3, r3, r7
 8009f90:	1936      	addle	r6, r6, r4
 8009f92:	0fcf      	lsrs	r7, r1, #31
 8009f94:	3801      	subs	r0, #1
 8009f96:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8009f9a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009f9e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009fa2:	d1f0      	bne.n	8009f86 <__ieee754_sqrt+0xb6>
 8009fa4:	4604      	mov	r4, r0
 8009fa6:	2720      	movs	r7, #32
 8009fa8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009fac:	429a      	cmp	r2, r3
 8009fae:	eb00 0e0c 	add.w	lr, r0, ip
 8009fb2:	db02      	blt.n	8009fba <__ieee754_sqrt+0xea>
 8009fb4:	d113      	bne.n	8009fde <__ieee754_sqrt+0x10e>
 8009fb6:	458e      	cmp	lr, r1
 8009fb8:	d811      	bhi.n	8009fde <__ieee754_sqrt+0x10e>
 8009fba:	f1be 0f00 	cmp.w	lr, #0
 8009fbe:	eb0e 000c 	add.w	r0, lr, ip
 8009fc2:	da42      	bge.n	800a04a <__ieee754_sqrt+0x17a>
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	db40      	blt.n	800a04a <__ieee754_sqrt+0x17a>
 8009fc8:	f102 0801 	add.w	r8, r2, #1
 8009fcc:	1a9b      	subs	r3, r3, r2
 8009fce:	458e      	cmp	lr, r1
 8009fd0:	bf88      	it	hi
 8009fd2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009fd6:	eba1 010e 	sub.w	r1, r1, lr
 8009fda:	4464      	add	r4, ip
 8009fdc:	4642      	mov	r2, r8
 8009fde:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8009fe2:	3f01      	subs	r7, #1
 8009fe4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009fe8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009fec:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009ff0:	d1dc      	bne.n	8009fac <__ieee754_sqrt+0xdc>
 8009ff2:	4319      	orrs	r1, r3
 8009ff4:	d01b      	beq.n	800a02e <__ieee754_sqrt+0x15e>
 8009ff6:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800a07c <__ieee754_sqrt+0x1ac>
 8009ffa:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800a080 <__ieee754_sqrt+0x1b0>
 8009ffe:	e9da 0100 	ldrd	r0, r1, [sl]
 800a002:	e9db 2300 	ldrd	r2, r3, [fp]
 800a006:	f7f6 f977 	bl	80002f8 <__aeabi_dsub>
 800a00a:	e9da 8900 	ldrd	r8, r9, [sl]
 800a00e:	4602      	mov	r2, r0
 800a010:	460b      	mov	r3, r1
 800a012:	4640      	mov	r0, r8
 800a014:	4649      	mov	r1, r9
 800a016:	f7f6 fda3 	bl	8000b60 <__aeabi_dcmple>
 800a01a:	b140      	cbz	r0, 800a02e <__ieee754_sqrt+0x15e>
 800a01c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800a020:	e9da 0100 	ldrd	r0, r1, [sl]
 800a024:	e9db 2300 	ldrd	r2, r3, [fp]
 800a028:	d111      	bne.n	800a04e <__ieee754_sqrt+0x17e>
 800a02a:	3601      	adds	r6, #1
 800a02c:	463c      	mov	r4, r7
 800a02e:	1072      	asrs	r2, r6, #1
 800a030:	0863      	lsrs	r3, r4, #1
 800a032:	07f1      	lsls	r1, r6, #31
 800a034:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800a038:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800a03c:	bf48      	it	mi
 800a03e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800a042:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800a046:	4618      	mov	r0, r3
 800a048:	e756      	b.n	8009ef8 <__ieee754_sqrt+0x28>
 800a04a:	4690      	mov	r8, r2
 800a04c:	e7be      	b.n	8009fcc <__ieee754_sqrt+0xfc>
 800a04e:	f7f6 f955 	bl	80002fc <__adddf3>
 800a052:	e9da 8900 	ldrd	r8, r9, [sl]
 800a056:	4602      	mov	r2, r0
 800a058:	460b      	mov	r3, r1
 800a05a:	4640      	mov	r0, r8
 800a05c:	4649      	mov	r1, r9
 800a05e:	f7f6 fd75 	bl	8000b4c <__aeabi_dcmplt>
 800a062:	b120      	cbz	r0, 800a06e <__ieee754_sqrt+0x19e>
 800a064:	1ca0      	adds	r0, r4, #2
 800a066:	bf08      	it	eq
 800a068:	3601      	addeq	r6, #1
 800a06a:	3402      	adds	r4, #2
 800a06c:	e7df      	b.n	800a02e <__ieee754_sqrt+0x15e>
 800a06e:	1c63      	adds	r3, r4, #1
 800a070:	f023 0401 	bic.w	r4, r3, #1
 800a074:	e7db      	b.n	800a02e <__ieee754_sqrt+0x15e>
 800a076:	bf00      	nop
 800a078:	7ff00000 	.word	0x7ff00000
 800a07c:	20000020 	.word	0x20000020
 800a080:	20000018 	.word	0x20000018

0800a084 <malloc>:
 800a084:	4b02      	ldr	r3, [pc, #8]	@ (800a090 <malloc+0xc>)
 800a086:	4601      	mov	r1, r0
 800a088:	6818      	ldr	r0, [r3, #0]
 800a08a:	f000 b80b 	b.w	800a0a4 <_malloc_r>
 800a08e:	bf00      	nop
 800a090:	20000444 	.word	0x20000444

0800a094 <free>:
 800a094:	4b02      	ldr	r3, [pc, #8]	@ (800a0a0 <free+0xc>)
 800a096:	4601      	mov	r1, r0
 800a098:	6818      	ldr	r0, [r3, #0]
 800a09a:	f000 bcdb 	b.w	800aa54 <_free_r>
 800a09e:	bf00      	nop
 800a0a0:	20000444 	.word	0x20000444

0800a0a4 <_malloc_r>:
 800a0a4:	f101 030b 	add.w	r3, r1, #11
 800a0a8:	2b16      	cmp	r3, #22
 800a0aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0ae:	4605      	mov	r5, r0
 800a0b0:	d906      	bls.n	800a0c0 <_malloc_r+0x1c>
 800a0b2:	f033 0707 	bics.w	r7, r3, #7
 800a0b6:	d504      	bpl.n	800a0c2 <_malloc_r+0x1e>
 800a0b8:	230c      	movs	r3, #12
 800a0ba:	602b      	str	r3, [r5, #0]
 800a0bc:	2400      	movs	r4, #0
 800a0be:	e1a3      	b.n	800a408 <_malloc_r+0x364>
 800a0c0:	2710      	movs	r7, #16
 800a0c2:	42b9      	cmp	r1, r7
 800a0c4:	d8f8      	bhi.n	800a0b8 <_malloc_r+0x14>
 800a0c6:	4628      	mov	r0, r5
 800a0c8:	f000 fa26 	bl	800a518 <__malloc_lock>
 800a0cc:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 800a0d0:	4eaf      	ldr	r6, [pc, #700]	@ (800a390 <_malloc_r+0x2ec>)
 800a0d2:	d237      	bcs.n	800a144 <_malloc_r+0xa0>
 800a0d4:	f107 0208 	add.w	r2, r7, #8
 800a0d8:	4432      	add	r2, r6
 800a0da:	f1a2 0108 	sub.w	r1, r2, #8
 800a0de:	6854      	ldr	r4, [r2, #4]
 800a0e0:	428c      	cmp	r4, r1
 800a0e2:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800a0e6:	d102      	bne.n	800a0ee <_malloc_r+0x4a>
 800a0e8:	68d4      	ldr	r4, [r2, #12]
 800a0ea:	42a2      	cmp	r2, r4
 800a0ec:	d010      	beq.n	800a110 <_malloc_r+0x6c>
 800a0ee:	6863      	ldr	r3, [r4, #4]
 800a0f0:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800a0f4:	f023 0303 	bic.w	r3, r3, #3
 800a0f8:	60ca      	str	r2, [r1, #12]
 800a0fa:	4423      	add	r3, r4
 800a0fc:	6091      	str	r1, [r2, #8]
 800a0fe:	685a      	ldr	r2, [r3, #4]
 800a100:	f042 0201 	orr.w	r2, r2, #1
 800a104:	605a      	str	r2, [r3, #4]
 800a106:	4628      	mov	r0, r5
 800a108:	f000 fa0c 	bl	800a524 <__malloc_unlock>
 800a10c:	3408      	adds	r4, #8
 800a10e:	e17b      	b.n	800a408 <_malloc_r+0x364>
 800a110:	3302      	adds	r3, #2
 800a112:	6934      	ldr	r4, [r6, #16]
 800a114:	499f      	ldr	r1, [pc, #636]	@ (800a394 <_malloc_r+0x2f0>)
 800a116:	428c      	cmp	r4, r1
 800a118:	d077      	beq.n	800a20a <_malloc_r+0x166>
 800a11a:	6862      	ldr	r2, [r4, #4]
 800a11c:	f022 0c03 	bic.w	ip, r2, #3
 800a120:	ebac 0007 	sub.w	r0, ip, r7
 800a124:	280f      	cmp	r0, #15
 800a126:	dd48      	ble.n	800a1ba <_malloc_r+0x116>
 800a128:	19e2      	adds	r2, r4, r7
 800a12a:	f040 0301 	orr.w	r3, r0, #1
 800a12e:	f047 0701 	orr.w	r7, r7, #1
 800a132:	6067      	str	r7, [r4, #4]
 800a134:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800a138:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800a13c:	6053      	str	r3, [r2, #4]
 800a13e:	f844 000c 	str.w	r0, [r4, ip]
 800a142:	e7e0      	b.n	800a106 <_malloc_r+0x62>
 800a144:	0a7b      	lsrs	r3, r7, #9
 800a146:	d02a      	beq.n	800a19e <_malloc_r+0xfa>
 800a148:	2b04      	cmp	r3, #4
 800a14a:	d812      	bhi.n	800a172 <_malloc_r+0xce>
 800a14c:	09bb      	lsrs	r3, r7, #6
 800a14e:	3338      	adds	r3, #56	@ 0x38
 800a150:	1c5a      	adds	r2, r3, #1
 800a152:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 800a156:	f1a2 0c08 	sub.w	ip, r2, #8
 800a15a:	6854      	ldr	r4, [r2, #4]
 800a15c:	4564      	cmp	r4, ip
 800a15e:	d006      	beq.n	800a16e <_malloc_r+0xca>
 800a160:	6862      	ldr	r2, [r4, #4]
 800a162:	f022 0203 	bic.w	r2, r2, #3
 800a166:	1bd0      	subs	r0, r2, r7
 800a168:	280f      	cmp	r0, #15
 800a16a:	dd1c      	ble.n	800a1a6 <_malloc_r+0x102>
 800a16c:	3b01      	subs	r3, #1
 800a16e:	3301      	adds	r3, #1
 800a170:	e7cf      	b.n	800a112 <_malloc_r+0x6e>
 800a172:	2b14      	cmp	r3, #20
 800a174:	d801      	bhi.n	800a17a <_malloc_r+0xd6>
 800a176:	335b      	adds	r3, #91	@ 0x5b
 800a178:	e7ea      	b.n	800a150 <_malloc_r+0xac>
 800a17a:	2b54      	cmp	r3, #84	@ 0x54
 800a17c:	d802      	bhi.n	800a184 <_malloc_r+0xe0>
 800a17e:	0b3b      	lsrs	r3, r7, #12
 800a180:	336e      	adds	r3, #110	@ 0x6e
 800a182:	e7e5      	b.n	800a150 <_malloc_r+0xac>
 800a184:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 800a188:	d802      	bhi.n	800a190 <_malloc_r+0xec>
 800a18a:	0bfb      	lsrs	r3, r7, #15
 800a18c:	3377      	adds	r3, #119	@ 0x77
 800a18e:	e7df      	b.n	800a150 <_malloc_r+0xac>
 800a190:	f240 5254 	movw	r2, #1364	@ 0x554
 800a194:	4293      	cmp	r3, r2
 800a196:	d804      	bhi.n	800a1a2 <_malloc_r+0xfe>
 800a198:	0cbb      	lsrs	r3, r7, #18
 800a19a:	337c      	adds	r3, #124	@ 0x7c
 800a19c:	e7d8      	b.n	800a150 <_malloc_r+0xac>
 800a19e:	233f      	movs	r3, #63	@ 0x3f
 800a1a0:	e7d6      	b.n	800a150 <_malloc_r+0xac>
 800a1a2:	237e      	movs	r3, #126	@ 0x7e
 800a1a4:	e7d4      	b.n	800a150 <_malloc_r+0xac>
 800a1a6:	2800      	cmp	r0, #0
 800a1a8:	68e1      	ldr	r1, [r4, #12]
 800a1aa:	db04      	blt.n	800a1b6 <_malloc_r+0x112>
 800a1ac:	68a3      	ldr	r3, [r4, #8]
 800a1ae:	60d9      	str	r1, [r3, #12]
 800a1b0:	608b      	str	r3, [r1, #8]
 800a1b2:	18a3      	adds	r3, r4, r2
 800a1b4:	e7a3      	b.n	800a0fe <_malloc_r+0x5a>
 800a1b6:	460c      	mov	r4, r1
 800a1b8:	e7d0      	b.n	800a15c <_malloc_r+0xb8>
 800a1ba:	2800      	cmp	r0, #0
 800a1bc:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800a1c0:	db07      	blt.n	800a1d2 <_malloc_r+0x12e>
 800a1c2:	44a4      	add	ip, r4
 800a1c4:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800a1c8:	f043 0301 	orr.w	r3, r3, #1
 800a1cc:	f8cc 3004 	str.w	r3, [ip, #4]
 800a1d0:	e799      	b.n	800a106 <_malloc_r+0x62>
 800a1d2:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 800a1d6:	6870      	ldr	r0, [r6, #4]
 800a1d8:	f080 8095 	bcs.w	800a306 <_malloc_r+0x262>
 800a1dc:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 800a1e0:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800a1e4:	f04f 0c01 	mov.w	ip, #1
 800a1e8:	3201      	adds	r2, #1
 800a1ea:	fa0c fc0e 	lsl.w	ip, ip, lr
 800a1ee:	ea4c 0000 	orr.w	r0, ip, r0
 800a1f2:	6070      	str	r0, [r6, #4]
 800a1f4:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 800a1f8:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800a1fc:	3808      	subs	r0, #8
 800a1fe:	e9c4 c002 	strd	ip, r0, [r4, #8]
 800a202:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800a206:	f8cc 400c 	str.w	r4, [ip, #12]
 800a20a:	1098      	asrs	r0, r3, #2
 800a20c:	2201      	movs	r2, #1
 800a20e:	4082      	lsls	r2, r0
 800a210:	6870      	ldr	r0, [r6, #4]
 800a212:	4290      	cmp	r0, r2
 800a214:	d326      	bcc.n	800a264 <_malloc_r+0x1c0>
 800a216:	4210      	tst	r0, r2
 800a218:	d106      	bne.n	800a228 <_malloc_r+0x184>
 800a21a:	f023 0303 	bic.w	r3, r3, #3
 800a21e:	0052      	lsls	r2, r2, #1
 800a220:	4210      	tst	r0, r2
 800a222:	f103 0304 	add.w	r3, r3, #4
 800a226:	d0fa      	beq.n	800a21e <_malloc_r+0x17a>
 800a228:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800a22c:	46c1      	mov	r9, r8
 800a22e:	469e      	mov	lr, r3
 800a230:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800a234:	454c      	cmp	r4, r9
 800a236:	f040 80b9 	bne.w	800a3ac <_malloc_r+0x308>
 800a23a:	f10e 0e01 	add.w	lr, lr, #1
 800a23e:	f01e 0f03 	tst.w	lr, #3
 800a242:	f109 0908 	add.w	r9, r9, #8
 800a246:	d1f3      	bne.n	800a230 <_malloc_r+0x18c>
 800a248:	0798      	lsls	r0, r3, #30
 800a24a:	f040 80e3 	bne.w	800a414 <_malloc_r+0x370>
 800a24e:	6873      	ldr	r3, [r6, #4]
 800a250:	ea23 0302 	bic.w	r3, r3, r2
 800a254:	6073      	str	r3, [r6, #4]
 800a256:	6870      	ldr	r0, [r6, #4]
 800a258:	0052      	lsls	r2, r2, #1
 800a25a:	4290      	cmp	r0, r2
 800a25c:	d302      	bcc.n	800a264 <_malloc_r+0x1c0>
 800a25e:	2a00      	cmp	r2, #0
 800a260:	f040 80e5 	bne.w	800a42e <_malloc_r+0x38a>
 800a264:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800a268:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a26c:	f023 0903 	bic.w	r9, r3, #3
 800a270:	45b9      	cmp	r9, r7
 800a272:	d304      	bcc.n	800a27e <_malloc_r+0x1da>
 800a274:	eba9 0207 	sub.w	r2, r9, r7
 800a278:	2a0f      	cmp	r2, #15
 800a27a:	f300 8141 	bgt.w	800a500 <_malloc_r+0x45c>
 800a27e:	4b46      	ldr	r3, [pc, #280]	@ (800a398 <_malloc_r+0x2f4>)
 800a280:	6819      	ldr	r1, [r3, #0]
 800a282:	3110      	adds	r1, #16
 800a284:	4439      	add	r1, r7
 800a286:	2008      	movs	r0, #8
 800a288:	9101      	str	r1, [sp, #4]
 800a28a:	f000 fb63 	bl	800a954 <sysconf>
 800a28e:	4a43      	ldr	r2, [pc, #268]	@ (800a39c <_malloc_r+0x2f8>)
 800a290:	9901      	ldr	r1, [sp, #4]
 800a292:	6813      	ldr	r3, [r2, #0]
 800a294:	3301      	adds	r3, #1
 800a296:	bf1f      	itttt	ne
 800a298:	f101 31ff 	addne.w	r1, r1, #4294967295
 800a29c:	1809      	addne	r1, r1, r0
 800a29e:	4243      	negne	r3, r0
 800a2a0:	4019      	andne	r1, r3
 800a2a2:	4680      	mov	r8, r0
 800a2a4:	4628      	mov	r0, r5
 800a2a6:	9101      	str	r1, [sp, #4]
 800a2a8:	f000 fb04 	bl	800a8b4 <_sbrk_r>
 800a2ac:	1c42      	adds	r2, r0, #1
 800a2ae:	eb0a 0b09 	add.w	fp, sl, r9
 800a2b2:	4604      	mov	r4, r0
 800a2b4:	f000 80f7 	beq.w	800a4a6 <_malloc_r+0x402>
 800a2b8:	4583      	cmp	fp, r0
 800a2ba:	9901      	ldr	r1, [sp, #4]
 800a2bc:	4a37      	ldr	r2, [pc, #220]	@ (800a39c <_malloc_r+0x2f8>)
 800a2be:	d902      	bls.n	800a2c6 <_malloc_r+0x222>
 800a2c0:	45b2      	cmp	sl, r6
 800a2c2:	f040 80f0 	bne.w	800a4a6 <_malloc_r+0x402>
 800a2c6:	4b36      	ldr	r3, [pc, #216]	@ (800a3a0 <_malloc_r+0x2fc>)
 800a2c8:	6818      	ldr	r0, [r3, #0]
 800a2ca:	45a3      	cmp	fp, r4
 800a2cc:	eb00 0e01 	add.w	lr, r0, r1
 800a2d0:	f8c3 e000 	str.w	lr, [r3]
 800a2d4:	f108 3cff 	add.w	ip, r8, #4294967295
 800a2d8:	f040 80ab 	bne.w	800a432 <_malloc_r+0x38e>
 800a2dc:	ea1b 0f0c 	tst.w	fp, ip
 800a2e0:	f040 80a7 	bne.w	800a432 <_malloc_r+0x38e>
 800a2e4:	68b2      	ldr	r2, [r6, #8]
 800a2e6:	4449      	add	r1, r9
 800a2e8:	f041 0101 	orr.w	r1, r1, #1
 800a2ec:	6051      	str	r1, [r2, #4]
 800a2ee:	4a2d      	ldr	r2, [pc, #180]	@ (800a3a4 <_malloc_r+0x300>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	6811      	ldr	r1, [r2, #0]
 800a2f4:	428b      	cmp	r3, r1
 800a2f6:	bf88      	it	hi
 800a2f8:	6013      	strhi	r3, [r2, #0]
 800a2fa:	4a2b      	ldr	r2, [pc, #172]	@ (800a3a8 <_malloc_r+0x304>)
 800a2fc:	6811      	ldr	r1, [r2, #0]
 800a2fe:	428b      	cmp	r3, r1
 800a300:	bf88      	it	hi
 800a302:	6013      	strhi	r3, [r2, #0]
 800a304:	e0cf      	b.n	800a4a6 <_malloc_r+0x402>
 800a306:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 800a30a:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800a30e:	d218      	bcs.n	800a342 <_malloc_r+0x29e>
 800a310:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800a314:	3238      	adds	r2, #56	@ 0x38
 800a316:	f102 0e01 	add.w	lr, r2, #1
 800a31a:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800a31e:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800a322:	45f0      	cmp	r8, lr
 800a324:	d12b      	bne.n	800a37e <_malloc_r+0x2da>
 800a326:	1092      	asrs	r2, r2, #2
 800a328:	f04f 0c01 	mov.w	ip, #1
 800a32c:	fa0c f202 	lsl.w	r2, ip, r2
 800a330:	4302      	orrs	r2, r0
 800a332:	6072      	str	r2, [r6, #4]
 800a334:	e9c4 e802 	strd	lr, r8, [r4, #8]
 800a338:	f8c8 4008 	str.w	r4, [r8, #8]
 800a33c:	f8ce 400c 	str.w	r4, [lr, #12]
 800a340:	e763      	b.n	800a20a <_malloc_r+0x166>
 800a342:	2a14      	cmp	r2, #20
 800a344:	d801      	bhi.n	800a34a <_malloc_r+0x2a6>
 800a346:	325b      	adds	r2, #91	@ 0x5b
 800a348:	e7e5      	b.n	800a316 <_malloc_r+0x272>
 800a34a:	2a54      	cmp	r2, #84	@ 0x54
 800a34c:	d803      	bhi.n	800a356 <_malloc_r+0x2b2>
 800a34e:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800a352:	326e      	adds	r2, #110	@ 0x6e
 800a354:	e7df      	b.n	800a316 <_malloc_r+0x272>
 800a356:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 800a35a:	d803      	bhi.n	800a364 <_malloc_r+0x2c0>
 800a35c:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800a360:	3277      	adds	r2, #119	@ 0x77
 800a362:	e7d8      	b.n	800a316 <_malloc_r+0x272>
 800a364:	f240 5e54 	movw	lr, #1364	@ 0x554
 800a368:	4572      	cmp	r2, lr
 800a36a:	bf9a      	itte	ls
 800a36c:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800a370:	327c      	addls	r2, #124	@ 0x7c
 800a372:	227e      	movhi	r2, #126	@ 0x7e
 800a374:	e7cf      	b.n	800a316 <_malloc_r+0x272>
 800a376:	f8de e008 	ldr.w	lr, [lr, #8]
 800a37a:	45f0      	cmp	r8, lr
 800a37c:	d005      	beq.n	800a38a <_malloc_r+0x2e6>
 800a37e:	f8de 2004 	ldr.w	r2, [lr, #4]
 800a382:	f022 0203 	bic.w	r2, r2, #3
 800a386:	4562      	cmp	r2, ip
 800a388:	d8f5      	bhi.n	800a376 <_malloc_r+0x2d2>
 800a38a:	f8de 800c 	ldr.w	r8, [lr, #12]
 800a38e:	e7d1      	b.n	800a334 <_malloc_r+0x290>
 800a390:	20000030 	.word	0x20000030
 800a394:	20000038 	.word	0x20000038
 800a398:	20000e14 	.word	0x20000e14
 800a39c:	20000028 	.word	0x20000028
 800a3a0:	20000de4 	.word	0x20000de4
 800a3a4:	20000e10 	.word	0x20000e10
 800a3a8:	20000e0c 	.word	0x20000e0c
 800a3ac:	6860      	ldr	r0, [r4, #4]
 800a3ae:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800a3b2:	f020 0003 	bic.w	r0, r0, #3
 800a3b6:	eba0 0a07 	sub.w	sl, r0, r7
 800a3ba:	f1ba 0f0f 	cmp.w	sl, #15
 800a3be:	dd12      	ble.n	800a3e6 <_malloc_r+0x342>
 800a3c0:	68a3      	ldr	r3, [r4, #8]
 800a3c2:	19e2      	adds	r2, r4, r7
 800a3c4:	f047 0701 	orr.w	r7, r7, #1
 800a3c8:	6067      	str	r7, [r4, #4]
 800a3ca:	f8c3 c00c 	str.w	ip, [r3, #12]
 800a3ce:	f8cc 3008 	str.w	r3, [ip, #8]
 800a3d2:	f04a 0301 	orr.w	r3, sl, #1
 800a3d6:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800a3da:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800a3de:	6053      	str	r3, [r2, #4]
 800a3e0:	f844 a000 	str.w	sl, [r4, r0]
 800a3e4:	e68f      	b.n	800a106 <_malloc_r+0x62>
 800a3e6:	f1ba 0f00 	cmp.w	sl, #0
 800a3ea:	db11      	blt.n	800a410 <_malloc_r+0x36c>
 800a3ec:	4420      	add	r0, r4
 800a3ee:	6843      	ldr	r3, [r0, #4]
 800a3f0:	f043 0301 	orr.w	r3, r3, #1
 800a3f4:	6043      	str	r3, [r0, #4]
 800a3f6:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800a3fa:	4628      	mov	r0, r5
 800a3fc:	f8c3 c00c 	str.w	ip, [r3, #12]
 800a400:	f8cc 3008 	str.w	r3, [ip, #8]
 800a404:	f000 f88e 	bl	800a524 <__malloc_unlock>
 800a408:	4620      	mov	r0, r4
 800a40a:	b003      	add	sp, #12
 800a40c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a410:	4664      	mov	r4, ip
 800a412:	e70f      	b.n	800a234 <_malloc_r+0x190>
 800a414:	f858 0908 	ldr.w	r0, [r8], #-8
 800a418:	4540      	cmp	r0, r8
 800a41a:	f103 33ff 	add.w	r3, r3, #4294967295
 800a41e:	f43f af13 	beq.w	800a248 <_malloc_r+0x1a4>
 800a422:	e718      	b.n	800a256 <_malloc_r+0x1b2>
 800a424:	3304      	adds	r3, #4
 800a426:	0052      	lsls	r2, r2, #1
 800a428:	4210      	tst	r0, r2
 800a42a:	d0fb      	beq.n	800a424 <_malloc_r+0x380>
 800a42c:	e6fc      	b.n	800a228 <_malloc_r+0x184>
 800a42e:	4673      	mov	r3, lr
 800a430:	e7fa      	b.n	800a428 <_malloc_r+0x384>
 800a432:	6810      	ldr	r0, [r2, #0]
 800a434:	3001      	adds	r0, #1
 800a436:	bf1b      	ittet	ne
 800a438:	eba4 0b0b 	subne.w	fp, r4, fp
 800a43c:	eb0b 020e 	addne.w	r2, fp, lr
 800a440:	6014      	streq	r4, [r2, #0]
 800a442:	601a      	strne	r2, [r3, #0]
 800a444:	f014 0b07 	ands.w	fp, r4, #7
 800a448:	bf1a      	itte	ne
 800a44a:	f1cb 0008 	rsbne	r0, fp, #8
 800a44e:	1824      	addne	r4, r4, r0
 800a450:	4658      	moveq	r0, fp
 800a452:	1862      	adds	r2, r4, r1
 800a454:	ea02 010c 	and.w	r1, r2, ip
 800a458:	4480      	add	r8, r0
 800a45a:	eba8 0801 	sub.w	r8, r8, r1
 800a45e:	ea08 080c 	and.w	r8, r8, ip
 800a462:	4641      	mov	r1, r8
 800a464:	4628      	mov	r0, r5
 800a466:	9201      	str	r2, [sp, #4]
 800a468:	f000 fa24 	bl	800a8b4 <_sbrk_r>
 800a46c:	1c43      	adds	r3, r0, #1
 800a46e:	9a01      	ldr	r2, [sp, #4]
 800a470:	4b28      	ldr	r3, [pc, #160]	@ (800a514 <_malloc_r+0x470>)
 800a472:	d107      	bne.n	800a484 <_malloc_r+0x3e0>
 800a474:	f1bb 0f00 	cmp.w	fp, #0
 800a478:	d023      	beq.n	800a4c2 <_malloc_r+0x41e>
 800a47a:	f1ab 0008 	sub.w	r0, fp, #8
 800a47e:	4410      	add	r0, r2
 800a480:	f04f 0800 	mov.w	r8, #0
 800a484:	681a      	ldr	r2, [r3, #0]
 800a486:	60b4      	str	r4, [r6, #8]
 800a488:	1b00      	subs	r0, r0, r4
 800a48a:	4440      	add	r0, r8
 800a48c:	4442      	add	r2, r8
 800a48e:	f040 0001 	orr.w	r0, r0, #1
 800a492:	45b2      	cmp	sl, r6
 800a494:	601a      	str	r2, [r3, #0]
 800a496:	6060      	str	r0, [r4, #4]
 800a498:	f43f af29 	beq.w	800a2ee <_malloc_r+0x24a>
 800a49c:	f1b9 0f0f 	cmp.w	r9, #15
 800a4a0:	d812      	bhi.n	800a4c8 <_malloc_r+0x424>
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	6063      	str	r3, [r4, #4]
 800a4a6:	68b3      	ldr	r3, [r6, #8]
 800a4a8:	685b      	ldr	r3, [r3, #4]
 800a4aa:	f023 0303 	bic.w	r3, r3, #3
 800a4ae:	42bb      	cmp	r3, r7
 800a4b0:	eba3 0207 	sub.w	r2, r3, r7
 800a4b4:	d301      	bcc.n	800a4ba <_malloc_r+0x416>
 800a4b6:	2a0f      	cmp	r2, #15
 800a4b8:	dc22      	bgt.n	800a500 <_malloc_r+0x45c>
 800a4ba:	4628      	mov	r0, r5
 800a4bc:	f000 f832 	bl	800a524 <__malloc_unlock>
 800a4c0:	e5fc      	b.n	800a0bc <_malloc_r+0x18>
 800a4c2:	4610      	mov	r0, r2
 800a4c4:	46d8      	mov	r8, fp
 800a4c6:	e7dd      	b.n	800a484 <_malloc_r+0x3e0>
 800a4c8:	f8da 2004 	ldr.w	r2, [sl, #4]
 800a4cc:	f1a9 090c 	sub.w	r9, r9, #12
 800a4d0:	f029 0907 	bic.w	r9, r9, #7
 800a4d4:	f002 0201 	and.w	r2, r2, #1
 800a4d8:	ea42 0209 	orr.w	r2, r2, r9
 800a4dc:	f8ca 2004 	str.w	r2, [sl, #4]
 800a4e0:	2105      	movs	r1, #5
 800a4e2:	eb0a 0209 	add.w	r2, sl, r9
 800a4e6:	f1b9 0f0f 	cmp.w	r9, #15
 800a4ea:	e9c2 1101 	strd	r1, r1, [r2, #4]
 800a4ee:	f67f aefe 	bls.w	800a2ee <_malloc_r+0x24a>
 800a4f2:	f10a 0108 	add.w	r1, sl, #8
 800a4f6:	4628      	mov	r0, r5
 800a4f8:	f000 faac 	bl	800aa54 <_free_r>
 800a4fc:	4b05      	ldr	r3, [pc, #20]	@ (800a514 <_malloc_r+0x470>)
 800a4fe:	e6f6      	b.n	800a2ee <_malloc_r+0x24a>
 800a500:	68b4      	ldr	r4, [r6, #8]
 800a502:	f047 0301 	orr.w	r3, r7, #1
 800a506:	4427      	add	r7, r4
 800a508:	f042 0201 	orr.w	r2, r2, #1
 800a50c:	6063      	str	r3, [r4, #4]
 800a50e:	60b7      	str	r7, [r6, #8]
 800a510:	607a      	str	r2, [r7, #4]
 800a512:	e5f8      	b.n	800a106 <_malloc_r+0x62>
 800a514:	20000de4 	.word	0x20000de4

0800a518 <__malloc_lock>:
 800a518:	4801      	ldr	r0, [pc, #4]	@ (800a520 <__malloc_lock+0x8>)
 800a51a:	f000 ba19 	b.w	800a950 <__retarget_lock_acquire_recursive>
 800a51e:	bf00      	nop
 800a520:	20000f58 	.word	0x20000f58

0800a524 <__malloc_unlock>:
 800a524:	4801      	ldr	r0, [pc, #4]	@ (800a52c <__malloc_unlock+0x8>)
 800a526:	f000 ba14 	b.w	800a952 <__retarget_lock_release_recursive>
 800a52a:	bf00      	nop
 800a52c:	20000f58 	.word	0x20000f58

0800a530 <std>:
 800a530:	2300      	movs	r3, #0
 800a532:	b510      	push	{r4, lr}
 800a534:	4604      	mov	r4, r0
 800a536:	e9c0 3300 	strd	r3, r3, [r0]
 800a53a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a53e:	6083      	str	r3, [r0, #8]
 800a540:	8181      	strh	r1, [r0, #12]
 800a542:	6643      	str	r3, [r0, #100]	@ 0x64
 800a544:	81c2      	strh	r2, [r0, #14]
 800a546:	6183      	str	r3, [r0, #24]
 800a548:	4619      	mov	r1, r3
 800a54a:	2208      	movs	r2, #8
 800a54c:	305c      	adds	r0, #92	@ 0x5c
 800a54e:	f000 f975 	bl	800a83c <memset>
 800a552:	4b0d      	ldr	r3, [pc, #52]	@ (800a588 <std+0x58>)
 800a554:	6223      	str	r3, [r4, #32]
 800a556:	4b0d      	ldr	r3, [pc, #52]	@ (800a58c <std+0x5c>)
 800a558:	6263      	str	r3, [r4, #36]	@ 0x24
 800a55a:	4b0d      	ldr	r3, [pc, #52]	@ (800a590 <std+0x60>)
 800a55c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a55e:	4b0d      	ldr	r3, [pc, #52]	@ (800a594 <std+0x64>)
 800a560:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a562:	4b0d      	ldr	r3, [pc, #52]	@ (800a598 <std+0x68>)
 800a564:	61e4      	str	r4, [r4, #28]
 800a566:	429c      	cmp	r4, r3
 800a568:	d006      	beq.n	800a578 <std+0x48>
 800a56a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a56e:	4294      	cmp	r4, r2
 800a570:	d002      	beq.n	800a578 <std+0x48>
 800a572:	33d0      	adds	r3, #208	@ 0xd0
 800a574:	429c      	cmp	r4, r3
 800a576:	d105      	bne.n	800a584 <std+0x54>
 800a578:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a57c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a580:	f000 b9e4 	b.w	800a94c <__retarget_lock_init_recursive>
 800a584:	bd10      	pop	{r4, pc}
 800a586:	bf00      	nop
 800a588:	0800a775 	.word	0x0800a775
 800a58c:	0800a797 	.word	0x0800a797
 800a590:	0800a7cf 	.word	0x0800a7cf
 800a594:	0800a7f3 	.word	0x0800a7f3
 800a598:	20000e18 	.word	0x20000e18

0800a59c <stdio_exit_handler>:
 800a59c:	4a02      	ldr	r2, [pc, #8]	@ (800a5a8 <stdio_exit_handler+0xc>)
 800a59e:	4903      	ldr	r1, [pc, #12]	@ (800a5ac <stdio_exit_handler+0x10>)
 800a5a0:	4803      	ldr	r0, [pc, #12]	@ (800a5b0 <stdio_exit_handler+0x14>)
 800a5a2:	f000 b869 	b.w	800a678 <_fwalk_sglue>
 800a5a6:	bf00      	nop
 800a5a8:	20000438 	.word	0x20000438
 800a5ac:	0800de65 	.word	0x0800de65
 800a5b0:	20000448 	.word	0x20000448

0800a5b4 <cleanup_stdio>:
 800a5b4:	6841      	ldr	r1, [r0, #4]
 800a5b6:	4b0c      	ldr	r3, [pc, #48]	@ (800a5e8 <cleanup_stdio+0x34>)
 800a5b8:	4299      	cmp	r1, r3
 800a5ba:	b510      	push	{r4, lr}
 800a5bc:	4604      	mov	r4, r0
 800a5be:	d001      	beq.n	800a5c4 <cleanup_stdio+0x10>
 800a5c0:	f003 fc50 	bl	800de64 <_fclose_r>
 800a5c4:	68a1      	ldr	r1, [r4, #8]
 800a5c6:	4b09      	ldr	r3, [pc, #36]	@ (800a5ec <cleanup_stdio+0x38>)
 800a5c8:	4299      	cmp	r1, r3
 800a5ca:	d002      	beq.n	800a5d2 <cleanup_stdio+0x1e>
 800a5cc:	4620      	mov	r0, r4
 800a5ce:	f003 fc49 	bl	800de64 <_fclose_r>
 800a5d2:	68e1      	ldr	r1, [r4, #12]
 800a5d4:	4b06      	ldr	r3, [pc, #24]	@ (800a5f0 <cleanup_stdio+0x3c>)
 800a5d6:	4299      	cmp	r1, r3
 800a5d8:	d004      	beq.n	800a5e4 <cleanup_stdio+0x30>
 800a5da:	4620      	mov	r0, r4
 800a5dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a5e0:	f003 bc40 	b.w	800de64 <_fclose_r>
 800a5e4:	bd10      	pop	{r4, pc}
 800a5e6:	bf00      	nop
 800a5e8:	20000e18 	.word	0x20000e18
 800a5ec:	20000e80 	.word	0x20000e80
 800a5f0:	20000ee8 	.word	0x20000ee8

0800a5f4 <global_stdio_init.part.0>:
 800a5f4:	b510      	push	{r4, lr}
 800a5f6:	4b0b      	ldr	r3, [pc, #44]	@ (800a624 <global_stdio_init.part.0+0x30>)
 800a5f8:	4c0b      	ldr	r4, [pc, #44]	@ (800a628 <global_stdio_init.part.0+0x34>)
 800a5fa:	4a0c      	ldr	r2, [pc, #48]	@ (800a62c <global_stdio_init.part.0+0x38>)
 800a5fc:	601a      	str	r2, [r3, #0]
 800a5fe:	4620      	mov	r0, r4
 800a600:	2200      	movs	r2, #0
 800a602:	2104      	movs	r1, #4
 800a604:	f7ff ff94 	bl	800a530 <std>
 800a608:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a60c:	2201      	movs	r2, #1
 800a60e:	2109      	movs	r1, #9
 800a610:	f7ff ff8e 	bl	800a530 <std>
 800a614:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a618:	2202      	movs	r2, #2
 800a61a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a61e:	2112      	movs	r1, #18
 800a620:	f7ff bf86 	b.w	800a530 <std>
 800a624:	20000f50 	.word	0x20000f50
 800a628:	20000e18 	.word	0x20000e18
 800a62c:	0800a59d 	.word	0x0800a59d

0800a630 <__sfp_lock_acquire>:
 800a630:	4801      	ldr	r0, [pc, #4]	@ (800a638 <__sfp_lock_acquire+0x8>)
 800a632:	f000 b98d 	b.w	800a950 <__retarget_lock_acquire_recursive>
 800a636:	bf00      	nop
 800a638:	20000f5a 	.word	0x20000f5a

0800a63c <__sfp_lock_release>:
 800a63c:	4801      	ldr	r0, [pc, #4]	@ (800a644 <__sfp_lock_release+0x8>)
 800a63e:	f000 b988 	b.w	800a952 <__retarget_lock_release_recursive>
 800a642:	bf00      	nop
 800a644:	20000f5a 	.word	0x20000f5a

0800a648 <__sinit>:
 800a648:	b510      	push	{r4, lr}
 800a64a:	4604      	mov	r4, r0
 800a64c:	f7ff fff0 	bl	800a630 <__sfp_lock_acquire>
 800a650:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a652:	b11b      	cbz	r3, 800a65c <__sinit+0x14>
 800a654:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a658:	f7ff bff0 	b.w	800a63c <__sfp_lock_release>
 800a65c:	4b04      	ldr	r3, [pc, #16]	@ (800a670 <__sinit+0x28>)
 800a65e:	6363      	str	r3, [r4, #52]	@ 0x34
 800a660:	4b04      	ldr	r3, [pc, #16]	@ (800a674 <__sinit+0x2c>)
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d1f5      	bne.n	800a654 <__sinit+0xc>
 800a668:	f7ff ffc4 	bl	800a5f4 <global_stdio_init.part.0>
 800a66c:	e7f2      	b.n	800a654 <__sinit+0xc>
 800a66e:	bf00      	nop
 800a670:	0800a5b5 	.word	0x0800a5b5
 800a674:	20000f50 	.word	0x20000f50

0800a678 <_fwalk_sglue>:
 800a678:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a67c:	4607      	mov	r7, r0
 800a67e:	4688      	mov	r8, r1
 800a680:	4614      	mov	r4, r2
 800a682:	2600      	movs	r6, #0
 800a684:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a688:	f1b9 0901 	subs.w	r9, r9, #1
 800a68c:	d505      	bpl.n	800a69a <_fwalk_sglue+0x22>
 800a68e:	6824      	ldr	r4, [r4, #0]
 800a690:	2c00      	cmp	r4, #0
 800a692:	d1f7      	bne.n	800a684 <_fwalk_sglue+0xc>
 800a694:	4630      	mov	r0, r6
 800a696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a69a:	89ab      	ldrh	r3, [r5, #12]
 800a69c:	2b01      	cmp	r3, #1
 800a69e:	d907      	bls.n	800a6b0 <_fwalk_sglue+0x38>
 800a6a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a6a4:	3301      	adds	r3, #1
 800a6a6:	d003      	beq.n	800a6b0 <_fwalk_sglue+0x38>
 800a6a8:	4629      	mov	r1, r5
 800a6aa:	4638      	mov	r0, r7
 800a6ac:	47c0      	blx	r8
 800a6ae:	4306      	orrs	r6, r0
 800a6b0:	3568      	adds	r5, #104	@ 0x68
 800a6b2:	e7e9      	b.n	800a688 <_fwalk_sglue+0x10>

0800a6b4 <printf>:
 800a6b4:	b40f      	push	{r0, r1, r2, r3}
 800a6b6:	b507      	push	{r0, r1, r2, lr}
 800a6b8:	4906      	ldr	r1, [pc, #24]	@ (800a6d4 <printf+0x20>)
 800a6ba:	ab04      	add	r3, sp, #16
 800a6bc:	6808      	ldr	r0, [r1, #0]
 800a6be:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6c2:	6881      	ldr	r1, [r0, #8]
 800a6c4:	9301      	str	r3, [sp, #4]
 800a6c6:	f001 fc67 	bl	800bf98 <_vfprintf_r>
 800a6ca:	b003      	add	sp, #12
 800a6cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6d0:	b004      	add	sp, #16
 800a6d2:	4770      	bx	lr
 800a6d4:	20000444 	.word	0x20000444

0800a6d8 <_puts_r>:
 800a6d8:	b530      	push	{r4, r5, lr}
 800a6da:	4605      	mov	r5, r0
 800a6dc:	b089      	sub	sp, #36	@ 0x24
 800a6de:	4608      	mov	r0, r1
 800a6e0:	460c      	mov	r4, r1
 800a6e2:	f7f5 fda7 	bl	8000234 <strlen>
 800a6e6:	4b1e      	ldr	r3, [pc, #120]	@ (800a760 <_puts_r+0x88>)
 800a6e8:	9306      	str	r3, [sp, #24]
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	e9cd 4004 	strd	r4, r0, [sp, #16]
 800a6f0:	9307      	str	r3, [sp, #28]
 800a6f2:	4418      	add	r0, r3
 800a6f4:	ab04      	add	r3, sp, #16
 800a6f6:	9301      	str	r3, [sp, #4]
 800a6f8:	2302      	movs	r3, #2
 800a6fa:	9302      	str	r3, [sp, #8]
 800a6fc:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800a6fe:	68ac      	ldr	r4, [r5, #8]
 800a700:	9003      	str	r0, [sp, #12]
 800a702:	b913      	cbnz	r3, 800a70a <_puts_r+0x32>
 800a704:	4628      	mov	r0, r5
 800a706:	f7ff ff9f 	bl	800a648 <__sinit>
 800a70a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a70c:	07db      	lsls	r3, r3, #31
 800a70e:	d405      	bmi.n	800a71c <_puts_r+0x44>
 800a710:	89a3      	ldrh	r3, [r4, #12]
 800a712:	0598      	lsls	r0, r3, #22
 800a714:	d402      	bmi.n	800a71c <_puts_r+0x44>
 800a716:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a718:	f000 f91a 	bl	800a950 <__retarget_lock_acquire_recursive>
 800a71c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a720:	0499      	lsls	r1, r3, #18
 800a722:	d406      	bmi.n	800a732 <_puts_r+0x5a>
 800a724:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a728:	81a3      	strh	r3, [r4, #12]
 800a72a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a72c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a730:	6663      	str	r3, [r4, #100]	@ 0x64
 800a732:	4628      	mov	r0, r5
 800a734:	aa01      	add	r2, sp, #4
 800a736:	4621      	mov	r1, r4
 800a738:	f003 fc98 	bl	800e06c <__sfvwrite_r>
 800a73c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a73e:	2800      	cmp	r0, #0
 800a740:	bf0c      	ite	eq
 800a742:	250a      	moveq	r5, #10
 800a744:	f04f 35ff 	movne.w	r5, #4294967295
 800a748:	07da      	lsls	r2, r3, #31
 800a74a:	d405      	bmi.n	800a758 <_puts_r+0x80>
 800a74c:	89a3      	ldrh	r3, [r4, #12]
 800a74e:	059b      	lsls	r3, r3, #22
 800a750:	d402      	bmi.n	800a758 <_puts_r+0x80>
 800a752:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a754:	f000 f8fd 	bl	800a952 <__retarget_lock_release_recursive>
 800a758:	4628      	mov	r0, r5
 800a75a:	b009      	add	sp, #36	@ 0x24
 800a75c:	bd30      	pop	{r4, r5, pc}
 800a75e:	bf00      	nop
 800a760:	08010e7b 	.word	0x08010e7b

0800a764 <puts>:
 800a764:	4b02      	ldr	r3, [pc, #8]	@ (800a770 <puts+0xc>)
 800a766:	4601      	mov	r1, r0
 800a768:	6818      	ldr	r0, [r3, #0]
 800a76a:	f7ff bfb5 	b.w	800a6d8 <_puts_r>
 800a76e:	bf00      	nop
 800a770:	20000444 	.word	0x20000444

0800a774 <__sread>:
 800a774:	b510      	push	{r4, lr}
 800a776:	460c      	mov	r4, r1
 800a778:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a77c:	f000 f888 	bl	800a890 <_read_r>
 800a780:	2800      	cmp	r0, #0
 800a782:	bfab      	itete	ge
 800a784:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 800a786:	89a3      	ldrhlt	r3, [r4, #12]
 800a788:	181b      	addge	r3, r3, r0
 800a78a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a78e:	bfac      	ite	ge
 800a790:	6523      	strge	r3, [r4, #80]	@ 0x50
 800a792:	81a3      	strhlt	r3, [r4, #12]
 800a794:	bd10      	pop	{r4, pc}

0800a796 <__swrite>:
 800a796:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a79a:	461f      	mov	r7, r3
 800a79c:	898b      	ldrh	r3, [r1, #12]
 800a79e:	05db      	lsls	r3, r3, #23
 800a7a0:	4605      	mov	r5, r0
 800a7a2:	460c      	mov	r4, r1
 800a7a4:	4616      	mov	r6, r2
 800a7a6:	d505      	bpl.n	800a7b4 <__swrite+0x1e>
 800a7a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7ac:	2302      	movs	r3, #2
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	f000 f85c 	bl	800a86c <_lseek_r>
 800a7b4:	89a3      	ldrh	r3, [r4, #12]
 800a7b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a7ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a7be:	81a3      	strh	r3, [r4, #12]
 800a7c0:	4632      	mov	r2, r6
 800a7c2:	463b      	mov	r3, r7
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a7ca:	f000 b883 	b.w	800a8d4 <_write_r>

0800a7ce <__sseek>:
 800a7ce:	b510      	push	{r4, lr}
 800a7d0:	460c      	mov	r4, r1
 800a7d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7d6:	f000 f849 	bl	800a86c <_lseek_r>
 800a7da:	1c43      	adds	r3, r0, #1
 800a7dc:	89a3      	ldrh	r3, [r4, #12]
 800a7de:	bf15      	itete	ne
 800a7e0:	6520      	strne	r0, [r4, #80]	@ 0x50
 800a7e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a7e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a7ea:	81a3      	strheq	r3, [r4, #12]
 800a7ec:	bf18      	it	ne
 800a7ee:	81a3      	strhne	r3, [r4, #12]
 800a7f0:	bd10      	pop	{r4, pc}

0800a7f2 <__sclose>:
 800a7f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7f6:	f000 b829 	b.w	800a84c <_close_r>
	...

0800a7fc <_vsprintf_r>:
 800a7fc:	b500      	push	{lr}
 800a7fe:	b09b      	sub	sp, #108	@ 0x6c
 800a800:	9100      	str	r1, [sp, #0]
 800a802:	9104      	str	r1, [sp, #16]
 800a804:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a808:	9105      	str	r1, [sp, #20]
 800a80a:	9102      	str	r1, [sp, #8]
 800a80c:	4905      	ldr	r1, [pc, #20]	@ (800a824 <_vsprintf_r+0x28>)
 800a80e:	9103      	str	r1, [sp, #12]
 800a810:	4669      	mov	r1, sp
 800a812:	f000 f9e1 	bl	800abd8 <_svfprintf_r>
 800a816:	9b00      	ldr	r3, [sp, #0]
 800a818:	2200      	movs	r2, #0
 800a81a:	701a      	strb	r2, [r3, #0]
 800a81c:	b01b      	add	sp, #108	@ 0x6c
 800a81e:	f85d fb04 	ldr.w	pc, [sp], #4
 800a822:	bf00      	nop
 800a824:	ffff0208 	.word	0xffff0208

0800a828 <vsprintf>:
 800a828:	4613      	mov	r3, r2
 800a82a:	460a      	mov	r2, r1
 800a82c:	4601      	mov	r1, r0
 800a82e:	4802      	ldr	r0, [pc, #8]	@ (800a838 <vsprintf+0x10>)
 800a830:	6800      	ldr	r0, [r0, #0]
 800a832:	f7ff bfe3 	b.w	800a7fc <_vsprintf_r>
 800a836:	bf00      	nop
 800a838:	20000444 	.word	0x20000444

0800a83c <memset>:
 800a83c:	4402      	add	r2, r0
 800a83e:	4603      	mov	r3, r0
 800a840:	4293      	cmp	r3, r2
 800a842:	d100      	bne.n	800a846 <memset+0xa>
 800a844:	4770      	bx	lr
 800a846:	f803 1b01 	strb.w	r1, [r3], #1
 800a84a:	e7f9      	b.n	800a840 <memset+0x4>

0800a84c <_close_r>:
 800a84c:	b538      	push	{r3, r4, r5, lr}
 800a84e:	4d06      	ldr	r5, [pc, #24]	@ (800a868 <_close_r+0x1c>)
 800a850:	2300      	movs	r3, #0
 800a852:	4604      	mov	r4, r0
 800a854:	4608      	mov	r0, r1
 800a856:	602b      	str	r3, [r5, #0]
 800a858:	f7f7 fd8c 	bl	8002374 <_close>
 800a85c:	1c43      	adds	r3, r0, #1
 800a85e:	d102      	bne.n	800a866 <_close_r+0x1a>
 800a860:	682b      	ldr	r3, [r5, #0]
 800a862:	b103      	cbz	r3, 800a866 <_close_r+0x1a>
 800a864:	6023      	str	r3, [r4, #0]
 800a866:	bd38      	pop	{r3, r4, r5, pc}
 800a868:	20000f54 	.word	0x20000f54

0800a86c <_lseek_r>:
 800a86c:	b538      	push	{r3, r4, r5, lr}
 800a86e:	4d07      	ldr	r5, [pc, #28]	@ (800a88c <_lseek_r+0x20>)
 800a870:	4604      	mov	r4, r0
 800a872:	4608      	mov	r0, r1
 800a874:	4611      	mov	r1, r2
 800a876:	2200      	movs	r2, #0
 800a878:	602a      	str	r2, [r5, #0]
 800a87a:	461a      	mov	r2, r3
 800a87c:	f7f7 fda1 	bl	80023c2 <_lseek>
 800a880:	1c43      	adds	r3, r0, #1
 800a882:	d102      	bne.n	800a88a <_lseek_r+0x1e>
 800a884:	682b      	ldr	r3, [r5, #0]
 800a886:	b103      	cbz	r3, 800a88a <_lseek_r+0x1e>
 800a888:	6023      	str	r3, [r4, #0]
 800a88a:	bd38      	pop	{r3, r4, r5, pc}
 800a88c:	20000f54 	.word	0x20000f54

0800a890 <_read_r>:
 800a890:	b538      	push	{r3, r4, r5, lr}
 800a892:	4d07      	ldr	r5, [pc, #28]	@ (800a8b0 <_read_r+0x20>)
 800a894:	4604      	mov	r4, r0
 800a896:	4608      	mov	r0, r1
 800a898:	4611      	mov	r1, r2
 800a89a:	2200      	movs	r2, #0
 800a89c:	602a      	str	r2, [r5, #0]
 800a89e:	461a      	mov	r2, r3
 800a8a0:	f7f7 fd2f 	bl	8002302 <_read>
 800a8a4:	1c43      	adds	r3, r0, #1
 800a8a6:	d102      	bne.n	800a8ae <_read_r+0x1e>
 800a8a8:	682b      	ldr	r3, [r5, #0]
 800a8aa:	b103      	cbz	r3, 800a8ae <_read_r+0x1e>
 800a8ac:	6023      	str	r3, [r4, #0]
 800a8ae:	bd38      	pop	{r3, r4, r5, pc}
 800a8b0:	20000f54 	.word	0x20000f54

0800a8b4 <_sbrk_r>:
 800a8b4:	b538      	push	{r3, r4, r5, lr}
 800a8b6:	4d06      	ldr	r5, [pc, #24]	@ (800a8d0 <_sbrk_r+0x1c>)
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	4604      	mov	r4, r0
 800a8bc:	4608      	mov	r0, r1
 800a8be:	602b      	str	r3, [r5, #0]
 800a8c0:	f7f7 fd8c 	bl	80023dc <_sbrk>
 800a8c4:	1c43      	adds	r3, r0, #1
 800a8c6:	d102      	bne.n	800a8ce <_sbrk_r+0x1a>
 800a8c8:	682b      	ldr	r3, [r5, #0]
 800a8ca:	b103      	cbz	r3, 800a8ce <_sbrk_r+0x1a>
 800a8cc:	6023      	str	r3, [r4, #0]
 800a8ce:	bd38      	pop	{r3, r4, r5, pc}
 800a8d0:	20000f54 	.word	0x20000f54

0800a8d4 <_write_r>:
 800a8d4:	b538      	push	{r3, r4, r5, lr}
 800a8d6:	4d07      	ldr	r5, [pc, #28]	@ (800a8f4 <_write_r+0x20>)
 800a8d8:	4604      	mov	r4, r0
 800a8da:	4608      	mov	r0, r1
 800a8dc:	4611      	mov	r1, r2
 800a8de:	2200      	movs	r2, #0
 800a8e0:	602a      	str	r2, [r5, #0]
 800a8e2:	461a      	mov	r2, r3
 800a8e4:	f7f7 fd2a 	bl	800233c <_write>
 800a8e8:	1c43      	adds	r3, r0, #1
 800a8ea:	d102      	bne.n	800a8f2 <_write_r+0x1e>
 800a8ec:	682b      	ldr	r3, [r5, #0]
 800a8ee:	b103      	cbz	r3, 800a8f2 <_write_r+0x1e>
 800a8f0:	6023      	str	r3, [r4, #0]
 800a8f2:	bd38      	pop	{r3, r4, r5, pc}
 800a8f4:	20000f54 	.word	0x20000f54

0800a8f8 <__errno>:
 800a8f8:	4b01      	ldr	r3, [pc, #4]	@ (800a900 <__errno+0x8>)
 800a8fa:	6818      	ldr	r0, [r3, #0]
 800a8fc:	4770      	bx	lr
 800a8fe:	bf00      	nop
 800a900:	20000444 	.word	0x20000444

0800a904 <__libc_init_array>:
 800a904:	b570      	push	{r4, r5, r6, lr}
 800a906:	4d0d      	ldr	r5, [pc, #52]	@ (800a93c <__libc_init_array+0x38>)
 800a908:	4c0d      	ldr	r4, [pc, #52]	@ (800a940 <__libc_init_array+0x3c>)
 800a90a:	1b64      	subs	r4, r4, r5
 800a90c:	10a4      	asrs	r4, r4, #2
 800a90e:	2600      	movs	r6, #0
 800a910:	42a6      	cmp	r6, r4
 800a912:	d109      	bne.n	800a928 <__libc_init_array+0x24>
 800a914:	4d0b      	ldr	r5, [pc, #44]	@ (800a944 <__libc_init_array+0x40>)
 800a916:	4c0c      	ldr	r4, [pc, #48]	@ (800a948 <__libc_init_array+0x44>)
 800a918:	f005 fbba 	bl	8010090 <_init>
 800a91c:	1b64      	subs	r4, r4, r5
 800a91e:	10a4      	asrs	r4, r4, #2
 800a920:	2600      	movs	r6, #0
 800a922:	42a6      	cmp	r6, r4
 800a924:	d105      	bne.n	800a932 <__libc_init_array+0x2e>
 800a926:	bd70      	pop	{r4, r5, r6, pc}
 800a928:	f855 3b04 	ldr.w	r3, [r5], #4
 800a92c:	4798      	blx	r3
 800a92e:	3601      	adds	r6, #1
 800a930:	e7ee      	b.n	800a910 <__libc_init_array+0xc>
 800a932:	f855 3b04 	ldr.w	r3, [r5], #4
 800a936:	4798      	blx	r3
 800a938:	3601      	adds	r6, #1
 800a93a:	e7f2      	b.n	800a922 <__libc_init_array+0x1e>
 800a93c:	08010e88 	.word	0x08010e88
 800a940:	08010e88 	.word	0x08010e88
 800a944:	08010e88 	.word	0x08010e88
 800a948:	08010e90 	.word	0x08010e90

0800a94c <__retarget_lock_init_recursive>:
 800a94c:	4770      	bx	lr

0800a94e <__retarget_lock_close_recursive>:
 800a94e:	4770      	bx	lr

0800a950 <__retarget_lock_acquire_recursive>:
 800a950:	4770      	bx	lr

0800a952 <__retarget_lock_release_recursive>:
 800a952:	4770      	bx	lr

0800a954 <sysconf>:
 800a954:	2808      	cmp	r0, #8
 800a956:	b508      	push	{r3, lr}
 800a958:	d006      	beq.n	800a968 <sysconf+0x14>
 800a95a:	f7ff ffcd 	bl	800a8f8 <__errno>
 800a95e:	2316      	movs	r3, #22
 800a960:	6003      	str	r3, [r0, #0]
 800a962:	f04f 30ff 	mov.w	r0, #4294967295
 800a966:	bd08      	pop	{r3, pc}
 800a968:	2080      	movs	r0, #128	@ 0x80
 800a96a:	e7fc      	b.n	800a966 <sysconf+0x12>

0800a96c <memcpy>:
 800a96c:	440a      	add	r2, r1
 800a96e:	4291      	cmp	r1, r2
 800a970:	f100 33ff 	add.w	r3, r0, #4294967295
 800a974:	d100      	bne.n	800a978 <memcpy+0xc>
 800a976:	4770      	bx	lr
 800a978:	b510      	push	{r4, lr}
 800a97a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a97e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a982:	4291      	cmp	r1, r2
 800a984:	d1f9      	bne.n	800a97a <memcpy+0xe>
 800a986:	bd10      	pop	{r4, pc}

0800a988 <register_fini>:
 800a988:	4b02      	ldr	r3, [pc, #8]	@ (800a994 <register_fini+0xc>)
 800a98a:	b113      	cbz	r3, 800a992 <register_fini+0xa>
 800a98c:	4802      	ldr	r0, [pc, #8]	@ (800a998 <register_fini+0x10>)
 800a98e:	f000 b805 	b.w	800a99c <atexit>
 800a992:	4770      	bx	lr
 800a994:	00000000 	.word	0x00000000
 800a998:	0800e4f5 	.word	0x0800e4f5

0800a99c <atexit>:
 800a99c:	2300      	movs	r3, #0
 800a99e:	4601      	mov	r1, r0
 800a9a0:	461a      	mov	r2, r3
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	f003 bdf0 	b.w	800e588 <__register_exitproc>

0800a9a8 <_malloc_trim_r>:
 800a9a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9ac:	4606      	mov	r6, r0
 800a9ae:	2008      	movs	r0, #8
 800a9b0:	4689      	mov	r9, r1
 800a9b2:	f7ff ffcf 	bl	800a954 <sysconf>
 800a9b6:	4f24      	ldr	r7, [pc, #144]	@ (800aa48 <_malloc_trim_r+0xa0>)
 800a9b8:	4680      	mov	r8, r0
 800a9ba:	4630      	mov	r0, r6
 800a9bc:	f7ff fdac 	bl	800a518 <__malloc_lock>
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	685d      	ldr	r5, [r3, #4]
 800a9c4:	f025 0503 	bic.w	r5, r5, #3
 800a9c8:	f1a5 0411 	sub.w	r4, r5, #17
 800a9cc:	eba4 0409 	sub.w	r4, r4, r9
 800a9d0:	4444      	add	r4, r8
 800a9d2:	fbb4 f4f8 	udiv	r4, r4, r8
 800a9d6:	3c01      	subs	r4, #1
 800a9d8:	fb08 f404 	mul.w	r4, r8, r4
 800a9dc:	45a0      	cmp	r8, r4
 800a9de:	dd05      	ble.n	800a9ec <_malloc_trim_r+0x44>
 800a9e0:	4630      	mov	r0, r6
 800a9e2:	f7ff fd9f 	bl	800a524 <__malloc_unlock>
 800a9e6:	2000      	movs	r0, #0
 800a9e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9ec:	2100      	movs	r1, #0
 800a9ee:	4630      	mov	r0, r6
 800a9f0:	f7ff ff60 	bl	800a8b4 <_sbrk_r>
 800a9f4:	68bb      	ldr	r3, [r7, #8]
 800a9f6:	442b      	add	r3, r5
 800a9f8:	4298      	cmp	r0, r3
 800a9fa:	d1f1      	bne.n	800a9e0 <_malloc_trim_r+0x38>
 800a9fc:	4261      	negs	r1, r4
 800a9fe:	4630      	mov	r0, r6
 800aa00:	f7ff ff58 	bl	800a8b4 <_sbrk_r>
 800aa04:	3001      	adds	r0, #1
 800aa06:	d110      	bne.n	800aa2a <_malloc_trim_r+0x82>
 800aa08:	2100      	movs	r1, #0
 800aa0a:	4630      	mov	r0, r6
 800aa0c:	f7ff ff52 	bl	800a8b4 <_sbrk_r>
 800aa10:	68ba      	ldr	r2, [r7, #8]
 800aa12:	1a83      	subs	r3, r0, r2
 800aa14:	2b0f      	cmp	r3, #15
 800aa16:	dde3      	ble.n	800a9e0 <_malloc_trim_r+0x38>
 800aa18:	490c      	ldr	r1, [pc, #48]	@ (800aa4c <_malloc_trim_r+0xa4>)
 800aa1a:	6809      	ldr	r1, [r1, #0]
 800aa1c:	1a40      	subs	r0, r0, r1
 800aa1e:	490c      	ldr	r1, [pc, #48]	@ (800aa50 <_malloc_trim_r+0xa8>)
 800aa20:	f043 0301 	orr.w	r3, r3, #1
 800aa24:	6008      	str	r0, [r1, #0]
 800aa26:	6053      	str	r3, [r2, #4]
 800aa28:	e7da      	b.n	800a9e0 <_malloc_trim_r+0x38>
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	4a08      	ldr	r2, [pc, #32]	@ (800aa50 <_malloc_trim_r+0xa8>)
 800aa2e:	1b2d      	subs	r5, r5, r4
 800aa30:	f045 0501 	orr.w	r5, r5, #1
 800aa34:	605d      	str	r5, [r3, #4]
 800aa36:	6813      	ldr	r3, [r2, #0]
 800aa38:	4630      	mov	r0, r6
 800aa3a:	1b1b      	subs	r3, r3, r4
 800aa3c:	6013      	str	r3, [r2, #0]
 800aa3e:	f7ff fd71 	bl	800a524 <__malloc_unlock>
 800aa42:	2001      	movs	r0, #1
 800aa44:	e7d0      	b.n	800a9e8 <_malloc_trim_r+0x40>
 800aa46:	bf00      	nop
 800aa48:	20000030 	.word	0x20000030
 800aa4c:	20000028 	.word	0x20000028
 800aa50:	20000de4 	.word	0x20000de4

0800aa54 <_free_r>:
 800aa54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa56:	4604      	mov	r4, r0
 800aa58:	460f      	mov	r7, r1
 800aa5a:	2900      	cmp	r1, #0
 800aa5c:	f000 80b1 	beq.w	800abc2 <_free_r+0x16e>
 800aa60:	f7ff fd5a 	bl	800a518 <__malloc_lock>
 800aa64:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800aa68:	4d56      	ldr	r5, [pc, #344]	@ (800abc4 <_free_r+0x170>)
 800aa6a:	f022 0001 	bic.w	r0, r2, #1
 800aa6e:	f1a7 0308 	sub.w	r3, r7, #8
 800aa72:	eb03 0c00 	add.w	ip, r3, r0
 800aa76:	68a9      	ldr	r1, [r5, #8]
 800aa78:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800aa7c:	4561      	cmp	r1, ip
 800aa7e:	f026 0603 	bic.w	r6, r6, #3
 800aa82:	f002 0201 	and.w	r2, r2, #1
 800aa86:	d11b      	bne.n	800aac0 <_free_r+0x6c>
 800aa88:	4406      	add	r6, r0
 800aa8a:	b93a      	cbnz	r2, 800aa9c <_free_r+0x48>
 800aa8c:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800aa90:	1a9b      	subs	r3, r3, r2
 800aa92:	4416      	add	r6, r2
 800aa94:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800aa98:	60ca      	str	r2, [r1, #12]
 800aa9a:	6091      	str	r1, [r2, #8]
 800aa9c:	f046 0201 	orr.w	r2, r6, #1
 800aaa0:	605a      	str	r2, [r3, #4]
 800aaa2:	60ab      	str	r3, [r5, #8]
 800aaa4:	4b48      	ldr	r3, [pc, #288]	@ (800abc8 <_free_r+0x174>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	42b3      	cmp	r3, r6
 800aaaa:	d804      	bhi.n	800aab6 <_free_r+0x62>
 800aaac:	4b47      	ldr	r3, [pc, #284]	@ (800abcc <_free_r+0x178>)
 800aaae:	4620      	mov	r0, r4
 800aab0:	6819      	ldr	r1, [r3, #0]
 800aab2:	f7ff ff79 	bl	800a9a8 <_malloc_trim_r>
 800aab6:	4620      	mov	r0, r4
 800aab8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800aabc:	f7ff bd32 	b.w	800a524 <__malloc_unlock>
 800aac0:	f8cc 6004 	str.w	r6, [ip, #4]
 800aac4:	2a00      	cmp	r2, #0
 800aac6:	d138      	bne.n	800ab3a <_free_r+0xe6>
 800aac8:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800aacc:	1a5b      	subs	r3, r3, r1
 800aace:	4408      	add	r0, r1
 800aad0:	6899      	ldr	r1, [r3, #8]
 800aad2:	f105 0708 	add.w	r7, r5, #8
 800aad6:	42b9      	cmp	r1, r7
 800aad8:	d031      	beq.n	800ab3e <_free_r+0xea>
 800aada:	68df      	ldr	r7, [r3, #12]
 800aadc:	60cf      	str	r7, [r1, #12]
 800aade:	60b9      	str	r1, [r7, #8]
 800aae0:	eb0c 0106 	add.w	r1, ip, r6
 800aae4:	6849      	ldr	r1, [r1, #4]
 800aae6:	07c9      	lsls	r1, r1, #31
 800aae8:	d40b      	bmi.n	800ab02 <_free_r+0xae>
 800aaea:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800aaee:	4430      	add	r0, r6
 800aaf0:	bb3a      	cbnz	r2, 800ab42 <_free_r+0xee>
 800aaf2:	4e37      	ldr	r6, [pc, #220]	@ (800abd0 <_free_r+0x17c>)
 800aaf4:	42b1      	cmp	r1, r6
 800aaf6:	d124      	bne.n	800ab42 <_free_r+0xee>
 800aaf8:	e9c5 3304 	strd	r3, r3, [r5, #16]
 800aafc:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800ab00:	2201      	movs	r2, #1
 800ab02:	f040 0101 	orr.w	r1, r0, #1
 800ab06:	6059      	str	r1, [r3, #4]
 800ab08:	5018      	str	r0, [r3, r0]
 800ab0a:	2a00      	cmp	r2, #0
 800ab0c:	d1d3      	bne.n	800aab6 <_free_r+0x62>
 800ab0e:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800ab12:	d21b      	bcs.n	800ab4c <_free_r+0xf8>
 800ab14:	08c2      	lsrs	r2, r0, #3
 800ab16:	2101      	movs	r1, #1
 800ab18:	0940      	lsrs	r0, r0, #5
 800ab1a:	4081      	lsls	r1, r0
 800ab1c:	6868      	ldr	r0, [r5, #4]
 800ab1e:	3201      	adds	r2, #1
 800ab20:	4301      	orrs	r1, r0
 800ab22:	6069      	str	r1, [r5, #4]
 800ab24:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 800ab28:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 800ab2c:	3908      	subs	r1, #8
 800ab2e:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ab32:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 800ab36:	60c3      	str	r3, [r0, #12]
 800ab38:	e7bd      	b.n	800aab6 <_free_r+0x62>
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	e7d0      	b.n	800aae0 <_free_r+0x8c>
 800ab3e:	2201      	movs	r2, #1
 800ab40:	e7ce      	b.n	800aae0 <_free_r+0x8c>
 800ab42:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800ab46:	60ce      	str	r6, [r1, #12]
 800ab48:	60b1      	str	r1, [r6, #8]
 800ab4a:	e7da      	b.n	800ab02 <_free_r+0xae>
 800ab4c:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 800ab50:	ea4f 2250 	mov.w	r2, r0, lsr #9
 800ab54:	d214      	bcs.n	800ab80 <_free_r+0x12c>
 800ab56:	0982      	lsrs	r2, r0, #6
 800ab58:	3238      	adds	r2, #56	@ 0x38
 800ab5a:	1c51      	adds	r1, r2, #1
 800ab5c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800ab60:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800ab64:	428e      	cmp	r6, r1
 800ab66:	d125      	bne.n	800abb4 <_free_r+0x160>
 800ab68:	2001      	movs	r0, #1
 800ab6a:	1092      	asrs	r2, r2, #2
 800ab6c:	fa00 f202 	lsl.w	r2, r0, r2
 800ab70:	6868      	ldr	r0, [r5, #4]
 800ab72:	4302      	orrs	r2, r0
 800ab74:	606a      	str	r2, [r5, #4]
 800ab76:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800ab7a:	60b3      	str	r3, [r6, #8]
 800ab7c:	60cb      	str	r3, [r1, #12]
 800ab7e:	e79a      	b.n	800aab6 <_free_r+0x62>
 800ab80:	2a14      	cmp	r2, #20
 800ab82:	d801      	bhi.n	800ab88 <_free_r+0x134>
 800ab84:	325b      	adds	r2, #91	@ 0x5b
 800ab86:	e7e8      	b.n	800ab5a <_free_r+0x106>
 800ab88:	2a54      	cmp	r2, #84	@ 0x54
 800ab8a:	d802      	bhi.n	800ab92 <_free_r+0x13e>
 800ab8c:	0b02      	lsrs	r2, r0, #12
 800ab8e:	326e      	adds	r2, #110	@ 0x6e
 800ab90:	e7e3      	b.n	800ab5a <_free_r+0x106>
 800ab92:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 800ab96:	d802      	bhi.n	800ab9e <_free_r+0x14a>
 800ab98:	0bc2      	lsrs	r2, r0, #15
 800ab9a:	3277      	adds	r2, #119	@ 0x77
 800ab9c:	e7dd      	b.n	800ab5a <_free_r+0x106>
 800ab9e:	f240 5154 	movw	r1, #1364	@ 0x554
 800aba2:	428a      	cmp	r2, r1
 800aba4:	bf9a      	itte	ls
 800aba6:	0c82      	lsrls	r2, r0, #18
 800aba8:	327c      	addls	r2, #124	@ 0x7c
 800abaa:	227e      	movhi	r2, #126	@ 0x7e
 800abac:	e7d5      	b.n	800ab5a <_free_r+0x106>
 800abae:	6889      	ldr	r1, [r1, #8]
 800abb0:	428e      	cmp	r6, r1
 800abb2:	d004      	beq.n	800abbe <_free_r+0x16a>
 800abb4:	684a      	ldr	r2, [r1, #4]
 800abb6:	f022 0203 	bic.w	r2, r2, #3
 800abba:	4282      	cmp	r2, r0
 800abbc:	d8f7      	bhi.n	800abae <_free_r+0x15a>
 800abbe:	68ce      	ldr	r6, [r1, #12]
 800abc0:	e7d9      	b.n	800ab76 <_free_r+0x122>
 800abc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abc4:	20000030 	.word	0x20000030
 800abc8:	2000002c 	.word	0x2000002c
 800abcc:	20000e14 	.word	0x20000e14
 800abd0:	20000038 	.word	0x20000038
 800abd4:	00000000 	.word	0x00000000

0800abd8 <_svfprintf_r>:
 800abd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abdc:	b0d3      	sub	sp, #332	@ 0x14c
 800abde:	468b      	mov	fp, r1
 800abe0:	4691      	mov	r9, r2
 800abe2:	461e      	mov	r6, r3
 800abe4:	9003      	str	r0, [sp, #12]
 800abe6:	f003 fc81 	bl	800e4ec <_localeconv_r>
 800abea:	6803      	ldr	r3, [r0, #0]
 800abec:	9316      	str	r3, [sp, #88]	@ 0x58
 800abee:	4618      	mov	r0, r3
 800abf0:	f7f5 fb20 	bl	8000234 <strlen>
 800abf4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800abf8:	900d      	str	r0, [sp, #52]	@ 0x34
 800abfa:	061b      	lsls	r3, r3, #24
 800abfc:	d515      	bpl.n	800ac2a <_svfprintf_r+0x52>
 800abfe:	f8db 3010 	ldr.w	r3, [fp, #16]
 800ac02:	b993      	cbnz	r3, 800ac2a <_svfprintf_r+0x52>
 800ac04:	9803      	ldr	r0, [sp, #12]
 800ac06:	2140      	movs	r1, #64	@ 0x40
 800ac08:	f7ff fa4c 	bl	800a0a4 <_malloc_r>
 800ac0c:	f8cb 0000 	str.w	r0, [fp]
 800ac10:	f8cb 0010 	str.w	r0, [fp, #16]
 800ac14:	b930      	cbnz	r0, 800ac24 <_svfprintf_r+0x4c>
 800ac16:	9a03      	ldr	r2, [sp, #12]
 800ac18:	230c      	movs	r3, #12
 800ac1a:	6013      	str	r3, [r2, #0]
 800ac1c:	f04f 33ff 	mov.w	r3, #4294967295
 800ac20:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ac22:	e1f7      	b.n	800b014 <_svfprintf_r+0x43c>
 800ac24:	2340      	movs	r3, #64	@ 0x40
 800ac26:	f8cb 3014 	str.w	r3, [fp, #20]
 800ac2a:	ed9f 7b93 	vldr	d7, [pc, #588]	@ 800ae78 <_svfprintf_r+0x2a0>
 800ac2e:	2300      	movs	r3, #0
 800ac30:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 800ac34:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ac38:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
 800ac3c:	ac29      	add	r4, sp, #164	@ 0xa4
 800ac3e:	9426      	str	r4, [sp, #152]	@ 0x98
 800ac40:	9304      	str	r3, [sp, #16]
 800ac42:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac44:	9312      	str	r3, [sp, #72]	@ 0x48
 800ac46:	9317      	str	r3, [sp, #92]	@ 0x5c
 800ac48:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ac4a:	464b      	mov	r3, r9
 800ac4c:	461d      	mov	r5, r3
 800ac4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac52:	b10a      	cbz	r2, 800ac58 <_svfprintf_r+0x80>
 800ac54:	2a25      	cmp	r2, #37	@ 0x25
 800ac56:	d1f9      	bne.n	800ac4c <_svfprintf_r+0x74>
 800ac58:	ebb5 0709 	subs.w	r7, r5, r9
 800ac5c:	d00d      	beq.n	800ac7a <_svfprintf_r+0xa2>
 800ac5e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800ac60:	443b      	add	r3, r7
 800ac62:	9328      	str	r3, [sp, #160]	@ 0xa0
 800ac64:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800ac66:	3301      	adds	r3, #1
 800ac68:	2b07      	cmp	r3, #7
 800ac6a:	e9c4 9700 	strd	r9, r7, [r4]
 800ac6e:	9327      	str	r3, [sp, #156]	@ 0x9c
 800ac70:	dc75      	bgt.n	800ad5e <_svfprintf_r+0x186>
 800ac72:	3408      	adds	r4, #8
 800ac74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac76:	443b      	add	r3, r7
 800ac78:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ac7a:	782b      	ldrb	r3, [r5, #0]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	f001 8148 	beq.w	800bf12 <_svfprintf_r+0x133a>
 800ac82:	2200      	movs	r2, #0
 800ac84:	1c6b      	adds	r3, r5, #1
 800ac86:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 800ac8a:	f04f 38ff 	mov.w	r8, #4294967295
 800ac8e:	920e      	str	r2, [sp, #56]	@ 0x38
 800ac90:	4615      	mov	r5, r2
 800ac92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac96:	9206      	str	r2, [sp, #24]
 800ac98:	930c      	str	r3, [sp, #48]	@ 0x30
 800ac9a:	9b06      	ldr	r3, [sp, #24]
 800ac9c:	3b20      	subs	r3, #32
 800ac9e:	2b5a      	cmp	r3, #90	@ 0x5a
 800aca0:	f200 85a4 	bhi.w	800b7ec <_svfprintf_r+0xc14>
 800aca4:	e8df f013 	tbh	[pc, r3, lsl #1]
 800aca8:	05a2009d 	.word	0x05a2009d
 800acac:	00a505a2 	.word	0x00a505a2
 800acb0:	05a205a2 	.word	0x05a205a2
 800acb4:	008505a2 	.word	0x008505a2
 800acb8:	05a205a2 	.word	0x05a205a2
 800acbc:	00b200a8 	.word	0x00b200a8
 800acc0:	00af05a2 	.word	0x00af05a2
 800acc4:	05a200b4 	.word	0x05a200b4
 800acc8:	00d100ce 	.word	0x00d100ce
 800accc:	00d100d1 	.word	0x00d100d1
 800acd0:	00d100d1 	.word	0x00d100d1
 800acd4:	00d100d1 	.word	0x00d100d1
 800acd8:	00d100d1 	.word	0x00d100d1
 800acdc:	05a205a2 	.word	0x05a205a2
 800ace0:	05a205a2 	.word	0x05a205a2
 800ace4:	05a205a2 	.word	0x05a205a2
 800ace8:	014705a2 	.word	0x014705a2
 800acec:	010805a2 	.word	0x010805a2
 800acf0:	0147011b 	.word	0x0147011b
 800acf4:	01470147 	.word	0x01470147
 800acf8:	05a205a2 	.word	0x05a205a2
 800acfc:	05a205a2 	.word	0x05a205a2
 800ad00:	05a200e2 	.word	0x05a200e2
 800ad04:	049d05a2 	.word	0x049d05a2
 800ad08:	05a205a2 	.word	0x05a205a2
 800ad0c:	04e705a2 	.word	0x04e705a2
 800ad10:	050805a2 	.word	0x050805a2
 800ad14:	05a205a2 	.word	0x05a205a2
 800ad18:	05a2052a 	.word	0x05a2052a
 800ad1c:	05a205a2 	.word	0x05a205a2
 800ad20:	05a205a2 	.word	0x05a205a2
 800ad24:	05a205a2 	.word	0x05a205a2
 800ad28:	014705a2 	.word	0x014705a2
 800ad2c:	010805a2 	.word	0x010805a2
 800ad30:	0147011d 	.word	0x0147011d
 800ad34:	01470147 	.word	0x01470147
 800ad38:	011d00ee 	.word	0x011d00ee
 800ad3c:	05a20102 	.word	0x05a20102
 800ad40:	05a200fb 	.word	0x05a200fb
 800ad44:	049f047e 	.word	0x049f047e
 800ad48:	010204d6 	.word	0x010204d6
 800ad4c:	04e705a2 	.word	0x04e705a2
 800ad50:	050a009b 	.word	0x050a009b
 800ad54:	05a205a2 	.word	0x05a205a2
 800ad58:	05a20065 	.word	0x05a20065
 800ad5c:	009b      	.short	0x009b
 800ad5e:	9803      	ldr	r0, [sp, #12]
 800ad60:	aa26      	add	r2, sp, #152	@ 0x98
 800ad62:	4659      	mov	r1, fp
 800ad64:	f004 ff96 	bl	800fc94 <__ssprint_r>
 800ad68:	2800      	cmp	r0, #0
 800ad6a:	f040 814e 	bne.w	800b00a <_svfprintf_r+0x432>
 800ad6e:	ac29      	add	r4, sp, #164	@ 0xa4
 800ad70:	e780      	b.n	800ac74 <_svfprintf_r+0x9c>
 800ad72:	4b43      	ldr	r3, [pc, #268]	@ (800ae80 <_svfprintf_r+0x2a8>)
 800ad74:	9319      	str	r3, [sp, #100]	@ 0x64
 800ad76:	f015 0320 	ands.w	r3, r5, #32
 800ad7a:	f000 84c2 	beq.w	800b702 <_svfprintf_r+0xb2a>
 800ad7e:	3607      	adds	r6, #7
 800ad80:	f026 0307 	bic.w	r3, r6, #7
 800ad84:	461a      	mov	r2, r3
 800ad86:	685f      	ldr	r7, [r3, #4]
 800ad88:	f852 6b08 	ldr.w	r6, [r2], #8
 800ad8c:	9207      	str	r2, [sp, #28]
 800ad8e:	07eb      	lsls	r3, r5, #31
 800ad90:	d50a      	bpl.n	800ada8 <_svfprintf_r+0x1d0>
 800ad92:	ea56 0307 	orrs.w	r3, r6, r7
 800ad96:	d007      	beq.n	800ada8 <_svfprintf_r+0x1d0>
 800ad98:	2330      	movs	r3, #48	@ 0x30
 800ad9a:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 800ad9e:	9b06      	ldr	r3, [sp, #24]
 800ada0:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 800ada4:	f045 0502 	orr.w	r5, r5, #2
 800ada8:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800adac:	2302      	movs	r3, #2
 800adae:	f000 bc28 	b.w	800b602 <_svfprintf_r+0xa2a>
 800adb2:	9803      	ldr	r0, [sp, #12]
 800adb4:	f003 fb9a 	bl	800e4ec <_localeconv_r>
 800adb8:	6843      	ldr	r3, [r0, #4]
 800adba:	9317      	str	r3, [sp, #92]	@ 0x5c
 800adbc:	4618      	mov	r0, r3
 800adbe:	f7f5 fa39 	bl	8000234 <strlen>
 800adc2:	9012      	str	r0, [sp, #72]	@ 0x48
 800adc4:	9803      	ldr	r0, [sp, #12]
 800adc6:	f003 fb91 	bl	800e4ec <_localeconv_r>
 800adca:	6883      	ldr	r3, [r0, #8]
 800adcc:	9309      	str	r3, [sp, #36]	@ 0x24
 800adce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800add0:	b12b      	cbz	r3, 800adde <_svfprintf_r+0x206>
 800add2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800add4:	b11b      	cbz	r3, 800adde <_svfprintf_r+0x206>
 800add6:	781b      	ldrb	r3, [r3, #0]
 800add8:	b10b      	cbz	r3, 800adde <_svfprintf_r+0x206>
 800adda:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 800adde:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ade0:	e757      	b.n	800ac92 <_svfprintf_r+0xba>
 800ade2:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d1f9      	bne.n	800adde <_svfprintf_r+0x206>
 800adea:	2320      	movs	r3, #32
 800adec:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800adf0:	e7f5      	b.n	800adde <_svfprintf_r+0x206>
 800adf2:	f045 0501 	orr.w	r5, r5, #1
 800adf6:	e7f2      	b.n	800adde <_svfprintf_r+0x206>
 800adf8:	f856 3b04 	ldr.w	r3, [r6], #4
 800adfc:	930e      	str	r3, [sp, #56]	@ 0x38
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	daed      	bge.n	800adde <_svfprintf_r+0x206>
 800ae02:	425b      	negs	r3, r3
 800ae04:	930e      	str	r3, [sp, #56]	@ 0x38
 800ae06:	f045 0504 	orr.w	r5, r5, #4
 800ae0a:	e7e8      	b.n	800adde <_svfprintf_r+0x206>
 800ae0c:	232b      	movs	r3, #43	@ 0x2b
 800ae0e:	e7ed      	b.n	800adec <_svfprintf_r+0x214>
 800ae10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae16:	9206      	str	r2, [sp, #24]
 800ae18:	2a2a      	cmp	r2, #42	@ 0x2a
 800ae1a:	d10f      	bne.n	800ae3c <_svfprintf_r+0x264>
 800ae1c:	f856 2b04 	ldr.w	r2, [r6], #4
 800ae20:	930c      	str	r3, [sp, #48]	@ 0x30
 800ae22:	ea42 78e2 	orr.w	r8, r2, r2, asr #31
 800ae26:	e7da      	b.n	800adde <_svfprintf_r+0x206>
 800ae28:	fb01 2808 	mla	r8, r1, r8, r2
 800ae2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae30:	9206      	str	r2, [sp, #24]
 800ae32:	9a06      	ldr	r2, [sp, #24]
 800ae34:	3a30      	subs	r2, #48	@ 0x30
 800ae36:	2a09      	cmp	r2, #9
 800ae38:	d9f6      	bls.n	800ae28 <_svfprintf_r+0x250>
 800ae3a:	e72d      	b.n	800ac98 <_svfprintf_r+0xc0>
 800ae3c:	f04f 0800 	mov.w	r8, #0
 800ae40:	210a      	movs	r1, #10
 800ae42:	e7f6      	b.n	800ae32 <_svfprintf_r+0x25a>
 800ae44:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 800ae48:	e7c9      	b.n	800adde <_svfprintf_r+0x206>
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae4e:	920e      	str	r2, [sp, #56]	@ 0x38
 800ae50:	210a      	movs	r1, #10
 800ae52:	9a06      	ldr	r2, [sp, #24]
 800ae54:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800ae56:	3a30      	subs	r2, #48	@ 0x30
 800ae58:	fb01 2200 	mla	r2, r1, r0, r2
 800ae5c:	920e      	str	r2, [sp, #56]	@ 0x38
 800ae5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae62:	9206      	str	r2, [sp, #24]
 800ae64:	3a30      	subs	r2, #48	@ 0x30
 800ae66:	2a09      	cmp	r2, #9
 800ae68:	d9f3      	bls.n	800ae52 <_svfprintf_r+0x27a>
 800ae6a:	e715      	b.n	800ac98 <_svfprintf_r+0xc0>
 800ae6c:	f045 0508 	orr.w	r5, r5, #8
 800ae70:	e7b5      	b.n	800adde <_svfprintf_r+0x206>
 800ae72:	bf00      	nop
 800ae74:	f3af 8000 	nop.w
	...
 800ae80:	08010ae0 	.word	0x08010ae0
 800ae84:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae86:	781b      	ldrb	r3, [r3, #0]
 800ae88:	2b68      	cmp	r3, #104	@ 0x68
 800ae8a:	bf01      	itttt	eq
 800ae8c:	9b0c      	ldreq	r3, [sp, #48]	@ 0x30
 800ae8e:	3301      	addeq	r3, #1
 800ae90:	930c      	streq	r3, [sp, #48]	@ 0x30
 800ae92:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 800ae96:	bf18      	it	ne
 800ae98:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 800ae9c:	e79f      	b.n	800adde <_svfprintf_r+0x206>
 800ae9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aea0:	781b      	ldrb	r3, [r3, #0]
 800aea2:	2b6c      	cmp	r3, #108	@ 0x6c
 800aea4:	d105      	bne.n	800aeb2 <_svfprintf_r+0x2da>
 800aea6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800aea8:	3301      	adds	r3, #1
 800aeaa:	930c      	str	r3, [sp, #48]	@ 0x30
 800aeac:	f045 0520 	orr.w	r5, r5, #32
 800aeb0:	e795      	b.n	800adde <_svfprintf_r+0x206>
 800aeb2:	f045 0510 	orr.w	r5, r5, #16
 800aeb6:	e792      	b.n	800adde <_svfprintf_r+0x206>
 800aeb8:	4632      	mov	r2, r6
 800aeba:	f852 3b04 	ldr.w	r3, [r2], #4
 800aebe:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 800aec2:	2300      	movs	r3, #0
 800aec4:	9207      	str	r2, [sp, #28]
 800aec6:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800aeca:	469a      	mov	sl, r3
 800aecc:	f04f 0801 	mov.w	r8, #1
 800aed0:	9310      	str	r3, [sp, #64]	@ 0x40
 800aed2:	461f      	mov	r7, r3
 800aed4:	9308      	str	r3, [sp, #32]
 800aed6:	461e      	mov	r6, r3
 800aed8:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 800aedc:	e1d2      	b.n	800b284 <_svfprintf_r+0x6ac>
 800aede:	f045 0510 	orr.w	r5, r5, #16
 800aee2:	06af      	lsls	r7, r5, #26
 800aee4:	d512      	bpl.n	800af0c <_svfprintf_r+0x334>
 800aee6:	3607      	adds	r6, #7
 800aee8:	f026 0307 	bic.w	r3, r6, #7
 800aeec:	461a      	mov	r2, r3
 800aeee:	685f      	ldr	r7, [r3, #4]
 800aef0:	f852 6b08 	ldr.w	r6, [r2], #8
 800aef4:	9207      	str	r2, [sp, #28]
 800aef6:	2f00      	cmp	r7, #0
 800aef8:	da06      	bge.n	800af08 <_svfprintf_r+0x330>
 800aefa:	4276      	negs	r6, r6
 800aefc:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800af00:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800af04:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800af08:	2301      	movs	r3, #1
 800af0a:	e37d      	b.n	800b608 <_svfprintf_r+0xa30>
 800af0c:	4633      	mov	r3, r6
 800af0e:	06ee      	lsls	r6, r5, #27
 800af10:	f853 7b04 	ldr.w	r7, [r3], #4
 800af14:	9307      	str	r3, [sp, #28]
 800af16:	d502      	bpl.n	800af1e <_svfprintf_r+0x346>
 800af18:	463e      	mov	r6, r7
 800af1a:	17ff      	asrs	r7, r7, #31
 800af1c:	e7eb      	b.n	800aef6 <_svfprintf_r+0x31e>
 800af1e:	0668      	lsls	r0, r5, #25
 800af20:	d503      	bpl.n	800af2a <_svfprintf_r+0x352>
 800af22:	b23e      	sxth	r6, r7
 800af24:	f347 37c0 	sbfx	r7, r7, #15, #1
 800af28:	e7e5      	b.n	800aef6 <_svfprintf_r+0x31e>
 800af2a:	05a9      	lsls	r1, r5, #22
 800af2c:	d5f4      	bpl.n	800af18 <_svfprintf_r+0x340>
 800af2e:	b27e      	sxtb	r6, r7
 800af30:	f347 17c0 	sbfx	r7, r7, #7, #1
 800af34:	e7df      	b.n	800aef6 <_svfprintf_r+0x31e>
 800af36:	3607      	adds	r6, #7
 800af38:	f026 0307 	bic.w	r3, r6, #7
 800af3c:	ecb3 7b02 	vldmia	r3!, {d7}
 800af40:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800af44:	9307      	str	r3, [sp, #28]
 800af46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800af48:	931a      	str	r3, [sp, #104]	@ 0x68
 800af4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af4c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800af50:	931b      	str	r3, [sp, #108]	@ 0x6c
 800af52:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 800af56:	4b81      	ldr	r3, [pc, #516]	@ (800b15c <_svfprintf_r+0x584>)
 800af58:	f04f 32ff 	mov.w	r2, #4294967295
 800af5c:	f7f5 fe1e 	bl	8000b9c <__aeabi_dcmpun>
 800af60:	bb10      	cbnz	r0, 800afa8 <_svfprintf_r+0x3d0>
 800af62:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 800af66:	4b7d      	ldr	r3, [pc, #500]	@ (800b15c <_svfprintf_r+0x584>)
 800af68:	f04f 32ff 	mov.w	r2, #4294967295
 800af6c:	f7f5 fdf8 	bl	8000b60 <__aeabi_dcmple>
 800af70:	b9d0      	cbnz	r0, 800afa8 <_svfprintf_r+0x3d0>
 800af72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800af76:	2200      	movs	r2, #0
 800af78:	2300      	movs	r3, #0
 800af7a:	f7f5 fde7 	bl	8000b4c <__aeabi_dcmplt>
 800af7e:	b110      	cbz	r0, 800af86 <_svfprintf_r+0x3ae>
 800af80:	232d      	movs	r3, #45	@ 0x2d
 800af82:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800af86:	4a76      	ldr	r2, [pc, #472]	@ (800b160 <_svfprintf_r+0x588>)
 800af88:	4b76      	ldr	r3, [pc, #472]	@ (800b164 <_svfprintf_r+0x58c>)
 800af8a:	9906      	ldr	r1, [sp, #24]
 800af8c:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 800af90:	2947      	cmp	r1, #71	@ 0x47
 800af92:	bfd4      	ite	le
 800af94:	4691      	movle	r9, r2
 800af96:	4699      	movgt	r9, r3
 800af98:	f04f 0a00 	mov.w	sl, #0
 800af9c:	f04f 0803 	mov.w	r8, #3
 800afa0:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 800afa4:	f000 bfec 	b.w	800bf80 <_svfprintf_r+0x13a8>
 800afa8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800afac:	4610      	mov	r0, r2
 800afae:	4619      	mov	r1, r3
 800afb0:	f7f5 fdf4 	bl	8000b9c <__aeabi_dcmpun>
 800afb4:	4682      	mov	sl, r0
 800afb6:	b140      	cbz	r0, 800afca <_svfprintf_r+0x3f2>
 800afb8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800afba:	4a6b      	ldr	r2, [pc, #428]	@ (800b168 <_svfprintf_r+0x590>)
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	bfbc      	itt	lt
 800afc0:	232d      	movlt	r3, #45	@ 0x2d
 800afc2:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 800afc6:	4b69      	ldr	r3, [pc, #420]	@ (800b16c <_svfprintf_r+0x594>)
 800afc8:	e7df      	b.n	800af8a <_svfprintf_r+0x3b2>
 800afca:	9b06      	ldr	r3, [sp, #24]
 800afcc:	2b61      	cmp	r3, #97	@ 0x61
 800afce:	d025      	beq.n	800b01c <_svfprintf_r+0x444>
 800afd0:	2b41      	cmp	r3, #65	@ 0x41
 800afd2:	d125      	bne.n	800b020 <_svfprintf_r+0x448>
 800afd4:	2358      	movs	r3, #88	@ 0x58
 800afd6:	2230      	movs	r2, #48	@ 0x30
 800afd8:	f1b8 0f63 	cmp.w	r8, #99	@ 0x63
 800afdc:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 800afe0:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 800afe4:	f045 0502 	orr.w	r5, r5, #2
 800afe8:	f340 80a5 	ble.w	800b136 <_svfprintf_r+0x55e>
 800afec:	9803      	ldr	r0, [sp, #12]
 800afee:	f108 0101 	add.w	r1, r8, #1
 800aff2:	f7ff f857 	bl	800a0a4 <_malloc_r>
 800aff6:	4681      	mov	r9, r0
 800aff8:	2800      	cmp	r0, #0
 800affa:	f040 80a1 	bne.w	800b140 <_svfprintf_r+0x568>
 800affe:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800b002:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b006:	f8ab 300c 	strh.w	r3, [fp, #12]
 800b00a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800b00e:	065b      	lsls	r3, r3, #25
 800b010:	f53f ae04 	bmi.w	800ac1c <_svfprintf_r+0x44>
 800b014:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800b016:	b053      	add	sp, #332	@ 0x14c
 800b018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b01c:	2378      	movs	r3, #120	@ 0x78
 800b01e:	e7da      	b.n	800afd6 <_svfprintf_r+0x3fe>
 800b020:	f1b8 3fff 	cmp.w	r8, #4294967295
 800b024:	f000 808e 	beq.w	800b144 <_svfprintf_r+0x56c>
 800b028:	9b06      	ldr	r3, [sp, #24]
 800b02a:	f023 0320 	bic.w	r3, r3, #32
 800b02e:	2b47      	cmp	r3, #71	@ 0x47
 800b030:	d105      	bne.n	800b03e <_svfprintf_r+0x466>
 800b032:	f1b8 0f00 	cmp.w	r8, #0
 800b036:	d102      	bne.n	800b03e <_svfprintf_r+0x466>
 800b038:	46c2      	mov	sl, r8
 800b03a:	f04f 0801 	mov.w	r8, #1
 800b03e:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 800b042:	9311      	str	r3, [sp, #68]	@ 0x44
 800b044:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b046:	2b00      	cmp	r3, #0
 800b048:	da7f      	bge.n	800b14a <_svfprintf_r+0x572>
 800b04a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b04c:	9314      	str	r3, [sp, #80]	@ 0x50
 800b04e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b050:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800b054:	9315      	str	r3, [sp, #84]	@ 0x54
 800b056:	232d      	movs	r3, #45	@ 0x2d
 800b058:	931c      	str	r3, [sp, #112]	@ 0x70
 800b05a:	9b06      	ldr	r3, [sp, #24]
 800b05c:	f023 0320 	bic.w	r3, r3, #32
 800b060:	2b41      	cmp	r3, #65	@ 0x41
 800b062:	9308      	str	r3, [sp, #32]
 800b064:	f040 81e6 	bne.w	800b434 <_svfprintf_r+0x85c>
 800b068:	a820      	add	r0, sp, #128	@ 0x80
 800b06a:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 800b06e:	f003 fa55 	bl	800e51c <frexp>
 800b072:	2200      	movs	r2, #0
 800b074:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800b078:	ec51 0b10 	vmov	r0, r1, d0
 800b07c:	f7f5 faf4 	bl	8000668 <__aeabi_dmul>
 800b080:	4602      	mov	r2, r0
 800b082:	460b      	mov	r3, r1
 800b084:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b088:	2200      	movs	r2, #0
 800b08a:	2300      	movs	r3, #0
 800b08c:	f7f5 fd54 	bl	8000b38 <__aeabi_dcmpeq>
 800b090:	b108      	cbz	r0, 800b096 <_svfprintf_r+0x4be>
 800b092:	2301      	movs	r3, #1
 800b094:	9320      	str	r3, [sp, #128]	@ 0x80
 800b096:	4a36      	ldr	r2, [pc, #216]	@ (800b170 <_svfprintf_r+0x598>)
 800b098:	4b36      	ldr	r3, [pc, #216]	@ (800b174 <_svfprintf_r+0x59c>)
 800b09a:	9906      	ldr	r1, [sp, #24]
 800b09c:	2961      	cmp	r1, #97	@ 0x61
 800b09e:	bf18      	it	ne
 800b0a0:	461a      	movne	r2, r3
 800b0a2:	9210      	str	r2, [sp, #64]	@ 0x40
 800b0a4:	f108 37ff 	add.w	r7, r8, #4294967295
 800b0a8:	464e      	mov	r6, r9
 800b0aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0ae:	4b32      	ldr	r3, [pc, #200]	@ (800b178 <_svfprintf_r+0x5a0>)
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	f7f5 fad9 	bl	8000668 <__aeabi_dmul>
 800b0b6:	4602      	mov	r2, r0
 800b0b8:	460b      	mov	r3, r1
 800b0ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b0be:	f7f5 fd83 	bl	8000bc8 <__aeabi_d2iz>
 800b0c2:	9013      	str	r0, [sp, #76]	@ 0x4c
 800b0c4:	f7f5 fa66 	bl	8000594 <__aeabi_i2d>
 800b0c8:	4602      	mov	r2, r0
 800b0ca:	460b      	mov	r3, r1
 800b0cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0d0:	f7f5 f912 	bl	80002f8 <__aeabi_dsub>
 800b0d4:	4602      	mov	r2, r0
 800b0d6:	460b      	mov	r3, r1
 800b0d8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b0dc:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b0de:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b0e0:	5c9b      	ldrb	r3, [r3, r2]
 800b0e2:	f806 3b01 	strb.w	r3, [r6], #1
 800b0e6:	1c7a      	adds	r2, r7, #1
 800b0e8:	d006      	beq.n	800b0f8 <_svfprintf_r+0x520>
 800b0ea:	1e7b      	subs	r3, r7, #1
 800b0ec:	931d      	str	r3, [sp, #116]	@ 0x74
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	f7f5 fd21 	bl	8000b38 <__aeabi_dcmpeq>
 800b0f6:	b370      	cbz	r0, 800b156 <_svfprintf_r+0x57e>
 800b0f8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b0fc:	4b1f      	ldr	r3, [pc, #124]	@ (800b17c <_svfprintf_r+0x5a4>)
 800b0fe:	2200      	movs	r2, #0
 800b100:	f7f5 fd42 	bl	8000b88 <__aeabi_dcmpgt>
 800b104:	2800      	cmp	r0, #0
 800b106:	d13b      	bne.n	800b180 <_svfprintf_r+0x5a8>
 800b108:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b10c:	4b1b      	ldr	r3, [pc, #108]	@ (800b17c <_svfprintf_r+0x5a4>)
 800b10e:	2200      	movs	r2, #0
 800b110:	f7f5 fd12 	bl	8000b38 <__aeabi_dcmpeq>
 800b114:	b110      	cbz	r0, 800b11c <_svfprintf_r+0x544>
 800b116:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b118:	07db      	lsls	r3, r3, #31
 800b11a:	d431      	bmi.n	800b180 <_svfprintf_r+0x5a8>
 800b11c:	4633      	mov	r3, r6
 800b11e:	19f1      	adds	r1, r6, r7
 800b120:	2030      	movs	r0, #48	@ 0x30
 800b122:	1aca      	subs	r2, r1, r3
 800b124:	2a00      	cmp	r2, #0
 800b126:	f280 8182 	bge.w	800b42e <_svfprintf_r+0x856>
 800b12a:	1c7b      	adds	r3, r7, #1
 800b12c:	3701      	adds	r7, #1
 800b12e:	bfb8      	it	lt
 800b130:	2300      	movlt	r3, #0
 800b132:	441e      	add	r6, r3
 800b134:	e038      	b.n	800b1a8 <_svfprintf_r+0x5d0>
 800b136:	f04f 0a00 	mov.w	sl, #0
 800b13a:	f10d 09e4 	add.w	r9, sp, #228	@ 0xe4
 800b13e:	e77e      	b.n	800b03e <_svfprintf_r+0x466>
 800b140:	4682      	mov	sl, r0
 800b142:	e77c      	b.n	800b03e <_svfprintf_r+0x466>
 800b144:	f04f 0806 	mov.w	r8, #6
 800b148:	e779      	b.n	800b03e <_svfprintf_r+0x466>
 800b14a:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 800b14e:	2300      	movs	r3, #0
 800b150:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 800b154:	e780      	b.n	800b058 <_svfprintf_r+0x480>
 800b156:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 800b158:	e7a7      	b.n	800b0aa <_svfprintf_r+0x4d2>
 800b15a:	bf00      	nop
 800b15c:	7fefffff 	.word	0x7fefffff
 800b160:	08010ad0 	.word	0x08010ad0
 800b164:	08010ad4 	.word	0x08010ad4
 800b168:	08010ad8 	.word	0x08010ad8
 800b16c:	08010adc 	.word	0x08010adc
 800b170:	08010ae0 	.word	0x08010ae0
 800b174:	08010af1 	.word	0x08010af1
 800b178:	40300000 	.word	0x40300000
 800b17c:	3fe00000 	.word	0x3fe00000
 800b180:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b182:	9624      	str	r6, [sp, #144]	@ 0x90
 800b184:	7bd9      	ldrb	r1, [r3, #15]
 800b186:	2030      	movs	r0, #48	@ 0x30
 800b188:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b18a:	1e53      	subs	r3, r2, #1
 800b18c:	9324      	str	r3, [sp, #144]	@ 0x90
 800b18e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800b192:	428b      	cmp	r3, r1
 800b194:	f000 8148 	beq.w	800b428 <_svfprintf_r+0x850>
 800b198:	2b39      	cmp	r3, #57	@ 0x39
 800b19a:	bf0b      	itete	eq
 800b19c:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 800b19e:	3301      	addne	r3, #1
 800b1a0:	7a9b      	ldrbeq	r3, [r3, #10]
 800b1a2:	b2db      	uxtbne	r3, r3
 800b1a4:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b1a8:	eba6 0309 	sub.w	r3, r6, r9
 800b1ac:	9304      	str	r3, [sp, #16]
 800b1ae:	9b08      	ldr	r3, [sp, #32]
 800b1b0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b1b2:	2b47      	cmp	r3, #71	@ 0x47
 800b1b4:	f040 8187 	bne.w	800b4c6 <_svfprintf_r+0x8ee>
 800b1b8:	1cf1      	adds	r1, r6, #3
 800b1ba:	db02      	blt.n	800b1c2 <_svfprintf_r+0x5ea>
 800b1bc:	4546      	cmp	r6, r8
 800b1be:	f340 81a5 	ble.w	800b50c <_svfprintf_r+0x934>
 800b1c2:	9b06      	ldr	r3, [sp, #24]
 800b1c4:	3b02      	subs	r3, #2
 800b1c6:	9306      	str	r3, [sp, #24]
 800b1c8:	9906      	ldr	r1, [sp, #24]
 800b1ca:	f89d 2018 	ldrb.w	r2, [sp, #24]
 800b1ce:	f021 0120 	bic.w	r1, r1, #32
 800b1d2:	2941      	cmp	r1, #65	@ 0x41
 800b1d4:	bf08      	it	eq
 800b1d6:	320f      	addeq	r2, #15
 800b1d8:	f106 33ff 	add.w	r3, r6, #4294967295
 800b1dc:	bf06      	itte	eq
 800b1de:	b2d2      	uxtbeq	r2, r2
 800b1e0:	2101      	moveq	r1, #1
 800b1e2:	2100      	movne	r1, #0
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	9320      	str	r3, [sp, #128]	@ 0x80
 800b1e8:	bfb8      	it	lt
 800b1ea:	f1c6 0301 	rsblt	r3, r6, #1
 800b1ee:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 800b1f2:	bfb4      	ite	lt
 800b1f4:	222d      	movlt	r2, #45	@ 0x2d
 800b1f6:	222b      	movge	r2, #43	@ 0x2b
 800b1f8:	2b09      	cmp	r3, #9
 800b1fa:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 800b1fe:	f340 8178 	ble.w	800b4f2 <_svfprintf_r+0x91a>
 800b202:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 800b206:	270a      	movs	r7, #10
 800b208:	4602      	mov	r2, r0
 800b20a:	fbb3 f6f7 	udiv	r6, r3, r7
 800b20e:	fb07 3116 	mls	r1, r7, r6, r3
 800b212:	3130      	adds	r1, #48	@ 0x30
 800b214:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b218:	4619      	mov	r1, r3
 800b21a:	2963      	cmp	r1, #99	@ 0x63
 800b21c:	f100 30ff 	add.w	r0, r0, #4294967295
 800b220:	4633      	mov	r3, r6
 800b222:	dcf1      	bgt.n	800b208 <_svfprintf_r+0x630>
 800b224:	3330      	adds	r3, #48	@ 0x30
 800b226:	1e91      	subs	r1, r2, #2
 800b228:	f800 3c01 	strb.w	r3, [r0, #-1]
 800b22c:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 800b230:	460b      	mov	r3, r1
 800b232:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 800b236:	4283      	cmp	r3, r0
 800b238:	f0c0 8156 	bcc.w	800b4e8 <_svfprintf_r+0x910>
 800b23c:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 800b240:	1a9b      	subs	r3, r3, r2
 800b242:	4281      	cmp	r1, r0
 800b244:	bf88      	it	hi
 800b246:	2300      	movhi	r3, #0
 800b248:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 800b24c:	441a      	add	r2, r3
 800b24e:	ab22      	add	r3, sp, #136	@ 0x88
 800b250:	1ad3      	subs	r3, r2, r3
 800b252:	9a04      	ldr	r2, [sp, #16]
 800b254:	9318      	str	r3, [sp, #96]	@ 0x60
 800b256:	2a01      	cmp	r2, #1
 800b258:	eb03 0802 	add.w	r8, r3, r2
 800b25c:	dc01      	bgt.n	800b262 <_svfprintf_r+0x68a>
 800b25e:	07ea      	lsls	r2, r5, #31
 800b260:	d501      	bpl.n	800b266 <_svfprintf_r+0x68e>
 800b262:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b264:	4498      	add	r8, r3
 800b266:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800b26a:	2700      	movs	r7, #0
 800b26c:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 800b270:	9311      	str	r3, [sp, #68]	@ 0x44
 800b272:	9708      	str	r7, [sp, #32]
 800b274:	463e      	mov	r6, r7
 800b276:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800b278:	2b00      	cmp	r3, #0
 800b27a:	f040 818f 	bne.w	800b59c <_svfprintf_r+0x9c4>
 800b27e:	2300      	movs	r3, #0
 800b280:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800b282:	9310      	str	r3, [sp, #64]	@ 0x40
 800b284:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b286:	4543      	cmp	r3, r8
 800b288:	bfb8      	it	lt
 800b28a:	4643      	movlt	r3, r8
 800b28c:	9311      	str	r3, [sp, #68]	@ 0x44
 800b28e:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 800b292:	b113      	cbz	r3, 800b29a <_svfprintf_r+0x6c2>
 800b294:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b296:	3301      	adds	r3, #1
 800b298:	9311      	str	r3, [sp, #68]	@ 0x44
 800b29a:	f015 0302 	ands.w	r3, r5, #2
 800b29e:	931c      	str	r3, [sp, #112]	@ 0x70
 800b2a0:	bf1e      	ittt	ne
 800b2a2:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 800b2a4:	3302      	addne	r3, #2
 800b2a6:	9311      	strne	r3, [sp, #68]	@ 0x44
 800b2a8:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 800b2ac:	931d      	str	r3, [sp, #116]	@ 0x74
 800b2ae:	d122      	bne.n	800b2f6 <_svfprintf_r+0x71e>
 800b2b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b2b2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b2b4:	1a9b      	subs	r3, r3, r2
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b2ba:	dd1c      	ble.n	800b2f6 <_svfprintf_r+0x71e>
 800b2bc:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800b2be:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800b2c2:	2810      	cmp	r0, #16
 800b2c4:	489e      	ldr	r0, [pc, #632]	@ (800b540 <_svfprintf_r+0x968>)
 800b2c6:	6020      	str	r0, [r4, #0]
 800b2c8:	f102 0201 	add.w	r2, r2, #1
 800b2cc:	f104 0108 	add.w	r1, r4, #8
 800b2d0:	f300 8298 	bgt.w	800b804 <_svfprintf_r+0xc2c>
 800b2d4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800b2d6:	6060      	str	r0, [r4, #4]
 800b2d8:	4403      	add	r3, r0
 800b2da:	2a07      	cmp	r2, #7
 800b2dc:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800b2e0:	f340 82a5 	ble.w	800b82e <_svfprintf_r+0xc56>
 800b2e4:	9803      	ldr	r0, [sp, #12]
 800b2e6:	aa26      	add	r2, sp, #152	@ 0x98
 800b2e8:	4659      	mov	r1, fp
 800b2ea:	f004 fcd3 	bl	800fc94 <__ssprint_r>
 800b2ee:	2800      	cmp	r0, #0
 800b2f0:	f040 85ed 	bne.w	800bece <_svfprintf_r+0x12f6>
 800b2f4:	ac29      	add	r4, sp, #164	@ 0xa4
 800b2f6:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 800b2fa:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800b2fc:	b16a      	cbz	r2, 800b31a <_svfprintf_r+0x742>
 800b2fe:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 800b302:	6022      	str	r2, [r4, #0]
 800b304:	2201      	movs	r2, #1
 800b306:	4413      	add	r3, r2
 800b308:	9328      	str	r3, [sp, #160]	@ 0xa0
 800b30a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b30c:	6062      	str	r2, [r4, #4]
 800b30e:	4413      	add	r3, r2
 800b310:	2b07      	cmp	r3, #7
 800b312:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b314:	f300 828d 	bgt.w	800b832 <_svfprintf_r+0xc5a>
 800b318:	3408      	adds	r4, #8
 800b31a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b31c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800b31e:	b162      	cbz	r2, 800b33a <_svfprintf_r+0x762>
 800b320:	aa1f      	add	r2, sp, #124	@ 0x7c
 800b322:	6022      	str	r2, [r4, #0]
 800b324:	2202      	movs	r2, #2
 800b326:	4413      	add	r3, r2
 800b328:	9328      	str	r3, [sp, #160]	@ 0xa0
 800b32a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b32c:	6062      	str	r2, [r4, #4]
 800b32e:	3301      	adds	r3, #1
 800b330:	2b07      	cmp	r3, #7
 800b332:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b334:	f300 8287 	bgt.w	800b846 <_svfprintf_r+0xc6e>
 800b338:	3408      	adds	r4, #8
 800b33a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b33c:	2b80      	cmp	r3, #128	@ 0x80
 800b33e:	d122      	bne.n	800b386 <_svfprintf_r+0x7ae>
 800b340:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b342:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b344:	1a9b      	subs	r3, r3, r2
 800b346:	2b00      	cmp	r3, #0
 800b348:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b34a:	dd1c      	ble.n	800b386 <_svfprintf_r+0x7ae>
 800b34c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800b34e:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800b352:	2810      	cmp	r0, #16
 800b354:	487b      	ldr	r0, [pc, #492]	@ (800b544 <_svfprintf_r+0x96c>)
 800b356:	6020      	str	r0, [r4, #0]
 800b358:	f102 0201 	add.w	r2, r2, #1
 800b35c:	f104 0108 	add.w	r1, r4, #8
 800b360:	f300 827b 	bgt.w	800b85a <_svfprintf_r+0xc82>
 800b364:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800b366:	6060      	str	r0, [r4, #4]
 800b368:	4403      	add	r3, r0
 800b36a:	2a07      	cmp	r2, #7
 800b36c:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800b370:	f340 8288 	ble.w	800b884 <_svfprintf_r+0xcac>
 800b374:	9803      	ldr	r0, [sp, #12]
 800b376:	aa26      	add	r2, sp, #152	@ 0x98
 800b378:	4659      	mov	r1, fp
 800b37a:	f004 fc8b 	bl	800fc94 <__ssprint_r>
 800b37e:	2800      	cmp	r0, #0
 800b380:	f040 85a5 	bne.w	800bece <_svfprintf_r+0x12f6>
 800b384:	ac29      	add	r4, sp, #164	@ 0xa4
 800b386:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b388:	eba3 0308 	sub.w	r3, r3, r8
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b390:	dd1c      	ble.n	800b3cc <_svfprintf_r+0x7f4>
 800b392:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b394:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800b398:	2810      	cmp	r0, #16
 800b39a:	486a      	ldr	r0, [pc, #424]	@ (800b544 <_svfprintf_r+0x96c>)
 800b39c:	6020      	str	r0, [r4, #0]
 800b39e:	f102 0201 	add.w	r2, r2, #1
 800b3a2:	f104 0108 	add.w	r1, r4, #8
 800b3a6:	f300 826f 	bgt.w	800b888 <_svfprintf_r+0xcb0>
 800b3aa:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800b3ac:	6060      	str	r0, [r4, #4]
 800b3ae:	4403      	add	r3, r0
 800b3b0:	2a07      	cmp	r2, #7
 800b3b2:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800b3b6:	f340 827c 	ble.w	800b8b2 <_svfprintf_r+0xcda>
 800b3ba:	9803      	ldr	r0, [sp, #12]
 800b3bc:	aa26      	add	r2, sp, #152	@ 0x98
 800b3be:	4659      	mov	r1, fp
 800b3c0:	f004 fc68 	bl	800fc94 <__ssprint_r>
 800b3c4:	2800      	cmp	r0, #0
 800b3c6:	f040 8582 	bne.w	800bece <_svfprintf_r+0x12f6>
 800b3ca:	ac29      	add	r4, sp, #164	@ 0xa4
 800b3cc:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800b3ce:	9310      	str	r3, [sp, #64]	@ 0x40
 800b3d0:	05ea      	lsls	r2, r5, #23
 800b3d2:	f100 8275 	bmi.w	800b8c0 <_svfprintf_r+0xce8>
 800b3d6:	4443      	add	r3, r8
 800b3d8:	9328      	str	r3, [sp, #160]	@ 0xa0
 800b3da:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b3dc:	3301      	adds	r3, #1
 800b3de:	2b07      	cmp	r3, #7
 800b3e0:	e9c4 9800 	strd	r9, r8, [r4]
 800b3e4:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b3e6:	f300 82b1 	bgt.w	800b94c <_svfprintf_r+0xd74>
 800b3ea:	3408      	adds	r4, #8
 800b3ec:	076a      	lsls	r2, r5, #29
 800b3ee:	f100 8550 	bmi.w	800be92 <_svfprintf_r+0x12ba>
 800b3f2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b3f6:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b3f8:	428a      	cmp	r2, r1
 800b3fa:	bfac      	ite	ge
 800b3fc:	189b      	addge	r3, r3, r2
 800b3fe:	185b      	addlt	r3, r3, r1
 800b400:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b402:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800b404:	b13b      	cbz	r3, 800b416 <_svfprintf_r+0x83e>
 800b406:	9803      	ldr	r0, [sp, #12]
 800b408:	aa26      	add	r2, sp, #152	@ 0x98
 800b40a:	4659      	mov	r1, fp
 800b40c:	f004 fc42 	bl	800fc94 <__ssprint_r>
 800b410:	2800      	cmp	r0, #0
 800b412:	f040 855c 	bne.w	800bece <_svfprintf_r+0x12f6>
 800b416:	2300      	movs	r3, #0
 800b418:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b41a:	f1ba 0f00 	cmp.w	sl, #0
 800b41e:	f040 8572 	bne.w	800bf06 <_svfprintf_r+0x132e>
 800b422:	9e07      	ldr	r6, [sp, #28]
 800b424:	ac29      	add	r4, sp, #164	@ 0xa4
 800b426:	e0c6      	b.n	800b5b6 <_svfprintf_r+0x9de>
 800b428:	f802 0c01 	strb.w	r0, [r2, #-1]
 800b42c:	e6ac      	b.n	800b188 <_svfprintf_r+0x5b0>
 800b42e:	f803 0b01 	strb.w	r0, [r3], #1
 800b432:	e676      	b.n	800b122 <_svfprintf_r+0x54a>
 800b434:	9b08      	ldr	r3, [sp, #32]
 800b436:	2b46      	cmp	r3, #70	@ 0x46
 800b438:	d005      	beq.n	800b446 <_svfprintf_r+0x86e>
 800b43a:	2b45      	cmp	r3, #69	@ 0x45
 800b43c:	d11a      	bne.n	800b474 <_svfprintf_r+0x89c>
 800b43e:	f108 0601 	add.w	r6, r8, #1
 800b442:	2102      	movs	r1, #2
 800b444:	e001      	b.n	800b44a <_svfprintf_r+0x872>
 800b446:	4646      	mov	r6, r8
 800b448:	2103      	movs	r1, #3
 800b44a:	ab24      	add	r3, sp, #144	@ 0x90
 800b44c:	9301      	str	r3, [sp, #4]
 800b44e:	ab21      	add	r3, sp, #132	@ 0x84
 800b450:	9300      	str	r3, [sp, #0]
 800b452:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 800b456:	ab20      	add	r3, sp, #128	@ 0x80
 800b458:	9803      	ldr	r0, [sp, #12]
 800b45a:	4632      	mov	r2, r6
 800b45c:	f003 f95c 	bl	800e718 <_dtoa_r>
 800b460:	9b08      	ldr	r3, [sp, #32]
 800b462:	2b47      	cmp	r3, #71	@ 0x47
 800b464:	4681      	mov	r9, r0
 800b466:	d119      	bne.n	800b49c <_svfprintf_r+0x8c4>
 800b468:	07e8      	lsls	r0, r5, #31
 800b46a:	d405      	bmi.n	800b478 <_svfprintf_r+0x8a0>
 800b46c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b46e:	eba3 0309 	sub.w	r3, r3, r9
 800b472:	e69b      	b.n	800b1ac <_svfprintf_r+0x5d4>
 800b474:	4646      	mov	r6, r8
 800b476:	e7e4      	b.n	800b442 <_svfprintf_r+0x86a>
 800b478:	eb09 0706 	add.w	r7, r9, r6
 800b47c:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 800b480:	2200      	movs	r2, #0
 800b482:	2300      	movs	r3, #0
 800b484:	f7f5 fb58 	bl	8000b38 <__aeabi_dcmpeq>
 800b488:	b100      	cbz	r0, 800b48c <_svfprintf_r+0x8b4>
 800b48a:	9724      	str	r7, [sp, #144]	@ 0x90
 800b48c:	2230      	movs	r2, #48	@ 0x30
 800b48e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b490:	429f      	cmp	r7, r3
 800b492:	d9eb      	bls.n	800b46c <_svfprintf_r+0x894>
 800b494:	1c59      	adds	r1, r3, #1
 800b496:	9124      	str	r1, [sp, #144]	@ 0x90
 800b498:	701a      	strb	r2, [r3, #0]
 800b49a:	e7f8      	b.n	800b48e <_svfprintf_r+0x8b6>
 800b49c:	9b08      	ldr	r3, [sp, #32]
 800b49e:	2b46      	cmp	r3, #70	@ 0x46
 800b4a0:	eb00 0706 	add.w	r7, r0, r6
 800b4a4:	d1ea      	bne.n	800b47c <_svfprintf_r+0x8a4>
 800b4a6:	7803      	ldrb	r3, [r0, #0]
 800b4a8:	2b30      	cmp	r3, #48	@ 0x30
 800b4aa:	d109      	bne.n	800b4c0 <_svfprintf_r+0x8e8>
 800b4ac:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	f7f5 fb40 	bl	8000b38 <__aeabi_dcmpeq>
 800b4b8:	b910      	cbnz	r0, 800b4c0 <_svfprintf_r+0x8e8>
 800b4ba:	f1c6 0601 	rsb	r6, r6, #1
 800b4be:	9620      	str	r6, [sp, #128]	@ 0x80
 800b4c0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b4c2:	441f      	add	r7, r3
 800b4c4:	e7da      	b.n	800b47c <_svfprintf_r+0x8a4>
 800b4c6:	9b08      	ldr	r3, [sp, #32]
 800b4c8:	2b46      	cmp	r3, #70	@ 0x46
 800b4ca:	f47f ae7d 	bne.w	800b1c8 <_svfprintf_r+0x5f0>
 800b4ce:	f005 0301 	and.w	r3, r5, #1
 800b4d2:	2e00      	cmp	r6, #0
 800b4d4:	ea43 0308 	orr.w	r3, r3, r8
 800b4d8:	dd25      	ble.n	800b526 <_svfprintf_r+0x94e>
 800b4da:	b37b      	cbz	r3, 800b53c <_svfprintf_r+0x964>
 800b4dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b4de:	18f3      	adds	r3, r6, r3
 800b4e0:	4498      	add	r8, r3
 800b4e2:	2366      	movs	r3, #102	@ 0x66
 800b4e4:	9306      	str	r3, [sp, #24]
 800b4e6:	e033      	b.n	800b550 <_svfprintf_r+0x978>
 800b4e8:	f813 7b01 	ldrb.w	r7, [r3], #1
 800b4ec:	f806 7f01 	strb.w	r7, [r6, #1]!
 800b4f0:	e6a1      	b.n	800b236 <_svfprintf_r+0x65e>
 800b4f2:	b941      	cbnz	r1, 800b506 <_svfprintf_r+0x92e>
 800b4f4:	2230      	movs	r2, #48	@ 0x30
 800b4f6:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 800b4fa:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 800b4fe:	3330      	adds	r3, #48	@ 0x30
 800b500:	f802 3b01 	strb.w	r3, [r2], #1
 800b504:	e6a3      	b.n	800b24e <_svfprintf_r+0x676>
 800b506:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 800b50a:	e7f8      	b.n	800b4fe <_svfprintf_r+0x926>
 800b50c:	9b04      	ldr	r3, [sp, #16]
 800b50e:	429e      	cmp	r6, r3
 800b510:	da0d      	bge.n	800b52e <_svfprintf_r+0x956>
 800b512:	9b04      	ldr	r3, [sp, #16]
 800b514:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b516:	2e00      	cmp	r6, #0
 800b518:	eb03 0802 	add.w	r8, r3, r2
 800b51c:	dc0c      	bgt.n	800b538 <_svfprintf_r+0x960>
 800b51e:	f1c6 0301 	rsb	r3, r6, #1
 800b522:	4498      	add	r8, r3
 800b524:	e008      	b.n	800b538 <_svfprintf_r+0x960>
 800b526:	b17b      	cbz	r3, 800b548 <_svfprintf_r+0x970>
 800b528:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b52a:	3301      	adds	r3, #1
 800b52c:	e7d8      	b.n	800b4e0 <_svfprintf_r+0x908>
 800b52e:	07eb      	lsls	r3, r5, #31
 800b530:	d521      	bpl.n	800b576 <_svfprintf_r+0x99e>
 800b532:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b534:	eb06 0803 	add.w	r8, r6, r3
 800b538:	2367      	movs	r3, #103	@ 0x67
 800b53a:	e7d3      	b.n	800b4e4 <_svfprintf_r+0x90c>
 800b53c:	46b0      	mov	r8, r6
 800b53e:	e7d0      	b.n	800b4e2 <_svfprintf_r+0x90a>
 800b540:	08010b14 	.word	0x08010b14
 800b544:	08010b04 	.word	0x08010b04
 800b548:	2366      	movs	r3, #102	@ 0x66
 800b54a:	9306      	str	r3, [sp, #24]
 800b54c:	f04f 0801 	mov.w	r8, #1
 800b550:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 800b554:	9308      	str	r3, [sp, #32]
 800b556:	d01f      	beq.n	800b598 <_svfprintf_r+0x9c0>
 800b558:	2700      	movs	r7, #0
 800b55a:	2e00      	cmp	r6, #0
 800b55c:	9708      	str	r7, [sp, #32]
 800b55e:	f77f ae8a 	ble.w	800b276 <_svfprintf_r+0x69e>
 800b562:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b564:	781b      	ldrb	r3, [r3, #0]
 800b566:	2bff      	cmp	r3, #255	@ 0xff
 800b568:	d107      	bne.n	800b57a <_svfprintf_r+0x9a2>
 800b56a:	9b08      	ldr	r3, [sp, #32]
 800b56c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b56e:	443b      	add	r3, r7
 800b570:	fb02 8803 	mla	r8, r2, r3, r8
 800b574:	e67f      	b.n	800b276 <_svfprintf_r+0x69e>
 800b576:	46b0      	mov	r8, r6
 800b578:	e7de      	b.n	800b538 <_svfprintf_r+0x960>
 800b57a:	42b3      	cmp	r3, r6
 800b57c:	daf5      	bge.n	800b56a <_svfprintf_r+0x992>
 800b57e:	1af6      	subs	r6, r6, r3
 800b580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b582:	785b      	ldrb	r3, [r3, #1]
 800b584:	b133      	cbz	r3, 800b594 <_svfprintf_r+0x9bc>
 800b586:	9b08      	ldr	r3, [sp, #32]
 800b588:	3301      	adds	r3, #1
 800b58a:	9308      	str	r3, [sp, #32]
 800b58c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b58e:	3301      	adds	r3, #1
 800b590:	9309      	str	r3, [sp, #36]	@ 0x24
 800b592:	e7e6      	b.n	800b562 <_svfprintf_r+0x98a>
 800b594:	3701      	adds	r7, #1
 800b596:	e7e4      	b.n	800b562 <_svfprintf_r+0x98a>
 800b598:	9f08      	ldr	r7, [sp, #32]
 800b59a:	e66c      	b.n	800b276 <_svfprintf_r+0x69e>
 800b59c:	232d      	movs	r3, #45	@ 0x2d
 800b59e:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800b5a2:	e66c      	b.n	800b27e <_svfprintf_r+0x6a6>
 800b5a4:	06af      	lsls	r7, r5, #26
 800b5a6:	d50a      	bpl.n	800b5be <_svfprintf_r+0x9e6>
 800b5a8:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b5aa:	6833      	ldr	r3, [r6, #0]
 800b5ac:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b5ae:	17d2      	asrs	r2, r2, #31
 800b5b0:	e9c3 1200 	strd	r1, r2, [r3]
 800b5b4:	3604      	adds	r6, #4
 800b5b6:	f8dd 9030 	ldr.w	r9, [sp, #48]	@ 0x30
 800b5ba:	f7ff bb46 	b.w	800ac4a <_svfprintf_r+0x72>
 800b5be:	06e8      	lsls	r0, r5, #27
 800b5c0:	d503      	bpl.n	800b5ca <_svfprintf_r+0x9f2>
 800b5c2:	6833      	ldr	r3, [r6, #0]
 800b5c4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b5c6:	601a      	str	r2, [r3, #0]
 800b5c8:	e7f4      	b.n	800b5b4 <_svfprintf_r+0x9dc>
 800b5ca:	0669      	lsls	r1, r5, #25
 800b5cc:	d503      	bpl.n	800b5d6 <_svfprintf_r+0x9fe>
 800b5ce:	6833      	ldr	r3, [r6, #0]
 800b5d0:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b5d2:	801a      	strh	r2, [r3, #0]
 800b5d4:	e7ee      	b.n	800b5b4 <_svfprintf_r+0x9dc>
 800b5d6:	05aa      	lsls	r2, r5, #22
 800b5d8:	d5f3      	bpl.n	800b5c2 <_svfprintf_r+0x9ea>
 800b5da:	6833      	ldr	r3, [r6, #0]
 800b5dc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b5de:	701a      	strb	r2, [r3, #0]
 800b5e0:	e7e8      	b.n	800b5b4 <_svfprintf_r+0x9dc>
 800b5e2:	f045 0510 	orr.w	r5, r5, #16
 800b5e6:	f015 0320 	ands.w	r3, r5, #32
 800b5ea:	d020      	beq.n	800b62e <_svfprintf_r+0xa56>
 800b5ec:	3607      	adds	r6, #7
 800b5ee:	f026 0307 	bic.w	r3, r6, #7
 800b5f2:	461a      	mov	r2, r3
 800b5f4:	685f      	ldr	r7, [r3, #4]
 800b5f6:	f852 6b08 	ldr.w	r6, [r2], #8
 800b5fa:	9207      	str	r2, [sp, #28]
 800b5fc:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800b600:	2300      	movs	r3, #0
 800b602:	2200      	movs	r2, #0
 800b604:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 800b608:	f1b8 3fff 	cmp.w	r8, #4294967295
 800b60c:	f000 848c 	beq.w	800bf28 <_svfprintf_r+0x1350>
 800b610:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 800b614:	9208      	str	r2, [sp, #32]
 800b616:	ea56 0207 	orrs.w	r2, r6, r7
 800b61a:	f040 848a 	bne.w	800bf32 <_svfprintf_r+0x135a>
 800b61e:	f1b8 0f00 	cmp.w	r8, #0
 800b622:	f000 80db 	beq.w	800b7dc <_svfprintf_r+0xc04>
 800b626:	2b01      	cmp	r3, #1
 800b628:	f040 8486 	bne.w	800bf38 <_svfprintf_r+0x1360>
 800b62c:	e083      	b.n	800b736 <_svfprintf_r+0xb5e>
 800b62e:	4632      	mov	r2, r6
 800b630:	f015 0710 	ands.w	r7, r5, #16
 800b634:	f852 6b04 	ldr.w	r6, [r2], #4
 800b638:	9207      	str	r2, [sp, #28]
 800b63a:	d001      	beq.n	800b640 <_svfprintf_r+0xa68>
 800b63c:	461f      	mov	r7, r3
 800b63e:	e7dd      	b.n	800b5fc <_svfprintf_r+0xa24>
 800b640:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800b644:	d001      	beq.n	800b64a <_svfprintf_r+0xa72>
 800b646:	b2b6      	uxth	r6, r6
 800b648:	e7d8      	b.n	800b5fc <_svfprintf_r+0xa24>
 800b64a:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 800b64e:	d0d5      	beq.n	800b5fc <_svfprintf_r+0xa24>
 800b650:	b2f6      	uxtb	r6, r6
 800b652:	e7f3      	b.n	800b63c <_svfprintf_r+0xa64>
 800b654:	4633      	mov	r3, r6
 800b656:	2278      	movs	r2, #120	@ 0x78
 800b658:	f853 6b04 	ldr.w	r6, [r3], #4
 800b65c:	9307      	str	r3, [sp, #28]
 800b65e:	f647 0330 	movw	r3, #30768	@ 0x7830
 800b662:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 800b666:	4b94      	ldr	r3, [pc, #592]	@ (800b8b8 <_svfprintf_r+0xce0>)
 800b668:	9319      	str	r3, [sp, #100]	@ 0x64
 800b66a:	2700      	movs	r7, #0
 800b66c:	f045 0502 	orr.w	r5, r5, #2
 800b670:	2302      	movs	r3, #2
 800b672:	9206      	str	r2, [sp, #24]
 800b674:	e7c5      	b.n	800b602 <_svfprintf_r+0xa2a>
 800b676:	4633      	mov	r3, r6
 800b678:	f1b8 3fff 	cmp.w	r8, #4294967295
 800b67c:	f853 9b04 	ldr.w	r9, [r3], #4
 800b680:	9307      	str	r3, [sp, #28]
 800b682:	f04f 0600 	mov.w	r6, #0
 800b686:	f88d 607b 	strb.w	r6, [sp, #123]	@ 0x7b
 800b68a:	d00f      	beq.n	800b6ac <_svfprintf_r+0xad4>
 800b68c:	4642      	mov	r2, r8
 800b68e:	4631      	mov	r1, r6
 800b690:	4648      	mov	r0, r9
 800b692:	f7f4 fddd 	bl	8000250 <memchr>
 800b696:	4682      	mov	sl, r0
 800b698:	2800      	cmp	r0, #0
 800b69a:	f43f ac81 	beq.w	800afa0 <_svfprintf_r+0x3c8>
 800b69e:	eba0 0809 	sub.w	r8, r0, r9
 800b6a2:	46b2      	mov	sl, r6
 800b6a4:	9610      	str	r6, [sp, #64]	@ 0x40
 800b6a6:	4637      	mov	r7, r6
 800b6a8:	9608      	str	r6, [sp, #32]
 800b6aa:	e5eb      	b.n	800b284 <_svfprintf_r+0x6ac>
 800b6ac:	4648      	mov	r0, r9
 800b6ae:	f7f4 fdc1 	bl	8000234 <strlen>
 800b6b2:	46b2      	mov	sl, r6
 800b6b4:	4680      	mov	r8, r0
 800b6b6:	e473      	b.n	800afa0 <_svfprintf_r+0x3c8>
 800b6b8:	f045 0510 	orr.w	r5, r5, #16
 800b6bc:	f015 0320 	ands.w	r3, r5, #32
 800b6c0:	d009      	beq.n	800b6d6 <_svfprintf_r+0xafe>
 800b6c2:	3607      	adds	r6, #7
 800b6c4:	f026 0307 	bic.w	r3, r6, #7
 800b6c8:	461a      	mov	r2, r3
 800b6ca:	685f      	ldr	r7, [r3, #4]
 800b6cc:	f852 6b08 	ldr.w	r6, [r2], #8
 800b6d0:	9207      	str	r2, [sp, #28]
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	e795      	b.n	800b602 <_svfprintf_r+0xa2a>
 800b6d6:	4632      	mov	r2, r6
 800b6d8:	f015 0710 	ands.w	r7, r5, #16
 800b6dc:	f852 6b04 	ldr.w	r6, [r2], #4
 800b6e0:	9207      	str	r2, [sp, #28]
 800b6e2:	d001      	beq.n	800b6e8 <_svfprintf_r+0xb10>
 800b6e4:	461f      	mov	r7, r3
 800b6e6:	e7f4      	b.n	800b6d2 <_svfprintf_r+0xafa>
 800b6e8:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800b6ec:	d001      	beq.n	800b6f2 <_svfprintf_r+0xb1a>
 800b6ee:	b2b6      	uxth	r6, r6
 800b6f0:	e7ef      	b.n	800b6d2 <_svfprintf_r+0xafa>
 800b6f2:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 800b6f6:	d0ec      	beq.n	800b6d2 <_svfprintf_r+0xafa>
 800b6f8:	b2f6      	uxtb	r6, r6
 800b6fa:	e7f3      	b.n	800b6e4 <_svfprintf_r+0xb0c>
 800b6fc:	4b6f      	ldr	r3, [pc, #444]	@ (800b8bc <_svfprintf_r+0xce4>)
 800b6fe:	f7ff bb39 	b.w	800ad74 <_svfprintf_r+0x19c>
 800b702:	4632      	mov	r2, r6
 800b704:	f015 0710 	ands.w	r7, r5, #16
 800b708:	f852 6b04 	ldr.w	r6, [r2], #4
 800b70c:	9207      	str	r2, [sp, #28]
 800b70e:	d002      	beq.n	800b716 <_svfprintf_r+0xb3e>
 800b710:	461f      	mov	r7, r3
 800b712:	f7ff bb3c 	b.w	800ad8e <_svfprintf_r+0x1b6>
 800b716:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800b71a:	d002      	beq.n	800b722 <_svfprintf_r+0xb4a>
 800b71c:	b2b6      	uxth	r6, r6
 800b71e:	f7ff bb36 	b.w	800ad8e <_svfprintf_r+0x1b6>
 800b722:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 800b726:	f43f ab32 	beq.w	800ad8e <_svfprintf_r+0x1b6>
 800b72a:	b2f6      	uxtb	r6, r6
 800b72c:	e7f0      	b.n	800b710 <_svfprintf_r+0xb38>
 800b72e:	2e0a      	cmp	r6, #10
 800b730:	f177 0300 	sbcs.w	r3, r7, #0
 800b734:	d207      	bcs.n	800b746 <_svfprintf_r+0xb6e>
 800b736:	3630      	adds	r6, #48	@ 0x30
 800b738:	b2f6      	uxtb	r6, r6
 800b73a:	f88d 6147 	strb.w	r6, [sp, #327]	@ 0x147
 800b73e:	f20d 1947 	addw	r9, sp, #327	@ 0x147
 800b742:	f000 bc15 	b.w	800bf70 <_svfprintf_r+0x1398>
 800b746:	2300      	movs	r3, #0
 800b748:	9304      	str	r3, [sp, #16]
 800b74a:	9b08      	ldr	r3, [sp, #32]
 800b74c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b750:	ad52      	add	r5, sp, #328	@ 0x148
 800b752:	9310      	str	r3, [sp, #64]	@ 0x40
 800b754:	220a      	movs	r2, #10
 800b756:	2300      	movs	r3, #0
 800b758:	4630      	mov	r0, r6
 800b75a:	4639      	mov	r1, r7
 800b75c:	f7f5 facc 	bl	8000cf8 <__aeabi_uldivmod>
 800b760:	9b04      	ldr	r3, [sp, #16]
 800b762:	9011      	str	r0, [sp, #68]	@ 0x44
 800b764:	3301      	adds	r3, #1
 800b766:	9304      	str	r3, [sp, #16]
 800b768:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b76a:	3230      	adds	r2, #48	@ 0x30
 800b76c:	468a      	mov	sl, r1
 800b76e:	f105 39ff 	add.w	r9, r5, #4294967295
 800b772:	f805 2c01 	strb.w	r2, [r5, #-1]
 800b776:	b1d3      	cbz	r3, 800b7ae <_svfprintf_r+0xbd6>
 800b778:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b77a:	9a04      	ldr	r2, [sp, #16]
 800b77c:	781b      	ldrb	r3, [r3, #0]
 800b77e:	429a      	cmp	r2, r3
 800b780:	d115      	bne.n	800b7ae <_svfprintf_r+0xbd6>
 800b782:	2aff      	cmp	r2, #255	@ 0xff
 800b784:	d013      	beq.n	800b7ae <_svfprintf_r+0xbd6>
 800b786:	2e0a      	cmp	r6, #10
 800b788:	f177 0300 	sbcs.w	r3, r7, #0
 800b78c:	d30f      	bcc.n	800b7ae <_svfprintf_r+0xbd6>
 800b78e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b790:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800b792:	eba9 0903 	sub.w	r9, r9, r3
 800b796:	461a      	mov	r2, r3
 800b798:	4648      	mov	r0, r9
 800b79a:	f002 fe8d 	bl	800e4b8 <strncpy>
 800b79e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7a0:	785b      	ldrb	r3, [r3, #1]
 800b7a2:	b11b      	cbz	r3, 800b7ac <_svfprintf_r+0xbd4>
 800b7a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7a6:	3301      	adds	r3, #1
 800b7a8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	9304      	str	r3, [sp, #16]
 800b7ae:	2e0a      	cmp	r6, #10
 800b7b0:	f177 0700 	sbcs.w	r7, r7, #0
 800b7b4:	f0c0 83dc 	bcc.w	800bf70 <_svfprintf_r+0x1398>
 800b7b8:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800b7ba:	4657      	mov	r7, sl
 800b7bc:	464d      	mov	r5, r9
 800b7be:	e7c9      	b.n	800b754 <_svfprintf_r+0xb7c>
 800b7c0:	f006 030f 	and.w	r3, r6, #15
 800b7c4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b7c6:	0936      	lsrs	r6, r6, #4
 800b7c8:	5cd3      	ldrb	r3, [r2, r3]
 800b7ca:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b7ce:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 800b7d2:	093f      	lsrs	r7, r7, #4
 800b7d4:	ea56 0307 	orrs.w	r3, r6, r7
 800b7d8:	d1f2      	bne.n	800b7c0 <_svfprintf_r+0xbe8>
 800b7da:	e3c9      	b.n	800bf70 <_svfprintf_r+0x1398>
 800b7dc:	b91b      	cbnz	r3, 800b7e6 <_svfprintf_r+0xc0e>
 800b7de:	07e9      	lsls	r1, r5, #31
 800b7e0:	d501      	bpl.n	800b7e6 <_svfprintf_r+0xc0e>
 800b7e2:	2630      	movs	r6, #48	@ 0x30
 800b7e4:	e7a9      	b.n	800b73a <_svfprintf_r+0xb62>
 800b7e6:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 800b7ea:	e3c1      	b.n	800bf70 <_svfprintf_r+0x1398>
 800b7ec:	9b06      	ldr	r3, [sp, #24]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	f000 838f 	beq.w	800bf12 <_svfprintf_r+0x133a>
 800b7f4:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 800b7f8:	2300      	movs	r3, #0
 800b7fa:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800b7fe:	9607      	str	r6, [sp, #28]
 800b800:	f7ff bb63 	b.w	800aeca <_svfprintf_r+0x2f2>
 800b804:	2010      	movs	r0, #16
 800b806:	4403      	add	r3, r0
 800b808:	2a07      	cmp	r2, #7
 800b80a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800b80e:	6060      	str	r0, [r4, #4]
 800b810:	dd08      	ble.n	800b824 <_svfprintf_r+0xc4c>
 800b812:	9803      	ldr	r0, [sp, #12]
 800b814:	aa26      	add	r2, sp, #152	@ 0x98
 800b816:	4659      	mov	r1, fp
 800b818:	f004 fa3c 	bl	800fc94 <__ssprint_r>
 800b81c:	2800      	cmp	r0, #0
 800b81e:	f040 8356 	bne.w	800bece <_svfprintf_r+0x12f6>
 800b822:	a929      	add	r1, sp, #164	@ 0xa4
 800b824:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b826:	3b10      	subs	r3, #16
 800b828:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b82a:	460c      	mov	r4, r1
 800b82c:	e546      	b.n	800b2bc <_svfprintf_r+0x6e4>
 800b82e:	460c      	mov	r4, r1
 800b830:	e561      	b.n	800b2f6 <_svfprintf_r+0x71e>
 800b832:	9803      	ldr	r0, [sp, #12]
 800b834:	aa26      	add	r2, sp, #152	@ 0x98
 800b836:	4659      	mov	r1, fp
 800b838:	f004 fa2c 	bl	800fc94 <__ssprint_r>
 800b83c:	2800      	cmp	r0, #0
 800b83e:	f040 8346 	bne.w	800bece <_svfprintf_r+0x12f6>
 800b842:	ac29      	add	r4, sp, #164	@ 0xa4
 800b844:	e569      	b.n	800b31a <_svfprintf_r+0x742>
 800b846:	9803      	ldr	r0, [sp, #12]
 800b848:	aa26      	add	r2, sp, #152	@ 0x98
 800b84a:	4659      	mov	r1, fp
 800b84c:	f004 fa22 	bl	800fc94 <__ssprint_r>
 800b850:	2800      	cmp	r0, #0
 800b852:	f040 833c 	bne.w	800bece <_svfprintf_r+0x12f6>
 800b856:	ac29      	add	r4, sp, #164	@ 0xa4
 800b858:	e56f      	b.n	800b33a <_svfprintf_r+0x762>
 800b85a:	2010      	movs	r0, #16
 800b85c:	4403      	add	r3, r0
 800b85e:	2a07      	cmp	r2, #7
 800b860:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800b864:	6060      	str	r0, [r4, #4]
 800b866:	dd08      	ble.n	800b87a <_svfprintf_r+0xca2>
 800b868:	9803      	ldr	r0, [sp, #12]
 800b86a:	aa26      	add	r2, sp, #152	@ 0x98
 800b86c:	4659      	mov	r1, fp
 800b86e:	f004 fa11 	bl	800fc94 <__ssprint_r>
 800b872:	2800      	cmp	r0, #0
 800b874:	f040 832b 	bne.w	800bece <_svfprintf_r+0x12f6>
 800b878:	a929      	add	r1, sp, #164	@ 0xa4
 800b87a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b87c:	3b10      	subs	r3, #16
 800b87e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b880:	460c      	mov	r4, r1
 800b882:	e563      	b.n	800b34c <_svfprintf_r+0x774>
 800b884:	460c      	mov	r4, r1
 800b886:	e57e      	b.n	800b386 <_svfprintf_r+0x7ae>
 800b888:	2010      	movs	r0, #16
 800b88a:	4403      	add	r3, r0
 800b88c:	2a07      	cmp	r2, #7
 800b88e:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800b892:	6060      	str	r0, [r4, #4]
 800b894:	dd08      	ble.n	800b8a8 <_svfprintf_r+0xcd0>
 800b896:	9803      	ldr	r0, [sp, #12]
 800b898:	aa26      	add	r2, sp, #152	@ 0x98
 800b89a:	4659      	mov	r1, fp
 800b89c:	f004 f9fa 	bl	800fc94 <__ssprint_r>
 800b8a0:	2800      	cmp	r0, #0
 800b8a2:	f040 8314 	bne.w	800bece <_svfprintf_r+0x12f6>
 800b8a6:	a929      	add	r1, sp, #164	@ 0xa4
 800b8a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b8aa:	3b10      	subs	r3, #16
 800b8ac:	9310      	str	r3, [sp, #64]	@ 0x40
 800b8ae:	460c      	mov	r4, r1
 800b8b0:	e56f      	b.n	800b392 <_svfprintf_r+0x7ba>
 800b8b2:	460c      	mov	r4, r1
 800b8b4:	e58a      	b.n	800b3cc <_svfprintf_r+0x7f4>
 800b8b6:	bf00      	nop
 800b8b8:	08010ae0 	.word	0x08010ae0
 800b8bc:	08010af1 	.word	0x08010af1
 800b8c0:	9b06      	ldr	r3, [sp, #24]
 800b8c2:	2b65      	cmp	r3, #101	@ 0x65
 800b8c4:	f340 8246 	ble.w	800bd54 <_svfprintf_r+0x117c>
 800b8c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	f7f5 f932 	bl	8000b38 <__aeabi_dcmpeq>
 800b8d4:	2800      	cmp	r0, #0
 800b8d6:	d06a      	beq.n	800b9ae <_svfprintf_r+0xdd6>
 800b8d8:	4b73      	ldr	r3, [pc, #460]	@ (800baa8 <_svfprintf_r+0xed0>)
 800b8da:	6023      	str	r3, [r4, #0]
 800b8dc:	2301      	movs	r3, #1
 800b8de:	6063      	str	r3, [r4, #4]
 800b8e0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b8e2:	3301      	adds	r3, #1
 800b8e4:	9328      	str	r3, [sp, #160]	@ 0xa0
 800b8e6:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b8e8:	3301      	adds	r3, #1
 800b8ea:	2b07      	cmp	r3, #7
 800b8ec:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b8ee:	dc37      	bgt.n	800b960 <_svfprintf_r+0xd88>
 800b8f0:	3408      	adds	r4, #8
 800b8f2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b8f4:	9a04      	ldr	r2, [sp, #16]
 800b8f6:	4293      	cmp	r3, r2
 800b8f8:	db02      	blt.n	800b900 <_svfprintf_r+0xd28>
 800b8fa:	07ef      	lsls	r7, r5, #31
 800b8fc:	f57f ad76 	bpl.w	800b3ec <_svfprintf_r+0x814>
 800b900:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b902:	6023      	str	r3, [r4, #0]
 800b904:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b906:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b908:	6063      	str	r3, [r4, #4]
 800b90a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800b90c:	4413      	add	r3, r2
 800b90e:	9328      	str	r3, [sp, #160]	@ 0xa0
 800b910:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b912:	3301      	adds	r3, #1
 800b914:	2b07      	cmp	r3, #7
 800b916:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b918:	dc2c      	bgt.n	800b974 <_svfprintf_r+0xd9c>
 800b91a:	3408      	adds	r4, #8
 800b91c:	9b04      	ldr	r3, [sp, #16]
 800b91e:	1e5e      	subs	r6, r3, #1
 800b920:	2e00      	cmp	r6, #0
 800b922:	f77f ad63 	ble.w	800b3ec <_svfprintf_r+0x814>
 800b926:	4f61      	ldr	r7, [pc, #388]	@ (800baac <_svfprintf_r+0xed4>)
 800b928:	f04f 0810 	mov.w	r8, #16
 800b92c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800b930:	2e10      	cmp	r6, #16
 800b932:	f103 0301 	add.w	r3, r3, #1
 800b936:	f104 0108 	add.w	r1, r4, #8
 800b93a:	6027      	str	r7, [r4, #0]
 800b93c:	dc24      	bgt.n	800b988 <_svfprintf_r+0xdb0>
 800b93e:	6066      	str	r6, [r4, #4]
 800b940:	2b07      	cmp	r3, #7
 800b942:	4416      	add	r6, r2
 800b944:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 800b948:	f340 82a0 	ble.w	800be8c <_svfprintf_r+0x12b4>
 800b94c:	9803      	ldr	r0, [sp, #12]
 800b94e:	aa26      	add	r2, sp, #152	@ 0x98
 800b950:	4659      	mov	r1, fp
 800b952:	f004 f99f 	bl	800fc94 <__ssprint_r>
 800b956:	2800      	cmp	r0, #0
 800b958:	f040 82b9 	bne.w	800bece <_svfprintf_r+0x12f6>
 800b95c:	ac29      	add	r4, sp, #164	@ 0xa4
 800b95e:	e545      	b.n	800b3ec <_svfprintf_r+0x814>
 800b960:	9803      	ldr	r0, [sp, #12]
 800b962:	aa26      	add	r2, sp, #152	@ 0x98
 800b964:	4659      	mov	r1, fp
 800b966:	f004 f995 	bl	800fc94 <__ssprint_r>
 800b96a:	2800      	cmp	r0, #0
 800b96c:	f040 82af 	bne.w	800bece <_svfprintf_r+0x12f6>
 800b970:	ac29      	add	r4, sp, #164	@ 0xa4
 800b972:	e7be      	b.n	800b8f2 <_svfprintf_r+0xd1a>
 800b974:	9803      	ldr	r0, [sp, #12]
 800b976:	aa26      	add	r2, sp, #152	@ 0x98
 800b978:	4659      	mov	r1, fp
 800b97a:	f004 f98b 	bl	800fc94 <__ssprint_r>
 800b97e:	2800      	cmp	r0, #0
 800b980:	f040 82a5 	bne.w	800bece <_svfprintf_r+0x12f6>
 800b984:	ac29      	add	r4, sp, #164	@ 0xa4
 800b986:	e7c9      	b.n	800b91c <_svfprintf_r+0xd44>
 800b988:	3210      	adds	r2, #16
 800b98a:	2b07      	cmp	r3, #7
 800b98c:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800b990:	f8c4 8004 	str.w	r8, [r4, #4]
 800b994:	dd08      	ble.n	800b9a8 <_svfprintf_r+0xdd0>
 800b996:	9803      	ldr	r0, [sp, #12]
 800b998:	aa26      	add	r2, sp, #152	@ 0x98
 800b99a:	4659      	mov	r1, fp
 800b99c:	f004 f97a 	bl	800fc94 <__ssprint_r>
 800b9a0:	2800      	cmp	r0, #0
 800b9a2:	f040 8294 	bne.w	800bece <_svfprintf_r+0x12f6>
 800b9a6:	a929      	add	r1, sp, #164	@ 0xa4
 800b9a8:	3e10      	subs	r6, #16
 800b9aa:	460c      	mov	r4, r1
 800b9ac:	e7be      	b.n	800b92c <_svfprintf_r+0xd54>
 800b9ae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	dc7d      	bgt.n	800bab0 <_svfprintf_r+0xed8>
 800b9b4:	4b3c      	ldr	r3, [pc, #240]	@ (800baa8 <_svfprintf_r+0xed0>)
 800b9b6:	6023      	str	r3, [r4, #0]
 800b9b8:	2301      	movs	r3, #1
 800b9ba:	6063      	str	r3, [r4, #4]
 800b9bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b9be:	3301      	adds	r3, #1
 800b9c0:	9328      	str	r3, [sp, #160]	@ 0xa0
 800b9c2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b9c4:	3301      	adds	r3, #1
 800b9c6:	2b07      	cmp	r3, #7
 800b9c8:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b9ca:	dc46      	bgt.n	800ba5a <_svfprintf_r+0xe82>
 800b9cc:	3408      	adds	r4, #8
 800b9ce:	9904      	ldr	r1, [sp, #16]
 800b9d0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b9d2:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800b9d4:	430b      	orrs	r3, r1
 800b9d6:	f005 0101 	and.w	r1, r5, #1
 800b9da:	430b      	orrs	r3, r1
 800b9dc:	f43f ad06 	beq.w	800b3ec <_svfprintf_r+0x814>
 800b9e0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b9e2:	6023      	str	r3, [r4, #0]
 800b9e4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b9e6:	6063      	str	r3, [r4, #4]
 800b9e8:	441a      	add	r2, r3
 800b9ea:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800b9ec:	9228      	str	r2, [sp, #160]	@ 0xa0
 800b9ee:	3301      	adds	r3, #1
 800b9f0:	2b07      	cmp	r3, #7
 800b9f2:	9327      	str	r3, [sp, #156]	@ 0x9c
 800b9f4:	dc3b      	bgt.n	800ba6e <_svfprintf_r+0xe96>
 800b9f6:	f104 0308 	add.w	r3, r4, #8
 800b9fa:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b9fc:	2e00      	cmp	r6, #0
 800b9fe:	da1b      	bge.n	800ba38 <_svfprintf_r+0xe60>
 800ba00:	4f2a      	ldr	r7, [pc, #168]	@ (800baac <_svfprintf_r+0xed4>)
 800ba02:	4276      	negs	r6, r6
 800ba04:	461a      	mov	r2, r3
 800ba06:	2410      	movs	r4, #16
 800ba08:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 800ba0c:	2e10      	cmp	r6, #16
 800ba0e:	f101 0101 	add.w	r1, r1, #1
 800ba12:	f103 0308 	add.w	r3, r3, #8
 800ba16:	6017      	str	r7, [r2, #0]
 800ba18:	dc33      	bgt.n	800ba82 <_svfprintf_r+0xeaa>
 800ba1a:	6056      	str	r6, [r2, #4]
 800ba1c:	2907      	cmp	r1, #7
 800ba1e:	4406      	add	r6, r0
 800ba20:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 800ba24:	dd08      	ble.n	800ba38 <_svfprintf_r+0xe60>
 800ba26:	9803      	ldr	r0, [sp, #12]
 800ba28:	aa26      	add	r2, sp, #152	@ 0x98
 800ba2a:	4659      	mov	r1, fp
 800ba2c:	f004 f932 	bl	800fc94 <__ssprint_r>
 800ba30:	2800      	cmp	r0, #0
 800ba32:	f040 824c 	bne.w	800bece <_svfprintf_r+0x12f6>
 800ba36:	ab29      	add	r3, sp, #164	@ 0xa4
 800ba38:	9a04      	ldr	r2, [sp, #16]
 800ba3a:	9904      	ldr	r1, [sp, #16]
 800ba3c:	605a      	str	r2, [r3, #4]
 800ba3e:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800ba40:	f8c3 9000 	str.w	r9, [r3]
 800ba44:	440a      	add	r2, r1
 800ba46:	9228      	str	r2, [sp, #160]	@ 0xa0
 800ba48:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800ba4a:	3201      	adds	r2, #1
 800ba4c:	2a07      	cmp	r2, #7
 800ba4e:	9227      	str	r2, [sp, #156]	@ 0x9c
 800ba50:	f73f af7c 	bgt.w	800b94c <_svfprintf_r+0xd74>
 800ba54:	f103 0408 	add.w	r4, r3, #8
 800ba58:	e4c8      	b.n	800b3ec <_svfprintf_r+0x814>
 800ba5a:	9803      	ldr	r0, [sp, #12]
 800ba5c:	aa26      	add	r2, sp, #152	@ 0x98
 800ba5e:	4659      	mov	r1, fp
 800ba60:	f004 f918 	bl	800fc94 <__ssprint_r>
 800ba64:	2800      	cmp	r0, #0
 800ba66:	f040 8232 	bne.w	800bece <_svfprintf_r+0x12f6>
 800ba6a:	ac29      	add	r4, sp, #164	@ 0xa4
 800ba6c:	e7af      	b.n	800b9ce <_svfprintf_r+0xdf6>
 800ba6e:	9803      	ldr	r0, [sp, #12]
 800ba70:	aa26      	add	r2, sp, #152	@ 0x98
 800ba72:	4659      	mov	r1, fp
 800ba74:	f004 f90e 	bl	800fc94 <__ssprint_r>
 800ba78:	2800      	cmp	r0, #0
 800ba7a:	f040 8228 	bne.w	800bece <_svfprintf_r+0x12f6>
 800ba7e:	ab29      	add	r3, sp, #164	@ 0xa4
 800ba80:	e7bb      	b.n	800b9fa <_svfprintf_r+0xe22>
 800ba82:	3010      	adds	r0, #16
 800ba84:	2907      	cmp	r1, #7
 800ba86:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 800ba8a:	6054      	str	r4, [r2, #4]
 800ba8c:	dd08      	ble.n	800baa0 <_svfprintf_r+0xec8>
 800ba8e:	9803      	ldr	r0, [sp, #12]
 800ba90:	aa26      	add	r2, sp, #152	@ 0x98
 800ba92:	4659      	mov	r1, fp
 800ba94:	f004 f8fe 	bl	800fc94 <__ssprint_r>
 800ba98:	2800      	cmp	r0, #0
 800ba9a:	f040 8218 	bne.w	800bece <_svfprintf_r+0x12f6>
 800ba9e:	ab29      	add	r3, sp, #164	@ 0xa4
 800baa0:	3e10      	subs	r6, #16
 800baa2:	461a      	mov	r2, r3
 800baa4:	e7b0      	b.n	800ba08 <_svfprintf_r+0xe30>
 800baa6:	bf00      	nop
 800baa8:	08010b02 	.word	0x08010b02
 800baac:	08010b04 	.word	0x08010b04
 800bab0:	9b04      	ldr	r3, [sp, #16]
 800bab2:	444b      	add	r3, r9
 800bab4:	9306      	str	r3, [sp, #24]
 800bab6:	9b04      	ldr	r3, [sp, #16]
 800bab8:	42b3      	cmp	r3, r6
 800baba:	bfa8      	it	ge
 800babc:	4633      	movge	r3, r6
 800babe:	2b00      	cmp	r3, #0
 800bac0:	4698      	mov	r8, r3
 800bac2:	dd0b      	ble.n	800badc <_svfprintf_r+0xf04>
 800bac4:	e9c4 9300 	strd	r9, r3, [r4]
 800bac8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800baca:	4443      	add	r3, r8
 800bacc:	9328      	str	r3, [sp, #160]	@ 0xa0
 800bace:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800bad0:	3301      	adds	r3, #1
 800bad2:	2b07      	cmp	r3, #7
 800bad4:	9327      	str	r3, [sp, #156]	@ 0x9c
 800bad6:	f300 8089 	bgt.w	800bbec <_svfprintf_r+0x1014>
 800bada:	3408      	adds	r4, #8
 800badc:	4643      	mov	r3, r8
 800bade:	2b00      	cmp	r3, #0
 800bae0:	bfac      	ite	ge
 800bae2:	eba6 0808 	subge.w	r8, r6, r8
 800bae6:	46b0      	movlt	r8, r6
 800bae8:	f1b8 0f00 	cmp.w	r8, #0
 800baec:	dd1b      	ble.n	800bb26 <_svfprintf_r+0xf4e>
 800baee:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800baf2:	4897      	ldr	r0, [pc, #604]	@ (800bd50 <_svfprintf_r+0x1178>)
 800baf4:	6020      	str	r0, [r4, #0]
 800baf6:	f1b8 0f10 	cmp.w	r8, #16
 800bafa:	f102 0201 	add.w	r2, r2, #1
 800bafe:	f104 0108 	add.w	r1, r4, #8
 800bb02:	dc7d      	bgt.n	800bc00 <_svfprintf_r+0x1028>
 800bb04:	4443      	add	r3, r8
 800bb06:	2a07      	cmp	r2, #7
 800bb08:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800bb0c:	f8c4 8004 	str.w	r8, [r4, #4]
 800bb10:	f340 808a 	ble.w	800bc28 <_svfprintf_r+0x1050>
 800bb14:	9803      	ldr	r0, [sp, #12]
 800bb16:	aa26      	add	r2, sp, #152	@ 0x98
 800bb18:	4659      	mov	r1, fp
 800bb1a:	f004 f8bb 	bl	800fc94 <__ssprint_r>
 800bb1e:	2800      	cmp	r0, #0
 800bb20:	f040 81d5 	bne.w	800bece <_svfprintf_r+0x12f6>
 800bb24:	ac29      	add	r4, sp, #164	@ 0xa4
 800bb26:	eb09 0806 	add.w	r8, r9, r6
 800bb2a:	056e      	lsls	r6, r5, #21
 800bb2c:	d508      	bpl.n	800bb40 <_svfprintf_r+0xf68>
 800bb2e:	9b08      	ldr	r3, [sp, #32]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d17b      	bne.n	800bc2c <_svfprintf_r+0x1054>
 800bb34:	2f00      	cmp	r7, #0
 800bb36:	d17b      	bne.n	800bc30 <_svfprintf_r+0x1058>
 800bb38:	9b06      	ldr	r3, [sp, #24]
 800bb3a:	4598      	cmp	r8, r3
 800bb3c:	bf28      	it	cs
 800bb3e:	4698      	movcs	r8, r3
 800bb40:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bb42:	9a04      	ldr	r2, [sp, #16]
 800bb44:	4293      	cmp	r3, r2
 800bb46:	db01      	blt.n	800bb4c <_svfprintf_r+0xf74>
 800bb48:	07e8      	lsls	r0, r5, #31
 800bb4a:	d50e      	bpl.n	800bb6a <_svfprintf_r+0xf92>
 800bb4c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bb4e:	6023      	str	r3, [r4, #0]
 800bb50:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bb52:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bb54:	6063      	str	r3, [r4, #4]
 800bb56:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800bb58:	4413      	add	r3, r2
 800bb5a:	9328      	str	r3, [sp, #160]	@ 0xa0
 800bb5c:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800bb5e:	3301      	adds	r3, #1
 800bb60:	2b07      	cmp	r3, #7
 800bb62:	9327      	str	r3, [sp, #156]	@ 0x9c
 800bb64:	f300 80df 	bgt.w	800bd26 <_svfprintf_r+0x114e>
 800bb68:	3408      	adds	r4, #8
 800bb6a:	9b04      	ldr	r3, [sp, #16]
 800bb6c:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 800bb6e:	1bdf      	subs	r7, r3, r7
 800bb70:	9b06      	ldr	r3, [sp, #24]
 800bb72:	eba3 0308 	sub.w	r3, r3, r8
 800bb76:	429f      	cmp	r7, r3
 800bb78:	bfa8      	it	ge
 800bb7a:	461f      	movge	r7, r3
 800bb7c:	2f00      	cmp	r7, #0
 800bb7e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800bb80:	dd0a      	ble.n	800bb98 <_svfprintf_r+0xfc0>
 800bb82:	443b      	add	r3, r7
 800bb84:	9328      	str	r3, [sp, #160]	@ 0xa0
 800bb86:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800bb88:	3301      	adds	r3, #1
 800bb8a:	2b07      	cmp	r3, #7
 800bb8c:	e9c4 8700 	strd	r8, r7, [r4]
 800bb90:	9327      	str	r3, [sp, #156]	@ 0x9c
 800bb92:	f300 80d2 	bgt.w	800bd3a <_svfprintf_r+0x1162>
 800bb96:	3408      	adds	r4, #8
 800bb98:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800bb9a:	9b04      	ldr	r3, [sp, #16]
 800bb9c:	2f00      	cmp	r7, #0
 800bb9e:	eba3 0606 	sub.w	r6, r3, r6
 800bba2:	bfa8      	it	ge
 800bba4:	1bf6      	subge	r6, r6, r7
 800bba6:	2e00      	cmp	r6, #0
 800bba8:	f77f ac20 	ble.w	800b3ec <_svfprintf_r+0x814>
 800bbac:	4f68      	ldr	r7, [pc, #416]	@ (800bd50 <_svfprintf_r+0x1178>)
 800bbae:	f04f 0810 	mov.w	r8, #16
 800bbb2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800bbb6:	2e10      	cmp	r6, #16
 800bbb8:	f103 0301 	add.w	r3, r3, #1
 800bbbc:	f104 0108 	add.w	r1, r4, #8
 800bbc0:	6027      	str	r7, [r4, #0]
 800bbc2:	f77f aebc 	ble.w	800b93e <_svfprintf_r+0xd66>
 800bbc6:	3210      	adds	r2, #16
 800bbc8:	2b07      	cmp	r3, #7
 800bbca:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800bbce:	f8c4 8004 	str.w	r8, [r4, #4]
 800bbd2:	dd08      	ble.n	800bbe6 <_svfprintf_r+0x100e>
 800bbd4:	9803      	ldr	r0, [sp, #12]
 800bbd6:	aa26      	add	r2, sp, #152	@ 0x98
 800bbd8:	4659      	mov	r1, fp
 800bbda:	f004 f85b 	bl	800fc94 <__ssprint_r>
 800bbde:	2800      	cmp	r0, #0
 800bbe0:	f040 8175 	bne.w	800bece <_svfprintf_r+0x12f6>
 800bbe4:	a929      	add	r1, sp, #164	@ 0xa4
 800bbe6:	3e10      	subs	r6, #16
 800bbe8:	460c      	mov	r4, r1
 800bbea:	e7e2      	b.n	800bbb2 <_svfprintf_r+0xfda>
 800bbec:	9803      	ldr	r0, [sp, #12]
 800bbee:	aa26      	add	r2, sp, #152	@ 0x98
 800bbf0:	4659      	mov	r1, fp
 800bbf2:	f004 f84f 	bl	800fc94 <__ssprint_r>
 800bbf6:	2800      	cmp	r0, #0
 800bbf8:	f040 8169 	bne.w	800bece <_svfprintf_r+0x12f6>
 800bbfc:	ac29      	add	r4, sp, #164	@ 0xa4
 800bbfe:	e76d      	b.n	800badc <_svfprintf_r+0xf04>
 800bc00:	2010      	movs	r0, #16
 800bc02:	4403      	add	r3, r0
 800bc04:	2a07      	cmp	r2, #7
 800bc06:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800bc0a:	6060      	str	r0, [r4, #4]
 800bc0c:	dd08      	ble.n	800bc20 <_svfprintf_r+0x1048>
 800bc0e:	9803      	ldr	r0, [sp, #12]
 800bc10:	aa26      	add	r2, sp, #152	@ 0x98
 800bc12:	4659      	mov	r1, fp
 800bc14:	f004 f83e 	bl	800fc94 <__ssprint_r>
 800bc18:	2800      	cmp	r0, #0
 800bc1a:	f040 8158 	bne.w	800bece <_svfprintf_r+0x12f6>
 800bc1e:	a929      	add	r1, sp, #164	@ 0xa4
 800bc20:	f1a8 0810 	sub.w	r8, r8, #16
 800bc24:	460c      	mov	r4, r1
 800bc26:	e762      	b.n	800baee <_svfprintf_r+0xf16>
 800bc28:	460c      	mov	r4, r1
 800bc2a:	e77c      	b.n	800bb26 <_svfprintf_r+0xf4e>
 800bc2c:	2f00      	cmp	r7, #0
 800bc2e:	d04a      	beq.n	800bcc6 <_svfprintf_r+0x10ee>
 800bc30:	3f01      	subs	r7, #1
 800bc32:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bc34:	6023      	str	r3, [r4, #0]
 800bc36:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bc38:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bc3a:	6063      	str	r3, [r4, #4]
 800bc3c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800bc3e:	4413      	add	r3, r2
 800bc40:	9328      	str	r3, [sp, #160]	@ 0xa0
 800bc42:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800bc44:	3301      	adds	r3, #1
 800bc46:	2b07      	cmp	r3, #7
 800bc48:	9327      	str	r3, [sp, #156]	@ 0x9c
 800bc4a:	dc43      	bgt.n	800bcd4 <_svfprintf_r+0x10fc>
 800bc4c:	3408      	adds	r4, #8
 800bc4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc50:	781a      	ldrb	r2, [r3, #0]
 800bc52:	9b06      	ldr	r3, [sp, #24]
 800bc54:	eba3 0308 	sub.w	r3, r3, r8
 800bc58:	429a      	cmp	r2, r3
 800bc5a:	bfa8      	it	ge
 800bc5c:	461a      	movge	r2, r3
 800bc5e:	2a00      	cmp	r2, #0
 800bc60:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800bc62:	4691      	mov	r9, r2
 800bc64:	dd09      	ble.n	800bc7a <_svfprintf_r+0x10a2>
 800bc66:	4413      	add	r3, r2
 800bc68:	9328      	str	r3, [sp, #160]	@ 0xa0
 800bc6a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800bc6c:	3301      	adds	r3, #1
 800bc6e:	2b07      	cmp	r3, #7
 800bc70:	e9c4 8200 	strd	r8, r2, [r4]
 800bc74:	9327      	str	r3, [sp, #156]	@ 0x9c
 800bc76:	dc37      	bgt.n	800bce8 <_svfprintf_r+0x1110>
 800bc78:	3408      	adds	r4, #8
 800bc7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc7c:	781e      	ldrb	r6, [r3, #0]
 800bc7e:	f1b9 0f00 	cmp.w	r9, #0
 800bc82:	bfa8      	it	ge
 800bc84:	eba6 0609 	subge.w	r6, r6, r9
 800bc88:	2e00      	cmp	r6, #0
 800bc8a:	dd18      	ble.n	800bcbe <_svfprintf_r+0x10e6>
 800bc8c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800bc90:	482f      	ldr	r0, [pc, #188]	@ (800bd50 <_svfprintf_r+0x1178>)
 800bc92:	6020      	str	r0, [r4, #0]
 800bc94:	2e10      	cmp	r6, #16
 800bc96:	f103 0301 	add.w	r3, r3, #1
 800bc9a:	f104 0108 	add.w	r1, r4, #8
 800bc9e:	dc2d      	bgt.n	800bcfc <_svfprintf_r+0x1124>
 800bca0:	6066      	str	r6, [r4, #4]
 800bca2:	2b07      	cmp	r3, #7
 800bca4:	4416      	add	r6, r2
 800bca6:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 800bcaa:	dd3a      	ble.n	800bd22 <_svfprintf_r+0x114a>
 800bcac:	9803      	ldr	r0, [sp, #12]
 800bcae:	aa26      	add	r2, sp, #152	@ 0x98
 800bcb0:	4659      	mov	r1, fp
 800bcb2:	f003 ffef 	bl	800fc94 <__ssprint_r>
 800bcb6:	2800      	cmp	r0, #0
 800bcb8:	f040 8109 	bne.w	800bece <_svfprintf_r+0x12f6>
 800bcbc:	ac29      	add	r4, sp, #164	@ 0xa4
 800bcbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcc0:	781b      	ldrb	r3, [r3, #0]
 800bcc2:	4498      	add	r8, r3
 800bcc4:	e733      	b.n	800bb2e <_svfprintf_r+0xf56>
 800bcc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcc8:	3b01      	subs	r3, #1
 800bcca:	9309      	str	r3, [sp, #36]	@ 0x24
 800bccc:	9b08      	ldr	r3, [sp, #32]
 800bcce:	3b01      	subs	r3, #1
 800bcd0:	9308      	str	r3, [sp, #32]
 800bcd2:	e7ae      	b.n	800bc32 <_svfprintf_r+0x105a>
 800bcd4:	9803      	ldr	r0, [sp, #12]
 800bcd6:	aa26      	add	r2, sp, #152	@ 0x98
 800bcd8:	4659      	mov	r1, fp
 800bcda:	f003 ffdb 	bl	800fc94 <__ssprint_r>
 800bcde:	2800      	cmp	r0, #0
 800bce0:	f040 80f5 	bne.w	800bece <_svfprintf_r+0x12f6>
 800bce4:	ac29      	add	r4, sp, #164	@ 0xa4
 800bce6:	e7b2      	b.n	800bc4e <_svfprintf_r+0x1076>
 800bce8:	9803      	ldr	r0, [sp, #12]
 800bcea:	aa26      	add	r2, sp, #152	@ 0x98
 800bcec:	4659      	mov	r1, fp
 800bcee:	f003 ffd1 	bl	800fc94 <__ssprint_r>
 800bcf2:	2800      	cmp	r0, #0
 800bcf4:	f040 80eb 	bne.w	800bece <_svfprintf_r+0x12f6>
 800bcf8:	ac29      	add	r4, sp, #164	@ 0xa4
 800bcfa:	e7be      	b.n	800bc7a <_svfprintf_r+0x10a2>
 800bcfc:	2010      	movs	r0, #16
 800bcfe:	4402      	add	r2, r0
 800bd00:	2b07      	cmp	r3, #7
 800bd02:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800bd06:	6060      	str	r0, [r4, #4]
 800bd08:	dd08      	ble.n	800bd1c <_svfprintf_r+0x1144>
 800bd0a:	9803      	ldr	r0, [sp, #12]
 800bd0c:	aa26      	add	r2, sp, #152	@ 0x98
 800bd0e:	4659      	mov	r1, fp
 800bd10:	f003 ffc0 	bl	800fc94 <__ssprint_r>
 800bd14:	2800      	cmp	r0, #0
 800bd16:	f040 80da 	bne.w	800bece <_svfprintf_r+0x12f6>
 800bd1a:	a929      	add	r1, sp, #164	@ 0xa4
 800bd1c:	3e10      	subs	r6, #16
 800bd1e:	460c      	mov	r4, r1
 800bd20:	e7b4      	b.n	800bc8c <_svfprintf_r+0x10b4>
 800bd22:	460c      	mov	r4, r1
 800bd24:	e7cb      	b.n	800bcbe <_svfprintf_r+0x10e6>
 800bd26:	9803      	ldr	r0, [sp, #12]
 800bd28:	aa26      	add	r2, sp, #152	@ 0x98
 800bd2a:	4659      	mov	r1, fp
 800bd2c:	f003 ffb2 	bl	800fc94 <__ssprint_r>
 800bd30:	2800      	cmp	r0, #0
 800bd32:	f040 80cc 	bne.w	800bece <_svfprintf_r+0x12f6>
 800bd36:	ac29      	add	r4, sp, #164	@ 0xa4
 800bd38:	e717      	b.n	800bb6a <_svfprintf_r+0xf92>
 800bd3a:	9803      	ldr	r0, [sp, #12]
 800bd3c:	aa26      	add	r2, sp, #152	@ 0x98
 800bd3e:	4659      	mov	r1, fp
 800bd40:	f003 ffa8 	bl	800fc94 <__ssprint_r>
 800bd44:	2800      	cmp	r0, #0
 800bd46:	f040 80c2 	bne.w	800bece <_svfprintf_r+0x12f6>
 800bd4a:	ac29      	add	r4, sp, #164	@ 0xa4
 800bd4c:	e724      	b.n	800bb98 <_svfprintf_r+0xfc0>
 800bd4e:	bf00      	nop
 800bd50:	08010b04 	.word	0x08010b04
 800bd54:	9904      	ldr	r1, [sp, #16]
 800bd56:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bd58:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800bd5a:	2901      	cmp	r1, #1
 800bd5c:	f103 0301 	add.w	r3, r3, #1
 800bd60:	f102 0201 	add.w	r2, r2, #1
 800bd64:	f104 0608 	add.w	r6, r4, #8
 800bd68:	dc02      	bgt.n	800bd70 <_svfprintf_r+0x1198>
 800bd6a:	07e9      	lsls	r1, r5, #31
 800bd6c:	f140 8083 	bpl.w	800be76 <_svfprintf_r+0x129e>
 800bd70:	2101      	movs	r1, #1
 800bd72:	2a07      	cmp	r2, #7
 800bd74:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800bd78:	f8c4 9000 	str.w	r9, [r4]
 800bd7c:	6061      	str	r1, [r4, #4]
 800bd7e:	dd08      	ble.n	800bd92 <_svfprintf_r+0x11ba>
 800bd80:	9803      	ldr	r0, [sp, #12]
 800bd82:	aa26      	add	r2, sp, #152	@ 0x98
 800bd84:	4659      	mov	r1, fp
 800bd86:	f003 ff85 	bl	800fc94 <__ssprint_r>
 800bd8a:	2800      	cmp	r0, #0
 800bd8c:	f040 809f 	bne.w	800bece <_svfprintf_r+0x12f6>
 800bd90:	ae29      	add	r6, sp, #164	@ 0xa4
 800bd92:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800bd94:	6033      	str	r3, [r6, #0]
 800bd96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd98:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bd9a:	6073      	str	r3, [r6, #4]
 800bd9c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800bd9e:	4413      	add	r3, r2
 800bda0:	9328      	str	r3, [sp, #160]	@ 0xa0
 800bda2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800bda4:	3301      	adds	r3, #1
 800bda6:	2b07      	cmp	r3, #7
 800bda8:	9327      	str	r3, [sp, #156]	@ 0x9c
 800bdaa:	dc33      	bgt.n	800be14 <_svfprintf_r+0x123c>
 800bdac:	3608      	adds	r6, #8
 800bdae:	9b04      	ldr	r3, [sp, #16]
 800bdb0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bdb4:	1e5c      	subs	r4, r3, #1
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	2300      	movs	r3, #0
 800bdba:	e9dd 8727 	ldrd	r8, r7, [sp, #156]	@ 0x9c
 800bdbe:	f7f4 febb 	bl	8000b38 <__aeabi_dcmpeq>
 800bdc2:	2800      	cmp	r0, #0
 800bdc4:	d12f      	bne.n	800be26 <_svfprintf_r+0x124e>
 800bdc6:	f109 0201 	add.w	r2, r9, #1
 800bdca:	e9c6 2400 	strd	r2, r4, [r6]
 800bdce:	9a04      	ldr	r2, [sp, #16]
 800bdd0:	f108 0301 	add.w	r3, r8, #1
 800bdd4:	3f01      	subs	r7, #1
 800bdd6:	4417      	add	r7, r2
 800bdd8:	2b07      	cmp	r3, #7
 800bdda:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 800bdde:	dd53      	ble.n	800be88 <_svfprintf_r+0x12b0>
 800bde0:	9803      	ldr	r0, [sp, #12]
 800bde2:	aa26      	add	r2, sp, #152	@ 0x98
 800bde4:	4659      	mov	r1, fp
 800bde6:	f003 ff55 	bl	800fc94 <__ssprint_r>
 800bdea:	2800      	cmp	r0, #0
 800bdec:	d16f      	bne.n	800bece <_svfprintf_r+0x12f6>
 800bdee:	ae29      	add	r6, sp, #164	@ 0xa4
 800bdf0:	ab22      	add	r3, sp, #136	@ 0x88
 800bdf2:	6033      	str	r3, [r6, #0]
 800bdf4:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800bdf6:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800bdf8:	6073      	str	r3, [r6, #4]
 800bdfa:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800bdfc:	4413      	add	r3, r2
 800bdfe:	9328      	str	r3, [sp, #160]	@ 0xa0
 800be00:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800be02:	3301      	adds	r3, #1
 800be04:	2b07      	cmp	r3, #7
 800be06:	9327      	str	r3, [sp, #156]	@ 0x9c
 800be08:	f73f ada0 	bgt.w	800b94c <_svfprintf_r+0xd74>
 800be0c:	f106 0408 	add.w	r4, r6, #8
 800be10:	f7ff baec 	b.w	800b3ec <_svfprintf_r+0x814>
 800be14:	9803      	ldr	r0, [sp, #12]
 800be16:	aa26      	add	r2, sp, #152	@ 0x98
 800be18:	4659      	mov	r1, fp
 800be1a:	f003 ff3b 	bl	800fc94 <__ssprint_r>
 800be1e:	2800      	cmp	r0, #0
 800be20:	d155      	bne.n	800bece <_svfprintf_r+0x12f6>
 800be22:	ae29      	add	r6, sp, #164	@ 0xa4
 800be24:	e7c3      	b.n	800bdae <_svfprintf_r+0x11d6>
 800be26:	9b04      	ldr	r3, [sp, #16]
 800be28:	2b01      	cmp	r3, #1
 800be2a:	dde1      	ble.n	800bdf0 <_svfprintf_r+0x1218>
 800be2c:	4f57      	ldr	r7, [pc, #348]	@ (800bf8c <_svfprintf_r+0x13b4>)
 800be2e:	f04f 0810 	mov.w	r8, #16
 800be32:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800be36:	2c10      	cmp	r4, #16
 800be38:	f103 0301 	add.w	r3, r3, #1
 800be3c:	f106 0108 	add.w	r1, r6, #8
 800be40:	6037      	str	r7, [r6, #0]
 800be42:	dc07      	bgt.n	800be54 <_svfprintf_r+0x127c>
 800be44:	6074      	str	r4, [r6, #4]
 800be46:	2b07      	cmp	r3, #7
 800be48:	4414      	add	r4, r2
 800be4a:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 800be4e:	dcc7      	bgt.n	800bde0 <_svfprintf_r+0x1208>
 800be50:	460e      	mov	r6, r1
 800be52:	e7cd      	b.n	800bdf0 <_svfprintf_r+0x1218>
 800be54:	3210      	adds	r2, #16
 800be56:	2b07      	cmp	r3, #7
 800be58:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800be5c:	f8c6 8004 	str.w	r8, [r6, #4]
 800be60:	dd06      	ble.n	800be70 <_svfprintf_r+0x1298>
 800be62:	9803      	ldr	r0, [sp, #12]
 800be64:	aa26      	add	r2, sp, #152	@ 0x98
 800be66:	4659      	mov	r1, fp
 800be68:	f003 ff14 	bl	800fc94 <__ssprint_r>
 800be6c:	bb78      	cbnz	r0, 800bece <_svfprintf_r+0x12f6>
 800be6e:	a929      	add	r1, sp, #164	@ 0xa4
 800be70:	3c10      	subs	r4, #16
 800be72:	460e      	mov	r6, r1
 800be74:	e7dd      	b.n	800be32 <_svfprintf_r+0x125a>
 800be76:	2101      	movs	r1, #1
 800be78:	2a07      	cmp	r2, #7
 800be7a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800be7e:	f8c4 9000 	str.w	r9, [r4]
 800be82:	6061      	str	r1, [r4, #4]
 800be84:	ddb4      	ble.n	800bdf0 <_svfprintf_r+0x1218>
 800be86:	e7ab      	b.n	800bde0 <_svfprintf_r+0x1208>
 800be88:	3608      	adds	r6, #8
 800be8a:	e7b1      	b.n	800bdf0 <_svfprintf_r+0x1218>
 800be8c:	460c      	mov	r4, r1
 800be8e:	f7ff baad 	b.w	800b3ec <_svfprintf_r+0x814>
 800be92:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800be94:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800be96:	1a9d      	subs	r5, r3, r2
 800be98:	2d00      	cmp	r5, #0
 800be9a:	f77f aaaa 	ble.w	800b3f2 <_svfprintf_r+0x81a>
 800be9e:	4e3c      	ldr	r6, [pc, #240]	@ (800bf90 <_svfprintf_r+0x13b8>)
 800bea0:	2710      	movs	r7, #16
 800bea2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800bea6:	2d10      	cmp	r5, #16
 800bea8:	f103 0301 	add.w	r3, r3, #1
 800beac:	6026      	str	r6, [r4, #0]
 800beae:	dc18      	bgt.n	800bee2 <_svfprintf_r+0x130a>
 800beb0:	442a      	add	r2, r5
 800beb2:	2b07      	cmp	r3, #7
 800beb4:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800beb8:	6065      	str	r5, [r4, #4]
 800beba:	f77f aa9a 	ble.w	800b3f2 <_svfprintf_r+0x81a>
 800bebe:	9803      	ldr	r0, [sp, #12]
 800bec0:	aa26      	add	r2, sp, #152	@ 0x98
 800bec2:	4659      	mov	r1, fp
 800bec4:	f003 fee6 	bl	800fc94 <__ssprint_r>
 800bec8:	2800      	cmp	r0, #0
 800beca:	f43f aa92 	beq.w	800b3f2 <_svfprintf_r+0x81a>
 800bece:	f1ba 0f00 	cmp.w	sl, #0
 800bed2:	f43f a89a 	beq.w	800b00a <_svfprintf_r+0x432>
 800bed6:	9803      	ldr	r0, [sp, #12]
 800bed8:	4651      	mov	r1, sl
 800beda:	f7fe fdbb 	bl	800aa54 <_free_r>
 800bede:	f7ff b894 	b.w	800b00a <_svfprintf_r+0x432>
 800bee2:	3210      	adds	r2, #16
 800bee4:	2b07      	cmp	r3, #7
 800bee6:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800beea:	6067      	str	r7, [r4, #4]
 800beec:	dc02      	bgt.n	800bef4 <_svfprintf_r+0x131c>
 800beee:	3408      	adds	r4, #8
 800bef0:	3d10      	subs	r5, #16
 800bef2:	e7d6      	b.n	800bea2 <_svfprintf_r+0x12ca>
 800bef4:	9803      	ldr	r0, [sp, #12]
 800bef6:	aa26      	add	r2, sp, #152	@ 0x98
 800bef8:	4659      	mov	r1, fp
 800befa:	f003 fecb 	bl	800fc94 <__ssprint_r>
 800befe:	2800      	cmp	r0, #0
 800bf00:	d1e5      	bne.n	800bece <_svfprintf_r+0x12f6>
 800bf02:	ac29      	add	r4, sp, #164	@ 0xa4
 800bf04:	e7f4      	b.n	800bef0 <_svfprintf_r+0x1318>
 800bf06:	9803      	ldr	r0, [sp, #12]
 800bf08:	4651      	mov	r1, sl
 800bf0a:	f7fe fda3 	bl	800aa54 <_free_r>
 800bf0e:	f7ff ba88 	b.w	800b422 <_svfprintf_r+0x84a>
 800bf12:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	f43f a878 	beq.w	800b00a <_svfprintf_r+0x432>
 800bf1a:	9803      	ldr	r0, [sp, #12]
 800bf1c:	aa26      	add	r2, sp, #152	@ 0x98
 800bf1e:	4659      	mov	r1, fp
 800bf20:	f003 feb8 	bl	800fc94 <__ssprint_r>
 800bf24:	f7ff b871 	b.w	800b00a <_svfprintf_r+0x432>
 800bf28:	ea56 0207 	orrs.w	r2, r6, r7
 800bf2c:	9508      	str	r5, [sp, #32]
 800bf2e:	f43f ab7a 	beq.w	800b626 <_svfprintf_r+0xa4e>
 800bf32:	2b01      	cmp	r3, #1
 800bf34:	f43f abfb 	beq.w	800b72e <_svfprintf_r+0xb56>
 800bf38:	2b02      	cmp	r3, #2
 800bf3a:	f50d 79a4 	add.w	r9, sp, #328	@ 0x148
 800bf3e:	f43f ac3f 	beq.w	800b7c0 <_svfprintf_r+0xbe8>
 800bf42:	f006 0307 	and.w	r3, r6, #7
 800bf46:	08f6      	lsrs	r6, r6, #3
 800bf48:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 800bf4c:	08ff      	lsrs	r7, r7, #3
 800bf4e:	3330      	adds	r3, #48	@ 0x30
 800bf50:	ea56 0107 	orrs.w	r1, r6, r7
 800bf54:	464a      	mov	r2, r9
 800bf56:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800bf5a:	d1f2      	bne.n	800bf42 <_svfprintf_r+0x136a>
 800bf5c:	9908      	ldr	r1, [sp, #32]
 800bf5e:	07c8      	lsls	r0, r1, #31
 800bf60:	d506      	bpl.n	800bf70 <_svfprintf_r+0x1398>
 800bf62:	2b30      	cmp	r3, #48	@ 0x30
 800bf64:	d004      	beq.n	800bf70 <_svfprintf_r+0x1398>
 800bf66:	2330      	movs	r3, #48	@ 0x30
 800bf68:	f809 3c01 	strb.w	r3, [r9, #-1]
 800bf6c:	f1a2 0902 	sub.w	r9, r2, #2
 800bf70:	ab52      	add	r3, sp, #328	@ 0x148
 800bf72:	9d08      	ldr	r5, [sp, #32]
 800bf74:	f8cd 8040 	str.w	r8, [sp, #64]	@ 0x40
 800bf78:	f04f 0a00 	mov.w	sl, #0
 800bf7c:	eba3 0809 	sub.w	r8, r3, r9
 800bf80:	4657      	mov	r7, sl
 800bf82:	f8cd a020 	str.w	sl, [sp, #32]
 800bf86:	4656      	mov	r6, sl
 800bf88:	f7ff b97c 	b.w	800b284 <_svfprintf_r+0x6ac>
 800bf8c:	08010b04 	.word	0x08010b04
 800bf90:	08010b14 	.word	0x08010b14
 800bf94:	00000000 	.word	0x00000000

0800bf98 <_vfprintf_r>:
 800bf98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf9c:	b0d3      	sub	sp, #332	@ 0x14c
 800bf9e:	468b      	mov	fp, r1
 800bfa0:	4690      	mov	r8, r2
 800bfa2:	461c      	mov	r4, r3
 800bfa4:	461e      	mov	r6, r3
 800bfa6:	9003      	str	r0, [sp, #12]
 800bfa8:	f002 faa0 	bl	800e4ec <_localeconv_r>
 800bfac:	6803      	ldr	r3, [r0, #0]
 800bfae:	9316      	str	r3, [sp, #88]	@ 0x58
 800bfb0:	4618      	mov	r0, r3
 800bfb2:	f7f4 f93f 	bl	8000234 <strlen>
 800bfb6:	9b03      	ldr	r3, [sp, #12]
 800bfb8:	900d      	str	r0, [sp, #52]	@ 0x34
 800bfba:	b123      	cbz	r3, 800bfc6 <_vfprintf_r+0x2e>
 800bfbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bfbe:	b913      	cbnz	r3, 800bfc6 <_vfprintf_r+0x2e>
 800bfc0:	9803      	ldr	r0, [sp, #12]
 800bfc2:	f7fe fb41 	bl	800a648 <__sinit>
 800bfc6:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800bfca:	07da      	lsls	r2, r3, #31
 800bfcc:	d407      	bmi.n	800bfde <_vfprintf_r+0x46>
 800bfce:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800bfd2:	059b      	lsls	r3, r3, #22
 800bfd4:	d403      	bmi.n	800bfde <_vfprintf_r+0x46>
 800bfd6:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800bfda:	f7fe fcb9 	bl	800a950 <__retarget_lock_acquire_recursive>
 800bfde:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 800bfe2:	049f      	lsls	r7, r3, #18
 800bfe4:	d409      	bmi.n	800bffa <_vfprintf_r+0x62>
 800bfe6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800bfea:	f8ab 300c 	strh.w	r3, [fp, #12]
 800bfee:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800bff2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800bff6:	f8cb 3064 	str.w	r3, [fp, #100]	@ 0x64
 800bffa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800bffe:	071d      	lsls	r5, r3, #28
 800c000:	d502      	bpl.n	800c008 <_vfprintf_r+0x70>
 800c002:	f8db 3010 	ldr.w	r3, [fp, #16]
 800c006:	b9c3      	cbnz	r3, 800c03a <_vfprintf_r+0xa2>
 800c008:	9803      	ldr	r0, [sp, #12]
 800c00a:	4659      	mov	r1, fp
 800c00c:	f002 f97a 	bl	800e304 <__swsetup_r>
 800c010:	b198      	cbz	r0, 800c03a <_vfprintf_r+0xa2>
 800c012:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800c016:	07d8      	lsls	r0, r3, #31
 800c018:	d506      	bpl.n	800c028 <_vfprintf_r+0x90>
 800c01a:	f04f 33ff 	mov.w	r3, #4294967295
 800c01e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c020:	980f      	ldr	r0, [sp, #60]	@ 0x3c
 800c022:	b053      	add	sp, #332	@ 0x14c
 800c024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c028:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800c02c:	0599      	lsls	r1, r3, #22
 800c02e:	d4f4      	bmi.n	800c01a <_vfprintf_r+0x82>
 800c030:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800c034:	f7fe fc8d 	bl	800a952 <__retarget_lock_release_recursive>
 800c038:	e7ef      	b.n	800c01a <_vfprintf_r+0x82>
 800c03a:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 800c03e:	f003 021a 	and.w	r2, r3, #26
 800c042:	2a0a      	cmp	r2, #10
 800c044:	d116      	bne.n	800c074 <_vfprintf_r+0xdc>
 800c046:	f9bb 200e 	ldrsh.w	r2, [fp, #14]
 800c04a:	2a00      	cmp	r2, #0
 800c04c:	db12      	blt.n	800c074 <_vfprintf_r+0xdc>
 800c04e:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
 800c052:	07d2      	lsls	r2, r2, #31
 800c054:	d405      	bmi.n	800c062 <_vfprintf_r+0xca>
 800c056:	059b      	lsls	r3, r3, #22
 800c058:	d403      	bmi.n	800c062 <_vfprintf_r+0xca>
 800c05a:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800c05e:	f7fe fc78 	bl	800a952 <__retarget_lock_release_recursive>
 800c062:	9803      	ldr	r0, [sp, #12]
 800c064:	4623      	mov	r3, r4
 800c066:	4642      	mov	r2, r8
 800c068:	4659      	mov	r1, fp
 800c06a:	b053      	add	sp, #332	@ 0x14c
 800c06c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c070:	f001 b9be 	b.w	800d3f0 <__sbprintf>
 800c074:	ed9f 7b92 	vldr	d7, [pc, #584]	@ 800c2c0 <_vfprintf_r+0x328>
 800c078:	2300      	movs	r3, #0
 800c07a:	e9cd 3327 	strd	r3, r3, [sp, #156]	@ 0x9c
 800c07e:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c082:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
 800c086:	ac29      	add	r4, sp, #164	@ 0xa4
 800c088:	9426      	str	r4, [sp, #152]	@ 0x98
 800c08a:	9304      	str	r3, [sp, #16]
 800c08c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c08e:	9312      	str	r3, [sp, #72]	@ 0x48
 800c090:	9317      	str	r3, [sp, #92]	@ 0x5c
 800c092:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c094:	4643      	mov	r3, r8
 800c096:	461d      	mov	r5, r3
 800c098:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c09c:	b10a      	cbz	r2, 800c0a2 <_vfprintf_r+0x10a>
 800c09e:	2a25      	cmp	r2, #37	@ 0x25
 800c0a0:	d1f9      	bne.n	800c096 <_vfprintf_r+0xfe>
 800c0a2:	ebb5 0708 	subs.w	r7, r5, r8
 800c0a6:	d00d      	beq.n	800c0c4 <_vfprintf_r+0x12c>
 800c0a8:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800c0aa:	443b      	add	r3, r7
 800c0ac:	9328      	str	r3, [sp, #160]	@ 0xa0
 800c0ae:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800c0b0:	3301      	adds	r3, #1
 800c0b2:	2b07      	cmp	r3, #7
 800c0b4:	e9c4 8700 	strd	r8, r7, [r4]
 800c0b8:	9327      	str	r3, [sp, #156]	@ 0x9c
 800c0ba:	dc75      	bgt.n	800c1a8 <_vfprintf_r+0x210>
 800c0bc:	3408      	adds	r4, #8
 800c0be:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c0c0:	443b      	add	r3, r7
 800c0c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c0c4:	782b      	ldrb	r3, [r5, #0]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	f001 814f 	beq.w	800d36a <_vfprintf_r+0x13d2>
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	1c6b      	adds	r3, r5, #1
 800c0d0:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 800c0d4:	f04f 39ff 	mov.w	r9, #4294967295
 800c0d8:	920e      	str	r2, [sp, #56]	@ 0x38
 800c0da:	4615      	mov	r5, r2
 800c0dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c0e0:	9206      	str	r2, [sp, #24]
 800c0e2:	930c      	str	r3, [sp, #48]	@ 0x30
 800c0e4:	9b06      	ldr	r3, [sp, #24]
 800c0e6:	3b20      	subs	r3, #32
 800c0e8:	2b5a      	cmp	r3, #90	@ 0x5a
 800c0ea:	f200 85aa 	bhi.w	800cc42 <_vfprintf_r+0xcaa>
 800c0ee:	e8df f013 	tbh	[pc, r3, lsl #1]
 800c0f2:	009d      	.short	0x009d
 800c0f4:	05a805a8 	.word	0x05a805a8
 800c0f8:	05a800a5 	.word	0x05a800a5
 800c0fc:	05a805a8 	.word	0x05a805a8
 800c100:	05a80085 	.word	0x05a80085
 800c104:	00a805a8 	.word	0x00a805a8
 800c108:	05a800b2 	.word	0x05a800b2
 800c10c:	00b400af 	.word	0x00b400af
 800c110:	00ce05a8 	.word	0x00ce05a8
 800c114:	00d100d1 	.word	0x00d100d1
 800c118:	00d100d1 	.word	0x00d100d1
 800c11c:	00d100d1 	.word	0x00d100d1
 800c120:	00d100d1 	.word	0x00d100d1
 800c124:	05a800d1 	.word	0x05a800d1
 800c128:	05a805a8 	.word	0x05a805a8
 800c12c:	05a805a8 	.word	0x05a805a8
 800c130:	05a805a8 	.word	0x05a805a8
 800c134:	05a80146 	.word	0x05a80146
 800c138:	011a0107 	.word	0x011a0107
 800c13c:	01460146 	.word	0x01460146
 800c140:	05a80146 	.word	0x05a80146
 800c144:	05a805a8 	.word	0x05a805a8
 800c148:	00e205a8 	.word	0x00e205a8
 800c14c:	05a805a8 	.word	0x05a805a8
 800c150:	05a804a3 	.word	0x05a804a3
 800c154:	05a805a8 	.word	0x05a805a8
 800c158:	05a804ed 	.word	0x05a804ed
 800c15c:	05a8050e 	.word	0x05a8050e
 800c160:	053005a8 	.word	0x053005a8
 800c164:	05a805a8 	.word	0x05a805a8
 800c168:	05a805a8 	.word	0x05a805a8
 800c16c:	05a805a8 	.word	0x05a805a8
 800c170:	05a805a8 	.word	0x05a805a8
 800c174:	05a80146 	.word	0x05a80146
 800c178:	011c0107 	.word	0x011c0107
 800c17c:	01460146 	.word	0x01460146
 800c180:	00ed0146 	.word	0x00ed0146
 800c184:	0101011c 	.word	0x0101011c
 800c188:	00fa05a8 	.word	0x00fa05a8
 800c18c:	048705a8 	.word	0x048705a8
 800c190:	04dc04a5 	.word	0x04dc04a5
 800c194:	05a80101 	.word	0x05a80101
 800c198:	009b04ed 	.word	0x009b04ed
 800c19c:	05a80510 	.word	0x05a80510
 800c1a0:	006505a8 	.word	0x006505a8
 800c1a4:	009b05a8 	.word	0x009b05a8
 800c1a8:	9803      	ldr	r0, [sp, #12]
 800c1aa:	aa26      	add	r2, sp, #152	@ 0x98
 800c1ac:	4659      	mov	r1, fp
 800c1ae:	f001 f95f 	bl	800d470 <__sprint_r>
 800c1b2:	2800      	cmp	r0, #0
 800c1b4:	f040 814d 	bne.w	800c452 <_vfprintf_r+0x4ba>
 800c1b8:	ac29      	add	r4, sp, #164	@ 0xa4
 800c1ba:	e780      	b.n	800c0be <_vfprintf_r+0x126>
 800c1bc:	4b42      	ldr	r3, [pc, #264]	@ (800c2c8 <_vfprintf_r+0x330>)
 800c1be:	9319      	str	r3, [sp, #100]	@ 0x64
 800c1c0:	f015 0320 	ands.w	r3, r5, #32
 800c1c4:	f000 84c8 	beq.w	800cb58 <_vfprintf_r+0xbc0>
 800c1c8:	3607      	adds	r6, #7
 800c1ca:	f026 0307 	bic.w	r3, r6, #7
 800c1ce:	461a      	mov	r2, r3
 800c1d0:	685f      	ldr	r7, [r3, #4]
 800c1d2:	f852 6b08 	ldr.w	r6, [r2], #8
 800c1d6:	9207      	str	r2, [sp, #28]
 800c1d8:	07eb      	lsls	r3, r5, #31
 800c1da:	d50a      	bpl.n	800c1f2 <_vfprintf_r+0x25a>
 800c1dc:	ea56 0307 	orrs.w	r3, r6, r7
 800c1e0:	d007      	beq.n	800c1f2 <_vfprintf_r+0x25a>
 800c1e2:	2330      	movs	r3, #48	@ 0x30
 800c1e4:	f88d 307c 	strb.w	r3, [sp, #124]	@ 0x7c
 800c1e8:	9b06      	ldr	r3, [sp, #24]
 800c1ea:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 800c1ee:	f045 0502 	orr.w	r5, r5, #2
 800c1f2:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800c1f6:	2302      	movs	r3, #2
 800c1f8:	f000 bc2e 	b.w	800ca58 <_vfprintf_r+0xac0>
 800c1fc:	9803      	ldr	r0, [sp, #12]
 800c1fe:	f002 f975 	bl	800e4ec <_localeconv_r>
 800c202:	6843      	ldr	r3, [r0, #4]
 800c204:	9317      	str	r3, [sp, #92]	@ 0x5c
 800c206:	4618      	mov	r0, r3
 800c208:	f7f4 f814 	bl	8000234 <strlen>
 800c20c:	9012      	str	r0, [sp, #72]	@ 0x48
 800c20e:	9803      	ldr	r0, [sp, #12]
 800c210:	f002 f96c 	bl	800e4ec <_localeconv_r>
 800c214:	6883      	ldr	r3, [r0, #8]
 800c216:	9309      	str	r3, [sp, #36]	@ 0x24
 800c218:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c21a:	b12b      	cbz	r3, 800c228 <_vfprintf_r+0x290>
 800c21c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c21e:	b11b      	cbz	r3, 800c228 <_vfprintf_r+0x290>
 800c220:	781b      	ldrb	r3, [r3, #0]
 800c222:	b10b      	cbz	r3, 800c228 <_vfprintf_r+0x290>
 800c224:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 800c228:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c22a:	e757      	b.n	800c0dc <_vfprintf_r+0x144>
 800c22c:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 800c230:	2b00      	cmp	r3, #0
 800c232:	d1f9      	bne.n	800c228 <_vfprintf_r+0x290>
 800c234:	2320      	movs	r3, #32
 800c236:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800c23a:	e7f5      	b.n	800c228 <_vfprintf_r+0x290>
 800c23c:	f045 0501 	orr.w	r5, r5, #1
 800c240:	e7f2      	b.n	800c228 <_vfprintf_r+0x290>
 800c242:	f856 3b04 	ldr.w	r3, [r6], #4
 800c246:	930e      	str	r3, [sp, #56]	@ 0x38
 800c248:	2b00      	cmp	r3, #0
 800c24a:	daed      	bge.n	800c228 <_vfprintf_r+0x290>
 800c24c:	425b      	negs	r3, r3
 800c24e:	930e      	str	r3, [sp, #56]	@ 0x38
 800c250:	f045 0504 	orr.w	r5, r5, #4
 800c254:	e7e8      	b.n	800c228 <_vfprintf_r+0x290>
 800c256:	232b      	movs	r3, #43	@ 0x2b
 800c258:	e7ed      	b.n	800c236 <_vfprintf_r+0x29e>
 800c25a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c25c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c260:	9206      	str	r2, [sp, #24]
 800c262:	2a2a      	cmp	r2, #42	@ 0x2a
 800c264:	d10f      	bne.n	800c286 <_vfprintf_r+0x2ee>
 800c266:	f856 2b04 	ldr.w	r2, [r6], #4
 800c26a:	930c      	str	r3, [sp, #48]	@ 0x30
 800c26c:	ea42 79e2 	orr.w	r9, r2, r2, asr #31
 800c270:	e7da      	b.n	800c228 <_vfprintf_r+0x290>
 800c272:	fb01 2909 	mla	r9, r1, r9, r2
 800c276:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c27a:	9206      	str	r2, [sp, #24]
 800c27c:	9a06      	ldr	r2, [sp, #24]
 800c27e:	3a30      	subs	r2, #48	@ 0x30
 800c280:	2a09      	cmp	r2, #9
 800c282:	d9f6      	bls.n	800c272 <_vfprintf_r+0x2da>
 800c284:	e72d      	b.n	800c0e2 <_vfprintf_r+0x14a>
 800c286:	f04f 0900 	mov.w	r9, #0
 800c28a:	210a      	movs	r1, #10
 800c28c:	e7f6      	b.n	800c27c <_vfprintf_r+0x2e4>
 800c28e:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 800c292:	e7c9      	b.n	800c228 <_vfprintf_r+0x290>
 800c294:	2200      	movs	r2, #0
 800c296:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c298:	920e      	str	r2, [sp, #56]	@ 0x38
 800c29a:	210a      	movs	r1, #10
 800c29c:	9a06      	ldr	r2, [sp, #24]
 800c29e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800c2a0:	3a30      	subs	r2, #48	@ 0x30
 800c2a2:	fb01 2200 	mla	r2, r1, r0, r2
 800c2a6:	920e      	str	r2, [sp, #56]	@ 0x38
 800c2a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2ac:	9206      	str	r2, [sp, #24]
 800c2ae:	3a30      	subs	r2, #48	@ 0x30
 800c2b0:	2a09      	cmp	r2, #9
 800c2b2:	d9f3      	bls.n	800c29c <_vfprintf_r+0x304>
 800c2b4:	e715      	b.n	800c0e2 <_vfprintf_r+0x14a>
 800c2b6:	f045 0508 	orr.w	r5, r5, #8
 800c2ba:	e7b5      	b.n	800c228 <_vfprintf_r+0x290>
 800c2bc:	f3af 8000 	nop.w
	...
 800c2c8:	08010ae0 	.word	0x08010ae0
 800c2cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2ce:	781b      	ldrb	r3, [r3, #0]
 800c2d0:	2b68      	cmp	r3, #104	@ 0x68
 800c2d2:	bf01      	itttt	eq
 800c2d4:	9b0c      	ldreq	r3, [sp, #48]	@ 0x30
 800c2d6:	3301      	addeq	r3, #1
 800c2d8:	930c      	streq	r3, [sp, #48]	@ 0x30
 800c2da:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 800c2de:	bf18      	it	ne
 800c2e0:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 800c2e4:	e7a0      	b.n	800c228 <_vfprintf_r+0x290>
 800c2e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2e8:	781b      	ldrb	r3, [r3, #0]
 800c2ea:	2b6c      	cmp	r3, #108	@ 0x6c
 800c2ec:	d105      	bne.n	800c2fa <_vfprintf_r+0x362>
 800c2ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c2f0:	3301      	adds	r3, #1
 800c2f2:	930c      	str	r3, [sp, #48]	@ 0x30
 800c2f4:	f045 0520 	orr.w	r5, r5, #32
 800c2f8:	e796      	b.n	800c228 <_vfprintf_r+0x290>
 800c2fa:	f045 0510 	orr.w	r5, r5, #16
 800c2fe:	e793      	b.n	800c228 <_vfprintf_r+0x290>
 800c300:	4632      	mov	r2, r6
 800c302:	f852 3b04 	ldr.w	r3, [r2], #4
 800c306:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 800c30a:	2300      	movs	r3, #0
 800c30c:	9207      	str	r2, [sp, #28]
 800c30e:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800c312:	469a      	mov	sl, r3
 800c314:	f04f 0901 	mov.w	r9, #1
 800c318:	9310      	str	r3, [sp, #64]	@ 0x40
 800c31a:	461f      	mov	r7, r3
 800c31c:	9308      	str	r3, [sp, #32]
 800c31e:	461e      	mov	r6, r3
 800c320:	f10d 08e4 	add.w	r8, sp, #228	@ 0xe4
 800c324:	e1da      	b.n	800c6dc <_vfprintf_r+0x744>
 800c326:	f045 0510 	orr.w	r5, r5, #16
 800c32a:	06af      	lsls	r7, r5, #26
 800c32c:	d512      	bpl.n	800c354 <_vfprintf_r+0x3bc>
 800c32e:	3607      	adds	r6, #7
 800c330:	f026 0307 	bic.w	r3, r6, #7
 800c334:	461a      	mov	r2, r3
 800c336:	685f      	ldr	r7, [r3, #4]
 800c338:	f852 6b08 	ldr.w	r6, [r2], #8
 800c33c:	9207      	str	r2, [sp, #28]
 800c33e:	2f00      	cmp	r7, #0
 800c340:	da06      	bge.n	800c350 <_vfprintf_r+0x3b8>
 800c342:	4276      	negs	r6, r6
 800c344:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800c348:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800c34c:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800c350:	2301      	movs	r3, #1
 800c352:	e384      	b.n	800ca5e <_vfprintf_r+0xac6>
 800c354:	4633      	mov	r3, r6
 800c356:	06ee      	lsls	r6, r5, #27
 800c358:	f853 7b04 	ldr.w	r7, [r3], #4
 800c35c:	9307      	str	r3, [sp, #28]
 800c35e:	d502      	bpl.n	800c366 <_vfprintf_r+0x3ce>
 800c360:	463e      	mov	r6, r7
 800c362:	17ff      	asrs	r7, r7, #31
 800c364:	e7eb      	b.n	800c33e <_vfprintf_r+0x3a6>
 800c366:	0668      	lsls	r0, r5, #25
 800c368:	d503      	bpl.n	800c372 <_vfprintf_r+0x3da>
 800c36a:	b23e      	sxth	r6, r7
 800c36c:	f347 37c0 	sbfx	r7, r7, #15, #1
 800c370:	e7e5      	b.n	800c33e <_vfprintf_r+0x3a6>
 800c372:	05a9      	lsls	r1, r5, #22
 800c374:	d5f4      	bpl.n	800c360 <_vfprintf_r+0x3c8>
 800c376:	b27e      	sxtb	r6, r7
 800c378:	f347 17c0 	sbfx	r7, r7, #7, #1
 800c37c:	e7df      	b.n	800c33e <_vfprintf_r+0x3a6>
 800c37e:	3607      	adds	r6, #7
 800c380:	f026 0307 	bic.w	r3, r6, #7
 800c384:	ecb3 7b02 	vldmia	r3!, {d7}
 800c388:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c38c:	9307      	str	r3, [sp, #28]
 800c38e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c390:	931a      	str	r3, [sp, #104]	@ 0x68
 800c392:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c394:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c398:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c39a:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 800c39e:	4b85      	ldr	r3, [pc, #532]	@ (800c5b4 <_vfprintf_r+0x61c>)
 800c3a0:	f04f 32ff 	mov.w	r2, #4294967295
 800c3a4:	f7f4 fbfa 	bl	8000b9c <__aeabi_dcmpun>
 800c3a8:	bb10      	cbnz	r0, 800c3f0 <_vfprintf_r+0x458>
 800c3aa:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	@ 0x68
 800c3ae:	4b81      	ldr	r3, [pc, #516]	@ (800c5b4 <_vfprintf_r+0x61c>)
 800c3b0:	f04f 32ff 	mov.w	r2, #4294967295
 800c3b4:	f7f4 fbd4 	bl	8000b60 <__aeabi_dcmple>
 800c3b8:	b9d0      	cbnz	r0, 800c3f0 <_vfprintf_r+0x458>
 800c3ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c3be:	2200      	movs	r2, #0
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	f7f4 fbc3 	bl	8000b4c <__aeabi_dcmplt>
 800c3c6:	b110      	cbz	r0, 800c3ce <_vfprintf_r+0x436>
 800c3c8:	232d      	movs	r3, #45	@ 0x2d
 800c3ca:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800c3ce:	4a7a      	ldr	r2, [pc, #488]	@ (800c5b8 <_vfprintf_r+0x620>)
 800c3d0:	4b7a      	ldr	r3, [pc, #488]	@ (800c5bc <_vfprintf_r+0x624>)
 800c3d2:	9906      	ldr	r1, [sp, #24]
 800c3d4:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 800c3d8:	2947      	cmp	r1, #71	@ 0x47
 800c3da:	bfd4      	ite	le
 800c3dc:	4690      	movle	r8, r2
 800c3de:	4698      	movgt	r8, r3
 800c3e0:	f04f 0a00 	mov.w	sl, #0
 800c3e4:	f04f 0903 	mov.w	r9, #3
 800c3e8:	f8cd a040 	str.w	sl, [sp, #64]	@ 0x40
 800c3ec:	f000 bff8 	b.w	800d3e0 <_vfprintf_r+0x1448>
 800c3f0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800c3f4:	4610      	mov	r0, r2
 800c3f6:	4619      	mov	r1, r3
 800c3f8:	f7f4 fbd0 	bl	8000b9c <__aeabi_dcmpun>
 800c3fc:	4682      	mov	sl, r0
 800c3fe:	b140      	cbz	r0, 800c412 <_vfprintf_r+0x47a>
 800c400:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c402:	4a6f      	ldr	r2, [pc, #444]	@ (800c5c0 <_vfprintf_r+0x628>)
 800c404:	2b00      	cmp	r3, #0
 800c406:	bfbc      	itt	lt
 800c408:	232d      	movlt	r3, #45	@ 0x2d
 800c40a:	f88d 307b 	strblt.w	r3, [sp, #123]	@ 0x7b
 800c40e:	4b6d      	ldr	r3, [pc, #436]	@ (800c5c4 <_vfprintf_r+0x62c>)
 800c410:	e7df      	b.n	800c3d2 <_vfprintf_r+0x43a>
 800c412:	9b06      	ldr	r3, [sp, #24]
 800c414:	2b61      	cmp	r3, #97	@ 0x61
 800c416:	d02e      	beq.n	800c476 <_vfprintf_r+0x4de>
 800c418:	2b41      	cmp	r3, #65	@ 0x41
 800c41a:	d12e      	bne.n	800c47a <_vfprintf_r+0x4e2>
 800c41c:	2358      	movs	r3, #88	@ 0x58
 800c41e:	2230      	movs	r2, #48	@ 0x30
 800c420:	f1b9 0f63 	cmp.w	r9, #99	@ 0x63
 800c424:	f88d 207c 	strb.w	r2, [sp, #124]	@ 0x7c
 800c428:	f88d 307d 	strb.w	r3, [sp, #125]	@ 0x7d
 800c42c:	f045 0502 	orr.w	r5, r5, #2
 800c430:	f340 80ae 	ble.w	800c590 <_vfprintf_r+0x5f8>
 800c434:	9803      	ldr	r0, [sp, #12]
 800c436:	f109 0101 	add.w	r1, r9, #1
 800c43a:	f7fd fe33 	bl	800a0a4 <_malloc_r>
 800c43e:	4680      	mov	r8, r0
 800c440:	2800      	cmp	r0, #0
 800c442:	f040 80aa 	bne.w	800c59a <_vfprintf_r+0x602>
 800c446:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800c44a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c44e:	f8ab 300c 	strh.w	r3, [fp, #12]
 800c452:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800c456:	07d9      	lsls	r1, r3, #31
 800c458:	d407      	bmi.n	800c46a <_vfprintf_r+0x4d2>
 800c45a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800c45e:	059a      	lsls	r2, r3, #22
 800c460:	d403      	bmi.n	800c46a <_vfprintf_r+0x4d2>
 800c462:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800c466:	f7fe fa74 	bl	800a952 <__retarget_lock_release_recursive>
 800c46a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800c46e:	065b      	lsls	r3, r3, #25
 800c470:	f57f add6 	bpl.w	800c020 <_vfprintf_r+0x88>
 800c474:	e5d1      	b.n	800c01a <_vfprintf_r+0x82>
 800c476:	2378      	movs	r3, #120	@ 0x78
 800c478:	e7d1      	b.n	800c41e <_vfprintf_r+0x486>
 800c47a:	f1b9 3fff 	cmp.w	r9, #4294967295
 800c47e:	f000 808e 	beq.w	800c59e <_vfprintf_r+0x606>
 800c482:	9b06      	ldr	r3, [sp, #24]
 800c484:	f023 0320 	bic.w	r3, r3, #32
 800c488:	2b47      	cmp	r3, #71	@ 0x47
 800c48a:	d105      	bne.n	800c498 <_vfprintf_r+0x500>
 800c48c:	f1b9 0f00 	cmp.w	r9, #0
 800c490:	d102      	bne.n	800c498 <_vfprintf_r+0x500>
 800c492:	46ca      	mov	sl, r9
 800c494:	f04f 0901 	mov.w	r9, #1
 800c498:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 800c49c:	9311      	str	r3, [sp, #68]	@ 0x44
 800c49e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	da7f      	bge.n	800c5a4 <_vfprintf_r+0x60c>
 800c4a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c4a6:	9314      	str	r3, [sp, #80]	@ 0x50
 800c4a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c4aa:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c4ae:	9315      	str	r3, [sp, #84]	@ 0x54
 800c4b0:	232d      	movs	r3, #45	@ 0x2d
 800c4b2:	931c      	str	r3, [sp, #112]	@ 0x70
 800c4b4:	9b06      	ldr	r3, [sp, #24]
 800c4b6:	f023 0320 	bic.w	r3, r3, #32
 800c4ba:	2b41      	cmp	r3, #65	@ 0x41
 800c4bc:	9308      	str	r3, [sp, #32]
 800c4be:	f040 81e7 	bne.w	800c890 <_vfprintf_r+0x8f8>
 800c4c2:	a820      	add	r0, sp, #128	@ 0x80
 800c4c4:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 800c4c8:	f002 f828 	bl	800e51c <frexp>
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800c4d2:	ec51 0b10 	vmov	r0, r1, d0
 800c4d6:	f7f4 f8c7 	bl	8000668 <__aeabi_dmul>
 800c4da:	4602      	mov	r2, r0
 800c4dc:	460b      	mov	r3, r1
 800c4de:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c4e2:	2200      	movs	r2, #0
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	f7f4 fb27 	bl	8000b38 <__aeabi_dcmpeq>
 800c4ea:	b108      	cbz	r0, 800c4f0 <_vfprintf_r+0x558>
 800c4ec:	2301      	movs	r3, #1
 800c4ee:	9320      	str	r3, [sp, #128]	@ 0x80
 800c4f0:	4a35      	ldr	r2, [pc, #212]	@ (800c5c8 <_vfprintf_r+0x630>)
 800c4f2:	4b36      	ldr	r3, [pc, #216]	@ (800c5cc <_vfprintf_r+0x634>)
 800c4f4:	9906      	ldr	r1, [sp, #24]
 800c4f6:	2961      	cmp	r1, #97	@ 0x61
 800c4f8:	bf18      	it	ne
 800c4fa:	461a      	movne	r2, r3
 800c4fc:	9210      	str	r2, [sp, #64]	@ 0x40
 800c4fe:	f109 37ff 	add.w	r7, r9, #4294967295
 800c502:	4646      	mov	r6, r8
 800c504:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c508:	4b31      	ldr	r3, [pc, #196]	@ (800c5d0 <_vfprintf_r+0x638>)
 800c50a:	2200      	movs	r2, #0
 800c50c:	f7f4 f8ac 	bl	8000668 <__aeabi_dmul>
 800c510:	4602      	mov	r2, r0
 800c512:	460b      	mov	r3, r1
 800c514:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c518:	f7f4 fb56 	bl	8000bc8 <__aeabi_d2iz>
 800c51c:	9013      	str	r0, [sp, #76]	@ 0x4c
 800c51e:	f7f4 f839 	bl	8000594 <__aeabi_i2d>
 800c522:	4602      	mov	r2, r0
 800c524:	460b      	mov	r3, r1
 800c526:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c52a:	f7f3 fee5 	bl	80002f8 <__aeabi_dsub>
 800c52e:	4602      	mov	r2, r0
 800c530:	460b      	mov	r3, r1
 800c532:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c536:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c538:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c53a:	5c9b      	ldrb	r3, [r3, r2]
 800c53c:	f806 3b01 	strb.w	r3, [r6], #1
 800c540:	1c7a      	adds	r2, r7, #1
 800c542:	d006      	beq.n	800c552 <_vfprintf_r+0x5ba>
 800c544:	1e7b      	subs	r3, r7, #1
 800c546:	931d      	str	r3, [sp, #116]	@ 0x74
 800c548:	2200      	movs	r2, #0
 800c54a:	2300      	movs	r3, #0
 800c54c:	f7f4 faf4 	bl	8000b38 <__aeabi_dcmpeq>
 800c550:	b370      	cbz	r0, 800c5b0 <_vfprintf_r+0x618>
 800c552:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c556:	4b1f      	ldr	r3, [pc, #124]	@ (800c5d4 <_vfprintf_r+0x63c>)
 800c558:	2200      	movs	r2, #0
 800c55a:	f7f4 fb15 	bl	8000b88 <__aeabi_dcmpgt>
 800c55e:	2800      	cmp	r0, #0
 800c560:	d13a      	bne.n	800c5d8 <_vfprintf_r+0x640>
 800c562:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c566:	4b1b      	ldr	r3, [pc, #108]	@ (800c5d4 <_vfprintf_r+0x63c>)
 800c568:	2200      	movs	r2, #0
 800c56a:	f7f4 fae5 	bl	8000b38 <__aeabi_dcmpeq>
 800c56e:	b110      	cbz	r0, 800c576 <_vfprintf_r+0x5de>
 800c570:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c572:	07db      	lsls	r3, r3, #31
 800c574:	d430      	bmi.n	800c5d8 <_vfprintf_r+0x640>
 800c576:	4633      	mov	r3, r6
 800c578:	19f1      	adds	r1, r6, r7
 800c57a:	2030      	movs	r0, #48	@ 0x30
 800c57c:	1aca      	subs	r2, r1, r3
 800c57e:	2a00      	cmp	r2, #0
 800c580:	f280 8183 	bge.w	800c88a <_vfprintf_r+0x8f2>
 800c584:	1c7b      	adds	r3, r7, #1
 800c586:	3701      	adds	r7, #1
 800c588:	bfb8      	it	lt
 800c58a:	2300      	movlt	r3, #0
 800c58c:	441e      	add	r6, r3
 800c58e:	e037      	b.n	800c600 <_vfprintf_r+0x668>
 800c590:	f04f 0a00 	mov.w	sl, #0
 800c594:	f10d 08e4 	add.w	r8, sp, #228	@ 0xe4
 800c598:	e77e      	b.n	800c498 <_vfprintf_r+0x500>
 800c59a:	4682      	mov	sl, r0
 800c59c:	e77c      	b.n	800c498 <_vfprintf_r+0x500>
 800c59e:	f04f 0906 	mov.w	r9, #6
 800c5a2:	e779      	b.n	800c498 <_vfprintf_r+0x500>
 800c5a4:	ed9d 7b0a 	vldr	d7, [sp, #40]	@ 0x28
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 800c5ae:	e780      	b.n	800c4b2 <_vfprintf_r+0x51a>
 800c5b0:	9f1d      	ldr	r7, [sp, #116]	@ 0x74
 800c5b2:	e7a7      	b.n	800c504 <_vfprintf_r+0x56c>
 800c5b4:	7fefffff 	.word	0x7fefffff
 800c5b8:	08010ad0 	.word	0x08010ad0
 800c5bc:	08010ad4 	.word	0x08010ad4
 800c5c0:	08010ad8 	.word	0x08010ad8
 800c5c4:	08010adc 	.word	0x08010adc
 800c5c8:	08010ae0 	.word	0x08010ae0
 800c5cc:	08010af1 	.word	0x08010af1
 800c5d0:	40300000 	.word	0x40300000
 800c5d4:	3fe00000 	.word	0x3fe00000
 800c5d8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c5da:	9624      	str	r6, [sp, #144]	@ 0x90
 800c5dc:	7bd9      	ldrb	r1, [r3, #15]
 800c5de:	2030      	movs	r0, #48	@ 0x30
 800c5e0:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c5e2:	1e53      	subs	r3, r2, #1
 800c5e4:	9324      	str	r3, [sp, #144]	@ 0x90
 800c5e6:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800c5ea:	428b      	cmp	r3, r1
 800c5ec:	f000 814a 	beq.w	800c884 <_vfprintf_r+0x8ec>
 800c5f0:	2b39      	cmp	r3, #57	@ 0x39
 800c5f2:	bf0b      	itete	eq
 800c5f4:	9b10      	ldreq	r3, [sp, #64]	@ 0x40
 800c5f6:	3301      	addne	r3, #1
 800c5f8:	7a9b      	ldrbeq	r3, [r3, #10]
 800c5fa:	b2db      	uxtbne	r3, r3
 800c5fc:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c600:	eba6 0308 	sub.w	r3, r6, r8
 800c604:	9304      	str	r3, [sp, #16]
 800c606:	9b08      	ldr	r3, [sp, #32]
 800c608:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c60a:	2b47      	cmp	r3, #71	@ 0x47
 800c60c:	f040 8189 	bne.w	800c922 <_vfprintf_r+0x98a>
 800c610:	1cf1      	adds	r1, r6, #3
 800c612:	db02      	blt.n	800c61a <_vfprintf_r+0x682>
 800c614:	45b1      	cmp	r9, r6
 800c616:	f280 81a7 	bge.w	800c968 <_vfprintf_r+0x9d0>
 800c61a:	9b06      	ldr	r3, [sp, #24]
 800c61c:	3b02      	subs	r3, #2
 800c61e:	9306      	str	r3, [sp, #24]
 800c620:	9906      	ldr	r1, [sp, #24]
 800c622:	f89d 2018 	ldrb.w	r2, [sp, #24]
 800c626:	f021 0120 	bic.w	r1, r1, #32
 800c62a:	2941      	cmp	r1, #65	@ 0x41
 800c62c:	bf08      	it	eq
 800c62e:	320f      	addeq	r2, #15
 800c630:	f106 33ff 	add.w	r3, r6, #4294967295
 800c634:	bf06      	itte	eq
 800c636:	b2d2      	uxtbeq	r2, r2
 800c638:	2101      	moveq	r1, #1
 800c63a:	2100      	movne	r1, #0
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	9320      	str	r3, [sp, #128]	@ 0x80
 800c640:	bfb8      	it	lt
 800c642:	f1c6 0301 	rsblt	r3, r6, #1
 800c646:	f88d 2088 	strb.w	r2, [sp, #136]	@ 0x88
 800c64a:	bfb4      	ite	lt
 800c64c:	222d      	movlt	r2, #45	@ 0x2d
 800c64e:	222b      	movge	r2, #43	@ 0x2b
 800c650:	2b09      	cmp	r3, #9
 800c652:	f88d 2089 	strb.w	r2, [sp, #137]	@ 0x89
 800c656:	f340 817a 	ble.w	800c94e <_vfprintf_r+0x9b6>
 800c65a:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 800c65e:	270a      	movs	r7, #10
 800c660:	4602      	mov	r2, r0
 800c662:	fbb3 f6f7 	udiv	r6, r3, r7
 800c666:	fb07 3116 	mls	r1, r7, r6, r3
 800c66a:	3130      	adds	r1, #48	@ 0x30
 800c66c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800c670:	4619      	mov	r1, r3
 800c672:	2963      	cmp	r1, #99	@ 0x63
 800c674:	f100 30ff 	add.w	r0, r0, #4294967295
 800c678:	4633      	mov	r3, r6
 800c67a:	dcf1      	bgt.n	800c660 <_vfprintf_r+0x6c8>
 800c67c:	3330      	adds	r3, #48	@ 0x30
 800c67e:	1e91      	subs	r1, r2, #2
 800c680:	f800 3c01 	strb.w	r3, [r0, #-1]
 800c684:	f10d 0689 	add.w	r6, sp, #137	@ 0x89
 800c688:	460b      	mov	r3, r1
 800c68a:	f10d 0097 	add.w	r0, sp, #151	@ 0x97
 800c68e:	4283      	cmp	r3, r0
 800c690:	f0c0 8158 	bcc.w	800c944 <_vfprintf_r+0x9ac>
 800c694:	f10d 0399 	add.w	r3, sp, #153	@ 0x99
 800c698:	1a9b      	subs	r3, r3, r2
 800c69a:	4281      	cmp	r1, r0
 800c69c:	bf88      	it	hi
 800c69e:	2300      	movhi	r3, #0
 800c6a0:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 800c6a4:	441a      	add	r2, r3
 800c6a6:	ab22      	add	r3, sp, #136	@ 0x88
 800c6a8:	1ad3      	subs	r3, r2, r3
 800c6aa:	9a04      	ldr	r2, [sp, #16]
 800c6ac:	9318      	str	r3, [sp, #96]	@ 0x60
 800c6ae:	2a01      	cmp	r2, #1
 800c6b0:	eb03 0902 	add.w	r9, r3, r2
 800c6b4:	dc01      	bgt.n	800c6ba <_vfprintf_r+0x722>
 800c6b6:	07ea      	lsls	r2, r5, #31
 800c6b8:	d501      	bpl.n	800c6be <_vfprintf_r+0x726>
 800c6ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c6bc:	4499      	add	r9, r3
 800c6be:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800c6c2:	2700      	movs	r7, #0
 800c6c4:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 800c6c8:	9311      	str	r3, [sp, #68]	@ 0x44
 800c6ca:	9708      	str	r7, [sp, #32]
 800c6cc:	463e      	mov	r6, r7
 800c6ce:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	f040 8191 	bne.w	800c9f8 <_vfprintf_r+0xa60>
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800c6da:	9310      	str	r3, [sp, #64]	@ 0x40
 800c6dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c6de:	454b      	cmp	r3, r9
 800c6e0:	bfb8      	it	lt
 800c6e2:	464b      	movlt	r3, r9
 800c6e4:	9311      	str	r3, [sp, #68]	@ 0x44
 800c6e6:	f89d 307b 	ldrb.w	r3, [sp, #123]	@ 0x7b
 800c6ea:	b113      	cbz	r3, 800c6f2 <_vfprintf_r+0x75a>
 800c6ec:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c6ee:	3301      	adds	r3, #1
 800c6f0:	9311      	str	r3, [sp, #68]	@ 0x44
 800c6f2:	f015 0302 	ands.w	r3, r5, #2
 800c6f6:	931c      	str	r3, [sp, #112]	@ 0x70
 800c6f8:	bf1e      	ittt	ne
 800c6fa:	9b11      	ldrne	r3, [sp, #68]	@ 0x44
 800c6fc:	3302      	addne	r3, #2
 800c6fe:	9311      	strne	r3, [sp, #68]	@ 0x44
 800c700:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 800c704:	931d      	str	r3, [sp, #116]	@ 0x74
 800c706:	d122      	bne.n	800c74e <_vfprintf_r+0x7b6>
 800c708:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c70a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c70c:	1a9b      	subs	r3, r3, r2
 800c70e:	2b00      	cmp	r3, #0
 800c710:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c712:	dd1c      	ble.n	800c74e <_vfprintf_r+0x7b6>
 800c714:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800c716:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800c71a:	2810      	cmp	r0, #16
 800c71c:	489f      	ldr	r0, [pc, #636]	@ (800c99c <_vfprintf_r+0xa04>)
 800c71e:	6020      	str	r0, [r4, #0]
 800c720:	f102 0201 	add.w	r2, r2, #1
 800c724:	f104 0108 	add.w	r1, r4, #8
 800c728:	f300 8297 	bgt.w	800cc5a <_vfprintf_r+0xcc2>
 800c72c:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800c72e:	6060      	str	r0, [r4, #4]
 800c730:	4403      	add	r3, r0
 800c732:	2a07      	cmp	r2, #7
 800c734:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800c738:	f340 82a4 	ble.w	800cc84 <_vfprintf_r+0xcec>
 800c73c:	9803      	ldr	r0, [sp, #12]
 800c73e:	aa26      	add	r2, sp, #152	@ 0x98
 800c740:	4659      	mov	r1, fp
 800c742:	f000 fe95 	bl	800d470 <__sprint_r>
 800c746:	2800      	cmp	r0, #0
 800c748:	f040 85ed 	bne.w	800d326 <_vfprintf_r+0x138e>
 800c74c:	ac29      	add	r4, sp, #164	@ 0xa4
 800c74e:	f89d 207b 	ldrb.w	r2, [sp, #123]	@ 0x7b
 800c752:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800c754:	b16a      	cbz	r2, 800c772 <_vfprintf_r+0x7da>
 800c756:	f10d 027b 	add.w	r2, sp, #123	@ 0x7b
 800c75a:	6022      	str	r2, [r4, #0]
 800c75c:	2201      	movs	r2, #1
 800c75e:	4413      	add	r3, r2
 800c760:	9328      	str	r3, [sp, #160]	@ 0xa0
 800c762:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800c764:	6062      	str	r2, [r4, #4]
 800c766:	4413      	add	r3, r2
 800c768:	2b07      	cmp	r3, #7
 800c76a:	9327      	str	r3, [sp, #156]	@ 0x9c
 800c76c:	f300 828c 	bgt.w	800cc88 <_vfprintf_r+0xcf0>
 800c770:	3408      	adds	r4, #8
 800c772:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c774:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800c776:	b162      	cbz	r2, 800c792 <_vfprintf_r+0x7fa>
 800c778:	aa1f      	add	r2, sp, #124	@ 0x7c
 800c77a:	6022      	str	r2, [r4, #0]
 800c77c:	2202      	movs	r2, #2
 800c77e:	4413      	add	r3, r2
 800c780:	9328      	str	r3, [sp, #160]	@ 0xa0
 800c782:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800c784:	6062      	str	r2, [r4, #4]
 800c786:	3301      	adds	r3, #1
 800c788:	2b07      	cmp	r3, #7
 800c78a:	9327      	str	r3, [sp, #156]	@ 0x9c
 800c78c:	f300 8286 	bgt.w	800cc9c <_vfprintf_r+0xd04>
 800c790:	3408      	adds	r4, #8
 800c792:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c794:	2b80      	cmp	r3, #128	@ 0x80
 800c796:	d122      	bne.n	800c7de <_vfprintf_r+0x846>
 800c798:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c79a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c79c:	1a9b      	subs	r3, r3, r2
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c7a2:	dd1c      	ble.n	800c7de <_vfprintf_r+0x846>
 800c7a4:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800c7a6:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800c7aa:	2810      	cmp	r0, #16
 800c7ac:	487c      	ldr	r0, [pc, #496]	@ (800c9a0 <_vfprintf_r+0xa08>)
 800c7ae:	6020      	str	r0, [r4, #0]
 800c7b0:	f102 0201 	add.w	r2, r2, #1
 800c7b4:	f104 0108 	add.w	r1, r4, #8
 800c7b8:	f300 827a 	bgt.w	800ccb0 <_vfprintf_r+0xd18>
 800c7bc:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800c7be:	6060      	str	r0, [r4, #4]
 800c7c0:	4403      	add	r3, r0
 800c7c2:	2a07      	cmp	r2, #7
 800c7c4:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800c7c8:	f340 8287 	ble.w	800ccda <_vfprintf_r+0xd42>
 800c7cc:	9803      	ldr	r0, [sp, #12]
 800c7ce:	aa26      	add	r2, sp, #152	@ 0x98
 800c7d0:	4659      	mov	r1, fp
 800c7d2:	f000 fe4d 	bl	800d470 <__sprint_r>
 800c7d6:	2800      	cmp	r0, #0
 800c7d8:	f040 85a5 	bne.w	800d326 <_vfprintf_r+0x138e>
 800c7dc:	ac29      	add	r4, sp, #164	@ 0xa4
 800c7de:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c7e0:	eba3 0309 	sub.w	r3, r3, r9
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	9310      	str	r3, [sp, #64]	@ 0x40
 800c7e8:	dd1c      	ble.n	800c824 <_vfprintf_r+0x88c>
 800c7ea:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800c7ec:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800c7f0:	2810      	cmp	r0, #16
 800c7f2:	486b      	ldr	r0, [pc, #428]	@ (800c9a0 <_vfprintf_r+0xa08>)
 800c7f4:	6020      	str	r0, [r4, #0]
 800c7f6:	f102 0201 	add.w	r2, r2, #1
 800c7fa:	f104 0108 	add.w	r1, r4, #8
 800c7fe:	f300 826e 	bgt.w	800ccde <_vfprintf_r+0xd46>
 800c802:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800c804:	6060      	str	r0, [r4, #4]
 800c806:	4403      	add	r3, r0
 800c808:	2a07      	cmp	r2, #7
 800c80a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800c80e:	f340 827b 	ble.w	800cd08 <_vfprintf_r+0xd70>
 800c812:	9803      	ldr	r0, [sp, #12]
 800c814:	aa26      	add	r2, sp, #152	@ 0x98
 800c816:	4659      	mov	r1, fp
 800c818:	f000 fe2a 	bl	800d470 <__sprint_r>
 800c81c:	2800      	cmp	r0, #0
 800c81e:	f040 8582 	bne.w	800d326 <_vfprintf_r+0x138e>
 800c822:	ac29      	add	r4, sp, #164	@ 0xa4
 800c824:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800c826:	9310      	str	r3, [sp, #64]	@ 0x40
 800c828:	05e8      	lsls	r0, r5, #23
 800c82a:	f100 8273 	bmi.w	800cd14 <_vfprintf_r+0xd7c>
 800c82e:	444b      	add	r3, r9
 800c830:	9328      	str	r3, [sp, #160]	@ 0xa0
 800c832:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800c834:	3301      	adds	r3, #1
 800c836:	2b07      	cmp	r3, #7
 800c838:	e9c4 8900 	strd	r8, r9, [r4]
 800c83c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800c83e:	f300 82af 	bgt.w	800cda0 <_vfprintf_r+0xe08>
 800c842:	3408      	adds	r4, #8
 800c844:	0768      	lsls	r0, r5, #29
 800c846:	f100 8550 	bmi.w	800d2ea <_vfprintf_r+0x1352>
 800c84a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c84e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800c850:	428a      	cmp	r2, r1
 800c852:	bfac      	ite	ge
 800c854:	189b      	addge	r3, r3, r2
 800c856:	185b      	addlt	r3, r3, r1
 800c858:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c85a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800c85c:	b13b      	cbz	r3, 800c86e <_vfprintf_r+0x8d6>
 800c85e:	9803      	ldr	r0, [sp, #12]
 800c860:	aa26      	add	r2, sp, #152	@ 0x98
 800c862:	4659      	mov	r1, fp
 800c864:	f000 fe04 	bl	800d470 <__sprint_r>
 800c868:	2800      	cmp	r0, #0
 800c86a:	f040 855c 	bne.w	800d326 <_vfprintf_r+0x138e>
 800c86e:	2300      	movs	r3, #0
 800c870:	9327      	str	r3, [sp, #156]	@ 0x9c
 800c872:	f1ba 0f00 	cmp.w	sl, #0
 800c876:	f040 8572 	bne.w	800d35e <_vfprintf_r+0x13c6>
 800c87a:	9e07      	ldr	r6, [sp, #28]
 800c87c:	ac29      	add	r4, sp, #164	@ 0xa4
 800c87e:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 800c882:	e407      	b.n	800c094 <_vfprintf_r+0xfc>
 800c884:	f802 0c01 	strb.w	r0, [r2, #-1]
 800c888:	e6aa      	b.n	800c5e0 <_vfprintf_r+0x648>
 800c88a:	f803 0b01 	strb.w	r0, [r3], #1
 800c88e:	e675      	b.n	800c57c <_vfprintf_r+0x5e4>
 800c890:	9b08      	ldr	r3, [sp, #32]
 800c892:	2b46      	cmp	r3, #70	@ 0x46
 800c894:	d005      	beq.n	800c8a2 <_vfprintf_r+0x90a>
 800c896:	2b45      	cmp	r3, #69	@ 0x45
 800c898:	d11a      	bne.n	800c8d0 <_vfprintf_r+0x938>
 800c89a:	f109 0601 	add.w	r6, r9, #1
 800c89e:	2102      	movs	r1, #2
 800c8a0:	e001      	b.n	800c8a6 <_vfprintf_r+0x90e>
 800c8a2:	464e      	mov	r6, r9
 800c8a4:	2103      	movs	r1, #3
 800c8a6:	ab24      	add	r3, sp, #144	@ 0x90
 800c8a8:	9301      	str	r3, [sp, #4]
 800c8aa:	ab21      	add	r3, sp, #132	@ 0x84
 800c8ac:	9300      	str	r3, [sp, #0]
 800c8ae:	ed9d 0b14 	vldr	d0, [sp, #80]	@ 0x50
 800c8b2:	ab20      	add	r3, sp, #128	@ 0x80
 800c8b4:	9803      	ldr	r0, [sp, #12]
 800c8b6:	4632      	mov	r2, r6
 800c8b8:	f001 ff2e 	bl	800e718 <_dtoa_r>
 800c8bc:	9b08      	ldr	r3, [sp, #32]
 800c8be:	2b47      	cmp	r3, #71	@ 0x47
 800c8c0:	4680      	mov	r8, r0
 800c8c2:	d119      	bne.n	800c8f8 <_vfprintf_r+0x960>
 800c8c4:	07e8      	lsls	r0, r5, #31
 800c8c6:	d405      	bmi.n	800c8d4 <_vfprintf_r+0x93c>
 800c8c8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c8ca:	eba3 0308 	sub.w	r3, r3, r8
 800c8ce:	e699      	b.n	800c604 <_vfprintf_r+0x66c>
 800c8d0:	464e      	mov	r6, r9
 800c8d2:	e7e4      	b.n	800c89e <_vfprintf_r+0x906>
 800c8d4:	eb08 0706 	add.w	r7, r8, r6
 800c8d8:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 800c8dc:	2200      	movs	r2, #0
 800c8de:	2300      	movs	r3, #0
 800c8e0:	f7f4 f92a 	bl	8000b38 <__aeabi_dcmpeq>
 800c8e4:	b100      	cbz	r0, 800c8e8 <_vfprintf_r+0x950>
 800c8e6:	9724      	str	r7, [sp, #144]	@ 0x90
 800c8e8:	2230      	movs	r2, #48	@ 0x30
 800c8ea:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c8ec:	429f      	cmp	r7, r3
 800c8ee:	d9eb      	bls.n	800c8c8 <_vfprintf_r+0x930>
 800c8f0:	1c59      	adds	r1, r3, #1
 800c8f2:	9124      	str	r1, [sp, #144]	@ 0x90
 800c8f4:	701a      	strb	r2, [r3, #0]
 800c8f6:	e7f8      	b.n	800c8ea <_vfprintf_r+0x952>
 800c8f8:	9b08      	ldr	r3, [sp, #32]
 800c8fa:	2b46      	cmp	r3, #70	@ 0x46
 800c8fc:	eb00 0706 	add.w	r7, r0, r6
 800c900:	d1ea      	bne.n	800c8d8 <_vfprintf_r+0x940>
 800c902:	7803      	ldrb	r3, [r0, #0]
 800c904:	2b30      	cmp	r3, #48	@ 0x30
 800c906:	d109      	bne.n	800c91c <_vfprintf_r+0x984>
 800c908:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	@ 0x50
 800c90c:	2200      	movs	r2, #0
 800c90e:	2300      	movs	r3, #0
 800c910:	f7f4 f912 	bl	8000b38 <__aeabi_dcmpeq>
 800c914:	b910      	cbnz	r0, 800c91c <_vfprintf_r+0x984>
 800c916:	f1c6 0601 	rsb	r6, r6, #1
 800c91a:	9620      	str	r6, [sp, #128]	@ 0x80
 800c91c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c91e:	441f      	add	r7, r3
 800c920:	e7da      	b.n	800c8d8 <_vfprintf_r+0x940>
 800c922:	9b08      	ldr	r3, [sp, #32]
 800c924:	2b46      	cmp	r3, #70	@ 0x46
 800c926:	f47f ae7b 	bne.w	800c620 <_vfprintf_r+0x688>
 800c92a:	f005 0301 	and.w	r3, r5, #1
 800c92e:	2e00      	cmp	r6, #0
 800c930:	ea43 0309 	orr.w	r3, r3, r9
 800c934:	dd25      	ble.n	800c982 <_vfprintf_r+0x9ea>
 800c936:	b37b      	cbz	r3, 800c998 <_vfprintf_r+0xa00>
 800c938:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c93a:	18f3      	adds	r3, r6, r3
 800c93c:	4499      	add	r9, r3
 800c93e:	2366      	movs	r3, #102	@ 0x66
 800c940:	9306      	str	r3, [sp, #24]
 800c942:	e033      	b.n	800c9ac <_vfprintf_r+0xa14>
 800c944:	f813 7b01 	ldrb.w	r7, [r3], #1
 800c948:	f806 7f01 	strb.w	r7, [r6, #1]!
 800c94c:	e69f      	b.n	800c68e <_vfprintf_r+0x6f6>
 800c94e:	b941      	cbnz	r1, 800c962 <_vfprintf_r+0x9ca>
 800c950:	2230      	movs	r2, #48	@ 0x30
 800c952:	f88d 208a 	strb.w	r2, [sp, #138]	@ 0x8a
 800c956:	f10d 028b 	add.w	r2, sp, #139	@ 0x8b
 800c95a:	3330      	adds	r3, #48	@ 0x30
 800c95c:	f802 3b01 	strb.w	r3, [r2], #1
 800c960:	e6a1      	b.n	800c6a6 <_vfprintf_r+0x70e>
 800c962:	f10d 028a 	add.w	r2, sp, #138	@ 0x8a
 800c966:	e7f8      	b.n	800c95a <_vfprintf_r+0x9c2>
 800c968:	9b04      	ldr	r3, [sp, #16]
 800c96a:	42b3      	cmp	r3, r6
 800c96c:	dd0d      	ble.n	800c98a <_vfprintf_r+0x9f2>
 800c96e:	9b04      	ldr	r3, [sp, #16]
 800c970:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c972:	2e00      	cmp	r6, #0
 800c974:	eb03 0902 	add.w	r9, r3, r2
 800c978:	dc0c      	bgt.n	800c994 <_vfprintf_r+0x9fc>
 800c97a:	f1c6 0301 	rsb	r3, r6, #1
 800c97e:	4499      	add	r9, r3
 800c980:	e008      	b.n	800c994 <_vfprintf_r+0x9fc>
 800c982:	b17b      	cbz	r3, 800c9a4 <_vfprintf_r+0xa0c>
 800c984:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c986:	3301      	adds	r3, #1
 800c988:	e7d8      	b.n	800c93c <_vfprintf_r+0x9a4>
 800c98a:	07eb      	lsls	r3, r5, #31
 800c98c:	d521      	bpl.n	800c9d2 <_vfprintf_r+0xa3a>
 800c98e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c990:	eb06 0903 	add.w	r9, r6, r3
 800c994:	2367      	movs	r3, #103	@ 0x67
 800c996:	e7d3      	b.n	800c940 <_vfprintf_r+0x9a8>
 800c998:	46b1      	mov	r9, r6
 800c99a:	e7d0      	b.n	800c93e <_vfprintf_r+0x9a6>
 800c99c:	08010b34 	.word	0x08010b34
 800c9a0:	08010b24 	.word	0x08010b24
 800c9a4:	2366      	movs	r3, #102	@ 0x66
 800c9a6:	9306      	str	r3, [sp, #24]
 800c9a8:	f04f 0901 	mov.w	r9, #1
 800c9ac:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 800c9b0:	9308      	str	r3, [sp, #32]
 800c9b2:	d01f      	beq.n	800c9f4 <_vfprintf_r+0xa5c>
 800c9b4:	2700      	movs	r7, #0
 800c9b6:	2e00      	cmp	r6, #0
 800c9b8:	9708      	str	r7, [sp, #32]
 800c9ba:	f77f ae88 	ble.w	800c6ce <_vfprintf_r+0x736>
 800c9be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9c0:	781b      	ldrb	r3, [r3, #0]
 800c9c2:	2bff      	cmp	r3, #255	@ 0xff
 800c9c4:	d107      	bne.n	800c9d6 <_vfprintf_r+0xa3e>
 800c9c6:	9b08      	ldr	r3, [sp, #32]
 800c9c8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c9ca:	443b      	add	r3, r7
 800c9cc:	fb02 9903 	mla	r9, r2, r3, r9
 800c9d0:	e67d      	b.n	800c6ce <_vfprintf_r+0x736>
 800c9d2:	46b1      	mov	r9, r6
 800c9d4:	e7de      	b.n	800c994 <_vfprintf_r+0x9fc>
 800c9d6:	42b3      	cmp	r3, r6
 800c9d8:	daf5      	bge.n	800c9c6 <_vfprintf_r+0xa2e>
 800c9da:	1af6      	subs	r6, r6, r3
 800c9dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9de:	785b      	ldrb	r3, [r3, #1]
 800c9e0:	b133      	cbz	r3, 800c9f0 <_vfprintf_r+0xa58>
 800c9e2:	9b08      	ldr	r3, [sp, #32]
 800c9e4:	3301      	adds	r3, #1
 800c9e6:	9308      	str	r3, [sp, #32]
 800c9e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9ea:	3301      	adds	r3, #1
 800c9ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800c9ee:	e7e6      	b.n	800c9be <_vfprintf_r+0xa26>
 800c9f0:	3701      	adds	r7, #1
 800c9f2:	e7e4      	b.n	800c9be <_vfprintf_r+0xa26>
 800c9f4:	9f08      	ldr	r7, [sp, #32]
 800c9f6:	e66a      	b.n	800c6ce <_vfprintf_r+0x736>
 800c9f8:	232d      	movs	r3, #45	@ 0x2d
 800c9fa:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800c9fe:	e66a      	b.n	800c6d6 <_vfprintf_r+0x73e>
 800ca00:	06af      	lsls	r7, r5, #26
 800ca02:	d507      	bpl.n	800ca14 <_vfprintf_r+0xa7c>
 800ca04:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ca06:	6833      	ldr	r3, [r6, #0]
 800ca08:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ca0a:	17d2      	asrs	r2, r2, #31
 800ca0c:	e9c3 1200 	strd	r1, r2, [r3]
 800ca10:	3604      	adds	r6, #4
 800ca12:	e734      	b.n	800c87e <_vfprintf_r+0x8e6>
 800ca14:	06e8      	lsls	r0, r5, #27
 800ca16:	d503      	bpl.n	800ca20 <_vfprintf_r+0xa88>
 800ca18:	6833      	ldr	r3, [r6, #0]
 800ca1a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ca1c:	601a      	str	r2, [r3, #0]
 800ca1e:	e7f7      	b.n	800ca10 <_vfprintf_r+0xa78>
 800ca20:	0669      	lsls	r1, r5, #25
 800ca22:	d503      	bpl.n	800ca2c <_vfprintf_r+0xa94>
 800ca24:	6833      	ldr	r3, [r6, #0]
 800ca26:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ca28:	801a      	strh	r2, [r3, #0]
 800ca2a:	e7f1      	b.n	800ca10 <_vfprintf_r+0xa78>
 800ca2c:	05aa      	lsls	r2, r5, #22
 800ca2e:	d5f3      	bpl.n	800ca18 <_vfprintf_r+0xa80>
 800ca30:	6833      	ldr	r3, [r6, #0]
 800ca32:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ca34:	701a      	strb	r2, [r3, #0]
 800ca36:	e7eb      	b.n	800ca10 <_vfprintf_r+0xa78>
 800ca38:	f045 0510 	orr.w	r5, r5, #16
 800ca3c:	f015 0320 	ands.w	r3, r5, #32
 800ca40:	d020      	beq.n	800ca84 <_vfprintf_r+0xaec>
 800ca42:	3607      	adds	r6, #7
 800ca44:	f026 0307 	bic.w	r3, r6, #7
 800ca48:	461a      	mov	r2, r3
 800ca4a:	685f      	ldr	r7, [r3, #4]
 800ca4c:	f852 6b08 	ldr.w	r6, [r2], #8
 800ca50:	9207      	str	r2, [sp, #28]
 800ca52:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800ca56:	2300      	movs	r3, #0
 800ca58:	2200      	movs	r2, #0
 800ca5a:	f88d 207b 	strb.w	r2, [sp, #123]	@ 0x7b
 800ca5e:	f1b9 3fff 	cmp.w	r9, #4294967295
 800ca62:	f000 8491 	beq.w	800d388 <_vfprintf_r+0x13f0>
 800ca66:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 800ca6a:	9208      	str	r2, [sp, #32]
 800ca6c:	ea56 0207 	orrs.w	r2, r6, r7
 800ca70:	f040 848f 	bne.w	800d392 <_vfprintf_r+0x13fa>
 800ca74:	f1b9 0f00 	cmp.w	r9, #0
 800ca78:	f000 80db 	beq.w	800cc32 <_vfprintf_r+0xc9a>
 800ca7c:	2b01      	cmp	r3, #1
 800ca7e:	f040 848b 	bne.w	800d398 <_vfprintf_r+0x1400>
 800ca82:	e083      	b.n	800cb8c <_vfprintf_r+0xbf4>
 800ca84:	4632      	mov	r2, r6
 800ca86:	f015 0710 	ands.w	r7, r5, #16
 800ca8a:	f852 6b04 	ldr.w	r6, [r2], #4
 800ca8e:	9207      	str	r2, [sp, #28]
 800ca90:	d001      	beq.n	800ca96 <_vfprintf_r+0xafe>
 800ca92:	461f      	mov	r7, r3
 800ca94:	e7dd      	b.n	800ca52 <_vfprintf_r+0xaba>
 800ca96:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800ca9a:	d001      	beq.n	800caa0 <_vfprintf_r+0xb08>
 800ca9c:	b2b6      	uxth	r6, r6
 800ca9e:	e7d8      	b.n	800ca52 <_vfprintf_r+0xaba>
 800caa0:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 800caa4:	d0d5      	beq.n	800ca52 <_vfprintf_r+0xaba>
 800caa6:	b2f6      	uxtb	r6, r6
 800caa8:	e7f3      	b.n	800ca92 <_vfprintf_r+0xafa>
 800caaa:	4633      	mov	r3, r6
 800caac:	2278      	movs	r2, #120	@ 0x78
 800caae:	f853 6b04 	ldr.w	r6, [r3], #4
 800cab2:	9307      	str	r3, [sp, #28]
 800cab4:	f647 0330 	movw	r3, #30768	@ 0x7830
 800cab8:	f8ad 307c 	strh.w	r3, [sp, #124]	@ 0x7c
 800cabc:	4b93      	ldr	r3, [pc, #588]	@ (800cd0c <_vfprintf_r+0xd74>)
 800cabe:	9319      	str	r3, [sp, #100]	@ 0x64
 800cac0:	2700      	movs	r7, #0
 800cac2:	f045 0502 	orr.w	r5, r5, #2
 800cac6:	2302      	movs	r3, #2
 800cac8:	9206      	str	r2, [sp, #24]
 800caca:	e7c5      	b.n	800ca58 <_vfprintf_r+0xac0>
 800cacc:	4633      	mov	r3, r6
 800cace:	f1b9 3fff 	cmp.w	r9, #4294967295
 800cad2:	f853 8b04 	ldr.w	r8, [r3], #4
 800cad6:	9307      	str	r3, [sp, #28]
 800cad8:	f04f 0600 	mov.w	r6, #0
 800cadc:	f88d 607b 	strb.w	r6, [sp, #123]	@ 0x7b
 800cae0:	d00f      	beq.n	800cb02 <_vfprintf_r+0xb6a>
 800cae2:	464a      	mov	r2, r9
 800cae4:	4631      	mov	r1, r6
 800cae6:	4640      	mov	r0, r8
 800cae8:	f7f3 fbb2 	bl	8000250 <memchr>
 800caec:	4682      	mov	sl, r0
 800caee:	2800      	cmp	r0, #0
 800caf0:	f43f ac7a 	beq.w	800c3e8 <_vfprintf_r+0x450>
 800caf4:	eba0 0908 	sub.w	r9, r0, r8
 800caf8:	46b2      	mov	sl, r6
 800cafa:	9610      	str	r6, [sp, #64]	@ 0x40
 800cafc:	4637      	mov	r7, r6
 800cafe:	9608      	str	r6, [sp, #32]
 800cb00:	e5ec      	b.n	800c6dc <_vfprintf_r+0x744>
 800cb02:	4640      	mov	r0, r8
 800cb04:	f7f3 fb96 	bl	8000234 <strlen>
 800cb08:	46b2      	mov	sl, r6
 800cb0a:	4681      	mov	r9, r0
 800cb0c:	e46c      	b.n	800c3e8 <_vfprintf_r+0x450>
 800cb0e:	f045 0510 	orr.w	r5, r5, #16
 800cb12:	f015 0320 	ands.w	r3, r5, #32
 800cb16:	d009      	beq.n	800cb2c <_vfprintf_r+0xb94>
 800cb18:	3607      	adds	r6, #7
 800cb1a:	f026 0307 	bic.w	r3, r6, #7
 800cb1e:	461a      	mov	r2, r3
 800cb20:	685f      	ldr	r7, [r3, #4]
 800cb22:	f852 6b08 	ldr.w	r6, [r2], #8
 800cb26:	9207      	str	r2, [sp, #28]
 800cb28:	2301      	movs	r3, #1
 800cb2a:	e795      	b.n	800ca58 <_vfprintf_r+0xac0>
 800cb2c:	4632      	mov	r2, r6
 800cb2e:	f015 0710 	ands.w	r7, r5, #16
 800cb32:	f852 6b04 	ldr.w	r6, [r2], #4
 800cb36:	9207      	str	r2, [sp, #28]
 800cb38:	d001      	beq.n	800cb3e <_vfprintf_r+0xba6>
 800cb3a:	461f      	mov	r7, r3
 800cb3c:	e7f4      	b.n	800cb28 <_vfprintf_r+0xb90>
 800cb3e:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800cb42:	d001      	beq.n	800cb48 <_vfprintf_r+0xbb0>
 800cb44:	b2b6      	uxth	r6, r6
 800cb46:	e7ef      	b.n	800cb28 <_vfprintf_r+0xb90>
 800cb48:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 800cb4c:	d0ec      	beq.n	800cb28 <_vfprintf_r+0xb90>
 800cb4e:	b2f6      	uxtb	r6, r6
 800cb50:	e7f3      	b.n	800cb3a <_vfprintf_r+0xba2>
 800cb52:	4b6f      	ldr	r3, [pc, #444]	@ (800cd10 <_vfprintf_r+0xd78>)
 800cb54:	f7ff bb33 	b.w	800c1be <_vfprintf_r+0x226>
 800cb58:	4632      	mov	r2, r6
 800cb5a:	f015 0710 	ands.w	r7, r5, #16
 800cb5e:	f852 6b04 	ldr.w	r6, [r2], #4
 800cb62:	9207      	str	r2, [sp, #28]
 800cb64:	d002      	beq.n	800cb6c <_vfprintf_r+0xbd4>
 800cb66:	461f      	mov	r7, r3
 800cb68:	f7ff bb36 	b.w	800c1d8 <_vfprintf_r+0x240>
 800cb6c:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800cb70:	d002      	beq.n	800cb78 <_vfprintf_r+0xbe0>
 800cb72:	b2b6      	uxth	r6, r6
 800cb74:	f7ff bb30 	b.w	800c1d8 <_vfprintf_r+0x240>
 800cb78:	f415 7700 	ands.w	r7, r5, #512	@ 0x200
 800cb7c:	f43f ab2c 	beq.w	800c1d8 <_vfprintf_r+0x240>
 800cb80:	b2f6      	uxtb	r6, r6
 800cb82:	e7f0      	b.n	800cb66 <_vfprintf_r+0xbce>
 800cb84:	2e0a      	cmp	r6, #10
 800cb86:	f177 0300 	sbcs.w	r3, r7, #0
 800cb8a:	d207      	bcs.n	800cb9c <_vfprintf_r+0xc04>
 800cb8c:	3630      	adds	r6, #48	@ 0x30
 800cb8e:	b2f6      	uxtb	r6, r6
 800cb90:	f88d 6147 	strb.w	r6, [sp, #327]	@ 0x147
 800cb94:	f20d 1847 	addw	r8, sp, #327	@ 0x147
 800cb98:	f000 bc1a 	b.w	800d3d0 <_vfprintf_r+0x1438>
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	9304      	str	r3, [sp, #16]
 800cba0:	9b08      	ldr	r3, [sp, #32]
 800cba2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cba6:	ad52      	add	r5, sp, #328	@ 0x148
 800cba8:	9310      	str	r3, [sp, #64]	@ 0x40
 800cbaa:	220a      	movs	r2, #10
 800cbac:	2300      	movs	r3, #0
 800cbae:	4630      	mov	r0, r6
 800cbb0:	4639      	mov	r1, r7
 800cbb2:	f7f4 f8a1 	bl	8000cf8 <__aeabi_uldivmod>
 800cbb6:	9b04      	ldr	r3, [sp, #16]
 800cbb8:	9011      	str	r0, [sp, #68]	@ 0x44
 800cbba:	3301      	adds	r3, #1
 800cbbc:	9304      	str	r3, [sp, #16]
 800cbbe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cbc0:	3230      	adds	r2, #48	@ 0x30
 800cbc2:	468a      	mov	sl, r1
 800cbc4:	f105 38ff 	add.w	r8, r5, #4294967295
 800cbc8:	f805 2c01 	strb.w	r2, [r5, #-1]
 800cbcc:	b1d3      	cbz	r3, 800cc04 <_vfprintf_r+0xc6c>
 800cbce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbd0:	9a04      	ldr	r2, [sp, #16]
 800cbd2:	781b      	ldrb	r3, [r3, #0]
 800cbd4:	429a      	cmp	r2, r3
 800cbd6:	d115      	bne.n	800cc04 <_vfprintf_r+0xc6c>
 800cbd8:	2aff      	cmp	r2, #255	@ 0xff
 800cbda:	d013      	beq.n	800cc04 <_vfprintf_r+0xc6c>
 800cbdc:	2e0a      	cmp	r6, #10
 800cbde:	f177 0300 	sbcs.w	r3, r7, #0
 800cbe2:	d30f      	bcc.n	800cc04 <_vfprintf_r+0xc6c>
 800cbe4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cbe6:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800cbe8:	eba8 0803 	sub.w	r8, r8, r3
 800cbec:	461a      	mov	r2, r3
 800cbee:	4640      	mov	r0, r8
 800cbf0:	f001 fc62 	bl	800e4b8 <strncpy>
 800cbf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbf6:	785b      	ldrb	r3, [r3, #1]
 800cbf8:	b11b      	cbz	r3, 800cc02 <_vfprintf_r+0xc6a>
 800cbfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbfc:	3301      	adds	r3, #1
 800cbfe:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc00:	2300      	movs	r3, #0
 800cc02:	9304      	str	r3, [sp, #16]
 800cc04:	2e0a      	cmp	r6, #10
 800cc06:	f177 0700 	sbcs.w	r7, r7, #0
 800cc0a:	f0c0 83e1 	bcc.w	800d3d0 <_vfprintf_r+0x1438>
 800cc0e:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800cc10:	4657      	mov	r7, sl
 800cc12:	4645      	mov	r5, r8
 800cc14:	e7c9      	b.n	800cbaa <_vfprintf_r+0xc12>
 800cc16:	f006 030f 	and.w	r3, r6, #15
 800cc1a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800cc1c:	0936      	lsrs	r6, r6, #4
 800cc1e:	5cd3      	ldrb	r3, [r2, r3]
 800cc20:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800cc24:	ea46 7607 	orr.w	r6, r6, r7, lsl #28
 800cc28:	093f      	lsrs	r7, r7, #4
 800cc2a:	ea56 0307 	orrs.w	r3, r6, r7
 800cc2e:	d1f2      	bne.n	800cc16 <_vfprintf_r+0xc7e>
 800cc30:	e3ce      	b.n	800d3d0 <_vfprintf_r+0x1438>
 800cc32:	b91b      	cbnz	r3, 800cc3c <_vfprintf_r+0xca4>
 800cc34:	07ed      	lsls	r5, r5, #31
 800cc36:	d501      	bpl.n	800cc3c <_vfprintf_r+0xca4>
 800cc38:	2630      	movs	r6, #48	@ 0x30
 800cc3a:	e7a9      	b.n	800cb90 <_vfprintf_r+0xbf8>
 800cc3c:	f50d 78a4 	add.w	r8, sp, #328	@ 0x148
 800cc40:	e3c6      	b.n	800d3d0 <_vfprintf_r+0x1438>
 800cc42:	9b06      	ldr	r3, [sp, #24]
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	f000 8390 	beq.w	800d36a <_vfprintf_r+0x13d2>
 800cc4a:	f88d 30e4 	strb.w	r3, [sp, #228]	@ 0xe4
 800cc4e:	2300      	movs	r3, #0
 800cc50:	f88d 307b 	strb.w	r3, [sp, #123]	@ 0x7b
 800cc54:	9607      	str	r6, [sp, #28]
 800cc56:	f7ff bb5c 	b.w	800c312 <_vfprintf_r+0x37a>
 800cc5a:	2010      	movs	r0, #16
 800cc5c:	4403      	add	r3, r0
 800cc5e:	2a07      	cmp	r2, #7
 800cc60:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800cc64:	6060      	str	r0, [r4, #4]
 800cc66:	dd08      	ble.n	800cc7a <_vfprintf_r+0xce2>
 800cc68:	9803      	ldr	r0, [sp, #12]
 800cc6a:	aa26      	add	r2, sp, #152	@ 0x98
 800cc6c:	4659      	mov	r1, fp
 800cc6e:	f000 fbff 	bl	800d470 <__sprint_r>
 800cc72:	2800      	cmp	r0, #0
 800cc74:	f040 8357 	bne.w	800d326 <_vfprintf_r+0x138e>
 800cc78:	a929      	add	r1, sp, #164	@ 0xa4
 800cc7a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cc7c:	3b10      	subs	r3, #16
 800cc7e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cc80:	460c      	mov	r4, r1
 800cc82:	e547      	b.n	800c714 <_vfprintf_r+0x77c>
 800cc84:	460c      	mov	r4, r1
 800cc86:	e562      	b.n	800c74e <_vfprintf_r+0x7b6>
 800cc88:	9803      	ldr	r0, [sp, #12]
 800cc8a:	aa26      	add	r2, sp, #152	@ 0x98
 800cc8c:	4659      	mov	r1, fp
 800cc8e:	f000 fbef 	bl	800d470 <__sprint_r>
 800cc92:	2800      	cmp	r0, #0
 800cc94:	f040 8347 	bne.w	800d326 <_vfprintf_r+0x138e>
 800cc98:	ac29      	add	r4, sp, #164	@ 0xa4
 800cc9a:	e56a      	b.n	800c772 <_vfprintf_r+0x7da>
 800cc9c:	9803      	ldr	r0, [sp, #12]
 800cc9e:	aa26      	add	r2, sp, #152	@ 0x98
 800cca0:	4659      	mov	r1, fp
 800cca2:	f000 fbe5 	bl	800d470 <__sprint_r>
 800cca6:	2800      	cmp	r0, #0
 800cca8:	f040 833d 	bne.w	800d326 <_vfprintf_r+0x138e>
 800ccac:	ac29      	add	r4, sp, #164	@ 0xa4
 800ccae:	e570      	b.n	800c792 <_vfprintf_r+0x7fa>
 800ccb0:	2010      	movs	r0, #16
 800ccb2:	4403      	add	r3, r0
 800ccb4:	2a07      	cmp	r2, #7
 800ccb6:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800ccba:	6060      	str	r0, [r4, #4]
 800ccbc:	dd08      	ble.n	800ccd0 <_vfprintf_r+0xd38>
 800ccbe:	9803      	ldr	r0, [sp, #12]
 800ccc0:	aa26      	add	r2, sp, #152	@ 0x98
 800ccc2:	4659      	mov	r1, fp
 800ccc4:	f000 fbd4 	bl	800d470 <__sprint_r>
 800ccc8:	2800      	cmp	r0, #0
 800ccca:	f040 832c 	bne.w	800d326 <_vfprintf_r+0x138e>
 800ccce:	a929      	add	r1, sp, #164	@ 0xa4
 800ccd0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ccd2:	3b10      	subs	r3, #16
 800ccd4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ccd6:	460c      	mov	r4, r1
 800ccd8:	e564      	b.n	800c7a4 <_vfprintf_r+0x80c>
 800ccda:	460c      	mov	r4, r1
 800ccdc:	e57f      	b.n	800c7de <_vfprintf_r+0x846>
 800ccde:	2010      	movs	r0, #16
 800cce0:	4403      	add	r3, r0
 800cce2:	2a07      	cmp	r2, #7
 800cce4:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800cce8:	6060      	str	r0, [r4, #4]
 800ccea:	dd08      	ble.n	800ccfe <_vfprintf_r+0xd66>
 800ccec:	9803      	ldr	r0, [sp, #12]
 800ccee:	aa26      	add	r2, sp, #152	@ 0x98
 800ccf0:	4659      	mov	r1, fp
 800ccf2:	f000 fbbd 	bl	800d470 <__sprint_r>
 800ccf6:	2800      	cmp	r0, #0
 800ccf8:	f040 8315 	bne.w	800d326 <_vfprintf_r+0x138e>
 800ccfc:	a929      	add	r1, sp, #164	@ 0xa4
 800ccfe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cd00:	3b10      	subs	r3, #16
 800cd02:	9310      	str	r3, [sp, #64]	@ 0x40
 800cd04:	460c      	mov	r4, r1
 800cd06:	e570      	b.n	800c7ea <_vfprintf_r+0x852>
 800cd08:	460c      	mov	r4, r1
 800cd0a:	e58b      	b.n	800c824 <_vfprintf_r+0x88c>
 800cd0c:	08010ae0 	.word	0x08010ae0
 800cd10:	08010af1 	.word	0x08010af1
 800cd14:	9b06      	ldr	r3, [sp, #24]
 800cd16:	2b65      	cmp	r3, #101	@ 0x65
 800cd18:	f340 8245 	ble.w	800d1a6 <_vfprintf_r+0x120e>
 800cd1c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cd20:	2200      	movs	r2, #0
 800cd22:	2300      	movs	r3, #0
 800cd24:	f7f3 ff08 	bl	8000b38 <__aeabi_dcmpeq>
 800cd28:	2800      	cmp	r0, #0
 800cd2a:	d06a      	beq.n	800ce02 <_vfprintf_r+0xe6a>
 800cd2c:	4b73      	ldr	r3, [pc, #460]	@ (800cefc <_vfprintf_r+0xf64>)
 800cd2e:	6023      	str	r3, [r4, #0]
 800cd30:	2301      	movs	r3, #1
 800cd32:	6063      	str	r3, [r4, #4]
 800cd34:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cd36:	3301      	adds	r3, #1
 800cd38:	9328      	str	r3, [sp, #160]	@ 0xa0
 800cd3a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800cd3c:	3301      	adds	r3, #1
 800cd3e:	2b07      	cmp	r3, #7
 800cd40:	9327      	str	r3, [sp, #156]	@ 0x9c
 800cd42:	dc37      	bgt.n	800cdb4 <_vfprintf_r+0xe1c>
 800cd44:	3408      	adds	r4, #8
 800cd46:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cd48:	9a04      	ldr	r2, [sp, #16]
 800cd4a:	4293      	cmp	r3, r2
 800cd4c:	db02      	blt.n	800cd54 <_vfprintf_r+0xdbc>
 800cd4e:	07e9      	lsls	r1, r5, #31
 800cd50:	f57f ad78 	bpl.w	800c844 <_vfprintf_r+0x8ac>
 800cd54:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cd56:	6023      	str	r3, [r4, #0]
 800cd58:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cd5a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cd5c:	6063      	str	r3, [r4, #4]
 800cd5e:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800cd60:	4413      	add	r3, r2
 800cd62:	9328      	str	r3, [sp, #160]	@ 0xa0
 800cd64:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800cd66:	3301      	adds	r3, #1
 800cd68:	2b07      	cmp	r3, #7
 800cd6a:	9327      	str	r3, [sp, #156]	@ 0x9c
 800cd6c:	dc2c      	bgt.n	800cdc8 <_vfprintf_r+0xe30>
 800cd6e:	3408      	adds	r4, #8
 800cd70:	9b04      	ldr	r3, [sp, #16]
 800cd72:	1e5e      	subs	r6, r3, #1
 800cd74:	2e00      	cmp	r6, #0
 800cd76:	f77f ad65 	ble.w	800c844 <_vfprintf_r+0x8ac>
 800cd7a:	4f61      	ldr	r7, [pc, #388]	@ (800cf00 <_vfprintf_r+0xf68>)
 800cd7c:	f04f 0810 	mov.w	r8, #16
 800cd80:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800cd84:	2e10      	cmp	r6, #16
 800cd86:	f103 0301 	add.w	r3, r3, #1
 800cd8a:	f104 0108 	add.w	r1, r4, #8
 800cd8e:	6027      	str	r7, [r4, #0]
 800cd90:	dc24      	bgt.n	800cddc <_vfprintf_r+0xe44>
 800cd92:	6066      	str	r6, [r4, #4]
 800cd94:	2b07      	cmp	r3, #7
 800cd96:	4416      	add	r6, r2
 800cd98:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 800cd9c:	f340 82a2 	ble.w	800d2e4 <_vfprintf_r+0x134c>
 800cda0:	9803      	ldr	r0, [sp, #12]
 800cda2:	aa26      	add	r2, sp, #152	@ 0x98
 800cda4:	4659      	mov	r1, fp
 800cda6:	f000 fb63 	bl	800d470 <__sprint_r>
 800cdaa:	2800      	cmp	r0, #0
 800cdac:	f040 82bb 	bne.w	800d326 <_vfprintf_r+0x138e>
 800cdb0:	ac29      	add	r4, sp, #164	@ 0xa4
 800cdb2:	e547      	b.n	800c844 <_vfprintf_r+0x8ac>
 800cdb4:	9803      	ldr	r0, [sp, #12]
 800cdb6:	aa26      	add	r2, sp, #152	@ 0x98
 800cdb8:	4659      	mov	r1, fp
 800cdba:	f000 fb59 	bl	800d470 <__sprint_r>
 800cdbe:	2800      	cmp	r0, #0
 800cdc0:	f040 82b1 	bne.w	800d326 <_vfprintf_r+0x138e>
 800cdc4:	ac29      	add	r4, sp, #164	@ 0xa4
 800cdc6:	e7be      	b.n	800cd46 <_vfprintf_r+0xdae>
 800cdc8:	9803      	ldr	r0, [sp, #12]
 800cdca:	aa26      	add	r2, sp, #152	@ 0x98
 800cdcc:	4659      	mov	r1, fp
 800cdce:	f000 fb4f 	bl	800d470 <__sprint_r>
 800cdd2:	2800      	cmp	r0, #0
 800cdd4:	f040 82a7 	bne.w	800d326 <_vfprintf_r+0x138e>
 800cdd8:	ac29      	add	r4, sp, #164	@ 0xa4
 800cdda:	e7c9      	b.n	800cd70 <_vfprintf_r+0xdd8>
 800cddc:	3210      	adds	r2, #16
 800cdde:	2b07      	cmp	r3, #7
 800cde0:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800cde4:	f8c4 8004 	str.w	r8, [r4, #4]
 800cde8:	dd08      	ble.n	800cdfc <_vfprintf_r+0xe64>
 800cdea:	9803      	ldr	r0, [sp, #12]
 800cdec:	aa26      	add	r2, sp, #152	@ 0x98
 800cdee:	4659      	mov	r1, fp
 800cdf0:	f000 fb3e 	bl	800d470 <__sprint_r>
 800cdf4:	2800      	cmp	r0, #0
 800cdf6:	f040 8296 	bne.w	800d326 <_vfprintf_r+0x138e>
 800cdfa:	a929      	add	r1, sp, #164	@ 0xa4
 800cdfc:	3e10      	subs	r6, #16
 800cdfe:	460c      	mov	r4, r1
 800ce00:	e7be      	b.n	800cd80 <_vfprintf_r+0xde8>
 800ce02:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	dc7d      	bgt.n	800cf04 <_vfprintf_r+0xf6c>
 800ce08:	4b3c      	ldr	r3, [pc, #240]	@ (800cefc <_vfprintf_r+0xf64>)
 800ce0a:	6023      	str	r3, [r4, #0]
 800ce0c:	2301      	movs	r3, #1
 800ce0e:	6063      	str	r3, [r4, #4]
 800ce10:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ce12:	3301      	adds	r3, #1
 800ce14:	9328      	str	r3, [sp, #160]	@ 0xa0
 800ce16:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800ce18:	3301      	adds	r3, #1
 800ce1a:	2b07      	cmp	r3, #7
 800ce1c:	9327      	str	r3, [sp, #156]	@ 0x9c
 800ce1e:	dc46      	bgt.n	800ceae <_vfprintf_r+0xf16>
 800ce20:	3408      	adds	r4, #8
 800ce22:	9904      	ldr	r1, [sp, #16]
 800ce24:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800ce26:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800ce28:	430b      	orrs	r3, r1
 800ce2a:	f005 0101 	and.w	r1, r5, #1
 800ce2e:	430b      	orrs	r3, r1
 800ce30:	f43f ad08 	beq.w	800c844 <_vfprintf_r+0x8ac>
 800ce34:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ce36:	6023      	str	r3, [r4, #0]
 800ce38:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ce3a:	6063      	str	r3, [r4, #4]
 800ce3c:	441a      	add	r2, r3
 800ce3e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800ce40:	9228      	str	r2, [sp, #160]	@ 0xa0
 800ce42:	3301      	adds	r3, #1
 800ce44:	2b07      	cmp	r3, #7
 800ce46:	9327      	str	r3, [sp, #156]	@ 0x9c
 800ce48:	dc3b      	bgt.n	800cec2 <_vfprintf_r+0xf2a>
 800ce4a:	f104 0308 	add.w	r3, r4, #8
 800ce4e:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800ce50:	2e00      	cmp	r6, #0
 800ce52:	da1b      	bge.n	800ce8c <_vfprintf_r+0xef4>
 800ce54:	4f2a      	ldr	r7, [pc, #168]	@ (800cf00 <_vfprintf_r+0xf68>)
 800ce56:	4276      	negs	r6, r6
 800ce58:	461a      	mov	r2, r3
 800ce5a:	2410      	movs	r4, #16
 800ce5c:	e9dd 1027 	ldrd	r1, r0, [sp, #156]	@ 0x9c
 800ce60:	2e10      	cmp	r6, #16
 800ce62:	f101 0101 	add.w	r1, r1, #1
 800ce66:	f103 0308 	add.w	r3, r3, #8
 800ce6a:	6017      	str	r7, [r2, #0]
 800ce6c:	dc33      	bgt.n	800ced6 <_vfprintf_r+0xf3e>
 800ce6e:	6056      	str	r6, [r2, #4]
 800ce70:	2907      	cmp	r1, #7
 800ce72:	4406      	add	r6, r0
 800ce74:	e9cd 1627 	strd	r1, r6, [sp, #156]	@ 0x9c
 800ce78:	dd08      	ble.n	800ce8c <_vfprintf_r+0xef4>
 800ce7a:	9803      	ldr	r0, [sp, #12]
 800ce7c:	aa26      	add	r2, sp, #152	@ 0x98
 800ce7e:	4659      	mov	r1, fp
 800ce80:	f000 faf6 	bl	800d470 <__sprint_r>
 800ce84:	2800      	cmp	r0, #0
 800ce86:	f040 824e 	bne.w	800d326 <_vfprintf_r+0x138e>
 800ce8a:	ab29      	add	r3, sp, #164	@ 0xa4
 800ce8c:	9a04      	ldr	r2, [sp, #16]
 800ce8e:	9904      	ldr	r1, [sp, #16]
 800ce90:	605a      	str	r2, [r3, #4]
 800ce92:	9a28      	ldr	r2, [sp, #160]	@ 0xa0
 800ce94:	f8c3 8000 	str.w	r8, [r3]
 800ce98:	440a      	add	r2, r1
 800ce9a:	9228      	str	r2, [sp, #160]	@ 0xa0
 800ce9c:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800ce9e:	3201      	adds	r2, #1
 800cea0:	2a07      	cmp	r2, #7
 800cea2:	9227      	str	r2, [sp, #156]	@ 0x9c
 800cea4:	f73f af7c 	bgt.w	800cda0 <_vfprintf_r+0xe08>
 800cea8:	f103 0408 	add.w	r4, r3, #8
 800ceac:	e4ca      	b.n	800c844 <_vfprintf_r+0x8ac>
 800ceae:	9803      	ldr	r0, [sp, #12]
 800ceb0:	aa26      	add	r2, sp, #152	@ 0x98
 800ceb2:	4659      	mov	r1, fp
 800ceb4:	f000 fadc 	bl	800d470 <__sprint_r>
 800ceb8:	2800      	cmp	r0, #0
 800ceba:	f040 8234 	bne.w	800d326 <_vfprintf_r+0x138e>
 800cebe:	ac29      	add	r4, sp, #164	@ 0xa4
 800cec0:	e7af      	b.n	800ce22 <_vfprintf_r+0xe8a>
 800cec2:	9803      	ldr	r0, [sp, #12]
 800cec4:	aa26      	add	r2, sp, #152	@ 0x98
 800cec6:	4659      	mov	r1, fp
 800cec8:	f000 fad2 	bl	800d470 <__sprint_r>
 800cecc:	2800      	cmp	r0, #0
 800cece:	f040 822a 	bne.w	800d326 <_vfprintf_r+0x138e>
 800ced2:	ab29      	add	r3, sp, #164	@ 0xa4
 800ced4:	e7bb      	b.n	800ce4e <_vfprintf_r+0xeb6>
 800ced6:	3010      	adds	r0, #16
 800ced8:	2907      	cmp	r1, #7
 800ceda:	e9cd 1027 	strd	r1, r0, [sp, #156]	@ 0x9c
 800cede:	6054      	str	r4, [r2, #4]
 800cee0:	dd08      	ble.n	800cef4 <_vfprintf_r+0xf5c>
 800cee2:	9803      	ldr	r0, [sp, #12]
 800cee4:	aa26      	add	r2, sp, #152	@ 0x98
 800cee6:	4659      	mov	r1, fp
 800cee8:	f000 fac2 	bl	800d470 <__sprint_r>
 800ceec:	2800      	cmp	r0, #0
 800ceee:	f040 821a 	bne.w	800d326 <_vfprintf_r+0x138e>
 800cef2:	ab29      	add	r3, sp, #164	@ 0xa4
 800cef4:	3e10      	subs	r6, #16
 800cef6:	461a      	mov	r2, r3
 800cef8:	e7b0      	b.n	800ce5c <_vfprintf_r+0xec4>
 800cefa:	bf00      	nop
 800cefc:	08010b02 	.word	0x08010b02
 800cf00:	08010b24 	.word	0x08010b24
 800cf04:	9b04      	ldr	r3, [sp, #16]
 800cf06:	4443      	add	r3, r8
 800cf08:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cf0a:	9b04      	ldr	r3, [sp, #16]
 800cf0c:	42b3      	cmp	r3, r6
 800cf0e:	bfa8      	it	ge
 800cf10:	4633      	movge	r3, r6
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	4699      	mov	r9, r3
 800cf16:	dd0b      	ble.n	800cf30 <_vfprintf_r+0xf98>
 800cf18:	e9c4 8300 	strd	r8, r3, [r4]
 800cf1c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cf1e:	444b      	add	r3, r9
 800cf20:	9328      	str	r3, [sp, #160]	@ 0xa0
 800cf22:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800cf24:	3301      	adds	r3, #1
 800cf26:	2b07      	cmp	r3, #7
 800cf28:	9327      	str	r3, [sp, #156]	@ 0x9c
 800cf2a:	f300 8089 	bgt.w	800d040 <_vfprintf_r+0x10a8>
 800cf2e:	3408      	adds	r4, #8
 800cf30:	f1b9 0f00 	cmp.w	r9, #0
 800cf34:	bfac      	ite	ge
 800cf36:	eba6 0309 	subge.w	r3, r6, r9
 800cf3a:	4633      	movlt	r3, r6
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	9306      	str	r3, [sp, #24]
 800cf40:	dd1c      	ble.n	800cf7c <_vfprintf_r+0xfe4>
 800cf42:	f8df 9364 	ldr.w	r9, [pc, #868]	@ 800d2a8 <_vfprintf_r+0x1310>
 800cf46:	9806      	ldr	r0, [sp, #24]
 800cf48:	f8c4 9000 	str.w	r9, [r4]
 800cf4c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	@ 0x9c
 800cf50:	2810      	cmp	r0, #16
 800cf52:	f102 0201 	add.w	r2, r2, #1
 800cf56:	f104 0108 	add.w	r1, r4, #8
 800cf5a:	dc7b      	bgt.n	800d054 <_vfprintf_r+0x10bc>
 800cf5c:	4403      	add	r3, r0
 800cf5e:	2a07      	cmp	r2, #7
 800cf60:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800cf64:	6060      	str	r0, [r4, #4]
 800cf66:	f340 808a 	ble.w	800d07e <_vfprintf_r+0x10e6>
 800cf6a:	9803      	ldr	r0, [sp, #12]
 800cf6c:	aa26      	add	r2, sp, #152	@ 0x98
 800cf6e:	4659      	mov	r1, fp
 800cf70:	f000 fa7e 	bl	800d470 <__sprint_r>
 800cf74:	2800      	cmp	r0, #0
 800cf76:	f040 81d6 	bne.w	800d326 <_vfprintf_r+0x138e>
 800cf7a:	ac29      	add	r4, sp, #164	@ 0xa4
 800cf7c:	056a      	lsls	r2, r5, #21
 800cf7e:	44b0      	add	r8, r6
 800cf80:	d508      	bpl.n	800cf94 <_vfprintf_r+0xffc>
 800cf82:	9b08      	ldr	r3, [sp, #32]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d17c      	bne.n	800d082 <_vfprintf_r+0x10ea>
 800cf88:	2f00      	cmp	r7, #0
 800cf8a:	d17c      	bne.n	800d086 <_vfprintf_r+0x10ee>
 800cf8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cf8e:	4598      	cmp	r8, r3
 800cf90:	bf28      	it	cs
 800cf92:	4698      	movcs	r8, r3
 800cf94:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800cf96:	9a04      	ldr	r2, [sp, #16]
 800cf98:	4293      	cmp	r3, r2
 800cf9a:	db01      	blt.n	800cfa0 <_vfprintf_r+0x1008>
 800cf9c:	07eb      	lsls	r3, r5, #31
 800cf9e:	d50e      	bpl.n	800cfbe <_vfprintf_r+0x1026>
 800cfa0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cfa2:	6023      	str	r3, [r4, #0]
 800cfa4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cfa6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cfa8:	6063      	str	r3, [r4, #4]
 800cfaa:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800cfac:	4413      	add	r3, r2
 800cfae:	9328      	str	r3, [sp, #160]	@ 0xa0
 800cfb0:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800cfb2:	3301      	adds	r3, #1
 800cfb4:	2b07      	cmp	r3, #7
 800cfb6:	9327      	str	r3, [sp, #156]	@ 0x9c
 800cfb8:	f300 80e1 	bgt.w	800d17e <_vfprintf_r+0x11e6>
 800cfbc:	3408      	adds	r4, #8
 800cfbe:	9b04      	ldr	r3, [sp, #16]
 800cfc0:	9f20      	ldr	r7, [sp, #128]	@ 0x80
 800cfc2:	1bdf      	subs	r7, r3, r7
 800cfc4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cfc6:	eba3 0308 	sub.w	r3, r3, r8
 800cfca:	429f      	cmp	r7, r3
 800cfcc:	bfa8      	it	ge
 800cfce:	461f      	movge	r7, r3
 800cfd0:	2f00      	cmp	r7, #0
 800cfd2:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800cfd4:	dd0a      	ble.n	800cfec <_vfprintf_r+0x1054>
 800cfd6:	443b      	add	r3, r7
 800cfd8:	9328      	str	r3, [sp, #160]	@ 0xa0
 800cfda:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800cfdc:	3301      	adds	r3, #1
 800cfde:	2b07      	cmp	r3, #7
 800cfe0:	e9c4 8700 	strd	r8, r7, [r4]
 800cfe4:	9327      	str	r3, [sp, #156]	@ 0x9c
 800cfe6:	f300 80d4 	bgt.w	800d192 <_vfprintf_r+0x11fa>
 800cfea:	3408      	adds	r4, #8
 800cfec:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800cfee:	9b04      	ldr	r3, [sp, #16]
 800cff0:	2f00      	cmp	r7, #0
 800cff2:	eba3 0606 	sub.w	r6, r3, r6
 800cff6:	bfa8      	it	ge
 800cff8:	1bf6      	subge	r6, r6, r7
 800cffa:	2e00      	cmp	r6, #0
 800cffc:	f77f ac22 	ble.w	800c844 <_vfprintf_r+0x8ac>
 800d000:	4fa9      	ldr	r7, [pc, #676]	@ (800d2a8 <_vfprintf_r+0x1310>)
 800d002:	f04f 0810 	mov.w	r8, #16
 800d006:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800d00a:	2e10      	cmp	r6, #16
 800d00c:	f103 0301 	add.w	r3, r3, #1
 800d010:	f104 0108 	add.w	r1, r4, #8
 800d014:	6027      	str	r7, [r4, #0]
 800d016:	f77f aebc 	ble.w	800cd92 <_vfprintf_r+0xdfa>
 800d01a:	3210      	adds	r2, #16
 800d01c:	2b07      	cmp	r3, #7
 800d01e:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800d022:	f8c4 8004 	str.w	r8, [r4, #4]
 800d026:	dd08      	ble.n	800d03a <_vfprintf_r+0x10a2>
 800d028:	9803      	ldr	r0, [sp, #12]
 800d02a:	aa26      	add	r2, sp, #152	@ 0x98
 800d02c:	4659      	mov	r1, fp
 800d02e:	f000 fa1f 	bl	800d470 <__sprint_r>
 800d032:	2800      	cmp	r0, #0
 800d034:	f040 8177 	bne.w	800d326 <_vfprintf_r+0x138e>
 800d038:	a929      	add	r1, sp, #164	@ 0xa4
 800d03a:	3e10      	subs	r6, #16
 800d03c:	460c      	mov	r4, r1
 800d03e:	e7e2      	b.n	800d006 <_vfprintf_r+0x106e>
 800d040:	9803      	ldr	r0, [sp, #12]
 800d042:	aa26      	add	r2, sp, #152	@ 0x98
 800d044:	4659      	mov	r1, fp
 800d046:	f000 fa13 	bl	800d470 <__sprint_r>
 800d04a:	2800      	cmp	r0, #0
 800d04c:	f040 816b 	bne.w	800d326 <_vfprintf_r+0x138e>
 800d050:	ac29      	add	r4, sp, #164	@ 0xa4
 800d052:	e76d      	b.n	800cf30 <_vfprintf_r+0xf98>
 800d054:	2010      	movs	r0, #16
 800d056:	4403      	add	r3, r0
 800d058:	2a07      	cmp	r2, #7
 800d05a:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800d05e:	6060      	str	r0, [r4, #4]
 800d060:	dd08      	ble.n	800d074 <_vfprintf_r+0x10dc>
 800d062:	9803      	ldr	r0, [sp, #12]
 800d064:	aa26      	add	r2, sp, #152	@ 0x98
 800d066:	4659      	mov	r1, fp
 800d068:	f000 fa02 	bl	800d470 <__sprint_r>
 800d06c:	2800      	cmp	r0, #0
 800d06e:	f040 815a 	bne.w	800d326 <_vfprintf_r+0x138e>
 800d072:	a929      	add	r1, sp, #164	@ 0xa4
 800d074:	9b06      	ldr	r3, [sp, #24]
 800d076:	3b10      	subs	r3, #16
 800d078:	9306      	str	r3, [sp, #24]
 800d07a:	460c      	mov	r4, r1
 800d07c:	e763      	b.n	800cf46 <_vfprintf_r+0xfae>
 800d07e:	460c      	mov	r4, r1
 800d080:	e77c      	b.n	800cf7c <_vfprintf_r+0xfe4>
 800d082:	2f00      	cmp	r7, #0
 800d084:	d04b      	beq.n	800d11e <_vfprintf_r+0x1186>
 800d086:	3f01      	subs	r7, #1
 800d088:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d08a:	6023      	str	r3, [r4, #0]
 800d08c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800d08e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d090:	6063      	str	r3, [r4, #4]
 800d092:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800d094:	4413      	add	r3, r2
 800d096:	9328      	str	r3, [sp, #160]	@ 0xa0
 800d098:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800d09a:	3301      	adds	r3, #1
 800d09c:	2b07      	cmp	r3, #7
 800d09e:	9327      	str	r3, [sp, #156]	@ 0x9c
 800d0a0:	dc44      	bgt.n	800d12c <_vfprintf_r+0x1194>
 800d0a2:	3408      	adds	r4, #8
 800d0a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0a6:	f893 9000 	ldrb.w	r9, [r3]
 800d0aa:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800d0ac:	eba3 0308 	sub.w	r3, r3, r8
 800d0b0:	4599      	cmp	r9, r3
 800d0b2:	bfa8      	it	ge
 800d0b4:	4699      	movge	r9, r3
 800d0b6:	f1b9 0f00 	cmp.w	r9, #0
 800d0ba:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800d0bc:	dd09      	ble.n	800d0d2 <_vfprintf_r+0x113a>
 800d0be:	444b      	add	r3, r9
 800d0c0:	9328      	str	r3, [sp, #160]	@ 0xa0
 800d0c2:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800d0c4:	3301      	adds	r3, #1
 800d0c6:	2b07      	cmp	r3, #7
 800d0c8:	e9c4 8900 	strd	r8, r9, [r4]
 800d0cc:	9327      	str	r3, [sp, #156]	@ 0x9c
 800d0ce:	dc37      	bgt.n	800d140 <_vfprintf_r+0x11a8>
 800d0d0:	3408      	adds	r4, #8
 800d0d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0d4:	781e      	ldrb	r6, [r3, #0]
 800d0d6:	f1b9 0f00 	cmp.w	r9, #0
 800d0da:	bfa8      	it	ge
 800d0dc:	eba6 0609 	subge.w	r6, r6, r9
 800d0e0:	2e00      	cmp	r6, #0
 800d0e2:	dd18      	ble.n	800d116 <_vfprintf_r+0x117e>
 800d0e4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800d0e8:	486f      	ldr	r0, [pc, #444]	@ (800d2a8 <_vfprintf_r+0x1310>)
 800d0ea:	6020      	str	r0, [r4, #0]
 800d0ec:	2e10      	cmp	r6, #16
 800d0ee:	f103 0301 	add.w	r3, r3, #1
 800d0f2:	f104 0108 	add.w	r1, r4, #8
 800d0f6:	dc2d      	bgt.n	800d154 <_vfprintf_r+0x11bc>
 800d0f8:	6066      	str	r6, [r4, #4]
 800d0fa:	2b07      	cmp	r3, #7
 800d0fc:	4416      	add	r6, r2
 800d0fe:	e9cd 3627 	strd	r3, r6, [sp, #156]	@ 0x9c
 800d102:	dd3a      	ble.n	800d17a <_vfprintf_r+0x11e2>
 800d104:	9803      	ldr	r0, [sp, #12]
 800d106:	aa26      	add	r2, sp, #152	@ 0x98
 800d108:	4659      	mov	r1, fp
 800d10a:	f000 f9b1 	bl	800d470 <__sprint_r>
 800d10e:	2800      	cmp	r0, #0
 800d110:	f040 8109 	bne.w	800d326 <_vfprintf_r+0x138e>
 800d114:	ac29      	add	r4, sp, #164	@ 0xa4
 800d116:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d118:	781b      	ldrb	r3, [r3, #0]
 800d11a:	4498      	add	r8, r3
 800d11c:	e731      	b.n	800cf82 <_vfprintf_r+0xfea>
 800d11e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d120:	3b01      	subs	r3, #1
 800d122:	9309      	str	r3, [sp, #36]	@ 0x24
 800d124:	9b08      	ldr	r3, [sp, #32]
 800d126:	3b01      	subs	r3, #1
 800d128:	9308      	str	r3, [sp, #32]
 800d12a:	e7ad      	b.n	800d088 <_vfprintf_r+0x10f0>
 800d12c:	9803      	ldr	r0, [sp, #12]
 800d12e:	aa26      	add	r2, sp, #152	@ 0x98
 800d130:	4659      	mov	r1, fp
 800d132:	f000 f99d 	bl	800d470 <__sprint_r>
 800d136:	2800      	cmp	r0, #0
 800d138:	f040 80f5 	bne.w	800d326 <_vfprintf_r+0x138e>
 800d13c:	ac29      	add	r4, sp, #164	@ 0xa4
 800d13e:	e7b1      	b.n	800d0a4 <_vfprintf_r+0x110c>
 800d140:	9803      	ldr	r0, [sp, #12]
 800d142:	aa26      	add	r2, sp, #152	@ 0x98
 800d144:	4659      	mov	r1, fp
 800d146:	f000 f993 	bl	800d470 <__sprint_r>
 800d14a:	2800      	cmp	r0, #0
 800d14c:	f040 80eb 	bne.w	800d326 <_vfprintf_r+0x138e>
 800d150:	ac29      	add	r4, sp, #164	@ 0xa4
 800d152:	e7be      	b.n	800d0d2 <_vfprintf_r+0x113a>
 800d154:	2010      	movs	r0, #16
 800d156:	4402      	add	r2, r0
 800d158:	2b07      	cmp	r3, #7
 800d15a:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800d15e:	6060      	str	r0, [r4, #4]
 800d160:	dd08      	ble.n	800d174 <_vfprintf_r+0x11dc>
 800d162:	9803      	ldr	r0, [sp, #12]
 800d164:	aa26      	add	r2, sp, #152	@ 0x98
 800d166:	4659      	mov	r1, fp
 800d168:	f000 f982 	bl	800d470 <__sprint_r>
 800d16c:	2800      	cmp	r0, #0
 800d16e:	f040 80da 	bne.w	800d326 <_vfprintf_r+0x138e>
 800d172:	a929      	add	r1, sp, #164	@ 0xa4
 800d174:	3e10      	subs	r6, #16
 800d176:	460c      	mov	r4, r1
 800d178:	e7b4      	b.n	800d0e4 <_vfprintf_r+0x114c>
 800d17a:	460c      	mov	r4, r1
 800d17c:	e7cb      	b.n	800d116 <_vfprintf_r+0x117e>
 800d17e:	9803      	ldr	r0, [sp, #12]
 800d180:	aa26      	add	r2, sp, #152	@ 0x98
 800d182:	4659      	mov	r1, fp
 800d184:	f000 f974 	bl	800d470 <__sprint_r>
 800d188:	2800      	cmp	r0, #0
 800d18a:	f040 80cc 	bne.w	800d326 <_vfprintf_r+0x138e>
 800d18e:	ac29      	add	r4, sp, #164	@ 0xa4
 800d190:	e715      	b.n	800cfbe <_vfprintf_r+0x1026>
 800d192:	9803      	ldr	r0, [sp, #12]
 800d194:	aa26      	add	r2, sp, #152	@ 0x98
 800d196:	4659      	mov	r1, fp
 800d198:	f000 f96a 	bl	800d470 <__sprint_r>
 800d19c:	2800      	cmp	r0, #0
 800d19e:	f040 80c2 	bne.w	800d326 <_vfprintf_r+0x138e>
 800d1a2:	ac29      	add	r4, sp, #164	@ 0xa4
 800d1a4:	e722      	b.n	800cfec <_vfprintf_r+0x1054>
 800d1a6:	9904      	ldr	r1, [sp, #16]
 800d1a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d1aa:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800d1ac:	2901      	cmp	r1, #1
 800d1ae:	f103 0301 	add.w	r3, r3, #1
 800d1b2:	f102 0201 	add.w	r2, r2, #1
 800d1b6:	f104 0608 	add.w	r6, r4, #8
 800d1ba:	dc02      	bgt.n	800d1c2 <_vfprintf_r+0x122a>
 800d1bc:	07ef      	lsls	r7, r5, #31
 800d1be:	f140 8086 	bpl.w	800d2ce <_vfprintf_r+0x1336>
 800d1c2:	2101      	movs	r1, #1
 800d1c4:	2a07      	cmp	r2, #7
 800d1c6:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800d1ca:	f8c4 8000 	str.w	r8, [r4]
 800d1ce:	6061      	str	r1, [r4, #4]
 800d1d0:	dd08      	ble.n	800d1e4 <_vfprintf_r+0x124c>
 800d1d2:	9803      	ldr	r0, [sp, #12]
 800d1d4:	aa26      	add	r2, sp, #152	@ 0x98
 800d1d6:	4659      	mov	r1, fp
 800d1d8:	f000 f94a 	bl	800d470 <__sprint_r>
 800d1dc:	2800      	cmp	r0, #0
 800d1de:	f040 80a2 	bne.w	800d326 <_vfprintf_r+0x138e>
 800d1e2:	ae29      	add	r6, sp, #164	@ 0xa4
 800d1e4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d1e6:	6033      	str	r3, [r6, #0]
 800d1e8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d1ea:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d1ec:	6073      	str	r3, [r6, #4]
 800d1ee:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800d1f0:	4413      	add	r3, r2
 800d1f2:	9328      	str	r3, [sp, #160]	@ 0xa0
 800d1f4:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800d1f6:	3301      	adds	r3, #1
 800d1f8:	2b07      	cmp	r3, #7
 800d1fa:	9327      	str	r3, [sp, #156]	@ 0x9c
 800d1fc:	dc33      	bgt.n	800d266 <_vfprintf_r+0x12ce>
 800d1fe:	3608      	adds	r6, #8
 800d200:	9b04      	ldr	r3, [sp, #16]
 800d202:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d206:	1e5c      	subs	r4, r3, #1
 800d208:	2200      	movs	r2, #0
 800d20a:	2300      	movs	r3, #0
 800d20c:	e9dd 9727 	ldrd	r9, r7, [sp, #156]	@ 0x9c
 800d210:	f7f3 fc92 	bl	8000b38 <__aeabi_dcmpeq>
 800d214:	2800      	cmp	r0, #0
 800d216:	d12f      	bne.n	800d278 <_vfprintf_r+0x12e0>
 800d218:	f108 0201 	add.w	r2, r8, #1
 800d21c:	e9c6 2400 	strd	r2, r4, [r6]
 800d220:	9a04      	ldr	r2, [sp, #16]
 800d222:	f109 0301 	add.w	r3, r9, #1
 800d226:	3f01      	subs	r7, #1
 800d228:	4417      	add	r7, r2
 800d22a:	2b07      	cmp	r3, #7
 800d22c:	e9cd 3727 	strd	r3, r7, [sp, #156]	@ 0x9c
 800d230:	dd56      	ble.n	800d2e0 <_vfprintf_r+0x1348>
 800d232:	9803      	ldr	r0, [sp, #12]
 800d234:	aa26      	add	r2, sp, #152	@ 0x98
 800d236:	4659      	mov	r1, fp
 800d238:	f000 f91a 	bl	800d470 <__sprint_r>
 800d23c:	2800      	cmp	r0, #0
 800d23e:	d172      	bne.n	800d326 <_vfprintf_r+0x138e>
 800d240:	ae29      	add	r6, sp, #164	@ 0xa4
 800d242:	ab22      	add	r3, sp, #136	@ 0x88
 800d244:	6033      	str	r3, [r6, #0]
 800d246:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800d248:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800d24a:	6073      	str	r3, [r6, #4]
 800d24c:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800d24e:	4413      	add	r3, r2
 800d250:	9328      	str	r3, [sp, #160]	@ 0xa0
 800d252:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 800d254:	3301      	adds	r3, #1
 800d256:	2b07      	cmp	r3, #7
 800d258:	9327      	str	r3, [sp, #156]	@ 0x9c
 800d25a:	f73f ada1 	bgt.w	800cda0 <_vfprintf_r+0xe08>
 800d25e:	f106 0408 	add.w	r4, r6, #8
 800d262:	f7ff baef 	b.w	800c844 <_vfprintf_r+0x8ac>
 800d266:	9803      	ldr	r0, [sp, #12]
 800d268:	aa26      	add	r2, sp, #152	@ 0x98
 800d26a:	4659      	mov	r1, fp
 800d26c:	f000 f900 	bl	800d470 <__sprint_r>
 800d270:	2800      	cmp	r0, #0
 800d272:	d158      	bne.n	800d326 <_vfprintf_r+0x138e>
 800d274:	ae29      	add	r6, sp, #164	@ 0xa4
 800d276:	e7c3      	b.n	800d200 <_vfprintf_r+0x1268>
 800d278:	9b04      	ldr	r3, [sp, #16]
 800d27a:	2b01      	cmp	r3, #1
 800d27c:	dde1      	ble.n	800d242 <_vfprintf_r+0x12aa>
 800d27e:	4f0a      	ldr	r7, [pc, #40]	@ (800d2a8 <_vfprintf_r+0x1310>)
 800d280:	f04f 0810 	mov.w	r8, #16
 800d284:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800d288:	2c10      	cmp	r4, #16
 800d28a:	f103 0301 	add.w	r3, r3, #1
 800d28e:	f106 0108 	add.w	r1, r6, #8
 800d292:	6037      	str	r7, [r6, #0]
 800d294:	dc0a      	bgt.n	800d2ac <_vfprintf_r+0x1314>
 800d296:	6074      	str	r4, [r6, #4]
 800d298:	2b07      	cmp	r3, #7
 800d29a:	4414      	add	r4, r2
 800d29c:	e9cd 3427 	strd	r3, r4, [sp, #156]	@ 0x9c
 800d2a0:	dcc7      	bgt.n	800d232 <_vfprintf_r+0x129a>
 800d2a2:	460e      	mov	r6, r1
 800d2a4:	e7cd      	b.n	800d242 <_vfprintf_r+0x12aa>
 800d2a6:	bf00      	nop
 800d2a8:	08010b24 	.word	0x08010b24
 800d2ac:	3210      	adds	r2, #16
 800d2ae:	2b07      	cmp	r3, #7
 800d2b0:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800d2b4:	f8c6 8004 	str.w	r8, [r6, #4]
 800d2b8:	dd06      	ble.n	800d2c8 <_vfprintf_r+0x1330>
 800d2ba:	9803      	ldr	r0, [sp, #12]
 800d2bc:	aa26      	add	r2, sp, #152	@ 0x98
 800d2be:	4659      	mov	r1, fp
 800d2c0:	f000 f8d6 	bl	800d470 <__sprint_r>
 800d2c4:	bb78      	cbnz	r0, 800d326 <_vfprintf_r+0x138e>
 800d2c6:	a929      	add	r1, sp, #164	@ 0xa4
 800d2c8:	3c10      	subs	r4, #16
 800d2ca:	460e      	mov	r6, r1
 800d2cc:	e7da      	b.n	800d284 <_vfprintf_r+0x12ec>
 800d2ce:	2101      	movs	r1, #1
 800d2d0:	2a07      	cmp	r2, #7
 800d2d2:	e9cd 2327 	strd	r2, r3, [sp, #156]	@ 0x9c
 800d2d6:	f8c4 8000 	str.w	r8, [r4]
 800d2da:	6061      	str	r1, [r4, #4]
 800d2dc:	ddb1      	ble.n	800d242 <_vfprintf_r+0x12aa>
 800d2de:	e7a8      	b.n	800d232 <_vfprintf_r+0x129a>
 800d2e0:	3608      	adds	r6, #8
 800d2e2:	e7ae      	b.n	800d242 <_vfprintf_r+0x12aa>
 800d2e4:	460c      	mov	r4, r1
 800d2e6:	f7ff baad 	b.w	800c844 <_vfprintf_r+0x8ac>
 800d2ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d2ec:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d2ee:	1a9d      	subs	r5, r3, r2
 800d2f0:	2d00      	cmp	r5, #0
 800d2f2:	f77f aaaa 	ble.w	800c84a <_vfprintf_r+0x8b2>
 800d2f6:	4e3d      	ldr	r6, [pc, #244]	@ (800d3ec <_vfprintf_r+0x1454>)
 800d2f8:	2710      	movs	r7, #16
 800d2fa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	@ 0x9c
 800d2fe:	2d10      	cmp	r5, #16
 800d300:	f103 0301 	add.w	r3, r3, #1
 800d304:	6026      	str	r6, [r4, #0]
 800d306:	dc18      	bgt.n	800d33a <_vfprintf_r+0x13a2>
 800d308:	6065      	str	r5, [r4, #4]
 800d30a:	2b07      	cmp	r3, #7
 800d30c:	4415      	add	r5, r2
 800d30e:	e9cd 3527 	strd	r3, r5, [sp, #156]	@ 0x9c
 800d312:	f77f aa9a 	ble.w	800c84a <_vfprintf_r+0x8b2>
 800d316:	9803      	ldr	r0, [sp, #12]
 800d318:	aa26      	add	r2, sp, #152	@ 0x98
 800d31a:	4659      	mov	r1, fp
 800d31c:	f000 f8a8 	bl	800d470 <__sprint_r>
 800d320:	2800      	cmp	r0, #0
 800d322:	f43f aa92 	beq.w	800c84a <_vfprintf_r+0x8b2>
 800d326:	f1ba 0f00 	cmp.w	sl, #0
 800d32a:	f43f a892 	beq.w	800c452 <_vfprintf_r+0x4ba>
 800d32e:	9803      	ldr	r0, [sp, #12]
 800d330:	4651      	mov	r1, sl
 800d332:	f7fd fb8f 	bl	800aa54 <_free_r>
 800d336:	f7ff b88c 	b.w	800c452 <_vfprintf_r+0x4ba>
 800d33a:	3210      	adds	r2, #16
 800d33c:	2b07      	cmp	r3, #7
 800d33e:	e9cd 3227 	strd	r3, r2, [sp, #156]	@ 0x9c
 800d342:	6067      	str	r7, [r4, #4]
 800d344:	dc02      	bgt.n	800d34c <_vfprintf_r+0x13b4>
 800d346:	3408      	adds	r4, #8
 800d348:	3d10      	subs	r5, #16
 800d34a:	e7d6      	b.n	800d2fa <_vfprintf_r+0x1362>
 800d34c:	9803      	ldr	r0, [sp, #12]
 800d34e:	aa26      	add	r2, sp, #152	@ 0x98
 800d350:	4659      	mov	r1, fp
 800d352:	f000 f88d 	bl	800d470 <__sprint_r>
 800d356:	2800      	cmp	r0, #0
 800d358:	d1e5      	bne.n	800d326 <_vfprintf_r+0x138e>
 800d35a:	ac29      	add	r4, sp, #164	@ 0xa4
 800d35c:	e7f4      	b.n	800d348 <_vfprintf_r+0x13b0>
 800d35e:	9803      	ldr	r0, [sp, #12]
 800d360:	4651      	mov	r1, sl
 800d362:	f7fd fb77 	bl	800aa54 <_free_r>
 800d366:	f7ff ba88 	b.w	800c87a <_vfprintf_r+0x8e2>
 800d36a:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
 800d36c:	b91b      	cbnz	r3, 800d376 <_vfprintf_r+0x13de>
 800d36e:	2300      	movs	r3, #0
 800d370:	9327      	str	r3, [sp, #156]	@ 0x9c
 800d372:	f7ff b86e 	b.w	800c452 <_vfprintf_r+0x4ba>
 800d376:	9803      	ldr	r0, [sp, #12]
 800d378:	aa26      	add	r2, sp, #152	@ 0x98
 800d37a:	4659      	mov	r1, fp
 800d37c:	f000 f878 	bl	800d470 <__sprint_r>
 800d380:	2800      	cmp	r0, #0
 800d382:	d0f4      	beq.n	800d36e <_vfprintf_r+0x13d6>
 800d384:	f7ff b865 	b.w	800c452 <_vfprintf_r+0x4ba>
 800d388:	ea56 0207 	orrs.w	r2, r6, r7
 800d38c:	9508      	str	r5, [sp, #32]
 800d38e:	f43f ab75 	beq.w	800ca7c <_vfprintf_r+0xae4>
 800d392:	2b01      	cmp	r3, #1
 800d394:	f43f abf6 	beq.w	800cb84 <_vfprintf_r+0xbec>
 800d398:	2b02      	cmp	r3, #2
 800d39a:	f50d 78a4 	add.w	r8, sp, #328	@ 0x148
 800d39e:	f43f ac3a 	beq.w	800cc16 <_vfprintf_r+0xc7e>
 800d3a2:	f006 0307 	and.w	r3, r6, #7
 800d3a6:	08f6      	lsrs	r6, r6, #3
 800d3a8:	ea46 7647 	orr.w	r6, r6, r7, lsl #29
 800d3ac:	08ff      	lsrs	r7, r7, #3
 800d3ae:	3330      	adds	r3, #48	@ 0x30
 800d3b0:	ea56 0107 	orrs.w	r1, r6, r7
 800d3b4:	4642      	mov	r2, r8
 800d3b6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800d3ba:	d1f2      	bne.n	800d3a2 <_vfprintf_r+0x140a>
 800d3bc:	9908      	ldr	r1, [sp, #32]
 800d3be:	07ce      	lsls	r6, r1, #31
 800d3c0:	d506      	bpl.n	800d3d0 <_vfprintf_r+0x1438>
 800d3c2:	2b30      	cmp	r3, #48	@ 0x30
 800d3c4:	d004      	beq.n	800d3d0 <_vfprintf_r+0x1438>
 800d3c6:	2330      	movs	r3, #48	@ 0x30
 800d3c8:	f808 3c01 	strb.w	r3, [r8, #-1]
 800d3cc:	f1a2 0802 	sub.w	r8, r2, #2
 800d3d0:	ab52      	add	r3, sp, #328	@ 0x148
 800d3d2:	9d08      	ldr	r5, [sp, #32]
 800d3d4:	f8cd 9040 	str.w	r9, [sp, #64]	@ 0x40
 800d3d8:	f04f 0a00 	mov.w	sl, #0
 800d3dc:	eba3 0908 	sub.w	r9, r3, r8
 800d3e0:	4657      	mov	r7, sl
 800d3e2:	f8cd a020 	str.w	sl, [sp, #32]
 800d3e6:	4656      	mov	r6, sl
 800d3e8:	f7ff b978 	b.w	800c6dc <_vfprintf_r+0x744>
 800d3ec:	08010b34 	.word	0x08010b34

0800d3f0 <__sbprintf>:
 800d3f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d3f2:	461f      	mov	r7, r3
 800d3f4:	898b      	ldrh	r3, [r1, #12]
 800d3f6:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800d3fa:	f023 0302 	bic.w	r3, r3, #2
 800d3fe:	f8ad 300c 	strh.w	r3, [sp, #12]
 800d402:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800d404:	9319      	str	r3, [sp, #100]	@ 0x64
 800d406:	89cb      	ldrh	r3, [r1, #14]
 800d408:	f8ad 300e 	strh.w	r3, [sp, #14]
 800d40c:	69cb      	ldr	r3, [r1, #28]
 800d40e:	9307      	str	r3, [sp, #28]
 800d410:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800d412:	9309      	str	r3, [sp, #36]	@ 0x24
 800d414:	ab1a      	add	r3, sp, #104	@ 0x68
 800d416:	9300      	str	r3, [sp, #0]
 800d418:	9304      	str	r3, [sp, #16]
 800d41a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d41e:	4615      	mov	r5, r2
 800d420:	4606      	mov	r6, r0
 800d422:	9302      	str	r3, [sp, #8]
 800d424:	9305      	str	r3, [sp, #20]
 800d426:	a816      	add	r0, sp, #88	@ 0x58
 800d428:	2300      	movs	r3, #0
 800d42a:	460c      	mov	r4, r1
 800d42c:	9306      	str	r3, [sp, #24]
 800d42e:	f7fd fa8d 	bl	800a94c <__retarget_lock_init_recursive>
 800d432:	462a      	mov	r2, r5
 800d434:	463b      	mov	r3, r7
 800d436:	4669      	mov	r1, sp
 800d438:	4630      	mov	r0, r6
 800d43a:	f7fe fdad 	bl	800bf98 <_vfprintf_r>
 800d43e:	1e05      	subs	r5, r0, #0
 800d440:	db07      	blt.n	800d452 <__sbprintf+0x62>
 800d442:	4669      	mov	r1, sp
 800d444:	4630      	mov	r0, r6
 800d446:	f000 fdeb 	bl	800e020 <_fflush_r>
 800d44a:	2800      	cmp	r0, #0
 800d44c:	bf18      	it	ne
 800d44e:	f04f 35ff 	movne.w	r5, #4294967295
 800d452:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800d456:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800d458:	065b      	lsls	r3, r3, #25
 800d45a:	bf42      	ittt	mi
 800d45c:	89a3      	ldrhmi	r3, [r4, #12]
 800d45e:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800d462:	81a3      	strhmi	r3, [r4, #12]
 800d464:	f7fd fa73 	bl	800a94e <__retarget_lock_close_recursive>
 800d468:	4628      	mov	r0, r5
 800d46a:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800d46e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d470 <__sprint_r>:
 800d470:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d474:	6893      	ldr	r3, [r2, #8]
 800d476:	4680      	mov	r8, r0
 800d478:	460e      	mov	r6, r1
 800d47a:	4614      	mov	r4, r2
 800d47c:	b343      	cbz	r3, 800d4d0 <__sprint_r+0x60>
 800d47e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800d480:	049d      	lsls	r5, r3, #18
 800d482:	d522      	bpl.n	800d4ca <__sprint_r+0x5a>
 800d484:	6815      	ldr	r5, [r2, #0]
 800d486:	68a0      	ldr	r0, [r4, #8]
 800d488:	3508      	adds	r5, #8
 800d48a:	b928      	cbnz	r0, 800d498 <__sprint_r+0x28>
 800d48c:	2300      	movs	r3, #0
 800d48e:	60a3      	str	r3, [r4, #8]
 800d490:	2300      	movs	r3, #0
 800d492:	6063      	str	r3, [r4, #4]
 800d494:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d498:	e955 b702 	ldrd	fp, r7, [r5, #-8]
 800d49c:	f04f 0900 	mov.w	r9, #0
 800d4a0:	ea4f 0a97 	mov.w	sl, r7, lsr #2
 800d4a4:	45ca      	cmp	sl, r9
 800d4a6:	dc05      	bgt.n	800d4b4 <__sprint_r+0x44>
 800d4a8:	68a3      	ldr	r3, [r4, #8]
 800d4aa:	f027 0703 	bic.w	r7, r7, #3
 800d4ae:	1bdb      	subs	r3, r3, r7
 800d4b0:	60a3      	str	r3, [r4, #8]
 800d4b2:	e7e8      	b.n	800d486 <__sprint_r+0x16>
 800d4b4:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800d4b8:	4632      	mov	r2, r6
 800d4ba:	4640      	mov	r0, r8
 800d4bc:	f000 ffb9 	bl	800e432 <_fputwc_r>
 800d4c0:	1c43      	adds	r3, r0, #1
 800d4c2:	d0e3      	beq.n	800d48c <__sprint_r+0x1c>
 800d4c4:	f109 0901 	add.w	r9, r9, #1
 800d4c8:	e7ec      	b.n	800d4a4 <__sprint_r+0x34>
 800d4ca:	f000 fdcf 	bl	800e06c <__sfvwrite_r>
 800d4ce:	e7dd      	b.n	800d48c <__sprint_r+0x1c>
 800d4d0:	4618      	mov	r0, r3
 800d4d2:	e7dd      	b.n	800d490 <__sprint_r+0x20>

0800d4d4 <_vfiprintf_r>:
 800d4d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4d8:	b0bb      	sub	sp, #236	@ 0xec
 800d4da:	460f      	mov	r7, r1
 800d4dc:	4693      	mov	fp, r2
 800d4de:	461c      	mov	r4, r3
 800d4e0:	461d      	mov	r5, r3
 800d4e2:	9000      	str	r0, [sp, #0]
 800d4e4:	b118      	cbz	r0, 800d4ee <_vfiprintf_r+0x1a>
 800d4e6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800d4e8:	b90b      	cbnz	r3, 800d4ee <_vfiprintf_r+0x1a>
 800d4ea:	f7fd f8ad 	bl	800a648 <__sinit>
 800d4ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d4f0:	07db      	lsls	r3, r3, #31
 800d4f2:	d405      	bmi.n	800d500 <_vfiprintf_r+0x2c>
 800d4f4:	89bb      	ldrh	r3, [r7, #12]
 800d4f6:	059e      	lsls	r6, r3, #22
 800d4f8:	d402      	bmi.n	800d500 <_vfiprintf_r+0x2c>
 800d4fa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d4fc:	f7fd fa28 	bl	800a950 <__retarget_lock_acquire_recursive>
 800d500:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800d504:	0498      	lsls	r0, r3, #18
 800d506:	d406      	bmi.n	800d516 <_vfiprintf_r+0x42>
 800d508:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800d50c:	81bb      	strh	r3, [r7, #12]
 800d50e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d510:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d514:	667b      	str	r3, [r7, #100]	@ 0x64
 800d516:	89bb      	ldrh	r3, [r7, #12]
 800d518:	0719      	lsls	r1, r3, #28
 800d51a:	d501      	bpl.n	800d520 <_vfiprintf_r+0x4c>
 800d51c:	693b      	ldr	r3, [r7, #16]
 800d51e:	b9ab      	cbnz	r3, 800d54c <_vfiprintf_r+0x78>
 800d520:	9800      	ldr	r0, [sp, #0]
 800d522:	4639      	mov	r1, r7
 800d524:	f000 feee 	bl	800e304 <__swsetup_r>
 800d528:	b180      	cbz	r0, 800d54c <_vfiprintf_r+0x78>
 800d52a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d52c:	07da      	lsls	r2, r3, #31
 800d52e:	d506      	bpl.n	800d53e <_vfiprintf_r+0x6a>
 800d530:	f04f 33ff 	mov.w	r3, #4294967295
 800d534:	9303      	str	r3, [sp, #12]
 800d536:	9803      	ldr	r0, [sp, #12]
 800d538:	b03b      	add	sp, #236	@ 0xec
 800d53a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d53e:	89bb      	ldrh	r3, [r7, #12]
 800d540:	059b      	lsls	r3, r3, #22
 800d542:	d4f5      	bmi.n	800d530 <_vfiprintf_r+0x5c>
 800d544:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d546:	f7fd fa04 	bl	800a952 <__retarget_lock_release_recursive>
 800d54a:	e7f1      	b.n	800d530 <_vfiprintf_r+0x5c>
 800d54c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800d550:	f003 021a 	and.w	r2, r3, #26
 800d554:	2a0a      	cmp	r2, #10
 800d556:	d114      	bne.n	800d582 <_vfiprintf_r+0xae>
 800d558:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800d55c:	2a00      	cmp	r2, #0
 800d55e:	db10      	blt.n	800d582 <_vfiprintf_r+0xae>
 800d560:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d562:	07d6      	lsls	r6, r2, #31
 800d564:	d404      	bmi.n	800d570 <_vfiprintf_r+0x9c>
 800d566:	059d      	lsls	r5, r3, #22
 800d568:	d402      	bmi.n	800d570 <_vfiprintf_r+0x9c>
 800d56a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d56c:	f7fd f9f1 	bl	800a952 <__retarget_lock_release_recursive>
 800d570:	9800      	ldr	r0, [sp, #0]
 800d572:	4623      	mov	r3, r4
 800d574:	465a      	mov	r2, fp
 800d576:	4639      	mov	r1, r7
 800d578:	b03b      	add	sp, #236	@ 0xec
 800d57a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d57e:	f000 bc31 	b.w	800dde4 <__sbprintf>
 800d582:	2300      	movs	r3, #0
 800d584:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 800d588:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800d58c:	ae11      	add	r6, sp, #68	@ 0x44
 800d58e:	960e      	str	r6, [sp, #56]	@ 0x38
 800d590:	9307      	str	r3, [sp, #28]
 800d592:	9309      	str	r3, [sp, #36]	@ 0x24
 800d594:	9303      	str	r3, [sp, #12]
 800d596:	465b      	mov	r3, fp
 800d598:	461c      	mov	r4, r3
 800d59a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d59e:	b10a      	cbz	r2, 800d5a4 <_vfiprintf_r+0xd0>
 800d5a0:	2a25      	cmp	r2, #37	@ 0x25
 800d5a2:	d1f9      	bne.n	800d598 <_vfiprintf_r+0xc4>
 800d5a4:	ebb4 080b 	subs.w	r8, r4, fp
 800d5a8:	d00d      	beq.n	800d5c6 <_vfiprintf_r+0xf2>
 800d5aa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d5ac:	4443      	add	r3, r8
 800d5ae:	9310      	str	r3, [sp, #64]	@ 0x40
 800d5b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d5b2:	3301      	adds	r3, #1
 800d5b4:	2b07      	cmp	r3, #7
 800d5b6:	e9c6 b800 	strd	fp, r8, [r6]
 800d5ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d5bc:	dc75      	bgt.n	800d6aa <_vfiprintf_r+0x1d6>
 800d5be:	3608      	adds	r6, #8
 800d5c0:	9b03      	ldr	r3, [sp, #12]
 800d5c2:	4443      	add	r3, r8
 800d5c4:	9303      	str	r3, [sp, #12]
 800d5c6:	7823      	ldrb	r3, [r4, #0]
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	f000 83cd 	beq.w	800dd68 <_vfiprintf_r+0x894>
 800d5ce:	2300      	movs	r3, #0
 800d5d0:	f04f 32ff 	mov.w	r2, #4294967295
 800d5d4:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800d5d8:	3401      	adds	r4, #1
 800d5da:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800d5de:	469a      	mov	sl, r3
 800d5e0:	46a3      	mov	fp, r4
 800d5e2:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800d5e6:	f1a3 0220 	sub.w	r2, r3, #32
 800d5ea:	2a5a      	cmp	r2, #90	@ 0x5a
 800d5ec:	f200 8316 	bhi.w	800dc1c <_vfiprintf_r+0x748>
 800d5f0:	e8df f012 	tbh	[pc, r2, lsl #1]
 800d5f4:	0314009a 	.word	0x0314009a
 800d5f8:	00a20314 	.word	0x00a20314
 800d5fc:	03140314 	.word	0x03140314
 800d600:	00820314 	.word	0x00820314
 800d604:	03140314 	.word	0x03140314
 800d608:	00af00a5 	.word	0x00af00a5
 800d60c:	00ac0314 	.word	0x00ac0314
 800d610:	031400b1 	.word	0x031400b1
 800d614:	00d000cd 	.word	0x00d000cd
 800d618:	00d000d0 	.word	0x00d000d0
 800d61c:	00d000d0 	.word	0x00d000d0
 800d620:	00d000d0 	.word	0x00d000d0
 800d624:	00d000d0 	.word	0x00d000d0
 800d628:	03140314 	.word	0x03140314
 800d62c:	03140314 	.word	0x03140314
 800d630:	03140314 	.word	0x03140314
 800d634:	03140314 	.word	0x03140314
 800d638:	00f70314 	.word	0x00f70314
 800d63c:	03140104 	.word	0x03140104
 800d640:	03140314 	.word	0x03140314
 800d644:	03140314 	.word	0x03140314
 800d648:	03140314 	.word	0x03140314
 800d64c:	03140314 	.word	0x03140314
 800d650:	01520314 	.word	0x01520314
 800d654:	03140314 	.word	0x03140314
 800d658:	019a0314 	.word	0x019a0314
 800d65c:	027a0314 	.word	0x027a0314
 800d660:	03140314 	.word	0x03140314
 800d664:	0314029a 	.word	0x0314029a
 800d668:	03140314 	.word	0x03140314
 800d66c:	03140314 	.word	0x03140314
 800d670:	03140314 	.word	0x03140314
 800d674:	03140314 	.word	0x03140314
 800d678:	00f70314 	.word	0x00f70314
 800d67c:	03140106 	.word	0x03140106
 800d680:	03140314 	.word	0x03140314
 800d684:	010600e0 	.word	0x010600e0
 800d688:	031400f1 	.word	0x031400f1
 800d68c:	031400eb 	.word	0x031400eb
 800d690:	01540132 	.word	0x01540132
 800d694:	00f10189 	.word	0x00f10189
 800d698:	019a0314 	.word	0x019a0314
 800d69c:	027c0098 	.word	0x027c0098
 800d6a0:	03140314 	.word	0x03140314
 800d6a4:	03140065 	.word	0x03140065
 800d6a8:	0098      	.short	0x0098
 800d6aa:	9800      	ldr	r0, [sp, #0]
 800d6ac:	aa0e      	add	r2, sp, #56	@ 0x38
 800d6ae:	4639      	mov	r1, r7
 800d6b0:	f7ff fede 	bl	800d470 <__sprint_r>
 800d6b4:	2800      	cmp	r0, #0
 800d6b6:	f040 8336 	bne.w	800dd26 <_vfiprintf_r+0x852>
 800d6ba:	ae11      	add	r6, sp, #68	@ 0x44
 800d6bc:	e780      	b.n	800d5c0 <_vfiprintf_r+0xec>
 800d6be:	4a99      	ldr	r2, [pc, #612]	@ (800d924 <_vfiprintf_r+0x450>)
 800d6c0:	9205      	str	r2, [sp, #20]
 800d6c2:	f01a 0220 	ands.w	r2, sl, #32
 800d6c6:	f000 8231 	beq.w	800db2c <_vfiprintf_r+0x658>
 800d6ca:	3507      	adds	r5, #7
 800d6cc:	f025 0507 	bic.w	r5, r5, #7
 800d6d0:	46a8      	mov	r8, r5
 800d6d2:	686d      	ldr	r5, [r5, #4]
 800d6d4:	f858 4b08 	ldr.w	r4, [r8], #8
 800d6d8:	f01a 0f01 	tst.w	sl, #1
 800d6dc:	d009      	beq.n	800d6f2 <_vfiprintf_r+0x21e>
 800d6de:	ea54 0205 	orrs.w	r2, r4, r5
 800d6e2:	bf1f      	itttt	ne
 800d6e4:	2230      	movne	r2, #48	@ 0x30
 800d6e6:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 800d6ea:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 800d6ee:	f04a 0a02 	orrne.w	sl, sl, #2
 800d6f2:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800d6f6:	e112      	b.n	800d91e <_vfiprintf_r+0x44a>
 800d6f8:	9800      	ldr	r0, [sp, #0]
 800d6fa:	f000 fef7 	bl	800e4ec <_localeconv_r>
 800d6fe:	6843      	ldr	r3, [r0, #4]
 800d700:	9309      	str	r3, [sp, #36]	@ 0x24
 800d702:	4618      	mov	r0, r3
 800d704:	f7f2 fd96 	bl	8000234 <strlen>
 800d708:	9007      	str	r0, [sp, #28]
 800d70a:	9800      	ldr	r0, [sp, #0]
 800d70c:	f000 feee 	bl	800e4ec <_localeconv_r>
 800d710:	6883      	ldr	r3, [r0, #8]
 800d712:	9306      	str	r3, [sp, #24]
 800d714:	9b07      	ldr	r3, [sp, #28]
 800d716:	b12b      	cbz	r3, 800d724 <_vfiprintf_r+0x250>
 800d718:	9b06      	ldr	r3, [sp, #24]
 800d71a:	b11b      	cbz	r3, 800d724 <_vfiprintf_r+0x250>
 800d71c:	781b      	ldrb	r3, [r3, #0]
 800d71e:	b10b      	cbz	r3, 800d724 <_vfiprintf_r+0x250>
 800d720:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 800d724:	465c      	mov	r4, fp
 800d726:	e75b      	b.n	800d5e0 <_vfiprintf_r+0x10c>
 800d728:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d1f9      	bne.n	800d724 <_vfiprintf_r+0x250>
 800d730:	2320      	movs	r3, #32
 800d732:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800d736:	e7f5      	b.n	800d724 <_vfiprintf_r+0x250>
 800d738:	f04a 0a01 	orr.w	sl, sl, #1
 800d73c:	e7f2      	b.n	800d724 <_vfiprintf_r+0x250>
 800d73e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d742:	9302      	str	r3, [sp, #8]
 800d744:	2b00      	cmp	r3, #0
 800d746:	daed      	bge.n	800d724 <_vfiprintf_r+0x250>
 800d748:	425b      	negs	r3, r3
 800d74a:	9302      	str	r3, [sp, #8]
 800d74c:	f04a 0a04 	orr.w	sl, sl, #4
 800d750:	e7e8      	b.n	800d724 <_vfiprintf_r+0x250>
 800d752:	232b      	movs	r3, #43	@ 0x2b
 800d754:	e7ed      	b.n	800d732 <_vfiprintf_r+0x25e>
 800d756:	465a      	mov	r2, fp
 800d758:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d75c:	2b2a      	cmp	r3, #42	@ 0x2a
 800d75e:	d112      	bne.n	800d786 <_vfiprintf_r+0x2b2>
 800d760:	f855 3b04 	ldr.w	r3, [r5], #4
 800d764:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d768:	9301      	str	r3, [sp, #4]
 800d76a:	4693      	mov	fp, r2
 800d76c:	e7da      	b.n	800d724 <_vfiprintf_r+0x250>
 800d76e:	9b01      	ldr	r3, [sp, #4]
 800d770:	fb00 1303 	mla	r3, r0, r3, r1
 800d774:	9301      	str	r3, [sp, #4]
 800d776:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d77a:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800d77e:	2909      	cmp	r1, #9
 800d780:	d9f5      	bls.n	800d76e <_vfiprintf_r+0x29a>
 800d782:	4693      	mov	fp, r2
 800d784:	e72f      	b.n	800d5e6 <_vfiprintf_r+0x112>
 800d786:	2100      	movs	r1, #0
 800d788:	9101      	str	r1, [sp, #4]
 800d78a:	200a      	movs	r0, #10
 800d78c:	e7f5      	b.n	800d77a <_vfiprintf_r+0x2a6>
 800d78e:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 800d792:	e7c7      	b.n	800d724 <_vfiprintf_r+0x250>
 800d794:	2100      	movs	r1, #0
 800d796:	465a      	mov	r2, fp
 800d798:	9102      	str	r1, [sp, #8]
 800d79a:	200a      	movs	r0, #10
 800d79c:	9902      	ldr	r1, [sp, #8]
 800d79e:	3b30      	subs	r3, #48	@ 0x30
 800d7a0:	fb00 3301 	mla	r3, r0, r1, r3
 800d7a4:	9302      	str	r3, [sp, #8]
 800d7a6:	f812 3b01 	ldrb.w	r3, [r2], #1
 800d7aa:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800d7ae:	2909      	cmp	r1, #9
 800d7b0:	d9f4      	bls.n	800d79c <_vfiprintf_r+0x2c8>
 800d7b2:	e7e6      	b.n	800d782 <_vfiprintf_r+0x2ae>
 800d7b4:	f89b 3000 	ldrb.w	r3, [fp]
 800d7b8:	2b68      	cmp	r3, #104	@ 0x68
 800d7ba:	bf06      	itte	eq
 800d7bc:	f10b 0b01 	addeq.w	fp, fp, #1
 800d7c0:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 800d7c4:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 800d7c8:	e7ac      	b.n	800d724 <_vfiprintf_r+0x250>
 800d7ca:	f89b 3000 	ldrb.w	r3, [fp]
 800d7ce:	2b6c      	cmp	r3, #108	@ 0x6c
 800d7d0:	d104      	bne.n	800d7dc <_vfiprintf_r+0x308>
 800d7d2:	f10b 0b01 	add.w	fp, fp, #1
 800d7d6:	f04a 0a20 	orr.w	sl, sl, #32
 800d7da:	e7a3      	b.n	800d724 <_vfiprintf_r+0x250>
 800d7dc:	f04a 0a10 	orr.w	sl, sl, #16
 800d7e0:	e7a0      	b.n	800d724 <_vfiprintf_r+0x250>
 800d7e2:	46a8      	mov	r8, r5
 800d7e4:	2400      	movs	r4, #0
 800d7e6:	f858 3b04 	ldr.w	r3, [r8], #4
 800d7ea:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800d7ee:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800d7f2:	2301      	movs	r3, #1
 800d7f4:	9301      	str	r3, [sp, #4]
 800d7f6:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 800d7fa:	e0ab      	b.n	800d954 <_vfiprintf_r+0x480>
 800d7fc:	f04a 0a10 	orr.w	sl, sl, #16
 800d800:	f01a 0f20 	tst.w	sl, #32
 800d804:	d011      	beq.n	800d82a <_vfiprintf_r+0x356>
 800d806:	3507      	adds	r5, #7
 800d808:	f025 0507 	bic.w	r5, r5, #7
 800d80c:	46a8      	mov	r8, r5
 800d80e:	686d      	ldr	r5, [r5, #4]
 800d810:	f858 4b08 	ldr.w	r4, [r8], #8
 800d814:	2d00      	cmp	r5, #0
 800d816:	da06      	bge.n	800d826 <_vfiprintf_r+0x352>
 800d818:	4264      	negs	r4, r4
 800d81a:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800d81e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800d822:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800d826:	2301      	movs	r3, #1
 800d828:	e048      	b.n	800d8bc <_vfiprintf_r+0x3e8>
 800d82a:	46a8      	mov	r8, r5
 800d82c:	f01a 0f10 	tst.w	sl, #16
 800d830:	f858 5b04 	ldr.w	r5, [r8], #4
 800d834:	d002      	beq.n	800d83c <_vfiprintf_r+0x368>
 800d836:	462c      	mov	r4, r5
 800d838:	17ed      	asrs	r5, r5, #31
 800d83a:	e7eb      	b.n	800d814 <_vfiprintf_r+0x340>
 800d83c:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800d840:	d003      	beq.n	800d84a <_vfiprintf_r+0x376>
 800d842:	b22c      	sxth	r4, r5
 800d844:	f345 35c0 	sbfx	r5, r5, #15, #1
 800d848:	e7e4      	b.n	800d814 <_vfiprintf_r+0x340>
 800d84a:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800d84e:	d0f2      	beq.n	800d836 <_vfiprintf_r+0x362>
 800d850:	b26c      	sxtb	r4, r5
 800d852:	f345 15c0 	sbfx	r5, r5, #7, #1
 800d856:	e7dd      	b.n	800d814 <_vfiprintf_r+0x340>
 800d858:	f01a 0f20 	tst.w	sl, #32
 800d85c:	d007      	beq.n	800d86e <_vfiprintf_r+0x39a>
 800d85e:	9a03      	ldr	r2, [sp, #12]
 800d860:	682b      	ldr	r3, [r5, #0]
 800d862:	9903      	ldr	r1, [sp, #12]
 800d864:	17d2      	asrs	r2, r2, #31
 800d866:	e9c3 1200 	strd	r1, r2, [r3]
 800d86a:	3504      	adds	r5, #4
 800d86c:	e693      	b.n	800d596 <_vfiprintf_r+0xc2>
 800d86e:	f01a 0f10 	tst.w	sl, #16
 800d872:	d003      	beq.n	800d87c <_vfiprintf_r+0x3a8>
 800d874:	682b      	ldr	r3, [r5, #0]
 800d876:	9a03      	ldr	r2, [sp, #12]
 800d878:	601a      	str	r2, [r3, #0]
 800d87a:	e7f6      	b.n	800d86a <_vfiprintf_r+0x396>
 800d87c:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800d880:	d003      	beq.n	800d88a <_vfiprintf_r+0x3b6>
 800d882:	682b      	ldr	r3, [r5, #0]
 800d884:	9a03      	ldr	r2, [sp, #12]
 800d886:	801a      	strh	r2, [r3, #0]
 800d888:	e7ef      	b.n	800d86a <_vfiprintf_r+0x396>
 800d88a:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800d88e:	d0f1      	beq.n	800d874 <_vfiprintf_r+0x3a0>
 800d890:	682b      	ldr	r3, [r5, #0]
 800d892:	9a03      	ldr	r2, [sp, #12]
 800d894:	701a      	strb	r2, [r3, #0]
 800d896:	e7e8      	b.n	800d86a <_vfiprintf_r+0x396>
 800d898:	f04a 0a10 	orr.w	sl, sl, #16
 800d89c:	f01a 0320 	ands.w	r3, sl, #32
 800d8a0:	d01f      	beq.n	800d8e2 <_vfiprintf_r+0x40e>
 800d8a2:	3507      	adds	r5, #7
 800d8a4:	f025 0507 	bic.w	r5, r5, #7
 800d8a8:	46a8      	mov	r8, r5
 800d8aa:	686d      	ldr	r5, [r5, #4]
 800d8ac:	f858 4b08 	ldr.w	r4, [r8], #8
 800d8b0:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 800d8bc:	9a01      	ldr	r2, [sp, #4]
 800d8be:	3201      	adds	r2, #1
 800d8c0:	f000 825f 	beq.w	800dd82 <_vfiprintf_r+0x8ae>
 800d8c4:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 800d8c8:	9204      	str	r2, [sp, #16]
 800d8ca:	ea54 0205 	orrs.w	r2, r4, r5
 800d8ce:	f040 825e 	bne.w	800dd8e <_vfiprintf_r+0x8ba>
 800d8d2:	9a01      	ldr	r2, [sp, #4]
 800d8d4:	2a00      	cmp	r2, #0
 800d8d6:	f000 8198 	beq.w	800dc0a <_vfiprintf_r+0x736>
 800d8da:	2b01      	cmp	r3, #1
 800d8dc:	f040 825a 	bne.w	800dd94 <_vfiprintf_r+0x8c0>
 800d8e0:	e13b      	b.n	800db5a <_vfiprintf_r+0x686>
 800d8e2:	46a8      	mov	r8, r5
 800d8e4:	f01a 0510 	ands.w	r5, sl, #16
 800d8e8:	f858 4b04 	ldr.w	r4, [r8], #4
 800d8ec:	d001      	beq.n	800d8f2 <_vfiprintf_r+0x41e>
 800d8ee:	461d      	mov	r5, r3
 800d8f0:	e7de      	b.n	800d8b0 <_vfiprintf_r+0x3dc>
 800d8f2:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800d8f6:	d001      	beq.n	800d8fc <_vfiprintf_r+0x428>
 800d8f8:	b2a4      	uxth	r4, r4
 800d8fa:	e7d9      	b.n	800d8b0 <_vfiprintf_r+0x3dc>
 800d8fc:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800d900:	d0d6      	beq.n	800d8b0 <_vfiprintf_r+0x3dc>
 800d902:	b2e4      	uxtb	r4, r4
 800d904:	e7f3      	b.n	800d8ee <_vfiprintf_r+0x41a>
 800d906:	46a8      	mov	r8, r5
 800d908:	f647 0330 	movw	r3, #30768	@ 0x7830
 800d90c:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 800d910:	f858 4b04 	ldr.w	r4, [r8], #4
 800d914:	4b03      	ldr	r3, [pc, #12]	@ (800d924 <_vfiprintf_r+0x450>)
 800d916:	9305      	str	r3, [sp, #20]
 800d918:	2500      	movs	r5, #0
 800d91a:	f04a 0a02 	orr.w	sl, sl, #2
 800d91e:	2302      	movs	r3, #2
 800d920:	e7c9      	b.n	800d8b6 <_vfiprintf_r+0x3e2>
 800d922:	bf00      	nop
 800d924:	08010ae0 	.word	0x08010ae0
 800d928:	9b01      	ldr	r3, [sp, #4]
 800d92a:	46a8      	mov	r8, r5
 800d92c:	1c5c      	adds	r4, r3, #1
 800d92e:	f04f 0500 	mov.w	r5, #0
 800d932:	f858 9b04 	ldr.w	r9, [r8], #4
 800d936:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 800d93a:	f000 80d0 	beq.w	800dade <_vfiprintf_r+0x60a>
 800d93e:	461a      	mov	r2, r3
 800d940:	4629      	mov	r1, r5
 800d942:	4648      	mov	r0, r9
 800d944:	f7f2 fc84 	bl	8000250 <memchr>
 800d948:	4604      	mov	r4, r0
 800d94a:	b118      	cbz	r0, 800d954 <_vfiprintf_r+0x480>
 800d94c:	eba0 0309 	sub.w	r3, r0, r9
 800d950:	9301      	str	r3, [sp, #4]
 800d952:	462c      	mov	r4, r5
 800d954:	9b01      	ldr	r3, [sp, #4]
 800d956:	42a3      	cmp	r3, r4
 800d958:	bfb8      	it	lt
 800d95a:	4623      	movlt	r3, r4
 800d95c:	9304      	str	r3, [sp, #16]
 800d95e:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800d962:	b113      	cbz	r3, 800d96a <_vfiprintf_r+0x496>
 800d964:	9b04      	ldr	r3, [sp, #16]
 800d966:	3301      	adds	r3, #1
 800d968:	9304      	str	r3, [sp, #16]
 800d96a:	f01a 0302 	ands.w	r3, sl, #2
 800d96e:	9308      	str	r3, [sp, #32]
 800d970:	bf1e      	ittt	ne
 800d972:	9b04      	ldrne	r3, [sp, #16]
 800d974:	3302      	addne	r3, #2
 800d976:	9304      	strne	r3, [sp, #16]
 800d978:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 800d97c:	930a      	str	r3, [sp, #40]	@ 0x28
 800d97e:	d11f      	bne.n	800d9c0 <_vfiprintf_r+0x4ec>
 800d980:	9b02      	ldr	r3, [sp, #8]
 800d982:	9a04      	ldr	r2, [sp, #16]
 800d984:	1a9d      	subs	r5, r3, r2
 800d986:	2d00      	cmp	r5, #0
 800d988:	dd1a      	ble.n	800d9c0 <_vfiprintf_r+0x4ec>
 800d98a:	4ba9      	ldr	r3, [pc, #676]	@ (800dc30 <_vfiprintf_r+0x75c>)
 800d98c:	6033      	str	r3, [r6, #0]
 800d98e:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800d992:	2d10      	cmp	r5, #16
 800d994:	f102 0201 	add.w	r2, r2, #1
 800d998:	f106 0008 	add.w	r0, r6, #8
 800d99c:	f300 814e 	bgt.w	800dc3c <_vfiprintf_r+0x768>
 800d9a0:	6075      	str	r5, [r6, #4]
 800d9a2:	2a07      	cmp	r2, #7
 800d9a4:	4465      	add	r5, ip
 800d9a6:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800d9aa:	f340 815a 	ble.w	800dc62 <_vfiprintf_r+0x78e>
 800d9ae:	9800      	ldr	r0, [sp, #0]
 800d9b0:	aa0e      	add	r2, sp, #56	@ 0x38
 800d9b2:	4639      	mov	r1, r7
 800d9b4:	f7ff fd5c 	bl	800d470 <__sprint_r>
 800d9b8:	2800      	cmp	r0, #0
 800d9ba:	f040 81b4 	bne.w	800dd26 <_vfiprintf_r+0x852>
 800d9be:	ae11      	add	r6, sp, #68	@ 0x44
 800d9c0:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 800d9c4:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800d9c8:	b161      	cbz	r1, 800d9e4 <_vfiprintf_r+0x510>
 800d9ca:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 800d9ce:	3301      	adds	r3, #1
 800d9d0:	6031      	str	r1, [r6, #0]
 800d9d2:	2101      	movs	r1, #1
 800d9d4:	440a      	add	r2, r1
 800d9d6:	2b07      	cmp	r3, #7
 800d9d8:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800d9dc:	6071      	str	r1, [r6, #4]
 800d9de:	f300 8142 	bgt.w	800dc66 <_vfiprintf_r+0x792>
 800d9e2:	3608      	adds	r6, #8
 800d9e4:	9908      	ldr	r1, [sp, #32]
 800d9e6:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800d9ea:	b159      	cbz	r1, 800da04 <_vfiprintf_r+0x530>
 800d9ec:	a90d      	add	r1, sp, #52	@ 0x34
 800d9ee:	3301      	adds	r3, #1
 800d9f0:	6031      	str	r1, [r6, #0]
 800d9f2:	2102      	movs	r1, #2
 800d9f4:	440a      	add	r2, r1
 800d9f6:	2b07      	cmp	r3, #7
 800d9f8:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800d9fc:	6071      	str	r1, [r6, #4]
 800d9fe:	f300 813b 	bgt.w	800dc78 <_vfiprintf_r+0x7a4>
 800da02:	3608      	adds	r6, #8
 800da04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da06:	2b80      	cmp	r3, #128	@ 0x80
 800da08:	d11f      	bne.n	800da4a <_vfiprintf_r+0x576>
 800da0a:	9b02      	ldr	r3, [sp, #8]
 800da0c:	9a04      	ldr	r2, [sp, #16]
 800da0e:	1a9d      	subs	r5, r3, r2
 800da10:	2d00      	cmp	r5, #0
 800da12:	dd1a      	ble.n	800da4a <_vfiprintf_r+0x576>
 800da14:	4b87      	ldr	r3, [pc, #540]	@ (800dc34 <_vfiprintf_r+0x760>)
 800da16:	6033      	str	r3, [r6, #0]
 800da18:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800da1c:	2d10      	cmp	r5, #16
 800da1e:	f102 0201 	add.w	r2, r2, #1
 800da22:	f106 0008 	add.w	r0, r6, #8
 800da26:	f300 8130 	bgt.w	800dc8a <_vfiprintf_r+0x7b6>
 800da2a:	6075      	str	r5, [r6, #4]
 800da2c:	2a07      	cmp	r2, #7
 800da2e:	4465      	add	r5, ip
 800da30:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800da34:	f340 813c 	ble.w	800dcb0 <_vfiprintf_r+0x7dc>
 800da38:	9800      	ldr	r0, [sp, #0]
 800da3a:	aa0e      	add	r2, sp, #56	@ 0x38
 800da3c:	4639      	mov	r1, r7
 800da3e:	f7ff fd17 	bl	800d470 <__sprint_r>
 800da42:	2800      	cmp	r0, #0
 800da44:	f040 816f 	bne.w	800dd26 <_vfiprintf_r+0x852>
 800da48:	ae11      	add	r6, sp, #68	@ 0x44
 800da4a:	9b01      	ldr	r3, [sp, #4]
 800da4c:	1ae4      	subs	r4, r4, r3
 800da4e:	2c00      	cmp	r4, #0
 800da50:	dd1a      	ble.n	800da88 <_vfiprintf_r+0x5b4>
 800da52:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800da56:	4877      	ldr	r0, [pc, #476]	@ (800dc34 <_vfiprintf_r+0x760>)
 800da58:	6030      	str	r0, [r6, #0]
 800da5a:	2c10      	cmp	r4, #16
 800da5c:	f103 0301 	add.w	r3, r3, #1
 800da60:	f106 0108 	add.w	r1, r6, #8
 800da64:	f300 8126 	bgt.w	800dcb4 <_vfiprintf_r+0x7e0>
 800da68:	6074      	str	r4, [r6, #4]
 800da6a:	2b07      	cmp	r3, #7
 800da6c:	4414      	add	r4, r2
 800da6e:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 800da72:	f340 8130 	ble.w	800dcd6 <_vfiprintf_r+0x802>
 800da76:	9800      	ldr	r0, [sp, #0]
 800da78:	aa0e      	add	r2, sp, #56	@ 0x38
 800da7a:	4639      	mov	r1, r7
 800da7c:	f7ff fcf8 	bl	800d470 <__sprint_r>
 800da80:	2800      	cmp	r0, #0
 800da82:	f040 8150 	bne.w	800dd26 <_vfiprintf_r+0x852>
 800da86:	ae11      	add	r6, sp, #68	@ 0x44
 800da88:	9b01      	ldr	r3, [sp, #4]
 800da8a:	9a01      	ldr	r2, [sp, #4]
 800da8c:	6073      	str	r3, [r6, #4]
 800da8e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800da90:	f8c6 9000 	str.w	r9, [r6]
 800da94:	4413      	add	r3, r2
 800da96:	9310      	str	r3, [sp, #64]	@ 0x40
 800da98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da9a:	3301      	adds	r3, #1
 800da9c:	2b07      	cmp	r3, #7
 800da9e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800daa0:	f300 811b 	bgt.w	800dcda <_vfiprintf_r+0x806>
 800daa4:	f106 0308 	add.w	r3, r6, #8
 800daa8:	f01a 0f04 	tst.w	sl, #4
 800daac:	f040 811d 	bne.w	800dcea <_vfiprintf_r+0x816>
 800dab0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dab4:	9904      	ldr	r1, [sp, #16]
 800dab6:	428a      	cmp	r2, r1
 800dab8:	bfac      	ite	ge
 800daba:	189b      	addge	r3, r3, r2
 800dabc:	185b      	addlt	r3, r3, r1
 800dabe:	9303      	str	r3, [sp, #12]
 800dac0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dac2:	b13b      	cbz	r3, 800dad4 <_vfiprintf_r+0x600>
 800dac4:	9800      	ldr	r0, [sp, #0]
 800dac6:	aa0e      	add	r2, sp, #56	@ 0x38
 800dac8:	4639      	mov	r1, r7
 800daca:	f7ff fcd1 	bl	800d470 <__sprint_r>
 800dace:	2800      	cmp	r0, #0
 800dad0:	f040 8129 	bne.w	800dd26 <_vfiprintf_r+0x852>
 800dad4:	2300      	movs	r3, #0
 800dad6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dad8:	4645      	mov	r5, r8
 800dada:	ae11      	add	r6, sp, #68	@ 0x44
 800dadc:	e55b      	b.n	800d596 <_vfiprintf_r+0xc2>
 800dade:	4648      	mov	r0, r9
 800dae0:	f7f2 fba8 	bl	8000234 <strlen>
 800dae4:	9001      	str	r0, [sp, #4]
 800dae6:	e734      	b.n	800d952 <_vfiprintf_r+0x47e>
 800dae8:	f04a 0a10 	orr.w	sl, sl, #16
 800daec:	f01a 0320 	ands.w	r3, sl, #32
 800daf0:	d008      	beq.n	800db04 <_vfiprintf_r+0x630>
 800daf2:	3507      	adds	r5, #7
 800daf4:	f025 0507 	bic.w	r5, r5, #7
 800daf8:	46a8      	mov	r8, r5
 800dafa:	686d      	ldr	r5, [r5, #4]
 800dafc:	f858 4b08 	ldr.w	r4, [r8], #8
 800db00:	2301      	movs	r3, #1
 800db02:	e6d8      	b.n	800d8b6 <_vfiprintf_r+0x3e2>
 800db04:	46a8      	mov	r8, r5
 800db06:	f01a 0510 	ands.w	r5, sl, #16
 800db0a:	f858 4b04 	ldr.w	r4, [r8], #4
 800db0e:	d001      	beq.n	800db14 <_vfiprintf_r+0x640>
 800db10:	461d      	mov	r5, r3
 800db12:	e7f5      	b.n	800db00 <_vfiprintf_r+0x62c>
 800db14:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800db18:	d001      	beq.n	800db1e <_vfiprintf_r+0x64a>
 800db1a:	b2a4      	uxth	r4, r4
 800db1c:	e7f0      	b.n	800db00 <_vfiprintf_r+0x62c>
 800db1e:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800db22:	d0ed      	beq.n	800db00 <_vfiprintf_r+0x62c>
 800db24:	b2e4      	uxtb	r4, r4
 800db26:	e7f3      	b.n	800db10 <_vfiprintf_r+0x63c>
 800db28:	4a43      	ldr	r2, [pc, #268]	@ (800dc38 <_vfiprintf_r+0x764>)
 800db2a:	e5c9      	b.n	800d6c0 <_vfiprintf_r+0x1ec>
 800db2c:	46a8      	mov	r8, r5
 800db2e:	f01a 0510 	ands.w	r5, sl, #16
 800db32:	f858 4b04 	ldr.w	r4, [r8], #4
 800db36:	d001      	beq.n	800db3c <_vfiprintf_r+0x668>
 800db38:	4615      	mov	r5, r2
 800db3a:	e5cd      	b.n	800d6d8 <_vfiprintf_r+0x204>
 800db3c:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 800db40:	d001      	beq.n	800db46 <_vfiprintf_r+0x672>
 800db42:	b2a4      	uxth	r4, r4
 800db44:	e5c8      	b.n	800d6d8 <_vfiprintf_r+0x204>
 800db46:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800db4a:	f43f adc5 	beq.w	800d6d8 <_vfiprintf_r+0x204>
 800db4e:	b2e4      	uxtb	r4, r4
 800db50:	e7f2      	b.n	800db38 <_vfiprintf_r+0x664>
 800db52:	2c0a      	cmp	r4, #10
 800db54:	f175 0300 	sbcs.w	r3, r5, #0
 800db58:	d206      	bcs.n	800db68 <_vfiprintf_r+0x694>
 800db5a:	3430      	adds	r4, #48	@ 0x30
 800db5c:	b2e4      	uxtb	r4, r4
 800db5e:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 800db62:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 800db66:	e131      	b.n	800ddcc <_vfiprintf_r+0x8f8>
 800db68:	ab3a      	add	r3, sp, #232	@ 0xe8
 800db6a:	9308      	str	r3, [sp, #32]
 800db6c:	9b04      	ldr	r3, [sp, #16]
 800db6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800db72:	f04f 0a00 	mov.w	sl, #0
 800db76:	930a      	str	r3, [sp, #40]	@ 0x28
 800db78:	220a      	movs	r2, #10
 800db7a:	2300      	movs	r3, #0
 800db7c:	4620      	mov	r0, r4
 800db7e:	4629      	mov	r1, r5
 800db80:	f7f3 f8ba 	bl	8000cf8 <__aeabi_uldivmod>
 800db84:	460b      	mov	r3, r1
 800db86:	9908      	ldr	r1, [sp, #32]
 800db88:	900b      	str	r0, [sp, #44]	@ 0x2c
 800db8a:	3230      	adds	r2, #48	@ 0x30
 800db8c:	f801 2c01 	strb.w	r2, [r1, #-1]
 800db90:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800db92:	f101 39ff 	add.w	r9, r1, #4294967295
 800db96:	f10a 0a01 	add.w	sl, sl, #1
 800db9a:	b1e2      	cbz	r2, 800dbd6 <_vfiprintf_r+0x702>
 800db9c:	9a06      	ldr	r2, [sp, #24]
 800db9e:	7812      	ldrb	r2, [r2, #0]
 800dba0:	4552      	cmp	r2, sl
 800dba2:	d118      	bne.n	800dbd6 <_vfiprintf_r+0x702>
 800dba4:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 800dba8:	d015      	beq.n	800dbd6 <_vfiprintf_r+0x702>
 800dbaa:	2c0a      	cmp	r4, #10
 800dbac:	f175 0200 	sbcs.w	r2, r5, #0
 800dbb0:	d311      	bcc.n	800dbd6 <_vfiprintf_r+0x702>
 800dbb2:	9308      	str	r3, [sp, #32]
 800dbb4:	9b07      	ldr	r3, [sp, #28]
 800dbb6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dbb8:	eba9 0903 	sub.w	r9, r9, r3
 800dbbc:	461a      	mov	r2, r3
 800dbbe:	4648      	mov	r0, r9
 800dbc0:	f000 fc7a 	bl	800e4b8 <strncpy>
 800dbc4:	9b06      	ldr	r3, [sp, #24]
 800dbc6:	785a      	ldrb	r2, [r3, #1]
 800dbc8:	9b08      	ldr	r3, [sp, #32]
 800dbca:	b172      	cbz	r2, 800dbea <_vfiprintf_r+0x716>
 800dbcc:	9a06      	ldr	r2, [sp, #24]
 800dbce:	3201      	adds	r2, #1
 800dbd0:	9206      	str	r2, [sp, #24]
 800dbd2:	f04f 0a00 	mov.w	sl, #0
 800dbd6:	2c0a      	cmp	r4, #10
 800dbd8:	f175 0500 	sbcs.w	r5, r5, #0
 800dbdc:	f0c0 80f6 	bcc.w	800ddcc <_vfiprintf_r+0x8f8>
 800dbe0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800dbe2:	f8cd 9020 	str.w	r9, [sp, #32]
 800dbe6:	461d      	mov	r5, r3
 800dbe8:	e7c6      	b.n	800db78 <_vfiprintf_r+0x6a4>
 800dbea:	4692      	mov	sl, r2
 800dbec:	e7f3      	b.n	800dbd6 <_vfiprintf_r+0x702>
 800dbee:	f004 030f 	and.w	r3, r4, #15
 800dbf2:	9a05      	ldr	r2, [sp, #20]
 800dbf4:	0924      	lsrs	r4, r4, #4
 800dbf6:	5cd3      	ldrb	r3, [r2, r3]
 800dbf8:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800dbfc:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800dc00:	092d      	lsrs	r5, r5, #4
 800dc02:	ea54 0305 	orrs.w	r3, r4, r5
 800dc06:	d1f2      	bne.n	800dbee <_vfiprintf_r+0x71a>
 800dc08:	e0e0      	b.n	800ddcc <_vfiprintf_r+0x8f8>
 800dc0a:	b923      	cbnz	r3, 800dc16 <_vfiprintf_r+0x742>
 800dc0c:	f01a 0f01 	tst.w	sl, #1
 800dc10:	d001      	beq.n	800dc16 <_vfiprintf_r+0x742>
 800dc12:	2430      	movs	r4, #48	@ 0x30
 800dc14:	e7a3      	b.n	800db5e <_vfiprintf_r+0x68a>
 800dc16:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800dc1a:	e0d7      	b.n	800ddcc <_vfiprintf_r+0x8f8>
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	f000 80a3 	beq.w	800dd68 <_vfiprintf_r+0x894>
 800dc22:	2400      	movs	r4, #0
 800dc24:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800dc28:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800dc2c:	46a8      	mov	r8, r5
 800dc2e:	e5e0      	b.n	800d7f2 <_vfiprintf_r+0x31e>
 800dc30:	08010b54 	.word	0x08010b54
 800dc34:	08010b44 	.word	0x08010b44
 800dc38:	08010af1 	.word	0x08010af1
 800dc3c:	2110      	movs	r1, #16
 800dc3e:	6071      	str	r1, [r6, #4]
 800dc40:	2a07      	cmp	r2, #7
 800dc42:	4461      	add	r1, ip
 800dc44:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800dc48:	dd08      	ble.n	800dc5c <_vfiprintf_r+0x788>
 800dc4a:	9800      	ldr	r0, [sp, #0]
 800dc4c:	aa0e      	add	r2, sp, #56	@ 0x38
 800dc4e:	4639      	mov	r1, r7
 800dc50:	f7ff fc0e 	bl	800d470 <__sprint_r>
 800dc54:	2800      	cmp	r0, #0
 800dc56:	d166      	bne.n	800dd26 <_vfiprintf_r+0x852>
 800dc58:	4b60      	ldr	r3, [pc, #384]	@ (800dddc <_vfiprintf_r+0x908>)
 800dc5a:	a811      	add	r0, sp, #68	@ 0x44
 800dc5c:	3d10      	subs	r5, #16
 800dc5e:	4606      	mov	r6, r0
 800dc60:	e694      	b.n	800d98c <_vfiprintf_r+0x4b8>
 800dc62:	4606      	mov	r6, r0
 800dc64:	e6ac      	b.n	800d9c0 <_vfiprintf_r+0x4ec>
 800dc66:	9800      	ldr	r0, [sp, #0]
 800dc68:	aa0e      	add	r2, sp, #56	@ 0x38
 800dc6a:	4639      	mov	r1, r7
 800dc6c:	f7ff fc00 	bl	800d470 <__sprint_r>
 800dc70:	2800      	cmp	r0, #0
 800dc72:	d158      	bne.n	800dd26 <_vfiprintf_r+0x852>
 800dc74:	ae11      	add	r6, sp, #68	@ 0x44
 800dc76:	e6b5      	b.n	800d9e4 <_vfiprintf_r+0x510>
 800dc78:	9800      	ldr	r0, [sp, #0]
 800dc7a:	aa0e      	add	r2, sp, #56	@ 0x38
 800dc7c:	4639      	mov	r1, r7
 800dc7e:	f7ff fbf7 	bl	800d470 <__sprint_r>
 800dc82:	2800      	cmp	r0, #0
 800dc84:	d14f      	bne.n	800dd26 <_vfiprintf_r+0x852>
 800dc86:	ae11      	add	r6, sp, #68	@ 0x44
 800dc88:	e6bc      	b.n	800da04 <_vfiprintf_r+0x530>
 800dc8a:	2110      	movs	r1, #16
 800dc8c:	6071      	str	r1, [r6, #4]
 800dc8e:	2a07      	cmp	r2, #7
 800dc90:	4461      	add	r1, ip
 800dc92:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800dc96:	dd08      	ble.n	800dcaa <_vfiprintf_r+0x7d6>
 800dc98:	9800      	ldr	r0, [sp, #0]
 800dc9a:	aa0e      	add	r2, sp, #56	@ 0x38
 800dc9c:	4639      	mov	r1, r7
 800dc9e:	f7ff fbe7 	bl	800d470 <__sprint_r>
 800dca2:	2800      	cmp	r0, #0
 800dca4:	d13f      	bne.n	800dd26 <_vfiprintf_r+0x852>
 800dca6:	4b4e      	ldr	r3, [pc, #312]	@ (800dde0 <_vfiprintf_r+0x90c>)
 800dca8:	a811      	add	r0, sp, #68	@ 0x44
 800dcaa:	3d10      	subs	r5, #16
 800dcac:	4606      	mov	r6, r0
 800dcae:	e6b2      	b.n	800da16 <_vfiprintf_r+0x542>
 800dcb0:	4606      	mov	r6, r0
 800dcb2:	e6ca      	b.n	800da4a <_vfiprintf_r+0x576>
 800dcb4:	2010      	movs	r0, #16
 800dcb6:	4402      	add	r2, r0
 800dcb8:	2b07      	cmp	r3, #7
 800dcba:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800dcbe:	6070      	str	r0, [r6, #4]
 800dcc0:	dd06      	ble.n	800dcd0 <_vfiprintf_r+0x7fc>
 800dcc2:	9800      	ldr	r0, [sp, #0]
 800dcc4:	aa0e      	add	r2, sp, #56	@ 0x38
 800dcc6:	4639      	mov	r1, r7
 800dcc8:	f7ff fbd2 	bl	800d470 <__sprint_r>
 800dccc:	bb58      	cbnz	r0, 800dd26 <_vfiprintf_r+0x852>
 800dcce:	a911      	add	r1, sp, #68	@ 0x44
 800dcd0:	3c10      	subs	r4, #16
 800dcd2:	460e      	mov	r6, r1
 800dcd4:	e6bd      	b.n	800da52 <_vfiprintf_r+0x57e>
 800dcd6:	460e      	mov	r6, r1
 800dcd8:	e6d6      	b.n	800da88 <_vfiprintf_r+0x5b4>
 800dcda:	9800      	ldr	r0, [sp, #0]
 800dcdc:	aa0e      	add	r2, sp, #56	@ 0x38
 800dcde:	4639      	mov	r1, r7
 800dce0:	f7ff fbc6 	bl	800d470 <__sprint_r>
 800dce4:	b9f8      	cbnz	r0, 800dd26 <_vfiprintf_r+0x852>
 800dce6:	ab11      	add	r3, sp, #68	@ 0x44
 800dce8:	e6de      	b.n	800daa8 <_vfiprintf_r+0x5d4>
 800dcea:	9a02      	ldr	r2, [sp, #8]
 800dcec:	9904      	ldr	r1, [sp, #16]
 800dcee:	1a54      	subs	r4, r2, r1
 800dcf0:	2c00      	cmp	r4, #0
 800dcf2:	f77f aedd 	ble.w	800dab0 <_vfiprintf_r+0x5dc>
 800dcf6:	4d39      	ldr	r5, [pc, #228]	@ (800dddc <_vfiprintf_r+0x908>)
 800dcf8:	2610      	movs	r6, #16
 800dcfa:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800dcfe:	2c10      	cmp	r4, #16
 800dd00:	f102 0201 	add.w	r2, r2, #1
 800dd04:	601d      	str	r5, [r3, #0]
 800dd06:	dc1d      	bgt.n	800dd44 <_vfiprintf_r+0x870>
 800dd08:	605c      	str	r4, [r3, #4]
 800dd0a:	2a07      	cmp	r2, #7
 800dd0c:	440c      	add	r4, r1
 800dd0e:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 800dd12:	f77f aecd 	ble.w	800dab0 <_vfiprintf_r+0x5dc>
 800dd16:	9800      	ldr	r0, [sp, #0]
 800dd18:	aa0e      	add	r2, sp, #56	@ 0x38
 800dd1a:	4639      	mov	r1, r7
 800dd1c:	f7ff fba8 	bl	800d470 <__sprint_r>
 800dd20:	2800      	cmp	r0, #0
 800dd22:	f43f aec5 	beq.w	800dab0 <_vfiprintf_r+0x5dc>
 800dd26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd28:	07d9      	lsls	r1, r3, #31
 800dd2a:	d405      	bmi.n	800dd38 <_vfiprintf_r+0x864>
 800dd2c:	89bb      	ldrh	r3, [r7, #12]
 800dd2e:	059a      	lsls	r2, r3, #22
 800dd30:	d402      	bmi.n	800dd38 <_vfiprintf_r+0x864>
 800dd32:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800dd34:	f7fc fe0d 	bl	800a952 <__retarget_lock_release_recursive>
 800dd38:	89bb      	ldrh	r3, [r7, #12]
 800dd3a:	065b      	lsls	r3, r3, #25
 800dd3c:	f57f abfb 	bpl.w	800d536 <_vfiprintf_r+0x62>
 800dd40:	f7ff bbf6 	b.w	800d530 <_vfiprintf_r+0x5c>
 800dd44:	3110      	adds	r1, #16
 800dd46:	2a07      	cmp	r2, #7
 800dd48:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800dd4c:	605e      	str	r6, [r3, #4]
 800dd4e:	dc02      	bgt.n	800dd56 <_vfiprintf_r+0x882>
 800dd50:	3308      	adds	r3, #8
 800dd52:	3c10      	subs	r4, #16
 800dd54:	e7d1      	b.n	800dcfa <_vfiprintf_r+0x826>
 800dd56:	9800      	ldr	r0, [sp, #0]
 800dd58:	aa0e      	add	r2, sp, #56	@ 0x38
 800dd5a:	4639      	mov	r1, r7
 800dd5c:	f7ff fb88 	bl	800d470 <__sprint_r>
 800dd60:	2800      	cmp	r0, #0
 800dd62:	d1e0      	bne.n	800dd26 <_vfiprintf_r+0x852>
 800dd64:	ab11      	add	r3, sp, #68	@ 0x44
 800dd66:	e7f4      	b.n	800dd52 <_vfiprintf_r+0x87e>
 800dd68:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dd6a:	b913      	cbnz	r3, 800dd72 <_vfiprintf_r+0x89e>
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dd70:	e7d9      	b.n	800dd26 <_vfiprintf_r+0x852>
 800dd72:	9800      	ldr	r0, [sp, #0]
 800dd74:	aa0e      	add	r2, sp, #56	@ 0x38
 800dd76:	4639      	mov	r1, r7
 800dd78:	f7ff fb7a 	bl	800d470 <__sprint_r>
 800dd7c:	2800      	cmp	r0, #0
 800dd7e:	d0f5      	beq.n	800dd6c <_vfiprintf_r+0x898>
 800dd80:	e7d1      	b.n	800dd26 <_vfiprintf_r+0x852>
 800dd82:	ea54 0205 	orrs.w	r2, r4, r5
 800dd86:	f8cd a010 	str.w	sl, [sp, #16]
 800dd8a:	f43f ada6 	beq.w	800d8da <_vfiprintf_r+0x406>
 800dd8e:	2b01      	cmp	r3, #1
 800dd90:	f43f aedf 	beq.w	800db52 <_vfiprintf_r+0x67e>
 800dd94:	2b02      	cmp	r3, #2
 800dd96:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800dd9a:	f43f af28 	beq.w	800dbee <_vfiprintf_r+0x71a>
 800dd9e:	f004 0307 	and.w	r3, r4, #7
 800dda2:	08e4      	lsrs	r4, r4, #3
 800dda4:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800dda8:	08ed      	lsrs	r5, r5, #3
 800ddaa:	3330      	adds	r3, #48	@ 0x30
 800ddac:	ea54 0105 	orrs.w	r1, r4, r5
 800ddb0:	464a      	mov	r2, r9
 800ddb2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800ddb6:	d1f2      	bne.n	800dd9e <_vfiprintf_r+0x8ca>
 800ddb8:	9904      	ldr	r1, [sp, #16]
 800ddba:	07c8      	lsls	r0, r1, #31
 800ddbc:	d506      	bpl.n	800ddcc <_vfiprintf_r+0x8f8>
 800ddbe:	2b30      	cmp	r3, #48	@ 0x30
 800ddc0:	d004      	beq.n	800ddcc <_vfiprintf_r+0x8f8>
 800ddc2:	2330      	movs	r3, #48	@ 0x30
 800ddc4:	f809 3c01 	strb.w	r3, [r9, #-1]
 800ddc8:	f1a2 0902 	sub.w	r9, r2, #2
 800ddcc:	ab3a      	add	r3, sp, #232	@ 0xe8
 800ddce:	eba3 0309 	sub.w	r3, r3, r9
 800ddd2:	9c01      	ldr	r4, [sp, #4]
 800ddd4:	f8dd a010 	ldr.w	sl, [sp, #16]
 800ddd8:	9301      	str	r3, [sp, #4]
 800ddda:	e5bb      	b.n	800d954 <_vfiprintf_r+0x480>
 800dddc:	08010b54 	.word	0x08010b54
 800dde0:	08010b44 	.word	0x08010b44

0800dde4 <__sbprintf>:
 800dde4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dde6:	461f      	mov	r7, r3
 800dde8:	898b      	ldrh	r3, [r1, #12]
 800ddea:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800ddee:	f023 0302 	bic.w	r3, r3, #2
 800ddf2:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ddf6:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800ddf8:	9319      	str	r3, [sp, #100]	@ 0x64
 800ddfa:	89cb      	ldrh	r3, [r1, #14]
 800ddfc:	f8ad 300e 	strh.w	r3, [sp, #14]
 800de00:	69cb      	ldr	r3, [r1, #28]
 800de02:	9307      	str	r3, [sp, #28]
 800de04:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800de06:	9309      	str	r3, [sp, #36]	@ 0x24
 800de08:	ab1a      	add	r3, sp, #104	@ 0x68
 800de0a:	9300      	str	r3, [sp, #0]
 800de0c:	9304      	str	r3, [sp, #16]
 800de0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800de12:	4615      	mov	r5, r2
 800de14:	4606      	mov	r6, r0
 800de16:	9302      	str	r3, [sp, #8]
 800de18:	9305      	str	r3, [sp, #20]
 800de1a:	a816      	add	r0, sp, #88	@ 0x58
 800de1c:	2300      	movs	r3, #0
 800de1e:	460c      	mov	r4, r1
 800de20:	9306      	str	r3, [sp, #24]
 800de22:	f7fc fd93 	bl	800a94c <__retarget_lock_init_recursive>
 800de26:	462a      	mov	r2, r5
 800de28:	463b      	mov	r3, r7
 800de2a:	4669      	mov	r1, sp
 800de2c:	4630      	mov	r0, r6
 800de2e:	f7ff fb51 	bl	800d4d4 <_vfiprintf_r>
 800de32:	1e05      	subs	r5, r0, #0
 800de34:	db07      	blt.n	800de46 <__sbprintf+0x62>
 800de36:	4669      	mov	r1, sp
 800de38:	4630      	mov	r0, r6
 800de3a:	f000 f8f1 	bl	800e020 <_fflush_r>
 800de3e:	2800      	cmp	r0, #0
 800de40:	bf18      	it	ne
 800de42:	f04f 35ff 	movne.w	r5, #4294967295
 800de46:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800de4a:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800de4c:	065b      	lsls	r3, r3, #25
 800de4e:	bf42      	ittt	mi
 800de50:	89a3      	ldrhmi	r3, [r4, #12]
 800de52:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800de56:	81a3      	strhmi	r3, [r4, #12]
 800de58:	f7fc fd79 	bl	800a94e <__retarget_lock_close_recursive>
 800de5c:	4628      	mov	r0, r5
 800de5e:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800de62:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800de64 <_fclose_r>:
 800de64:	b570      	push	{r4, r5, r6, lr}
 800de66:	4605      	mov	r5, r0
 800de68:	460c      	mov	r4, r1
 800de6a:	b1b1      	cbz	r1, 800de9a <_fclose_r+0x36>
 800de6c:	b118      	cbz	r0, 800de76 <_fclose_r+0x12>
 800de6e:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800de70:	b90b      	cbnz	r3, 800de76 <_fclose_r+0x12>
 800de72:	f7fc fbe9 	bl	800a648 <__sinit>
 800de76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800de78:	07de      	lsls	r6, r3, #31
 800de7a:	d405      	bmi.n	800de88 <_fclose_r+0x24>
 800de7c:	89a3      	ldrh	r3, [r4, #12]
 800de7e:	0598      	lsls	r0, r3, #22
 800de80:	d402      	bmi.n	800de88 <_fclose_r+0x24>
 800de82:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800de84:	f7fc fd64 	bl	800a950 <__retarget_lock_acquire_recursive>
 800de88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de8c:	b943      	cbnz	r3, 800dea0 <_fclose_r+0x3c>
 800de8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800de90:	07d9      	lsls	r1, r3, #31
 800de92:	d402      	bmi.n	800de9a <_fclose_r+0x36>
 800de94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800de96:	f7fc fd5c 	bl	800a952 <__retarget_lock_release_recursive>
 800de9a:	2600      	movs	r6, #0
 800de9c:	4630      	mov	r0, r6
 800de9e:	bd70      	pop	{r4, r5, r6, pc}
 800dea0:	4621      	mov	r1, r4
 800dea2:	4628      	mov	r0, r5
 800dea4:	f000 f834 	bl	800df10 <__sflush_r>
 800dea8:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800deaa:	4606      	mov	r6, r0
 800deac:	b133      	cbz	r3, 800debc <_fclose_r+0x58>
 800deae:	69e1      	ldr	r1, [r4, #28]
 800deb0:	4628      	mov	r0, r5
 800deb2:	4798      	blx	r3
 800deb4:	2800      	cmp	r0, #0
 800deb6:	bfb8      	it	lt
 800deb8:	f04f 36ff 	movlt.w	r6, #4294967295
 800debc:	89a3      	ldrh	r3, [r4, #12]
 800debe:	061a      	lsls	r2, r3, #24
 800dec0:	d503      	bpl.n	800deca <_fclose_r+0x66>
 800dec2:	6921      	ldr	r1, [r4, #16]
 800dec4:	4628      	mov	r0, r5
 800dec6:	f7fc fdc5 	bl	800aa54 <_free_r>
 800deca:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800decc:	b141      	cbz	r1, 800dee0 <_fclose_r+0x7c>
 800dece:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800ded2:	4299      	cmp	r1, r3
 800ded4:	d002      	beq.n	800dedc <_fclose_r+0x78>
 800ded6:	4628      	mov	r0, r5
 800ded8:	f7fc fdbc 	bl	800aa54 <_free_r>
 800dedc:	2300      	movs	r3, #0
 800dede:	6323      	str	r3, [r4, #48]	@ 0x30
 800dee0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800dee2:	b121      	cbz	r1, 800deee <_fclose_r+0x8a>
 800dee4:	4628      	mov	r0, r5
 800dee6:	f7fc fdb5 	bl	800aa54 <_free_r>
 800deea:	2300      	movs	r3, #0
 800deec:	6463      	str	r3, [r4, #68]	@ 0x44
 800deee:	f7fc fb9f 	bl	800a630 <__sfp_lock_acquire>
 800def2:	2300      	movs	r3, #0
 800def4:	81a3      	strh	r3, [r4, #12]
 800def6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800def8:	07db      	lsls	r3, r3, #31
 800defa:	d402      	bmi.n	800df02 <_fclose_r+0x9e>
 800defc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800defe:	f7fc fd28 	bl	800a952 <__retarget_lock_release_recursive>
 800df02:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df04:	f7fc fd23 	bl	800a94e <__retarget_lock_close_recursive>
 800df08:	f7fc fb98 	bl	800a63c <__sfp_lock_release>
 800df0c:	e7c6      	b.n	800de9c <_fclose_r+0x38>
	...

0800df10 <__sflush_r>:
 800df10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df14:	4605      	mov	r5, r0
 800df16:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800df1a:	0706      	lsls	r6, r0, #28
 800df1c:	460c      	mov	r4, r1
 800df1e:	d457      	bmi.n	800dfd0 <__sflush_r+0xc0>
 800df20:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 800df24:	818b      	strh	r3, [r1, #12]
 800df26:	684b      	ldr	r3, [r1, #4]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	dc02      	bgt.n	800df32 <__sflush_r+0x22>
 800df2c:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 800df2e:	2b00      	cmp	r3, #0
 800df30:	dd4c      	ble.n	800dfcc <__sflush_r+0xbc>
 800df32:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800df34:	2e00      	cmp	r6, #0
 800df36:	d049      	beq.n	800dfcc <__sflush_r+0xbc>
 800df38:	2300      	movs	r3, #0
 800df3a:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 800df3e:	682f      	ldr	r7, [r5, #0]
 800df40:	69e1      	ldr	r1, [r4, #28]
 800df42:	602b      	str	r3, [r5, #0]
 800df44:	d034      	beq.n	800dfb0 <__sflush_r+0xa0>
 800df46:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800df48:	89a3      	ldrh	r3, [r4, #12]
 800df4a:	0759      	lsls	r1, r3, #29
 800df4c:	d505      	bpl.n	800df5a <__sflush_r+0x4a>
 800df4e:	6863      	ldr	r3, [r4, #4]
 800df50:	1ad2      	subs	r2, r2, r3
 800df52:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800df54:	b10b      	cbz	r3, 800df5a <__sflush_r+0x4a>
 800df56:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800df58:	1ad2      	subs	r2, r2, r3
 800df5a:	2300      	movs	r3, #0
 800df5c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800df5e:	69e1      	ldr	r1, [r4, #28]
 800df60:	4628      	mov	r0, r5
 800df62:	47b0      	blx	r6
 800df64:	1c43      	adds	r3, r0, #1
 800df66:	d106      	bne.n	800df76 <__sflush_r+0x66>
 800df68:	682a      	ldr	r2, [r5, #0]
 800df6a:	2a1d      	cmp	r2, #29
 800df6c:	d848      	bhi.n	800e000 <__sflush_r+0xf0>
 800df6e:	4b2b      	ldr	r3, [pc, #172]	@ (800e01c <__sflush_r+0x10c>)
 800df70:	4113      	asrs	r3, r2
 800df72:	07de      	lsls	r6, r3, #31
 800df74:	d444      	bmi.n	800e000 <__sflush_r+0xf0>
 800df76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df7a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800df7e:	81a2      	strh	r2, [r4, #12]
 800df80:	2200      	movs	r2, #0
 800df82:	6062      	str	r2, [r4, #4]
 800df84:	04d9      	lsls	r1, r3, #19
 800df86:	6922      	ldr	r2, [r4, #16]
 800df88:	6022      	str	r2, [r4, #0]
 800df8a:	d504      	bpl.n	800df96 <__sflush_r+0x86>
 800df8c:	1c42      	adds	r2, r0, #1
 800df8e:	d101      	bne.n	800df94 <__sflush_r+0x84>
 800df90:	682b      	ldr	r3, [r5, #0]
 800df92:	b903      	cbnz	r3, 800df96 <__sflush_r+0x86>
 800df94:	6520      	str	r0, [r4, #80]	@ 0x50
 800df96:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800df98:	602f      	str	r7, [r5, #0]
 800df9a:	b1b9      	cbz	r1, 800dfcc <__sflush_r+0xbc>
 800df9c:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800dfa0:	4299      	cmp	r1, r3
 800dfa2:	d002      	beq.n	800dfaa <__sflush_r+0x9a>
 800dfa4:	4628      	mov	r0, r5
 800dfa6:	f7fc fd55 	bl	800aa54 <_free_r>
 800dfaa:	2300      	movs	r3, #0
 800dfac:	6323      	str	r3, [r4, #48]	@ 0x30
 800dfae:	e00d      	b.n	800dfcc <__sflush_r+0xbc>
 800dfb0:	2301      	movs	r3, #1
 800dfb2:	4628      	mov	r0, r5
 800dfb4:	47b0      	blx	r6
 800dfb6:	4602      	mov	r2, r0
 800dfb8:	1c50      	adds	r0, r2, #1
 800dfba:	d1c5      	bne.n	800df48 <__sflush_r+0x38>
 800dfbc:	682b      	ldr	r3, [r5, #0]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d0c2      	beq.n	800df48 <__sflush_r+0x38>
 800dfc2:	2b1d      	cmp	r3, #29
 800dfc4:	d001      	beq.n	800dfca <__sflush_r+0xba>
 800dfc6:	2b16      	cmp	r3, #22
 800dfc8:	d11a      	bne.n	800e000 <__sflush_r+0xf0>
 800dfca:	602f      	str	r7, [r5, #0]
 800dfcc:	2000      	movs	r0, #0
 800dfce:	e01e      	b.n	800e00e <__sflush_r+0xfe>
 800dfd0:	690f      	ldr	r7, [r1, #16]
 800dfd2:	2f00      	cmp	r7, #0
 800dfd4:	d0fa      	beq.n	800dfcc <__sflush_r+0xbc>
 800dfd6:	0783      	lsls	r3, r0, #30
 800dfd8:	680e      	ldr	r6, [r1, #0]
 800dfda:	bf08      	it	eq
 800dfdc:	694b      	ldreq	r3, [r1, #20]
 800dfde:	600f      	str	r7, [r1, #0]
 800dfe0:	bf18      	it	ne
 800dfe2:	2300      	movne	r3, #0
 800dfe4:	eba6 0807 	sub.w	r8, r6, r7
 800dfe8:	608b      	str	r3, [r1, #8]
 800dfea:	f1b8 0f00 	cmp.w	r8, #0
 800dfee:	dded      	ble.n	800dfcc <__sflush_r+0xbc>
 800dff0:	69e1      	ldr	r1, [r4, #28]
 800dff2:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800dff4:	4643      	mov	r3, r8
 800dff6:	463a      	mov	r2, r7
 800dff8:	4628      	mov	r0, r5
 800dffa:	47b0      	blx	r6
 800dffc:	2800      	cmp	r0, #0
 800dffe:	dc08      	bgt.n	800e012 <__sflush_r+0x102>
 800e000:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e004:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e008:	81a3      	strh	r3, [r4, #12]
 800e00a:	f04f 30ff 	mov.w	r0, #4294967295
 800e00e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e012:	4407      	add	r7, r0
 800e014:	eba8 0800 	sub.w	r8, r8, r0
 800e018:	e7e7      	b.n	800dfea <__sflush_r+0xda>
 800e01a:	bf00      	nop
 800e01c:	dfbffffe 	.word	0xdfbffffe

0800e020 <_fflush_r>:
 800e020:	b538      	push	{r3, r4, r5, lr}
 800e022:	460c      	mov	r4, r1
 800e024:	4605      	mov	r5, r0
 800e026:	b118      	cbz	r0, 800e030 <_fflush_r+0x10>
 800e028:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800e02a:	b90b      	cbnz	r3, 800e030 <_fflush_r+0x10>
 800e02c:	f7fc fb0c 	bl	800a648 <__sinit>
 800e030:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800e034:	b1b8      	cbz	r0, 800e066 <_fflush_r+0x46>
 800e036:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e038:	07db      	lsls	r3, r3, #31
 800e03a:	d404      	bmi.n	800e046 <_fflush_r+0x26>
 800e03c:	0581      	lsls	r1, r0, #22
 800e03e:	d402      	bmi.n	800e046 <_fflush_r+0x26>
 800e040:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e042:	f7fc fc85 	bl	800a950 <__retarget_lock_acquire_recursive>
 800e046:	4628      	mov	r0, r5
 800e048:	4621      	mov	r1, r4
 800e04a:	f7ff ff61 	bl	800df10 <__sflush_r>
 800e04e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e050:	07da      	lsls	r2, r3, #31
 800e052:	4605      	mov	r5, r0
 800e054:	d405      	bmi.n	800e062 <_fflush_r+0x42>
 800e056:	89a3      	ldrh	r3, [r4, #12]
 800e058:	059b      	lsls	r3, r3, #22
 800e05a:	d402      	bmi.n	800e062 <_fflush_r+0x42>
 800e05c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e05e:	f7fc fc78 	bl	800a952 <__retarget_lock_release_recursive>
 800e062:	4628      	mov	r0, r5
 800e064:	bd38      	pop	{r3, r4, r5, pc}
 800e066:	4605      	mov	r5, r0
 800e068:	e7fb      	b.n	800e062 <_fflush_r+0x42>
	...

0800e06c <__sfvwrite_r>:
 800e06c:	6893      	ldr	r3, [r2, #8]
 800e06e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e072:	4606      	mov	r6, r0
 800e074:	460c      	mov	r4, r1
 800e076:	4691      	mov	r9, r2
 800e078:	b91b      	cbnz	r3, 800e082 <__sfvwrite_r+0x16>
 800e07a:	2000      	movs	r0, #0
 800e07c:	b003      	add	sp, #12
 800e07e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e082:	898b      	ldrh	r3, [r1, #12]
 800e084:	0718      	lsls	r0, r3, #28
 800e086:	d550      	bpl.n	800e12a <__sfvwrite_r+0xbe>
 800e088:	690b      	ldr	r3, [r1, #16]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d04d      	beq.n	800e12a <__sfvwrite_r+0xbe>
 800e08e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e092:	f8d9 8000 	ldr.w	r8, [r9]
 800e096:	f013 0702 	ands.w	r7, r3, #2
 800e09a:	d16b      	bne.n	800e174 <__sfvwrite_r+0x108>
 800e09c:	f013 0301 	ands.w	r3, r3, #1
 800e0a0:	f000 809c 	beq.w	800e1dc <__sfvwrite_r+0x170>
 800e0a4:	4638      	mov	r0, r7
 800e0a6:	46ba      	mov	sl, r7
 800e0a8:	46bb      	mov	fp, r7
 800e0aa:	f1bb 0f00 	cmp.w	fp, #0
 800e0ae:	f000 8103 	beq.w	800e2b8 <__sfvwrite_r+0x24c>
 800e0b2:	b950      	cbnz	r0, 800e0ca <__sfvwrite_r+0x5e>
 800e0b4:	465a      	mov	r2, fp
 800e0b6:	210a      	movs	r1, #10
 800e0b8:	4650      	mov	r0, sl
 800e0ba:	f7f2 f8c9 	bl	8000250 <memchr>
 800e0be:	2800      	cmp	r0, #0
 800e0c0:	f000 8100 	beq.w	800e2c4 <__sfvwrite_r+0x258>
 800e0c4:	3001      	adds	r0, #1
 800e0c6:	eba0 070a 	sub.w	r7, r0, sl
 800e0ca:	6820      	ldr	r0, [r4, #0]
 800e0cc:	6921      	ldr	r1, [r4, #16]
 800e0ce:	68a5      	ldr	r5, [r4, #8]
 800e0d0:	6963      	ldr	r3, [r4, #20]
 800e0d2:	455f      	cmp	r7, fp
 800e0d4:	463a      	mov	r2, r7
 800e0d6:	bf28      	it	cs
 800e0d8:	465a      	movcs	r2, fp
 800e0da:	4288      	cmp	r0, r1
 800e0dc:	f240 80f5 	bls.w	800e2ca <__sfvwrite_r+0x25e>
 800e0e0:	441d      	add	r5, r3
 800e0e2:	42aa      	cmp	r2, r5
 800e0e4:	f340 80f1 	ble.w	800e2ca <__sfvwrite_r+0x25e>
 800e0e8:	4651      	mov	r1, sl
 800e0ea:	462a      	mov	r2, r5
 800e0ec:	f000 f9ca 	bl	800e484 <memmove>
 800e0f0:	6823      	ldr	r3, [r4, #0]
 800e0f2:	442b      	add	r3, r5
 800e0f4:	6023      	str	r3, [r4, #0]
 800e0f6:	4621      	mov	r1, r4
 800e0f8:	4630      	mov	r0, r6
 800e0fa:	f7ff ff91 	bl	800e020 <_fflush_r>
 800e0fe:	2800      	cmp	r0, #0
 800e100:	d167      	bne.n	800e1d2 <__sfvwrite_r+0x166>
 800e102:	1b7f      	subs	r7, r7, r5
 800e104:	f040 80f9 	bne.w	800e2fa <__sfvwrite_r+0x28e>
 800e108:	4621      	mov	r1, r4
 800e10a:	4630      	mov	r0, r6
 800e10c:	f7ff ff88 	bl	800e020 <_fflush_r>
 800e110:	2800      	cmp	r0, #0
 800e112:	d15e      	bne.n	800e1d2 <__sfvwrite_r+0x166>
 800e114:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800e118:	1b5b      	subs	r3, r3, r5
 800e11a:	44aa      	add	sl, r5
 800e11c:	ebab 0b05 	sub.w	fp, fp, r5
 800e120:	f8c9 3008 	str.w	r3, [r9, #8]
 800e124:	2b00      	cmp	r3, #0
 800e126:	d1c0      	bne.n	800e0aa <__sfvwrite_r+0x3e>
 800e128:	e7a7      	b.n	800e07a <__sfvwrite_r+0xe>
 800e12a:	4621      	mov	r1, r4
 800e12c:	4630      	mov	r0, r6
 800e12e:	f000 f8e9 	bl	800e304 <__swsetup_r>
 800e132:	2800      	cmp	r0, #0
 800e134:	d0ab      	beq.n	800e08e <__sfvwrite_r+0x22>
 800e136:	f04f 30ff 	mov.w	r0, #4294967295
 800e13a:	e79f      	b.n	800e07c <__sfvwrite_r+0x10>
 800e13c:	e9d8 a500 	ldrd	sl, r5, [r8]
 800e140:	f108 0808 	add.w	r8, r8, #8
 800e144:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800e148:	69e1      	ldr	r1, [r4, #28]
 800e14a:	2d00      	cmp	r5, #0
 800e14c:	d0f6      	beq.n	800e13c <__sfvwrite_r+0xd0>
 800e14e:	42bd      	cmp	r5, r7
 800e150:	462b      	mov	r3, r5
 800e152:	4652      	mov	r2, sl
 800e154:	bf28      	it	cs
 800e156:	463b      	movcs	r3, r7
 800e158:	4630      	mov	r0, r6
 800e15a:	47d8      	blx	fp
 800e15c:	2800      	cmp	r0, #0
 800e15e:	dd38      	ble.n	800e1d2 <__sfvwrite_r+0x166>
 800e160:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800e164:	1a1b      	subs	r3, r3, r0
 800e166:	4482      	add	sl, r0
 800e168:	1a2d      	subs	r5, r5, r0
 800e16a:	f8c9 3008 	str.w	r3, [r9, #8]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d1e8      	bne.n	800e144 <__sfvwrite_r+0xd8>
 800e172:	e782      	b.n	800e07a <__sfvwrite_r+0xe>
 800e174:	f04f 0a00 	mov.w	sl, #0
 800e178:	4f61      	ldr	r7, [pc, #388]	@ (800e300 <__sfvwrite_r+0x294>)
 800e17a:	4655      	mov	r5, sl
 800e17c:	e7e2      	b.n	800e144 <__sfvwrite_r+0xd8>
 800e17e:	e9d8 7a00 	ldrd	r7, sl, [r8]
 800e182:	f108 0808 	add.w	r8, r8, #8
 800e186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e18a:	6820      	ldr	r0, [r4, #0]
 800e18c:	68a2      	ldr	r2, [r4, #8]
 800e18e:	f1ba 0f00 	cmp.w	sl, #0
 800e192:	d0f4      	beq.n	800e17e <__sfvwrite_r+0x112>
 800e194:	0599      	lsls	r1, r3, #22
 800e196:	d563      	bpl.n	800e260 <__sfvwrite_r+0x1f4>
 800e198:	4552      	cmp	r2, sl
 800e19a:	d836      	bhi.n	800e20a <__sfvwrite_r+0x19e>
 800e19c:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 800e1a0:	d033      	beq.n	800e20a <__sfvwrite_r+0x19e>
 800e1a2:	6921      	ldr	r1, [r4, #16]
 800e1a4:	6965      	ldr	r5, [r4, #20]
 800e1a6:	eba0 0b01 	sub.w	fp, r0, r1
 800e1aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e1ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e1b2:	f10b 0201 	add.w	r2, fp, #1
 800e1b6:	106d      	asrs	r5, r5, #1
 800e1b8:	4452      	add	r2, sl
 800e1ba:	4295      	cmp	r5, r2
 800e1bc:	bf38      	it	cc
 800e1be:	4615      	movcc	r5, r2
 800e1c0:	055b      	lsls	r3, r3, #21
 800e1c2:	d53d      	bpl.n	800e240 <__sfvwrite_r+0x1d4>
 800e1c4:	4629      	mov	r1, r5
 800e1c6:	4630      	mov	r0, r6
 800e1c8:	f7fb ff6c 	bl	800a0a4 <_malloc_r>
 800e1cc:	b948      	cbnz	r0, 800e1e2 <__sfvwrite_r+0x176>
 800e1ce:	230c      	movs	r3, #12
 800e1d0:	6033      	str	r3, [r6, #0]
 800e1d2:	89a3      	ldrh	r3, [r4, #12]
 800e1d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e1d8:	81a3      	strh	r3, [r4, #12]
 800e1da:	e7ac      	b.n	800e136 <__sfvwrite_r+0xca>
 800e1dc:	461f      	mov	r7, r3
 800e1de:	469a      	mov	sl, r3
 800e1e0:	e7d1      	b.n	800e186 <__sfvwrite_r+0x11a>
 800e1e2:	465a      	mov	r2, fp
 800e1e4:	6921      	ldr	r1, [r4, #16]
 800e1e6:	9001      	str	r0, [sp, #4]
 800e1e8:	f7fc fbc0 	bl	800a96c <memcpy>
 800e1ec:	89a2      	ldrh	r2, [r4, #12]
 800e1ee:	9b01      	ldr	r3, [sp, #4]
 800e1f0:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800e1f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800e1f8:	81a2      	strh	r2, [r4, #12]
 800e1fa:	6123      	str	r3, [r4, #16]
 800e1fc:	6165      	str	r5, [r4, #20]
 800e1fe:	445b      	add	r3, fp
 800e200:	eba5 050b 	sub.w	r5, r5, fp
 800e204:	6023      	str	r3, [r4, #0]
 800e206:	4652      	mov	r2, sl
 800e208:	60a5      	str	r5, [r4, #8]
 800e20a:	4552      	cmp	r2, sl
 800e20c:	bf28      	it	cs
 800e20e:	4652      	movcs	r2, sl
 800e210:	6820      	ldr	r0, [r4, #0]
 800e212:	9201      	str	r2, [sp, #4]
 800e214:	4639      	mov	r1, r7
 800e216:	f000 f935 	bl	800e484 <memmove>
 800e21a:	68a3      	ldr	r3, [r4, #8]
 800e21c:	9a01      	ldr	r2, [sp, #4]
 800e21e:	1a9b      	subs	r3, r3, r2
 800e220:	60a3      	str	r3, [r4, #8]
 800e222:	6823      	ldr	r3, [r4, #0]
 800e224:	4413      	add	r3, r2
 800e226:	4655      	mov	r5, sl
 800e228:	6023      	str	r3, [r4, #0]
 800e22a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800e22e:	1b5b      	subs	r3, r3, r5
 800e230:	442f      	add	r7, r5
 800e232:	ebaa 0a05 	sub.w	sl, sl, r5
 800e236:	f8c9 3008 	str.w	r3, [r9, #8]
 800e23a:	2b00      	cmp	r3, #0
 800e23c:	d1a3      	bne.n	800e186 <__sfvwrite_r+0x11a>
 800e23e:	e71c      	b.n	800e07a <__sfvwrite_r+0xe>
 800e240:	462a      	mov	r2, r5
 800e242:	4630      	mov	r0, r6
 800e244:	f001 fb5a 	bl	800f8fc <_realloc_r>
 800e248:	4603      	mov	r3, r0
 800e24a:	2800      	cmp	r0, #0
 800e24c:	d1d5      	bne.n	800e1fa <__sfvwrite_r+0x18e>
 800e24e:	6921      	ldr	r1, [r4, #16]
 800e250:	4630      	mov	r0, r6
 800e252:	f7fc fbff 	bl	800aa54 <_free_r>
 800e256:	89a3      	ldrh	r3, [r4, #12]
 800e258:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e25c:	81a3      	strh	r3, [r4, #12]
 800e25e:	e7b6      	b.n	800e1ce <__sfvwrite_r+0x162>
 800e260:	6923      	ldr	r3, [r4, #16]
 800e262:	4283      	cmp	r3, r0
 800e264:	d302      	bcc.n	800e26c <__sfvwrite_r+0x200>
 800e266:	6961      	ldr	r1, [r4, #20]
 800e268:	4551      	cmp	r1, sl
 800e26a:	d915      	bls.n	800e298 <__sfvwrite_r+0x22c>
 800e26c:	4552      	cmp	r2, sl
 800e26e:	bf28      	it	cs
 800e270:	4652      	movcs	r2, sl
 800e272:	4639      	mov	r1, r7
 800e274:	4615      	mov	r5, r2
 800e276:	f000 f905 	bl	800e484 <memmove>
 800e27a:	68a3      	ldr	r3, [r4, #8]
 800e27c:	6822      	ldr	r2, [r4, #0]
 800e27e:	1b5b      	subs	r3, r3, r5
 800e280:	442a      	add	r2, r5
 800e282:	60a3      	str	r3, [r4, #8]
 800e284:	6022      	str	r2, [r4, #0]
 800e286:	2b00      	cmp	r3, #0
 800e288:	d1cf      	bne.n	800e22a <__sfvwrite_r+0x1be>
 800e28a:	4621      	mov	r1, r4
 800e28c:	4630      	mov	r0, r6
 800e28e:	f7ff fec7 	bl	800e020 <_fflush_r>
 800e292:	2800      	cmp	r0, #0
 800e294:	d0c9      	beq.n	800e22a <__sfvwrite_r+0x1be>
 800e296:	e79c      	b.n	800e1d2 <__sfvwrite_r+0x166>
 800e298:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800e29c:	4553      	cmp	r3, sl
 800e29e:	bf28      	it	cs
 800e2a0:	4653      	movcs	r3, sl
 800e2a2:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800e2a4:	fb93 f3f1 	sdiv	r3, r3, r1
 800e2a8:	463a      	mov	r2, r7
 800e2aa:	434b      	muls	r3, r1
 800e2ac:	4630      	mov	r0, r6
 800e2ae:	69e1      	ldr	r1, [r4, #28]
 800e2b0:	47a8      	blx	r5
 800e2b2:	1e05      	subs	r5, r0, #0
 800e2b4:	dcb9      	bgt.n	800e22a <__sfvwrite_r+0x1be>
 800e2b6:	e78c      	b.n	800e1d2 <__sfvwrite_r+0x166>
 800e2b8:	e9d8 ab00 	ldrd	sl, fp, [r8]
 800e2bc:	2000      	movs	r0, #0
 800e2be:	f108 0808 	add.w	r8, r8, #8
 800e2c2:	e6f2      	b.n	800e0aa <__sfvwrite_r+0x3e>
 800e2c4:	f10b 0701 	add.w	r7, fp, #1
 800e2c8:	e6ff      	b.n	800e0ca <__sfvwrite_r+0x5e>
 800e2ca:	4293      	cmp	r3, r2
 800e2cc:	dc08      	bgt.n	800e2e0 <__sfvwrite_r+0x274>
 800e2ce:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800e2d0:	69e1      	ldr	r1, [r4, #28]
 800e2d2:	4652      	mov	r2, sl
 800e2d4:	4630      	mov	r0, r6
 800e2d6:	47a8      	blx	r5
 800e2d8:	1e05      	subs	r5, r0, #0
 800e2da:	f73f af12 	bgt.w	800e102 <__sfvwrite_r+0x96>
 800e2de:	e778      	b.n	800e1d2 <__sfvwrite_r+0x166>
 800e2e0:	4651      	mov	r1, sl
 800e2e2:	9201      	str	r2, [sp, #4]
 800e2e4:	f000 f8ce 	bl	800e484 <memmove>
 800e2e8:	9a01      	ldr	r2, [sp, #4]
 800e2ea:	68a3      	ldr	r3, [r4, #8]
 800e2ec:	1a9b      	subs	r3, r3, r2
 800e2ee:	60a3      	str	r3, [r4, #8]
 800e2f0:	6823      	ldr	r3, [r4, #0]
 800e2f2:	4413      	add	r3, r2
 800e2f4:	6023      	str	r3, [r4, #0]
 800e2f6:	4615      	mov	r5, r2
 800e2f8:	e703      	b.n	800e102 <__sfvwrite_r+0x96>
 800e2fa:	2001      	movs	r0, #1
 800e2fc:	e70a      	b.n	800e114 <__sfvwrite_r+0xa8>
 800e2fe:	bf00      	nop
 800e300:	7ffffc00 	.word	0x7ffffc00

0800e304 <__swsetup_r>:
 800e304:	b538      	push	{r3, r4, r5, lr}
 800e306:	4b29      	ldr	r3, [pc, #164]	@ (800e3ac <__swsetup_r+0xa8>)
 800e308:	4605      	mov	r5, r0
 800e30a:	6818      	ldr	r0, [r3, #0]
 800e30c:	460c      	mov	r4, r1
 800e30e:	b118      	cbz	r0, 800e318 <__swsetup_r+0x14>
 800e310:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800e312:	b90b      	cbnz	r3, 800e318 <__swsetup_r+0x14>
 800e314:	f7fc f998 	bl	800a648 <__sinit>
 800e318:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e31c:	0719      	lsls	r1, r3, #28
 800e31e:	d422      	bmi.n	800e366 <__swsetup_r+0x62>
 800e320:	06da      	lsls	r2, r3, #27
 800e322:	d407      	bmi.n	800e334 <__swsetup_r+0x30>
 800e324:	2209      	movs	r2, #9
 800e326:	602a      	str	r2, [r5, #0]
 800e328:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e32c:	81a3      	strh	r3, [r4, #12]
 800e32e:	f04f 30ff 	mov.w	r0, #4294967295
 800e332:	e033      	b.n	800e39c <__swsetup_r+0x98>
 800e334:	0758      	lsls	r0, r3, #29
 800e336:	d512      	bpl.n	800e35e <__swsetup_r+0x5a>
 800e338:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e33a:	b141      	cbz	r1, 800e34e <__swsetup_r+0x4a>
 800e33c:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800e340:	4299      	cmp	r1, r3
 800e342:	d002      	beq.n	800e34a <__swsetup_r+0x46>
 800e344:	4628      	mov	r0, r5
 800e346:	f7fc fb85 	bl	800aa54 <_free_r>
 800e34a:	2300      	movs	r3, #0
 800e34c:	6323      	str	r3, [r4, #48]	@ 0x30
 800e34e:	89a3      	ldrh	r3, [r4, #12]
 800e350:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e354:	81a3      	strh	r3, [r4, #12]
 800e356:	2300      	movs	r3, #0
 800e358:	6063      	str	r3, [r4, #4]
 800e35a:	6923      	ldr	r3, [r4, #16]
 800e35c:	6023      	str	r3, [r4, #0]
 800e35e:	89a3      	ldrh	r3, [r4, #12]
 800e360:	f043 0308 	orr.w	r3, r3, #8
 800e364:	81a3      	strh	r3, [r4, #12]
 800e366:	6923      	ldr	r3, [r4, #16]
 800e368:	b94b      	cbnz	r3, 800e37e <__swsetup_r+0x7a>
 800e36a:	89a3      	ldrh	r3, [r4, #12]
 800e36c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e370:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e374:	d003      	beq.n	800e37e <__swsetup_r+0x7a>
 800e376:	4621      	mov	r1, r4
 800e378:	4628      	mov	r0, r5
 800e37a:	f001 fd30 	bl	800fdde <__smakebuf_r>
 800e37e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e382:	f013 0201 	ands.w	r2, r3, #1
 800e386:	d00a      	beq.n	800e39e <__swsetup_r+0x9a>
 800e388:	2200      	movs	r2, #0
 800e38a:	60a2      	str	r2, [r4, #8]
 800e38c:	6962      	ldr	r2, [r4, #20]
 800e38e:	4252      	negs	r2, r2
 800e390:	61a2      	str	r2, [r4, #24]
 800e392:	6922      	ldr	r2, [r4, #16]
 800e394:	b942      	cbnz	r2, 800e3a8 <__swsetup_r+0xa4>
 800e396:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e39a:	d1c5      	bne.n	800e328 <__swsetup_r+0x24>
 800e39c:	bd38      	pop	{r3, r4, r5, pc}
 800e39e:	0799      	lsls	r1, r3, #30
 800e3a0:	bf58      	it	pl
 800e3a2:	6962      	ldrpl	r2, [r4, #20]
 800e3a4:	60a2      	str	r2, [r4, #8]
 800e3a6:	e7f4      	b.n	800e392 <__swsetup_r+0x8e>
 800e3a8:	2000      	movs	r0, #0
 800e3aa:	e7f7      	b.n	800e39c <__swsetup_r+0x98>
 800e3ac:	20000444 	.word	0x20000444

0800e3b0 <__fputwc>:
 800e3b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e3b4:	4680      	mov	r8, r0
 800e3b6:	460f      	mov	r7, r1
 800e3b8:	4614      	mov	r4, r2
 800e3ba:	f000 f891 	bl	800e4e0 <__locale_mb_cur_max>
 800e3be:	2801      	cmp	r0, #1
 800e3c0:	4605      	mov	r5, r0
 800e3c2:	d11b      	bne.n	800e3fc <__fputwc+0x4c>
 800e3c4:	1e7b      	subs	r3, r7, #1
 800e3c6:	2bfe      	cmp	r3, #254	@ 0xfe
 800e3c8:	d818      	bhi.n	800e3fc <__fputwc+0x4c>
 800e3ca:	f88d 7004 	strb.w	r7, [sp, #4]
 800e3ce:	2600      	movs	r6, #0
 800e3d0:	f10d 0904 	add.w	r9, sp, #4
 800e3d4:	42ae      	cmp	r6, r5
 800e3d6:	d021      	beq.n	800e41c <__fputwc+0x6c>
 800e3d8:	68a3      	ldr	r3, [r4, #8]
 800e3da:	f816 1009 	ldrb.w	r1, [r6, r9]
 800e3de:	3b01      	subs	r3, #1
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	60a3      	str	r3, [r4, #8]
 800e3e4:	da04      	bge.n	800e3f0 <__fputwc+0x40>
 800e3e6:	69a2      	ldr	r2, [r4, #24]
 800e3e8:	4293      	cmp	r3, r2
 800e3ea:	db1b      	blt.n	800e424 <__fputwc+0x74>
 800e3ec:	290a      	cmp	r1, #10
 800e3ee:	d019      	beq.n	800e424 <__fputwc+0x74>
 800e3f0:	6823      	ldr	r3, [r4, #0]
 800e3f2:	1c5a      	adds	r2, r3, #1
 800e3f4:	6022      	str	r2, [r4, #0]
 800e3f6:	7019      	strb	r1, [r3, #0]
 800e3f8:	3601      	adds	r6, #1
 800e3fa:	e7eb      	b.n	800e3d4 <__fputwc+0x24>
 800e3fc:	f104 035c 	add.w	r3, r4, #92	@ 0x5c
 800e400:	463a      	mov	r2, r7
 800e402:	a901      	add	r1, sp, #4
 800e404:	4640      	mov	r0, r8
 800e406:	f001 fc2f 	bl	800fc68 <_wcrtomb_r>
 800e40a:	1c43      	adds	r3, r0, #1
 800e40c:	4605      	mov	r5, r0
 800e40e:	d1de      	bne.n	800e3ce <__fputwc+0x1e>
 800e410:	89a3      	ldrh	r3, [r4, #12]
 800e412:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e416:	81a3      	strh	r3, [r4, #12]
 800e418:	f04f 37ff 	mov.w	r7, #4294967295
 800e41c:	4638      	mov	r0, r7
 800e41e:	b003      	add	sp, #12
 800e420:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e424:	4622      	mov	r2, r4
 800e426:	4640      	mov	r0, r8
 800e428:	f001 fd15 	bl	800fe56 <__swbuf_r>
 800e42c:	3001      	adds	r0, #1
 800e42e:	d1e3      	bne.n	800e3f8 <__fputwc+0x48>
 800e430:	e7f2      	b.n	800e418 <__fputwc+0x68>

0800e432 <_fputwc_r>:
 800e432:	6e53      	ldr	r3, [r2, #100]	@ 0x64
 800e434:	07db      	lsls	r3, r3, #31
 800e436:	b570      	push	{r4, r5, r6, lr}
 800e438:	4605      	mov	r5, r0
 800e43a:	460e      	mov	r6, r1
 800e43c:	4614      	mov	r4, r2
 800e43e:	d405      	bmi.n	800e44c <_fputwc_r+0x1a>
 800e440:	8993      	ldrh	r3, [r2, #12]
 800e442:	0598      	lsls	r0, r3, #22
 800e444:	d402      	bmi.n	800e44c <_fputwc_r+0x1a>
 800e446:	6d90      	ldr	r0, [r2, #88]	@ 0x58
 800e448:	f7fc fa82 	bl	800a950 <__retarget_lock_acquire_recursive>
 800e44c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e450:	0499      	lsls	r1, r3, #18
 800e452:	d406      	bmi.n	800e462 <_fputwc_r+0x30>
 800e454:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800e458:	81a3      	strh	r3, [r4, #12]
 800e45a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e45c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800e460:	6663      	str	r3, [r4, #100]	@ 0x64
 800e462:	4622      	mov	r2, r4
 800e464:	4628      	mov	r0, r5
 800e466:	4631      	mov	r1, r6
 800e468:	f7ff ffa2 	bl	800e3b0 <__fputwc>
 800e46c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e46e:	07da      	lsls	r2, r3, #31
 800e470:	4605      	mov	r5, r0
 800e472:	d405      	bmi.n	800e480 <_fputwc_r+0x4e>
 800e474:	89a3      	ldrh	r3, [r4, #12]
 800e476:	059b      	lsls	r3, r3, #22
 800e478:	d402      	bmi.n	800e480 <_fputwc_r+0x4e>
 800e47a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e47c:	f7fc fa69 	bl	800a952 <__retarget_lock_release_recursive>
 800e480:	4628      	mov	r0, r5
 800e482:	bd70      	pop	{r4, r5, r6, pc}

0800e484 <memmove>:
 800e484:	4288      	cmp	r0, r1
 800e486:	b510      	push	{r4, lr}
 800e488:	eb01 0402 	add.w	r4, r1, r2
 800e48c:	d902      	bls.n	800e494 <memmove+0x10>
 800e48e:	4284      	cmp	r4, r0
 800e490:	4623      	mov	r3, r4
 800e492:	d807      	bhi.n	800e4a4 <memmove+0x20>
 800e494:	1e43      	subs	r3, r0, #1
 800e496:	42a1      	cmp	r1, r4
 800e498:	d008      	beq.n	800e4ac <memmove+0x28>
 800e49a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e49e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e4a2:	e7f8      	b.n	800e496 <memmove+0x12>
 800e4a4:	4402      	add	r2, r0
 800e4a6:	4601      	mov	r1, r0
 800e4a8:	428a      	cmp	r2, r1
 800e4aa:	d100      	bne.n	800e4ae <memmove+0x2a>
 800e4ac:	bd10      	pop	{r4, pc}
 800e4ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e4b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e4b6:	e7f7      	b.n	800e4a8 <memmove+0x24>

0800e4b8 <strncpy>:
 800e4b8:	b510      	push	{r4, lr}
 800e4ba:	3901      	subs	r1, #1
 800e4bc:	4603      	mov	r3, r0
 800e4be:	b132      	cbz	r2, 800e4ce <strncpy+0x16>
 800e4c0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e4c4:	f803 4b01 	strb.w	r4, [r3], #1
 800e4c8:	3a01      	subs	r2, #1
 800e4ca:	2c00      	cmp	r4, #0
 800e4cc:	d1f7      	bne.n	800e4be <strncpy+0x6>
 800e4ce:	441a      	add	r2, r3
 800e4d0:	2100      	movs	r1, #0
 800e4d2:	4293      	cmp	r3, r2
 800e4d4:	d100      	bne.n	800e4d8 <strncpy+0x20>
 800e4d6:	bd10      	pop	{r4, pc}
 800e4d8:	f803 1b01 	strb.w	r1, [r3], #1
 800e4dc:	e7f9      	b.n	800e4d2 <strncpy+0x1a>
	...

0800e4e0 <__locale_mb_cur_max>:
 800e4e0:	4b01      	ldr	r3, [pc, #4]	@ (800e4e8 <__locale_mb_cur_max+0x8>)
 800e4e2:	f893 0128 	ldrb.w	r0, [r3, #296]	@ 0x128
 800e4e6:	4770      	bx	lr
 800e4e8:	2000056c 	.word	0x2000056c

0800e4ec <_localeconv_r>:
 800e4ec:	4800      	ldr	r0, [pc, #0]	@ (800e4f0 <_localeconv_r+0x4>)
 800e4ee:	4770      	bx	lr
 800e4f0:	2000065c 	.word	0x2000065c

0800e4f4 <__libc_fini_array>:
 800e4f4:	b538      	push	{r3, r4, r5, lr}
 800e4f6:	4d07      	ldr	r5, [pc, #28]	@ (800e514 <__libc_fini_array+0x20>)
 800e4f8:	4c07      	ldr	r4, [pc, #28]	@ (800e518 <__libc_fini_array+0x24>)
 800e4fa:	1b64      	subs	r4, r4, r5
 800e4fc:	10a4      	asrs	r4, r4, #2
 800e4fe:	b91c      	cbnz	r4, 800e508 <__libc_fini_array+0x14>
 800e500:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e504:	f001 bdca 	b.w	801009c <_fini>
 800e508:	3c01      	subs	r4, #1
 800e50a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800e50e:	4798      	blx	r3
 800e510:	e7f5      	b.n	800e4fe <__libc_fini_array+0xa>
 800e512:	bf00      	nop
 800e514:	08010e90 	.word	0x08010e90
 800e518:	08010e94 	.word	0x08010e94

0800e51c <frexp>:
 800e51c:	b570      	push	{r4, r5, r6, lr}
 800e51e:	2100      	movs	r1, #0
 800e520:	ec55 4b10 	vmov	r4, r5, d0
 800e524:	6001      	str	r1, [r0, #0]
 800e526:	4915      	ldr	r1, [pc, #84]	@ (800e57c <frexp+0x60>)
 800e528:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800e52c:	428a      	cmp	r2, r1
 800e52e:	4606      	mov	r6, r0
 800e530:	462b      	mov	r3, r5
 800e532:	d820      	bhi.n	800e576 <frexp+0x5a>
 800e534:	4621      	mov	r1, r4
 800e536:	4311      	orrs	r1, r2
 800e538:	d01d      	beq.n	800e576 <frexp+0x5a>
 800e53a:	4911      	ldr	r1, [pc, #68]	@ (800e580 <frexp+0x64>)
 800e53c:	4029      	ands	r1, r5
 800e53e:	b961      	cbnz	r1, 800e55a <frexp+0x3e>
 800e540:	4b10      	ldr	r3, [pc, #64]	@ (800e584 <frexp+0x68>)
 800e542:	2200      	movs	r2, #0
 800e544:	4620      	mov	r0, r4
 800e546:	4629      	mov	r1, r5
 800e548:	f7f2 f88e 	bl	8000668 <__aeabi_dmul>
 800e54c:	460b      	mov	r3, r1
 800e54e:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 800e552:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 800e556:	4604      	mov	r4, r0
 800e558:	6031      	str	r1, [r6, #0]
 800e55a:	6831      	ldr	r1, [r6, #0]
 800e55c:	1512      	asrs	r2, r2, #20
 800e55e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e562:	f2a2 32fe 	subw	r2, r2, #1022	@ 0x3fe
 800e566:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800e56a:	4411      	add	r1, r2
 800e56c:	f043 557f 	orr.w	r5, r3, #1069547520	@ 0x3fc00000
 800e570:	6031      	str	r1, [r6, #0]
 800e572:	f445 1500 	orr.w	r5, r5, #2097152	@ 0x200000
 800e576:	ec45 4b10 	vmov	d0, r4, r5
 800e57a:	bd70      	pop	{r4, r5, r6, pc}
 800e57c:	7fefffff 	.word	0x7fefffff
 800e580:	7ff00000 	.word	0x7ff00000
 800e584:	43500000 	.word	0x43500000

0800e588 <__register_exitproc>:
 800e588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e58c:	f8df a074 	ldr.w	sl, [pc, #116]	@ 800e604 <__register_exitproc+0x7c>
 800e590:	4606      	mov	r6, r0
 800e592:	f8da 0000 	ldr.w	r0, [sl]
 800e596:	4698      	mov	r8, r3
 800e598:	460f      	mov	r7, r1
 800e59a:	4691      	mov	r9, r2
 800e59c:	f7fc f9d8 	bl	800a950 <__retarget_lock_acquire_recursive>
 800e5a0:	4b16      	ldr	r3, [pc, #88]	@ (800e5fc <__register_exitproc+0x74>)
 800e5a2:	681c      	ldr	r4, [r3, #0]
 800e5a4:	b90c      	cbnz	r4, 800e5aa <__register_exitproc+0x22>
 800e5a6:	4c16      	ldr	r4, [pc, #88]	@ (800e600 <__register_exitproc+0x78>)
 800e5a8:	601c      	str	r4, [r3, #0]
 800e5aa:	6865      	ldr	r5, [r4, #4]
 800e5ac:	f8da 0000 	ldr.w	r0, [sl]
 800e5b0:	2d1f      	cmp	r5, #31
 800e5b2:	dd05      	ble.n	800e5c0 <__register_exitproc+0x38>
 800e5b4:	f7fc f9cd 	bl	800a952 <__retarget_lock_release_recursive>
 800e5b8:	f04f 30ff 	mov.w	r0, #4294967295
 800e5bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5c0:	b19e      	cbz	r6, 800e5ea <__register_exitproc+0x62>
 800e5c2:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800e5c6:	2201      	movs	r2, #1
 800e5c8:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 800e5cc:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 800e5d0:	40aa      	lsls	r2, r5
 800e5d2:	4313      	orrs	r3, r2
 800e5d4:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 800e5d8:	2e02      	cmp	r6, #2
 800e5da:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 800e5de:	bf02      	ittt	eq
 800e5e0:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 800e5e4:	4313      	orreq	r3, r2
 800e5e6:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 800e5ea:	1c6b      	adds	r3, r5, #1
 800e5ec:	3502      	adds	r5, #2
 800e5ee:	6063      	str	r3, [r4, #4]
 800e5f0:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800e5f4:	f7fc f9ad 	bl	800a952 <__retarget_lock_release_recursive>
 800e5f8:	2000      	movs	r0, #0
 800e5fa:	e7df      	b.n	800e5bc <__register_exitproc+0x34>
 800e5fc:	20000f5c 	.word	0x20000f5c
 800e600:	20000f60 	.word	0x20000f60
 800e604:	20000568 	.word	0x20000568

0800e608 <quorem>:
 800e608:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e60c:	6903      	ldr	r3, [r0, #16]
 800e60e:	690c      	ldr	r4, [r1, #16]
 800e610:	42a3      	cmp	r3, r4
 800e612:	4607      	mov	r7, r0
 800e614:	db7e      	blt.n	800e714 <quorem+0x10c>
 800e616:	3c01      	subs	r4, #1
 800e618:	f101 0814 	add.w	r8, r1, #20
 800e61c:	00a3      	lsls	r3, r4, #2
 800e61e:	f100 0514 	add.w	r5, r0, #20
 800e622:	9300      	str	r3, [sp, #0]
 800e624:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e628:	9301      	str	r3, [sp, #4]
 800e62a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e62e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e632:	3301      	adds	r3, #1
 800e634:	429a      	cmp	r2, r3
 800e636:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e63a:	fbb2 f6f3 	udiv	r6, r2, r3
 800e63e:	d32e      	bcc.n	800e69e <quorem+0x96>
 800e640:	f04f 0a00 	mov.w	sl, #0
 800e644:	46c4      	mov	ip, r8
 800e646:	46ae      	mov	lr, r5
 800e648:	46d3      	mov	fp, sl
 800e64a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800e64e:	b298      	uxth	r0, r3
 800e650:	fb06 a000 	mla	r0, r6, r0, sl
 800e654:	0c02      	lsrs	r2, r0, #16
 800e656:	0c1b      	lsrs	r3, r3, #16
 800e658:	fb06 2303 	mla	r3, r6, r3, r2
 800e65c:	f8de 2000 	ldr.w	r2, [lr]
 800e660:	b280      	uxth	r0, r0
 800e662:	b292      	uxth	r2, r2
 800e664:	1a12      	subs	r2, r2, r0
 800e666:	445a      	add	r2, fp
 800e668:	f8de 0000 	ldr.w	r0, [lr]
 800e66c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e670:	b29b      	uxth	r3, r3
 800e672:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800e676:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800e67a:	b292      	uxth	r2, r2
 800e67c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800e680:	45e1      	cmp	r9, ip
 800e682:	f84e 2b04 	str.w	r2, [lr], #4
 800e686:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800e68a:	d2de      	bcs.n	800e64a <quorem+0x42>
 800e68c:	9b00      	ldr	r3, [sp, #0]
 800e68e:	58eb      	ldr	r3, [r5, r3]
 800e690:	b92b      	cbnz	r3, 800e69e <quorem+0x96>
 800e692:	9b01      	ldr	r3, [sp, #4]
 800e694:	3b04      	subs	r3, #4
 800e696:	429d      	cmp	r5, r3
 800e698:	461a      	mov	r2, r3
 800e69a:	d32f      	bcc.n	800e6fc <quorem+0xf4>
 800e69c:	613c      	str	r4, [r7, #16]
 800e69e:	4638      	mov	r0, r7
 800e6a0:	f001 f824 	bl	800f6ec <__mcmp>
 800e6a4:	2800      	cmp	r0, #0
 800e6a6:	db25      	blt.n	800e6f4 <quorem+0xec>
 800e6a8:	4629      	mov	r1, r5
 800e6aa:	2000      	movs	r0, #0
 800e6ac:	f858 2b04 	ldr.w	r2, [r8], #4
 800e6b0:	f8d1 c000 	ldr.w	ip, [r1]
 800e6b4:	fa1f fe82 	uxth.w	lr, r2
 800e6b8:	fa1f f38c 	uxth.w	r3, ip
 800e6bc:	eba3 030e 	sub.w	r3, r3, lr
 800e6c0:	4403      	add	r3, r0
 800e6c2:	0c12      	lsrs	r2, r2, #16
 800e6c4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800e6c8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800e6cc:	b29b      	uxth	r3, r3
 800e6ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e6d2:	45c1      	cmp	r9, r8
 800e6d4:	f841 3b04 	str.w	r3, [r1], #4
 800e6d8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e6dc:	d2e6      	bcs.n	800e6ac <quorem+0xa4>
 800e6de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e6e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e6e6:	b922      	cbnz	r2, 800e6f2 <quorem+0xea>
 800e6e8:	3b04      	subs	r3, #4
 800e6ea:	429d      	cmp	r5, r3
 800e6ec:	461a      	mov	r2, r3
 800e6ee:	d30b      	bcc.n	800e708 <quorem+0x100>
 800e6f0:	613c      	str	r4, [r7, #16]
 800e6f2:	3601      	adds	r6, #1
 800e6f4:	4630      	mov	r0, r6
 800e6f6:	b003      	add	sp, #12
 800e6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6fc:	6812      	ldr	r2, [r2, #0]
 800e6fe:	3b04      	subs	r3, #4
 800e700:	2a00      	cmp	r2, #0
 800e702:	d1cb      	bne.n	800e69c <quorem+0x94>
 800e704:	3c01      	subs	r4, #1
 800e706:	e7c6      	b.n	800e696 <quorem+0x8e>
 800e708:	6812      	ldr	r2, [r2, #0]
 800e70a:	3b04      	subs	r3, #4
 800e70c:	2a00      	cmp	r2, #0
 800e70e:	d1ef      	bne.n	800e6f0 <quorem+0xe8>
 800e710:	3c01      	subs	r4, #1
 800e712:	e7ea      	b.n	800e6ea <quorem+0xe2>
 800e714:	2000      	movs	r0, #0
 800e716:	e7ee      	b.n	800e6f6 <quorem+0xee>

0800e718 <_dtoa_r>:
 800e718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e71c:	b099      	sub	sp, #100	@ 0x64
 800e71e:	ed8d 0b02 	vstr	d0, [sp, #8]
 800e722:	9109      	str	r1, [sp, #36]	@ 0x24
 800e724:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800e726:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800e728:	920e      	str	r2, [sp, #56]	@ 0x38
 800e72a:	ec55 4b10 	vmov	r4, r5, d0
 800e72e:	4683      	mov	fp, r0
 800e730:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e732:	b149      	cbz	r1, 800e748 <_dtoa_r+0x30>
 800e734:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e736:	604a      	str	r2, [r1, #4]
 800e738:	2301      	movs	r3, #1
 800e73a:	4093      	lsls	r3, r2
 800e73c:	608b      	str	r3, [r1, #8]
 800e73e:	f000 fdce 	bl	800f2de <_Bfree>
 800e742:	2300      	movs	r3, #0
 800e744:	f8cb 3038 	str.w	r3, [fp, #56]	@ 0x38
 800e748:	1e2b      	subs	r3, r5, #0
 800e74a:	bfb9      	ittee	lt
 800e74c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800e750:	9303      	strlt	r3, [sp, #12]
 800e752:	2300      	movge	r3, #0
 800e754:	6033      	strge	r3, [r6, #0]
 800e756:	9f03      	ldr	r7, [sp, #12]
 800e758:	4b97      	ldr	r3, [pc, #604]	@ (800e9b8 <_dtoa_r+0x2a0>)
 800e75a:	bfbc      	itt	lt
 800e75c:	2201      	movlt	r2, #1
 800e75e:	6032      	strlt	r2, [r6, #0]
 800e760:	43bb      	bics	r3, r7
 800e762:	d114      	bne.n	800e78e <_dtoa_r+0x76>
 800e764:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e766:	f242 730f 	movw	r3, #9999	@ 0x270f
 800e76a:	6013      	str	r3, [r2, #0]
 800e76c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e770:	4323      	orrs	r3, r4
 800e772:	f000 854c 	beq.w	800f20e <_dtoa_r+0xaf6>
 800e776:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e778:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800e9d0 <_dtoa_r+0x2b8>
 800e77c:	b11b      	cbz	r3, 800e786 <_dtoa_r+0x6e>
 800e77e:	f10a 0303 	add.w	r3, sl, #3
 800e782:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e784:	6013      	str	r3, [r2, #0]
 800e786:	4650      	mov	r0, sl
 800e788:	b019      	add	sp, #100	@ 0x64
 800e78a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e78e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e792:	2200      	movs	r2, #0
 800e794:	ec51 0b17 	vmov	r0, r1, d7
 800e798:	2300      	movs	r3, #0
 800e79a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800e79e:	f7f2 f9cb 	bl	8000b38 <__aeabi_dcmpeq>
 800e7a2:	4680      	mov	r8, r0
 800e7a4:	b150      	cbz	r0, 800e7bc <_dtoa_r+0xa4>
 800e7a6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800e7a8:	2301      	movs	r3, #1
 800e7aa:	6013      	str	r3, [r2, #0]
 800e7ac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e7ae:	b113      	cbz	r3, 800e7b6 <_dtoa_r+0x9e>
 800e7b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e7b2:	4b82      	ldr	r3, [pc, #520]	@ (800e9bc <_dtoa_r+0x2a4>)
 800e7b4:	6013      	str	r3, [r2, #0]
 800e7b6:	f8df a21c 	ldr.w	sl, [pc, #540]	@ 800e9d4 <_dtoa_r+0x2bc>
 800e7ba:	e7e4      	b.n	800e786 <_dtoa_r+0x6e>
 800e7bc:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e7c0:	aa16      	add	r2, sp, #88	@ 0x58
 800e7c2:	a917      	add	r1, sp, #92	@ 0x5c
 800e7c4:	4658      	mov	r0, fp
 800e7c6:	f001 f841 	bl	800f84c <__d2b>
 800e7ca:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e7ce:	4681      	mov	r9, r0
 800e7d0:	2e00      	cmp	r6, #0
 800e7d2:	d077      	beq.n	800e8c4 <_dtoa_r+0x1ac>
 800e7d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e7d6:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800e7da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e7de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e7e2:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e7e6:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e7ea:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e7ee:	4619      	mov	r1, r3
 800e7f0:	2200      	movs	r2, #0
 800e7f2:	4b73      	ldr	r3, [pc, #460]	@ (800e9c0 <_dtoa_r+0x2a8>)
 800e7f4:	f7f1 fd80 	bl	80002f8 <__aeabi_dsub>
 800e7f8:	a369      	add	r3, pc, #420	@ (adr r3, 800e9a0 <_dtoa_r+0x288>)
 800e7fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7fe:	f7f1 ff33 	bl	8000668 <__aeabi_dmul>
 800e802:	a369      	add	r3, pc, #420	@ (adr r3, 800e9a8 <_dtoa_r+0x290>)
 800e804:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e808:	f7f1 fd78 	bl	80002fc <__adddf3>
 800e80c:	4604      	mov	r4, r0
 800e80e:	4630      	mov	r0, r6
 800e810:	460d      	mov	r5, r1
 800e812:	f7f1 febf 	bl	8000594 <__aeabi_i2d>
 800e816:	a366      	add	r3, pc, #408	@ (adr r3, 800e9b0 <_dtoa_r+0x298>)
 800e818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e81c:	f7f1 ff24 	bl	8000668 <__aeabi_dmul>
 800e820:	4602      	mov	r2, r0
 800e822:	460b      	mov	r3, r1
 800e824:	4620      	mov	r0, r4
 800e826:	4629      	mov	r1, r5
 800e828:	f7f1 fd68 	bl	80002fc <__adddf3>
 800e82c:	4604      	mov	r4, r0
 800e82e:	460d      	mov	r5, r1
 800e830:	f7f2 f9ca 	bl	8000bc8 <__aeabi_d2iz>
 800e834:	2200      	movs	r2, #0
 800e836:	4607      	mov	r7, r0
 800e838:	2300      	movs	r3, #0
 800e83a:	4620      	mov	r0, r4
 800e83c:	4629      	mov	r1, r5
 800e83e:	f7f2 f985 	bl	8000b4c <__aeabi_dcmplt>
 800e842:	b140      	cbz	r0, 800e856 <_dtoa_r+0x13e>
 800e844:	4638      	mov	r0, r7
 800e846:	f7f1 fea5 	bl	8000594 <__aeabi_i2d>
 800e84a:	4622      	mov	r2, r4
 800e84c:	462b      	mov	r3, r5
 800e84e:	f7f2 f973 	bl	8000b38 <__aeabi_dcmpeq>
 800e852:	b900      	cbnz	r0, 800e856 <_dtoa_r+0x13e>
 800e854:	3f01      	subs	r7, #1
 800e856:	2f16      	cmp	r7, #22
 800e858:	d851      	bhi.n	800e8fe <_dtoa_r+0x1e6>
 800e85a:	4b5a      	ldr	r3, [pc, #360]	@ (800e9c4 <_dtoa_r+0x2ac>)
 800e85c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e860:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e864:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e868:	f7f2 f970 	bl	8000b4c <__aeabi_dcmplt>
 800e86c:	2800      	cmp	r0, #0
 800e86e:	d048      	beq.n	800e902 <_dtoa_r+0x1ea>
 800e870:	3f01      	subs	r7, #1
 800e872:	2300      	movs	r3, #0
 800e874:	9312      	str	r3, [sp, #72]	@ 0x48
 800e876:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e878:	1b9b      	subs	r3, r3, r6
 800e87a:	1e5a      	subs	r2, r3, #1
 800e87c:	bf44      	itt	mi
 800e87e:	f1c3 0801 	rsbmi	r8, r3, #1
 800e882:	2300      	movmi	r3, #0
 800e884:	9208      	str	r2, [sp, #32]
 800e886:	bf54      	ite	pl
 800e888:	f04f 0800 	movpl.w	r8, #0
 800e88c:	9308      	strmi	r3, [sp, #32]
 800e88e:	2f00      	cmp	r7, #0
 800e890:	db39      	blt.n	800e906 <_dtoa_r+0x1ee>
 800e892:	9b08      	ldr	r3, [sp, #32]
 800e894:	970f      	str	r7, [sp, #60]	@ 0x3c
 800e896:	443b      	add	r3, r7
 800e898:	9308      	str	r3, [sp, #32]
 800e89a:	2300      	movs	r3, #0
 800e89c:	930a      	str	r3, [sp, #40]	@ 0x28
 800e89e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8a0:	2b09      	cmp	r3, #9
 800e8a2:	d865      	bhi.n	800e970 <_dtoa_r+0x258>
 800e8a4:	2b05      	cmp	r3, #5
 800e8a6:	bfc4      	itt	gt
 800e8a8:	3b04      	subgt	r3, #4
 800e8aa:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800e8ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8ae:	f1a3 0302 	sub.w	r3, r3, #2
 800e8b2:	bfcc      	ite	gt
 800e8b4:	2400      	movgt	r4, #0
 800e8b6:	2401      	movle	r4, #1
 800e8b8:	2b03      	cmp	r3, #3
 800e8ba:	d864      	bhi.n	800e986 <_dtoa_r+0x26e>
 800e8bc:	e8df f003 	tbb	[pc, r3]
 800e8c0:	5635372a 	.word	0x5635372a
 800e8c4:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800e8c8:	441e      	add	r6, r3
 800e8ca:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e8ce:	2b20      	cmp	r3, #32
 800e8d0:	bfc1      	itttt	gt
 800e8d2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e8d6:	409f      	lslgt	r7, r3
 800e8d8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e8dc:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e8e0:	bfd6      	itet	le
 800e8e2:	f1c3 0320 	rsble	r3, r3, #32
 800e8e6:	ea47 0003 	orrgt.w	r0, r7, r3
 800e8ea:	fa04 f003 	lslle.w	r0, r4, r3
 800e8ee:	f7f1 fe41 	bl	8000574 <__aeabi_ui2d>
 800e8f2:	2201      	movs	r2, #1
 800e8f4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e8f8:	3e01      	subs	r6, #1
 800e8fa:	9214      	str	r2, [sp, #80]	@ 0x50
 800e8fc:	e777      	b.n	800e7ee <_dtoa_r+0xd6>
 800e8fe:	2301      	movs	r3, #1
 800e900:	e7b8      	b.n	800e874 <_dtoa_r+0x15c>
 800e902:	9012      	str	r0, [sp, #72]	@ 0x48
 800e904:	e7b7      	b.n	800e876 <_dtoa_r+0x15e>
 800e906:	427b      	negs	r3, r7
 800e908:	930a      	str	r3, [sp, #40]	@ 0x28
 800e90a:	2300      	movs	r3, #0
 800e90c:	eba8 0807 	sub.w	r8, r8, r7
 800e910:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e912:	e7c4      	b.n	800e89e <_dtoa_r+0x186>
 800e914:	2300      	movs	r3, #0
 800e916:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e918:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	dc36      	bgt.n	800e98c <_dtoa_r+0x274>
 800e91e:	2301      	movs	r3, #1
 800e920:	9300      	str	r3, [sp, #0]
 800e922:	9307      	str	r3, [sp, #28]
 800e924:	461a      	mov	r2, r3
 800e926:	920e      	str	r2, [sp, #56]	@ 0x38
 800e928:	e00b      	b.n	800e942 <_dtoa_r+0x22a>
 800e92a:	2301      	movs	r3, #1
 800e92c:	e7f3      	b.n	800e916 <_dtoa_r+0x1fe>
 800e92e:	2300      	movs	r3, #0
 800e930:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e932:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e934:	18fb      	adds	r3, r7, r3
 800e936:	9300      	str	r3, [sp, #0]
 800e938:	3301      	adds	r3, #1
 800e93a:	2b01      	cmp	r3, #1
 800e93c:	9307      	str	r3, [sp, #28]
 800e93e:	bfb8      	it	lt
 800e940:	2301      	movlt	r3, #1
 800e942:	2100      	movs	r1, #0
 800e944:	2204      	movs	r2, #4
 800e946:	f102 0014 	add.w	r0, r2, #20
 800e94a:	4298      	cmp	r0, r3
 800e94c:	d922      	bls.n	800e994 <_dtoa_r+0x27c>
 800e94e:	f8cb 103c 	str.w	r1, [fp, #60]	@ 0x3c
 800e952:	4658      	mov	r0, fp
 800e954:	f000 fc9e 	bl	800f294 <_Balloc>
 800e958:	4682      	mov	sl, r0
 800e95a:	2800      	cmp	r0, #0
 800e95c:	d13c      	bne.n	800e9d8 <_dtoa_r+0x2c0>
 800e95e:	4b1a      	ldr	r3, [pc, #104]	@ (800e9c8 <_dtoa_r+0x2b0>)
 800e960:	4602      	mov	r2, r0
 800e962:	f240 11af 	movw	r1, #431	@ 0x1af
 800e966:	4819      	ldr	r0, [pc, #100]	@ (800e9cc <_dtoa_r+0x2b4>)
 800e968:	f001 fae0 	bl	800ff2c <__assert_func>
 800e96c:	2301      	movs	r3, #1
 800e96e:	e7df      	b.n	800e930 <_dtoa_r+0x218>
 800e970:	2401      	movs	r4, #1
 800e972:	2300      	movs	r3, #0
 800e974:	9309      	str	r3, [sp, #36]	@ 0x24
 800e976:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e978:	f04f 33ff 	mov.w	r3, #4294967295
 800e97c:	9300      	str	r3, [sp, #0]
 800e97e:	9307      	str	r3, [sp, #28]
 800e980:	2200      	movs	r2, #0
 800e982:	2312      	movs	r3, #18
 800e984:	e7cf      	b.n	800e926 <_dtoa_r+0x20e>
 800e986:	2301      	movs	r3, #1
 800e988:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e98a:	e7f5      	b.n	800e978 <_dtoa_r+0x260>
 800e98c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e98e:	9300      	str	r3, [sp, #0]
 800e990:	9307      	str	r3, [sp, #28]
 800e992:	e7d6      	b.n	800e942 <_dtoa_r+0x22a>
 800e994:	3101      	adds	r1, #1
 800e996:	0052      	lsls	r2, r2, #1
 800e998:	e7d5      	b.n	800e946 <_dtoa_r+0x22e>
 800e99a:	bf00      	nop
 800e99c:	f3af 8000 	nop.w
 800e9a0:	636f4361 	.word	0x636f4361
 800e9a4:	3fd287a7 	.word	0x3fd287a7
 800e9a8:	8b60c8b3 	.word	0x8b60c8b3
 800e9ac:	3fc68a28 	.word	0x3fc68a28
 800e9b0:	509f79fb 	.word	0x509f79fb
 800e9b4:	3fd34413 	.word	0x3fd34413
 800e9b8:	7ff00000 	.word	0x7ff00000
 800e9bc:	08010b03 	.word	0x08010b03
 800e9c0:	3ff80000 	.word	0x3ff80000
 800e9c4:	08010c78 	.word	0x08010c78
 800e9c8:	08010b7b 	.word	0x08010b7b
 800e9cc:	08010b8c 	.word	0x08010b8c
 800e9d0:	08010b77 	.word	0x08010b77
 800e9d4:	08010b02 	.word	0x08010b02
 800e9d8:	9b07      	ldr	r3, [sp, #28]
 800e9da:	f8cb 0038 	str.w	r0, [fp, #56]	@ 0x38
 800e9de:	2b0e      	cmp	r3, #14
 800e9e0:	f200 80a4 	bhi.w	800eb2c <_dtoa_r+0x414>
 800e9e4:	2c00      	cmp	r4, #0
 800e9e6:	f000 80a1 	beq.w	800eb2c <_dtoa_r+0x414>
 800e9ea:	2f00      	cmp	r7, #0
 800e9ec:	dd33      	ble.n	800ea56 <_dtoa_r+0x33e>
 800e9ee:	4bae      	ldr	r3, [pc, #696]	@ (800eca8 <_dtoa_r+0x590>)
 800e9f0:	f007 020f 	and.w	r2, r7, #15
 800e9f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e9f8:	ed93 7b00 	vldr	d7, [r3]
 800e9fc:	05f8      	lsls	r0, r7, #23
 800e9fe:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ea02:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ea06:	d516      	bpl.n	800ea36 <_dtoa_r+0x31e>
 800ea08:	4ba8      	ldr	r3, [pc, #672]	@ (800ecac <_dtoa_r+0x594>)
 800ea0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ea0e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ea12:	f7f1 ff53 	bl	80008bc <__aeabi_ddiv>
 800ea16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ea1a:	f004 040f 	and.w	r4, r4, #15
 800ea1e:	2603      	movs	r6, #3
 800ea20:	4da2      	ldr	r5, [pc, #648]	@ (800ecac <_dtoa_r+0x594>)
 800ea22:	b954      	cbnz	r4, 800ea3a <_dtoa_r+0x322>
 800ea24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ea28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ea2c:	f7f1 ff46 	bl	80008bc <__aeabi_ddiv>
 800ea30:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ea34:	e028      	b.n	800ea88 <_dtoa_r+0x370>
 800ea36:	2602      	movs	r6, #2
 800ea38:	e7f2      	b.n	800ea20 <_dtoa_r+0x308>
 800ea3a:	07e1      	lsls	r1, r4, #31
 800ea3c:	d508      	bpl.n	800ea50 <_dtoa_r+0x338>
 800ea3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ea42:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ea46:	f7f1 fe0f 	bl	8000668 <__aeabi_dmul>
 800ea4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ea4e:	3601      	adds	r6, #1
 800ea50:	1064      	asrs	r4, r4, #1
 800ea52:	3508      	adds	r5, #8
 800ea54:	e7e5      	b.n	800ea22 <_dtoa_r+0x30a>
 800ea56:	f000 80d2 	beq.w	800ebfe <_dtoa_r+0x4e6>
 800ea5a:	427c      	negs	r4, r7
 800ea5c:	4b92      	ldr	r3, [pc, #584]	@ (800eca8 <_dtoa_r+0x590>)
 800ea5e:	4d93      	ldr	r5, [pc, #588]	@ (800ecac <_dtoa_r+0x594>)
 800ea60:	f004 020f 	and.w	r2, r4, #15
 800ea64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ea68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ea70:	f7f1 fdfa 	bl	8000668 <__aeabi_dmul>
 800ea74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ea78:	1124      	asrs	r4, r4, #4
 800ea7a:	2300      	movs	r3, #0
 800ea7c:	2602      	movs	r6, #2
 800ea7e:	2c00      	cmp	r4, #0
 800ea80:	f040 80b2 	bne.w	800ebe8 <_dtoa_r+0x4d0>
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d1d3      	bne.n	800ea30 <_dtoa_r+0x318>
 800ea88:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ea8a:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ea8e:	2b00      	cmp	r3, #0
 800ea90:	f000 80b7 	beq.w	800ec02 <_dtoa_r+0x4ea>
 800ea94:	4b86      	ldr	r3, [pc, #536]	@ (800ecb0 <_dtoa_r+0x598>)
 800ea96:	2200      	movs	r2, #0
 800ea98:	4620      	mov	r0, r4
 800ea9a:	4629      	mov	r1, r5
 800ea9c:	f7f2 f856 	bl	8000b4c <__aeabi_dcmplt>
 800eaa0:	2800      	cmp	r0, #0
 800eaa2:	f000 80ae 	beq.w	800ec02 <_dtoa_r+0x4ea>
 800eaa6:	9b07      	ldr	r3, [sp, #28]
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	f000 80aa 	beq.w	800ec02 <_dtoa_r+0x4ea>
 800eaae:	9b00      	ldr	r3, [sp, #0]
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	dd37      	ble.n	800eb24 <_dtoa_r+0x40c>
 800eab4:	1e7b      	subs	r3, r7, #1
 800eab6:	9304      	str	r3, [sp, #16]
 800eab8:	4620      	mov	r0, r4
 800eaba:	4b7e      	ldr	r3, [pc, #504]	@ (800ecb4 <_dtoa_r+0x59c>)
 800eabc:	2200      	movs	r2, #0
 800eabe:	4629      	mov	r1, r5
 800eac0:	f7f1 fdd2 	bl	8000668 <__aeabi_dmul>
 800eac4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eac8:	9c00      	ldr	r4, [sp, #0]
 800eaca:	3601      	adds	r6, #1
 800eacc:	4630      	mov	r0, r6
 800eace:	f7f1 fd61 	bl	8000594 <__aeabi_i2d>
 800ead2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ead6:	f7f1 fdc7 	bl	8000668 <__aeabi_dmul>
 800eada:	4b77      	ldr	r3, [pc, #476]	@ (800ecb8 <_dtoa_r+0x5a0>)
 800eadc:	2200      	movs	r2, #0
 800eade:	f7f1 fc0d 	bl	80002fc <__adddf3>
 800eae2:	4605      	mov	r5, r0
 800eae4:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800eae8:	2c00      	cmp	r4, #0
 800eaea:	f040 808d 	bne.w	800ec08 <_dtoa_r+0x4f0>
 800eaee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eaf2:	4b72      	ldr	r3, [pc, #456]	@ (800ecbc <_dtoa_r+0x5a4>)
 800eaf4:	2200      	movs	r2, #0
 800eaf6:	f7f1 fbff 	bl	80002f8 <__aeabi_dsub>
 800eafa:	4602      	mov	r2, r0
 800eafc:	460b      	mov	r3, r1
 800eafe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800eb02:	462a      	mov	r2, r5
 800eb04:	4633      	mov	r3, r6
 800eb06:	f7f2 f83f 	bl	8000b88 <__aeabi_dcmpgt>
 800eb0a:	2800      	cmp	r0, #0
 800eb0c:	f040 828c 	bne.w	800f028 <_dtoa_r+0x910>
 800eb10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800eb14:	462a      	mov	r2, r5
 800eb16:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800eb1a:	f7f2 f817 	bl	8000b4c <__aeabi_dcmplt>
 800eb1e:	2800      	cmp	r0, #0
 800eb20:	f040 8129 	bne.w	800ed76 <_dtoa_r+0x65e>
 800eb24:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800eb28:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800eb2c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	f2c0 815b 	blt.w	800edea <_dtoa_r+0x6d2>
 800eb34:	2f0e      	cmp	r7, #14
 800eb36:	f300 8158 	bgt.w	800edea <_dtoa_r+0x6d2>
 800eb3a:	4b5b      	ldr	r3, [pc, #364]	@ (800eca8 <_dtoa_r+0x590>)
 800eb3c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800eb40:	ed93 7b00 	vldr	d7, [r3]
 800eb44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	ed8d 7b00 	vstr	d7, [sp]
 800eb4c:	da03      	bge.n	800eb56 <_dtoa_r+0x43e>
 800eb4e:	9b07      	ldr	r3, [sp, #28]
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	f340 8102 	ble.w	800ed5a <_dtoa_r+0x642>
 800eb56:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800eb5a:	4656      	mov	r6, sl
 800eb5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eb60:	4620      	mov	r0, r4
 800eb62:	4629      	mov	r1, r5
 800eb64:	f7f1 feaa 	bl	80008bc <__aeabi_ddiv>
 800eb68:	f7f2 f82e 	bl	8000bc8 <__aeabi_d2iz>
 800eb6c:	4680      	mov	r8, r0
 800eb6e:	f7f1 fd11 	bl	8000594 <__aeabi_i2d>
 800eb72:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eb76:	f7f1 fd77 	bl	8000668 <__aeabi_dmul>
 800eb7a:	4602      	mov	r2, r0
 800eb7c:	460b      	mov	r3, r1
 800eb7e:	4620      	mov	r0, r4
 800eb80:	4629      	mov	r1, r5
 800eb82:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800eb86:	f7f1 fbb7 	bl	80002f8 <__aeabi_dsub>
 800eb8a:	f806 4b01 	strb.w	r4, [r6], #1
 800eb8e:	9d07      	ldr	r5, [sp, #28]
 800eb90:	eba6 040a 	sub.w	r4, r6, sl
 800eb94:	42a5      	cmp	r5, r4
 800eb96:	4602      	mov	r2, r0
 800eb98:	460b      	mov	r3, r1
 800eb9a:	f040 8118 	bne.w	800edce <_dtoa_r+0x6b6>
 800eb9e:	f7f1 fbad 	bl	80002fc <__adddf3>
 800eba2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eba6:	4604      	mov	r4, r0
 800eba8:	460d      	mov	r5, r1
 800ebaa:	f7f1 ffed 	bl	8000b88 <__aeabi_dcmpgt>
 800ebae:	2800      	cmp	r0, #0
 800ebb0:	f040 80fa 	bne.w	800eda8 <_dtoa_r+0x690>
 800ebb4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ebb8:	4620      	mov	r0, r4
 800ebba:	4629      	mov	r1, r5
 800ebbc:	f7f1 ffbc 	bl	8000b38 <__aeabi_dcmpeq>
 800ebc0:	b118      	cbz	r0, 800ebca <_dtoa_r+0x4b2>
 800ebc2:	f018 0f01 	tst.w	r8, #1
 800ebc6:	f040 80ef 	bne.w	800eda8 <_dtoa_r+0x690>
 800ebca:	4649      	mov	r1, r9
 800ebcc:	4658      	mov	r0, fp
 800ebce:	f000 fb86 	bl	800f2de <_Bfree>
 800ebd2:	2300      	movs	r3, #0
 800ebd4:	7033      	strb	r3, [r6, #0]
 800ebd6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ebd8:	3701      	adds	r7, #1
 800ebda:	601f      	str	r7, [r3, #0]
 800ebdc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	f43f add1 	beq.w	800e786 <_dtoa_r+0x6e>
 800ebe4:	601e      	str	r6, [r3, #0]
 800ebe6:	e5ce      	b.n	800e786 <_dtoa_r+0x6e>
 800ebe8:	07e2      	lsls	r2, r4, #31
 800ebea:	d505      	bpl.n	800ebf8 <_dtoa_r+0x4e0>
 800ebec:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ebf0:	f7f1 fd3a 	bl	8000668 <__aeabi_dmul>
 800ebf4:	3601      	adds	r6, #1
 800ebf6:	2301      	movs	r3, #1
 800ebf8:	1064      	asrs	r4, r4, #1
 800ebfa:	3508      	adds	r5, #8
 800ebfc:	e73f      	b.n	800ea7e <_dtoa_r+0x366>
 800ebfe:	2602      	movs	r6, #2
 800ec00:	e742      	b.n	800ea88 <_dtoa_r+0x370>
 800ec02:	9c07      	ldr	r4, [sp, #28]
 800ec04:	9704      	str	r7, [sp, #16]
 800ec06:	e761      	b.n	800eacc <_dtoa_r+0x3b4>
 800ec08:	4b27      	ldr	r3, [pc, #156]	@ (800eca8 <_dtoa_r+0x590>)
 800ec0a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ec0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ec10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ec14:	4454      	add	r4, sl
 800ec16:	2900      	cmp	r1, #0
 800ec18:	d054      	beq.n	800ecc4 <_dtoa_r+0x5ac>
 800ec1a:	4929      	ldr	r1, [pc, #164]	@ (800ecc0 <_dtoa_r+0x5a8>)
 800ec1c:	2000      	movs	r0, #0
 800ec1e:	f7f1 fe4d 	bl	80008bc <__aeabi_ddiv>
 800ec22:	4633      	mov	r3, r6
 800ec24:	462a      	mov	r2, r5
 800ec26:	f7f1 fb67 	bl	80002f8 <__aeabi_dsub>
 800ec2a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ec2e:	4656      	mov	r6, sl
 800ec30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ec34:	f7f1 ffc8 	bl	8000bc8 <__aeabi_d2iz>
 800ec38:	4605      	mov	r5, r0
 800ec3a:	f7f1 fcab 	bl	8000594 <__aeabi_i2d>
 800ec3e:	4602      	mov	r2, r0
 800ec40:	460b      	mov	r3, r1
 800ec42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ec46:	f7f1 fb57 	bl	80002f8 <__aeabi_dsub>
 800ec4a:	3530      	adds	r5, #48	@ 0x30
 800ec4c:	4602      	mov	r2, r0
 800ec4e:	460b      	mov	r3, r1
 800ec50:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ec54:	f806 5b01 	strb.w	r5, [r6], #1
 800ec58:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ec5c:	f7f1 ff76 	bl	8000b4c <__aeabi_dcmplt>
 800ec60:	2800      	cmp	r0, #0
 800ec62:	d172      	bne.n	800ed4a <_dtoa_r+0x632>
 800ec64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ec68:	4911      	ldr	r1, [pc, #68]	@ (800ecb0 <_dtoa_r+0x598>)
 800ec6a:	2000      	movs	r0, #0
 800ec6c:	f7f1 fb44 	bl	80002f8 <__aeabi_dsub>
 800ec70:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ec74:	f7f1 ff6a 	bl	8000b4c <__aeabi_dcmplt>
 800ec78:	2800      	cmp	r0, #0
 800ec7a:	f040 8096 	bne.w	800edaa <_dtoa_r+0x692>
 800ec7e:	42a6      	cmp	r6, r4
 800ec80:	f43f af50 	beq.w	800eb24 <_dtoa_r+0x40c>
 800ec84:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ec88:	4b0a      	ldr	r3, [pc, #40]	@ (800ecb4 <_dtoa_r+0x59c>)
 800ec8a:	2200      	movs	r2, #0
 800ec8c:	f7f1 fcec 	bl	8000668 <__aeabi_dmul>
 800ec90:	4b08      	ldr	r3, [pc, #32]	@ (800ecb4 <_dtoa_r+0x59c>)
 800ec92:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ec96:	2200      	movs	r2, #0
 800ec98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ec9c:	f7f1 fce4 	bl	8000668 <__aeabi_dmul>
 800eca0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800eca4:	e7c4      	b.n	800ec30 <_dtoa_r+0x518>
 800eca6:	bf00      	nop
 800eca8:	08010c78 	.word	0x08010c78
 800ecac:	08010c50 	.word	0x08010c50
 800ecb0:	3ff00000 	.word	0x3ff00000
 800ecb4:	40240000 	.word	0x40240000
 800ecb8:	401c0000 	.word	0x401c0000
 800ecbc:	40140000 	.word	0x40140000
 800ecc0:	3fe00000 	.word	0x3fe00000
 800ecc4:	4631      	mov	r1, r6
 800ecc6:	4628      	mov	r0, r5
 800ecc8:	f7f1 fcce 	bl	8000668 <__aeabi_dmul>
 800eccc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ecd0:	9415      	str	r4, [sp, #84]	@ 0x54
 800ecd2:	4656      	mov	r6, sl
 800ecd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ecd8:	f7f1 ff76 	bl	8000bc8 <__aeabi_d2iz>
 800ecdc:	4605      	mov	r5, r0
 800ecde:	f7f1 fc59 	bl	8000594 <__aeabi_i2d>
 800ece2:	4602      	mov	r2, r0
 800ece4:	460b      	mov	r3, r1
 800ece6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ecea:	f7f1 fb05 	bl	80002f8 <__aeabi_dsub>
 800ecee:	3530      	adds	r5, #48	@ 0x30
 800ecf0:	f806 5b01 	strb.w	r5, [r6], #1
 800ecf4:	4602      	mov	r2, r0
 800ecf6:	460b      	mov	r3, r1
 800ecf8:	42a6      	cmp	r6, r4
 800ecfa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ecfe:	f04f 0200 	mov.w	r2, #0
 800ed02:	d124      	bne.n	800ed4e <_dtoa_r+0x636>
 800ed04:	4bac      	ldr	r3, [pc, #688]	@ (800efb8 <_dtoa_r+0x8a0>)
 800ed06:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800ed0a:	f7f1 faf7 	bl	80002fc <__adddf3>
 800ed0e:	4602      	mov	r2, r0
 800ed10:	460b      	mov	r3, r1
 800ed12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed16:	f7f1 ff37 	bl	8000b88 <__aeabi_dcmpgt>
 800ed1a:	2800      	cmp	r0, #0
 800ed1c:	d145      	bne.n	800edaa <_dtoa_r+0x692>
 800ed1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800ed22:	49a5      	ldr	r1, [pc, #660]	@ (800efb8 <_dtoa_r+0x8a0>)
 800ed24:	2000      	movs	r0, #0
 800ed26:	f7f1 fae7 	bl	80002f8 <__aeabi_dsub>
 800ed2a:	4602      	mov	r2, r0
 800ed2c:	460b      	mov	r3, r1
 800ed2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed32:	f7f1 ff0b 	bl	8000b4c <__aeabi_dcmplt>
 800ed36:	2800      	cmp	r0, #0
 800ed38:	f43f aef4 	beq.w	800eb24 <_dtoa_r+0x40c>
 800ed3c:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800ed3e:	1e73      	subs	r3, r6, #1
 800ed40:	9315      	str	r3, [sp, #84]	@ 0x54
 800ed42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ed46:	2b30      	cmp	r3, #48	@ 0x30
 800ed48:	d0f8      	beq.n	800ed3c <_dtoa_r+0x624>
 800ed4a:	9f04      	ldr	r7, [sp, #16]
 800ed4c:	e73d      	b.n	800ebca <_dtoa_r+0x4b2>
 800ed4e:	4b9b      	ldr	r3, [pc, #620]	@ (800efbc <_dtoa_r+0x8a4>)
 800ed50:	f7f1 fc8a 	bl	8000668 <__aeabi_dmul>
 800ed54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ed58:	e7bc      	b.n	800ecd4 <_dtoa_r+0x5bc>
 800ed5a:	d10c      	bne.n	800ed76 <_dtoa_r+0x65e>
 800ed5c:	4b98      	ldr	r3, [pc, #608]	@ (800efc0 <_dtoa_r+0x8a8>)
 800ed5e:	2200      	movs	r2, #0
 800ed60:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ed64:	f7f1 fc80 	bl	8000668 <__aeabi_dmul>
 800ed68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ed6c:	f7f1 ff02 	bl	8000b74 <__aeabi_dcmpge>
 800ed70:	2800      	cmp	r0, #0
 800ed72:	f000 8157 	beq.w	800f024 <_dtoa_r+0x90c>
 800ed76:	2400      	movs	r4, #0
 800ed78:	4625      	mov	r5, r4
 800ed7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed7c:	43db      	mvns	r3, r3
 800ed7e:	9304      	str	r3, [sp, #16]
 800ed80:	4656      	mov	r6, sl
 800ed82:	2700      	movs	r7, #0
 800ed84:	4621      	mov	r1, r4
 800ed86:	4658      	mov	r0, fp
 800ed88:	f000 faa9 	bl	800f2de <_Bfree>
 800ed8c:	2d00      	cmp	r5, #0
 800ed8e:	d0dc      	beq.n	800ed4a <_dtoa_r+0x632>
 800ed90:	b12f      	cbz	r7, 800ed9e <_dtoa_r+0x686>
 800ed92:	42af      	cmp	r7, r5
 800ed94:	d003      	beq.n	800ed9e <_dtoa_r+0x686>
 800ed96:	4639      	mov	r1, r7
 800ed98:	4658      	mov	r0, fp
 800ed9a:	f000 faa0 	bl	800f2de <_Bfree>
 800ed9e:	4629      	mov	r1, r5
 800eda0:	4658      	mov	r0, fp
 800eda2:	f000 fa9c 	bl	800f2de <_Bfree>
 800eda6:	e7d0      	b.n	800ed4a <_dtoa_r+0x632>
 800eda8:	9704      	str	r7, [sp, #16]
 800edaa:	4633      	mov	r3, r6
 800edac:	461e      	mov	r6, r3
 800edae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800edb2:	2a39      	cmp	r2, #57	@ 0x39
 800edb4:	d107      	bne.n	800edc6 <_dtoa_r+0x6ae>
 800edb6:	459a      	cmp	sl, r3
 800edb8:	d1f8      	bne.n	800edac <_dtoa_r+0x694>
 800edba:	9a04      	ldr	r2, [sp, #16]
 800edbc:	3201      	adds	r2, #1
 800edbe:	9204      	str	r2, [sp, #16]
 800edc0:	2230      	movs	r2, #48	@ 0x30
 800edc2:	f88a 2000 	strb.w	r2, [sl]
 800edc6:	781a      	ldrb	r2, [r3, #0]
 800edc8:	3201      	adds	r2, #1
 800edca:	701a      	strb	r2, [r3, #0]
 800edcc:	e7bd      	b.n	800ed4a <_dtoa_r+0x632>
 800edce:	4b7b      	ldr	r3, [pc, #492]	@ (800efbc <_dtoa_r+0x8a4>)
 800edd0:	2200      	movs	r2, #0
 800edd2:	f7f1 fc49 	bl	8000668 <__aeabi_dmul>
 800edd6:	2200      	movs	r2, #0
 800edd8:	2300      	movs	r3, #0
 800edda:	4604      	mov	r4, r0
 800eddc:	460d      	mov	r5, r1
 800edde:	f7f1 feab 	bl	8000b38 <__aeabi_dcmpeq>
 800ede2:	2800      	cmp	r0, #0
 800ede4:	f43f aeba 	beq.w	800eb5c <_dtoa_r+0x444>
 800ede8:	e6ef      	b.n	800ebca <_dtoa_r+0x4b2>
 800edea:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800edec:	2a00      	cmp	r2, #0
 800edee:	f000 80db 	beq.w	800efa8 <_dtoa_r+0x890>
 800edf2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800edf4:	2a01      	cmp	r2, #1
 800edf6:	f300 80bf 	bgt.w	800ef78 <_dtoa_r+0x860>
 800edfa:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800edfc:	2a00      	cmp	r2, #0
 800edfe:	f000 80b7 	beq.w	800ef70 <_dtoa_r+0x858>
 800ee02:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ee06:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ee08:	4646      	mov	r6, r8
 800ee0a:	9a08      	ldr	r2, [sp, #32]
 800ee0c:	2101      	movs	r1, #1
 800ee0e:	441a      	add	r2, r3
 800ee10:	4658      	mov	r0, fp
 800ee12:	4498      	add	r8, r3
 800ee14:	9208      	str	r2, [sp, #32]
 800ee16:	f000 fafd 	bl	800f414 <__i2b>
 800ee1a:	4605      	mov	r5, r0
 800ee1c:	b15e      	cbz	r6, 800ee36 <_dtoa_r+0x71e>
 800ee1e:	9b08      	ldr	r3, [sp, #32]
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	dd08      	ble.n	800ee36 <_dtoa_r+0x71e>
 800ee24:	42b3      	cmp	r3, r6
 800ee26:	9a08      	ldr	r2, [sp, #32]
 800ee28:	bfa8      	it	ge
 800ee2a:	4633      	movge	r3, r6
 800ee2c:	eba8 0803 	sub.w	r8, r8, r3
 800ee30:	1af6      	subs	r6, r6, r3
 800ee32:	1ad3      	subs	r3, r2, r3
 800ee34:	9308      	str	r3, [sp, #32]
 800ee36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee38:	b1f3      	cbz	r3, 800ee78 <_dtoa_r+0x760>
 800ee3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	f000 80b7 	beq.w	800efb0 <_dtoa_r+0x898>
 800ee42:	b18c      	cbz	r4, 800ee68 <_dtoa_r+0x750>
 800ee44:	4629      	mov	r1, r5
 800ee46:	4622      	mov	r2, r4
 800ee48:	4658      	mov	r0, fp
 800ee4a:	f000 fba3 	bl	800f594 <__pow5mult>
 800ee4e:	464a      	mov	r2, r9
 800ee50:	4601      	mov	r1, r0
 800ee52:	4605      	mov	r5, r0
 800ee54:	4658      	mov	r0, fp
 800ee56:	f000 faf3 	bl	800f440 <__multiply>
 800ee5a:	4649      	mov	r1, r9
 800ee5c:	9004      	str	r0, [sp, #16]
 800ee5e:	4658      	mov	r0, fp
 800ee60:	f000 fa3d 	bl	800f2de <_Bfree>
 800ee64:	9b04      	ldr	r3, [sp, #16]
 800ee66:	4699      	mov	r9, r3
 800ee68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee6a:	1b1a      	subs	r2, r3, r4
 800ee6c:	d004      	beq.n	800ee78 <_dtoa_r+0x760>
 800ee6e:	4649      	mov	r1, r9
 800ee70:	4658      	mov	r0, fp
 800ee72:	f000 fb8f 	bl	800f594 <__pow5mult>
 800ee76:	4681      	mov	r9, r0
 800ee78:	2101      	movs	r1, #1
 800ee7a:	4658      	mov	r0, fp
 800ee7c:	f000 faca 	bl	800f414 <__i2b>
 800ee80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee82:	4604      	mov	r4, r0
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	f000 81cc 	beq.w	800f222 <_dtoa_r+0xb0a>
 800ee8a:	461a      	mov	r2, r3
 800ee8c:	4601      	mov	r1, r0
 800ee8e:	4658      	mov	r0, fp
 800ee90:	f000 fb80 	bl	800f594 <__pow5mult>
 800ee94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee96:	2b01      	cmp	r3, #1
 800ee98:	4604      	mov	r4, r0
 800ee9a:	f300 8095 	bgt.w	800efc8 <_dtoa_r+0x8b0>
 800ee9e:	9b02      	ldr	r3, [sp, #8]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	f040 8087 	bne.w	800efb4 <_dtoa_r+0x89c>
 800eea6:	9b03      	ldr	r3, [sp, #12]
 800eea8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	f040 8089 	bne.w	800efc4 <_dtoa_r+0x8ac>
 800eeb2:	9b03      	ldr	r3, [sp, #12]
 800eeb4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800eeb8:	0d1b      	lsrs	r3, r3, #20
 800eeba:	051b      	lsls	r3, r3, #20
 800eebc:	b12b      	cbz	r3, 800eeca <_dtoa_r+0x7b2>
 800eebe:	9b08      	ldr	r3, [sp, #32]
 800eec0:	3301      	adds	r3, #1
 800eec2:	9308      	str	r3, [sp, #32]
 800eec4:	f108 0801 	add.w	r8, r8, #1
 800eec8:	2301      	movs	r3, #1
 800eeca:	930a      	str	r3, [sp, #40]	@ 0x28
 800eecc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eece:	2b00      	cmp	r3, #0
 800eed0:	f000 81ad 	beq.w	800f22e <_dtoa_r+0xb16>
 800eed4:	6923      	ldr	r3, [r4, #16]
 800eed6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800eeda:	6918      	ldr	r0, [r3, #16]
 800eedc:	f000 fa4e 	bl	800f37c <__hi0bits>
 800eee0:	f1c0 0020 	rsb	r0, r0, #32
 800eee4:	9b08      	ldr	r3, [sp, #32]
 800eee6:	4418      	add	r0, r3
 800eee8:	f010 001f 	ands.w	r0, r0, #31
 800eeec:	d077      	beq.n	800efde <_dtoa_r+0x8c6>
 800eeee:	f1c0 0320 	rsb	r3, r0, #32
 800eef2:	2b04      	cmp	r3, #4
 800eef4:	dd6b      	ble.n	800efce <_dtoa_r+0x8b6>
 800eef6:	9b08      	ldr	r3, [sp, #32]
 800eef8:	f1c0 001c 	rsb	r0, r0, #28
 800eefc:	4403      	add	r3, r0
 800eefe:	4480      	add	r8, r0
 800ef00:	4406      	add	r6, r0
 800ef02:	9308      	str	r3, [sp, #32]
 800ef04:	f1b8 0f00 	cmp.w	r8, #0
 800ef08:	dd05      	ble.n	800ef16 <_dtoa_r+0x7fe>
 800ef0a:	4649      	mov	r1, r9
 800ef0c:	4642      	mov	r2, r8
 800ef0e:	4658      	mov	r0, fp
 800ef10:	f000 fb80 	bl	800f614 <__lshift>
 800ef14:	4681      	mov	r9, r0
 800ef16:	9b08      	ldr	r3, [sp, #32]
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	dd05      	ble.n	800ef28 <_dtoa_r+0x810>
 800ef1c:	4621      	mov	r1, r4
 800ef1e:	461a      	mov	r2, r3
 800ef20:	4658      	mov	r0, fp
 800ef22:	f000 fb77 	bl	800f614 <__lshift>
 800ef26:	4604      	mov	r4, r0
 800ef28:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d059      	beq.n	800efe2 <_dtoa_r+0x8ca>
 800ef2e:	4621      	mov	r1, r4
 800ef30:	4648      	mov	r0, r9
 800ef32:	f000 fbdb 	bl	800f6ec <__mcmp>
 800ef36:	2800      	cmp	r0, #0
 800ef38:	da53      	bge.n	800efe2 <_dtoa_r+0x8ca>
 800ef3a:	1e7b      	subs	r3, r7, #1
 800ef3c:	9304      	str	r3, [sp, #16]
 800ef3e:	4649      	mov	r1, r9
 800ef40:	2300      	movs	r3, #0
 800ef42:	220a      	movs	r2, #10
 800ef44:	4658      	mov	r0, fp
 800ef46:	f000 f9d3 	bl	800f2f0 <__multadd>
 800ef4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ef4c:	4681      	mov	r9, r0
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	f000 816f 	beq.w	800f232 <_dtoa_r+0xb1a>
 800ef54:	2300      	movs	r3, #0
 800ef56:	4629      	mov	r1, r5
 800ef58:	220a      	movs	r2, #10
 800ef5a:	4658      	mov	r0, fp
 800ef5c:	f000 f9c8 	bl	800f2f0 <__multadd>
 800ef60:	9b00      	ldr	r3, [sp, #0]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	4605      	mov	r5, r0
 800ef66:	dc67      	bgt.n	800f038 <_dtoa_r+0x920>
 800ef68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef6a:	2b02      	cmp	r3, #2
 800ef6c:	dc41      	bgt.n	800eff2 <_dtoa_r+0x8da>
 800ef6e:	e063      	b.n	800f038 <_dtoa_r+0x920>
 800ef70:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ef72:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ef76:	e746      	b.n	800ee06 <_dtoa_r+0x6ee>
 800ef78:	9b07      	ldr	r3, [sp, #28]
 800ef7a:	1e5c      	subs	r4, r3, #1
 800ef7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ef7e:	42a3      	cmp	r3, r4
 800ef80:	bfbf      	itttt	lt
 800ef82:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800ef84:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800ef86:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800ef88:	1ae3      	sublt	r3, r4, r3
 800ef8a:	bfb4      	ite	lt
 800ef8c:	18d2      	addlt	r2, r2, r3
 800ef8e:	1b1c      	subge	r4, r3, r4
 800ef90:	9b07      	ldr	r3, [sp, #28]
 800ef92:	bfbc      	itt	lt
 800ef94:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800ef96:	2400      	movlt	r4, #0
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	bfb5      	itete	lt
 800ef9c:	eba8 0603 	sublt.w	r6, r8, r3
 800efa0:	9b07      	ldrge	r3, [sp, #28]
 800efa2:	2300      	movlt	r3, #0
 800efa4:	4646      	movge	r6, r8
 800efa6:	e730      	b.n	800ee0a <_dtoa_r+0x6f2>
 800efa8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800efaa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800efac:	4646      	mov	r6, r8
 800efae:	e735      	b.n	800ee1c <_dtoa_r+0x704>
 800efb0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800efb2:	e75c      	b.n	800ee6e <_dtoa_r+0x756>
 800efb4:	2300      	movs	r3, #0
 800efb6:	e788      	b.n	800eeca <_dtoa_r+0x7b2>
 800efb8:	3fe00000 	.word	0x3fe00000
 800efbc:	40240000 	.word	0x40240000
 800efc0:	40140000 	.word	0x40140000
 800efc4:	9b02      	ldr	r3, [sp, #8]
 800efc6:	e780      	b.n	800eeca <_dtoa_r+0x7b2>
 800efc8:	2300      	movs	r3, #0
 800efca:	930a      	str	r3, [sp, #40]	@ 0x28
 800efcc:	e782      	b.n	800eed4 <_dtoa_r+0x7bc>
 800efce:	d099      	beq.n	800ef04 <_dtoa_r+0x7ec>
 800efd0:	9a08      	ldr	r2, [sp, #32]
 800efd2:	331c      	adds	r3, #28
 800efd4:	441a      	add	r2, r3
 800efd6:	4498      	add	r8, r3
 800efd8:	441e      	add	r6, r3
 800efda:	9208      	str	r2, [sp, #32]
 800efdc:	e792      	b.n	800ef04 <_dtoa_r+0x7ec>
 800efde:	4603      	mov	r3, r0
 800efe0:	e7f6      	b.n	800efd0 <_dtoa_r+0x8b8>
 800efe2:	9b07      	ldr	r3, [sp, #28]
 800efe4:	9704      	str	r7, [sp, #16]
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	dc20      	bgt.n	800f02c <_dtoa_r+0x914>
 800efea:	9300      	str	r3, [sp, #0]
 800efec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800efee:	2b02      	cmp	r3, #2
 800eff0:	dd1e      	ble.n	800f030 <_dtoa_r+0x918>
 800eff2:	9b00      	ldr	r3, [sp, #0]
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	f47f aec0 	bne.w	800ed7a <_dtoa_r+0x662>
 800effa:	4621      	mov	r1, r4
 800effc:	2205      	movs	r2, #5
 800effe:	4658      	mov	r0, fp
 800f000:	f000 f976 	bl	800f2f0 <__multadd>
 800f004:	4601      	mov	r1, r0
 800f006:	4604      	mov	r4, r0
 800f008:	4648      	mov	r0, r9
 800f00a:	f000 fb6f 	bl	800f6ec <__mcmp>
 800f00e:	2800      	cmp	r0, #0
 800f010:	f77f aeb3 	ble.w	800ed7a <_dtoa_r+0x662>
 800f014:	4656      	mov	r6, sl
 800f016:	2331      	movs	r3, #49	@ 0x31
 800f018:	f806 3b01 	strb.w	r3, [r6], #1
 800f01c:	9b04      	ldr	r3, [sp, #16]
 800f01e:	3301      	adds	r3, #1
 800f020:	9304      	str	r3, [sp, #16]
 800f022:	e6ae      	b.n	800ed82 <_dtoa_r+0x66a>
 800f024:	9c07      	ldr	r4, [sp, #28]
 800f026:	9704      	str	r7, [sp, #16]
 800f028:	4625      	mov	r5, r4
 800f02a:	e7f3      	b.n	800f014 <_dtoa_r+0x8fc>
 800f02c:	9b07      	ldr	r3, [sp, #28]
 800f02e:	9300      	str	r3, [sp, #0]
 800f030:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f032:	2b00      	cmp	r3, #0
 800f034:	f000 8101 	beq.w	800f23a <_dtoa_r+0xb22>
 800f038:	2e00      	cmp	r6, #0
 800f03a:	dd05      	ble.n	800f048 <_dtoa_r+0x930>
 800f03c:	4629      	mov	r1, r5
 800f03e:	4632      	mov	r2, r6
 800f040:	4658      	mov	r0, fp
 800f042:	f000 fae7 	bl	800f614 <__lshift>
 800f046:	4605      	mov	r5, r0
 800f048:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d059      	beq.n	800f102 <_dtoa_r+0x9ea>
 800f04e:	6869      	ldr	r1, [r5, #4]
 800f050:	4658      	mov	r0, fp
 800f052:	f000 f91f 	bl	800f294 <_Balloc>
 800f056:	4606      	mov	r6, r0
 800f058:	b920      	cbnz	r0, 800f064 <_dtoa_r+0x94c>
 800f05a:	4b83      	ldr	r3, [pc, #524]	@ (800f268 <_dtoa_r+0xb50>)
 800f05c:	4602      	mov	r2, r0
 800f05e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f062:	e480      	b.n	800e966 <_dtoa_r+0x24e>
 800f064:	692a      	ldr	r2, [r5, #16]
 800f066:	3202      	adds	r2, #2
 800f068:	0092      	lsls	r2, r2, #2
 800f06a:	f105 010c 	add.w	r1, r5, #12
 800f06e:	300c      	adds	r0, #12
 800f070:	f7fb fc7c 	bl	800a96c <memcpy>
 800f074:	2201      	movs	r2, #1
 800f076:	4631      	mov	r1, r6
 800f078:	4658      	mov	r0, fp
 800f07a:	f000 facb 	bl	800f614 <__lshift>
 800f07e:	f10a 0301 	add.w	r3, sl, #1
 800f082:	9307      	str	r3, [sp, #28]
 800f084:	9b00      	ldr	r3, [sp, #0]
 800f086:	4453      	add	r3, sl
 800f088:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f08a:	9b02      	ldr	r3, [sp, #8]
 800f08c:	f003 0301 	and.w	r3, r3, #1
 800f090:	462f      	mov	r7, r5
 800f092:	930a      	str	r3, [sp, #40]	@ 0x28
 800f094:	4605      	mov	r5, r0
 800f096:	9b07      	ldr	r3, [sp, #28]
 800f098:	4621      	mov	r1, r4
 800f09a:	3b01      	subs	r3, #1
 800f09c:	4648      	mov	r0, r9
 800f09e:	9300      	str	r3, [sp, #0]
 800f0a0:	f7ff fab2 	bl	800e608 <quorem>
 800f0a4:	4639      	mov	r1, r7
 800f0a6:	9002      	str	r0, [sp, #8]
 800f0a8:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f0ac:	4648      	mov	r0, r9
 800f0ae:	f000 fb1d 	bl	800f6ec <__mcmp>
 800f0b2:	462a      	mov	r2, r5
 800f0b4:	9008      	str	r0, [sp, #32]
 800f0b6:	4621      	mov	r1, r4
 800f0b8:	4658      	mov	r0, fp
 800f0ba:	f000 fb33 	bl	800f724 <__mdiff>
 800f0be:	68c2      	ldr	r2, [r0, #12]
 800f0c0:	4606      	mov	r6, r0
 800f0c2:	bb02      	cbnz	r2, 800f106 <_dtoa_r+0x9ee>
 800f0c4:	4601      	mov	r1, r0
 800f0c6:	4648      	mov	r0, r9
 800f0c8:	f000 fb10 	bl	800f6ec <__mcmp>
 800f0cc:	4602      	mov	r2, r0
 800f0ce:	4631      	mov	r1, r6
 800f0d0:	4658      	mov	r0, fp
 800f0d2:	920e      	str	r2, [sp, #56]	@ 0x38
 800f0d4:	f000 f903 	bl	800f2de <_Bfree>
 800f0d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f0dc:	9e07      	ldr	r6, [sp, #28]
 800f0de:	ea43 0102 	orr.w	r1, r3, r2
 800f0e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f0e4:	4319      	orrs	r1, r3
 800f0e6:	d110      	bne.n	800f10a <_dtoa_r+0x9f2>
 800f0e8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f0ec:	d029      	beq.n	800f142 <_dtoa_r+0xa2a>
 800f0ee:	9b08      	ldr	r3, [sp, #32]
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	dd02      	ble.n	800f0fa <_dtoa_r+0x9e2>
 800f0f4:	9b02      	ldr	r3, [sp, #8]
 800f0f6:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800f0fa:	9b00      	ldr	r3, [sp, #0]
 800f0fc:	f883 8000 	strb.w	r8, [r3]
 800f100:	e640      	b.n	800ed84 <_dtoa_r+0x66c>
 800f102:	4628      	mov	r0, r5
 800f104:	e7bb      	b.n	800f07e <_dtoa_r+0x966>
 800f106:	2201      	movs	r2, #1
 800f108:	e7e1      	b.n	800f0ce <_dtoa_r+0x9b6>
 800f10a:	9b08      	ldr	r3, [sp, #32]
 800f10c:	2b00      	cmp	r3, #0
 800f10e:	db04      	blt.n	800f11a <_dtoa_r+0xa02>
 800f110:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f112:	430b      	orrs	r3, r1
 800f114:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f116:	430b      	orrs	r3, r1
 800f118:	d120      	bne.n	800f15c <_dtoa_r+0xa44>
 800f11a:	2a00      	cmp	r2, #0
 800f11c:	dded      	ble.n	800f0fa <_dtoa_r+0x9e2>
 800f11e:	4649      	mov	r1, r9
 800f120:	2201      	movs	r2, #1
 800f122:	4658      	mov	r0, fp
 800f124:	f000 fa76 	bl	800f614 <__lshift>
 800f128:	4621      	mov	r1, r4
 800f12a:	4681      	mov	r9, r0
 800f12c:	f000 fade 	bl	800f6ec <__mcmp>
 800f130:	2800      	cmp	r0, #0
 800f132:	dc03      	bgt.n	800f13c <_dtoa_r+0xa24>
 800f134:	d1e1      	bne.n	800f0fa <_dtoa_r+0x9e2>
 800f136:	f018 0f01 	tst.w	r8, #1
 800f13a:	d0de      	beq.n	800f0fa <_dtoa_r+0x9e2>
 800f13c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f140:	d1d8      	bne.n	800f0f4 <_dtoa_r+0x9dc>
 800f142:	9a00      	ldr	r2, [sp, #0]
 800f144:	2339      	movs	r3, #57	@ 0x39
 800f146:	7013      	strb	r3, [r2, #0]
 800f148:	4633      	mov	r3, r6
 800f14a:	461e      	mov	r6, r3
 800f14c:	3b01      	subs	r3, #1
 800f14e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f152:	2a39      	cmp	r2, #57	@ 0x39
 800f154:	d052      	beq.n	800f1fc <_dtoa_r+0xae4>
 800f156:	3201      	adds	r2, #1
 800f158:	701a      	strb	r2, [r3, #0]
 800f15a:	e613      	b.n	800ed84 <_dtoa_r+0x66c>
 800f15c:	2a00      	cmp	r2, #0
 800f15e:	dd07      	ble.n	800f170 <_dtoa_r+0xa58>
 800f160:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800f164:	d0ed      	beq.n	800f142 <_dtoa_r+0xa2a>
 800f166:	9a00      	ldr	r2, [sp, #0]
 800f168:	f108 0301 	add.w	r3, r8, #1
 800f16c:	7013      	strb	r3, [r2, #0]
 800f16e:	e609      	b.n	800ed84 <_dtoa_r+0x66c>
 800f170:	9b07      	ldr	r3, [sp, #28]
 800f172:	9a07      	ldr	r2, [sp, #28]
 800f174:	f803 8c01 	strb.w	r8, [r3, #-1]
 800f178:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f17a:	4293      	cmp	r3, r2
 800f17c:	d028      	beq.n	800f1d0 <_dtoa_r+0xab8>
 800f17e:	4649      	mov	r1, r9
 800f180:	2300      	movs	r3, #0
 800f182:	220a      	movs	r2, #10
 800f184:	4658      	mov	r0, fp
 800f186:	f000 f8b3 	bl	800f2f0 <__multadd>
 800f18a:	42af      	cmp	r7, r5
 800f18c:	4681      	mov	r9, r0
 800f18e:	f04f 0300 	mov.w	r3, #0
 800f192:	f04f 020a 	mov.w	r2, #10
 800f196:	4639      	mov	r1, r7
 800f198:	4658      	mov	r0, fp
 800f19a:	d107      	bne.n	800f1ac <_dtoa_r+0xa94>
 800f19c:	f000 f8a8 	bl	800f2f0 <__multadd>
 800f1a0:	4607      	mov	r7, r0
 800f1a2:	4605      	mov	r5, r0
 800f1a4:	9b07      	ldr	r3, [sp, #28]
 800f1a6:	3301      	adds	r3, #1
 800f1a8:	9307      	str	r3, [sp, #28]
 800f1aa:	e774      	b.n	800f096 <_dtoa_r+0x97e>
 800f1ac:	f000 f8a0 	bl	800f2f0 <__multadd>
 800f1b0:	4629      	mov	r1, r5
 800f1b2:	4607      	mov	r7, r0
 800f1b4:	2300      	movs	r3, #0
 800f1b6:	220a      	movs	r2, #10
 800f1b8:	4658      	mov	r0, fp
 800f1ba:	f000 f899 	bl	800f2f0 <__multadd>
 800f1be:	4605      	mov	r5, r0
 800f1c0:	e7f0      	b.n	800f1a4 <_dtoa_r+0xa8c>
 800f1c2:	9b00      	ldr	r3, [sp, #0]
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	bfcc      	ite	gt
 800f1c8:	461e      	movgt	r6, r3
 800f1ca:	2601      	movle	r6, #1
 800f1cc:	4456      	add	r6, sl
 800f1ce:	2700      	movs	r7, #0
 800f1d0:	4649      	mov	r1, r9
 800f1d2:	2201      	movs	r2, #1
 800f1d4:	4658      	mov	r0, fp
 800f1d6:	f000 fa1d 	bl	800f614 <__lshift>
 800f1da:	4621      	mov	r1, r4
 800f1dc:	4681      	mov	r9, r0
 800f1de:	f000 fa85 	bl	800f6ec <__mcmp>
 800f1e2:	2800      	cmp	r0, #0
 800f1e4:	dcb0      	bgt.n	800f148 <_dtoa_r+0xa30>
 800f1e6:	d102      	bne.n	800f1ee <_dtoa_r+0xad6>
 800f1e8:	f018 0f01 	tst.w	r8, #1
 800f1ec:	d1ac      	bne.n	800f148 <_dtoa_r+0xa30>
 800f1ee:	4633      	mov	r3, r6
 800f1f0:	461e      	mov	r6, r3
 800f1f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f1f6:	2a30      	cmp	r2, #48	@ 0x30
 800f1f8:	d0fa      	beq.n	800f1f0 <_dtoa_r+0xad8>
 800f1fa:	e5c3      	b.n	800ed84 <_dtoa_r+0x66c>
 800f1fc:	459a      	cmp	sl, r3
 800f1fe:	d1a4      	bne.n	800f14a <_dtoa_r+0xa32>
 800f200:	9b04      	ldr	r3, [sp, #16]
 800f202:	3301      	adds	r3, #1
 800f204:	9304      	str	r3, [sp, #16]
 800f206:	2331      	movs	r3, #49	@ 0x31
 800f208:	f88a 3000 	strb.w	r3, [sl]
 800f20c:	e5ba      	b.n	800ed84 <_dtoa_r+0x66c>
 800f20e:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800f210:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800f26c <_dtoa_r+0xb54>
 800f214:	2b00      	cmp	r3, #0
 800f216:	f43f aab6 	beq.w	800e786 <_dtoa_r+0x6e>
 800f21a:	f10a 0308 	add.w	r3, sl, #8
 800f21e:	f7ff bab0 	b.w	800e782 <_dtoa_r+0x6a>
 800f222:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f224:	2b01      	cmp	r3, #1
 800f226:	f77f ae3a 	ble.w	800ee9e <_dtoa_r+0x786>
 800f22a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f22c:	930a      	str	r3, [sp, #40]	@ 0x28
 800f22e:	2001      	movs	r0, #1
 800f230:	e658      	b.n	800eee4 <_dtoa_r+0x7cc>
 800f232:	9b00      	ldr	r3, [sp, #0]
 800f234:	2b00      	cmp	r3, #0
 800f236:	f77f aed9 	ble.w	800efec <_dtoa_r+0x8d4>
 800f23a:	4656      	mov	r6, sl
 800f23c:	4621      	mov	r1, r4
 800f23e:	4648      	mov	r0, r9
 800f240:	f7ff f9e2 	bl	800e608 <quorem>
 800f244:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800f248:	f806 8b01 	strb.w	r8, [r6], #1
 800f24c:	9b00      	ldr	r3, [sp, #0]
 800f24e:	eba6 020a 	sub.w	r2, r6, sl
 800f252:	4293      	cmp	r3, r2
 800f254:	ddb5      	ble.n	800f1c2 <_dtoa_r+0xaaa>
 800f256:	4649      	mov	r1, r9
 800f258:	2300      	movs	r3, #0
 800f25a:	220a      	movs	r2, #10
 800f25c:	4658      	mov	r0, fp
 800f25e:	f000 f847 	bl	800f2f0 <__multadd>
 800f262:	4681      	mov	r9, r0
 800f264:	e7ea      	b.n	800f23c <_dtoa_r+0xb24>
 800f266:	bf00      	nop
 800f268:	08010b7b 	.word	0x08010b7b
 800f26c:	08010b6e 	.word	0x08010b6e

0800f270 <__ascii_mbtowc>:
 800f270:	b082      	sub	sp, #8
 800f272:	b901      	cbnz	r1, 800f276 <__ascii_mbtowc+0x6>
 800f274:	a901      	add	r1, sp, #4
 800f276:	b142      	cbz	r2, 800f28a <__ascii_mbtowc+0x1a>
 800f278:	b14b      	cbz	r3, 800f28e <__ascii_mbtowc+0x1e>
 800f27a:	7813      	ldrb	r3, [r2, #0]
 800f27c:	600b      	str	r3, [r1, #0]
 800f27e:	7812      	ldrb	r2, [r2, #0]
 800f280:	1e10      	subs	r0, r2, #0
 800f282:	bf18      	it	ne
 800f284:	2001      	movne	r0, #1
 800f286:	b002      	add	sp, #8
 800f288:	4770      	bx	lr
 800f28a:	4610      	mov	r0, r2
 800f28c:	e7fb      	b.n	800f286 <__ascii_mbtowc+0x16>
 800f28e:	f06f 0001 	mvn.w	r0, #1
 800f292:	e7f8      	b.n	800f286 <__ascii_mbtowc+0x16>

0800f294 <_Balloc>:
 800f294:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800f296:	b570      	push	{r4, r5, r6, lr}
 800f298:	4605      	mov	r5, r0
 800f29a:	460c      	mov	r4, r1
 800f29c:	b17b      	cbz	r3, 800f2be <_Balloc+0x2a>
 800f29e:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800f2a0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800f2a4:	b9a0      	cbnz	r0, 800f2d0 <_Balloc+0x3c>
 800f2a6:	2101      	movs	r1, #1
 800f2a8:	fa01 f604 	lsl.w	r6, r1, r4
 800f2ac:	1d72      	adds	r2, r6, #5
 800f2ae:	0092      	lsls	r2, r2, #2
 800f2b0:	4628      	mov	r0, r5
 800f2b2:	f000 fe59 	bl	800ff68 <_calloc_r>
 800f2b6:	b148      	cbz	r0, 800f2cc <_Balloc+0x38>
 800f2b8:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800f2bc:	e00b      	b.n	800f2d6 <_Balloc+0x42>
 800f2be:	2221      	movs	r2, #33	@ 0x21
 800f2c0:	2104      	movs	r1, #4
 800f2c2:	f000 fe51 	bl	800ff68 <_calloc_r>
 800f2c6:	6468      	str	r0, [r5, #68]	@ 0x44
 800f2c8:	2800      	cmp	r0, #0
 800f2ca:	d1e8      	bne.n	800f29e <_Balloc+0xa>
 800f2cc:	2000      	movs	r0, #0
 800f2ce:	bd70      	pop	{r4, r5, r6, pc}
 800f2d0:	6802      	ldr	r2, [r0, #0]
 800f2d2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800f2d6:	2300      	movs	r3, #0
 800f2d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f2dc:	e7f7      	b.n	800f2ce <_Balloc+0x3a>

0800f2de <_Bfree>:
 800f2de:	b131      	cbz	r1, 800f2ee <_Bfree+0x10>
 800f2e0:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800f2e2:	684a      	ldr	r2, [r1, #4]
 800f2e4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f2e8:	6008      	str	r0, [r1, #0]
 800f2ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800f2ee:	4770      	bx	lr

0800f2f0 <__multadd>:
 800f2f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2f4:	690d      	ldr	r5, [r1, #16]
 800f2f6:	4607      	mov	r7, r0
 800f2f8:	460c      	mov	r4, r1
 800f2fa:	461e      	mov	r6, r3
 800f2fc:	f101 0c14 	add.w	ip, r1, #20
 800f300:	2000      	movs	r0, #0
 800f302:	f8dc 3000 	ldr.w	r3, [ip]
 800f306:	b299      	uxth	r1, r3
 800f308:	fb02 6101 	mla	r1, r2, r1, r6
 800f30c:	0c1e      	lsrs	r6, r3, #16
 800f30e:	0c0b      	lsrs	r3, r1, #16
 800f310:	fb02 3306 	mla	r3, r2, r6, r3
 800f314:	b289      	uxth	r1, r1
 800f316:	3001      	adds	r0, #1
 800f318:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f31c:	4285      	cmp	r5, r0
 800f31e:	f84c 1b04 	str.w	r1, [ip], #4
 800f322:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f326:	dcec      	bgt.n	800f302 <__multadd+0x12>
 800f328:	b30e      	cbz	r6, 800f36e <__multadd+0x7e>
 800f32a:	68a3      	ldr	r3, [r4, #8]
 800f32c:	42ab      	cmp	r3, r5
 800f32e:	dc19      	bgt.n	800f364 <__multadd+0x74>
 800f330:	6861      	ldr	r1, [r4, #4]
 800f332:	4638      	mov	r0, r7
 800f334:	3101      	adds	r1, #1
 800f336:	f7ff ffad 	bl	800f294 <_Balloc>
 800f33a:	4680      	mov	r8, r0
 800f33c:	b928      	cbnz	r0, 800f34a <__multadd+0x5a>
 800f33e:	4602      	mov	r2, r0
 800f340:	4b0c      	ldr	r3, [pc, #48]	@ (800f374 <__multadd+0x84>)
 800f342:	480d      	ldr	r0, [pc, #52]	@ (800f378 <__multadd+0x88>)
 800f344:	21ba      	movs	r1, #186	@ 0xba
 800f346:	f000 fdf1 	bl	800ff2c <__assert_func>
 800f34a:	6922      	ldr	r2, [r4, #16]
 800f34c:	3202      	adds	r2, #2
 800f34e:	f104 010c 	add.w	r1, r4, #12
 800f352:	0092      	lsls	r2, r2, #2
 800f354:	300c      	adds	r0, #12
 800f356:	f7fb fb09 	bl	800a96c <memcpy>
 800f35a:	4621      	mov	r1, r4
 800f35c:	4638      	mov	r0, r7
 800f35e:	f7ff ffbe 	bl	800f2de <_Bfree>
 800f362:	4644      	mov	r4, r8
 800f364:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f368:	3501      	adds	r5, #1
 800f36a:	615e      	str	r6, [r3, #20]
 800f36c:	6125      	str	r5, [r4, #16]
 800f36e:	4620      	mov	r0, r4
 800f370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f374:	08010b7b 	.word	0x08010b7b
 800f378:	08010be4 	.word	0x08010be4

0800f37c <__hi0bits>:
 800f37c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f380:	4603      	mov	r3, r0
 800f382:	bf36      	itet	cc
 800f384:	0403      	lslcc	r3, r0, #16
 800f386:	2000      	movcs	r0, #0
 800f388:	2010      	movcc	r0, #16
 800f38a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f38e:	bf3c      	itt	cc
 800f390:	021b      	lslcc	r3, r3, #8
 800f392:	3008      	addcc	r0, #8
 800f394:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f398:	bf3c      	itt	cc
 800f39a:	011b      	lslcc	r3, r3, #4
 800f39c:	3004      	addcc	r0, #4
 800f39e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f3a2:	bf3c      	itt	cc
 800f3a4:	009b      	lslcc	r3, r3, #2
 800f3a6:	3002      	addcc	r0, #2
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	db05      	blt.n	800f3b8 <__hi0bits+0x3c>
 800f3ac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f3b0:	f100 0001 	add.w	r0, r0, #1
 800f3b4:	bf08      	it	eq
 800f3b6:	2020      	moveq	r0, #32
 800f3b8:	4770      	bx	lr

0800f3ba <__lo0bits>:
 800f3ba:	6803      	ldr	r3, [r0, #0]
 800f3bc:	4602      	mov	r2, r0
 800f3be:	f013 0007 	ands.w	r0, r3, #7
 800f3c2:	d00b      	beq.n	800f3dc <__lo0bits+0x22>
 800f3c4:	07d9      	lsls	r1, r3, #31
 800f3c6:	d421      	bmi.n	800f40c <__lo0bits+0x52>
 800f3c8:	0798      	lsls	r0, r3, #30
 800f3ca:	bf49      	itett	mi
 800f3cc:	085b      	lsrmi	r3, r3, #1
 800f3ce:	089b      	lsrpl	r3, r3, #2
 800f3d0:	2001      	movmi	r0, #1
 800f3d2:	6013      	strmi	r3, [r2, #0]
 800f3d4:	bf5c      	itt	pl
 800f3d6:	6013      	strpl	r3, [r2, #0]
 800f3d8:	2002      	movpl	r0, #2
 800f3da:	4770      	bx	lr
 800f3dc:	b299      	uxth	r1, r3
 800f3de:	b909      	cbnz	r1, 800f3e4 <__lo0bits+0x2a>
 800f3e0:	0c1b      	lsrs	r3, r3, #16
 800f3e2:	2010      	movs	r0, #16
 800f3e4:	b2d9      	uxtb	r1, r3
 800f3e6:	b909      	cbnz	r1, 800f3ec <__lo0bits+0x32>
 800f3e8:	3008      	adds	r0, #8
 800f3ea:	0a1b      	lsrs	r3, r3, #8
 800f3ec:	0719      	lsls	r1, r3, #28
 800f3ee:	bf04      	itt	eq
 800f3f0:	091b      	lsreq	r3, r3, #4
 800f3f2:	3004      	addeq	r0, #4
 800f3f4:	0799      	lsls	r1, r3, #30
 800f3f6:	bf04      	itt	eq
 800f3f8:	089b      	lsreq	r3, r3, #2
 800f3fa:	3002      	addeq	r0, #2
 800f3fc:	07d9      	lsls	r1, r3, #31
 800f3fe:	d403      	bmi.n	800f408 <__lo0bits+0x4e>
 800f400:	085b      	lsrs	r3, r3, #1
 800f402:	f100 0001 	add.w	r0, r0, #1
 800f406:	d003      	beq.n	800f410 <__lo0bits+0x56>
 800f408:	6013      	str	r3, [r2, #0]
 800f40a:	4770      	bx	lr
 800f40c:	2000      	movs	r0, #0
 800f40e:	4770      	bx	lr
 800f410:	2020      	movs	r0, #32
 800f412:	4770      	bx	lr

0800f414 <__i2b>:
 800f414:	b510      	push	{r4, lr}
 800f416:	460c      	mov	r4, r1
 800f418:	2101      	movs	r1, #1
 800f41a:	f7ff ff3b 	bl	800f294 <_Balloc>
 800f41e:	4602      	mov	r2, r0
 800f420:	b928      	cbnz	r0, 800f42e <__i2b+0x1a>
 800f422:	4b05      	ldr	r3, [pc, #20]	@ (800f438 <__i2b+0x24>)
 800f424:	4805      	ldr	r0, [pc, #20]	@ (800f43c <__i2b+0x28>)
 800f426:	f240 1145 	movw	r1, #325	@ 0x145
 800f42a:	f000 fd7f 	bl	800ff2c <__assert_func>
 800f42e:	2301      	movs	r3, #1
 800f430:	6144      	str	r4, [r0, #20]
 800f432:	6103      	str	r3, [r0, #16]
 800f434:	bd10      	pop	{r4, pc}
 800f436:	bf00      	nop
 800f438:	08010b7b 	.word	0x08010b7b
 800f43c:	08010be4 	.word	0x08010be4

0800f440 <__multiply>:
 800f440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f444:	4614      	mov	r4, r2
 800f446:	690a      	ldr	r2, [r1, #16]
 800f448:	6923      	ldr	r3, [r4, #16]
 800f44a:	429a      	cmp	r2, r3
 800f44c:	bfa8      	it	ge
 800f44e:	4623      	movge	r3, r4
 800f450:	460f      	mov	r7, r1
 800f452:	bfa4      	itt	ge
 800f454:	460c      	movge	r4, r1
 800f456:	461f      	movge	r7, r3
 800f458:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800f45c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800f460:	68a3      	ldr	r3, [r4, #8]
 800f462:	6861      	ldr	r1, [r4, #4]
 800f464:	eb0a 0609 	add.w	r6, sl, r9
 800f468:	42b3      	cmp	r3, r6
 800f46a:	b085      	sub	sp, #20
 800f46c:	bfb8      	it	lt
 800f46e:	3101      	addlt	r1, #1
 800f470:	f7ff ff10 	bl	800f294 <_Balloc>
 800f474:	b930      	cbnz	r0, 800f484 <__multiply+0x44>
 800f476:	4602      	mov	r2, r0
 800f478:	4b44      	ldr	r3, [pc, #272]	@ (800f58c <__multiply+0x14c>)
 800f47a:	4845      	ldr	r0, [pc, #276]	@ (800f590 <__multiply+0x150>)
 800f47c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f480:	f000 fd54 	bl	800ff2c <__assert_func>
 800f484:	f100 0514 	add.w	r5, r0, #20
 800f488:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f48c:	462b      	mov	r3, r5
 800f48e:	2200      	movs	r2, #0
 800f490:	4543      	cmp	r3, r8
 800f492:	d321      	bcc.n	800f4d8 <__multiply+0x98>
 800f494:	f107 0114 	add.w	r1, r7, #20
 800f498:	f104 0214 	add.w	r2, r4, #20
 800f49c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800f4a0:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800f4a4:	9302      	str	r3, [sp, #8]
 800f4a6:	1b13      	subs	r3, r2, r4
 800f4a8:	3b15      	subs	r3, #21
 800f4aa:	f023 0303 	bic.w	r3, r3, #3
 800f4ae:	3304      	adds	r3, #4
 800f4b0:	f104 0715 	add.w	r7, r4, #21
 800f4b4:	42ba      	cmp	r2, r7
 800f4b6:	bf38      	it	cc
 800f4b8:	2304      	movcc	r3, #4
 800f4ba:	9301      	str	r3, [sp, #4]
 800f4bc:	9b02      	ldr	r3, [sp, #8]
 800f4be:	9103      	str	r1, [sp, #12]
 800f4c0:	428b      	cmp	r3, r1
 800f4c2:	d80c      	bhi.n	800f4de <__multiply+0x9e>
 800f4c4:	2e00      	cmp	r6, #0
 800f4c6:	dd03      	ble.n	800f4d0 <__multiply+0x90>
 800f4c8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d05b      	beq.n	800f588 <__multiply+0x148>
 800f4d0:	6106      	str	r6, [r0, #16]
 800f4d2:	b005      	add	sp, #20
 800f4d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4d8:	f843 2b04 	str.w	r2, [r3], #4
 800f4dc:	e7d8      	b.n	800f490 <__multiply+0x50>
 800f4de:	f8b1 a000 	ldrh.w	sl, [r1]
 800f4e2:	f1ba 0f00 	cmp.w	sl, #0
 800f4e6:	d024      	beq.n	800f532 <__multiply+0xf2>
 800f4e8:	f104 0e14 	add.w	lr, r4, #20
 800f4ec:	46a9      	mov	r9, r5
 800f4ee:	f04f 0c00 	mov.w	ip, #0
 800f4f2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f4f6:	f8d9 3000 	ldr.w	r3, [r9]
 800f4fa:	fa1f fb87 	uxth.w	fp, r7
 800f4fe:	b29b      	uxth	r3, r3
 800f500:	fb0a 330b 	mla	r3, sl, fp, r3
 800f504:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800f508:	f8d9 7000 	ldr.w	r7, [r9]
 800f50c:	4463      	add	r3, ip
 800f50e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f512:	fb0a c70b 	mla	r7, sl, fp, ip
 800f516:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800f51a:	b29b      	uxth	r3, r3
 800f51c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f520:	4572      	cmp	r2, lr
 800f522:	f849 3b04 	str.w	r3, [r9], #4
 800f526:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800f52a:	d8e2      	bhi.n	800f4f2 <__multiply+0xb2>
 800f52c:	9b01      	ldr	r3, [sp, #4]
 800f52e:	f845 c003 	str.w	ip, [r5, r3]
 800f532:	9b03      	ldr	r3, [sp, #12]
 800f534:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f538:	3104      	adds	r1, #4
 800f53a:	f1b9 0f00 	cmp.w	r9, #0
 800f53e:	d021      	beq.n	800f584 <__multiply+0x144>
 800f540:	682b      	ldr	r3, [r5, #0]
 800f542:	f104 0c14 	add.w	ip, r4, #20
 800f546:	46ae      	mov	lr, r5
 800f548:	f04f 0a00 	mov.w	sl, #0
 800f54c:	f8bc b000 	ldrh.w	fp, [ip]
 800f550:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800f554:	fb09 770b 	mla	r7, r9, fp, r7
 800f558:	4457      	add	r7, sl
 800f55a:	b29b      	uxth	r3, r3
 800f55c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800f560:	f84e 3b04 	str.w	r3, [lr], #4
 800f564:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f568:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f56c:	f8be 3000 	ldrh.w	r3, [lr]
 800f570:	fb09 330a 	mla	r3, r9, sl, r3
 800f574:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800f578:	4562      	cmp	r2, ip
 800f57a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f57e:	d8e5      	bhi.n	800f54c <__multiply+0x10c>
 800f580:	9f01      	ldr	r7, [sp, #4]
 800f582:	51eb      	str	r3, [r5, r7]
 800f584:	3504      	adds	r5, #4
 800f586:	e799      	b.n	800f4bc <__multiply+0x7c>
 800f588:	3e01      	subs	r6, #1
 800f58a:	e79b      	b.n	800f4c4 <__multiply+0x84>
 800f58c:	08010b7b 	.word	0x08010b7b
 800f590:	08010be4 	.word	0x08010be4

0800f594 <__pow5mult>:
 800f594:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f598:	4615      	mov	r5, r2
 800f59a:	f012 0203 	ands.w	r2, r2, #3
 800f59e:	4607      	mov	r7, r0
 800f5a0:	460e      	mov	r6, r1
 800f5a2:	d007      	beq.n	800f5b4 <__pow5mult+0x20>
 800f5a4:	4c1a      	ldr	r4, [pc, #104]	@ (800f610 <__pow5mult+0x7c>)
 800f5a6:	3a01      	subs	r2, #1
 800f5a8:	2300      	movs	r3, #0
 800f5aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f5ae:	f7ff fe9f 	bl	800f2f0 <__multadd>
 800f5b2:	4606      	mov	r6, r0
 800f5b4:	10ad      	asrs	r5, r5, #2
 800f5b6:	d027      	beq.n	800f608 <__pow5mult+0x74>
 800f5b8:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 800f5ba:	b944      	cbnz	r4, 800f5ce <__pow5mult+0x3a>
 800f5bc:	f240 2171 	movw	r1, #625	@ 0x271
 800f5c0:	4638      	mov	r0, r7
 800f5c2:	f7ff ff27 	bl	800f414 <__i2b>
 800f5c6:	2300      	movs	r3, #0
 800f5c8:	6438      	str	r0, [r7, #64]	@ 0x40
 800f5ca:	4604      	mov	r4, r0
 800f5cc:	6003      	str	r3, [r0, #0]
 800f5ce:	f04f 0900 	mov.w	r9, #0
 800f5d2:	07eb      	lsls	r3, r5, #31
 800f5d4:	d50a      	bpl.n	800f5ec <__pow5mult+0x58>
 800f5d6:	4631      	mov	r1, r6
 800f5d8:	4622      	mov	r2, r4
 800f5da:	4638      	mov	r0, r7
 800f5dc:	f7ff ff30 	bl	800f440 <__multiply>
 800f5e0:	4631      	mov	r1, r6
 800f5e2:	4680      	mov	r8, r0
 800f5e4:	4638      	mov	r0, r7
 800f5e6:	f7ff fe7a 	bl	800f2de <_Bfree>
 800f5ea:	4646      	mov	r6, r8
 800f5ec:	106d      	asrs	r5, r5, #1
 800f5ee:	d00b      	beq.n	800f608 <__pow5mult+0x74>
 800f5f0:	6820      	ldr	r0, [r4, #0]
 800f5f2:	b938      	cbnz	r0, 800f604 <__pow5mult+0x70>
 800f5f4:	4622      	mov	r2, r4
 800f5f6:	4621      	mov	r1, r4
 800f5f8:	4638      	mov	r0, r7
 800f5fa:	f7ff ff21 	bl	800f440 <__multiply>
 800f5fe:	6020      	str	r0, [r4, #0]
 800f600:	f8c0 9000 	str.w	r9, [r0]
 800f604:	4604      	mov	r4, r0
 800f606:	e7e4      	b.n	800f5d2 <__pow5mult+0x3e>
 800f608:	4630      	mov	r0, r6
 800f60a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f60e:	bf00      	nop
 800f610:	08010c40 	.word	0x08010c40

0800f614 <__lshift>:
 800f614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f618:	460c      	mov	r4, r1
 800f61a:	6849      	ldr	r1, [r1, #4]
 800f61c:	6923      	ldr	r3, [r4, #16]
 800f61e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f622:	68a3      	ldr	r3, [r4, #8]
 800f624:	4607      	mov	r7, r0
 800f626:	4691      	mov	r9, r2
 800f628:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f62c:	f108 0601 	add.w	r6, r8, #1
 800f630:	42b3      	cmp	r3, r6
 800f632:	db0b      	blt.n	800f64c <__lshift+0x38>
 800f634:	4638      	mov	r0, r7
 800f636:	f7ff fe2d 	bl	800f294 <_Balloc>
 800f63a:	4605      	mov	r5, r0
 800f63c:	b948      	cbnz	r0, 800f652 <__lshift+0x3e>
 800f63e:	4602      	mov	r2, r0
 800f640:	4b28      	ldr	r3, [pc, #160]	@ (800f6e4 <__lshift+0xd0>)
 800f642:	4829      	ldr	r0, [pc, #164]	@ (800f6e8 <__lshift+0xd4>)
 800f644:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f648:	f000 fc70 	bl	800ff2c <__assert_func>
 800f64c:	3101      	adds	r1, #1
 800f64e:	005b      	lsls	r3, r3, #1
 800f650:	e7ee      	b.n	800f630 <__lshift+0x1c>
 800f652:	2300      	movs	r3, #0
 800f654:	f100 0114 	add.w	r1, r0, #20
 800f658:	f100 0210 	add.w	r2, r0, #16
 800f65c:	4618      	mov	r0, r3
 800f65e:	4553      	cmp	r3, sl
 800f660:	db33      	blt.n	800f6ca <__lshift+0xb6>
 800f662:	6920      	ldr	r0, [r4, #16]
 800f664:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f668:	f104 0314 	add.w	r3, r4, #20
 800f66c:	f019 091f 	ands.w	r9, r9, #31
 800f670:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f674:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f678:	d02b      	beq.n	800f6d2 <__lshift+0xbe>
 800f67a:	f1c9 0e20 	rsb	lr, r9, #32
 800f67e:	468a      	mov	sl, r1
 800f680:	2200      	movs	r2, #0
 800f682:	6818      	ldr	r0, [r3, #0]
 800f684:	fa00 f009 	lsl.w	r0, r0, r9
 800f688:	4310      	orrs	r0, r2
 800f68a:	f84a 0b04 	str.w	r0, [sl], #4
 800f68e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f692:	459c      	cmp	ip, r3
 800f694:	fa22 f20e 	lsr.w	r2, r2, lr
 800f698:	d8f3      	bhi.n	800f682 <__lshift+0x6e>
 800f69a:	ebac 0304 	sub.w	r3, ip, r4
 800f69e:	3b15      	subs	r3, #21
 800f6a0:	f023 0303 	bic.w	r3, r3, #3
 800f6a4:	3304      	adds	r3, #4
 800f6a6:	f104 0015 	add.w	r0, r4, #21
 800f6aa:	4584      	cmp	ip, r0
 800f6ac:	bf38      	it	cc
 800f6ae:	2304      	movcc	r3, #4
 800f6b0:	50ca      	str	r2, [r1, r3]
 800f6b2:	b10a      	cbz	r2, 800f6b8 <__lshift+0xa4>
 800f6b4:	f108 0602 	add.w	r6, r8, #2
 800f6b8:	3e01      	subs	r6, #1
 800f6ba:	4638      	mov	r0, r7
 800f6bc:	612e      	str	r6, [r5, #16]
 800f6be:	4621      	mov	r1, r4
 800f6c0:	f7ff fe0d 	bl	800f2de <_Bfree>
 800f6c4:	4628      	mov	r0, r5
 800f6c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f6ca:	f842 0f04 	str.w	r0, [r2, #4]!
 800f6ce:	3301      	adds	r3, #1
 800f6d0:	e7c5      	b.n	800f65e <__lshift+0x4a>
 800f6d2:	3904      	subs	r1, #4
 800f6d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800f6d8:	f841 2f04 	str.w	r2, [r1, #4]!
 800f6dc:	459c      	cmp	ip, r3
 800f6de:	d8f9      	bhi.n	800f6d4 <__lshift+0xc0>
 800f6e0:	e7ea      	b.n	800f6b8 <__lshift+0xa4>
 800f6e2:	bf00      	nop
 800f6e4:	08010b7b 	.word	0x08010b7b
 800f6e8:	08010be4 	.word	0x08010be4

0800f6ec <__mcmp>:
 800f6ec:	690a      	ldr	r2, [r1, #16]
 800f6ee:	4603      	mov	r3, r0
 800f6f0:	6900      	ldr	r0, [r0, #16]
 800f6f2:	1a80      	subs	r0, r0, r2
 800f6f4:	b530      	push	{r4, r5, lr}
 800f6f6:	d10e      	bne.n	800f716 <__mcmp+0x2a>
 800f6f8:	3314      	adds	r3, #20
 800f6fa:	3114      	adds	r1, #20
 800f6fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f700:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f704:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f708:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f70c:	4295      	cmp	r5, r2
 800f70e:	d003      	beq.n	800f718 <__mcmp+0x2c>
 800f710:	d205      	bcs.n	800f71e <__mcmp+0x32>
 800f712:	f04f 30ff 	mov.w	r0, #4294967295
 800f716:	bd30      	pop	{r4, r5, pc}
 800f718:	42a3      	cmp	r3, r4
 800f71a:	d3f3      	bcc.n	800f704 <__mcmp+0x18>
 800f71c:	e7fb      	b.n	800f716 <__mcmp+0x2a>
 800f71e:	2001      	movs	r0, #1
 800f720:	e7f9      	b.n	800f716 <__mcmp+0x2a>
	...

0800f724 <__mdiff>:
 800f724:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f728:	4689      	mov	r9, r1
 800f72a:	4606      	mov	r6, r0
 800f72c:	4611      	mov	r1, r2
 800f72e:	4648      	mov	r0, r9
 800f730:	4614      	mov	r4, r2
 800f732:	f7ff ffdb 	bl	800f6ec <__mcmp>
 800f736:	1e05      	subs	r5, r0, #0
 800f738:	d112      	bne.n	800f760 <__mdiff+0x3c>
 800f73a:	4629      	mov	r1, r5
 800f73c:	4630      	mov	r0, r6
 800f73e:	f7ff fda9 	bl	800f294 <_Balloc>
 800f742:	4602      	mov	r2, r0
 800f744:	b928      	cbnz	r0, 800f752 <__mdiff+0x2e>
 800f746:	4b3f      	ldr	r3, [pc, #252]	@ (800f844 <__mdiff+0x120>)
 800f748:	f240 2137 	movw	r1, #567	@ 0x237
 800f74c:	483e      	ldr	r0, [pc, #248]	@ (800f848 <__mdiff+0x124>)
 800f74e:	f000 fbed 	bl	800ff2c <__assert_func>
 800f752:	2301      	movs	r3, #1
 800f754:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f758:	4610      	mov	r0, r2
 800f75a:	b003      	add	sp, #12
 800f75c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f760:	bfbc      	itt	lt
 800f762:	464b      	movlt	r3, r9
 800f764:	46a1      	movlt	r9, r4
 800f766:	4630      	mov	r0, r6
 800f768:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f76c:	bfba      	itte	lt
 800f76e:	461c      	movlt	r4, r3
 800f770:	2501      	movlt	r5, #1
 800f772:	2500      	movge	r5, #0
 800f774:	f7ff fd8e 	bl	800f294 <_Balloc>
 800f778:	4602      	mov	r2, r0
 800f77a:	b918      	cbnz	r0, 800f784 <__mdiff+0x60>
 800f77c:	4b31      	ldr	r3, [pc, #196]	@ (800f844 <__mdiff+0x120>)
 800f77e:	f240 2145 	movw	r1, #581	@ 0x245
 800f782:	e7e3      	b.n	800f74c <__mdiff+0x28>
 800f784:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f788:	6926      	ldr	r6, [r4, #16]
 800f78a:	60c5      	str	r5, [r0, #12]
 800f78c:	f109 0310 	add.w	r3, r9, #16
 800f790:	f109 0514 	add.w	r5, r9, #20
 800f794:	f104 0e14 	add.w	lr, r4, #20
 800f798:	f100 0b14 	add.w	fp, r0, #20
 800f79c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f7a0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f7a4:	9301      	str	r3, [sp, #4]
 800f7a6:	46d9      	mov	r9, fp
 800f7a8:	f04f 0c00 	mov.w	ip, #0
 800f7ac:	9b01      	ldr	r3, [sp, #4]
 800f7ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f7b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f7b6:	9301      	str	r3, [sp, #4]
 800f7b8:	fa1f f38a 	uxth.w	r3, sl
 800f7bc:	4619      	mov	r1, r3
 800f7be:	b283      	uxth	r3, r0
 800f7c0:	1acb      	subs	r3, r1, r3
 800f7c2:	0c00      	lsrs	r0, r0, #16
 800f7c4:	4463      	add	r3, ip
 800f7c6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f7ca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f7ce:	b29b      	uxth	r3, r3
 800f7d0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f7d4:	4576      	cmp	r6, lr
 800f7d6:	f849 3b04 	str.w	r3, [r9], #4
 800f7da:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f7de:	d8e5      	bhi.n	800f7ac <__mdiff+0x88>
 800f7e0:	1b33      	subs	r3, r6, r4
 800f7e2:	3b15      	subs	r3, #21
 800f7e4:	f023 0303 	bic.w	r3, r3, #3
 800f7e8:	3415      	adds	r4, #21
 800f7ea:	3304      	adds	r3, #4
 800f7ec:	42a6      	cmp	r6, r4
 800f7ee:	bf38      	it	cc
 800f7f0:	2304      	movcc	r3, #4
 800f7f2:	441d      	add	r5, r3
 800f7f4:	445b      	add	r3, fp
 800f7f6:	461e      	mov	r6, r3
 800f7f8:	462c      	mov	r4, r5
 800f7fa:	4544      	cmp	r4, r8
 800f7fc:	d30e      	bcc.n	800f81c <__mdiff+0xf8>
 800f7fe:	f108 0103 	add.w	r1, r8, #3
 800f802:	1b49      	subs	r1, r1, r5
 800f804:	f021 0103 	bic.w	r1, r1, #3
 800f808:	3d03      	subs	r5, #3
 800f80a:	45a8      	cmp	r8, r5
 800f80c:	bf38      	it	cc
 800f80e:	2100      	movcc	r1, #0
 800f810:	440b      	add	r3, r1
 800f812:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f816:	b191      	cbz	r1, 800f83e <__mdiff+0x11a>
 800f818:	6117      	str	r7, [r2, #16]
 800f81a:	e79d      	b.n	800f758 <__mdiff+0x34>
 800f81c:	f854 1b04 	ldr.w	r1, [r4], #4
 800f820:	46e6      	mov	lr, ip
 800f822:	0c08      	lsrs	r0, r1, #16
 800f824:	fa1c fc81 	uxtah	ip, ip, r1
 800f828:	4471      	add	r1, lr
 800f82a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f82e:	b289      	uxth	r1, r1
 800f830:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f834:	f846 1b04 	str.w	r1, [r6], #4
 800f838:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f83c:	e7dd      	b.n	800f7fa <__mdiff+0xd6>
 800f83e:	3f01      	subs	r7, #1
 800f840:	e7e7      	b.n	800f812 <__mdiff+0xee>
 800f842:	bf00      	nop
 800f844:	08010b7b 	.word	0x08010b7b
 800f848:	08010be4 	.word	0x08010be4

0800f84c <__d2b>:
 800f84c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f850:	460f      	mov	r7, r1
 800f852:	2101      	movs	r1, #1
 800f854:	ec59 8b10 	vmov	r8, r9, d0
 800f858:	4616      	mov	r6, r2
 800f85a:	f7ff fd1b 	bl	800f294 <_Balloc>
 800f85e:	4604      	mov	r4, r0
 800f860:	b930      	cbnz	r0, 800f870 <__d2b+0x24>
 800f862:	4602      	mov	r2, r0
 800f864:	4b23      	ldr	r3, [pc, #140]	@ (800f8f4 <__d2b+0xa8>)
 800f866:	4824      	ldr	r0, [pc, #144]	@ (800f8f8 <__d2b+0xac>)
 800f868:	f240 310f 	movw	r1, #783	@ 0x30f
 800f86c:	f000 fb5e 	bl	800ff2c <__assert_func>
 800f870:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f874:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f878:	b10d      	cbz	r5, 800f87e <__d2b+0x32>
 800f87a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f87e:	9301      	str	r3, [sp, #4]
 800f880:	f1b8 0300 	subs.w	r3, r8, #0
 800f884:	d023      	beq.n	800f8ce <__d2b+0x82>
 800f886:	4668      	mov	r0, sp
 800f888:	9300      	str	r3, [sp, #0]
 800f88a:	f7ff fd96 	bl	800f3ba <__lo0bits>
 800f88e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f892:	b1d0      	cbz	r0, 800f8ca <__d2b+0x7e>
 800f894:	f1c0 0320 	rsb	r3, r0, #32
 800f898:	fa02 f303 	lsl.w	r3, r2, r3
 800f89c:	430b      	orrs	r3, r1
 800f89e:	40c2      	lsrs	r2, r0
 800f8a0:	6163      	str	r3, [r4, #20]
 800f8a2:	9201      	str	r2, [sp, #4]
 800f8a4:	9b01      	ldr	r3, [sp, #4]
 800f8a6:	61a3      	str	r3, [r4, #24]
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	bf0c      	ite	eq
 800f8ac:	2201      	moveq	r2, #1
 800f8ae:	2202      	movne	r2, #2
 800f8b0:	6122      	str	r2, [r4, #16]
 800f8b2:	b1a5      	cbz	r5, 800f8de <__d2b+0x92>
 800f8b4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f8b8:	4405      	add	r5, r0
 800f8ba:	603d      	str	r5, [r7, #0]
 800f8bc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f8c0:	6030      	str	r0, [r6, #0]
 800f8c2:	4620      	mov	r0, r4
 800f8c4:	b003      	add	sp, #12
 800f8c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f8ca:	6161      	str	r1, [r4, #20]
 800f8cc:	e7ea      	b.n	800f8a4 <__d2b+0x58>
 800f8ce:	a801      	add	r0, sp, #4
 800f8d0:	f7ff fd73 	bl	800f3ba <__lo0bits>
 800f8d4:	9b01      	ldr	r3, [sp, #4]
 800f8d6:	6163      	str	r3, [r4, #20]
 800f8d8:	3020      	adds	r0, #32
 800f8da:	2201      	movs	r2, #1
 800f8dc:	e7e8      	b.n	800f8b0 <__d2b+0x64>
 800f8de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f8e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f8e6:	6038      	str	r0, [r7, #0]
 800f8e8:	6918      	ldr	r0, [r3, #16]
 800f8ea:	f7ff fd47 	bl	800f37c <__hi0bits>
 800f8ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f8f2:	e7e5      	b.n	800f8c0 <__d2b+0x74>
 800f8f4:	08010b7b 	.word	0x08010b7b
 800f8f8:	08010be4 	.word	0x08010be4

0800f8fc <_realloc_r>:
 800f8fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f900:	4682      	mov	sl, r0
 800f902:	4693      	mov	fp, r2
 800f904:	460c      	mov	r4, r1
 800f906:	b929      	cbnz	r1, 800f914 <_realloc_r+0x18>
 800f908:	4611      	mov	r1, r2
 800f90a:	b003      	add	sp, #12
 800f90c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f910:	f7fa bbc8 	b.w	800a0a4 <_malloc_r>
 800f914:	f7fa fe00 	bl	800a518 <__malloc_lock>
 800f918:	f10b 080b 	add.w	r8, fp, #11
 800f91c:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800f920:	f1b8 0f16 	cmp.w	r8, #22
 800f924:	f1a4 0908 	sub.w	r9, r4, #8
 800f928:	f025 0603 	bic.w	r6, r5, #3
 800f92c:	d908      	bls.n	800f940 <_realloc_r+0x44>
 800f92e:	f038 0807 	bics.w	r8, r8, #7
 800f932:	d507      	bpl.n	800f944 <_realloc_r+0x48>
 800f934:	230c      	movs	r3, #12
 800f936:	f8ca 3000 	str.w	r3, [sl]
 800f93a:	f04f 0b00 	mov.w	fp, #0
 800f93e:	e032      	b.n	800f9a6 <_realloc_r+0xaa>
 800f940:	f04f 0810 	mov.w	r8, #16
 800f944:	45c3      	cmp	fp, r8
 800f946:	d8f5      	bhi.n	800f934 <_realloc_r+0x38>
 800f948:	4546      	cmp	r6, r8
 800f94a:	f280 8174 	bge.w	800fc36 <_realloc_r+0x33a>
 800f94e:	4b9e      	ldr	r3, [pc, #632]	@ (800fbc8 <_realloc_r+0x2cc>)
 800f950:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800f954:	eb09 0106 	add.w	r1, r9, r6
 800f958:	458c      	cmp	ip, r1
 800f95a:	6848      	ldr	r0, [r1, #4]
 800f95c:	d005      	beq.n	800f96a <_realloc_r+0x6e>
 800f95e:	f020 0201 	bic.w	r2, r0, #1
 800f962:	440a      	add	r2, r1
 800f964:	6852      	ldr	r2, [r2, #4]
 800f966:	07d7      	lsls	r7, r2, #31
 800f968:	d449      	bmi.n	800f9fe <_realloc_r+0x102>
 800f96a:	f020 0003 	bic.w	r0, r0, #3
 800f96e:	458c      	cmp	ip, r1
 800f970:	eb06 0700 	add.w	r7, r6, r0
 800f974:	d11b      	bne.n	800f9ae <_realloc_r+0xb2>
 800f976:	f108 0210 	add.w	r2, r8, #16
 800f97a:	42ba      	cmp	r2, r7
 800f97c:	dc41      	bgt.n	800fa02 <_realloc_r+0x106>
 800f97e:	eb09 0208 	add.w	r2, r9, r8
 800f982:	eba7 0708 	sub.w	r7, r7, r8
 800f986:	f047 0701 	orr.w	r7, r7, #1
 800f98a:	609a      	str	r2, [r3, #8]
 800f98c:	6057      	str	r7, [r2, #4]
 800f98e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800f992:	f003 0301 	and.w	r3, r3, #1
 800f996:	ea43 0308 	orr.w	r3, r3, r8
 800f99a:	f844 3c04 	str.w	r3, [r4, #-4]
 800f99e:	4650      	mov	r0, sl
 800f9a0:	f7fa fdc0 	bl	800a524 <__malloc_unlock>
 800f9a4:	46a3      	mov	fp, r4
 800f9a6:	4658      	mov	r0, fp
 800f9a8:	b003      	add	sp, #12
 800f9aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9ae:	45b8      	cmp	r8, r7
 800f9b0:	dc27      	bgt.n	800fa02 <_realloc_r+0x106>
 800f9b2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800f9b6:	60d3      	str	r3, [r2, #12]
 800f9b8:	609a      	str	r2, [r3, #8]
 800f9ba:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800f9be:	eba7 0008 	sub.w	r0, r7, r8
 800f9c2:	280f      	cmp	r0, #15
 800f9c4:	f003 0301 	and.w	r3, r3, #1
 800f9c8:	eb09 0207 	add.w	r2, r9, r7
 800f9cc:	f240 8135 	bls.w	800fc3a <_realloc_r+0x33e>
 800f9d0:	eb09 0108 	add.w	r1, r9, r8
 800f9d4:	ea48 0303 	orr.w	r3, r8, r3
 800f9d8:	f040 0001 	orr.w	r0, r0, #1
 800f9dc:	f8c9 3004 	str.w	r3, [r9, #4]
 800f9e0:	6048      	str	r0, [r1, #4]
 800f9e2:	6853      	ldr	r3, [r2, #4]
 800f9e4:	f043 0301 	orr.w	r3, r3, #1
 800f9e8:	6053      	str	r3, [r2, #4]
 800f9ea:	3108      	adds	r1, #8
 800f9ec:	4650      	mov	r0, sl
 800f9ee:	f7fb f831 	bl	800aa54 <_free_r>
 800f9f2:	4650      	mov	r0, sl
 800f9f4:	f7fa fd96 	bl	800a524 <__malloc_unlock>
 800f9f8:	f109 0b08 	add.w	fp, r9, #8
 800f9fc:	e7d3      	b.n	800f9a6 <_realloc_r+0xaa>
 800f9fe:	2000      	movs	r0, #0
 800fa00:	4601      	mov	r1, r0
 800fa02:	07ea      	lsls	r2, r5, #31
 800fa04:	f100 80c7 	bmi.w	800fb96 <_realloc_r+0x29a>
 800fa08:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800fa0c:	eba9 0505 	sub.w	r5, r9, r5
 800fa10:	686a      	ldr	r2, [r5, #4]
 800fa12:	f022 0203 	bic.w	r2, r2, #3
 800fa16:	4432      	add	r2, r6
 800fa18:	9201      	str	r2, [sp, #4]
 800fa1a:	2900      	cmp	r1, #0
 800fa1c:	f000 8086 	beq.w	800fb2c <_realloc_r+0x230>
 800fa20:	458c      	cmp	ip, r1
 800fa22:	eb00 0702 	add.w	r7, r0, r2
 800fa26:	d149      	bne.n	800fabc <_realloc_r+0x1c0>
 800fa28:	f108 0210 	add.w	r2, r8, #16
 800fa2c:	42ba      	cmp	r2, r7
 800fa2e:	dc7d      	bgt.n	800fb2c <_realloc_r+0x230>
 800fa30:	46ab      	mov	fp, r5
 800fa32:	68ea      	ldr	r2, [r5, #12]
 800fa34:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 800fa38:	60ca      	str	r2, [r1, #12]
 800fa3a:	6091      	str	r1, [r2, #8]
 800fa3c:	1f32      	subs	r2, r6, #4
 800fa3e:	2a24      	cmp	r2, #36	@ 0x24
 800fa40:	d836      	bhi.n	800fab0 <_realloc_r+0x1b4>
 800fa42:	2a13      	cmp	r2, #19
 800fa44:	d932      	bls.n	800faac <_realloc_r+0x1b0>
 800fa46:	6821      	ldr	r1, [r4, #0]
 800fa48:	60a9      	str	r1, [r5, #8]
 800fa4a:	6861      	ldr	r1, [r4, #4]
 800fa4c:	60e9      	str	r1, [r5, #12]
 800fa4e:	2a1b      	cmp	r2, #27
 800fa50:	d81a      	bhi.n	800fa88 <_realloc_r+0x18c>
 800fa52:	3408      	adds	r4, #8
 800fa54:	f105 0210 	add.w	r2, r5, #16
 800fa58:	6821      	ldr	r1, [r4, #0]
 800fa5a:	6011      	str	r1, [r2, #0]
 800fa5c:	6861      	ldr	r1, [r4, #4]
 800fa5e:	6051      	str	r1, [r2, #4]
 800fa60:	68a1      	ldr	r1, [r4, #8]
 800fa62:	6091      	str	r1, [r2, #8]
 800fa64:	eb05 0208 	add.w	r2, r5, r8
 800fa68:	eba7 0708 	sub.w	r7, r7, r8
 800fa6c:	f047 0701 	orr.w	r7, r7, #1
 800fa70:	609a      	str	r2, [r3, #8]
 800fa72:	6057      	str	r7, [r2, #4]
 800fa74:	686b      	ldr	r3, [r5, #4]
 800fa76:	f003 0301 	and.w	r3, r3, #1
 800fa7a:	ea43 0308 	orr.w	r3, r3, r8
 800fa7e:	606b      	str	r3, [r5, #4]
 800fa80:	4650      	mov	r0, sl
 800fa82:	f7fa fd4f 	bl	800a524 <__malloc_unlock>
 800fa86:	e78e      	b.n	800f9a6 <_realloc_r+0xaa>
 800fa88:	68a1      	ldr	r1, [r4, #8]
 800fa8a:	6129      	str	r1, [r5, #16]
 800fa8c:	68e1      	ldr	r1, [r4, #12]
 800fa8e:	6169      	str	r1, [r5, #20]
 800fa90:	2a24      	cmp	r2, #36	@ 0x24
 800fa92:	bf01      	itttt	eq
 800fa94:	6922      	ldreq	r2, [r4, #16]
 800fa96:	61aa      	streq	r2, [r5, #24]
 800fa98:	6961      	ldreq	r1, [r4, #20]
 800fa9a:	61e9      	streq	r1, [r5, #28]
 800fa9c:	bf19      	ittee	ne
 800fa9e:	3410      	addne	r4, #16
 800faa0:	f105 0218 	addne.w	r2, r5, #24
 800faa4:	f105 0220 	addeq.w	r2, r5, #32
 800faa8:	3418      	addeq	r4, #24
 800faaa:	e7d5      	b.n	800fa58 <_realloc_r+0x15c>
 800faac:	465a      	mov	r2, fp
 800faae:	e7d3      	b.n	800fa58 <_realloc_r+0x15c>
 800fab0:	4621      	mov	r1, r4
 800fab2:	4658      	mov	r0, fp
 800fab4:	f7fe fce6 	bl	800e484 <memmove>
 800fab8:	4b43      	ldr	r3, [pc, #268]	@ (800fbc8 <_realloc_r+0x2cc>)
 800faba:	e7d3      	b.n	800fa64 <_realloc_r+0x168>
 800fabc:	45b8      	cmp	r8, r7
 800fabe:	dc35      	bgt.n	800fb2c <_realloc_r+0x230>
 800fac0:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800fac4:	4628      	mov	r0, r5
 800fac6:	60d3      	str	r3, [r2, #12]
 800fac8:	609a      	str	r2, [r3, #8]
 800faca:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800face:	68eb      	ldr	r3, [r5, #12]
 800fad0:	60d3      	str	r3, [r2, #12]
 800fad2:	609a      	str	r2, [r3, #8]
 800fad4:	1f32      	subs	r2, r6, #4
 800fad6:	2a24      	cmp	r2, #36	@ 0x24
 800fad8:	d824      	bhi.n	800fb24 <_realloc_r+0x228>
 800fada:	2a13      	cmp	r2, #19
 800fadc:	d908      	bls.n	800faf0 <_realloc_r+0x1f4>
 800fade:	6823      	ldr	r3, [r4, #0]
 800fae0:	60ab      	str	r3, [r5, #8]
 800fae2:	6863      	ldr	r3, [r4, #4]
 800fae4:	60eb      	str	r3, [r5, #12]
 800fae6:	2a1b      	cmp	r2, #27
 800fae8:	d80a      	bhi.n	800fb00 <_realloc_r+0x204>
 800faea:	3408      	adds	r4, #8
 800faec:	f105 0010 	add.w	r0, r5, #16
 800faf0:	6823      	ldr	r3, [r4, #0]
 800faf2:	6003      	str	r3, [r0, #0]
 800faf4:	6863      	ldr	r3, [r4, #4]
 800faf6:	6043      	str	r3, [r0, #4]
 800faf8:	68a3      	ldr	r3, [r4, #8]
 800fafa:	6083      	str	r3, [r0, #8]
 800fafc:	46a9      	mov	r9, r5
 800fafe:	e75c      	b.n	800f9ba <_realloc_r+0xbe>
 800fb00:	68a3      	ldr	r3, [r4, #8]
 800fb02:	612b      	str	r3, [r5, #16]
 800fb04:	68e3      	ldr	r3, [r4, #12]
 800fb06:	616b      	str	r3, [r5, #20]
 800fb08:	2a24      	cmp	r2, #36	@ 0x24
 800fb0a:	bf01      	itttt	eq
 800fb0c:	6923      	ldreq	r3, [r4, #16]
 800fb0e:	61ab      	streq	r3, [r5, #24]
 800fb10:	6963      	ldreq	r3, [r4, #20]
 800fb12:	61eb      	streq	r3, [r5, #28]
 800fb14:	bf19      	ittee	ne
 800fb16:	3410      	addne	r4, #16
 800fb18:	f105 0018 	addne.w	r0, r5, #24
 800fb1c:	f105 0020 	addeq.w	r0, r5, #32
 800fb20:	3418      	addeq	r4, #24
 800fb22:	e7e5      	b.n	800faf0 <_realloc_r+0x1f4>
 800fb24:	4621      	mov	r1, r4
 800fb26:	f7fe fcad 	bl	800e484 <memmove>
 800fb2a:	e7e7      	b.n	800fafc <_realloc_r+0x200>
 800fb2c:	9b01      	ldr	r3, [sp, #4]
 800fb2e:	4598      	cmp	r8, r3
 800fb30:	dc31      	bgt.n	800fb96 <_realloc_r+0x29a>
 800fb32:	4628      	mov	r0, r5
 800fb34:	68eb      	ldr	r3, [r5, #12]
 800fb36:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800fb3a:	60d3      	str	r3, [r2, #12]
 800fb3c:	609a      	str	r2, [r3, #8]
 800fb3e:	1f32      	subs	r2, r6, #4
 800fb40:	2a24      	cmp	r2, #36	@ 0x24
 800fb42:	d824      	bhi.n	800fb8e <_realloc_r+0x292>
 800fb44:	2a13      	cmp	r2, #19
 800fb46:	d908      	bls.n	800fb5a <_realloc_r+0x25e>
 800fb48:	6823      	ldr	r3, [r4, #0]
 800fb4a:	60ab      	str	r3, [r5, #8]
 800fb4c:	6863      	ldr	r3, [r4, #4]
 800fb4e:	60eb      	str	r3, [r5, #12]
 800fb50:	2a1b      	cmp	r2, #27
 800fb52:	d80a      	bhi.n	800fb6a <_realloc_r+0x26e>
 800fb54:	3408      	adds	r4, #8
 800fb56:	f105 0010 	add.w	r0, r5, #16
 800fb5a:	6823      	ldr	r3, [r4, #0]
 800fb5c:	6003      	str	r3, [r0, #0]
 800fb5e:	6863      	ldr	r3, [r4, #4]
 800fb60:	6043      	str	r3, [r0, #4]
 800fb62:	68a3      	ldr	r3, [r4, #8]
 800fb64:	6083      	str	r3, [r0, #8]
 800fb66:	9f01      	ldr	r7, [sp, #4]
 800fb68:	e7c8      	b.n	800fafc <_realloc_r+0x200>
 800fb6a:	68a3      	ldr	r3, [r4, #8]
 800fb6c:	612b      	str	r3, [r5, #16]
 800fb6e:	68e3      	ldr	r3, [r4, #12]
 800fb70:	616b      	str	r3, [r5, #20]
 800fb72:	2a24      	cmp	r2, #36	@ 0x24
 800fb74:	bf01      	itttt	eq
 800fb76:	6923      	ldreq	r3, [r4, #16]
 800fb78:	61ab      	streq	r3, [r5, #24]
 800fb7a:	6963      	ldreq	r3, [r4, #20]
 800fb7c:	61eb      	streq	r3, [r5, #28]
 800fb7e:	bf19      	ittee	ne
 800fb80:	3410      	addne	r4, #16
 800fb82:	f105 0018 	addne.w	r0, r5, #24
 800fb86:	f105 0020 	addeq.w	r0, r5, #32
 800fb8a:	3418      	addeq	r4, #24
 800fb8c:	e7e5      	b.n	800fb5a <_realloc_r+0x25e>
 800fb8e:	4621      	mov	r1, r4
 800fb90:	f7fe fc78 	bl	800e484 <memmove>
 800fb94:	e7e7      	b.n	800fb66 <_realloc_r+0x26a>
 800fb96:	4659      	mov	r1, fp
 800fb98:	4650      	mov	r0, sl
 800fb9a:	f7fa fa83 	bl	800a0a4 <_malloc_r>
 800fb9e:	4683      	mov	fp, r0
 800fba0:	b918      	cbnz	r0, 800fbaa <_realloc_r+0x2ae>
 800fba2:	4650      	mov	r0, sl
 800fba4:	f7fa fcbe 	bl	800a524 <__malloc_unlock>
 800fba8:	e6c7      	b.n	800f93a <_realloc_r+0x3e>
 800fbaa:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800fbae:	f023 0301 	bic.w	r3, r3, #1
 800fbb2:	444b      	add	r3, r9
 800fbb4:	f1a0 0208 	sub.w	r2, r0, #8
 800fbb8:	4293      	cmp	r3, r2
 800fbba:	d107      	bne.n	800fbcc <_realloc_r+0x2d0>
 800fbbc:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800fbc0:	f027 0703 	bic.w	r7, r7, #3
 800fbc4:	4437      	add	r7, r6
 800fbc6:	e6f8      	b.n	800f9ba <_realloc_r+0xbe>
 800fbc8:	20000030 	.word	0x20000030
 800fbcc:	1f32      	subs	r2, r6, #4
 800fbce:	2a24      	cmp	r2, #36	@ 0x24
 800fbd0:	d82d      	bhi.n	800fc2e <_realloc_r+0x332>
 800fbd2:	2a13      	cmp	r2, #19
 800fbd4:	d928      	bls.n	800fc28 <_realloc_r+0x32c>
 800fbd6:	6823      	ldr	r3, [r4, #0]
 800fbd8:	6003      	str	r3, [r0, #0]
 800fbda:	6863      	ldr	r3, [r4, #4]
 800fbdc:	6043      	str	r3, [r0, #4]
 800fbde:	2a1b      	cmp	r2, #27
 800fbe0:	d80e      	bhi.n	800fc00 <_realloc_r+0x304>
 800fbe2:	f104 0208 	add.w	r2, r4, #8
 800fbe6:	f100 0308 	add.w	r3, r0, #8
 800fbea:	6811      	ldr	r1, [r2, #0]
 800fbec:	6019      	str	r1, [r3, #0]
 800fbee:	6851      	ldr	r1, [r2, #4]
 800fbf0:	6059      	str	r1, [r3, #4]
 800fbf2:	6892      	ldr	r2, [r2, #8]
 800fbf4:	609a      	str	r2, [r3, #8]
 800fbf6:	4621      	mov	r1, r4
 800fbf8:	4650      	mov	r0, sl
 800fbfa:	f7fa ff2b 	bl	800aa54 <_free_r>
 800fbfe:	e73f      	b.n	800fa80 <_realloc_r+0x184>
 800fc00:	68a3      	ldr	r3, [r4, #8]
 800fc02:	6083      	str	r3, [r0, #8]
 800fc04:	68e3      	ldr	r3, [r4, #12]
 800fc06:	60c3      	str	r3, [r0, #12]
 800fc08:	2a24      	cmp	r2, #36	@ 0x24
 800fc0a:	bf01      	itttt	eq
 800fc0c:	6923      	ldreq	r3, [r4, #16]
 800fc0e:	6103      	streq	r3, [r0, #16]
 800fc10:	6961      	ldreq	r1, [r4, #20]
 800fc12:	6141      	streq	r1, [r0, #20]
 800fc14:	bf19      	ittee	ne
 800fc16:	f104 0210 	addne.w	r2, r4, #16
 800fc1a:	f100 0310 	addne.w	r3, r0, #16
 800fc1e:	f104 0218 	addeq.w	r2, r4, #24
 800fc22:	f100 0318 	addeq.w	r3, r0, #24
 800fc26:	e7e0      	b.n	800fbea <_realloc_r+0x2ee>
 800fc28:	4603      	mov	r3, r0
 800fc2a:	4622      	mov	r2, r4
 800fc2c:	e7dd      	b.n	800fbea <_realloc_r+0x2ee>
 800fc2e:	4621      	mov	r1, r4
 800fc30:	f7fe fc28 	bl	800e484 <memmove>
 800fc34:	e7df      	b.n	800fbf6 <_realloc_r+0x2fa>
 800fc36:	4637      	mov	r7, r6
 800fc38:	e6bf      	b.n	800f9ba <_realloc_r+0xbe>
 800fc3a:	431f      	orrs	r7, r3
 800fc3c:	f8c9 7004 	str.w	r7, [r9, #4]
 800fc40:	6853      	ldr	r3, [r2, #4]
 800fc42:	f043 0301 	orr.w	r3, r3, #1
 800fc46:	6053      	str	r3, [r2, #4]
 800fc48:	e6d3      	b.n	800f9f2 <_realloc_r+0xf6>
 800fc4a:	bf00      	nop

0800fc4c <__ascii_wctomb>:
 800fc4c:	4603      	mov	r3, r0
 800fc4e:	4608      	mov	r0, r1
 800fc50:	b141      	cbz	r1, 800fc64 <__ascii_wctomb+0x18>
 800fc52:	2aff      	cmp	r2, #255	@ 0xff
 800fc54:	d904      	bls.n	800fc60 <__ascii_wctomb+0x14>
 800fc56:	228a      	movs	r2, #138	@ 0x8a
 800fc58:	601a      	str	r2, [r3, #0]
 800fc5a:	f04f 30ff 	mov.w	r0, #4294967295
 800fc5e:	4770      	bx	lr
 800fc60:	700a      	strb	r2, [r1, #0]
 800fc62:	2001      	movs	r0, #1
 800fc64:	4770      	bx	lr
	...

0800fc68 <_wcrtomb_r>:
 800fc68:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fc6a:	4c09      	ldr	r4, [pc, #36]	@ (800fc90 <_wcrtomb_r+0x28>)
 800fc6c:	b085      	sub	sp, #20
 800fc6e:	f8d4 70e0 	ldr.w	r7, [r4, #224]	@ 0xe0
 800fc72:	4605      	mov	r5, r0
 800fc74:	461e      	mov	r6, r3
 800fc76:	b909      	cbnz	r1, 800fc7c <_wcrtomb_r+0x14>
 800fc78:	460a      	mov	r2, r1
 800fc7a:	a901      	add	r1, sp, #4
 800fc7c:	47b8      	blx	r7
 800fc7e:	1c43      	adds	r3, r0, #1
 800fc80:	bf01      	itttt	eq
 800fc82:	2300      	moveq	r3, #0
 800fc84:	6033      	streq	r3, [r6, #0]
 800fc86:	238a      	moveq	r3, #138	@ 0x8a
 800fc88:	602b      	streq	r3, [r5, #0]
 800fc8a:	b005      	add	sp, #20
 800fc8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc8e:	bf00      	nop
 800fc90:	2000056c 	.word	0x2000056c

0800fc94 <__ssprint_r>:
 800fc94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc98:	6893      	ldr	r3, [r2, #8]
 800fc9a:	f8d2 b000 	ldr.w	fp, [r2]
 800fc9e:	9001      	str	r0, [sp, #4]
 800fca0:	460c      	mov	r4, r1
 800fca2:	4617      	mov	r7, r2
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d157      	bne.n	800fd58 <__ssprint_r+0xc4>
 800fca8:	2000      	movs	r0, #0
 800fcaa:	2300      	movs	r3, #0
 800fcac:	607b      	str	r3, [r7, #4]
 800fcae:	b003      	add	sp, #12
 800fcb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcb4:	e9db a800 	ldrd	sl, r8, [fp]
 800fcb8:	f10b 0b08 	add.w	fp, fp, #8
 800fcbc:	68a6      	ldr	r6, [r4, #8]
 800fcbe:	6820      	ldr	r0, [r4, #0]
 800fcc0:	f1b8 0f00 	cmp.w	r8, #0
 800fcc4:	d0f6      	beq.n	800fcb4 <__ssprint_r+0x20>
 800fcc6:	45b0      	cmp	r8, r6
 800fcc8:	d32e      	bcc.n	800fd28 <__ssprint_r+0x94>
 800fcca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fcce:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800fcd2:	d029      	beq.n	800fd28 <__ssprint_r+0x94>
 800fcd4:	6921      	ldr	r1, [r4, #16]
 800fcd6:	6965      	ldr	r5, [r4, #20]
 800fcd8:	eba0 0901 	sub.w	r9, r0, r1
 800fcdc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800fce0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800fce4:	f109 0001 	add.w	r0, r9, #1
 800fce8:	106d      	asrs	r5, r5, #1
 800fcea:	4440      	add	r0, r8
 800fcec:	4285      	cmp	r5, r0
 800fcee:	bf38      	it	cc
 800fcf0:	4605      	movcc	r5, r0
 800fcf2:	0553      	lsls	r3, r2, #21
 800fcf4:	d534      	bpl.n	800fd60 <__ssprint_r+0xcc>
 800fcf6:	9801      	ldr	r0, [sp, #4]
 800fcf8:	4629      	mov	r1, r5
 800fcfa:	f7fa f9d3 	bl	800a0a4 <_malloc_r>
 800fcfe:	4606      	mov	r6, r0
 800fd00:	2800      	cmp	r0, #0
 800fd02:	d038      	beq.n	800fd76 <__ssprint_r+0xe2>
 800fd04:	464a      	mov	r2, r9
 800fd06:	6921      	ldr	r1, [r4, #16]
 800fd08:	f7fa fe30 	bl	800a96c <memcpy>
 800fd0c:	89a2      	ldrh	r2, [r4, #12]
 800fd0e:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800fd12:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800fd16:	81a2      	strh	r2, [r4, #12]
 800fd18:	6126      	str	r6, [r4, #16]
 800fd1a:	6165      	str	r5, [r4, #20]
 800fd1c:	444e      	add	r6, r9
 800fd1e:	eba5 0509 	sub.w	r5, r5, r9
 800fd22:	6026      	str	r6, [r4, #0]
 800fd24:	60a5      	str	r5, [r4, #8]
 800fd26:	4646      	mov	r6, r8
 800fd28:	4546      	cmp	r6, r8
 800fd2a:	bf28      	it	cs
 800fd2c:	4646      	movcs	r6, r8
 800fd2e:	4632      	mov	r2, r6
 800fd30:	4651      	mov	r1, sl
 800fd32:	6820      	ldr	r0, [r4, #0]
 800fd34:	f7fe fba6 	bl	800e484 <memmove>
 800fd38:	68a2      	ldr	r2, [r4, #8]
 800fd3a:	1b92      	subs	r2, r2, r6
 800fd3c:	60a2      	str	r2, [r4, #8]
 800fd3e:	6822      	ldr	r2, [r4, #0]
 800fd40:	4432      	add	r2, r6
 800fd42:	6022      	str	r2, [r4, #0]
 800fd44:	68ba      	ldr	r2, [r7, #8]
 800fd46:	eba2 0308 	sub.w	r3, r2, r8
 800fd4a:	44c2      	add	sl, r8
 800fd4c:	60bb      	str	r3, [r7, #8]
 800fd4e:	2b00      	cmp	r3, #0
 800fd50:	d0aa      	beq.n	800fca8 <__ssprint_r+0x14>
 800fd52:	f04f 0800 	mov.w	r8, #0
 800fd56:	e7b1      	b.n	800fcbc <__ssprint_r+0x28>
 800fd58:	f04f 0a00 	mov.w	sl, #0
 800fd5c:	46d0      	mov	r8, sl
 800fd5e:	e7ad      	b.n	800fcbc <__ssprint_r+0x28>
 800fd60:	9801      	ldr	r0, [sp, #4]
 800fd62:	462a      	mov	r2, r5
 800fd64:	f7ff fdca 	bl	800f8fc <_realloc_r>
 800fd68:	4606      	mov	r6, r0
 800fd6a:	2800      	cmp	r0, #0
 800fd6c:	d1d4      	bne.n	800fd18 <__ssprint_r+0x84>
 800fd6e:	6921      	ldr	r1, [r4, #16]
 800fd70:	9801      	ldr	r0, [sp, #4]
 800fd72:	f7fa fe6f 	bl	800aa54 <_free_r>
 800fd76:	9a01      	ldr	r2, [sp, #4]
 800fd78:	230c      	movs	r3, #12
 800fd7a:	6013      	str	r3, [r2, #0]
 800fd7c:	89a3      	ldrh	r3, [r4, #12]
 800fd7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fd82:	81a3      	strh	r3, [r4, #12]
 800fd84:	2300      	movs	r3, #0
 800fd86:	60bb      	str	r3, [r7, #8]
 800fd88:	f04f 30ff 	mov.w	r0, #4294967295
 800fd8c:	e78d      	b.n	800fcaa <__ssprint_r+0x16>

0800fd8e <__swhatbuf_r>:
 800fd8e:	b570      	push	{r4, r5, r6, lr}
 800fd90:	460c      	mov	r4, r1
 800fd92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fd96:	2900      	cmp	r1, #0
 800fd98:	b096      	sub	sp, #88	@ 0x58
 800fd9a:	4615      	mov	r5, r2
 800fd9c:	461e      	mov	r6, r3
 800fd9e:	da07      	bge.n	800fdb0 <__swhatbuf_r+0x22>
 800fda0:	89a1      	ldrh	r1, [r4, #12]
 800fda2:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 800fda6:	d117      	bne.n	800fdd8 <__swhatbuf_r+0x4a>
 800fda8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fdac:	4608      	mov	r0, r1
 800fdae:	e00f      	b.n	800fdd0 <__swhatbuf_r+0x42>
 800fdb0:	466a      	mov	r2, sp
 800fdb2:	f000 f899 	bl	800fee8 <_fstat_r>
 800fdb6:	2800      	cmp	r0, #0
 800fdb8:	dbf2      	blt.n	800fda0 <__swhatbuf_r+0x12>
 800fdba:	9901      	ldr	r1, [sp, #4]
 800fdbc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fdc0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fdc4:	4259      	negs	r1, r3
 800fdc6:	4159      	adcs	r1, r3
 800fdc8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800fdcc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fdd0:	6031      	str	r1, [r6, #0]
 800fdd2:	602b      	str	r3, [r5, #0]
 800fdd4:	b016      	add	sp, #88	@ 0x58
 800fdd6:	bd70      	pop	{r4, r5, r6, pc}
 800fdd8:	2100      	movs	r1, #0
 800fdda:	2340      	movs	r3, #64	@ 0x40
 800fddc:	e7e6      	b.n	800fdac <__swhatbuf_r+0x1e>

0800fdde <__smakebuf_r>:
 800fdde:	898b      	ldrh	r3, [r1, #12]
 800fde0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fde2:	079d      	lsls	r5, r3, #30
 800fde4:	4606      	mov	r6, r0
 800fde6:	460c      	mov	r4, r1
 800fde8:	d507      	bpl.n	800fdfa <__smakebuf_r+0x1c>
 800fdea:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 800fdee:	6023      	str	r3, [r4, #0]
 800fdf0:	6123      	str	r3, [r4, #16]
 800fdf2:	2301      	movs	r3, #1
 800fdf4:	6163      	str	r3, [r4, #20]
 800fdf6:	b003      	add	sp, #12
 800fdf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fdfa:	ab01      	add	r3, sp, #4
 800fdfc:	466a      	mov	r2, sp
 800fdfe:	f7ff ffc6 	bl	800fd8e <__swhatbuf_r>
 800fe02:	9f00      	ldr	r7, [sp, #0]
 800fe04:	4605      	mov	r5, r0
 800fe06:	4639      	mov	r1, r7
 800fe08:	4630      	mov	r0, r6
 800fe0a:	f7fa f94b 	bl	800a0a4 <_malloc_r>
 800fe0e:	b948      	cbnz	r0, 800fe24 <__smakebuf_r+0x46>
 800fe10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe14:	059a      	lsls	r2, r3, #22
 800fe16:	d4ee      	bmi.n	800fdf6 <__smakebuf_r+0x18>
 800fe18:	f023 0303 	bic.w	r3, r3, #3
 800fe1c:	f043 0302 	orr.w	r3, r3, #2
 800fe20:	81a3      	strh	r3, [r4, #12]
 800fe22:	e7e2      	b.n	800fdea <__smakebuf_r+0xc>
 800fe24:	89a3      	ldrh	r3, [r4, #12]
 800fe26:	6020      	str	r0, [r4, #0]
 800fe28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fe2c:	81a3      	strh	r3, [r4, #12]
 800fe2e:	9b01      	ldr	r3, [sp, #4]
 800fe30:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800fe34:	b15b      	cbz	r3, 800fe4e <__smakebuf_r+0x70>
 800fe36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fe3a:	4630      	mov	r0, r6
 800fe3c:	f000 f866 	bl	800ff0c <_isatty_r>
 800fe40:	b128      	cbz	r0, 800fe4e <__smakebuf_r+0x70>
 800fe42:	89a3      	ldrh	r3, [r4, #12]
 800fe44:	f023 0303 	bic.w	r3, r3, #3
 800fe48:	f043 0301 	orr.w	r3, r3, #1
 800fe4c:	81a3      	strh	r3, [r4, #12]
 800fe4e:	89a3      	ldrh	r3, [r4, #12]
 800fe50:	431d      	orrs	r5, r3
 800fe52:	81a5      	strh	r5, [r4, #12]
 800fe54:	e7cf      	b.n	800fdf6 <__smakebuf_r+0x18>

0800fe56 <__swbuf_r>:
 800fe56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe58:	460e      	mov	r6, r1
 800fe5a:	4614      	mov	r4, r2
 800fe5c:	4605      	mov	r5, r0
 800fe5e:	b118      	cbz	r0, 800fe68 <__swbuf_r+0x12>
 800fe60:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800fe62:	b90b      	cbnz	r3, 800fe68 <__swbuf_r+0x12>
 800fe64:	f7fa fbf0 	bl	800a648 <__sinit>
 800fe68:	69a3      	ldr	r3, [r4, #24]
 800fe6a:	60a3      	str	r3, [r4, #8]
 800fe6c:	89a3      	ldrh	r3, [r4, #12]
 800fe6e:	0719      	lsls	r1, r3, #28
 800fe70:	d501      	bpl.n	800fe76 <__swbuf_r+0x20>
 800fe72:	6923      	ldr	r3, [r4, #16]
 800fe74:	b943      	cbnz	r3, 800fe88 <__swbuf_r+0x32>
 800fe76:	4621      	mov	r1, r4
 800fe78:	4628      	mov	r0, r5
 800fe7a:	f7fe fa43 	bl	800e304 <__swsetup_r>
 800fe7e:	b118      	cbz	r0, 800fe88 <__swbuf_r+0x32>
 800fe80:	f04f 37ff 	mov.w	r7, #4294967295
 800fe84:	4638      	mov	r0, r7
 800fe86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe8c:	b2f6      	uxtb	r6, r6
 800fe8e:	049a      	lsls	r2, r3, #18
 800fe90:	4637      	mov	r7, r6
 800fe92:	d406      	bmi.n	800fea2 <__swbuf_r+0x4c>
 800fe94:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800fe98:	81a3      	strh	r3, [r4, #12]
 800fe9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800fe9c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800fea0:	6663      	str	r3, [r4, #100]	@ 0x64
 800fea2:	6823      	ldr	r3, [r4, #0]
 800fea4:	6922      	ldr	r2, [r4, #16]
 800fea6:	1a98      	subs	r0, r3, r2
 800fea8:	6963      	ldr	r3, [r4, #20]
 800feaa:	4283      	cmp	r3, r0
 800feac:	dc05      	bgt.n	800feba <__swbuf_r+0x64>
 800feae:	4621      	mov	r1, r4
 800feb0:	4628      	mov	r0, r5
 800feb2:	f7fe f8b5 	bl	800e020 <_fflush_r>
 800feb6:	2800      	cmp	r0, #0
 800feb8:	d1e2      	bne.n	800fe80 <__swbuf_r+0x2a>
 800feba:	68a3      	ldr	r3, [r4, #8]
 800febc:	3b01      	subs	r3, #1
 800febe:	60a3      	str	r3, [r4, #8]
 800fec0:	6823      	ldr	r3, [r4, #0]
 800fec2:	1c5a      	adds	r2, r3, #1
 800fec4:	6022      	str	r2, [r4, #0]
 800fec6:	701e      	strb	r6, [r3, #0]
 800fec8:	6962      	ldr	r2, [r4, #20]
 800feca:	1c43      	adds	r3, r0, #1
 800fecc:	429a      	cmp	r2, r3
 800fece:	d004      	beq.n	800feda <__swbuf_r+0x84>
 800fed0:	89a3      	ldrh	r3, [r4, #12]
 800fed2:	07db      	lsls	r3, r3, #31
 800fed4:	d5d6      	bpl.n	800fe84 <__swbuf_r+0x2e>
 800fed6:	2e0a      	cmp	r6, #10
 800fed8:	d1d4      	bne.n	800fe84 <__swbuf_r+0x2e>
 800feda:	4621      	mov	r1, r4
 800fedc:	4628      	mov	r0, r5
 800fede:	f7fe f89f 	bl	800e020 <_fflush_r>
 800fee2:	2800      	cmp	r0, #0
 800fee4:	d0ce      	beq.n	800fe84 <__swbuf_r+0x2e>
 800fee6:	e7cb      	b.n	800fe80 <__swbuf_r+0x2a>

0800fee8 <_fstat_r>:
 800fee8:	b538      	push	{r3, r4, r5, lr}
 800feea:	4d07      	ldr	r5, [pc, #28]	@ (800ff08 <_fstat_r+0x20>)
 800feec:	2300      	movs	r3, #0
 800feee:	4604      	mov	r4, r0
 800fef0:	4608      	mov	r0, r1
 800fef2:	4611      	mov	r1, r2
 800fef4:	602b      	str	r3, [r5, #0]
 800fef6:	f7f2 fa49 	bl	800238c <_fstat>
 800fefa:	1c43      	adds	r3, r0, #1
 800fefc:	d102      	bne.n	800ff04 <_fstat_r+0x1c>
 800fefe:	682b      	ldr	r3, [r5, #0]
 800ff00:	b103      	cbz	r3, 800ff04 <_fstat_r+0x1c>
 800ff02:	6023      	str	r3, [r4, #0]
 800ff04:	bd38      	pop	{r3, r4, r5, pc}
 800ff06:	bf00      	nop
 800ff08:	20000f54 	.word	0x20000f54

0800ff0c <_isatty_r>:
 800ff0c:	b538      	push	{r3, r4, r5, lr}
 800ff0e:	4d06      	ldr	r5, [pc, #24]	@ (800ff28 <_isatty_r+0x1c>)
 800ff10:	2300      	movs	r3, #0
 800ff12:	4604      	mov	r4, r0
 800ff14:	4608      	mov	r0, r1
 800ff16:	602b      	str	r3, [r5, #0]
 800ff18:	f7f2 fa48 	bl	80023ac <_isatty>
 800ff1c:	1c43      	adds	r3, r0, #1
 800ff1e:	d102      	bne.n	800ff26 <_isatty_r+0x1a>
 800ff20:	682b      	ldr	r3, [r5, #0]
 800ff22:	b103      	cbz	r3, 800ff26 <_isatty_r+0x1a>
 800ff24:	6023      	str	r3, [r4, #0]
 800ff26:	bd38      	pop	{r3, r4, r5, pc}
 800ff28:	20000f54 	.word	0x20000f54

0800ff2c <__assert_func>:
 800ff2c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ff2e:	4614      	mov	r4, r2
 800ff30:	461a      	mov	r2, r3
 800ff32:	4b09      	ldr	r3, [pc, #36]	@ (800ff58 <__assert_func+0x2c>)
 800ff34:	681b      	ldr	r3, [r3, #0]
 800ff36:	4605      	mov	r5, r0
 800ff38:	68d8      	ldr	r0, [r3, #12]
 800ff3a:	b954      	cbnz	r4, 800ff52 <__assert_func+0x26>
 800ff3c:	4b07      	ldr	r3, [pc, #28]	@ (800ff5c <__assert_func+0x30>)
 800ff3e:	461c      	mov	r4, r3
 800ff40:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ff44:	9100      	str	r1, [sp, #0]
 800ff46:	462b      	mov	r3, r5
 800ff48:	4905      	ldr	r1, [pc, #20]	@ (800ff60 <__assert_func+0x34>)
 800ff4a:	f000 f843 	bl	800ffd4 <fiprintf>
 800ff4e:	f000 f853 	bl	800fff8 <abort>
 800ff52:	4b04      	ldr	r3, [pc, #16]	@ (800ff64 <__assert_func+0x38>)
 800ff54:	e7f4      	b.n	800ff40 <__assert_func+0x14>
 800ff56:	bf00      	nop
 800ff58:	20000444 	.word	0x20000444
 800ff5c:	08010e7c 	.word	0x08010e7c
 800ff60:	08010e4e 	.word	0x08010e4e
 800ff64:	08010e41 	.word	0x08010e41

0800ff68 <_calloc_r>:
 800ff68:	b538      	push	{r3, r4, r5, lr}
 800ff6a:	fba1 1502 	umull	r1, r5, r1, r2
 800ff6e:	b935      	cbnz	r5, 800ff7e <_calloc_r+0x16>
 800ff70:	f7fa f898 	bl	800a0a4 <_malloc_r>
 800ff74:	4604      	mov	r4, r0
 800ff76:	b938      	cbnz	r0, 800ff88 <_calloc_r+0x20>
 800ff78:	2400      	movs	r4, #0
 800ff7a:	4620      	mov	r0, r4
 800ff7c:	bd38      	pop	{r3, r4, r5, pc}
 800ff7e:	f7fa fcbb 	bl	800a8f8 <__errno>
 800ff82:	230c      	movs	r3, #12
 800ff84:	6003      	str	r3, [r0, #0]
 800ff86:	e7f7      	b.n	800ff78 <_calloc_r+0x10>
 800ff88:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800ff8c:	f022 0203 	bic.w	r2, r2, #3
 800ff90:	3a04      	subs	r2, #4
 800ff92:	2a24      	cmp	r2, #36	@ 0x24
 800ff94:	d819      	bhi.n	800ffca <_calloc_r+0x62>
 800ff96:	2a13      	cmp	r2, #19
 800ff98:	d915      	bls.n	800ffc6 <_calloc_r+0x5e>
 800ff9a:	2a1b      	cmp	r2, #27
 800ff9c:	e9c0 5500 	strd	r5, r5, [r0]
 800ffa0:	d806      	bhi.n	800ffb0 <_calloc_r+0x48>
 800ffa2:	f100 0308 	add.w	r3, r0, #8
 800ffa6:	2200      	movs	r2, #0
 800ffa8:	e9c3 2200 	strd	r2, r2, [r3]
 800ffac:	609a      	str	r2, [r3, #8]
 800ffae:	e7e4      	b.n	800ff7a <_calloc_r+0x12>
 800ffb0:	2a24      	cmp	r2, #36	@ 0x24
 800ffb2:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800ffb6:	bf11      	iteee	ne
 800ffb8:	f100 0310 	addne.w	r3, r0, #16
 800ffbc:	6105      	streq	r5, [r0, #16]
 800ffbe:	f100 0318 	addeq.w	r3, r0, #24
 800ffc2:	6145      	streq	r5, [r0, #20]
 800ffc4:	e7ef      	b.n	800ffa6 <_calloc_r+0x3e>
 800ffc6:	4603      	mov	r3, r0
 800ffc8:	e7ed      	b.n	800ffa6 <_calloc_r+0x3e>
 800ffca:	4629      	mov	r1, r5
 800ffcc:	f7fa fc36 	bl	800a83c <memset>
 800ffd0:	e7d3      	b.n	800ff7a <_calloc_r+0x12>
	...

0800ffd4 <fiprintf>:
 800ffd4:	b40e      	push	{r1, r2, r3}
 800ffd6:	b503      	push	{r0, r1, lr}
 800ffd8:	4601      	mov	r1, r0
 800ffda:	ab03      	add	r3, sp, #12
 800ffdc:	4805      	ldr	r0, [pc, #20]	@ (800fff4 <fiprintf+0x20>)
 800ffde:	f853 2b04 	ldr.w	r2, [r3], #4
 800ffe2:	6800      	ldr	r0, [r0, #0]
 800ffe4:	9301      	str	r3, [sp, #4]
 800ffe6:	f7fd fa75 	bl	800d4d4 <_vfiprintf_r>
 800ffea:	b002      	add	sp, #8
 800ffec:	f85d eb04 	ldr.w	lr, [sp], #4
 800fff0:	b003      	add	sp, #12
 800fff2:	4770      	bx	lr
 800fff4:	20000444 	.word	0x20000444

0800fff8 <abort>:
 800fff8:	b508      	push	{r3, lr}
 800fffa:	2006      	movs	r0, #6
 800fffc:	f000 f82c 	bl	8010058 <raise>
 8010000:	2001      	movs	r0, #1
 8010002:	f7f2 f973 	bl	80022ec <_exit>

08010006 <_raise_r>:
 8010006:	291f      	cmp	r1, #31
 8010008:	b538      	push	{r3, r4, r5, lr}
 801000a:	4605      	mov	r5, r0
 801000c:	460c      	mov	r4, r1
 801000e:	d904      	bls.n	801001a <_raise_r+0x14>
 8010010:	2316      	movs	r3, #22
 8010012:	6003      	str	r3, [r0, #0]
 8010014:	f04f 30ff 	mov.w	r0, #4294967295
 8010018:	bd38      	pop	{r3, r4, r5, pc}
 801001a:	f8d0 2118 	ldr.w	r2, [r0, #280]	@ 0x118
 801001e:	b112      	cbz	r2, 8010026 <_raise_r+0x20>
 8010020:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010024:	b94b      	cbnz	r3, 801003a <_raise_r+0x34>
 8010026:	4628      	mov	r0, r5
 8010028:	f000 f830 	bl	801008c <_getpid_r>
 801002c:	4622      	mov	r2, r4
 801002e:	4601      	mov	r1, r0
 8010030:	4628      	mov	r0, r5
 8010032:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010036:	f000 b817 	b.w	8010068 <_kill_r>
 801003a:	2b01      	cmp	r3, #1
 801003c:	d00a      	beq.n	8010054 <_raise_r+0x4e>
 801003e:	1c59      	adds	r1, r3, #1
 8010040:	d103      	bne.n	801004a <_raise_r+0x44>
 8010042:	2316      	movs	r3, #22
 8010044:	6003      	str	r3, [r0, #0]
 8010046:	2001      	movs	r0, #1
 8010048:	e7e6      	b.n	8010018 <_raise_r+0x12>
 801004a:	2100      	movs	r1, #0
 801004c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010050:	4620      	mov	r0, r4
 8010052:	4798      	blx	r3
 8010054:	2000      	movs	r0, #0
 8010056:	e7df      	b.n	8010018 <_raise_r+0x12>

08010058 <raise>:
 8010058:	4b02      	ldr	r3, [pc, #8]	@ (8010064 <raise+0xc>)
 801005a:	4601      	mov	r1, r0
 801005c:	6818      	ldr	r0, [r3, #0]
 801005e:	f7ff bfd2 	b.w	8010006 <_raise_r>
 8010062:	bf00      	nop
 8010064:	20000444 	.word	0x20000444

08010068 <_kill_r>:
 8010068:	b538      	push	{r3, r4, r5, lr}
 801006a:	4d07      	ldr	r5, [pc, #28]	@ (8010088 <_kill_r+0x20>)
 801006c:	2300      	movs	r3, #0
 801006e:	4604      	mov	r4, r0
 8010070:	4608      	mov	r0, r1
 8010072:	4611      	mov	r1, r2
 8010074:	602b      	str	r3, [r5, #0]
 8010076:	f7f2 f929 	bl	80022cc <_kill>
 801007a:	1c43      	adds	r3, r0, #1
 801007c:	d102      	bne.n	8010084 <_kill_r+0x1c>
 801007e:	682b      	ldr	r3, [r5, #0]
 8010080:	b103      	cbz	r3, 8010084 <_kill_r+0x1c>
 8010082:	6023      	str	r3, [r4, #0]
 8010084:	bd38      	pop	{r3, r4, r5, pc}
 8010086:	bf00      	nop
 8010088:	20000f54 	.word	0x20000f54

0801008c <_getpid_r>:
 801008c:	f7f2 b916 	b.w	80022bc <_getpid>

08010090 <_init>:
 8010090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010092:	bf00      	nop
 8010094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010096:	bc08      	pop	{r3}
 8010098:	469e      	mov	lr, r3
 801009a:	4770      	bx	lr

0801009c <_fini>:
 801009c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801009e:	bf00      	nop
 80100a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80100a2:	bc08      	pop	{r3}
 80100a4:	469e      	mov	lr, r3
 80100a6:	4770      	bx	lr
