INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_poly6_top glbl -prj poly6.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s poly6 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_mac_muladd_16s_8ns_13ns_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_8ns_13ns_23_1_1_DSP48_6
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_8ns_13ns_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_am_addmul_16s_8s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_am_addmul_16s_8s_16s_32_1_1_DSP48_5
INFO: [VRFC 10-311] analyzing module poly6_am_addmul_16s_8s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_mac_muladd_16s_10ns_16s_25_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_10ns_16s_25_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_10ns_16s_25_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_poly6_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_mac_muladd_16s_20s_23ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_20s_23ns_32_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_20s_23ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_mul_mul_16s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_mul_mul_16s_16s_32_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module poly6_mul_mul_16s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_ama_addmuladd_16s_6s_16s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_ama_addmuladd_16s_6s_16s_32s_32_1_1_DSP48_4
INFO: [VRFC 10-311] analyzing module poly6_ama_addmuladd_16s_6s_16s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_ama_addmuladd_16s_11s_16s_19s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_ama_addmuladd_16s_11s_16s_19s_32_1_1_DSP48_7
INFO: [VRFC 10-311] analyzing module poly6_ama_addmuladd_16s_11s_16s_19s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6_mac_muladd_16s_13ns_22s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_13ns_22s_28_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module poly6_mac_muladd_16s_13ns_22s_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly6/proj/sol/sim/verilog/poly6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly6
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.poly6_mac_muladd_16s_20s_23ns_32...
Compiling module xil_defaultlib.poly6_mac_muladd_16s_20s_23ns_32...
Compiling module xil_defaultlib.poly6_mul_mul_16s_16s_32_1_1_DSP...
Compiling module xil_defaultlib.poly6_mul_mul_16s_16s_32_1_1(ID=...
Compiling module xil_defaultlib.poly6_mac_muladd_16s_10ns_16s_25...
Compiling module xil_defaultlib.poly6_mac_muladd_16s_10ns_16s_25...
Compiling module xil_defaultlib.poly6_mac_muladd_16s_13ns_22s_28...
Compiling module xil_defaultlib.poly6_mac_muladd_16s_13ns_22s_28...
Compiling module xil_defaultlib.poly6_ama_addmuladd_16s_6s_16s_3...
Compiling module xil_defaultlib.poly6_ama_addmuladd_16s_6s_16s_3...
Compiling module xil_defaultlib.poly6_am_addmul_16s_8s_16s_32_1_...
Compiling module xil_defaultlib.poly6_am_addmul_16s_8s_16s_32_1_...
Compiling module xil_defaultlib.poly6_mac_muladd_16s_8ns_13ns_23...
Compiling module xil_defaultlib.poly6_mac_muladd_16s_8ns_13ns_23...
Compiling module xil_defaultlib.poly6_ama_addmuladd_16s_11s_16s_...
Compiling module xil_defaultlib.poly6_ama_addmuladd_16s_11s_16s_...
Compiling module xil_defaultlib.poly6
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_poly6_top
Compiling module work.glbl
Built simulation snapshot poly6
