// Seed: 2971431416
module module_0 ();
  reg id_0, id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  assign id_7 = (id_0);
  reg id_13;
  type_17(
      id_2, 1, id_10
  );
  logic id_14;
  always @(posedge id_0, posedge 1'b0 < id_1) begin
    id_13 = id_0;
    if (id_8 ^ id_5) id_10 <= id_7;
    else begin
      id_7 <= 1'b0;
      id_3 = id_0;
      {1, id_13} <= id_2;
    end
  end
endmodule
