
i2c_test_c8t6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006388  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f8  08006494  08006494  00016494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800688c  0800688c  000200a0  2**0
                  CONTENTS
  4 .ARM          00000000  0800688c  0800688c  000200a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800688c  0800688c  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800688c  0800688c  0001688c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006890  08006890  00016890  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08006894  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  200000a0  08006934  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000364  08006934  00020364  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010f98  00000000  00000000  000200c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002ab7  00000000  00000000  00031061  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001198  00000000  00000000  00033b18  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001020  00000000  00000000  00034cb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001970a  00000000  00000000  00035cd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ef00  00000000  00000000  0004f3da  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008fa44  00000000  00000000  0005e2da  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000edd1e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ae8  00000000  00000000  000edd9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a0 	.word	0x200000a0
 8000128:	00000000 	.word	0x00000000
 800012c:	0800647c 	.word	0x0800647c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a4 	.word	0x200000a4
 8000148:	0800647c 	.word	0x0800647c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b088      	sub	sp, #32
 8000160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000162:	f107 0310 	add.w	r3, r7, #16
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
 800016a:	605a      	str	r2, [r3, #4]
 800016c:	609a      	str	r2, [r3, #8]
 800016e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000170:	4b55      	ldr	r3, [pc, #340]	; (80002c8 <MX_GPIO_Init+0x16c>)
 8000172:	699b      	ldr	r3, [r3, #24]
 8000174:	4a54      	ldr	r2, [pc, #336]	; (80002c8 <MX_GPIO_Init+0x16c>)
 8000176:	f043 0310 	orr.w	r3, r3, #16
 800017a:	6193      	str	r3, [r2, #24]
 800017c:	4b52      	ldr	r3, [pc, #328]	; (80002c8 <MX_GPIO_Init+0x16c>)
 800017e:	699b      	ldr	r3, [r3, #24]
 8000180:	f003 0310 	and.w	r3, r3, #16
 8000184:	60fb      	str	r3, [r7, #12]
 8000186:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000188:	4b4f      	ldr	r3, [pc, #316]	; (80002c8 <MX_GPIO_Init+0x16c>)
 800018a:	699b      	ldr	r3, [r3, #24]
 800018c:	4a4e      	ldr	r2, [pc, #312]	; (80002c8 <MX_GPIO_Init+0x16c>)
 800018e:	f043 0320 	orr.w	r3, r3, #32
 8000192:	6193      	str	r3, [r2, #24]
 8000194:	4b4c      	ldr	r3, [pc, #304]	; (80002c8 <MX_GPIO_Init+0x16c>)
 8000196:	699b      	ldr	r3, [r3, #24]
 8000198:	f003 0320 	and.w	r3, r3, #32
 800019c:	60bb      	str	r3, [r7, #8]
 800019e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001a0:	4b49      	ldr	r3, [pc, #292]	; (80002c8 <MX_GPIO_Init+0x16c>)
 80001a2:	699b      	ldr	r3, [r3, #24]
 80001a4:	4a48      	ldr	r2, [pc, #288]	; (80002c8 <MX_GPIO_Init+0x16c>)
 80001a6:	f043 0304 	orr.w	r3, r3, #4
 80001aa:	6193      	str	r3, [r2, #24]
 80001ac:	4b46      	ldr	r3, [pc, #280]	; (80002c8 <MX_GPIO_Init+0x16c>)
 80001ae:	699b      	ldr	r3, [r3, #24]
 80001b0:	f003 0304 	and.w	r3, r3, #4
 80001b4:	607b      	str	r3, [r7, #4]
 80001b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001b8:	4b43      	ldr	r3, [pc, #268]	; (80002c8 <MX_GPIO_Init+0x16c>)
 80001ba:	699b      	ldr	r3, [r3, #24]
 80001bc:	4a42      	ldr	r2, [pc, #264]	; (80002c8 <MX_GPIO_Init+0x16c>)
 80001be:	f043 0308 	orr.w	r3, r3, #8
 80001c2:	6193      	str	r3, [r2, #24]
 80001c4:	4b40      	ldr	r3, [pc, #256]	; (80002c8 <MX_GPIO_Init+0x16c>)
 80001c6:	699b      	ldr	r3, [r3, #24]
 80001c8:	f003 0308 	and.w	r3, r3, #8
 80001cc:	603b      	str	r3, [r7, #0]
 80001ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, GPIO_PIN_RESET);
 80001d0:	2200      	movs	r2, #0
 80001d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001d6:	483d      	ldr	r0, [pc, #244]	; (80002cc <MX_GPIO_Init+0x170>)
 80001d8:	f002 ffe3 	bl	80031a2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, OUT_PIN1_Pin|OUT_PIN2_Pin|OUT_PIN6_Pin|MAX7219_CS_Pin
 80001dc:	2200      	movs	r2, #0
 80001de:	f245 3103 	movw	r1, #21251	; 0x5303
 80001e2:	483b      	ldr	r0, [pc, #236]	; (80002d0 <MX_GPIO_Init+0x174>)
 80001e4:	f002 ffdd 	bl	80031a2 <HAL_GPIO_WritePin>
                          |OUT_PIN4_Pin|OUT_PIN5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_PIN3_GPIO_Port, OUT_PIN3_Pin, GPIO_PIN_RESET);
 80001e8:	2200      	movs	r2, #0
 80001ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001ee:	4839      	ldr	r0, [pc, #228]	; (80002d4 <MX_GPIO_Init+0x178>)
 80001f0:	f002 ffd7 	bl	80031a2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_PIN_Pin;
 80001f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001f8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001fa:	2301      	movs	r3, #1
 80001fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001fe:	2300      	movs	r3, #0
 8000200:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000202:	2301      	movs	r3, #1
 8000204:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_PIN_GPIO_Port, &GPIO_InitStruct);
 8000206:	f107 0310 	add.w	r3, r7, #16
 800020a:	4619      	mov	r1, r3
 800020c:	482f      	ldr	r0, [pc, #188]	; (80002cc <MX_GPIO_Init+0x170>)
 800020e:	f002 fe57 	bl	8002ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = USER_SW2_Pin|FRONT_SW1_PIN_Pin|FRONT_SW2_PIN_Pin|FRONT_SW3_PIN_Pin
 8000212:	23fc      	movs	r3, #252	; 0xfc
 8000214:	613b      	str	r3, [r7, #16]
                          |FRONT_SW4_PIN_Pin|FRONT_SW5_PIN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000216:	4b30      	ldr	r3, [pc, #192]	; (80002d8 <MX_GPIO_Init+0x17c>)
 8000218:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800021a:	2302      	movs	r3, #2
 800021c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800021e:	f107 0310 	add.w	r3, r7, #16
 8000222:	4619      	mov	r1, r3
 8000224:	482b      	ldr	r0, [pc, #172]	; (80002d4 <MX_GPIO_Init+0x178>)
 8000226:	f002 fe4b 	bl	8002ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = OUT_PIN1_Pin|OUT_PIN2_Pin|OUT_PIN6_Pin|MAX7219_CS_Pin
 800022a:	f245 3303 	movw	r3, #21251	; 0x5303
 800022e:	613b      	str	r3, [r7, #16]
                          |OUT_PIN4_Pin|OUT_PIN5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000230:	2301      	movs	r3, #1
 8000232:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000234:	2302      	movs	r3, #2
 8000236:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000238:	2302      	movs	r3, #2
 800023a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800023c:	f107 0310 	add.w	r3, r7, #16
 8000240:	4619      	mov	r1, r3
 8000242:	4823      	ldr	r0, [pc, #140]	; (80002d0 <MX_GPIO_Init+0x174>)
 8000244:	f002 fe3c 	bl	8002ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_PIN3_Pin;
 8000248:	f44f 7380 	mov.w	r3, #256	; 0x100
 800024c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800024e:	2301      	movs	r3, #1
 8000250:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000252:	2302      	movs	r3, #2
 8000254:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000256:	2302      	movs	r3, #2
 8000258:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OUT_PIN3_GPIO_Port, &GPIO_InitStruct);
 800025a:	f107 0310 	add.w	r3, r7, #16
 800025e:	4619      	mov	r1, r3
 8000260:	481c      	ldr	r0, [pc, #112]	; (80002d4 <MX_GPIO_Init+0x178>)
 8000262:	f002 fe2d 	bl	8002ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_SW3_Pin;
 8000266:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800026a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800026c:	2300      	movs	r3, #0
 800026e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000270:	2302      	movs	r3, #2
 8000272:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(USER_SW3_GPIO_Port, &GPIO_InitStruct);
 8000274:	f107 0310 	add.w	r3, r7, #16
 8000278:	4619      	mov	r1, r3
 800027a:	4816      	ldr	r0, [pc, #88]	; (80002d4 <MX_GPIO_Init+0x178>)
 800027c:	f002 fe20 	bl	8002ec0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8000280:	2200      	movs	r2, #0
 8000282:	2105      	movs	r1, #5
 8000284:	2008      	movs	r0, #8
 8000286:	f002 fdc8 	bl	8002e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800028a:	2008      	movs	r0, #8
 800028c:	f002 fde1 	bl	8002e52 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8000290:	2200      	movs	r2, #0
 8000292:	2105      	movs	r1, #5
 8000294:	2009      	movs	r0, #9
 8000296:	f002 fdc0 	bl	8002e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800029a:	2009      	movs	r0, #9
 800029c:	f002 fdd9 	bl	8002e52 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 80002a0:	2200      	movs	r2, #0
 80002a2:	2105      	movs	r1, #5
 80002a4:	200a      	movs	r0, #10
 80002a6:	f002 fdb8 	bl	8002e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80002aa:	200a      	movs	r0, #10
 80002ac:	f002 fdd1 	bl	8002e52 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80002b0:	2200      	movs	r2, #0
 80002b2:	2105      	movs	r1, #5
 80002b4:	2017      	movs	r0, #23
 80002b6:	f002 fdb0 	bl	8002e1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80002ba:	2017      	movs	r0, #23
 80002bc:	f002 fdc9 	bl	8002e52 <HAL_NVIC_EnableIRQ>

}
 80002c0:	bf00      	nop
 80002c2:	3720      	adds	r7, #32
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	40021000 	.word	0x40021000
 80002cc:	40011000 	.word	0x40011000
 80002d0:	40010c00 	.word	0x40010c00
 80002d4:	40010800 	.word	0x40010800
 80002d8:	10110000 	.word	0x10110000

080002dc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80002e0:	f002 fbe8 	bl	8002ab4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80002e4:	f000 f888 	bl	80003f8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80002e8:	f7ff ff38 	bl	800015c <MX_GPIO_Init>
	MX_USART1_UART_Init();
 80002ec:	f002 fae0 	bl	80028b0 <MX_USART1_UART_Init>
	MX_TIM1_Init();
 80002f0:	f002 f8ca 	bl	8002488 <MX_TIM1_Init>
	MX_TIM2_Init();
 80002f4:	f002 f91a 	bl	800252c <MX_TIM2_Init>
	MX_TIM3_Init();
 80002f8:	f002 f964 	bl	80025c4 <MX_TIM3_Init>
	MX_TIM4_Init();
 80002fc:	f002 f9de 	bl	80026bc <MX_TIM4_Init>
	MX_SPI2_Init();
 8000300:	f001 ff46 	bl	8002190 <MX_SPI2_Init>
	MX_RTC_Init();
 8000304:	f001 fed6 	bl	80020b4 <MX_RTC_Init>
	MX_USART3_UART_Init();
 8000308:	f002 fafc 	bl	8002904 <MX_USART3_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_Delay(400);
 800030c:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000310:	f002 fc32 	bl	8002b78 <HAL_Delay>
	read_settings_from_eeprom();
 8000314:	f000 f8ce 	bl	80004b4 <read_settings_from_eeprom>
	HAL_Delay(400);
 8000318:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800031c:	f002 fc2c 	bl	8002b78 <HAL_Delay>
	max7219_Init ( 7 );
 8000320:	2007      	movs	r0, #7
 8000322:	f001 fd51 	bl	8001dc8 <max7219_Init>
	max7219_Decode_On ();
 8000326:	f001 fdd5 	bl	8001ed4 <max7219_Decode_On>
	HAL_TIM_Base_Stop_IT(&htim2);
 800032a:	4827      	ldr	r0, [pc, #156]	; (80003c8 <main+0xec>)
 800032c:	f004 fbd0 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000330:	2100      	movs	r1, #0
 8000332:	4826      	ldr	r0, [pc, #152]	; (80003cc <main+0xf0>)
 8000334:	f004 fc52 	bl	8004bdc <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8000338:	2104      	movs	r1, #4
 800033a:	4824      	ldr	r0, [pc, #144]	; (80003cc <main+0xf0>)
 800033c:	f004 fc4e 	bl	8004bdc <HAL_TIM_IC_Start_IT>
	HAL_TIM_Base_Start_IT(&htim2);
 8000340:	4821      	ldr	r0, [pc, #132]	; (80003c8 <main+0xec>)
 8000342:	f004 fb73 	bl	8004a2c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Stop_IT(&htim4);
 8000346:	4822      	ldr	r0, [pc, #136]	; (80003d0 <main+0xf4>)
 8000348:	f004 fbc2 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim1);
 800034c:	4821      	ldr	r0, [pc, #132]	; (80003d4 <main+0xf8>)
 800034e:	f004 fbbf 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_UPDATE);
 8000352:	4b20      	ldr	r3, [pc, #128]	; (80003d4 <main+0xf8>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	f06f 0201 	mvn.w	r2, #1
 800035a:	611a      	str	r2, [r3, #16]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 800035c:	4b1d      	ldr	r3, [pc, #116]	; (80003d4 <main+0xf8>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	2200      	movs	r2, #0
 8000362:	625a      	str	r2, [r3, #36]	; 0x24
	DEV_ID =  HAL_GetDEVID();
 8000364:	f002 fc36 	bl	8002bd4 <HAL_GetDEVID>
 8000368:	4602      	mov	r2, r0
 800036a:	4b1b      	ldr	r3, [pc, #108]	; (80003d8 <main+0xfc>)
 800036c:	601a      	str	r2, [r3, #0]
	REV_ID = HAL_GetREVID();
 800036e:	f002 fc25 	bl	8002bbc <HAL_GetREVID>
 8000372:	4602      	mov	r2, r0
 8000374:	4b19      	ldr	r3, [pc, #100]	; (80003dc <main+0x100>)
 8000376:	601a      	str	r2, [r3, #0]

	sprintf(dev_id_buffer, "$DVID%d-%d&\r\n",(int)DEV_ID,(int)REV_ID);
 8000378:	4b17      	ldr	r3, [pc, #92]	; (80003d8 <main+0xfc>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	461a      	mov	r2, r3
 800037e:	4b17      	ldr	r3, [pc, #92]	; (80003dc <main+0x100>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	4917      	ldr	r1, [pc, #92]	; (80003e0 <main+0x104>)
 8000384:	4817      	ldr	r0, [pc, #92]	; (80003e4 <main+0x108>)
 8000386:	f005 fc67 	bl	8005c58 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)dev_id_buffer, strlen(dev_id_buffer), HAL_MAX_DELAY);
 800038a:	4816      	ldr	r0, [pc, #88]	; (80003e4 <main+0x108>)
 800038c:	f7ff fede 	bl	800014c <strlen>
 8000390:	4603      	mov	r3, r0
 8000392:	b29a      	uxth	r2, r3
 8000394:	f04f 33ff 	mov.w	r3, #4294967295
 8000398:	4912      	ldr	r1, [pc, #72]	; (80003e4 <main+0x108>)
 800039a:	4813      	ldr	r0, [pc, #76]	; (80003e8 <main+0x10c>)
 800039c:	f005 fabf 	bl	800591e <HAL_UART_Transmit>
	while (1)
	{
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		HAL_Delay(1000);
 80003a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003a4:	f002 fbe8 	bl	8002b78 <HAL_Delay>
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15)){
 80003a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003ac:	480f      	ldr	r0, [pc, #60]	; (80003ec <main+0x110>)
 80003ae:	f002 fee1 	bl	8003174 <HAL_GPIO_ReadPin>
 80003b2:	4603      	mov	r3, r0
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d0f3      	beq.n	80003a0 <main+0xc4>
			credit = 0;
 80003b8:	4b0d      	ldr	r3, [pc, #52]	; (80003f0 <main+0x114>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	601a      	str	r2, [r3, #0]
			system_function_start = false;
 80003be:	4b0d      	ldr	r3, [pc, #52]	; (80003f4 <main+0x118>)
 80003c0:	2200      	movs	r2, #0
 80003c2:	701a      	strb	r2, [r3, #0]
		HAL_Delay(1000);
 80003c4:	e7ec      	b.n	80003a0 <main+0xc4>
 80003c6:	bf00      	nop
 80003c8:	20000294 	.word	0x20000294
 80003cc:	20000204 	.word	0x20000204
 80003d0:	200001bc 	.word	0x200001bc
 80003d4:	2000024c 	.word	0x2000024c
 80003d8:	200000bc 	.word	0x200000bc
 80003dc:	200000c0 	.word	0x200000c0
 80003e0:	08006494 	.word	0x08006494
 80003e4:	20000110 	.word	0x20000110
 80003e8:	2000031c 	.word	0x2000031c
 80003ec:	40010800 	.word	0x40010800
 80003f0:	200000e4 	.word	0x200000e4
 80003f4:	200000f0 	.word	0x200000f0

080003f8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b094      	sub	sp, #80	; 0x50
 80003fc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000402:	2228      	movs	r2, #40	; 0x28
 8000404:	2100      	movs	r1, #0
 8000406:	4618      	mov	r0, r3
 8000408:	f005 fc1e 	bl	8005c48 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800040c:	f107 0314 	add.w	r3, r7, #20
 8000410:	2200      	movs	r2, #0
 8000412:	601a      	str	r2, [r3, #0]
 8000414:	605a      	str	r2, [r3, #4]
 8000416:	609a      	str	r2, [r3, #8]
 8000418:	60da      	str	r2, [r3, #12]
 800041a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800041c:	1d3b      	adds	r3, r7, #4
 800041e:	2200      	movs	r2, #0
 8000420:	601a      	str	r2, [r3, #0]
 8000422:	605a      	str	r2, [r3, #4]
 8000424:	609a      	str	r2, [r3, #8]
 8000426:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000428:	2309      	movs	r3, #9
 800042a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800042c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000430:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000432:	2300      	movs	r3, #0
 8000434:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000436:	2301      	movs	r3, #1
 8000438:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800043a:	2301      	movs	r3, #1
 800043c:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800043e:	2302      	movs	r3, #2
 8000440:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000442:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000446:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000448:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800044c:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800044e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000452:	4618      	mov	r0, r3
 8000454:	f002 fee2 	bl	800321c <HAL_RCC_OscConfig>
 8000458:	4603      	mov	r3, r0
 800045a:	2b00      	cmp	r3, #0
 800045c:	d001      	beq.n	8000462 <SystemClock_Config+0x6a>
	{
		Error_Handler();
 800045e:	f001 fcad 	bl	8001dbc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000462:	230f      	movs	r3, #15
 8000464:	617b      	str	r3, [r7, #20]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000466:	2302      	movs	r3, #2
 8000468:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800046a:	2300      	movs	r3, #0
 800046c:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800046e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000472:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000474:	2300      	movs	r3, #0
 8000476:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000478:	f107 0314 	add.w	r3, r7, #20
 800047c:	2101      	movs	r1, #1
 800047e:	4618      	mov	r0, r3
 8000480:	f003 f94c 	bl	800371c <HAL_RCC_ClockConfig>
 8000484:	4603      	mov	r3, r0
 8000486:	2b00      	cmp	r3, #0
 8000488:	d001      	beq.n	800048e <SystemClock_Config+0x96>
	{
		Error_Handler();
 800048a:	f001 fc97 	bl	8001dbc <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800048e:	2301      	movs	r3, #1
 8000490:	607b      	str	r3, [r7, #4]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000492:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000496:	60bb      	str	r3, [r7, #8]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000498:	1d3b      	adds	r3, r7, #4
 800049a:	4618      	mov	r0, r3
 800049c:	f003 fada 	bl	8003a54 <HAL_RCCEx_PeriphCLKConfig>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d001      	beq.n	80004aa <SystemClock_Config+0xb2>
	{
		Error_Handler();
 80004a6:	f001 fc89 	bl	8001dbc <Error_Handler>
	}
}
 80004aa:	bf00      	nop
 80004ac:	3750      	adds	r7, #80	; 0x50
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
	...

080004b4 <read_settings_from_eeprom>:

/* USER CODE BEGIN 4 */
void read_settings_from_eeprom(void){
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b08a      	sub	sp, #40	; 0x28
 80004b8:	af00      	add	r7, sp, #0
	F1_DURATION = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1);
 80004ba:	2101      	movs	r1, #1
 80004bc:	487a      	ldr	r0, [pc, #488]	; (80006a8 <read_settings_from_eeprom+0x1f4>)
 80004be:	f003 ffe3 	bl	8004488 <HAL_RTCEx_BKUPRead>
 80004c2:	4603      	mov	r3, r0
 80004c4:	b2da      	uxtb	r2, r3
 80004c6:	4b79      	ldr	r3, [pc, #484]	; (80006ac <read_settings_from_eeprom+0x1f8>)
 80004c8:	701a      	strb	r2, [r3, #0]
	F2_DURATION = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR2);
 80004ca:	2102      	movs	r1, #2
 80004cc:	4876      	ldr	r0, [pc, #472]	; (80006a8 <read_settings_from_eeprom+0x1f4>)
 80004ce:	f003 ffdb 	bl	8004488 <HAL_RTCEx_BKUPRead>
 80004d2:	4603      	mov	r3, r0
 80004d4:	b2da      	uxtb	r2, r3
 80004d6:	4b76      	ldr	r3, [pc, #472]	; (80006b0 <read_settings_from_eeprom+0x1fc>)
 80004d8:	701a      	strb	r2, [r3, #0]
	F3_DURATION = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR3);
 80004da:	2103      	movs	r1, #3
 80004dc:	4872      	ldr	r0, [pc, #456]	; (80006a8 <read_settings_from_eeprom+0x1f4>)
 80004de:	f003 ffd3 	bl	8004488 <HAL_RTCEx_BKUPRead>
 80004e2:	4603      	mov	r3, r0
 80004e4:	b2da      	uxtb	r2, r3
 80004e6:	4b73      	ldr	r3, [pc, #460]	; (80006b4 <read_settings_from_eeprom+0x200>)
 80004e8:	701a      	strb	r2, [r3, #0]
	F4_DURATION = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR4);
 80004ea:	2104      	movs	r1, #4
 80004ec:	486e      	ldr	r0, [pc, #440]	; (80006a8 <read_settings_from_eeprom+0x1f4>)
 80004ee:	f003 ffcb 	bl	8004488 <HAL_RTCEx_BKUPRead>
 80004f2:	4603      	mov	r3, r0
 80004f4:	b2da      	uxtb	r2, r3
 80004f6:	4b70      	ldr	r3, [pc, #448]	; (80006b8 <read_settings_from_eeprom+0x204>)
 80004f8:	701a      	strb	r2, [r3, #0]
	F5_DURATION = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR5);
 80004fa:	2105      	movs	r1, #5
 80004fc:	486a      	ldr	r0, [pc, #424]	; (80006a8 <read_settings_from_eeprom+0x1f4>)
 80004fe:	f003 ffc3 	bl	8004488 <HAL_RTCEx_BKUPRead>
 8000502:	4603      	mov	r3, r0
 8000504:	b2da      	uxtb	r2, r3
 8000506:	4b6d      	ldr	r3, [pc, #436]	; (80006bc <read_settings_from_eeprom+0x208>)
 8000508:	701a      	strb	r2, [r3, #0]
	credit = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR6);
 800050a:	2106      	movs	r1, #6
 800050c:	4866      	ldr	r0, [pc, #408]	; (80006a8 <read_settings_from_eeprom+0x1f4>)
 800050e:	f003 ffbb 	bl	8004488 <HAL_RTCEx_BKUPRead>
 8000512:	4602      	mov	r2, r0
 8000514:	4b6a      	ldr	r3, [pc, #424]	; (80006c0 <read_settings_from_eeprom+0x20c>)
 8000516:	601a      	str	r2, [r3, #0]
	if(credit > 2){
 8000518:	4b69      	ldr	r3, [pc, #420]	; (80006c0 <read_settings_from_eeprom+0x20c>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	2b02      	cmp	r3, #2
 800051e:	d903      	bls.n	8000528 <read_settings_from_eeprom+0x74>
		system_function_start = true;
 8000520:	4b68      	ldr	r3, [pc, #416]	; (80006c4 <read_settings_from_eeprom+0x210>)
 8000522:	2201      	movs	r2, #1
 8000524:	701a      	strb	r2, [r3, #0]
 8000526:	e002      	b.n	800052e <read_settings_from_eeprom+0x7a>
	}else{
		credit = 0;
 8000528:	4b65      	ldr	r3, [pc, #404]	; (80006c0 <read_settings_from_eeprom+0x20c>)
 800052a:	2200      	movs	r2, #0
 800052c:	601a      	str	r2, [r3, #0]
	}
	char tmp_msg[35];
	sprintf(tmp_msg,"eeprom read DURATION 1 is %d \r\n",F1_DURATION);
 800052e:	4b5f      	ldr	r3, [pc, #380]	; (80006ac <read_settings_from_eeprom+0x1f8>)
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	b2db      	uxtb	r3, r3
 8000534:	461a      	mov	r2, r3
 8000536:	1d3b      	adds	r3, r7, #4
 8000538:	4963      	ldr	r1, [pc, #396]	; (80006c8 <read_settings_from_eeprom+0x214>)
 800053a:	4618      	mov	r0, r3
 800053c:	f005 fb8c 	bl	8005c58 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 8000540:	1d3b      	adds	r3, r7, #4
 8000542:	4618      	mov	r0, r3
 8000544:	f7ff fe02 	bl	800014c <strlen>
 8000548:	4603      	mov	r3, r0
 800054a:	b29a      	uxth	r2, r3
 800054c:	1d39      	adds	r1, r7, #4
 800054e:	f04f 33ff 	mov.w	r3, #4294967295
 8000552:	485e      	ldr	r0, [pc, #376]	; (80006cc <read_settings_from_eeprom+0x218>)
 8000554:	f005 f9e3 	bl	800591e <HAL_UART_Transmit>
	sprintf(tmp_msg,"eeprom read DURATION 2 is %d \r\n",F2_DURATION);
 8000558:	4b55      	ldr	r3, [pc, #340]	; (80006b0 <read_settings_from_eeprom+0x1fc>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	b2db      	uxtb	r3, r3
 800055e:	461a      	mov	r2, r3
 8000560:	1d3b      	adds	r3, r7, #4
 8000562:	495b      	ldr	r1, [pc, #364]	; (80006d0 <read_settings_from_eeprom+0x21c>)
 8000564:	4618      	mov	r0, r3
 8000566:	f005 fb77 	bl	8005c58 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 800056a:	1d3b      	adds	r3, r7, #4
 800056c:	4618      	mov	r0, r3
 800056e:	f7ff fded 	bl	800014c <strlen>
 8000572:	4603      	mov	r3, r0
 8000574:	b29a      	uxth	r2, r3
 8000576:	1d39      	adds	r1, r7, #4
 8000578:	f04f 33ff 	mov.w	r3, #4294967295
 800057c:	4853      	ldr	r0, [pc, #332]	; (80006cc <read_settings_from_eeprom+0x218>)
 800057e:	f005 f9ce 	bl	800591e <HAL_UART_Transmit>
	sprintf(tmp_msg,"eeprom read DURATION 3 is %d \r\n",F3_DURATION);
 8000582:	4b4c      	ldr	r3, [pc, #304]	; (80006b4 <read_settings_from_eeprom+0x200>)
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	b2db      	uxtb	r3, r3
 8000588:	461a      	mov	r2, r3
 800058a:	1d3b      	adds	r3, r7, #4
 800058c:	4951      	ldr	r1, [pc, #324]	; (80006d4 <read_settings_from_eeprom+0x220>)
 800058e:	4618      	mov	r0, r3
 8000590:	f005 fb62 	bl	8005c58 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 8000594:	1d3b      	adds	r3, r7, #4
 8000596:	4618      	mov	r0, r3
 8000598:	f7ff fdd8 	bl	800014c <strlen>
 800059c:	4603      	mov	r3, r0
 800059e:	b29a      	uxth	r2, r3
 80005a0:	1d39      	adds	r1, r7, #4
 80005a2:	f04f 33ff 	mov.w	r3, #4294967295
 80005a6:	4849      	ldr	r0, [pc, #292]	; (80006cc <read_settings_from_eeprom+0x218>)
 80005a8:	f005 f9b9 	bl	800591e <HAL_UART_Transmit>
	sprintf(tmp_msg,"eeprom read DURATION 4 is %d \r\n",F4_DURATION);
 80005ac:	4b42      	ldr	r3, [pc, #264]	; (80006b8 <read_settings_from_eeprom+0x204>)
 80005ae:	781b      	ldrb	r3, [r3, #0]
 80005b0:	b2db      	uxtb	r3, r3
 80005b2:	461a      	mov	r2, r3
 80005b4:	1d3b      	adds	r3, r7, #4
 80005b6:	4948      	ldr	r1, [pc, #288]	; (80006d8 <read_settings_from_eeprom+0x224>)
 80005b8:	4618      	mov	r0, r3
 80005ba:	f005 fb4d 	bl	8005c58 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 80005be:	1d3b      	adds	r3, r7, #4
 80005c0:	4618      	mov	r0, r3
 80005c2:	f7ff fdc3 	bl	800014c <strlen>
 80005c6:	4603      	mov	r3, r0
 80005c8:	b29a      	uxth	r2, r3
 80005ca:	1d39      	adds	r1, r7, #4
 80005cc:	f04f 33ff 	mov.w	r3, #4294967295
 80005d0:	483e      	ldr	r0, [pc, #248]	; (80006cc <read_settings_from_eeprom+0x218>)
 80005d2:	f005 f9a4 	bl	800591e <HAL_UART_Transmit>
	sprintf(tmp_msg,"eeprom read DURATION 5 is %d \r\n",F5_DURATION);
 80005d6:	4b39      	ldr	r3, [pc, #228]	; (80006bc <read_settings_from_eeprom+0x208>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	b2db      	uxtb	r3, r3
 80005dc:	461a      	mov	r2, r3
 80005de:	1d3b      	adds	r3, r7, #4
 80005e0:	493e      	ldr	r1, [pc, #248]	; (80006dc <read_settings_from_eeprom+0x228>)
 80005e2:	4618      	mov	r0, r3
 80005e4:	f005 fb38 	bl	8005c58 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	4618      	mov	r0, r3
 80005ec:	f7ff fdae 	bl	800014c <strlen>
 80005f0:	4603      	mov	r3, r0
 80005f2:	b29a      	uxth	r2, r3
 80005f4:	1d39      	adds	r1, r7, #4
 80005f6:	f04f 33ff 	mov.w	r3, #4294967295
 80005fa:	4834      	ldr	r0, [pc, #208]	; (80006cc <read_settings_from_eeprom+0x218>)
 80005fc:	f005 f98f 	bl	800591e <HAL_UART_Transmit>
	sprintf(tmp_msg,"eeprom read CREDIT is %d \r\n",(int)credit);
 8000600:	4b2f      	ldr	r3, [pc, #188]	; (80006c0 <read_settings_from_eeprom+0x20c>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	461a      	mov	r2, r3
 8000606:	1d3b      	adds	r3, r7, #4
 8000608:	4935      	ldr	r1, [pc, #212]	; (80006e0 <read_settings_from_eeprom+0x22c>)
 800060a:	4618      	mov	r0, r3
 800060c:	f005 fb24 	bl	8005c58 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 8000610:	1d3b      	adds	r3, r7, #4
 8000612:	4618      	mov	r0, r3
 8000614:	f7ff fd9a 	bl	800014c <strlen>
 8000618:	4603      	mov	r3, r0
 800061a:	b29a      	uxth	r2, r3
 800061c:	1d39      	adds	r1, r7, #4
 800061e:	f04f 33ff 	mov.w	r3, #4294967295
 8000622:	482a      	ldr	r0, [pc, #168]	; (80006cc <read_settings_from_eeprom+0x218>)
 8000624:	f005 f97b 	bl	800591e <HAL_UART_Transmit>

	if(F1_DURATION == 0 || F2_DURATION == 0 || F3_DURATION == 0 || F4_DURATION == 0 || F5_DURATION == 0){
 8000628:	4b20      	ldr	r3, [pc, #128]	; (80006ac <read_settings_from_eeprom+0x1f8>)
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	b2db      	uxtb	r3, r3
 800062e:	2b00      	cmp	r3, #0
 8000630:	d013      	beq.n	800065a <read_settings_from_eeprom+0x1a6>
 8000632:	4b1f      	ldr	r3, [pc, #124]	; (80006b0 <read_settings_from_eeprom+0x1fc>)
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	b2db      	uxtb	r3, r3
 8000638:	2b00      	cmp	r3, #0
 800063a:	d00e      	beq.n	800065a <read_settings_from_eeprom+0x1a6>
 800063c:	4b1d      	ldr	r3, [pc, #116]	; (80006b4 <read_settings_from_eeprom+0x200>)
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	b2db      	uxtb	r3, r3
 8000642:	2b00      	cmp	r3, #0
 8000644:	d009      	beq.n	800065a <read_settings_from_eeprom+0x1a6>
 8000646:	4b1c      	ldr	r3, [pc, #112]	; (80006b8 <read_settings_from_eeprom+0x204>)
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	b2db      	uxtb	r3, r3
 800064c:	2b00      	cmp	r3, #0
 800064e:	d004      	beq.n	800065a <read_settings_from_eeprom+0x1a6>
 8000650:	4b1a      	ldr	r3, [pc, #104]	; (80006bc <read_settings_from_eeprom+0x208>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	b2db      	uxtb	r3, r3
 8000656:	2b00      	cmp	r3, #0
 8000658:	d122      	bne.n	80006a0 <read_settings_from_eeprom+0x1ec>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, default_credit_duration);
 800065a:	4b22      	ldr	r3, [pc, #136]	; (80006e4 <read_settings_from_eeprom+0x230>)
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	461a      	mov	r2, r3
 8000660:	2101      	movs	r1, #1
 8000662:	4811      	ldr	r0, [pc, #68]	; (80006a8 <read_settings_from_eeprom+0x1f4>)
 8000664:	f003 fef6 	bl	8004454 <HAL_RTCEx_BKUPWrite>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, default_credit_duration);
 8000668:	4b1e      	ldr	r3, [pc, #120]	; (80006e4 <read_settings_from_eeprom+0x230>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	461a      	mov	r2, r3
 800066e:	2102      	movs	r1, #2
 8000670:	480d      	ldr	r0, [pc, #52]	; (80006a8 <read_settings_from_eeprom+0x1f4>)
 8000672:	f003 feef 	bl	8004454 <HAL_RTCEx_BKUPWrite>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, default_credit_duration);
 8000676:	4b1b      	ldr	r3, [pc, #108]	; (80006e4 <read_settings_from_eeprom+0x230>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	461a      	mov	r2, r3
 800067c:	2103      	movs	r1, #3
 800067e:	480a      	ldr	r0, [pc, #40]	; (80006a8 <read_settings_from_eeprom+0x1f4>)
 8000680:	f003 fee8 	bl	8004454 <HAL_RTCEx_BKUPWrite>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, default_credit_duration);
 8000684:	4b17      	ldr	r3, [pc, #92]	; (80006e4 <read_settings_from_eeprom+0x230>)
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	461a      	mov	r2, r3
 800068a:	2104      	movs	r1, #4
 800068c:	4806      	ldr	r0, [pc, #24]	; (80006a8 <read_settings_from_eeprom+0x1f4>)
 800068e:	f003 fee1 	bl	8004454 <HAL_RTCEx_BKUPWrite>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, default_credit_duration);
 8000692:	4b14      	ldr	r3, [pc, #80]	; (80006e4 <read_settings_from_eeprom+0x230>)
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	461a      	mov	r2, r3
 8000698:	2105      	movs	r1, #5
 800069a:	4803      	ldr	r0, [pc, #12]	; (80006a8 <read_settings_from_eeprom+0x1f4>)
 800069c:	f003 feda 	bl	8004454 <HAL_RTCEx_BKUPWrite>
	}
}
 80006a0:	bf00      	nop
 80006a2:	3728      	adds	r7, #40	; 0x28
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bd80      	pop	{r7, pc}
 80006a8:	20000150 	.word	0x20000150
 80006ac:	20000013 	.word	0x20000013
 80006b0:	20000014 	.word	0x20000014
 80006b4:	20000015 	.word	0x20000015
 80006b8:	20000016 	.word	0x20000016
 80006bc:	20000017 	.word	0x20000017
 80006c0:	200000e4 	.word	0x200000e4
 80006c4:	200000f0 	.word	0x200000f0
 80006c8:	080064a4 	.word	0x080064a4
 80006cc:	2000031c 	.word	0x2000031c
 80006d0:	080064c4 	.word	0x080064c4
 80006d4:	080064e4 	.word	0x080064e4
 80006d8:	08006504 	.word	0x08006504
 80006dc:	08006524 	.word	0x08006524
 80006e0:	08006544 	.word	0x08006544
 80006e4:	20000000 	.word	0x20000000

080006e8 <reset_all_output>:
void reset_all_output(void){
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET); // pin b0 --> out 1
 80006ec:	2200      	movs	r2, #0
 80006ee:	2101      	movs	r1, #1
 80006f0:	4810      	ldr	r0, [pc, #64]	; (8000734 <reset_all_output+0x4c>)
 80006f2:	f002 fd56 	bl	80031a2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET); // pin b1 --> out 2
 80006f6:	2200      	movs	r2, #0
 80006f8:	2102      	movs	r1, #2
 80006fa:	480e      	ldr	r0, [pc, #56]	; (8000734 <reset_all_output+0x4c>)
 80006fc:	f002 fd51 	bl	80031a2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // pin a8 --> out 3
 8000700:	2200      	movs	r2, #0
 8000702:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000706:	480c      	ldr	r0, [pc, #48]	; (8000738 <reset_all_output+0x50>)
 8000708:	f002 fd4b 	bl	80031a2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET); // pin b8 --> out 4
 800070c:	2200      	movs	r2, #0
 800070e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000712:	4808      	ldr	r0, [pc, #32]	; (8000734 <reset_all_output+0x4c>)
 8000714:	f002 fd45 	bl	80031a2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET); // pin b9 --> out 5
 8000718:	2200      	movs	r2, #0
 800071a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800071e:	4805      	ldr	r0, [pc, #20]	; (8000734 <reset_all_output+0x4c>)
 8000720:	f002 fd3f 	bl	80031a2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET); // pin b12 --> out 6
 8000724:	2200      	movs	r2, #0
 8000726:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800072a:	4802      	ldr	r0, [pc, #8]	; (8000734 <reset_all_output+0x4c>)
 800072c:	f002 fd39 	bl	80031a2 <HAL_GPIO_WritePin>
}
 8000730:	bf00      	nop
 8000732:	bd80      	pop	{r7, pc}
 8000734:	40010c00 	.word	0x40010c00
 8000738:	40010800 	.word	0x40010800

0800073c <set_output_to>:
void set_output_to(uint8_t pin){
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	4603      	mov	r3, r0
 8000744:	71fb      	strb	r3, [r7, #7]
	switch(pin){
 8000746:	79fb      	ldrb	r3, [r7, #7]
 8000748:	3b03      	subs	r3, #3
 800074a:	2b04      	cmp	r3, #4
 800074c:	d82d      	bhi.n	80007aa <set_output_to+0x6e>
 800074e:	a201      	add	r2, pc, #4	; (adr r2, 8000754 <set_output_to+0x18>)
 8000750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000754:	08000769 	.word	0x08000769
 8000758:	08000775 	.word	0x08000775
 800075c:	08000781 	.word	0x08000781
 8000760:	0800078f 	.word	0x0800078f
 8000764:	0800079d 	.word	0x0800079d
	case 3:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); // pin b0 --> out 1
 8000768:	2201      	movs	r2, #1
 800076a:	2101      	movs	r1, #1
 800076c:	4813      	ldr	r0, [pc, #76]	; (80007bc <set_output_to+0x80>)
 800076e:	f002 fd18 	bl	80031a2 <HAL_GPIO_WritePin>
		break;
 8000772:	e01f      	b.n	80007b4 <set_output_to+0x78>
	case 4:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET); // pin b1 --> out 2
 8000774:	2201      	movs	r2, #1
 8000776:	2102      	movs	r1, #2
 8000778:	4810      	ldr	r0, [pc, #64]	; (80007bc <set_output_to+0x80>)
 800077a:	f002 fd12 	bl	80031a2 <HAL_GPIO_WritePin>
		break;
 800077e:	e019      	b.n	80007b4 <set_output_to+0x78>
	case 5:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); // pin a8 --> out 3
 8000780:	2201      	movs	r2, #1
 8000782:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000786:	480e      	ldr	r0, [pc, #56]	; (80007c0 <set_output_to+0x84>)
 8000788:	f002 fd0b 	bl	80031a2 <HAL_GPIO_WritePin>
		break;
 800078c:	e012      	b.n	80007b4 <set_output_to+0x78>
	case 6:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET); // pin b8 --> out 4
 800078e:	2201      	movs	r2, #1
 8000790:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000794:	4809      	ldr	r0, [pc, #36]	; (80007bc <set_output_to+0x80>)
 8000796:	f002 fd04 	bl	80031a2 <HAL_GPIO_WritePin>
		break;
 800079a:	e00b      	b.n	80007b4 <set_output_to+0x78>
	case 7:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET); // pin b9 --> out 5
 800079c:	2201      	movs	r2, #1
 800079e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007a2:	4806      	ldr	r0, [pc, #24]	; (80007bc <set_output_to+0x80>)
 80007a4:	f002 fcfd 	bl	80031a2 <HAL_GPIO_WritePin>
		break;
 80007a8:	e004      	b.n	80007b4 <set_output_to+0x78>
	default:
		reset_all_output();
 80007aa:	f7ff ff9d 	bl	80006e8 <reset_all_output>
		max7219_Turn_On();
 80007ae:	f001 fb81 	bl	8001eb4 <max7219_Turn_On>
		break;
 80007b2:	bf00      	nop
	}

}
 80007b4:	bf00      	nop
 80007b6:	3708      	adds	r7, #8
 80007b8:	46bd      	mov	sp, r7
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	40010c00 	.word	0x40010c00
 80007c0:	40010800 	.word	0x40010800

080007c4 <segment_display_int>:

void segment_display_int(int number){
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
	max7219_Decode_On();
 80007cc:	f001 fb82 	bl	8001ed4 <max7219_Decode_On>
	max7219_Clean ();
 80007d0:	f001 fb22 	bl	8001e18 <max7219_Clean>
	if(number < 10){
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	2b09      	cmp	r3, #9
 80007d8:	dc04      	bgt.n	80007e4 <segment_display_int+0x20>
		max7219_PrintItos (DIGIT_1, number );
 80007da:	6879      	ldr	r1, [r7, #4]
 80007dc:	2001      	movs	r0, #1
 80007de:	f001 fbe1 	bl	8001fa4 <max7219_PrintItos>
	}else if(number >= 10 && number < 100){
		max7219_PrintItos (DIGIT_2, number );
	}else{
		max7219_PrintItos (DIGIT_3, number );
	}
}
 80007e2:	e00e      	b.n	8000802 <segment_display_int+0x3e>
	}else if(number >= 10 && number < 100){
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	2b09      	cmp	r3, #9
 80007e8:	dd07      	ble.n	80007fa <segment_display_int+0x36>
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	2b63      	cmp	r3, #99	; 0x63
 80007ee:	dc04      	bgt.n	80007fa <segment_display_int+0x36>
		max7219_PrintItos (DIGIT_2, number );
 80007f0:	6879      	ldr	r1, [r7, #4]
 80007f2:	2002      	movs	r0, #2
 80007f4:	f001 fbd6 	bl	8001fa4 <max7219_PrintItos>
}
 80007f8:	e003      	b.n	8000802 <segment_display_int+0x3e>
		max7219_PrintItos (DIGIT_3, number );
 80007fa:	6879      	ldr	r1, [r7, #4]
 80007fc:	2003      	movs	r0, #3
 80007fe:	f001 fbd1 	bl	8001fa4 <max7219_PrintItos>
}
 8000802:	bf00      	nop
 8000804:	3708      	adds	r7, #8
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}

0800080a <segment_display_function_settings>:
void segment_display_function_settings(int func_number,int value){
 800080a:	b580      	push	{r7, lr}
 800080c:	b082      	sub	sp, #8
 800080e:	af00      	add	r7, sp, #0
 8000810:	6078      	str	r0, [r7, #4]
 8000812:	6039      	str	r1, [r7, #0]
	max7219_Decode_On();
 8000814:	f001 fb5e 	bl	8001ed4 <max7219_Decode_On>
	max7219_Clean ();
 8000818:	f001 fafe 	bl	8001e18 <max7219_Clean>
	if(value < 10){
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	2b09      	cmp	r3, #9
 8000820:	dc04      	bgt.n	800082c <segment_display_function_settings+0x22>
		max7219_PrintItos (DIGIT_1, value );
 8000822:	6839      	ldr	r1, [r7, #0]
 8000824:	2001      	movs	r0, #1
 8000826:	f001 fbbd 	bl	8001fa4 <max7219_PrintItos>
 800082a:	e009      	b.n	8000840 <segment_display_function_settings+0x36>
	}else if(value >= 10 && value < 100){
 800082c:	683b      	ldr	r3, [r7, #0]
 800082e:	2b09      	cmp	r3, #9
 8000830:	dd06      	ble.n	8000840 <segment_display_function_settings+0x36>
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	2b63      	cmp	r3, #99	; 0x63
 8000836:	dc03      	bgt.n	8000840 <segment_display_function_settings+0x36>
		max7219_PrintItos (DIGIT_2, value );
 8000838:	6839      	ldr	r1, [r7, #0]
 800083a:	2002      	movs	r0, #2
 800083c:	f001 fbb2 	bl	8001fa4 <max7219_PrintItos>
	}
	max7219_PrintDigit(DIGIT_3,func_number,true);
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	b2db      	uxtb	r3, r3
 8000844:	2201      	movs	r2, #1
 8000846:	4619      	mov	r1, r3
 8000848:	2003      	movs	r0, #3
 800084a:	f001 fb53 	bl	8001ef4 <max7219_PrintDigit>
}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
	...

08000858 <segment_display_standby>:
void segment_display_standby(){
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
	max7219_Clean ();
 800085c:	f001 fadc 	bl	8001e18 <max7219_Clean>
	max7219_Decode_On();
 8000860:	f001 fb38 	bl	8001ed4 <max7219_Decode_On>
	max7219_Clean ();
 8000864:	f001 fad8 	bl	8001e18 <max7219_Clean>
	if(displayEnable == true){
 8000868:	4b60      	ldr	r3, [pc, #384]	; (80009ec <segment_display_standby+0x194>)
 800086a:	781b      	ldrb	r3, [r3, #0]
 800086c:	b2db      	uxtb	r3, r3
 800086e:	2b00      	cmp	r3, #0
 8000870:	f000 80a8 	beq.w	80009c4 <segment_display_standby+0x16c>
		switch(standby_counter){
 8000874:	4b5e      	ldr	r3, [pc, #376]	; (80009f0 <segment_display_standby+0x198>)
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	2b06      	cmp	r3, #6
 800087a:	f200 8081 	bhi.w	8000980 <segment_display_standby+0x128>
 800087e:	a201      	add	r2, pc, #4	; (adr r2, 8000884 <segment_display_standby+0x2c>)
 8000880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000884:	080008a1 	.word	0x080008a1
 8000888:	080008c1 	.word	0x080008c1
 800088c:	080008e1 	.word	0x080008e1
 8000890:	08000901 	.word	0x08000901
 8000894:	08000921 	.word	0x08000921
 8000898:	08000941 	.word	0x08000941
 800089c:	08000961 	.word	0x08000961
		case 0:
			max7219_PrintDigit(DIGIT_1,MINUS,false);
 80008a0:	2200      	movs	r2, #0
 80008a2:	210a      	movs	r1, #10
 80008a4:	2001      	movs	r0, #1
 80008a6:	f001 fb25 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,BLANK,false);
 80008aa:	2200      	movs	r2, #0
 80008ac:	210f      	movs	r1, #15
 80008ae:	2002      	movs	r0, #2
 80008b0:	f001 fb20 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,BLANK,false);
 80008b4:	2200      	movs	r2, #0
 80008b6:	210f      	movs	r1, #15
 80008b8:	2003      	movs	r0, #3
 80008ba:	f001 fb1b 	bl	8001ef4 <max7219_PrintDigit>
			break;
 80008be:	e06f      	b.n	80009a0 <segment_display_standby+0x148>
		case 1:
			max7219_PrintDigit(DIGIT_1,BLANK,false);
 80008c0:	2200      	movs	r2, #0
 80008c2:	210f      	movs	r1, #15
 80008c4:	2001      	movs	r0, #1
 80008c6:	f001 fb15 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,MINUS,false);
 80008ca:	2200      	movs	r2, #0
 80008cc:	210a      	movs	r1, #10
 80008ce:	2002      	movs	r0, #2
 80008d0:	f001 fb10 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,BLANK,false);
 80008d4:	2200      	movs	r2, #0
 80008d6:	210f      	movs	r1, #15
 80008d8:	2003      	movs	r0, #3
 80008da:	f001 fb0b 	bl	8001ef4 <max7219_PrintDigit>
			break;
 80008de:	e05f      	b.n	80009a0 <segment_display_standby+0x148>
		case 2:
			max7219_PrintDigit(DIGIT_1,BLANK,false);
 80008e0:	2200      	movs	r2, #0
 80008e2:	210f      	movs	r1, #15
 80008e4:	2001      	movs	r0, #1
 80008e6:	f001 fb05 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,BLANK,false);
 80008ea:	2200      	movs	r2, #0
 80008ec:	210f      	movs	r1, #15
 80008ee:	2002      	movs	r0, #2
 80008f0:	f001 fb00 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,MINUS,false);
 80008f4:	2200      	movs	r2, #0
 80008f6:	210a      	movs	r1, #10
 80008f8:	2003      	movs	r0, #3
 80008fa:	f001 fafb 	bl	8001ef4 <max7219_PrintDigit>
			break;
 80008fe:	e04f      	b.n	80009a0 <segment_display_standby+0x148>
		case 3:
			max7219_PrintDigit(DIGIT_1,BLANK,false);
 8000900:	2200      	movs	r2, #0
 8000902:	210f      	movs	r1, #15
 8000904:	2001      	movs	r0, #1
 8000906:	f001 faf5 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,MINUS,false);
 800090a:	2200      	movs	r2, #0
 800090c:	210a      	movs	r1, #10
 800090e:	2002      	movs	r0, #2
 8000910:	f001 faf0 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,BLANK,false);
 8000914:	2200      	movs	r2, #0
 8000916:	210f      	movs	r1, #15
 8000918:	2003      	movs	r0, #3
 800091a:	f001 faeb 	bl	8001ef4 <max7219_PrintDigit>
			break;
 800091e:	e03f      	b.n	80009a0 <segment_display_standby+0x148>
		case 4:
			max7219_PrintDigit(DIGIT_1,MINUS,false);
 8000920:	2200      	movs	r2, #0
 8000922:	210a      	movs	r1, #10
 8000924:	2001      	movs	r0, #1
 8000926:	f001 fae5 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,BLANK,false);
 800092a:	2200      	movs	r2, #0
 800092c:	210f      	movs	r1, #15
 800092e:	2002      	movs	r0, #2
 8000930:	f001 fae0 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,BLANK,false);
 8000934:	2200      	movs	r2, #0
 8000936:	210f      	movs	r1, #15
 8000938:	2003      	movs	r0, #3
 800093a:	f001 fadb 	bl	8001ef4 <max7219_PrintDigit>
			break;
 800093e:	e02f      	b.n	80009a0 <segment_display_standby+0x148>
		case 5:
			max7219_PrintDigit(DIGIT_1,MINUS,false);
 8000940:	2200      	movs	r2, #0
 8000942:	210a      	movs	r1, #10
 8000944:	2001      	movs	r0, #1
 8000946:	f001 fad5 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,MINUS,false);
 800094a:	2200      	movs	r2, #0
 800094c:	210a      	movs	r1, #10
 800094e:	2002      	movs	r0, #2
 8000950:	f001 fad0 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,MINUS,false);
 8000954:	2200      	movs	r2, #0
 8000956:	210a      	movs	r1, #10
 8000958:	2003      	movs	r0, #3
 800095a:	f001 facb 	bl	8001ef4 <max7219_PrintDigit>
			break;
 800095e:	e01f      	b.n	80009a0 <segment_display_standby+0x148>
		case 6:
			max7219_PrintDigit(DIGIT_1,MINUS,false);
 8000960:	2200      	movs	r2, #0
 8000962:	210a      	movs	r1, #10
 8000964:	2001      	movs	r0, #1
 8000966:	f001 fac5 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,MINUS,false);
 800096a:	2200      	movs	r2, #0
 800096c:	210a      	movs	r1, #10
 800096e:	2002      	movs	r0, #2
 8000970:	f001 fac0 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,MINUS,false);
 8000974:	2200      	movs	r2, #0
 8000976:	210a      	movs	r1, #10
 8000978:	2003      	movs	r0, #3
 800097a:	f001 fabb 	bl	8001ef4 <max7219_PrintDigit>
			break;
 800097e:	e00f      	b.n	80009a0 <segment_display_standby+0x148>
		default:
			max7219_PrintDigit(DIGIT_1,MINUS,false);
 8000980:	2200      	movs	r2, #0
 8000982:	210a      	movs	r1, #10
 8000984:	2001      	movs	r0, #1
 8000986:	f001 fab5 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_2,MINUS,false);
 800098a:	2200      	movs	r2, #0
 800098c:	210a      	movs	r1, #10
 800098e:	2002      	movs	r0, #2
 8000990:	f001 fab0 	bl	8001ef4 <max7219_PrintDigit>
			max7219_PrintDigit(DIGIT_3,MINUS,false);
 8000994:	2200      	movs	r2, #0
 8000996:	210a      	movs	r1, #10
 8000998:	2003      	movs	r0, #3
 800099a:	f001 faab 	bl	8001ef4 <max7219_PrintDigit>
			break;
 800099e:	bf00      	nop
		}
		if(standby_counter >= 6){
 80009a0:	4b13      	ldr	r3, [pc, #76]	; (80009f0 <segment_display_standby+0x198>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	2b05      	cmp	r3, #5
 80009a6:	d903      	bls.n	80009b0 <segment_display_standby+0x158>
			standby_counter = 0;
 80009a8:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <segment_display_standby+0x198>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	701a      	strb	r2, [r3, #0]
 80009ae:	e005      	b.n	80009bc <segment_display_standby+0x164>
		}else{
			standby_counter += 1;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	; (80009f0 <segment_display_standby+0x198>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	3301      	adds	r3, #1
 80009b6:	b2da      	uxtb	r2, r3
 80009b8:	4b0d      	ldr	r3, [pc, #52]	; (80009f0 <segment_display_standby+0x198>)
 80009ba:	701a      	strb	r2, [r3, #0]
		}
		//		max7219_PrintDigit(DIGIT_1,MINUS,false);
		//		max7219_PrintDigit(DIGIT_2,MINUS,false);
		//		max7219_PrintDigit(DIGIT_3,MINUS,false);
		displayEnable = false;
 80009bc:	4b0b      	ldr	r3, [pc, #44]	; (80009ec <segment_display_standby+0x194>)
 80009be:	2200      	movs	r2, #0
 80009c0:	701a      	strb	r2, [r3, #0]
		max7219_PrintDigit(DIGIT_2,BLANK,false);
		max7219_PrintDigit(DIGIT_3,BLANK,false);
		displayEnable = true;
	}

}
 80009c2:	e011      	b.n	80009e8 <segment_display_standby+0x190>
		max7219_PrintDigit(DIGIT_1,BLANK,false);
 80009c4:	2200      	movs	r2, #0
 80009c6:	210f      	movs	r1, #15
 80009c8:	2001      	movs	r0, #1
 80009ca:	f001 fa93 	bl	8001ef4 <max7219_PrintDigit>
		max7219_PrintDigit(DIGIT_2,BLANK,false);
 80009ce:	2200      	movs	r2, #0
 80009d0:	210f      	movs	r1, #15
 80009d2:	2002      	movs	r0, #2
 80009d4:	f001 fa8e 	bl	8001ef4 <max7219_PrintDigit>
		max7219_PrintDigit(DIGIT_3,BLANK,false);
 80009d8:	2200      	movs	r2, #0
 80009da:	210f      	movs	r1, #15
 80009dc:	2003      	movs	r0, #3
 80009de:	f001 fa89 	bl	8001ef4 <max7219_PrintDigit>
		displayEnable = true;
 80009e2:	4b02      	ldr	r3, [pc, #8]	; (80009ec <segment_display_standby+0x194>)
 80009e4:	2201      	movs	r2, #1
 80009e6:	701a      	strb	r2, [r3, #0]
}
 80009e8:	bf00      	nop
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	2000000c 	.word	0x2000000c
 80009f0:	200000fc 	.word	0x200000fc

080009f4 <iot_send_inserted_credit>:
	max7219_PrintDigit(DIGIT_1,BLANK,false);
	max7219_PrintDigit(DIGIT_2,BLANK,false);
	max7219_PrintDigit(DIGIT_3,BLANK,false);
}

void iot_send_inserted_credit(uint16_t inst_credit){
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b08e      	sub	sp, #56	; 0x38
 80009f8:	af02      	add	r7, sp, #8
 80009fa:	4603      	mov	r3, r0
 80009fc:	80fb      	strh	r3, [r7, #6]
	char cmd_buffer[35];
	sprintf(cmd_buffer,"%cINST_%d_%d%c\r\n",0x02,(unsigned int)credit,(unsigned int)inst_credit,0x03);
 80009fe:	4b16      	ldr	r3, [pc, #88]	; (8000a58 <iot_send_inserted_credit+0x64>)
 8000a00:	6819      	ldr	r1, [r3, #0]
 8000a02:	88fb      	ldrh	r3, [r7, #6]
 8000a04:	f107 000c 	add.w	r0, r7, #12
 8000a08:	2203      	movs	r2, #3
 8000a0a:	9201      	str	r2, [sp, #4]
 8000a0c:	9300      	str	r3, [sp, #0]
 8000a0e:	460b      	mov	r3, r1
 8000a10:	2202      	movs	r2, #2
 8000a12:	4912      	ldr	r1, [pc, #72]	; (8000a5c <iot_send_inserted_credit+0x68>)
 8000a14:	f005 f920 	bl	8005c58 <siprintf>
	if(DEBUG){
		HAL_UART_Transmit(&huart1, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
	}else{
		HAL_UART_Transmit(&huart1, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
 8000a18:	f107 030c 	add.w	r3, r7, #12
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff fb95 	bl	800014c <strlen>
 8000a22:	4603      	mov	r3, r0
 8000a24:	b29a      	uxth	r2, r3
 8000a26:	f107 010c 	add.w	r1, r7, #12
 8000a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a2e:	480c      	ldr	r0, [pc, #48]	; (8000a60 <iot_send_inserted_credit+0x6c>)
 8000a30:	f004 ff75 	bl	800591e <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
 8000a34:	f107 030c 	add.w	r3, r7, #12
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff fb87 	bl	800014c <strlen>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	b29a      	uxth	r2, r3
 8000a42:	f107 010c 	add.w	r1, r7, #12
 8000a46:	f04f 33ff 	mov.w	r3, #4294967295
 8000a4a:	4806      	ldr	r0, [pc, #24]	; (8000a64 <iot_send_inserted_credit+0x70>)
 8000a4c:	f004 ff67 	bl	800591e <HAL_UART_Transmit>
	}
}
 8000a50:	bf00      	nop
 8000a52:	3730      	adds	r7, #48	; 0x30
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	200000e4 	.word	0x200000e4
 8000a5c:	08006560 	.word	0x08006560
 8000a60:	2000031c 	.word	0x2000031c
 8000a64:	200002dc 	.word	0x200002dc

08000a68 <iot_send_mode>:
void iot_send_mode(uint8_t mode){
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b08e      	sub	sp, #56	; 0x38
 8000a6c:	af02      	add	r7, sp, #8
 8000a6e:	4603      	mov	r3, r0
 8000a70:	71fb      	strb	r3, [r7, #7]
	char cmd_buffer[35];
	sprintf(cmd_buffer,"%cMODE_%d_%d%c\r\n",0x02,(unsigned int)credit,(unsigned int)mode,0x03);
 8000a72:	4b16      	ldr	r3, [pc, #88]	; (8000acc <iot_send_mode+0x64>)
 8000a74:	6819      	ldr	r1, [r3, #0]
 8000a76:	79fb      	ldrb	r3, [r7, #7]
 8000a78:	f107 000c 	add.w	r0, r7, #12
 8000a7c:	2203      	movs	r2, #3
 8000a7e:	9201      	str	r2, [sp, #4]
 8000a80:	9300      	str	r3, [sp, #0]
 8000a82:	460b      	mov	r3, r1
 8000a84:	2202      	movs	r2, #2
 8000a86:	4912      	ldr	r1, [pc, #72]	; (8000ad0 <iot_send_mode+0x68>)
 8000a88:	f005 f8e6 	bl	8005c58 <siprintf>
	if(DEBUG){
		HAL_UART_Transmit(&huart1, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
	}else{
		HAL_UART_Transmit(&huart1, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
 8000a8c:	f107 030c 	add.w	r3, r7, #12
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff fb5b 	bl	800014c <strlen>
 8000a96:	4603      	mov	r3, r0
 8000a98:	b29a      	uxth	r2, r3
 8000a9a:	f107 010c 	add.w	r1, r7, #12
 8000a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa2:	480c      	ldr	r0, [pc, #48]	; (8000ad4 <iot_send_mode+0x6c>)
 8000aa4:	f004 ff3b 	bl	800591e <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
 8000aa8:	f107 030c 	add.w	r3, r7, #12
 8000aac:	4618      	mov	r0, r3
 8000aae:	f7ff fb4d 	bl	800014c <strlen>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	b29a      	uxth	r2, r3
 8000ab6:	f107 010c 	add.w	r1, r7, #12
 8000aba:	f04f 33ff 	mov.w	r3, #4294967295
 8000abe:	4806      	ldr	r0, [pc, #24]	; (8000ad8 <iot_send_mode+0x70>)
 8000ac0:	f004 ff2d 	bl	800591e <HAL_UART_Transmit>
	}
}
 8000ac4:	bf00      	nop
 8000ac6:	3730      	adds	r7, #48	; 0x30
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	200000e4 	.word	0x200000e4
 8000ad0:	08006574 	.word	0x08006574
 8000ad4:	2000031c 	.word	0x2000031c
 8000ad8:	200002dc 	.word	0x200002dc

08000adc <iot_send_status>:
void iot_send_status(){
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b08c      	sub	sp, #48	; 0x30
 8000ae0:	af02      	add	r7, sp, #8
	char cmd_buffer[35];
	sprintf(cmd_buffer,"%cSTAT_%d%c\r\n",0x02,(unsigned int)credit,0x03);
 8000ae2:	4b13      	ldr	r3, [pc, #76]	; (8000b30 <iot_send_status+0x54>)
 8000ae4:	681a      	ldr	r2, [r3, #0]
 8000ae6:	1d38      	adds	r0, r7, #4
 8000ae8:	2303      	movs	r3, #3
 8000aea:	9300      	str	r3, [sp, #0]
 8000aec:	4613      	mov	r3, r2
 8000aee:	2202      	movs	r2, #2
 8000af0:	4910      	ldr	r1, [pc, #64]	; (8000b34 <iot_send_status+0x58>)
 8000af2:	f005 f8b1 	bl	8005c58 <siprintf>
	if(DEBUG){
		HAL_UART_Transmit(&huart1, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
	}else{
		HAL_UART_Transmit(&huart1, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
 8000af6:	1d3b      	adds	r3, r7, #4
 8000af8:	4618      	mov	r0, r3
 8000afa:	f7ff fb27 	bl	800014c <strlen>
 8000afe:	4603      	mov	r3, r0
 8000b00:	b29a      	uxth	r2, r3
 8000b02:	1d39      	adds	r1, r7, #4
 8000b04:	f04f 33ff 	mov.w	r3, #4294967295
 8000b08:	480b      	ldr	r0, [pc, #44]	; (8000b38 <iot_send_status+0x5c>)
 8000b0a:	f004 ff08 	bl	800591e <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart3, (uint8_t *)cmd_buffer, strlen(cmd_buffer), HAL_MAX_DELAY);
 8000b0e:	1d3b      	adds	r3, r7, #4
 8000b10:	4618      	mov	r0, r3
 8000b12:	f7ff fb1b 	bl	800014c <strlen>
 8000b16:	4603      	mov	r3, r0
 8000b18:	b29a      	uxth	r2, r3
 8000b1a:	1d39      	adds	r1, r7, #4
 8000b1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b20:	4806      	ldr	r0, [pc, #24]	; (8000b3c <iot_send_status+0x60>)
 8000b22:	f004 fefc 	bl	800591e <HAL_UART_Transmit>
	}
}
 8000b26:	bf00      	nop
 8000b28:	3728      	adds	r7, #40	; 0x28
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	200000e4 	.word	0x200000e4
 8000b34:	08006588 	.word	0x08006588
 8000b38:	2000031c 	.word	0x2000031c
 8000b3c:	200002dc 	.word	0x200002dc

08000b40 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b098      	sub	sp, #96	; 0x60
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4) { /// tick every 1s
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4aa7      	ldr	r2, [pc, #668]	; (8000dec <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	f040 80bc 	bne.w	8000ccc <HAL_TIM_PeriodElapsedCallback+0x18c>
		max7219_Turn_On();
 8000b54:	f001 f9ae 	bl	8001eb4 <max7219_Turn_On>
		//		HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcBuffer, 2);
		//		char tmp[25];
		//		uint8_t mapped_value = calculate_adc(adcBuffer[0]);
		if(clearButton == true){
 8000b58:	4ba5      	ldr	r3, [pc, #660]	; (8000df0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d044      	beq.n	8000bea <HAL_TIM_PeriodElapsedCallback+0xaa>
			if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 1){
 8000b60:	2180      	movs	r1, #128	; 0x80
 8000b62:	48a4      	ldr	r0, [pc, #656]	; (8000df4 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8000b64:	f002 fb06 	bl	8003174 <HAL_GPIO_ReadPin>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b01      	cmp	r3, #1
 8000b6c:	d112      	bne.n	8000b94 <HAL_TIM_PeriodElapsedCallback+0x54>
				HAL_UART_Transmit(&huart1, "---> CLEAR BTN >>PRESS<< !!!\r\n", 30, HAL_MAX_DELAY);
 8000b6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b72:	221e      	movs	r2, #30
 8000b74:	49a0      	ldr	r1, [pc, #640]	; (8000df8 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8000b76:	48a1      	ldr	r0, [pc, #644]	; (8000dfc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000b78:	f004 fed1 	bl	800591e <HAL_UART_Transmit>
				selected_button = 0;
 8000b7c:	4ba0      	ldr	r3, [pc, #640]	; (8000e00 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	701a      	strb	r2, [r3, #0]
				reset_all_output();
 8000b82:	f7ff fdb1 	bl	80006e8 <reset_all_output>
				clearButtonCounter += 1;
 8000b86:	4b9f      	ldr	r3, [pc, #636]	; (8000e04 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	b2da      	uxtb	r2, r3
 8000b8e:	4b9d      	ldr	r3, [pc, #628]	; (8000e04 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8000b90:	701a      	strb	r2, [r3, #0]
 8000b92:	e008      	b.n	8000ba6 <HAL_TIM_PeriodElapsedCallback+0x66>
			}else{
				clearButton = false;
 8000b94:	4b96      	ldr	r3, [pc, #600]	; (8000df0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	701a      	strb	r2, [r3, #0]
				clearButtonCounter = 0;
 8000b9a:	4b9a      	ldr	r3, [pc, #616]	; (8000e04 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	701a      	strb	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim4);
 8000ba0:	4899      	ldr	r0, [pc, #612]	; (8000e08 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8000ba2:	f003 ff95 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
			}
			if(clearButtonCounter > 5){
 8000ba6:	4b97      	ldr	r3, [pc, #604]	; (8000e04 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8000ba8:	781b      	ldrb	r3, [r3, #0]
 8000baa:	2b05      	cmp	r3, #5
 8000bac:	d91d      	bls.n	8000bea <HAL_TIM_PeriodElapsedCallback+0xaa>
				HAL_UART_Transmit(&huart1, "---> CLEAR CREDITS !!!\r\n", 24, HAL_MAX_DELAY);
 8000bae:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb2:	2218      	movs	r2, #24
 8000bb4:	4995      	ldr	r1, [pc, #596]	; (8000e0c <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8000bb6:	4891      	ldr	r0, [pc, #580]	; (8000dfc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000bb8:	f004 feb1 	bl	800591e <HAL_UART_Transmit>
				clearButton = false;
 8000bbc:	4b8c      	ldr	r3, [pc, #560]	; (8000df0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	701a      	strb	r2, [r3, #0]
				clearButtonCounter = 0;
 8000bc2:	4b90      	ldr	r3, [pc, #576]	; (8000e04 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	701a      	strb	r2, [r3, #0]
				credit = 0;
 8000bc8:	4b91      	ldr	r3, [pc, #580]	; (8000e10 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	601a      	str	r2, [r3, #0]
				system_function_start = false;
 8000bce:	4b91      	ldr	r3, [pc, #580]	; (8000e14 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	701a      	strb	r2, [r3, #0]
				selected_button = 0;
 8000bd4:	4b8a      	ldr	r3, [pc, #552]	; (8000e00 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	701a      	strb	r2, [r3, #0]
				reset_all_output();
 8000bda:	f7ff fd85 	bl	80006e8 <reset_all_output>
				clearButtonCounter = 0;
 8000bde:	4b89      	ldr	r3, [pc, #548]	; (8000e04 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	701a      	strb	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim4);
 8000be4:	4888      	ldr	r0, [pc, #544]	; (8000e08 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8000be6:	f003 ff73 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
			}
		}
		if (selected_menu > 0) {
 8000bea:	4b8b      	ldr	r3, [pc, #556]	; (8000e18 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	b2db      	uxtb	r3, r3
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d05c      	beq.n	8000cae <HAL_TIM_PeriodElapsedCallback+0x16e>
			HAL_TIM_Base_Stop_IT(&htim2); //stop main program
 8000bf4:	4889      	ldr	r0, [pc, #548]	; (8000e1c <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000bf6:	f003 ff6b 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
			switch (selected_menu) {
 8000bfa:	4b87      	ldr	r3, [pc, #540]	; (8000e18 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	3b01      	subs	r3, #1
 8000c02:	2b04      	cmp	r3, #4
 8000c04:	d862      	bhi.n	8000ccc <HAL_TIM_PeriodElapsedCallback+0x18c>
 8000c06:	a201      	add	r2, pc, #4	; (adr r2, 8000c0c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8000c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c0c:	08000c21 	.word	0x08000c21
 8000c10:	08000c39 	.word	0x08000c39
 8000c14:	08000c51 	.word	0x08000c51
 8000c18:	08000c73 	.word	0x08000c73
 8000c1c:	08000c95 	.word	0x08000c95
			case 1:
				//				max7219_PrintDigit(DIGIT_3,16,true);
				segment_display_function_settings(selected_menu,F1_DURATION);
 8000c20:	4b7d      	ldr	r3, [pc, #500]	; (8000e18 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	461a      	mov	r2, r3
 8000c28:	4b7d      	ldr	r3, [pc, #500]	; (8000e20 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	b2db      	uxtb	r3, r3
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4610      	mov	r0, r2
 8000c32:	f7ff fdea 	bl	800080a <segment_display_function_settings>
				//				max7219_PrintDigit(DIGIT_2,NUM_1,false);
				//				memset(tmp, 0, sizeof tmp);
				//				sprintf(tmp, "F1 VALUE : %d \r\n", (unsigned int) mapped_value);
				//				HAL_UART_Transmit(&huart1, tmp, strlen(tmp), HAL_MAX_DELAY);
				//				F1_DURATION = mapped_value;
				break;
 8000c36:	e049      	b.n	8000ccc <HAL_TIM_PeriodElapsedCallback+0x18c>
			case 2:
				segment_display_function_settings(selected_menu,F2_DURATION);
 8000c38:	4b77      	ldr	r3, [pc, #476]	; (8000e18 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	b2db      	uxtb	r3, r3
 8000c3e:	461a      	mov	r2, r3
 8000c40:	4b78      	ldr	r3, [pc, #480]	; (8000e24 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	4619      	mov	r1, r3
 8000c48:	4610      	mov	r0, r2
 8000c4a:	f7ff fdde 	bl	800080a <segment_display_function_settings>
				break;
 8000c4e:	e03d      	b.n	8000ccc <HAL_TIM_PeriodElapsedCallback+0x18c>
			case 3:
				max7219_PrintDigit(DIGIT_3,18,true);
 8000c50:	2201      	movs	r2, #1
 8000c52:	2112      	movs	r1, #18
 8000c54:	2003      	movs	r0, #3
 8000c56:	f001 f94d 	bl	8001ef4 <max7219_PrintDigit>
				segment_display_function_settings(selected_menu,F3_DURATION);
 8000c5a:	4b6f      	ldr	r3, [pc, #444]	; (8000e18 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	b2db      	uxtb	r3, r3
 8000c60:	461a      	mov	r2, r3
 8000c62:	4b71      	ldr	r3, [pc, #452]	; (8000e28 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	4619      	mov	r1, r3
 8000c6a:	4610      	mov	r0, r2
 8000c6c:	f7ff fdcd 	bl	800080a <segment_display_function_settings>
				break;
 8000c70:	e02c      	b.n	8000ccc <HAL_TIM_PeriodElapsedCallback+0x18c>
			case 4:
				max7219_PrintDigit(DIGIT_3,19,true);
 8000c72:	2201      	movs	r2, #1
 8000c74:	2113      	movs	r1, #19
 8000c76:	2003      	movs	r0, #3
 8000c78:	f001 f93c 	bl	8001ef4 <max7219_PrintDigit>
				segment_display_function_settings(selected_menu,F4_DURATION);
 8000c7c:	4b66      	ldr	r3, [pc, #408]	; (8000e18 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	461a      	mov	r2, r3
 8000c84:	4b69      	ldr	r3, [pc, #420]	; (8000e2c <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4610      	mov	r0, r2
 8000c8e:	f7ff fdbc 	bl	800080a <segment_display_function_settings>
				break;
 8000c92:	e01b      	b.n	8000ccc <HAL_TIM_PeriodElapsedCallback+0x18c>
			case 5:
				segment_display_function_settings(selected_menu,F5_DURATION);
 8000c94:	4b60      	ldr	r3, [pc, #384]	; (8000e18 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	461a      	mov	r2, r3
 8000c9c:	4b64      	ldr	r3, [pc, #400]	; (8000e30 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4610      	mov	r0, r2
 8000ca6:	f7ff fdb0 	bl	800080a <segment_display_function_settings>
				break;
 8000caa:	bf00      	nop
 8000cac:	e00e      	b.n	8000ccc <HAL_TIM_PeriodElapsedCallback+0x18c>
			}
		} else {
			max7219_Decode_On();
 8000cae:	f001 f911 	bl	8001ed4 <max7219_Decode_On>
			HAL_TIM_Base_Start_IT(&htim2);
 8000cb2:	485a      	ldr	r0, [pc, #360]	; (8000e1c <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8000cb4:	f003 feba 	bl	8004a2c <HAL_TIM_Base_Start_IT>
			if(clearButton == false){
 8000cb8:	4b4d      	ldr	r3, [pc, #308]	; (8000df0 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	f083 0301 	eor.w	r3, r3, #1
 8000cc0:	b2db      	uxtb	r3, r3
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d002      	beq.n	8000ccc <HAL_TIM_PeriodElapsedCallback+0x18c>
				HAL_TIM_Base_Stop_IT(&htim4);
 8000cc6:	4850      	ldr	r0, [pc, #320]	; (8000e08 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8000cc8:	f003 ff02 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
			}
		}
	}
	if (htim->Instance == TIM2) { /// tick every 1ms
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000cd4:	f040 80d4 	bne.w	8000e80 <HAL_TIM_PeriodElapsedCallback+0x340>
		//		HAL_UART_Transmit(&huart1, (uint8_t*)"TIM2 TICK!!\r\n", 13, HAL_MAX_DELAY);
		char credit_tmp_msg[55];
		if(last_credit_insert > 0){
 8000cd8:	4b56      	ldr	r3, [pc, #344]	; (8000e34 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8000cda:	881b      	ldrh	r3, [r3, #0]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d01e      	beq.n	8000d1e <HAL_TIM_PeriodElapsedCallback+0x1de>
			sprintf(credit_tmp_msg,"last credit inserted: %d \r\n",(unsigned int)last_credit_insert);
 8000ce0:	4b54      	ldr	r3, [pc, #336]	; (8000e34 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8000ce2:	881b      	ldrh	r3, [r3, #0]
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	f107 030c 	add.w	r3, r7, #12
 8000cea:	4953      	ldr	r1, [pc, #332]	; (8000e38 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8000cec:	4618      	mov	r0, r3
 8000cee:	f004 ffb3 	bl	8005c58 <siprintf>
			iot_send_inserted_credit(last_credit_insert);
 8000cf2:	4b50      	ldr	r3, [pc, #320]	; (8000e34 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8000cf4:	881b      	ldrh	r3, [r3, #0]
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff fe7c 	bl	80009f4 <iot_send_inserted_credit>
			HAL_UART_Transmit(&huart1,(uint8_t *)credit_tmp_msg, strlen(credit_tmp_msg), HAL_MAX_DELAY);
 8000cfc:	f107 030c 	add.w	r3, r7, #12
 8000d00:	4618      	mov	r0, r3
 8000d02:	f7ff fa23 	bl	800014c <strlen>
 8000d06:	4603      	mov	r3, r0
 8000d08:	b29a      	uxth	r2, r3
 8000d0a:	f107 010c 	add.w	r1, r7, #12
 8000d0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d12:	483a      	ldr	r0, [pc, #232]	; (8000dfc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000d14:	f004 fe03 	bl	800591e <HAL_UART_Transmit>
			last_credit_insert = 0;
 8000d18:	4b46      	ldr	r3, [pc, #280]	; (8000e34 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	801a      	strh	r2, [r3, #0]
		}
		if(last_credit_insert_bank > 0){
 8000d1e:	4b47      	ldr	r3, [pc, #284]	; (8000e3c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8000d20:	881b      	ldrh	r3, [r3, #0]
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d01e      	beq.n	8000d64 <HAL_TIM_PeriodElapsedCallback+0x224>
			sprintf(credit_tmp_msg,"last bank credit inserted: %d \r\n",(unsigned int)last_credit_insert_bank);
 8000d26:	4b45      	ldr	r3, [pc, #276]	; (8000e3c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8000d28:	881b      	ldrh	r3, [r3, #0]
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	f107 030c 	add.w	r3, r7, #12
 8000d30:	4943      	ldr	r1, [pc, #268]	; (8000e40 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8000d32:	4618      	mov	r0, r3
 8000d34:	f004 ff90 	bl	8005c58 <siprintf>
			iot_send_inserted_credit(last_credit_insert_bank);
 8000d38:	4b40      	ldr	r3, [pc, #256]	; (8000e3c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8000d3a:	881b      	ldrh	r3, [r3, #0]
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f7ff fe59 	bl	80009f4 <iot_send_inserted_credit>
			HAL_UART_Transmit(&huart1,(uint8_t *)credit_tmp_msg, strlen(credit_tmp_msg), HAL_MAX_DELAY);
 8000d42:	f107 030c 	add.w	r3, r7, #12
 8000d46:	4618      	mov	r0, r3
 8000d48:	f7ff fa00 	bl	800014c <strlen>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	b29a      	uxth	r2, r3
 8000d50:	f107 010c 	add.w	r1, r7, #12
 8000d54:	f04f 33ff 	mov.w	r3, #4294967295
 8000d58:	4828      	ldr	r0, [pc, #160]	; (8000dfc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000d5a:	f004 fde0 	bl	800591e <HAL_UART_Transmit>
			last_credit_insert_bank = 0;
 8000d5e:	4b37      	ldr	r3, [pc, #220]	; (8000e3c <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	801a      	strh	r2, [r3, #0]
		}
		if(tim2_round_counter >= 10){
 8000d64:	4b37      	ldr	r3, [pc, #220]	; (8000e44 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	2b09      	cmp	r3, #9
 8000d6a:	d91c      	bls.n	8000da6 <HAL_TIM_PeriodElapsedCallback+0x266>
			HAL_UART_Transmit(&huart1, (uint8_t*)"TIM2 TICK!!\r\n", 13, HAL_MAX_DELAY);
 8000d6c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d70:	220d      	movs	r2, #13
 8000d72:	4935      	ldr	r1, [pc, #212]	; (8000e48 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8000d74:	4821      	ldr	r0, [pc, #132]	; (8000dfc <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8000d76:	f004 fdd2 	bl	800591e <HAL_UART_Transmit>
			logic_runner();
 8000d7a:	f000 fd9f 	bl	80018bc <logic_runner>
			tim2_round_counter = 0;
 8000d7e:	4b31      	ldr	r3, [pc, #196]	; (8000e44 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	701a      	strb	r2, [r3, #0]
			if(iot_round_counter > 30){
 8000d84:	4b31      	ldr	r3, [pc, #196]	; (8000e4c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	2b1e      	cmp	r3, #30
 8000d8a:	d905      	bls.n	8000d98 <HAL_TIM_PeriodElapsedCallback+0x258>
				iot_send_status();
 8000d8c:	f7ff fea6 	bl	8000adc <iot_send_status>
				iot_round_counter = 0;
 8000d90:	4b2e      	ldr	r3, [pc, #184]	; (8000e4c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	701a      	strb	r2, [r3, #0]
 8000d96:	e073      	b.n	8000e80 <HAL_TIM_PeriodElapsedCallback+0x340>
			}else{
				iot_round_counter += 1;
 8000d98:	4b2c      	ldr	r3, [pc, #176]	; (8000e4c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	b2da      	uxtb	r2, r3
 8000da0:	4b2a      	ldr	r3, [pc, #168]	; (8000e4c <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8000da2:	701a      	strb	r2, [r3, #0]
 8000da4:	e06c      	b.n	8000e80 <HAL_TIM_PeriodElapsedCallback+0x340>
			}
		}else{
			if((tim2_round_counter%3) == 0){
 8000da6:	4b27      	ldr	r3, [pc, #156]	; (8000e44 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8000da8:	781a      	ldrb	r2, [r3, #0]
 8000daa:	4b29      	ldr	r3, [pc, #164]	; (8000e50 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8000dac:	fba3 1302 	umull	r1, r3, r3, r2
 8000db0:	0859      	lsrs	r1, r3, #1
 8000db2:	460b      	mov	r3, r1
 8000db4:	005b      	lsls	r3, r3, #1
 8000db6:	440b      	add	r3, r1
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d14d      	bne.n	8000e5c <HAL_TIM_PeriodElapsedCallback+0x31c>
				if (selected_button != 0) {
 8000dc0:	4b0f      	ldr	r3, [pc, #60]	; (8000e00 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d046      	beq.n	8000e58 <HAL_TIM_PeriodElapsedCallback+0x318>
					if(displayToggle){
 8000dca:	4b22      	ldr	r3, [pc, #136]	; (8000e54 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	b2db      	uxtb	r3, r3
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d005      	beq.n	8000de0 <HAL_TIM_PeriodElapsedCallback+0x2a0>
						max7219_Turn_On();
 8000dd4:	f001 f86e 	bl	8001eb4 <max7219_Turn_On>
						displayToggle = false;
 8000dd8:	4b1e      	ldr	r3, [pc, #120]	; (8000e54 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	701a      	strb	r2, [r3, #0]
 8000dde:	e03d      	b.n	8000e5c <HAL_TIM_PeriodElapsedCallback+0x31c>
					}else{
						max7219_Turn_Off();
 8000de0:	f001 f870 	bl	8001ec4 <max7219_Turn_Off>
						displayToggle = true;
 8000de4:	4b1b      	ldr	r3, [pc, #108]	; (8000e54 <HAL_TIM_PeriodElapsedCallback+0x314>)
 8000de6:	2201      	movs	r2, #1
 8000de8:	701a      	strb	r2, [r3, #0]
 8000dea:	e037      	b.n	8000e5c <HAL_TIM_PeriodElapsedCallback+0x31c>
 8000dec:	40000800 	.word	0x40000800
 8000df0:	200000fd 	.word	0x200000fd
 8000df4:	40010800 	.word	0x40010800
 8000df8:	08006598 	.word	0x08006598
 8000dfc:	2000031c 	.word	0x2000031c
 8000e00:	200000e8 	.word	0x200000e8
 8000e04:	200000fe 	.word	0x200000fe
 8000e08:	200001bc 	.word	0x200001bc
 8000e0c:	080065b8 	.word	0x080065b8
 8000e10:	200000e4 	.word	0x200000e4
 8000e14:	200000f0 	.word	0x200000f0
 8000e18:	200000e1 	.word	0x200000e1
 8000e1c:	20000294 	.word	0x20000294
 8000e20:	20000013 	.word	0x20000013
 8000e24:	20000014 	.word	0x20000014
 8000e28:	20000015 	.word	0x20000015
 8000e2c:	20000016 	.word	0x20000016
 8000e30:	20000017 	.word	0x20000017
 8000e34:	200000f8 	.word	0x200000f8
 8000e38:	080065d4 	.word	0x080065d4
 8000e3c:	200000fa 	.word	0x200000fa
 8000e40:	080065f0 	.word	0x080065f0
 8000e44:	200000ff 	.word	0x200000ff
 8000e48:	08006614 	.word	0x08006614
 8000e4c:	20000100 	.word	0x20000100
 8000e50:	aaaaaaab 	.word	0xaaaaaaab
 8000e54:	2000000d 	.word	0x2000000d
					}
				}else{
					max7219_Turn_On();
 8000e58:	f001 f82c 	bl	8001eb4 <max7219_Turn_On>
				}
			}
			if(credit <= 0){
 8000e5c:	4b28      	ldr	r3, [pc, #160]	; (8000f00 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d107      	bne.n	8000e74 <HAL_TIM_PeriodElapsedCallback+0x334>
				if((tim2_round_counter&2) == 0){
 8000e64:	4b27      	ldr	r3, [pc, #156]	; (8000f04 <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	f003 0302 	and.w	r3, r3, #2
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d101      	bne.n	8000e74 <HAL_TIM_PeriodElapsedCallback+0x334>
					segment_display_standby();
 8000e70:	f7ff fcf2 	bl	8000858 <segment_display_standby>
				}
			}

			tim2_round_counter += 1;
 8000e74:	4b23      	ldr	r3, [pc, #140]	; (8000f04 <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	b2da      	uxtb	r2, r3
 8000e7c:	4b21      	ldr	r3, [pc, #132]	; (8000f04 <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 8000e7e:	701a      	strb	r2, [r3, #0]

		}
	}
	if (htim->Instance == TIM1) { /// tick every 1000ms
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4a20      	ldr	r2, [pc, #128]	; (8000f08 <HAL_TIM_PeriodElapsedCallback+0x3c8>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d136      	bne.n	8000ef8 <HAL_TIM_PeriodElapsedCallback+0x3b8>
		stop_and_clear_tim1();
 8000e8a:	f000 fdeb 	bl	8001a64 <stop_and_clear_tim1>
		//		enable_all_exti_it();
		HAL_UART_Transmit(&huart1, (uint8_t*)"TIM SW DEBOUNCE TICK!\r\n", 23, HAL_MAX_DELAY);
 8000e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e92:	2217      	movs	r2, #23
 8000e94:	491d      	ldr	r1, [pc, #116]	; (8000f0c <HAL_TIM_PeriodElapsedCallback+0x3cc>)
 8000e96:	481e      	ldr	r0, [pc, #120]	; (8000f10 <HAL_TIM_PeriodElapsedCallback+0x3d0>)
 8000e98:	f004 fd41 	bl	800591e <HAL_UART_Transmit>
		char tmp[25];
		sprintf(tmp, "selected mode %d \r\n", (unsigned int) selected_button);
 8000e9c:	4b1d      	ldr	r3, [pc, #116]	; (8000f14 <HAL_TIM_PeriodElapsedCallback+0x3d4>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000ea8:	491b      	ldr	r1, [pc, #108]	; (8000f18 <HAL_TIM_PeriodElapsedCallback+0x3d8>)
 8000eaa:	4618      	mov	r0, r3
 8000eac:	f004 fed4 	bl	8005c58 <siprintf>
		reset_all_output();
 8000eb0:	f7ff fc1a 	bl	80006e8 <reset_all_output>
		set_output_to(selected_button);
 8000eb4:	4b17      	ldr	r3, [pc, #92]	; (8000f14 <HAL_TIM_PeriodElapsedCallback+0x3d4>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff fc3e 	bl	800073c <set_output_to>
		iot_send_mode(selected_button);
 8000ec0:	4b14      	ldr	r3, [pc, #80]	; (8000f14 <HAL_TIM_PeriodElapsedCallback+0x3d4>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff fdce 	bl	8000a68 <iot_send_mode>
		HAL_UART_Transmit(&huart1, (uint8_t*)tmp, strlen(tmp), HAL_MAX_DELAY);
 8000ecc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff f93b 	bl	800014c <strlen>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	b29a      	uxth	r2, r3
 8000eda:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8000ede:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee2:	480b      	ldr	r0, [pc, #44]	; (8000f10 <HAL_TIM_PeriodElapsedCallback+0x3d0>)
 8000ee4:	f004 fd1b 	bl	800591e <HAL_UART_Transmit>
		if(selected_menu <= 0){
 8000ee8:	4b0c      	ldr	r3, [pc, #48]	; (8000f1c <HAL_TIM_PeriodElapsedCallback+0x3dc>)
 8000eea:	781b      	ldrb	r3, [r3, #0]
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d102      	bne.n	8000ef8 <HAL_TIM_PeriodElapsedCallback+0x3b8>
			HAL_TIM_Base_Start_IT(&htim2);
 8000ef2:	480b      	ldr	r0, [pc, #44]	; (8000f20 <HAL_TIM_PeriodElapsedCallback+0x3e0>)
 8000ef4:	f003 fd9a 	bl	8004a2c <HAL_TIM_Base_Start_IT>
		}

	}
}
 8000ef8:	bf00      	nop
 8000efa:	3760      	adds	r7, #96	; 0x60
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	200000e4 	.word	0x200000e4
 8000f04:	200000ff 	.word	0x200000ff
 8000f08:	40012c00 	.word	0x40012c00
 8000f0c:	08006624 	.word	0x08006624
 8000f10:	2000031c 	.word	0x2000031c
 8000f14:	200000e8 	.word	0x200000e8
 8000f18:	0800663c 	.word	0x0800663c
 8000f1c:	200000e1 	.word	0x200000e1
 8000f20:	20000294 	.word	0x20000294

08000f24 <disable_all_exti_it>:
void disable_all_exti_it(){
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8000f28:	2008      	movs	r0, #8
 8000f2a:	f001 ffa0 	bl	8002e6e <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI3_IRQn);
 8000f2e:	2009      	movs	r0, #9
 8000f30:	f001 ff9d 	bl	8002e6e <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 8000f34:	200a      	movs	r0, #10
 8000f36:	f001 ff9a 	bl	8002e6e <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8000f3a:	2017      	movs	r0, #23
 8000f3c:	f001 ff97 	bl	8002e6e <HAL_NVIC_DisableIRQ>
}
 8000f40:	bf00      	nop
 8000f42:	bd80      	pop	{r7, pc}

08000f44 <enable_all_exti_it>:
void enable_all_exti_it(){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
	HAL_NVIC_ClearPendingIRQ(EXTI2_IRQn);
 8000f48:	2008      	movs	r0, #8
 8000f4a:	f001 ffaa 	bl	8002ea2 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI3_IRQn);
 8000f4e:	2009      	movs	r0, #9
 8000f50:	f001 ffa7 	bl	8002ea2 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI4_IRQn);
 8000f54:	200a      	movs	r0, #10
 8000f56:	f001 ffa4 	bl	8002ea2 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_ClearPendingIRQ(EXTI9_5_IRQn);
 8000f5a:	2017      	movs	r0, #23
 8000f5c:	f001 ffa1 	bl	8002ea2 <HAL_NVIC_ClearPendingIRQ>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000f60:	2008      	movs	r0, #8
 8000f62:	f001 ff76 	bl	8002e52 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000f66:	2009      	movs	r0, #9
 8000f68:	f001 ff73 	bl	8002e52 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000f6c:	200a      	movs	r0, #10
 8000f6e:	f001 ff70 	bl	8002e52 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000f72:	2017      	movs	r0, #23
 8000f74:	f001 ff6d 	bl	8002e52 <HAL_NVIC_EnableIRQ>
}
 8000f78:	bf00      	nop
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000f7c:	b5b0      	push	{r4, r5, r7, lr}
 8000f7e:	b0b0      	sub	sp, #192	; 0xc0
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	80fb      	strh	r3, [r7, #6]
	disable_all_exti_it();
 8000f86:	f7ff ffcd 	bl	8000f24 <disable_all_exti_it>
	char message_sw2[] = "Switch [2] pressed!\r\n";
 8000f8a:	4bc0      	ldr	r3, [pc, #768]	; (800128c <HAL_GPIO_EXTI_Callback+0x310>)
 8000f8c:	f107 04a4 	add.w	r4, r7, #164	; 0xa4
 8000f90:	461d      	mov	r5, r3
 8000f92:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f94:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f96:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f9a:	6020      	str	r0, [r4, #0]
 8000f9c:	3404      	adds	r4, #4
 8000f9e:	8021      	strh	r1, [r4, #0]
	char message_sw3[] = "FRONT SW [1] pressed!\r\n";
 8000fa0:	4bbb      	ldr	r3, [pc, #748]	; (8001290 <HAL_GPIO_EXTI_Callback+0x314>)
 8000fa2:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8000fa6:	461d      	mov	r5, r3
 8000fa8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000faa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fac:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000fb0:	e884 0003 	stmia.w	r4, {r0, r1}
	char message_sw4[] = "FRONT SW [2] pressed!\r\n";
 8000fb4:	4bb7      	ldr	r3, [pc, #732]	; (8001294 <HAL_GPIO_EXTI_Callback+0x318>)
 8000fb6:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000fba:	461d      	mov	r5, r3
 8000fbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fc0:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000fc4:	e884 0003 	stmia.w	r4, {r0, r1}
	char message_sw5[] = "FRONT SW [3] pressed!\r\n";
 8000fc8:	4bb3      	ldr	r3, [pc, #716]	; (8001298 <HAL_GPIO_EXTI_Callback+0x31c>)
 8000fca:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 8000fce:	461d      	mov	r5, r3
 8000fd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fd4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000fd8:	e884 0003 	stmia.w	r4, {r0, r1}
	char message_sw6[] = "FRONT SW [4] pressed!\r\n";
 8000fdc:	4baf      	ldr	r3, [pc, #700]	; (800129c <HAL_GPIO_EXTI_Callback+0x320>)
 8000fde:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8000fe2:	461d      	mov	r5, r3
 8000fe4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000fe6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000fe8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000fec:	e884 0003 	stmia.w	r4, {r0, r1}
	char message_sw7[] = "FRONT SW [5] pressed!\r\n";
 8000ff0:	4bab      	ldr	r3, [pc, #684]	; (80012a0 <HAL_GPIO_EXTI_Callback+0x324>)
 8000ff2:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8000ff6:	461d      	mov	r5, r3
 8000ff8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ffa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ffc:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001000:	e884 0003 	stmia.w	r4, {r0, r1}
	uint32_t tickstart = HAL_GetTick();
 8001004:	f001 fdae 	bl	8002b64 <HAL_GetTick>
 8001008:	f8c7 00bc 	str.w	r0, [r7, #188]	; 0xbc
	char tick_msg[35];
	sprintf(tick_msg,"---- sysTick : %d\r\n",tickstart);
 800100c:	f107 0308 	add.w	r3, r7, #8
 8001010:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001014:	49a3      	ldr	r1, [pc, #652]	; (80012a4 <HAL_GPIO_EXTI_Callback+0x328>)
 8001016:	4618      	mov	r0, r3
 8001018:	f004 fe1e 	bl	8005c58 <siprintf>
	if( (tickstart - lastTimePress)<=50){
 800101c:	4ba2      	ldr	r3, [pc, #648]	; (80012a8 <HAL_GPIO_EXTI_Callback+0x32c>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001024:	1ad3      	subs	r3, r2, r3
 8001026:	2b32      	cmp	r3, #50	; 0x32
 8001028:	d809      	bhi.n	800103e <HAL_GPIO_EXTI_Callback+0xc2>
		HAL_UART_Transmit(&huart1,"too many times press !!!!\r\n", 27,HAL_MAX_DELAY);
 800102a:	f04f 33ff 	mov.w	r3, #4294967295
 800102e:	221b      	movs	r2, #27
 8001030:	499e      	ldr	r1, [pc, #632]	; (80012ac <HAL_GPIO_EXTI_Callback+0x330>)
 8001032:	489f      	ldr	r0, [pc, #636]	; (80012b0 <HAL_GPIO_EXTI_Callback+0x334>)
 8001034:	f004 fc73 	bl	800591e <HAL_UART_Transmit>
		enable_all_exti_it();
 8001038:	f7ff ff84 	bl	8000f44 <enable_all_exti_it>
 800103c:	e18a      	b.n	8001354 <HAL_GPIO_EXTI_Callback+0x3d8>
		return;
	}else{
		lastTimePress = tickstart;
 800103e:	4a9a      	ldr	r2, [pc, #616]	; (80012a8 <HAL_GPIO_EXTI_Callback+0x32c>)
 8001040:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001044:	6013      	str	r3, [r2, #0]
	}
	HAL_UART_Transmit(&huart1, (uint8_t*)tick_msg, strlen(tick_msg),
 8001046:	f107 0308 	add.w	r3, r7, #8
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff f87e 	bl	800014c <strlen>
 8001050:	4603      	mov	r3, r0
 8001052:	b29a      	uxth	r2, r3
 8001054:	f107 0108 	add.w	r1, r7, #8
 8001058:	f04f 33ff 	mov.w	r3, #4294967295
 800105c:	4894      	ldr	r0, [pc, #592]	; (80012b0 <HAL_GPIO_EXTI_Callback+0x334>)
 800105e:	f004 fc5e 	bl	800591e <HAL_UART_Transmit>
			HAL_MAX_DELAY);
	if (GPIO_Pin == GPIO_PIN_2 && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) == 1) {
 8001062:	88fb      	ldrh	r3, [r7, #6]
 8001064:	2b04      	cmp	r3, #4
 8001066:	d131      	bne.n	80010cc <HAL_GPIO_EXTI_Callback+0x150>
 8001068:	2104      	movs	r1, #4
 800106a:	4892      	ldr	r0, [pc, #584]	; (80012b4 <HAL_GPIO_EXTI_Callback+0x338>)
 800106c:	f002 f882 	bl	8003174 <HAL_GPIO_ReadPin>
 8001070:	4603      	mov	r3, r0
 8001072:	2b01      	cmp	r3, #1
 8001074:	d12a      	bne.n	80010cc <HAL_GPIO_EXTI_Callback+0x150>
		enable_all_exti_it();
 8001076:	f7ff ff65 	bl	8000f44 <enable_all_exti_it>
		HAL_TIM_Base_Stop_IT(&htim2);
 800107a:	488f      	ldr	r0, [pc, #572]	; (80012b8 <HAL_GPIO_EXTI_Callback+0x33c>)
 800107c:	f003 fd28 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
		HAL_UART_Transmit(&huart1, (uint8_t*)message_sw2, strlen(message_sw2),
 8001080:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff f861 	bl	800014c <strlen>
 800108a:	4603      	mov	r3, r0
 800108c:	b29a      	uxth	r2, r3
 800108e:	f107 01a4 	add.w	r1, r7, #164	; 0xa4
 8001092:	f04f 33ff 	mov.w	r3, #4294967295
 8001096:	4886      	ldr	r0, [pc, #536]	; (80012b0 <HAL_GPIO_EXTI_Callback+0x334>)
 8001098:	f004 fc41 	bl	800591e <HAL_UART_Transmit>
				HAL_MAX_DELAY);
		selected_menu += 1;
 800109c:	4b87      	ldr	r3, [pc, #540]	; (80012bc <HAL_GPIO_EXTI_Callback+0x340>)
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	3301      	adds	r3, #1
 80010a4:	b2da      	uxtb	r2, r3
 80010a6:	4b85      	ldr	r3, [pc, #532]	; (80012bc <HAL_GPIO_EXTI_Callback+0x340>)
 80010a8:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim4);
 80010aa:	4885      	ldr	r0, [pc, #532]	; (80012c0 <HAL_GPIO_EXTI_Callback+0x344>)
 80010ac:	f003 fcbe 	bl	8004a2c <HAL_TIM_Base_Start_IT>
		if (selected_menu > 5) {
 80010b0:	4b82      	ldr	r3, [pc, #520]	; (80012bc <HAL_GPIO_EXTI_Callback+0x340>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	2b05      	cmp	r3, #5
 80010b8:	d908      	bls.n	80010cc <HAL_GPIO_EXTI_Callback+0x150>
			selected_menu = 0;
 80010ba:	4b80      	ldr	r3, [pc, #512]	; (80012bc <HAL_GPIO_EXTI_Callback+0x340>)
 80010bc:	2200      	movs	r2, #0
 80010be:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim4);
 80010c0:	487f      	ldr	r0, [pc, #508]	; (80012c0 <HAL_GPIO_EXTI_Callback+0x344>)
 80010c2:	f003 fd05 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_Base_Start_IT(&htim2);
 80010c6:	487c      	ldr	r0, [pc, #496]	; (80012b8 <HAL_GPIO_EXTI_Callback+0x33c>)
 80010c8:	f003 fcb0 	bl	8004a2c <HAL_TIM_Base_Start_IT>
		}
	}
	if(selected_menu > 0){
 80010cc:	4b7b      	ldr	r3, [pc, #492]	; (80012bc <HAL_GPIO_EXTI_Callback+0x340>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d01c      	beq.n	8001110 <HAL_GPIO_EXTI_Callback+0x194>
		if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 1) {
 80010d6:	2108      	movs	r1, #8
 80010d8:	4876      	ldr	r0, [pc, #472]	; (80012b4 <HAL_GPIO_EXTI_Callback+0x338>)
 80010da:	f002 f84b 	bl	8003174 <HAL_GPIO_ReadPin>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d106      	bne.n	80010f2 <HAL_GPIO_EXTI_Callback+0x176>
			set_add_duration_of_function(selected_menu);
 80010e4:	4b75      	ldr	r3, [pc, #468]	; (80012bc <HAL_GPIO_EXTI_Callback+0x340>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	4618      	mov	r0, r3
 80010ec:	f000 f98e 	bl	800140c <set_add_duration_of_function>
 80010f0:	e12b      	b.n	800134a <HAL_GPIO_EXTI_Callback+0x3ce>
		}
		else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 1) {
 80010f2:	2110      	movs	r1, #16
 80010f4:	486f      	ldr	r0, [pc, #444]	; (80012b4 <HAL_GPIO_EXTI_Callback+0x338>)
 80010f6:	f002 f83d 	bl	8003174 <HAL_GPIO_ReadPin>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	f040 8124 	bne.w	800134a <HAL_GPIO_EXTI_Callback+0x3ce>
			set_substract_duration_of_function(selected_menu);
 8001102:	4b6e      	ldr	r3, [pc, #440]	; (80012bc <HAL_GPIO_EXTI_Callback+0x340>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	b2db      	uxtb	r3, r3
 8001108:	4618      	mov	r0, r3
 800110a:	f000 fa15 	bl	8001538 <set_substract_duration_of_function>
 800110e:	e11c      	b.n	800134a <HAL_GPIO_EXTI_Callback+0x3ce>
		}
	}
	else if (system_function_start) {
 8001110:	4b6c      	ldr	r3, [pc, #432]	; (80012c4 <HAL_GPIO_EXTI_Callback+0x348>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b2db      	uxtb	r3, r3
 8001116:	2b00      	cmp	r3, #0
 8001118:	f000 8117 	beq.w	800134a <HAL_GPIO_EXTI_Callback+0x3ce>
		HAL_TIM_Base_Stop_IT(&htim2);
 800111c:	4866      	ldr	r0, [pc, #408]	; (80012b8 <HAL_GPIO_EXTI_Callback+0x33c>)
 800111e:	f003 fcd7 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
		HAL_TIM_Base_Stop_IT(&htim1);
 8001122:	4869      	ldr	r0, [pc, #420]	; (80012c8 <HAL_GPIO_EXTI_Callback+0x34c>)
 8001124:	f003 fcd4 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
		__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001128:	4b67      	ldr	r3, [pc, #412]	; (80012c8 <HAL_GPIO_EXTI_Callback+0x34c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2200      	movs	r2, #0
 800112e:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001130:	4b61      	ldr	r3, [pc, #388]	; (80012b8 <HAL_GPIO_EXTI_Callback+0x33c>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2200      	movs	r2, #0
 8001136:	625a      	str	r2, [r3, #36]	; 0x24
		displayToggle = true;
 8001138:	4b64      	ldr	r3, [pc, #400]	; (80012cc <HAL_GPIO_EXTI_Callback+0x350>)
 800113a:	2201      	movs	r2, #1
 800113c:	701a      	strb	r2, [r3, #0]
		max7219_Turn_On();
 800113e:	f000 feb9 	bl	8001eb4 <max7219_Turn_On>
		switch (GPIO_Pin) {
 8001142:	88fb      	ldrh	r3, [r7, #6]
 8001144:	2b20      	cmp	r3, #32
 8001146:	d05a      	beq.n	80011fe <HAL_GPIO_EXTI_Callback+0x282>
 8001148:	2b20      	cmp	r3, #32
 800114a:	dc04      	bgt.n	8001156 <HAL_GPIO_EXTI_Callback+0x1da>
 800114c:	2b08      	cmp	r3, #8
 800114e:	d008      	beq.n	8001162 <HAL_GPIO_EXTI_Callback+0x1e6>
 8001150:	2b10      	cmp	r3, #16
 8001152:	d02d      	beq.n	80011b0 <HAL_GPIO_EXTI_Callback+0x234>
 8001154:	e0f9      	b.n	800134a <HAL_GPIO_EXTI_Callback+0x3ce>
 8001156:	2b40      	cmp	r3, #64	; 0x40
 8001158:	d078      	beq.n	800124c <HAL_GPIO_EXTI_Callback+0x2d0>
 800115a:	2b80      	cmp	r3, #128	; 0x80
 800115c:	f000 80c0 	beq.w	80012e0 <HAL_GPIO_EXTI_Callback+0x364>
 8001160:	e0f3      	b.n	800134a <HAL_GPIO_EXTI_Callback+0x3ce>
		case GPIO_PIN_3:
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3) == 1) {
 8001162:	2108      	movs	r1, #8
 8001164:	4853      	ldr	r0, [pc, #332]	; (80012b4 <HAL_GPIO_EXTI_Callback+0x338>)
 8001166:	f002 f805 	bl	8003174 <HAL_GPIO_ReadPin>
 800116a:	4603      	mov	r3, r0
 800116c:	2b01      	cmp	r3, #1
 800116e:	f040 80e3 	bne.w	8001338 <HAL_GPIO_EXTI_Callback+0x3bc>
				HAL_UART_Transmit(&huart1, (uint8_t*)message_sw3, strlen(message_sw3),
 8001172:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001176:	4618      	mov	r0, r3
 8001178:	f7fe ffe8 	bl	800014c <strlen>
 800117c:	4603      	mov	r3, r0
 800117e:	b29a      	uxth	r2, r3
 8001180:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 8001184:	f04f 33ff 	mov.w	r3, #4294967295
 8001188:	4849      	ldr	r0, [pc, #292]	; (80012b0 <HAL_GPIO_EXTI_Callback+0x334>)
 800118a:	f004 fbc8 	bl	800591e <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				if (selected_button == 3) {
 800118e:	4b50      	ldr	r3, [pc, #320]	; (80012d0 <HAL_GPIO_EXTI_Callback+0x354>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	b2db      	uxtb	r3, r3
 8001194:	2b03      	cmp	r3, #3
 8001196:	d105      	bne.n	80011a4 <HAL_GPIO_EXTI_Callback+0x228>
					selected_button = 0;
 8001198:	4b4d      	ldr	r3, [pc, #308]	; (80012d0 <HAL_GPIO_EXTI_Callback+0x354>)
 800119a:	2200      	movs	r2, #0
 800119c:	701a      	strb	r2, [r3, #0]
					reset_all_output();
 800119e:	f7ff faa3 	bl	80006e8 <reset_all_output>
				} else {
					reset_all_output();
					selected_button = 3;
				}
			}
			break;
 80011a2:	e0c9      	b.n	8001338 <HAL_GPIO_EXTI_Callback+0x3bc>
					reset_all_output();
 80011a4:	f7ff faa0 	bl	80006e8 <reset_all_output>
					selected_button = 3;
 80011a8:	4b49      	ldr	r3, [pc, #292]	; (80012d0 <HAL_GPIO_EXTI_Callback+0x354>)
 80011aa:	2203      	movs	r2, #3
 80011ac:	701a      	strb	r2, [r3, #0]
			break;
 80011ae:	e0c3      	b.n	8001338 <HAL_GPIO_EXTI_Callback+0x3bc>
		case GPIO_PIN_4:
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4) == 1) {
 80011b0:	2110      	movs	r1, #16
 80011b2:	4840      	ldr	r0, [pc, #256]	; (80012b4 <HAL_GPIO_EXTI_Callback+0x338>)
 80011b4:	f001 ffde 	bl	8003174 <HAL_GPIO_ReadPin>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	f040 80be 	bne.w	800133c <HAL_GPIO_EXTI_Callback+0x3c0>
				HAL_UART_Transmit(&huart1, (uint8_t*)message_sw4, strlen(message_sw3),
 80011c0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7fe ffc1 	bl	800014c <strlen>
 80011ca:	4603      	mov	r3, r0
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	f107 0174 	add.w	r1, r7, #116	; 0x74
 80011d2:	f04f 33ff 	mov.w	r3, #4294967295
 80011d6:	4836      	ldr	r0, [pc, #216]	; (80012b0 <HAL_GPIO_EXTI_Callback+0x334>)
 80011d8:	f004 fba1 	bl	800591e <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				if (selected_button == 4) {
 80011dc:	4b3c      	ldr	r3, [pc, #240]	; (80012d0 <HAL_GPIO_EXTI_Callback+0x354>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	2b04      	cmp	r3, #4
 80011e4:	d105      	bne.n	80011f2 <HAL_GPIO_EXTI_Callback+0x276>
					selected_button = 0;
 80011e6:	4b3a      	ldr	r3, [pc, #232]	; (80012d0 <HAL_GPIO_EXTI_Callback+0x354>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	701a      	strb	r2, [r3, #0]
					reset_all_output();
 80011ec:	f7ff fa7c 	bl	80006e8 <reset_all_output>
				} else {
					reset_all_output();
					selected_button = 4;
				}
			}
			break;
 80011f0:	e0a4      	b.n	800133c <HAL_GPIO_EXTI_Callback+0x3c0>
					reset_all_output();
 80011f2:	f7ff fa79 	bl	80006e8 <reset_all_output>
					selected_button = 4;
 80011f6:	4b36      	ldr	r3, [pc, #216]	; (80012d0 <HAL_GPIO_EXTI_Callback+0x354>)
 80011f8:	2204      	movs	r2, #4
 80011fa:	701a      	strb	r2, [r3, #0]
			break;
 80011fc:	e09e      	b.n	800133c <HAL_GPIO_EXTI_Callback+0x3c0>
		case GPIO_PIN_5:
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == 1) {
 80011fe:	2120      	movs	r1, #32
 8001200:	482c      	ldr	r0, [pc, #176]	; (80012b4 <HAL_GPIO_EXTI_Callback+0x338>)
 8001202:	f001 ffb7 	bl	8003174 <HAL_GPIO_ReadPin>
 8001206:	4603      	mov	r3, r0
 8001208:	2b01      	cmp	r3, #1
 800120a:	f040 8099 	bne.w	8001340 <HAL_GPIO_EXTI_Callback+0x3c4>
				HAL_UART_Transmit(&huart1, (uint8_t*)message_sw5, strlen(message_sw3),
 800120e:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001212:	4618      	mov	r0, r3
 8001214:	f7fe ff9a 	bl	800014c <strlen>
 8001218:	4603      	mov	r3, r0
 800121a:	b29a      	uxth	r2, r3
 800121c:	f107 015c 	add.w	r1, r7, #92	; 0x5c
 8001220:	f04f 33ff 	mov.w	r3, #4294967295
 8001224:	4822      	ldr	r0, [pc, #136]	; (80012b0 <HAL_GPIO_EXTI_Callback+0x334>)
 8001226:	f004 fb7a 	bl	800591e <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				if (selected_button == 5) {
 800122a:	4b29      	ldr	r3, [pc, #164]	; (80012d0 <HAL_GPIO_EXTI_Callback+0x354>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	b2db      	uxtb	r3, r3
 8001230:	2b05      	cmp	r3, #5
 8001232:	d105      	bne.n	8001240 <HAL_GPIO_EXTI_Callback+0x2c4>
					selected_button = 0;
 8001234:	4b26      	ldr	r3, [pc, #152]	; (80012d0 <HAL_GPIO_EXTI_Callback+0x354>)
 8001236:	2200      	movs	r2, #0
 8001238:	701a      	strb	r2, [r3, #0]
					reset_all_output();
 800123a:	f7ff fa55 	bl	80006e8 <reset_all_output>
				} else {
					reset_all_output();
					selected_button = 5;
				}
			}
			break;
 800123e:	e07f      	b.n	8001340 <HAL_GPIO_EXTI_Callback+0x3c4>
					reset_all_output();
 8001240:	f7ff fa52 	bl	80006e8 <reset_all_output>
					selected_button = 5;
 8001244:	4b22      	ldr	r3, [pc, #136]	; (80012d0 <HAL_GPIO_EXTI_Callback+0x354>)
 8001246:	2205      	movs	r2, #5
 8001248:	701a      	strb	r2, [r3, #0]
			break;
 800124a:	e079      	b.n	8001340 <HAL_GPIO_EXTI_Callback+0x3c4>
		case GPIO_PIN_6:
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 1) {
 800124c:	2140      	movs	r1, #64	; 0x40
 800124e:	4819      	ldr	r0, [pc, #100]	; (80012b4 <HAL_GPIO_EXTI_Callback+0x338>)
 8001250:	f001 ff90 	bl	8003174 <HAL_GPIO_ReadPin>
 8001254:	4603      	mov	r3, r0
 8001256:	2b01      	cmp	r3, #1
 8001258:	d174      	bne.n	8001344 <HAL_GPIO_EXTI_Callback+0x3c8>
				HAL_UART_Transmit(&huart1, (uint8_t*)message_sw6, strlen(message_sw3),
 800125a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800125e:	4618      	mov	r0, r3
 8001260:	f7fe ff74 	bl	800014c <strlen>
 8001264:	4603      	mov	r3, r0
 8001266:	b29a      	uxth	r2, r3
 8001268:	f107 0144 	add.w	r1, r7, #68	; 0x44
 800126c:	f04f 33ff 	mov.w	r3, #4294967295
 8001270:	480f      	ldr	r0, [pc, #60]	; (80012b0 <HAL_GPIO_EXTI_Callback+0x334>)
 8001272:	f004 fb54 	bl	800591e <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				if (selected_button == 6) {
 8001276:	4b16      	ldr	r3, [pc, #88]	; (80012d0 <HAL_GPIO_EXTI_Callback+0x354>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b06      	cmp	r3, #6
 800127e:	d129      	bne.n	80012d4 <HAL_GPIO_EXTI_Callback+0x358>
					reset_all_output();
 8001280:	f7ff fa32 	bl	80006e8 <reset_all_output>
					selected_button = 0;
 8001284:	4b12      	ldr	r3, [pc, #72]	; (80012d0 <HAL_GPIO_EXTI_Callback+0x354>)
 8001286:	2200      	movs	r2, #0
 8001288:	701a      	strb	r2, [r3, #0]
				} else {
					reset_all_output();
					selected_button = 6;
				}
			}
			break;
 800128a:	e05b      	b.n	8001344 <HAL_GPIO_EXTI_Callback+0x3c8>
 800128c:	08006680 	.word	0x08006680
 8001290:	08006698 	.word	0x08006698
 8001294:	080066b0 	.word	0x080066b0
 8001298:	080066c8 	.word	0x080066c8
 800129c:	080066e0 	.word	0x080066e0
 80012a0:	080066f8 	.word	0x080066f8
 80012a4:	08006650 	.word	0x08006650
 80012a8:	200000f4 	.word	0x200000f4
 80012ac:	08006664 	.word	0x08006664
 80012b0:	2000031c 	.word	0x2000031c
 80012b4:	40010800 	.word	0x40010800
 80012b8:	20000294 	.word	0x20000294
 80012bc:	200000e1 	.word	0x200000e1
 80012c0:	200001bc 	.word	0x200001bc
 80012c4:	200000f0 	.word	0x200000f0
 80012c8:	2000024c 	.word	0x2000024c
 80012cc:	2000000d 	.word	0x2000000d
 80012d0:	200000e8 	.word	0x200000e8
					reset_all_output();
 80012d4:	f7ff fa08 	bl	80006e8 <reset_all_output>
					selected_button = 6;
 80012d8:	4b20      	ldr	r3, [pc, #128]	; (800135c <HAL_GPIO_EXTI_Callback+0x3e0>)
 80012da:	2206      	movs	r2, #6
 80012dc:	701a      	strb	r2, [r3, #0]
			break;
 80012de:	e031      	b.n	8001344 <HAL_GPIO_EXTI_Callback+0x3c8>
		case GPIO_PIN_7:
			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 1) {
 80012e0:	2180      	movs	r1, #128	; 0x80
 80012e2:	481f      	ldr	r0, [pc, #124]	; (8001360 <HAL_GPIO_EXTI_Callback+0x3e4>)
 80012e4:	f001 ff46 	bl	8003174 <HAL_GPIO_ReadPin>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d12c      	bne.n	8001348 <HAL_GPIO_EXTI_Callback+0x3cc>
				HAL_UART_Transmit(&huart1, (uint8_t*)message_sw7, strlen(message_sw3),
 80012ee:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7fe ff2a 	bl	800014c <strlen>
 80012f8:	4603      	mov	r3, r0
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 8001300:	f04f 33ff 	mov.w	r3, #4294967295
 8001304:	4817      	ldr	r0, [pc, #92]	; (8001364 <HAL_GPIO_EXTI_Callback+0x3e8>)
 8001306:	f004 fb0a 	bl	800591e <HAL_UART_Transmit>
						HAL_MAX_DELAY);
				if (selected_button == 7) {
 800130a:	4b14      	ldr	r3, [pc, #80]	; (800135c <HAL_GPIO_EXTI_Callback+0x3e0>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	b2db      	uxtb	r3, r3
 8001310:	2b07      	cmp	r3, #7
 8001312:	d10b      	bne.n	800132c <HAL_GPIO_EXTI_Callback+0x3b0>
					selected_button = 0;
 8001314:	4b11      	ldr	r3, [pc, #68]	; (800135c <HAL_GPIO_EXTI_Callback+0x3e0>)
 8001316:	2200      	movs	r2, #0
 8001318:	701a      	strb	r2, [r3, #0]
					reset_all_output();
 800131a:	f7ff f9e5 	bl	80006e8 <reset_all_output>
					clearButton = true;
 800131e:	4b12      	ldr	r3, [pc, #72]	; (8001368 <HAL_GPIO_EXTI_Callback+0x3ec>)
 8001320:	2201      	movs	r2, #1
 8001322:	701a      	strb	r2, [r3, #0]
					HAL_TIM_Base_Start_IT(&htim4);
 8001324:	4811      	ldr	r0, [pc, #68]	; (800136c <HAL_GPIO_EXTI_Callback+0x3f0>)
 8001326:	f003 fb81 	bl	8004a2c <HAL_TIM_Base_Start_IT>
				} else {
					reset_all_output();
					selected_button = 7;
				}
			}
			break;
 800132a:	e00d      	b.n	8001348 <HAL_GPIO_EXTI_Callback+0x3cc>
					reset_all_output();
 800132c:	f7ff f9dc 	bl	80006e8 <reset_all_output>
					selected_button = 7;
 8001330:	4b0a      	ldr	r3, [pc, #40]	; (800135c <HAL_GPIO_EXTI_Callback+0x3e0>)
 8001332:	2207      	movs	r2, #7
 8001334:	701a      	strb	r2, [r3, #0]
			break;
 8001336:	e007      	b.n	8001348 <HAL_GPIO_EXTI_Callback+0x3cc>
			break;
 8001338:	bf00      	nop
 800133a:	e006      	b.n	800134a <HAL_GPIO_EXTI_Callback+0x3ce>
			break;
 800133c:	bf00      	nop
 800133e:	e004      	b.n	800134a <HAL_GPIO_EXTI_Callback+0x3ce>
			break;
 8001340:	bf00      	nop
 8001342:	e002      	b.n	800134a <HAL_GPIO_EXTI_Callback+0x3ce>
			break;
 8001344:	bf00      	nop
 8001346:	e000      	b.n	800134a <HAL_GPIO_EXTI_Callback+0x3ce>
			break;
 8001348:	bf00      	nop
	}
	//	uint32_t i = 100000;
	//	while (i-- > 0) {
	//		asm("nop");
	//	}
	enable_all_exti_it();
 800134a:	f7ff fdfb 	bl	8000f44 <enable_all_exti_it>
	HAL_TIM_Base_Start_IT(&htim1);
 800134e:	4808      	ldr	r0, [pc, #32]	; (8001370 <HAL_GPIO_EXTI_Callback+0x3f4>)
 8001350:	f003 fb6c 	bl	8004a2c <HAL_TIM_Base_Start_IT>
}
 8001354:	37c0      	adds	r7, #192	; 0xc0
 8001356:	46bd      	mov	sp, r7
 8001358:	bdb0      	pop	{r4, r5, r7, pc}
 800135a:	bf00      	nop
 800135c:	200000e8 	.word	0x200000e8
 8001360:	40010800 	.word	0x40010800
 8001364:	2000031c 	.word	0x2000031c
 8001368:	200000fd 	.word	0x200000fd
 800136c:	200001bc 	.word	0x200001bc
 8001370:	2000024c 	.word	0x2000024c

08001374 <eeprom_write>:
void eeprom_write(uint8_t addr, uint8_t data){
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	460a      	mov	r2, r1
 800137e:	71fb      	strb	r3, [r7, #7]
 8001380:	4613      	mov	r3, r2
 8001382:	71bb      	strb	r3, [r7, #6]
	 *   0x05   |  F5_DURATION
	 *
	 *	 0x06   |  credit
	 *
	 * */
	switch(addr){
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	3b01      	subs	r3, #1
 8001388:	2b05      	cmp	r3, #5
 800138a:	d839      	bhi.n	8001400 <eeprom_write+0x8c>
 800138c:	a201      	add	r2, pc, #4	; (adr r2, 8001394 <eeprom_write+0x20>)
 800138e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001392:	bf00      	nop
 8001394:	080013ad 	.word	0x080013ad
 8001398:	080013bb 	.word	0x080013bb
 800139c:	080013c9 	.word	0x080013c9
 80013a0:	080013d7 	.word	0x080013d7
 80013a4:	080013e5 	.word	0x080013e5
 80013a8:	080013f3 	.word	0x080013f3
	case 0x01:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, data);
 80013ac:	79bb      	ldrb	r3, [r7, #6]
 80013ae:	461a      	mov	r2, r3
 80013b0:	2101      	movs	r1, #1
 80013b2:	4815      	ldr	r0, [pc, #84]	; (8001408 <eeprom_write+0x94>)
 80013b4:	f003 f84e 	bl	8004454 <HAL_RTCEx_BKUPWrite>
		break;
 80013b8:	e022      	b.n	8001400 <eeprom_write+0x8c>
	case 0x02:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR2, data);
 80013ba:	79bb      	ldrb	r3, [r7, #6]
 80013bc:	461a      	mov	r2, r3
 80013be:	2102      	movs	r1, #2
 80013c0:	4811      	ldr	r0, [pc, #68]	; (8001408 <eeprom_write+0x94>)
 80013c2:	f003 f847 	bl	8004454 <HAL_RTCEx_BKUPWrite>
		break;
 80013c6:	e01b      	b.n	8001400 <eeprom_write+0x8c>
	case 0x03:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR3, data);
 80013c8:	79bb      	ldrb	r3, [r7, #6]
 80013ca:	461a      	mov	r2, r3
 80013cc:	2103      	movs	r1, #3
 80013ce:	480e      	ldr	r0, [pc, #56]	; (8001408 <eeprom_write+0x94>)
 80013d0:	f003 f840 	bl	8004454 <HAL_RTCEx_BKUPWrite>
		break;
 80013d4:	e014      	b.n	8001400 <eeprom_write+0x8c>
	case 0x04:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR4, data);
 80013d6:	79bb      	ldrb	r3, [r7, #6]
 80013d8:	461a      	mov	r2, r3
 80013da:	2104      	movs	r1, #4
 80013dc:	480a      	ldr	r0, [pc, #40]	; (8001408 <eeprom_write+0x94>)
 80013de:	f003 f839 	bl	8004454 <HAL_RTCEx_BKUPWrite>
		break;
 80013e2:	e00d      	b.n	8001400 <eeprom_write+0x8c>
	case 0x05:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR5, data);
 80013e4:	79bb      	ldrb	r3, [r7, #6]
 80013e6:	461a      	mov	r2, r3
 80013e8:	2105      	movs	r1, #5
 80013ea:	4807      	ldr	r0, [pc, #28]	; (8001408 <eeprom_write+0x94>)
 80013ec:	f003 f832 	bl	8004454 <HAL_RTCEx_BKUPWrite>
		break;
 80013f0:	e006      	b.n	8001400 <eeprom_write+0x8c>
	case 0x06:
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR6, data);
 80013f2:	79bb      	ldrb	r3, [r7, #6]
 80013f4:	461a      	mov	r2, r3
 80013f6:	2106      	movs	r1, #6
 80013f8:	4803      	ldr	r0, [pc, #12]	; (8001408 <eeprom_write+0x94>)
 80013fa:	f003 f82b 	bl	8004454 <HAL_RTCEx_BKUPWrite>
		break;
 80013fe:	bf00      	nop
	}

}
 8001400:	bf00      	nop
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	20000150 	.word	0x20000150

0800140c <set_add_duration_of_function>:
//uint8_t eeprom_read(uint8_t addr){
//	uint8_t recv_data;
//	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDR, addr, 0xFF, &recv_data, 1, HAL_MAX_DELAY);
//}
void set_add_duration_of_function(uint8_t _selected_menu){
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	71fb      	strb	r3, [r7, #7]
	if(_selected_menu > 0){
 8001416:	79fb      	ldrb	r3, [r7, #7]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d07e      	beq.n	800151a <set_add_duration_of_function+0x10e>
		switch (_selected_menu) {
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	3b01      	subs	r3, #1
 8001420:	2b04      	cmp	r3, #4
 8001422:	d87a      	bhi.n	800151a <set_add_duration_of_function+0x10e>
 8001424:	a201      	add	r2, pc, #4	; (adr r2, 800142c <set_add_duration_of_function+0x20>)
 8001426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800142a:	bf00      	nop
 800142c:	08001441 	.word	0x08001441
 8001430:	08001469 	.word	0x08001469
 8001434:	08001491 	.word	0x08001491
 8001438:	080014b9 	.word	0x080014b9
 800143c:	080014e1 	.word	0x080014e1
		case 1:
			if(F1_DURATION < 99){
 8001440:	4b38      	ldr	r3, [pc, #224]	; (8001524 <set_add_duration_of_function+0x118>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2b62      	cmp	r3, #98	; 0x62
 8001448:	d85e      	bhi.n	8001508 <set_add_duration_of_function+0xfc>
				F1_DURATION += 1;
 800144a:	4b36      	ldr	r3, [pc, #216]	; (8001524 <set_add_duration_of_function+0x118>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	b2db      	uxtb	r3, r3
 8001450:	3301      	adds	r3, #1
 8001452:	b2da      	uxtb	r2, r3
 8001454:	4b33      	ldr	r3, [pc, #204]	; (8001524 <set_add_duration_of_function+0x118>)
 8001456:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x01,F1_DURATION);
 8001458:	4b32      	ldr	r3, [pc, #200]	; (8001524 <set_add_duration_of_function+0x118>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	b2db      	uxtb	r3, r3
 800145e:	4619      	mov	r1, r3
 8001460:	2001      	movs	r0, #1
 8001462:	f7ff ff87 	bl	8001374 <eeprom_write>
			}
			break;
 8001466:	e04f      	b.n	8001508 <set_add_duration_of_function+0xfc>
		case 2:
			if(F2_DURATION < 99){
 8001468:	4b2f      	ldr	r3, [pc, #188]	; (8001528 <set_add_duration_of_function+0x11c>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b62      	cmp	r3, #98	; 0x62
 8001470:	d84c      	bhi.n	800150c <set_add_duration_of_function+0x100>
				F2_DURATION += 1;
 8001472:	4b2d      	ldr	r3, [pc, #180]	; (8001528 <set_add_duration_of_function+0x11c>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	b2db      	uxtb	r3, r3
 8001478:	3301      	adds	r3, #1
 800147a:	b2da      	uxtb	r2, r3
 800147c:	4b2a      	ldr	r3, [pc, #168]	; (8001528 <set_add_duration_of_function+0x11c>)
 800147e:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x02,F2_DURATION);
 8001480:	4b29      	ldr	r3, [pc, #164]	; (8001528 <set_add_duration_of_function+0x11c>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	b2db      	uxtb	r3, r3
 8001486:	4619      	mov	r1, r3
 8001488:	2002      	movs	r0, #2
 800148a:	f7ff ff73 	bl	8001374 <eeprom_write>
			}
			break;
 800148e:	e03d      	b.n	800150c <set_add_duration_of_function+0x100>
		case 3:
			if(F3_DURATION < 99){
 8001490:	4b26      	ldr	r3, [pc, #152]	; (800152c <set_add_duration_of_function+0x120>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	b2db      	uxtb	r3, r3
 8001496:	2b62      	cmp	r3, #98	; 0x62
 8001498:	d83a      	bhi.n	8001510 <set_add_duration_of_function+0x104>
				F3_DURATION += 1;
 800149a:	4b24      	ldr	r3, [pc, #144]	; (800152c <set_add_duration_of_function+0x120>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	3301      	adds	r3, #1
 80014a2:	b2da      	uxtb	r2, r3
 80014a4:	4b21      	ldr	r3, [pc, #132]	; (800152c <set_add_duration_of_function+0x120>)
 80014a6:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x03,F3_DURATION);
 80014a8:	4b20      	ldr	r3, [pc, #128]	; (800152c <set_add_duration_of_function+0x120>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	4619      	mov	r1, r3
 80014b0:	2003      	movs	r0, #3
 80014b2:	f7ff ff5f 	bl	8001374 <eeprom_write>
			}
			break;
 80014b6:	e02b      	b.n	8001510 <set_add_duration_of_function+0x104>
		case 4:
			if(F4_DURATION < 99){
 80014b8:	4b1d      	ldr	r3, [pc, #116]	; (8001530 <set_add_duration_of_function+0x124>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	2b62      	cmp	r3, #98	; 0x62
 80014c0:	d828      	bhi.n	8001514 <set_add_duration_of_function+0x108>
				F4_DURATION += 1;
 80014c2:	4b1b      	ldr	r3, [pc, #108]	; (8001530 <set_add_duration_of_function+0x124>)
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	3301      	adds	r3, #1
 80014ca:	b2da      	uxtb	r2, r3
 80014cc:	4b18      	ldr	r3, [pc, #96]	; (8001530 <set_add_duration_of_function+0x124>)
 80014ce:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x04,F4_DURATION);
 80014d0:	4b17      	ldr	r3, [pc, #92]	; (8001530 <set_add_duration_of_function+0x124>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	4619      	mov	r1, r3
 80014d8:	2004      	movs	r0, #4
 80014da:	f7ff ff4b 	bl	8001374 <eeprom_write>
			}
			break;
 80014de:	e019      	b.n	8001514 <set_add_duration_of_function+0x108>
		case 5:
			if(F5_DURATION < 99){
 80014e0:	4b14      	ldr	r3, [pc, #80]	; (8001534 <set_add_duration_of_function+0x128>)
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	2b62      	cmp	r3, #98	; 0x62
 80014e8:	d816      	bhi.n	8001518 <set_add_duration_of_function+0x10c>
				F5_DURATION += 1;
 80014ea:	4b12      	ldr	r3, [pc, #72]	; (8001534 <set_add_duration_of_function+0x128>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	3301      	adds	r3, #1
 80014f2:	b2da      	uxtb	r2, r3
 80014f4:	4b0f      	ldr	r3, [pc, #60]	; (8001534 <set_add_duration_of_function+0x128>)
 80014f6:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x05,F5_DURATION);
 80014f8:	4b0e      	ldr	r3, [pc, #56]	; (8001534 <set_add_duration_of_function+0x128>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	4619      	mov	r1, r3
 8001500:	2005      	movs	r0, #5
 8001502:	f7ff ff37 	bl	8001374 <eeprom_write>
			}
			break;
 8001506:	e007      	b.n	8001518 <set_add_duration_of_function+0x10c>
			break;
 8001508:	bf00      	nop
 800150a:	e006      	b.n	800151a <set_add_duration_of_function+0x10e>
			break;
 800150c:	bf00      	nop
 800150e:	e004      	b.n	800151a <set_add_duration_of_function+0x10e>
			break;
 8001510:	bf00      	nop
 8001512:	e002      	b.n	800151a <set_add_duration_of_function+0x10e>
			break;
 8001514:	bf00      	nop
 8001516:	e000      	b.n	800151a <set_add_duration_of_function+0x10e>
			break;
 8001518:	bf00      	nop
		}
	}
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20000013 	.word	0x20000013
 8001528:	20000014 	.word	0x20000014
 800152c:	20000015 	.word	0x20000015
 8001530:	20000016 	.word	0x20000016
 8001534:	20000017 	.word	0x20000017

08001538 <set_substract_duration_of_function>:

void set_substract_duration_of_function(uint8_t _selected_menu){
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
	if(_selected_menu > 0){
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d07e      	beq.n	8001646 <set_substract_duration_of_function+0x10e>
		switch (_selected_menu) {
 8001548:	79fb      	ldrb	r3, [r7, #7]
 800154a:	3b01      	subs	r3, #1
 800154c:	2b04      	cmp	r3, #4
 800154e:	d87a      	bhi.n	8001646 <set_substract_duration_of_function+0x10e>
 8001550:	a201      	add	r2, pc, #4	; (adr r2, 8001558 <set_substract_duration_of_function+0x20>)
 8001552:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001556:	bf00      	nop
 8001558:	0800156d 	.word	0x0800156d
 800155c:	08001595 	.word	0x08001595
 8001560:	080015bd 	.word	0x080015bd
 8001564:	080015e5 	.word	0x080015e5
 8001568:	0800160d 	.word	0x0800160d
		case 1:
			if(F1_DURATION >0){
 800156c:	4b38      	ldr	r3, [pc, #224]	; (8001650 <set_substract_duration_of_function+0x118>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b00      	cmp	r3, #0
 8001574:	d05e      	beq.n	8001634 <set_substract_duration_of_function+0xfc>
				F1_DURATION -= 1;
 8001576:	4b36      	ldr	r3, [pc, #216]	; (8001650 <set_substract_duration_of_function+0x118>)
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	b2db      	uxtb	r3, r3
 800157c:	3b01      	subs	r3, #1
 800157e:	b2da      	uxtb	r2, r3
 8001580:	4b33      	ldr	r3, [pc, #204]	; (8001650 <set_substract_duration_of_function+0x118>)
 8001582:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x01,F1_DURATION);
 8001584:	4b32      	ldr	r3, [pc, #200]	; (8001650 <set_substract_duration_of_function+0x118>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	b2db      	uxtb	r3, r3
 800158a:	4619      	mov	r1, r3
 800158c:	2001      	movs	r0, #1
 800158e:	f7ff fef1 	bl	8001374 <eeprom_write>
			}
			break;
 8001592:	e04f      	b.n	8001634 <set_substract_duration_of_function+0xfc>
		case 2:
			if(F2_DURATION >0){
 8001594:	4b2f      	ldr	r3, [pc, #188]	; (8001654 <set_substract_duration_of_function+0x11c>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	b2db      	uxtb	r3, r3
 800159a:	2b00      	cmp	r3, #0
 800159c:	d04c      	beq.n	8001638 <set_substract_duration_of_function+0x100>
				F2_DURATION -= 1;
 800159e:	4b2d      	ldr	r3, [pc, #180]	; (8001654 <set_substract_duration_of_function+0x11c>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	b2db      	uxtb	r3, r3
 80015a4:	3b01      	subs	r3, #1
 80015a6:	b2da      	uxtb	r2, r3
 80015a8:	4b2a      	ldr	r3, [pc, #168]	; (8001654 <set_substract_duration_of_function+0x11c>)
 80015aa:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x02,F2_DURATION);
 80015ac:	4b29      	ldr	r3, [pc, #164]	; (8001654 <set_substract_duration_of_function+0x11c>)
 80015ae:	781b      	ldrb	r3, [r3, #0]
 80015b0:	b2db      	uxtb	r3, r3
 80015b2:	4619      	mov	r1, r3
 80015b4:	2002      	movs	r0, #2
 80015b6:	f7ff fedd 	bl	8001374 <eeprom_write>
			}
			break;
 80015ba:	e03d      	b.n	8001638 <set_substract_duration_of_function+0x100>
		case 3:
			if(F3_DURATION >0){
 80015bc:	4b26      	ldr	r3, [pc, #152]	; (8001658 <set_substract_duration_of_function+0x120>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d03a      	beq.n	800163c <set_substract_duration_of_function+0x104>
				F3_DURATION -= 1;
 80015c6:	4b24      	ldr	r3, [pc, #144]	; (8001658 <set_substract_duration_of_function+0x120>)
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	3b01      	subs	r3, #1
 80015ce:	b2da      	uxtb	r2, r3
 80015d0:	4b21      	ldr	r3, [pc, #132]	; (8001658 <set_substract_duration_of_function+0x120>)
 80015d2:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x03,F3_DURATION);
 80015d4:	4b20      	ldr	r3, [pc, #128]	; (8001658 <set_substract_duration_of_function+0x120>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	4619      	mov	r1, r3
 80015dc:	2003      	movs	r0, #3
 80015de:	f7ff fec9 	bl	8001374 <eeprom_write>
			}
			break;
 80015e2:	e02b      	b.n	800163c <set_substract_duration_of_function+0x104>
		case 4:
			if(F4_DURATION >0){
 80015e4:	4b1d      	ldr	r3, [pc, #116]	; (800165c <set_substract_duration_of_function+0x124>)
 80015e6:	781b      	ldrb	r3, [r3, #0]
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d028      	beq.n	8001640 <set_substract_duration_of_function+0x108>
				F4_DURATION -= 1;
 80015ee:	4b1b      	ldr	r3, [pc, #108]	; (800165c <set_substract_duration_of_function+0x124>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	3b01      	subs	r3, #1
 80015f6:	b2da      	uxtb	r2, r3
 80015f8:	4b18      	ldr	r3, [pc, #96]	; (800165c <set_substract_duration_of_function+0x124>)
 80015fa:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x04,F4_DURATION);
 80015fc:	4b17      	ldr	r3, [pc, #92]	; (800165c <set_substract_duration_of_function+0x124>)
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	b2db      	uxtb	r3, r3
 8001602:	4619      	mov	r1, r3
 8001604:	2004      	movs	r0, #4
 8001606:	f7ff feb5 	bl	8001374 <eeprom_write>
			}
			break;
 800160a:	e019      	b.n	8001640 <set_substract_duration_of_function+0x108>
		case 5:
			if(F5_DURATION >0){
 800160c:	4b14      	ldr	r3, [pc, #80]	; (8001660 <set_substract_duration_of_function+0x128>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d016      	beq.n	8001644 <set_substract_duration_of_function+0x10c>
				F5_DURATION -= 1;
 8001616:	4b12      	ldr	r3, [pc, #72]	; (8001660 <set_substract_duration_of_function+0x128>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	b2db      	uxtb	r3, r3
 800161c:	3b01      	subs	r3, #1
 800161e:	b2da      	uxtb	r2, r3
 8001620:	4b0f      	ldr	r3, [pc, #60]	; (8001660 <set_substract_duration_of_function+0x128>)
 8001622:	701a      	strb	r2, [r3, #0]
				eeprom_write(0x05,F5_DURATION);
 8001624:	4b0e      	ldr	r3, [pc, #56]	; (8001660 <set_substract_duration_of_function+0x128>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	b2db      	uxtb	r3, r3
 800162a:	4619      	mov	r1, r3
 800162c:	2005      	movs	r0, #5
 800162e:	f7ff fea1 	bl	8001374 <eeprom_write>
			}
			break;
 8001632:	e007      	b.n	8001644 <set_substract_duration_of_function+0x10c>
			break;
 8001634:	bf00      	nop
 8001636:	e006      	b.n	8001646 <set_substract_duration_of_function+0x10e>
			break;
 8001638:	bf00      	nop
 800163a:	e004      	b.n	8001646 <set_substract_duration_of_function+0x10e>
			break;
 800163c:	bf00      	nop
 800163e:	e002      	b.n	8001646 <set_substract_duration_of_function+0x10e>
			break;
 8001640:	bf00      	nop
 8001642:	e000      	b.n	8001646 <set_substract_duration_of_function+0x10e>
			break;
 8001644:	bf00      	nop
		}
	}
}
 8001646:	bf00      	nop
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000013 	.word	0x20000013
 8001654:	20000014 	.word	0x20000014
 8001658:	20000015 	.word	0x20000015
 800165c:	20000016 	.word	0x20000016
 8001660:	20000017 	.word	0x20000017

08001664 <add_coin_credit>:
void add_coin_credit(uint32_t pulse_width) {
 8001664:	b580      	push	{r7, lr}
 8001666:	b094      	sub	sp, #80	; 0x50
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
	if (pulse_width <= (coin_acceptor_pulse_width + creditPulseOffset)
 800166c:	4b38      	ldr	r3, [pc, #224]	; (8001750 <add_coin_credit+0xec>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	b2db      	uxtb	r3, r3
 8001672:	461a      	mov	r2, r3
 8001674:	4b37      	ldr	r3, [pc, #220]	; (8001754 <add_coin_credit+0xf0>)
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	4413      	add	r3, r2
 800167a:	461a      	mov	r2, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	4293      	cmp	r3, r2
 8001680:	d84b      	bhi.n	800171a <add_coin_credit+0xb6>
			&& (pulse_width
					>= coin_acceptor_pulse_width - creditPulseOffset)) {
 8001682:	4b33      	ldr	r3, [pc, #204]	; (8001750 <add_coin_credit+0xec>)
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	b2db      	uxtb	r3, r3
 8001688:	461a      	mov	r2, r3
 800168a:	4b32      	ldr	r3, [pc, #200]	; (8001754 <add_coin_credit+0xf0>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	461a      	mov	r2, r3
			&& (pulse_width
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	4293      	cmp	r3, r2
 8001696:	d340      	bcc.n	800171a <add_coin_credit+0xb6>
		char tmp_msg[40];
		sprintf(tmp_msg, "added credit : %d \r\n",
 8001698:	4b2f      	ldr	r3, [pc, #188]	; (8001758 <add_coin_credit+0xf4>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	b2db      	uxtb	r3, r3
 800169e:	461a      	mov	r2, r3
 80016a0:	f107 0308 	add.w	r3, r7, #8
 80016a4:	492d      	ldr	r1, [pc, #180]	; (800175c <add_coin_credit+0xf8>)
 80016a6:	4618      	mov	r0, r3
 80016a8:	f004 fad6 	bl	8005c58 <siprintf>
				(int)coin_credit_per_pulse);
		HAL_UART_Transmit(&huart1, (uint8_t*)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 80016ac:	f107 0308 	add.w	r3, r7, #8
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7fe fd4b 	bl	800014c <strlen>
 80016b6:	4603      	mov	r3, r0
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	f107 0108 	add.w	r1, r7, #8
 80016be:	f04f 33ff 	mov.w	r3, #4294967295
 80016c2:	4827      	ldr	r0, [pc, #156]	; (8001760 <add_coin_credit+0xfc>)
 80016c4:	f004 f92b 	bl	800591e <HAL_UART_Transmit>
		credit += coin_credit_per_pulse;
 80016c8:	4b23      	ldr	r3, [pc, #140]	; (8001758 <add_coin_credit+0xf4>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	461a      	mov	r2, r3
 80016d0:	4b24      	ldr	r3, [pc, #144]	; (8001764 <add_coin_credit+0x100>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4413      	add	r3, r2
 80016d6:	4a23      	ldr	r2, [pc, #140]	; (8001764 <add_coin_credit+0x100>)
 80016d8:	6013      	str	r3, [r2, #0]
		//		eeprom_write(0x06,credit);
		if(credit >= 999){
 80016da:	4b22      	ldr	r3, [pc, #136]	; (8001764 <add_coin_credit+0x100>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f240 32e6 	movw	r2, #998	; 0x3e6
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d903      	bls.n	80016ee <add_coin_credit+0x8a>
			credit = 999;
 80016e6:	4b1f      	ldr	r3, [pc, #124]	; (8001764 <add_coin_credit+0x100>)
 80016e8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016ec:	601a      	str	r2, [r3, #0]
		}
		segment_display_int(credit);
 80016ee:	4b1d      	ldr	r3, [pc, #116]	; (8001764 <add_coin_credit+0x100>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff f866 	bl	80007c4 <segment_display_int>

		if (credit >= minimum_credit_to_start) {
 80016f8:	4b1a      	ldr	r3, [pc, #104]	; (8001764 <add_coin_credit+0x100>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a1a      	ldr	r2, [pc, #104]	; (8001768 <add_coin_credit+0x104>)
 80016fe:	6812      	ldr	r2, [r2, #0]
 8001700:	4293      	cmp	r3, r2
 8001702:	d320      	bcc.n	8001746 <add_coin_credit+0xe2>
			system_function_start = true;
 8001704:	4b19      	ldr	r3, [pc, #100]	; (800176c <add_coin_credit+0x108>)
 8001706:	2201      	movs	r2, #1
 8001708:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, (uint8_t*)"front btn is now enable\r\n", 25,
 800170a:	f04f 33ff 	mov.w	r3, #4294967295
 800170e:	2219      	movs	r2, #25
 8001710:	4917      	ldr	r1, [pc, #92]	; (8001770 <add_coin_credit+0x10c>)
 8001712:	4813      	ldr	r0, [pc, #76]	; (8001760 <add_coin_credit+0xfc>)
 8001714:	f004 f903 	bl	800591e <HAL_UART_Transmit>
					>= coin_acceptor_pulse_width - creditPulseOffset)) {
 8001718:	e015      	b.n	8001746 <add_coin_credit+0xe2>
					HAL_MAX_DELAY);
		}
	}else{
		char pulseWmessage[30];
		sprintf(pulseWmessage, "PULSEWIDTH NOT MATCH : %d \r\n", (int)pulse_width);
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001720:	4914      	ldr	r1, [pc, #80]	; (8001774 <add_coin_credit+0x110>)
 8001722:	4618      	mov	r0, r3
 8001724:	f004 fa98 	bl	8005c58 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)pulseWmessage, strlen(pulseWmessage), HAL_MAX_DELAY);
 8001728:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800172c:	4618      	mov	r0, r3
 800172e:	f7fe fd0d 	bl	800014c <strlen>
 8001732:	4603      	mov	r3, r0
 8001734:	b29a      	uxth	r2, r3
 8001736:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800173a:	f04f 33ff 	mov.w	r3, #4294967295
 800173e:	4808      	ldr	r0, [pc, #32]	; (8001760 <add_coin_credit+0xfc>)
 8001740:	f004 f8ed 	bl	800591e <HAL_UART_Transmit>
	}
}
 8001744:	e000      	b.n	8001748 <add_coin_credit+0xe4>
					>= coin_acceptor_pulse_width - creditPulseOffset)) {
 8001746:	bf00      	nop
}
 8001748:	bf00      	nop
 800174a:	3750      	adds	r7, #80	; 0x50
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	2000000f 	.word	0x2000000f
 8001754:	20000010 	.word	0x20000010
 8001758:	20000012 	.word	0x20000012
 800175c:	08006710 	.word	0x08006710
 8001760:	2000031c 	.word	0x2000031c
 8001764:	200000e4 	.word	0x200000e4
 8001768:	20000004 	.word	0x20000004
 800176c:	200000f0 	.word	0x200000f0
 8001770:	08006728 	.word	0x08006728
 8001774:	08006744 	.word	0x08006744

08001778 <add_bank_note_credit>:
void add_bank_note_credit(uint32_t pulse_width) {
 8001778:	b580      	push	{r7, lr}
 800177a:	b09e      	sub	sp, #120	; 0x78
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
	if (pulse_width <= bank_acceptor_pulse_width + creditPulseOffset
 8001780:	4b43      	ldr	r3, [pc, #268]	; (8001890 <add_bank_note_credit+0x118>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	b2db      	uxtb	r3, r3
 8001786:	461a      	mov	r2, r3
 8001788:	4b42      	ldr	r3, [pc, #264]	; (8001894 <add_bank_note_credit+0x11c>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	4413      	add	r3, r2
 800178e:	461a      	mov	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4293      	cmp	r3, r2
 8001794:	d862      	bhi.n	800185c <add_bank_note_credit+0xe4>
			&& pulse_width
			>= bank_acceptor_pulse_width - creditPulseOffset) {
 8001796:	4b3e      	ldr	r3, [pc, #248]	; (8001890 <add_bank_note_credit+0x118>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	b2db      	uxtb	r3, r3
 800179c:	461a      	mov	r2, r3
 800179e:	4b3d      	ldr	r3, [pc, #244]	; (8001894 <add_bank_note_credit+0x11c>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	461a      	mov	r2, r3
			&& pulse_width
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d357      	bcc.n	800185c <add_bank_note_credit+0xe4>
		char tmp_msg[40];
		sprintf(tmp_msg, "added credit : %d \r\n",
 80017ac:	4b3a      	ldr	r3, [pc, #232]	; (8001898 <add_bank_note_credit+0x120>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	461a      	mov	r2, r3
 80017b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017b8:	4938      	ldr	r1, [pc, #224]	; (800189c <add_bank_note_credit+0x124>)
 80017ba:	4618      	mov	r0, r3
 80017bc:	f004 fa4c 	bl	8005c58 <siprintf>
				bank_credit_per_pulse);
		HAL_UART_Transmit(&huart1, (uint8_t*)tmp_msg, strlen(tmp_msg), HAL_MAX_DELAY);
 80017c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7fe fcc1 	bl	800014c <strlen>
 80017ca:	4603      	mov	r3, r0
 80017cc:	b29a      	uxth	r2, r3
 80017ce:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80017d2:	f04f 33ff 	mov.w	r3, #4294967295
 80017d6:	4832      	ldr	r0, [pc, #200]	; (80018a0 <add_bank_note_credit+0x128>)
 80017d8:	f004 f8a1 	bl	800591e <HAL_UART_Transmit>
		credit += bank_credit_per_pulse;
 80017dc:	4b2e      	ldr	r3, [pc, #184]	; (8001898 <add_bank_note_credit+0x120>)
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	461a      	mov	r2, r3
 80017e4:	4b2f      	ldr	r3, [pc, #188]	; (80018a4 <add_bank_note_credit+0x12c>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4413      	add	r3, r2
 80017ea:	4a2e      	ldr	r2, [pc, #184]	; (80018a4 <add_bank_note_credit+0x12c>)
 80017ec:	6013      	str	r3, [r2, #0]
		//		eeprom_write(0x06,credit);
		if(credit >= 999){
 80017ee:	4b2d      	ldr	r3, [pc, #180]	; (80018a4 <add_bank_note_credit+0x12c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f240 32e6 	movw	r2, #998	; 0x3e6
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d903      	bls.n	8001802 <add_bank_note_credit+0x8a>
			credit = 999;
 80017fa:	4b2a      	ldr	r3, [pc, #168]	; (80018a4 <add_bank_note_credit+0x12c>)
 80017fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001800:	601a      	str	r2, [r3, #0]
		}
		segment_display_int(credit);
 8001802:	4b28      	ldr	r3, [pc, #160]	; (80018a4 <add_bank_note_credit+0x12c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4618      	mov	r0, r3
 8001808:	f7fe ffdc 	bl	80007c4 <segment_display_int>
		if (credit >= minimum_credit_to_start) {
 800180c:	4b25      	ldr	r3, [pc, #148]	; (80018a4 <add_bank_note_credit+0x12c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a25      	ldr	r2, [pc, #148]	; (80018a8 <add_bank_note_credit+0x130>)
 8001812:	6812      	ldr	r2, [r2, #0]
 8001814:	4293      	cmp	r3, r2
 8001816:	d309      	bcc.n	800182c <add_bank_note_credit+0xb4>
			system_function_start = true;
 8001818:	4b24      	ldr	r3, [pc, #144]	; (80018ac <add_bank_note_credit+0x134>)
 800181a:	2201      	movs	r2, #1
 800181c:	701a      	strb	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, (uint8_t*)"front btn is now enable\r\n", 25,
 800181e:	f04f 33ff 	mov.w	r3, #4294967295
 8001822:	2219      	movs	r2, #25
 8001824:	4922      	ldr	r1, [pc, #136]	; (80018b0 <add_bank_note_credit+0x138>)
 8001826:	481e      	ldr	r0, [pc, #120]	; (80018a0 <add_bank_note_credit+0x128>)
 8001828:	f004 f879 	bl	800591e <HAL_UART_Transmit>
					HAL_MAX_DELAY);
		}
		char tmp_msg2[35];
		sprintf(tmp_msg2, "current credit : %d \r\n", (int)credit);
 800182c:	4b1d      	ldr	r3, [pc, #116]	; (80018a4 <add_bank_note_credit+0x12c>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	461a      	mov	r2, r3
 8001832:	f107 030c 	add.w	r3, r7, #12
 8001836:	491f      	ldr	r1, [pc, #124]	; (80018b4 <add_bank_note_credit+0x13c>)
 8001838:	4618      	mov	r0, r3
 800183a:	f004 fa0d 	bl	8005c58 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)tmp_msg2, strlen(tmp_msg2),
 800183e:	f107 030c 	add.w	r3, r7, #12
 8001842:	4618      	mov	r0, r3
 8001844:	f7fe fc82 	bl	800014c <strlen>
 8001848:	4603      	mov	r3, r0
 800184a:	b29a      	uxth	r2, r3
 800184c:	f107 010c 	add.w	r1, r7, #12
 8001850:	f04f 33ff 	mov.w	r3, #4294967295
 8001854:	4812      	ldr	r0, [pc, #72]	; (80018a0 <add_bank_note_credit+0x128>)
 8001856:	f004 f862 	bl	800591e <HAL_UART_Transmit>
			>= bank_acceptor_pulse_width - creditPulseOffset) {
 800185a:	e014      	b.n	8001886 <add_bank_note_credit+0x10e>
				HAL_MAX_DELAY);
	}else{
		char pulseWmessage[30];
		sprintf(pulseWmessage, "PULSEWIDTH NOT MATCH : %d \r\n", (int)pulse_width);
 800185c:	687a      	ldr	r2, [r7, #4]
 800185e:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001862:	4915      	ldr	r1, [pc, #84]	; (80018b8 <add_bank_note_credit+0x140>)
 8001864:	4618      	mov	r0, r3
 8001866:	f004 f9f7 	bl	8005c58 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)pulseWmessage, strlen(pulseWmessage), HAL_MAX_DELAY);
 800186a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800186e:	4618      	mov	r0, r3
 8001870:	f7fe fc6c 	bl	800014c <strlen>
 8001874:	4603      	mov	r3, r0
 8001876:	b29a      	uxth	r2, r3
 8001878:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800187c:	f04f 33ff 	mov.w	r3, #4294967295
 8001880:	4807      	ldr	r0, [pc, #28]	; (80018a0 <add_bank_note_credit+0x128>)
 8001882:	f004 f84c 	bl	800591e <HAL_UART_Transmit>
	}
}
 8001886:	bf00      	nop
 8001888:	3778      	adds	r7, #120	; 0x78
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	2000000e 	.word	0x2000000e
 8001894:	20000010 	.word	0x20000010
 8001898:	20000011 	.word	0x20000011
 800189c:	08006710 	.word	0x08006710
 80018a0:	2000031c 	.word	0x2000031c
 80018a4:	200000e4 	.word	0x200000e4
 80018a8:	20000004 	.word	0x20000004
 80018ac:	200000f0 	.word	0x200000f0
 80018b0:	08006728 	.word	0x08006728
 80018b4:	08006764 	.word	0x08006764
 80018b8:	08006744 	.word	0x08006744

080018bc <logic_runner>:

void logic_runner() {
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
	eeprom_write(0x06,credit);
 80018c0:	4b49      	ldr	r3, [pc, #292]	; (80019e8 <logic_runner+0x12c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	4619      	mov	r1, r3
 80018c8:	2006      	movs	r0, #6
 80018ca:	f7ff fd53 	bl	8001374 <eeprom_write>
	if (selected_button != 0) {
 80018ce:	4b47      	ldr	r3, [pc, #284]	; (80019ec <logic_runner+0x130>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	b2db      	uxtb	r3, r3
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d004      	beq.n	80018e2 <logic_runner+0x26>
		logic_runner_round_counter += 1;
 80018d8:	4b45      	ldr	r3, [pc, #276]	; (80019f0 <logic_runner+0x134>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	3301      	adds	r3, #1
 80018de:	4a44      	ldr	r2, [pc, #272]	; (80019f0 <logic_runner+0x134>)
 80018e0:	6013      	str	r3, [r2, #0]
	}
	switch(selected_button){
 80018e2:	4b42      	ldr	r3, [pc, #264]	; (80019ec <logic_runner+0x130>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	3b03      	subs	r3, #3
 80018ea:	2b04      	cmp	r3, #4
 80018ec:	d82f      	bhi.n	800194e <logic_runner+0x92>
 80018ee:	a201      	add	r2, pc, #4	; (adr r2, 80018f4 <logic_runner+0x38>)
 80018f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018f4:	08001909 	.word	0x08001909
 80018f8:	08001917 	.word	0x08001917
 80018fc:	08001925 	.word	0x08001925
 8001900:	08001933 	.word	0x08001933
 8001904:	08001941 	.word	0x08001941
	case 3:
		duration_per_1credit = F1_DURATION;
 8001908:	4b3a      	ldr	r3, [pc, #232]	; (80019f4 <logic_runner+0x138>)
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	b2db      	uxtb	r3, r3
 800190e:	461a      	mov	r2, r3
 8001910:	4b39      	ldr	r3, [pc, #228]	; (80019f8 <logic_runner+0x13c>)
 8001912:	601a      	str	r2, [r3, #0]
		break;
 8001914:	e01f      	b.n	8001956 <logic_runner+0x9a>
	case 4:
		duration_per_1credit = F2_DURATION;
 8001916:	4b39      	ldr	r3, [pc, #228]	; (80019fc <logic_runner+0x140>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	b2db      	uxtb	r3, r3
 800191c:	461a      	mov	r2, r3
 800191e:	4b36      	ldr	r3, [pc, #216]	; (80019f8 <logic_runner+0x13c>)
 8001920:	601a      	str	r2, [r3, #0]
		break;
 8001922:	e018      	b.n	8001956 <logic_runner+0x9a>
	case 5:
		duration_per_1credit = F3_DURATION;
 8001924:	4b36      	ldr	r3, [pc, #216]	; (8001a00 <logic_runner+0x144>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	b2db      	uxtb	r3, r3
 800192a:	461a      	mov	r2, r3
 800192c:	4b32      	ldr	r3, [pc, #200]	; (80019f8 <logic_runner+0x13c>)
 800192e:	601a      	str	r2, [r3, #0]
		break;
 8001930:	e011      	b.n	8001956 <logic_runner+0x9a>
	case 6:
		duration_per_1credit = F4_DURATION;
 8001932:	4b34      	ldr	r3, [pc, #208]	; (8001a04 <logic_runner+0x148>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	b2db      	uxtb	r3, r3
 8001938:	461a      	mov	r2, r3
 800193a:	4b2f      	ldr	r3, [pc, #188]	; (80019f8 <logic_runner+0x13c>)
 800193c:	601a      	str	r2, [r3, #0]
		break;
 800193e:	e00a      	b.n	8001956 <logic_runner+0x9a>
	case 7:
		duration_per_1credit = F5_DURATION;
 8001940:	4b31      	ldr	r3, [pc, #196]	; (8001a08 <logic_runner+0x14c>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	b2db      	uxtb	r3, r3
 8001946:	461a      	mov	r2, r3
 8001948:	4b2b      	ldr	r3, [pc, #172]	; (80019f8 <logic_runner+0x13c>)
 800194a:	601a      	str	r2, [r3, #0]
		break;
 800194c:	e003      	b.n	8001956 <logic_runner+0x9a>
	default:
		duration_per_1credit = 10;
 800194e:	4b2a      	ldr	r3, [pc, #168]	; (80019f8 <logic_runner+0x13c>)
 8001950:	220a      	movs	r2, #10
 8001952:	601a      	str	r2, [r3, #0]
		break;
 8001954:	bf00      	nop
	}
	if(duration_per_1credit != 0){
 8001956:	4b28      	ldr	r3, [pc, #160]	; (80019f8 <logic_runner+0x13c>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d025      	beq.n	80019aa <logic_runner+0xee>
		if (logic_runner_round_counter >= duration_per_1credit && credit > 0) {
 800195e:	4b24      	ldr	r3, [pc, #144]	; (80019f0 <logic_runner+0x134>)
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	4b25      	ldr	r3, [pc, #148]	; (80019f8 <logic_runner+0x13c>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	429a      	cmp	r2, r3
 8001968:	db1f      	blt.n	80019aa <logic_runner+0xee>
 800196a:	4b1f      	ldr	r3, [pc, #124]	; (80019e8 <logic_runner+0x12c>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d01b      	beq.n	80019aa <logic_runner+0xee>
			logic_runner_round_counter = 0;
 8001972:	4b1f      	ldr	r3, [pc, #124]	; (80019f0 <logic_runner+0x134>)
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, (uint8_t *)"took 1 credit\r\n", 15, HAL_MAX_DELAY);
 8001978:	f04f 33ff 	mov.w	r3, #4294967295
 800197c:	220f      	movs	r2, #15
 800197e:	4923      	ldr	r1, [pc, #140]	; (8001a0c <logic_runner+0x150>)
 8001980:	4823      	ldr	r0, [pc, #140]	; (8001a10 <logic_runner+0x154>)
 8001982:	f003 ffcc 	bl	800591e <HAL_UART_Transmit>
			credit -= 1;
 8001986:	4b18      	ldr	r3, [pc, #96]	; (80019e8 <logic_runner+0x12c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	3b01      	subs	r3, #1
 800198c:	4a16      	ldr	r2, [pc, #88]	; (80019e8 <logic_runner+0x12c>)
 800198e:	6013      	str	r3, [r2, #0]
			if(credit < 255){
 8001990:	4b15      	ldr	r3, [pc, #84]	; (80019e8 <logic_runner+0x12c>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2bfe      	cmp	r3, #254	; 0xfe
 8001996:	d806      	bhi.n	80019a6 <logic_runner+0xea>
				//			eeprom_write(0x06,credit);
				HAL_UART_Transmit(&huart1, (uint8_t *)"writing credit value\r\n", 22,
 8001998:	f04f 33ff 	mov.w	r3, #4294967295
 800199c:	2216      	movs	r2, #22
 800199e:	491d      	ldr	r1, [pc, #116]	; (8001a14 <logic_runner+0x158>)
 80019a0:	481b      	ldr	r0, [pc, #108]	; (8001a10 <logic_runner+0x154>)
 80019a2:	f003 ffbc 	bl	800591e <HAL_UART_Transmit>
						HAL_MAX_DELAY);
			}
			serial_display_credit();
 80019a6:	f000 f83b 	bl	8001a20 <serial_display_credit>
		}
	}

	if (credit <= 0) {
 80019aa:	4b0f      	ldr	r3, [pc, #60]	; (80019e8 <logic_runner+0x12c>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d112      	bne.n	80019d8 <logic_runner+0x11c>
		//		segment_display_standby();
		reset_all_output();
 80019b2:	f7fe fe99 	bl	80006e8 <reset_all_output>
		HAL_UART_Transmit(&huart1, (uint8_t *)"time up !, disable all functions\r\n", 34,
 80019b6:	f04f 33ff 	mov.w	r3, #4294967295
 80019ba:	2222      	movs	r2, #34	; 0x22
 80019bc:	4916      	ldr	r1, [pc, #88]	; (8001a18 <logic_runner+0x15c>)
 80019be:	4814      	ldr	r0, [pc, #80]	; (8001a10 <logic_runner+0x154>)
 80019c0:	f003 ffad 	bl	800591e <HAL_UART_Transmit>
				HAL_MAX_DELAY);
		credit = 0;
 80019c4:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <logic_runner+0x12c>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	601a      	str	r2, [r3, #0]
		//		eeprom_write(0x06,0);
		system_function_start = false;
 80019ca:	4b14      	ldr	r3, [pc, #80]	; (8001a1c <logic_runner+0x160>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	701a      	strb	r2, [r3, #0]
		selected_button = 0;
 80019d0:	4b06      	ldr	r3, [pc, #24]	; (80019ec <logic_runner+0x130>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	701a      	strb	r2, [r3, #0]
	}else{
		segment_display_int(credit);
	}
}
 80019d6:	e004      	b.n	80019e2 <logic_runner+0x126>
		segment_display_int(credit);
 80019d8:	4b03      	ldr	r3, [pc, #12]	; (80019e8 <logic_runner+0x12c>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4618      	mov	r0, r3
 80019de:	f7fe fef1 	bl	80007c4 <segment_display_int>
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	200000e4 	.word	0x200000e4
 80019ec:	200000e8 	.word	0x200000e8
 80019f0:	200000ec 	.word	0x200000ec
 80019f4:	20000013 	.word	0x20000013
 80019f8:	20000008 	.word	0x20000008
 80019fc:	20000014 	.word	0x20000014
 8001a00:	20000015 	.word	0x20000015
 8001a04:	20000016 	.word	0x20000016
 8001a08:	20000017 	.word	0x20000017
 8001a0c:	0800677c 	.word	0x0800677c
 8001a10:	2000031c 	.word	0x2000031c
 8001a14:	0800678c 	.word	0x0800678c
 8001a18:	080067a4 	.word	0x080067a4
 8001a1c:	200000f0 	.word	0x200000f0

08001a20 <serial_display_credit>:

void serial_display_credit() {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b08a      	sub	sp, #40	; 0x28
 8001a24:	af00      	add	r7, sp, #0
	char buffer[35];
	sprintf(buffer, "current credit : %d \r\n", (int)credit);
 8001a26:	4b0c      	ldr	r3, [pc, #48]	; (8001a58 <serial_display_credit+0x38>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	1d3b      	adds	r3, r7, #4
 8001a2e:	490b      	ldr	r1, [pc, #44]	; (8001a5c <serial_display_credit+0x3c>)
 8001a30:	4618      	mov	r0, r3
 8001a32:	f004 f911 	bl	8005c58 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001a36:	1d3b      	adds	r3, r7, #4
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7fe fb87 	bl	800014c <strlen>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	b29a      	uxth	r2, r3
 8001a42:	1d39      	adds	r1, r7, #4
 8001a44:	f04f 33ff 	mov.w	r3, #4294967295
 8001a48:	4805      	ldr	r0, [pc, #20]	; (8001a60 <serial_display_credit+0x40>)
 8001a4a:	f003 ff68 	bl	800591e <HAL_UART_Transmit>
}
 8001a4e:	bf00      	nop
 8001a50:	3728      	adds	r7, #40	; 0x28
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	200000e4 	.word	0x200000e4
 8001a5c:	08006764 	.word	0x08006764
 8001a60:	2000031c 	.word	0x2000031c

08001a64 <stop_and_clear_tim1>:
void stop_and_clear_tim1() {
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001a68:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <stop_and_clear_tim1+0x20>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_Base_Stop_IT(&htim1);
 8001a70:	4804      	ldr	r0, [pc, #16]	; (8001a84 <stop_and_clear_tim1+0x20>)
 8001a72:	f003 f82d 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_UPDATE);
 8001a76:	4b03      	ldr	r3, [pc, #12]	; (8001a84 <stop_and_clear_tim1+0x20>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f06f 0201 	mvn.w	r2, #1
 8001a7e:	611a      	str	r2, [r3, #16]
}
 8001a80:	bf00      	nop
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	2000024c 	.word	0x2000024c

08001a88 <HAL_TIM_IC_CaptureCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b08c      	sub	sp, #48	; 0x30
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
	//	HAL_UART_Transmit(&huart2, message3, strlen(message3), HAL_MAX_DELAY);
	//	stop_and_clear_tim1();
	max7219_Turn_On();
 8001a90:	f000 fa10 	bl	8001eb4 <max7219_Turn_On>
	HAL_TIM_Base_Stop_IT(&htim2);
 8001a94:	4884      	ldr	r0, [pc, #528]	; (8001ca8 <HAL_TIM_IC_CaptureCallback+0x220>)
 8001a96:	f003 f81b 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001a9a:	4b83      	ldr	r3, [pc, #524]	; (8001ca8 <HAL_TIM_IC_CaptureCallback+0x220>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_CLEAR_IT(&htim2, TIM_IT_UPDATE);
 8001aa2:	4b81      	ldr	r3, [pc, #516]	; (8001ca8 <HAL_TIM_IC_CaptureCallback+0x220>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f06f 0201 	mvn.w	r2, #1
 8001aaa:	611a      	str	r2, [r3, #16]

	HAL_TIM_Base_Stop_IT(&htim1);
 8001aac:	487f      	ldr	r0, [pc, #508]	; (8001cac <HAL_TIM_IC_CaptureCallback+0x224>)
 8001aae:	f003 f80f 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001ab2:	4b7e      	ldr	r3, [pc, #504]	; (8001cac <HAL_TIM_IC_CaptureCallback+0x224>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_TIM_CLEAR_IT(&htim1, TIM_IT_UPDATE);
 8001aba:	4b7c      	ldr	r3, [pc, #496]	; (8001cac <HAL_TIM_IC_CaptureCallback+0x224>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f06f 0201 	mvn.w	r2, #1
 8001ac2:	611a      	str	r2, [r3, #16]


	if (htim->Instance == TIM3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) { // if the interrupt source is channel1
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a79      	ldr	r2, [pc, #484]	; (8001cb0 <HAL_TIM_IC_CaptureCallback+0x228>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	f040 8095 	bne.w	8001bfa <HAL_TIM_IC_CaptureCallback+0x172>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	7f1b      	ldrb	r3, [r3, #28]
 8001ad4:	2b01      	cmp	r3, #1
 8001ad6:	f040 8090 	bne.w	8001bfa <HAL_TIM_IC_CaptureCallback+0x172>
		HAL_UART_Transmit(&huart1, (uint8_t*)"CH1 INT\r\n", 9, HAL_MAX_DELAY);
 8001ada:	f04f 33ff 	mov.w	r3, #4294967295
 8001ade:	2209      	movs	r2, #9
 8001ae0:	4974      	ldr	r1, [pc, #464]	; (8001cb4 <HAL_TIM_IC_CaptureCallback+0x22c>)
 8001ae2:	4875      	ldr	r0, [pc, #468]	; (8001cb8 <HAL_TIM_IC_CaptureCallback+0x230>)
 8001ae4:	f003 ff1b 	bl	800591e <HAL_UART_Transmit>
		if (Is_First_Captured == 0) // if the first value is not captured
 8001ae8:	4b74      	ldr	r3, [pc, #464]	; (8001cbc <HAL_TIM_IC_CaptureCallback+0x234>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d11a      	bne.n	8001b28 <HAL_TIM_IC_CaptureCallback+0xa0>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8001af2:	2100      	movs	r1, #0
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f003 fbcb 	bl	8005290 <HAL_TIM_ReadCapturedValue>
 8001afa:	4602      	mov	r2, r0
 8001afc:	4b70      	ldr	r3, [pc, #448]	; (8001cc0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8001afe:	601a      	str	r2, [r3, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8001b00:	4b6e      	ldr	r3, [pc, #440]	; (8001cbc <HAL_TIM_IC_CaptureCallback+0x234>)
 8001b02:	2201      	movs	r2, #1
 8001b04:	701a      	strb	r2, [r3, #0]
			 (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) :\
				 ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) :\
				 ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) :\
				 ((__HANDLE__)->Instance->CCER &= (uint16_t)~TIM_CCER_CC4P))*/

			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	6a1a      	ldr	r2, [r3, #32]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f022 020a 	bic.w	r2, r2, #10
 8001b14:	621a      	str	r2, [r3, #32]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	6a1a      	ldr	r2, [r3, #32]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f042 0202 	orr.w	r2, r2, #2
 8001b24:	621a      	str	r2, [r3, #32]
 8001b26:	e068      	b.n	8001bfa <HAL_TIM_IC_CaptureCallback+0x172>
					TIM_INPUTCHANNELPOLARITY_FALLING);
		}

		else if (Is_First_Captured == 1)   // if the first is already captured
 8001b28:	4b64      	ldr	r3, [pc, #400]	; (8001cbc <HAL_TIM_IC_CaptureCallback+0x234>)
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d163      	bne.n	8001bfa <HAL_TIM_IC_CaptureCallback+0x172>
		{
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read second value
 8001b32:	2100      	movs	r1, #0
 8001b34:	6878      	ldr	r0, [r7, #4]
 8001b36:	f003 fbab 	bl	8005290 <HAL_TIM_ReadCapturedValue>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	4b61      	ldr	r3, [pc, #388]	; (8001cc4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8001b3e:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2200      	movs	r2, #0
 8001b46:	625a      	str	r2, [r3, #36]	; 0x24
			//			burst_bank_credit += bank_credit_per_pulse;
			//			burst_counter = 0;
			//			start_debounce_counter = true;
			if (IC_Val2 > IC_Val1) {
 8001b48:	4b5e      	ldr	r3, [pc, #376]	; (8001cc4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	4b5c      	ldr	r3, [pc, #368]	; (8001cc0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d907      	bls.n	8001b64 <HAL_TIM_IC_CaptureCallback+0xdc>
				Difference = IC_Val2 - IC_Val1;
 8001b54:	4b5b      	ldr	r3, [pc, #364]	; (8001cc4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	4b59      	ldr	r3, [pc, #356]	; (8001cc0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	1ad3      	subs	r3, r2, r3
 8001b5e:	4a5a      	ldr	r2, [pc, #360]	; (8001cc8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8001b60:	6013      	str	r3, [r2, #0]
 8001b62:	e00f      	b.n	8001b84 <HAL_TIM_IC_CaptureCallback+0xfc>
			}

			else if (IC_Val1 > IC_Val2) {
 8001b64:	4b56      	ldr	r3, [pc, #344]	; (8001cc0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	4b56      	ldr	r3, [pc, #344]	; (8001cc4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d909      	bls.n	8001b84 <HAL_TIM_IC_CaptureCallback+0xfc>
				Difference = ((uint16_t) 0xffff - IC_Val1) + IC_Val2;
 8001b70:	4b54      	ldr	r3, [pc, #336]	; (8001cc4 <HAL_TIM_IC_CaptureCallback+0x23c>)
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	4b52      	ldr	r3, [pc, #328]	; (8001cc0 <HAL_TIM_IC_CaptureCallback+0x238>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001b7e:	33ff      	adds	r3, #255	; 0xff
 8001b80:	4a51      	ldr	r2, [pc, #324]	; (8001cc8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8001b82:	6013      	str	r3, [r2, #0]
			}
			Is_First_Captured = 0; // set it back to false
 8001b84:	4b4d      	ldr	r3, [pc, #308]	; (8001cbc <HAL_TIM_IC_CaptureCallback+0x234>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	701a      	strb	r2, [r3, #0]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	6a1a      	ldr	r2, [r3, #32]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f022 020a 	bic.w	r2, r2, #10
 8001b98:	621a      	str	r2, [r3, #32]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	6a12      	ldr	r2, [r2, #32]
 8001ba4:	621a      	str	r2, [r3, #32]
					TIM_INPUTCHANNELPOLARITY_RISING);

			add_bank_note_credit(Difference/1000);
 8001ba6:	4b48      	ldr	r3, [pc, #288]	; (8001cc8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4a48      	ldr	r2, [pc, #288]	; (8001ccc <HAL_TIM_IC_CaptureCallback+0x244>)
 8001bac:	fba2 2303 	umull	r2, r3, r2, r3
 8001bb0:	099b      	lsrs	r3, r3, #6
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7ff fde0 	bl	8001778 <add_bank_note_credit>
			last_credit_insert_bank += bank_credit_per_pulse;
 8001bb8:	4b45      	ldr	r3, [pc, #276]	; (8001cd0 <HAL_TIM_IC_CaptureCallback+0x248>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	4b44      	ldr	r3, [pc, #272]	; (8001cd4 <HAL_TIM_IC_CaptureCallback+0x24c>)
 8001bc2:	881b      	ldrh	r3, [r3, #0]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	4b42      	ldr	r3, [pc, #264]	; (8001cd4 <HAL_TIM_IC_CaptureCallback+0x24c>)
 8001bca:	801a      	strh	r2, [r3, #0]
			char tmpp[35];
			sprintf(tmpp,"CH1:captured val : %d \r\n",(int)Difference);
 8001bcc:	4b3e      	ldr	r3, [pc, #248]	; (8001cc8 <HAL_TIM_IC_CaptureCallback+0x240>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	f107 030c 	add.w	r3, r7, #12
 8001bd6:	4940      	ldr	r1, [pc, #256]	; (8001cd8 <HAL_TIM_IC_CaptureCallback+0x250>)
 8001bd8:	4618      	mov	r0, r3
 8001bda:	f004 f83d 	bl	8005c58 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)tmpp, strlen(tmpp), HAL_MAX_DELAY);
 8001bde:	f107 030c 	add.w	r3, r7, #12
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7fe fab2 	bl	800014c <strlen>
 8001be8:	4603      	mov	r3, r0
 8001bea:	b29a      	uxth	r2, r3
 8001bec:	f107 010c 	add.w	r1, r7, #12
 8001bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8001bf4:	4830      	ldr	r0, [pc, #192]	; (8001cb8 <HAL_TIM_IC_CaptureCallback+0x230>)
 8001bf6:	f003 fe92 	bl	800591e <HAL_UART_Transmit>
			//			__HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC1);
			//			__HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC1);
		}
	}
	if (htim->Instance == TIM3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a2c      	ldr	r2, [pc, #176]	; (8001cb0 <HAL_TIM_IC_CaptureCallback+0x228>)
 8001c00:	4293      	cmp	r3, r2
 8001c02:	f040 80c0 	bne.w	8001d86 <HAL_TIM_IC_CaptureCallback+0x2fe>
			&& htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2) { // if the interrupt source is channel1
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	7f1b      	ldrb	r3, [r3, #28]
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	f040 80bb 	bne.w	8001d86 <HAL_TIM_IC_CaptureCallback+0x2fe>
		HAL_UART_Transmit(&huart1, (uint8_t*)"CH2 INT\r\n", 9, HAL_MAX_DELAY);
 8001c10:	f04f 33ff 	mov.w	r3, #4294967295
 8001c14:	2209      	movs	r2, #9
 8001c16:	4931      	ldr	r1, [pc, #196]	; (8001cdc <HAL_TIM_IC_CaptureCallback+0x254>)
 8001c18:	4827      	ldr	r0, [pc, #156]	; (8001cb8 <HAL_TIM_IC_CaptureCallback+0x230>)
 8001c1a:	f003 fe80 	bl	800591e <HAL_UART_Transmit>
		HAL_TIM_Base_Stop_IT(&htim2);
 8001c1e:	4822      	ldr	r0, [pc, #136]	; (8001ca8 <HAL_TIM_IC_CaptureCallback+0x220>)
 8001c20:	f002 ff56 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
		HAL_TIM_Base_Stop_IT(&htim1);
 8001c24:	4821      	ldr	r0, [pc, #132]	; (8001cac <HAL_TIM_IC_CaptureCallback+0x224>)
 8001c26:	f002 ff53 	bl	8004ad0 <HAL_TIM_Base_Stop_IT>
		if (coin_Is_First_Captured == 0) // if the first value is not captured
 8001c2a:	4b2d      	ldr	r3, [pc, #180]	; (8001ce0 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d11a      	bne.n	8001c6a <HAL_TIM_IC_CaptureCallback+0x1e2>
		{
			coin_IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read the first value
 8001c34:	2104      	movs	r1, #4
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f003 fb2a 	bl	8005290 <HAL_TIM_ReadCapturedValue>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	4b29      	ldr	r3, [pc, #164]	; (8001ce4 <HAL_TIM_IC_CaptureCallback+0x25c>)
 8001c40:	601a      	str	r2, [r3, #0]
			coin_Is_First_Captured = 1;  // set the first captured as true
 8001c42:	4b27      	ldr	r3, [pc, #156]	; (8001ce0 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001c44:	2201      	movs	r2, #1
 8001c46:	701a      	strb	r2, [r3, #0]

			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	6a1a      	ldr	r2, [r3, #32]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001c56:	621a      	str	r2, [r3, #32]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	6a1a      	ldr	r2, [r3, #32]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f042 0220 	orr.w	r2, r2, #32
 8001c66:	621a      	str	r2, [r3, #32]
 8001c68:	e08d      	b.n	8001d86 <HAL_TIM_IC_CaptureCallback+0x2fe>
					TIM_INPUTCHANNELPOLARITY_FALLING);
		}

		else if (coin_Is_First_Captured == 1) // if the first is already captured
 8001c6a:	4b1d      	ldr	r3, [pc, #116]	; (8001ce0 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	f040 8088 	bne.w	8001d86 <HAL_TIM_IC_CaptureCallback+0x2fe>
		{
			coin_IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2); // read second value
 8001c76:	2104      	movs	r1, #4
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f003 fb09 	bl	8005290 <HAL_TIM_ReadCapturedValue>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	4b19      	ldr	r3, [pc, #100]	; (8001ce8 <HAL_TIM_IC_CaptureCallback+0x260>)
 8001c82:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	625a      	str	r2, [r3, #36]	; 0x24
			if (coin_IC_Val2 > coin_IC_Val1) {
 8001c8c:	4b16      	ldr	r3, [pc, #88]	; (8001ce8 <HAL_TIM_IC_CaptureCallback+0x260>)
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	4b14      	ldr	r3, [pc, #80]	; (8001ce4 <HAL_TIM_IC_CaptureCallback+0x25c>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d92b      	bls.n	8001cf0 <HAL_TIM_IC_CaptureCallback+0x268>
				coin_Difference = coin_IC_Val2 - coin_IC_Val1;
 8001c98:	4b13      	ldr	r3, [pc, #76]	; (8001ce8 <HAL_TIM_IC_CaptureCallback+0x260>)
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <HAL_TIM_IC_CaptureCallback+0x25c>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	4a12      	ldr	r2, [pc, #72]	; (8001cec <HAL_TIM_IC_CaptureCallback+0x264>)
 8001ca4:	6013      	str	r3, [r2, #0]
 8001ca6:	e033      	b.n	8001d10 <HAL_TIM_IC_CaptureCallback+0x288>
 8001ca8:	20000294 	.word	0x20000294
 8001cac:	2000024c 	.word	0x2000024c
 8001cb0:	40000400 	.word	0x40000400
 8001cb4:	080067c8 	.word	0x080067c8
 8001cb8:	2000031c 	.word	0x2000031c
 8001cbc:	200000d0 	.word	0x200000d0
 8001cc0:	200000c4 	.word	0x200000c4
 8001cc4:	200000c8 	.word	0x200000c8
 8001cc8:	200000cc 	.word	0x200000cc
 8001ccc:	10624dd3 	.word	0x10624dd3
 8001cd0:	20000011 	.word	0x20000011
 8001cd4:	200000fa 	.word	0x200000fa
 8001cd8:	080067d4 	.word	0x080067d4
 8001cdc:	080067f0 	.word	0x080067f0
 8001ce0:	200000e0 	.word	0x200000e0
 8001ce4:	200000d4 	.word	0x200000d4
 8001ce8:	200000d8 	.word	0x200000d8
 8001cec:	200000dc 	.word	0x200000dc
			}

			else if (coin_IC_Val1 > coin_IC_Val2) {
 8001cf0:	4b28      	ldr	r3, [pc, #160]	; (8001d94 <HAL_TIM_IC_CaptureCallback+0x30c>)
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	4b28      	ldr	r3, [pc, #160]	; (8001d98 <HAL_TIM_IC_CaptureCallback+0x310>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d909      	bls.n	8001d10 <HAL_TIM_IC_CaptureCallback+0x288>
				coin_Difference = ((uint16_t) 0xffff - coin_IC_Val1)
																																																																																																												+ coin_IC_Val2;
 8001cfc:	4b26      	ldr	r3, [pc, #152]	; (8001d98 <HAL_TIM_IC_CaptureCallback+0x310>)
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	4b24      	ldr	r3, [pc, #144]	; (8001d94 <HAL_TIM_IC_CaptureCallback+0x30c>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001d0a:	33ff      	adds	r3, #255	; 0xff
				coin_Difference = ((uint16_t) 0xffff - coin_IC_Val1)
 8001d0c:	4a23      	ldr	r2, [pc, #140]	; (8001d9c <HAL_TIM_IC_CaptureCallback+0x314>)
 8001d0e:	6013      	str	r3, [r2, #0]
			}
			coin_Is_First_Captured = 0; // set it back to false
 8001d10:	4b23      	ldr	r3, [pc, #140]	; (8001da0 <HAL_TIM_IC_CaptureCallback+0x318>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	6a1a      	ldr	r2, [r3, #32]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8001d24:	621a      	str	r2, [r3, #32]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	6a12      	ldr	r2, [r2, #32]
 8001d30:	621a      	str	r2, [r3, #32]
					TIM_INPUTCHANNELPOLARITY_RISING);
			add_coin_credit(coin_Difference/1000);
 8001d32:	4b1a      	ldr	r3, [pc, #104]	; (8001d9c <HAL_TIM_IC_CaptureCallback+0x314>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a1b      	ldr	r2, [pc, #108]	; (8001da4 <HAL_TIM_IC_CaptureCallback+0x31c>)
 8001d38:	fba2 2303 	umull	r2, r3, r2, r3
 8001d3c:	099b      	lsrs	r3, r3, #6
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff fc90 	bl	8001664 <add_coin_credit>
			last_credit_insert += coin_credit_per_pulse;
 8001d44:	4b18      	ldr	r3, [pc, #96]	; (8001da8 <HAL_TIM_IC_CaptureCallback+0x320>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	b2db      	uxtb	r3, r3
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	4b17      	ldr	r3, [pc, #92]	; (8001dac <HAL_TIM_IC_CaptureCallback+0x324>)
 8001d4e:	881b      	ldrh	r3, [r3, #0]
 8001d50:	4413      	add	r3, r2
 8001d52:	b29a      	uxth	r2, r3
 8001d54:	4b15      	ldr	r3, [pc, #84]	; (8001dac <HAL_TIM_IC_CaptureCallback+0x324>)
 8001d56:	801a      	strh	r2, [r3, #0]
			char tmpp[35];
			sprintf(tmpp,"CH2:captured val : %d \r\n",(int)coin_Difference);
 8001d58:	4b10      	ldr	r3, [pc, #64]	; (8001d9c <HAL_TIM_IC_CaptureCallback+0x314>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	f107 030c 	add.w	r3, r7, #12
 8001d62:	4913      	ldr	r1, [pc, #76]	; (8001db0 <HAL_TIM_IC_CaptureCallback+0x328>)
 8001d64:	4618      	mov	r0, r3
 8001d66:	f003 ff77 	bl	8005c58 <siprintf>
			HAL_UART_Transmit(&huart1, (uint8_t*)tmpp, strlen(tmpp), HAL_MAX_DELAY);
 8001d6a:	f107 030c 	add.w	r3, r7, #12
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7fe f9ec 	bl	800014c <strlen>
 8001d74:	4603      	mov	r3, r0
 8001d76:	b29a      	uxth	r2, r3
 8001d78:	f107 010c 	add.w	r1, r7, #12
 8001d7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d80:	480c      	ldr	r0, [pc, #48]	; (8001db4 <HAL_TIM_IC_CaptureCallback+0x32c>)
 8001d82:	f003 fdcc 	bl	800591e <HAL_UART_Transmit>
			// set polarity to rising edge
			//			__HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC2);
			//			__HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC2);
		}
	}
	HAL_TIM_Base_Start_IT(&htim2);
 8001d86:	480c      	ldr	r0, [pc, #48]	; (8001db8 <HAL_TIM_IC_CaptureCallback+0x330>)
 8001d88:	f002 fe50 	bl	8004a2c <HAL_TIM_Base_Start_IT>
}
 8001d8c:	bf00      	nop
 8001d8e:	3730      	adds	r7, #48	; 0x30
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	200000d4 	.word	0x200000d4
 8001d98:	200000d8 	.word	0x200000d8
 8001d9c:	200000dc 	.word	0x200000dc
 8001da0:	200000e0 	.word	0x200000e0
 8001da4:	10624dd3 	.word	0x10624dd3
 8001da8:	20000012 	.word	0x20000012
 8001dac:	200000f8 	.word	0x200000f8
 8001db0:	080067fc 	.word	0x080067fc
 8001db4:	2000031c 	.word	0x2000031c
 8001db8:	20000294 	.word	0x20000294

08001dbc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr

08001dc8 <max7219_Init>:

static uint16_t getSymbol(uint8_t number);
static uint32_t lcdPow10(uint8_t n);

void max7219_Init(uint8_t intensivity)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	4603      	mov	r3, r0
 8001dd0:	71fb      	strb	r3, [r7, #7]
	max7219_Turn_On();
 8001dd2:	f000 f86f 	bl	8001eb4 <max7219_Turn_On>
	max7219_SendData(REG_SCAN_LIMIT, NUMBER_OF_DIGITS - 1);
 8001dd6:	2107      	movs	r1, #7
 8001dd8:	200b      	movs	r0, #11
 8001dda:	f000 f841 	bl	8001e60 <max7219_SendData>
	max7219_SetIntensivity(intensivity);
 8001dde:	79fb      	ldrb	r3, [r7, #7]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f000 f806 	bl	8001df2 <max7219_SetIntensivity>
	max7219_Clean();
 8001de6:	f000 f817 	bl	8001e18 <max7219_Clean>
}
 8001dea:	bf00      	nop
 8001dec:	3708      	adds	r7, #8
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <max7219_SetIntensivity>:

void max7219_SetIntensivity(uint8_t intensivity)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b082      	sub	sp, #8
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	4603      	mov	r3, r0
 8001dfa:	71fb      	strb	r3, [r7, #7]
	if (intensivity > 0x0F)
 8001dfc:	79fb      	ldrb	r3, [r7, #7]
 8001dfe:	2b0f      	cmp	r3, #15
 8001e00:	d805      	bhi.n	8001e0e <max7219_SetIntensivity+0x1c>
	{
		return;
	}

	max7219_SendData(REG_INTENSITY, intensivity);
 8001e02:	79fb      	ldrb	r3, [r7, #7]
 8001e04:	4619      	mov	r1, r3
 8001e06:	200a      	movs	r0, #10
 8001e08:	f000 f82a 	bl	8001e60 <max7219_SendData>
 8001e0c:	e000      	b.n	8001e10 <max7219_SetIntensivity+0x1e>
		return;
 8001e0e:	bf00      	nop
}
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
	...

08001e18 <max7219_Clean>:

void max7219_Clean()
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
	uint8_t clear = 0x00;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	71fb      	strb	r3, [r7, #7]

	if(decodeMode == 0xFF)
 8001e22:	4b0e      	ldr	r3, [pc, #56]	; (8001e5c <max7219_Clean+0x44>)
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	2bff      	cmp	r3, #255	; 0xff
 8001e28:	d101      	bne.n	8001e2e <max7219_Clean+0x16>
	{
		clear = BLANK;
 8001e2a:	230f      	movs	r3, #15
 8001e2c:	71fb      	strb	r3, [r7, #7]
	}

	for (int i = 0; i < 8; ++i)
 8001e2e:	2300      	movs	r3, #0
 8001e30:	603b      	str	r3, [r7, #0]
 8001e32:	e00b      	b.n	8001e4c <max7219_Clean+0x34>
	{
		max7219_SendData(i + 1, clear);
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	b2db      	uxtb	r3, r3
 8001e38:	3301      	adds	r3, #1
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	79fa      	ldrb	r2, [r7, #7]
 8001e3e:	4611      	mov	r1, r2
 8001e40:	4618      	mov	r0, r3
 8001e42:	f000 f80d 	bl	8001e60 <max7219_SendData>
	for (int i = 0; i < 8; ++i)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	603b      	str	r3, [r7, #0]
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	2b07      	cmp	r3, #7
 8001e50:	ddf0      	ble.n	8001e34 <max7219_Clean+0x1c>
	}
}
 8001e52:	bf00      	nop
 8001e54:	3708      	adds	r7, #8
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20000101 	.word	0x20000101

08001e60 <max7219_SendData>:

void max7219_SendData(uint8_t addr, uint8_t data)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	460a      	mov	r2, r1
 8001e6a:	71fb      	strb	r3, [r7, #7]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	71bb      	strb	r3, [r7, #6]
	CS_SET();
 8001e70:	2200      	movs	r2, #0
 8001e72:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e76:	480d      	ldr	r0, [pc, #52]	; (8001eac <max7219_SendData+0x4c>)
 8001e78:	f001 f993 	bl	80031a2 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &addr, 1, HAL_MAX_DELAY);
 8001e7c:	1df9      	adds	r1, r7, #7
 8001e7e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e82:	2201      	movs	r2, #1
 8001e84:	480a      	ldr	r0, [pc, #40]	; (8001eb0 <max7219_SendData+0x50>)
 8001e86:	f002 fb9f 	bl	80045c8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &data, 1, HAL_MAX_DELAY);
 8001e8a:	1db9      	adds	r1, r7, #6
 8001e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e90:	2201      	movs	r2, #1
 8001e92:	4807      	ldr	r0, [pc, #28]	; (8001eb0 <max7219_SendData+0x50>)
 8001e94:	f002 fb98 	bl	80045c8 <HAL_SPI_Transmit>
	CS_RESET();
 8001e98:	2201      	movs	r2, #1
 8001e9a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e9e:	4803      	ldr	r0, [pc, #12]	; (8001eac <max7219_SendData+0x4c>)
 8001ea0:	f001 f97f 	bl	80031a2 <HAL_GPIO_WritePin>
}
 8001ea4:	bf00      	nop
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40010c00 	.word	0x40010c00
 8001eb0:	20000164 	.word	0x20000164

08001eb4 <max7219_Turn_On>:

void max7219_Turn_On(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
	max7219_SendData(REG_SHUTDOWN, 0x01);
 8001eb8:	2101      	movs	r1, #1
 8001eba:	200c      	movs	r0, #12
 8001ebc:	f7ff ffd0 	bl	8001e60 <max7219_SendData>
}
 8001ec0:	bf00      	nop
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <max7219_Turn_Off>:

void max7219_Turn_Off(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
	max7219_SendData(REG_SHUTDOWN, 0x00);
 8001ec8:	2100      	movs	r1, #0
 8001eca:	200c      	movs	r0, #12
 8001ecc:	f7ff ffc8 	bl	8001e60 <max7219_SendData>
}
 8001ed0:	bf00      	nop
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <max7219_Decode_On>:

void max7219_Decode_On(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
	decodeMode = 0xFF;
 8001ed8:	4b05      	ldr	r3, [pc, #20]	; (8001ef0 <max7219_Decode_On+0x1c>)
 8001eda:	22ff      	movs	r2, #255	; 0xff
 8001edc:	701a      	strb	r2, [r3, #0]
	max7219_SendData(REG_DECODE_MODE, decodeMode);
 8001ede:	4b04      	ldr	r3, [pc, #16]	; (8001ef0 <max7219_Decode_On+0x1c>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	2009      	movs	r0, #9
 8001ee6:	f7ff ffbb 	bl	8001e60 <max7219_SendData>
}
 8001eea:	bf00      	nop
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000101 	.word	0x20000101

08001ef4 <max7219_PrintDigit>:
	decodeMode = 0x00;
	max7219_SendData(REG_DECODE_MODE, decodeMode);
}

void max7219_PrintDigit(MAX7219_Digits position, MAX7219_Numeric numeric, bool point)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	71fb      	strb	r3, [r7, #7]
 8001efe:	460b      	mov	r3, r1
 8001f00:	71bb      	strb	r3, [r7, #6]
 8001f02:	4613      	mov	r3, r2
 8001f04:	717b      	strb	r3, [r7, #5]
	if(position > NUMBER_OF_DIGITS)
 8001f06:	79fb      	ldrb	r3, [r7, #7]
 8001f08:	2b08      	cmp	r3, #8
 8001f0a:	d844      	bhi.n	8001f96 <max7219_PrintDigit+0xa2>
	{
		return;
	}

	if(point)
 8001f0c:	797b      	ldrb	r3, [r7, #5]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d020      	beq.n	8001f54 <max7219_PrintDigit+0x60>
	{
		if(decodeMode == 0x00)
 8001f12:	4b23      	ldr	r3, [pc, #140]	; (8001fa0 <max7219_PrintDigit+0xac>)
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d10e      	bne.n	8001f38 <max7219_PrintDigit+0x44>
		{
			max7219_SendData(position, getSymbol(numeric) | (1 << 7));
 8001f1a:	79bb      	ldrb	r3, [r7, #6]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f000 f8b9 	bl	8002094 <getSymbol>
 8001f22:	4603      	mov	r3, r0
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f2a:	b2da      	uxtb	r2, r3
 8001f2c:	79fb      	ldrb	r3, [r7, #7]
 8001f2e:	4611      	mov	r1, r2
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff ff95 	bl	8001e60 <max7219_SendData>
 8001f36:	e02f      	b.n	8001f98 <max7219_PrintDigit+0xa4>
		}
		else if(decodeMode == 0xFF)
 8001f38:	4b19      	ldr	r3, [pc, #100]	; (8001fa0 <max7219_PrintDigit+0xac>)
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	2bff      	cmp	r3, #255	; 0xff
 8001f3e:	d12b      	bne.n	8001f98 <max7219_PrintDigit+0xa4>
		{
			max7219_SendData(position, numeric | (1 << 7));
 8001f40:	79bb      	ldrb	r3, [r7, #6]
 8001f42:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f46:	b2da      	uxtb	r2, r3
 8001f48:	79fb      	ldrb	r3, [r7, #7]
 8001f4a:	4611      	mov	r1, r2
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff ff87 	bl	8001e60 <max7219_SendData>
 8001f52:	e021      	b.n	8001f98 <max7219_PrintDigit+0xa4>
		}
	}
	else
	{
		if(decodeMode == 0x00)
 8001f54:	4b12      	ldr	r3, [pc, #72]	; (8001fa0 <max7219_PrintDigit+0xac>)
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d10e      	bne.n	8001f7a <max7219_PrintDigit+0x86>
		{
			max7219_SendData(position, getSymbol(numeric) & (~(1 << 7)));
 8001f5c:	79bb      	ldrb	r3, [r7, #6]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f000 f898 	bl	8002094 <getSymbol>
 8001f64:	4603      	mov	r3, r0
 8001f66:	b2db      	uxtb	r3, r3
 8001f68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f6c:	b2da      	uxtb	r2, r3
 8001f6e:	79fb      	ldrb	r3, [r7, #7]
 8001f70:	4611      	mov	r1, r2
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff ff74 	bl	8001e60 <max7219_SendData>
 8001f78:	e00e      	b.n	8001f98 <max7219_PrintDigit+0xa4>
		}
		else if(decodeMode == 0xFF)
 8001f7a:	4b09      	ldr	r3, [pc, #36]	; (8001fa0 <max7219_PrintDigit+0xac>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	2bff      	cmp	r3, #255	; 0xff
 8001f80:	d10a      	bne.n	8001f98 <max7219_PrintDigit+0xa4>
		{
			max7219_SendData(position, numeric & (~(1 << 7)));
 8001f82:	79bb      	ldrb	r3, [r7, #6]
 8001f84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	79fb      	ldrb	r3, [r7, #7]
 8001f8c:	4611      	mov	r1, r2
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7ff ff66 	bl	8001e60 <max7219_SendData>
 8001f94:	e000      	b.n	8001f98 <max7219_PrintDigit+0xa4>
		return;
 8001f96:	bf00      	nop
		}
	}
}
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	20000101 	.word	0x20000101

08001fa4 <max7219_PrintItos>:

MAX7219_Digits max7219_PrintItos(MAX7219_Digits position, int value)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	4603      	mov	r3, r0
 8001fac:	6039      	str	r1, [r7, #0]
 8001fae:	71fb      	strb	r3, [r7, #7]
	max7219_SendData(REG_DECODE_MODE, 0xFF);
 8001fb0:	21ff      	movs	r1, #255	; 0xff
 8001fb2:	2009      	movs	r0, #9
 8001fb4:	f7ff ff54 	bl	8001e60 <max7219_SendData>

	int32_t i;

	if (value < 0)
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	da0d      	bge.n	8001fda <max7219_PrintItos+0x36>
	{
		if(position > 0)
 8001fbe:	79fb      	ldrb	r3, [r7, #7]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d007      	beq.n	8001fd4 <max7219_PrintItos+0x30>
		{
			max7219_SendData(position, MINUS);
 8001fc4:	79fb      	ldrb	r3, [r7, #7]
 8001fc6:	210a      	movs	r1, #10
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7ff ff49 	bl	8001e60 <max7219_SendData>
			position--;
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	71fb      	strb	r3, [r7, #7]
		}
		value = -value;
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	425b      	negs	r3, r3
 8001fd8:	603b      	str	r3, [r7, #0]
	}

	i = 1;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	60fb      	str	r3, [r7, #12]

	while ((value / i) > 9)
 8001fde:	e005      	b.n	8001fec <max7219_PrintItos+0x48>
	{
		i *= 10;
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	4613      	mov	r3, r2
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	4413      	add	r3, r2
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	60fb      	str	r3, [r7, #12]
	while ((value / i) > 9)
 8001fec:	683a      	ldr	r2, [r7, #0]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	fb92 f3f3 	sdiv	r3, r2, r3
 8001ff4:	2b09      	cmp	r3, #9
 8001ff6:	dcf3      	bgt.n	8001fe0 <max7219_PrintItos+0x3c>
	}

	if(position > 0)
 8001ff8:	79fb      	ldrb	r3, [r7, #7]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d00c      	beq.n	8002018 <max7219_PrintItos+0x74>
	{
		max7219_SendData(position, value/i);
 8001ffe:	683a      	ldr	r2, [r7, #0]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	fb92 f3f3 	sdiv	r3, r2, r3
 8002006:	b2da      	uxtb	r2, r3
 8002008:	79fb      	ldrb	r3, [r7, #7]
 800200a:	4611      	mov	r1, r2
 800200c:	4618      	mov	r0, r3
 800200e:	f7ff ff27 	bl	8001e60 <max7219_SendData>
		position--;
 8002012:	79fb      	ldrb	r3, [r7, #7]
 8002014:	3b01      	subs	r3, #1
 8002016:	71fb      	strb	r3, [r7, #7]
	}

	i /= 10;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	4a1c      	ldr	r2, [pc, #112]	; (800208c <max7219_PrintItos+0xe8>)
 800201c:	fb82 1203 	smull	r1, r2, r2, r3
 8002020:	1092      	asrs	r2, r2, #2
 8002022:	17db      	asrs	r3, r3, #31
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	60fb      	str	r3, [r7, #12]

	while (i > 0)
 8002028:	e022      	b.n	8002070 <max7219_PrintItos+0xcc>
	{
		if(position > 0)
 800202a:	79fb      	ldrb	r3, [r7, #7]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d017      	beq.n	8002060 <max7219_PrintItos+0xbc>
		{
			max7219_SendData(position, (value % (i * 10)) / i);
 8002030:	68fa      	ldr	r2, [r7, #12]
 8002032:	4613      	mov	r3, r2
 8002034:	009b      	lsls	r3, r3, #2
 8002036:	4413      	add	r3, r2
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	461a      	mov	r2, r3
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002042:	fb02 f201 	mul.w	r2, r2, r1
 8002046:	1a9a      	subs	r2, r3, r2
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	fb92 f3f3 	sdiv	r3, r2, r3
 800204e:	b2da      	uxtb	r2, r3
 8002050:	79fb      	ldrb	r3, [r7, #7]
 8002052:	4611      	mov	r1, r2
 8002054:	4618      	mov	r0, r3
 8002056:	f7ff ff03 	bl	8001e60 <max7219_SendData>
			position--;
 800205a:	79fb      	ldrb	r3, [r7, #7]
 800205c:	3b01      	subs	r3, #1
 800205e:	71fb      	strb	r3, [r7, #7]
		}

		i /= 10;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	4a0a      	ldr	r2, [pc, #40]	; (800208c <max7219_PrintItos+0xe8>)
 8002064:	fb82 1203 	smull	r1, r2, r2, r3
 8002068:	1092      	asrs	r2, r2, #2
 800206a:	17db      	asrs	r3, r3, #31
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	60fb      	str	r3, [r7, #12]
	while (i > 0)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2b00      	cmp	r3, #0
 8002074:	dcd9      	bgt.n	800202a <max7219_PrintItos+0x86>
	}

	max7219_SendData(REG_DECODE_MODE, decodeMode);
 8002076:	4b06      	ldr	r3, [pc, #24]	; (8002090 <max7219_PrintItos+0xec>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	4619      	mov	r1, r3
 800207c:	2009      	movs	r0, #9
 800207e:	f7ff feef 	bl	8001e60 <max7219_SendData>

	return position;
 8002082:	79fb      	ldrb	r3, [r7, #7]
}
 8002084:	4618      	mov	r0, r3
 8002086:	3710      	adds	r7, #16
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	66666667 	.word	0x66666667
 8002090:	20000101 	.word	0x20000101

08002094 <getSymbol>:

	return position;
}

static uint16_t getSymbol(uint8_t number)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	71fb      	strb	r3, [r7, #7]
	return SYMBOLS[number];
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	4a03      	ldr	r2, [pc, #12]	; (80020b0 <getSymbol+0x1c>)
 80020a2:	5cd3      	ldrb	r3, [r2, r3]
 80020a4:	b29b      	uxth	r3, r3
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	370c      	adds	r7, #12
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bc80      	pop	{r7}
 80020ae:	4770      	bx	lr
 80020b0:	20000018 	.word	0x20000018

080020b4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 80020ba:	1d3b      	adds	r3, r7, #4
 80020bc:	2100      	movs	r1, #0
 80020be:	460a      	mov	r2, r1
 80020c0:	801a      	strh	r2, [r3, #0]
 80020c2:	460a      	mov	r2, r1
 80020c4:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80020c6:	2300      	movs	r3, #0
 80020c8:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80020ca:	4b1d      	ldr	r3, [pc, #116]	; (8002140 <MX_RTC_Init+0x8c>)
 80020cc:	4a1d      	ldr	r2, [pc, #116]	; (8002144 <MX_RTC_Init+0x90>)
 80020ce:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80020d0:	4b1b      	ldr	r3, [pc, #108]	; (8002140 <MX_RTC_Init+0x8c>)
 80020d2:	f04f 32ff 	mov.w	r2, #4294967295
 80020d6:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 80020d8:	4b19      	ldr	r3, [pc, #100]	; (8002140 <MX_RTC_Init+0x8c>)
 80020da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020de:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80020e0:	4817      	ldr	r0, [pc, #92]	; (8002140 <MX_RTC_Init+0x8c>)
 80020e2:	f001 fe29 	bl	8003d38 <HAL_RTC_Init>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 80020ec:	f7ff fe66 	bl	8001dbc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80020f0:	2300      	movs	r3, #0
 80020f2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80020f4:	2300      	movs	r3, #0
 80020f6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80020f8:	2300      	movs	r3, #0
 80020fa:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80020fc:	1d3b      	adds	r3, r7, #4
 80020fe:	2201      	movs	r2, #1
 8002100:	4619      	mov	r1, r3
 8002102:	480f      	ldr	r0, [pc, #60]	; (8002140 <MX_RTC_Init+0x8c>)
 8002104:	f001 feae 	bl	8003e64 <HAL_RTC_SetTime>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 800210e:	f7ff fe55 	bl	8001dbc <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002112:	2301      	movs	r3, #1
 8002114:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8002116:	2301      	movs	r3, #1
 8002118:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 800211a:	2301      	movs	r3, #1
 800211c:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 800211e:	2300      	movs	r3, #0
 8002120:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8002122:	463b      	mov	r3, r7
 8002124:	2201      	movs	r2, #1
 8002126:	4619      	mov	r1, r3
 8002128:	4805      	ldr	r0, [pc, #20]	; (8002140 <MX_RTC_Init+0x8c>)
 800212a:	f001 ff33 	bl	8003f94 <HAL_RTC_SetDate>
 800212e:	4603      	mov	r3, r0
 8002130:	2b00      	cmp	r3, #0
 8002132:	d001      	beq.n	8002138 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8002134:	f7ff fe42 	bl	8001dbc <Error_Handler>
  }

}
 8002138:	bf00      	nop
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	20000150 	.word	0x20000150
 8002144:	40002800 	.word	0x40002800

08002148 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b084      	sub	sp, #16
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a0b      	ldr	r2, [pc, #44]	; (8002184 <HAL_RTC_MspInit+0x3c>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d110      	bne.n	800217c <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800215a:	f001 f853 	bl	8003204 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 800215e:	4b0a      	ldr	r3, [pc, #40]	; (8002188 <HAL_RTC_MspInit+0x40>)
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	4a09      	ldr	r2, [pc, #36]	; (8002188 <HAL_RTC_MspInit+0x40>)
 8002164:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002168:	61d3      	str	r3, [r2, #28]
 800216a:	4b07      	ldr	r3, [pc, #28]	; (8002188 <HAL_RTC_MspInit+0x40>)
 800216c:	69db      	ldr	r3, [r3, #28]
 800216e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002176:	4b05      	ldr	r3, [pc, #20]	; (800218c <HAL_RTC_MspInit+0x44>)
 8002178:	2201      	movs	r2, #1
 800217a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800217c:	bf00      	nop
 800217e:	3710      	adds	r7, #16
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	40002800 	.word	0x40002800
 8002188:	40021000 	.word	0x40021000
 800218c:	4242043c 	.word	0x4242043c

08002190 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8002194:	4b17      	ldr	r3, [pc, #92]	; (80021f4 <MX_SPI2_Init+0x64>)
 8002196:	4a18      	ldr	r2, [pc, #96]	; (80021f8 <MX_SPI2_Init+0x68>)
 8002198:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800219a:	4b16      	ldr	r3, [pc, #88]	; (80021f4 <MX_SPI2_Init+0x64>)
 800219c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021a0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80021a2:	4b14      	ldr	r3, [pc, #80]	; (80021f4 <MX_SPI2_Init+0x64>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80021a8:	4b12      	ldr	r3, [pc, #72]	; (80021f4 <MX_SPI2_Init+0x64>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021ae:	4b11      	ldr	r3, [pc, #68]	; (80021f4 <MX_SPI2_Init+0x64>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021b4:	4b0f      	ldr	r3, [pc, #60]	; (80021f4 <MX_SPI2_Init+0x64>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80021ba:	4b0e      	ldr	r3, [pc, #56]	; (80021f4 <MX_SPI2_Init+0x64>)
 80021bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021c0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80021c2:	4b0c      	ldr	r3, [pc, #48]	; (80021f4 <MX_SPI2_Init+0x64>)
 80021c4:	2208      	movs	r2, #8
 80021c6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021c8:	4b0a      	ldr	r3, [pc, #40]	; (80021f4 <MX_SPI2_Init+0x64>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80021ce:	4b09      	ldr	r3, [pc, #36]	; (80021f4 <MX_SPI2_Init+0x64>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021d4:	4b07      	ldr	r3, [pc, #28]	; (80021f4 <MX_SPI2_Init+0x64>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80021da:	4b06      	ldr	r3, [pc, #24]	; (80021f4 <MX_SPI2_Init+0x64>)
 80021dc:	220a      	movs	r2, #10
 80021de:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80021e0:	4804      	ldr	r0, [pc, #16]	; (80021f4 <MX_SPI2_Init+0x64>)
 80021e2:	f002 f96d 	bl	80044c0 <HAL_SPI_Init>
 80021e6:	4603      	mov	r3, r0
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d001      	beq.n	80021f0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80021ec:	f7ff fde6 	bl	8001dbc <Error_Handler>
  }

}
 80021f0:	bf00      	nop
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	20000164 	.word	0x20000164
 80021f8:	40003800 	.word	0x40003800

080021fc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b088      	sub	sp, #32
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002204:	f107 0310 	add.w	r3, r7, #16
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	605a      	str	r2, [r3, #4]
 800220e:	609a      	str	r2, [r3, #8]
 8002210:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a16      	ldr	r2, [pc, #88]	; (8002270 <HAL_SPI_MspInit+0x74>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d124      	bne.n	8002266 <HAL_SPI_MspInit+0x6a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800221c:	4b15      	ldr	r3, [pc, #84]	; (8002274 <HAL_SPI_MspInit+0x78>)
 800221e:	69db      	ldr	r3, [r3, #28]
 8002220:	4a14      	ldr	r2, [pc, #80]	; (8002274 <HAL_SPI_MspInit+0x78>)
 8002222:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002226:	61d3      	str	r3, [r2, #28]
 8002228:	4b12      	ldr	r3, [pc, #72]	; (8002274 <HAL_SPI_MspInit+0x78>)
 800222a:	69db      	ldr	r3, [r3, #28]
 800222c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002234:	4b0f      	ldr	r3, [pc, #60]	; (8002274 <HAL_SPI_MspInit+0x78>)
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	4a0e      	ldr	r2, [pc, #56]	; (8002274 <HAL_SPI_MspInit+0x78>)
 800223a:	f043 0308 	orr.w	r3, r3, #8
 800223e:	6193      	str	r3, [r2, #24]
 8002240:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <HAL_SPI_MspInit+0x78>)
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	f003 0308 	and.w	r3, r3, #8
 8002248:	60bb      	str	r3, [r7, #8]
 800224a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800224c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002250:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002252:	2302      	movs	r3, #2
 8002254:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002256:	2303      	movs	r3, #3
 8002258:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800225a:	f107 0310 	add.w	r3, r7, #16
 800225e:	4619      	mov	r1, r3
 8002260:	4805      	ldr	r0, [pc, #20]	; (8002278 <HAL_SPI_MspInit+0x7c>)
 8002262:	f000 fe2d 	bl	8002ec0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002266:	bf00      	nop
 8002268:	3720      	adds	r7, #32
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40003800 	.word	0x40003800
 8002274:	40021000 	.word	0x40021000
 8002278:	40010c00 	.word	0x40010c00

0800227c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002282:	4b27      	ldr	r3, [pc, #156]	; (8002320 <HAL_MspInit+0xa4>)
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	4a26      	ldr	r2, [pc, #152]	; (8002320 <HAL_MspInit+0xa4>)
 8002288:	f043 0301 	orr.w	r3, r3, #1
 800228c:	6193      	str	r3, [r2, #24]
 800228e:	4b24      	ldr	r3, [pc, #144]	; (8002320 <HAL_MspInit+0xa4>)
 8002290:	699b      	ldr	r3, [r3, #24]
 8002292:	f003 0301 	and.w	r3, r3, #1
 8002296:	60bb      	str	r3, [r7, #8]
 8002298:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800229a:	4b21      	ldr	r3, [pc, #132]	; (8002320 <HAL_MspInit+0xa4>)
 800229c:	69db      	ldr	r3, [r3, #28]
 800229e:	4a20      	ldr	r2, [pc, #128]	; (8002320 <HAL_MspInit+0xa4>)
 80022a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022a4:	61d3      	str	r3, [r2, #28]
 80022a6:	4b1e      	ldr	r3, [pc, #120]	; (8002320 <HAL_MspInit+0xa4>)
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ae:	607b      	str	r3, [r7, #4]
 80022b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 80022b2:	2200      	movs	r2, #0
 80022b4:	2101      	movs	r1, #1
 80022b6:	f06f 000b 	mvn.w	r0, #11
 80022ba:	f000 fdae 	bl	8002e1a <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 80022be:	2200      	movs	r2, #0
 80022c0:	2101      	movs	r1, #1
 80022c2:	f06f 000a 	mvn.w	r0, #10
 80022c6:	f000 fda8 	bl	8002e1a <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 80022ca:	2200      	movs	r2, #0
 80022cc:	2101      	movs	r1, #1
 80022ce:	f06f 0009 	mvn.w	r0, #9
 80022d2:	f000 fda2 	bl	8002e1a <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 80022d6:	2200      	movs	r2, #0
 80022d8:	2101      	movs	r1, #1
 80022da:	f06f 0004 	mvn.w	r0, #4
 80022de:	f000 fd9c 	bl	8002e1a <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 80022e2:	2200      	movs	r2, #0
 80022e4:	2101      	movs	r1, #1
 80022e6:	f06f 0003 	mvn.w	r0, #3
 80022ea:	f000 fd96 	bl	8002e1a <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 80022ee:	2200      	movs	r2, #0
 80022f0:	2101      	movs	r1, #1
 80022f2:	f06f 0001 	mvn.w	r0, #1
 80022f6:	f000 fd90 	bl	8002e1a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80022fa:	4b0a      	ldr	r3, [pc, #40]	; (8002324 <HAL_MspInit+0xa8>)
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002306:	60fb      	str	r3, [r7, #12]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	4a04      	ldr	r2, [pc, #16]	; (8002324 <HAL_MspInit+0xa8>)
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002316:	bf00      	nop
 8002318:	3710      	adds	r7, #16
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40021000 	.word	0x40021000
 8002324:	40010000 	.word	0x40010000

08002328 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002328:	b480      	push	{r7}
 800232a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800232c:	bf00      	nop
 800232e:	46bd      	mov	sp, r7
 8002330:	bc80      	pop	{r7}
 8002332:	4770      	bx	lr

08002334 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002338:	e7fe      	b.n	8002338 <HardFault_Handler+0x4>

0800233a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800233a:	b480      	push	{r7}
 800233c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800233e:	e7fe      	b.n	800233e <MemManage_Handler+0x4>

08002340 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002344:	e7fe      	b.n	8002344 <BusFault_Handler+0x4>

08002346 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002346:	b480      	push	{r7}
 8002348:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800234a:	e7fe      	b.n	800234a <UsageFault_Handler+0x4>

0800234c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002350:	bf00      	nop
 8002352:	46bd      	mov	sp, r7
 8002354:	bc80      	pop	{r7}
 8002356:	4770      	bx	lr

08002358 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800235c:	bf00      	nop
 800235e:	46bd      	mov	sp, r7
 8002360:	bc80      	pop	{r7}
 8002362:	4770      	bx	lr

08002364 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	bc80      	pop	{r7}
 800236e:	4770      	bx	lr

08002370 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002374:	f000 fbe4 	bl	8002b40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002378:	bf00      	nop
 800237a:	bd80      	pop	{r7, pc}

0800237c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8002380:	2004      	movs	r0, #4
 8002382:	f000 ff27 	bl	80031d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002386:	bf00      	nop
 8002388:	bd80      	pop	{r7, pc}

0800238a <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800238a:	b580      	push	{r7, lr}
 800238c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800238e:	2008      	movs	r0, #8
 8002390:	f000 ff20 	bl	80031d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002394:	bf00      	nop
 8002396:	bd80      	pop	{r7, pc}

08002398 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800239c:	2010      	movs	r0, #16
 800239e:	f000 ff19 	bl	80031d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80023a2:	bf00      	nop
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80023aa:	2020      	movs	r0, #32
 80023ac:	f000 ff12 	bl	80031d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 80023b0:	2040      	movs	r0, #64	; 0x40
 80023b2:	f000 ff0f 	bl	80031d4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 80023b6:	2080      	movs	r0, #128	; 0x80
 80023b8:	f000 ff0c 	bl	80031d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80023bc:	bf00      	nop
 80023be:	bd80      	pop	{r7, pc}

080023c0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023c4:	4802      	ldr	r0, [pc, #8]	; (80023d0 <TIM1_UP_IRQHandler+0x10>)
 80023c6:	f002 fd0f 	bl	8004de8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80023ca:	bf00      	nop
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	2000024c 	.word	0x2000024c

080023d4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80023d8:	4802      	ldr	r0, [pc, #8]	; (80023e4 <TIM2_IRQHandler+0x10>)
 80023da:	f002 fd05 	bl	8004de8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80023de:	bf00      	nop
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	20000294 	.word	0x20000294

080023e8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80023ec:	4802      	ldr	r0, [pc, #8]	; (80023f8 <TIM3_IRQHandler+0x10>)
 80023ee:	f002 fcfb 	bl	8004de8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	20000204 	.word	0x20000204

080023fc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002400:	4802      	ldr	r0, [pc, #8]	; (800240c <TIM4_IRQHandler+0x10>)
 8002402:	f002 fcf1 	bl	8004de8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002406:	bf00      	nop
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	200001bc 	.word	0x200001bc

08002410 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002418:	4a14      	ldr	r2, [pc, #80]	; (800246c <_sbrk+0x5c>)
 800241a:	4b15      	ldr	r3, [pc, #84]	; (8002470 <_sbrk+0x60>)
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002424:	4b13      	ldr	r3, [pc, #76]	; (8002474 <_sbrk+0x64>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d102      	bne.n	8002432 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800242c:	4b11      	ldr	r3, [pc, #68]	; (8002474 <_sbrk+0x64>)
 800242e:	4a12      	ldr	r2, [pc, #72]	; (8002478 <_sbrk+0x68>)
 8002430:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002432:	4b10      	ldr	r3, [pc, #64]	; (8002474 <_sbrk+0x64>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4413      	add	r3, r2
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	429a      	cmp	r2, r3
 800243e:	d207      	bcs.n	8002450 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002440:	f003 fbd8 	bl	8005bf4 <__errno>
 8002444:	4602      	mov	r2, r0
 8002446:	230c      	movs	r3, #12
 8002448:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800244a:	f04f 33ff 	mov.w	r3, #4294967295
 800244e:	e009      	b.n	8002464 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002450:	4b08      	ldr	r3, [pc, #32]	; (8002474 <_sbrk+0x64>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002456:	4b07      	ldr	r3, [pc, #28]	; (8002474 <_sbrk+0x64>)
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4413      	add	r3, r2
 800245e:	4a05      	ldr	r2, [pc, #20]	; (8002474 <_sbrk+0x64>)
 8002460:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002462:	68fb      	ldr	r3, [r7, #12]
}
 8002464:	4618      	mov	r0, r3
 8002466:	3718      	adds	r7, #24
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20005000 	.word	0x20005000
 8002470:	00000400 	.word	0x00000400
 8002474:	20000104 	.word	0x20000104
 8002478:	20000368 	.word	0x20000368

0800247c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002480:	bf00      	nop
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr

08002488 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800248e:	f107 0308 	add.w	r3, r7, #8
 8002492:	2200      	movs	r2, #0
 8002494:	601a      	str	r2, [r3, #0]
 8002496:	605a      	str	r2, [r3, #4]
 8002498:	609a      	str	r2, [r3, #8]
 800249a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800249c:	463b      	mov	r3, r7
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]
 80024a2:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 80024a4:	4b1f      	ldr	r3, [pc, #124]	; (8002524 <MX_TIM1_Init+0x9c>)
 80024a6:	4a20      	ldr	r2, [pc, #128]	; (8002528 <MX_TIM1_Init+0xa0>)
 80024a8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 524;
 80024aa:	4b1e      	ldr	r3, [pc, #120]	; (8002524 <MX_TIM1_Init+0x9c>)
 80024ac:	f44f 7203 	mov.w	r2, #524	; 0x20c
 80024b0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024b2:	4b1c      	ldr	r3, [pc, #112]	; (8002524 <MX_TIM1_Init+0x9c>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 63999;
 80024b8:	4b1a      	ldr	r3, [pc, #104]	; (8002524 <MX_TIM1_Init+0x9c>)
 80024ba:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 80024be:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024c0:	4b18      	ldr	r3, [pc, #96]	; (8002524 <MX_TIM1_Init+0x9c>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80024c6:	4b17      	ldr	r3, [pc, #92]	; (8002524 <MX_TIM1_Init+0x9c>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024cc:	4b15      	ldr	r3, [pc, #84]	; (8002524 <MX_TIM1_Init+0x9c>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80024d2:	4814      	ldr	r0, [pc, #80]	; (8002524 <MX_TIM1_Init+0x9c>)
 80024d4:	f002 fa5a 	bl	800498c <HAL_TIM_Base_Init>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80024de:	f7ff fc6d 	bl	8001dbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024e6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80024e8:	f107 0308 	add.w	r3, r7, #8
 80024ec:	4619      	mov	r1, r3
 80024ee:	480d      	ldr	r0, [pc, #52]	; (8002524 <MX_TIM1_Init+0x9c>)
 80024f0:	f002 fe16 	bl	8005120 <HAL_TIM_ConfigClockSource>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80024fa:	f7ff fc5f 	bl	8001dbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024fe:	2300      	movs	r3, #0
 8002500:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002502:	2300      	movs	r3, #0
 8002504:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002506:	463b      	mov	r3, r7
 8002508:	4619      	mov	r1, r3
 800250a:	4806      	ldr	r0, [pc, #24]	; (8002524 <MX_TIM1_Init+0x9c>)
 800250c:	f003 f94a 	bl	80057a4 <HAL_TIMEx_MasterConfigSynchronization>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8002516:	f7ff fc51 	bl	8001dbc <Error_Handler>
  }

}
 800251a:	bf00      	nop
 800251c:	3718      	adds	r7, #24
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	2000024c 	.word	0x2000024c
 8002528:	40012c00 	.word	0x40012c00

0800252c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b086      	sub	sp, #24
 8002530:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002532:	f107 0308 	add.w	r3, r7, #8
 8002536:	2200      	movs	r2, #0
 8002538:	601a      	str	r2, [r3, #0]
 800253a:	605a      	str	r2, [r3, #4]
 800253c:	609a      	str	r2, [r3, #8]
 800253e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002540:	463b      	mov	r3, r7
 8002542:	2200      	movs	r2, #0
 8002544:	601a      	str	r2, [r3, #0]
 8002546:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8002548:	4b1d      	ldr	r3, [pc, #116]	; (80025c0 <MX_TIM2_Init+0x94>)
 800254a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800254e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 74;
 8002550:	4b1b      	ldr	r3, [pc, #108]	; (80025c0 <MX_TIM2_Init+0x94>)
 8002552:	224a      	movs	r2, #74	; 0x4a
 8002554:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002556:	4b1a      	ldr	r3, [pc, #104]	; (80025c0 <MX_TIM2_Init+0x94>)
 8002558:	2200      	movs	r2, #0
 800255a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 63999;
 800255c:	4b18      	ldr	r3, [pc, #96]	; (80025c0 <MX_TIM2_Init+0x94>)
 800255e:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8002562:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002564:	4b16      	ldr	r3, [pc, #88]	; (80025c0 <MX_TIM2_Init+0x94>)
 8002566:	2200      	movs	r2, #0
 8002568:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800256a:	4b15      	ldr	r3, [pc, #84]	; (80025c0 <MX_TIM2_Init+0x94>)
 800256c:	2280      	movs	r2, #128	; 0x80
 800256e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002570:	4813      	ldr	r0, [pc, #76]	; (80025c0 <MX_TIM2_Init+0x94>)
 8002572:	f002 fa0b 	bl	800498c <HAL_TIM_Base_Init>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800257c:	f7ff fc1e 	bl	8001dbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002580:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002584:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002586:	f107 0308 	add.w	r3, r7, #8
 800258a:	4619      	mov	r1, r3
 800258c:	480c      	ldr	r0, [pc, #48]	; (80025c0 <MX_TIM2_Init+0x94>)
 800258e:	f002 fdc7 	bl	8005120 <HAL_TIM_ConfigClockSource>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002598:	f7ff fc10 	bl	8001dbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800259c:	2300      	movs	r3, #0
 800259e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025a0:	2300      	movs	r3, #0
 80025a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025a4:	463b      	mov	r3, r7
 80025a6:	4619      	mov	r1, r3
 80025a8:	4805      	ldr	r0, [pc, #20]	; (80025c0 <MX_TIM2_Init+0x94>)
 80025aa:	f003 f8fb 	bl	80057a4 <HAL_TIMEx_MasterConfigSynchronization>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80025b4:	f7ff fc02 	bl	8001dbc <Error_Handler>
  }

}
 80025b8:	bf00      	nop
 80025ba:	3718      	adds	r7, #24
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	20000294 	.word	0x20000294

080025c4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b08a      	sub	sp, #40	; 0x28
 80025c8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025ca:	f107 0318 	add.w	r3, r7, #24
 80025ce:	2200      	movs	r2, #0
 80025d0:	601a      	str	r2, [r3, #0]
 80025d2:	605a      	str	r2, [r3, #4]
 80025d4:	609a      	str	r2, [r3, #8]
 80025d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025d8:	f107 0310 	add.w	r3, r7, #16
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80025e2:	463b      	mov	r3, r7
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]
 80025e8:	605a      	str	r2, [r3, #4]
 80025ea:	609a      	str	r2, [r3, #8]
 80025ec:	60da      	str	r2, [r3, #12]

  htim3.Instance = TIM3;
 80025ee:	4b31      	ldr	r3, [pc, #196]	; (80026b4 <MX_TIM3_Init+0xf0>)
 80025f0:	4a31      	ldr	r2, [pc, #196]	; (80026b8 <MX_TIM3_Init+0xf4>)
 80025f2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80025f4:	4b2f      	ldr	r3, [pc, #188]	; (80026b4 <MX_TIM3_Init+0xf0>)
 80025f6:	2247      	movs	r2, #71	; 0x47
 80025f8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025fa:	4b2e      	ldr	r3, [pc, #184]	; (80026b4 <MX_TIM3_Init+0xf0>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff-1;
 8002600:	4b2c      	ldr	r3, [pc, #176]	; (80026b4 <MX_TIM3_Init+0xf0>)
 8002602:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002606:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002608:	4b2a      	ldr	r3, [pc, #168]	; (80026b4 <MX_TIM3_Init+0xf0>)
 800260a:	2200      	movs	r2, #0
 800260c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800260e:	4b29      	ldr	r3, [pc, #164]	; (80026b4 <MX_TIM3_Init+0xf0>)
 8002610:	2200      	movs	r2, #0
 8002612:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002614:	4827      	ldr	r0, [pc, #156]	; (80026b4 <MX_TIM3_Init+0xf0>)
 8002616:	f002 f9b9 	bl	800498c <HAL_TIM_Base_Init>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d001      	beq.n	8002624 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8002620:	f7ff fbcc 	bl	8001dbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002624:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002628:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800262a:	f107 0318 	add.w	r3, r7, #24
 800262e:	4619      	mov	r1, r3
 8002630:	4820      	ldr	r0, [pc, #128]	; (80026b4 <MX_TIM3_Init+0xf0>)
 8002632:	f002 fd75 	bl	8005120 <HAL_TIM_ConfigClockSource>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d001      	beq.n	8002640 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800263c:	f7ff fbbe 	bl	8001dbc <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002640:	481c      	ldr	r0, [pc, #112]	; (80026b4 <MX_TIM3_Init+0xf0>)
 8002642:	f002 fa73 	bl	8004b2c <HAL_TIM_IC_Init>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800264c:	f7ff fbb6 	bl	8001dbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002650:	2300      	movs	r3, #0
 8002652:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002658:	f107 0310 	add.w	r3, r7, #16
 800265c:	4619      	mov	r1, r3
 800265e:	4815      	ldr	r0, [pc, #84]	; (80026b4 <MX_TIM3_Init+0xf0>)
 8002660:	f003 f8a0 	bl	80057a4 <HAL_TIMEx_MasterConfigSynchronization>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 800266a:	f7ff fba7 	bl	8001dbc <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800266e:	2300      	movs	r3, #0
 8002670:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002672:	2301      	movs	r3, #1
 8002674:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002676:	2300      	movs	r3, #0
 8002678:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 5;
 800267a:	2305      	movs	r3, #5
 800267c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800267e:	463b      	mov	r3, r7
 8002680:	2200      	movs	r2, #0
 8002682:	4619      	mov	r1, r3
 8002684:	480b      	ldr	r0, [pc, #44]	; (80026b4 <MX_TIM3_Init+0xf0>)
 8002686:	f002 fcb7 	bl	8004ff8 <HAL_TIM_IC_ConfigChannel>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8002690:	f7ff fb94 	bl	8001dbc <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002694:	463b      	mov	r3, r7
 8002696:	2204      	movs	r2, #4
 8002698:	4619      	mov	r1, r3
 800269a:	4806      	ldr	r0, [pc, #24]	; (80026b4 <MX_TIM3_Init+0xf0>)
 800269c:	f002 fcac 	bl	8004ff8 <HAL_TIM_IC_ConfigChannel>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 80026a6:	f7ff fb89 	bl	8001dbc <Error_Handler>
  }

}
 80026aa:	bf00      	nop
 80026ac:	3728      	adds	r7, #40	; 0x28
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	20000204 	.word	0x20000204
 80026b8:	40000400 	.word	0x40000400

080026bc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026c2:	f107 0308 	add.w	r3, r7, #8
 80026c6:	2200      	movs	r2, #0
 80026c8:	601a      	str	r2, [r3, #0]
 80026ca:	605a      	str	r2, [r3, #4]
 80026cc:	609a      	str	r2, [r3, #8]
 80026ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026d0:	463b      	mov	r3, r7
 80026d2:	2200      	movs	r2, #0
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	605a      	str	r2, [r3, #4]

  htim4.Instance = TIM4;
 80026d8:	4b1d      	ldr	r3, [pc, #116]	; (8002750 <MX_TIM4_Init+0x94>)
 80026da:	4a1e      	ldr	r2, [pc, #120]	; (8002754 <MX_TIM4_Init+0x98>)
 80026dc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1124;
 80026de:	4b1c      	ldr	r3, [pc, #112]	; (8002750 <MX_TIM4_Init+0x94>)
 80026e0:	f240 4264 	movw	r2, #1124	; 0x464
 80026e4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026e6:	4b1a      	ldr	r3, [pc, #104]	; (8002750 <MX_TIM4_Init+0x94>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 63999;
 80026ec:	4b18      	ldr	r3, [pc, #96]	; (8002750 <MX_TIM4_Init+0x94>)
 80026ee:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 80026f2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026f4:	4b16      	ldr	r3, [pc, #88]	; (8002750 <MX_TIM4_Init+0x94>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026fa:	4b15      	ldr	r3, [pc, #84]	; (8002750 <MX_TIM4_Init+0x94>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002700:	4813      	ldr	r0, [pc, #76]	; (8002750 <MX_TIM4_Init+0x94>)
 8002702:	f002 f943 	bl	800498c <HAL_TIM_Base_Init>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d001      	beq.n	8002710 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 800270c:	f7ff fb56 	bl	8001dbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002710:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002714:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002716:	f107 0308 	add.w	r3, r7, #8
 800271a:	4619      	mov	r1, r3
 800271c:	480c      	ldr	r0, [pc, #48]	; (8002750 <MX_TIM4_Init+0x94>)
 800271e:	f002 fcff 	bl	8005120 <HAL_TIM_ConfigClockSource>
 8002722:	4603      	mov	r3, r0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d001      	beq.n	800272c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8002728:	f7ff fb48 	bl	8001dbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800272c:	2300      	movs	r3, #0
 800272e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002730:	2300      	movs	r3, #0
 8002732:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002734:	463b      	mov	r3, r7
 8002736:	4619      	mov	r1, r3
 8002738:	4805      	ldr	r0, [pc, #20]	; (8002750 <MX_TIM4_Init+0x94>)
 800273a:	f003 f833 	bl	80057a4 <HAL_TIMEx_MasterConfigSynchronization>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d001      	beq.n	8002748 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002744:	f7ff fb3a 	bl	8001dbc <Error_Handler>
  }

}
 8002748:	bf00      	nop
 800274a:	3718      	adds	r7, #24
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	200001bc 	.word	0x200001bc
 8002754:	40000800 	.word	0x40000800

08002758 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b08c      	sub	sp, #48	; 0x30
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002760:	f107 031c 	add.w	r3, r7, #28
 8002764:	2200      	movs	r2, #0
 8002766:	601a      	str	r2, [r3, #0]
 8002768:	605a      	str	r2, [r3, #4]
 800276a:	609a      	str	r2, [r3, #8]
 800276c:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM1)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a49      	ldr	r2, [pc, #292]	; (8002898 <HAL_TIM_Base_MspInit+0x140>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d114      	bne.n	80027a2 <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002778:	4b48      	ldr	r3, [pc, #288]	; (800289c <HAL_TIM_Base_MspInit+0x144>)
 800277a:	699b      	ldr	r3, [r3, #24]
 800277c:	4a47      	ldr	r2, [pc, #284]	; (800289c <HAL_TIM_Base_MspInit+0x144>)
 800277e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002782:	6193      	str	r3, [r2, #24]
 8002784:	4b45      	ldr	r3, [pc, #276]	; (800289c <HAL_TIM_Base_MspInit+0x144>)
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800278c:	61bb      	str	r3, [r7, #24]
 800278e:	69bb      	ldr	r3, [r7, #24]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 3, 0);
 8002790:	2200      	movs	r2, #0
 8002792:	2103      	movs	r1, #3
 8002794:	2019      	movs	r0, #25
 8002796:	f000 fb40 	bl	8002e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800279a:	2019      	movs	r0, #25
 800279c:	f000 fb59 	bl	8002e52 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80027a0:	e076      	b.n	8002890 <HAL_TIM_Base_MspInit+0x138>
  else if(tim_baseHandle->Instance==TIM2)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027aa:	d114      	bne.n	80027d6 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027ac:	4b3b      	ldr	r3, [pc, #236]	; (800289c <HAL_TIM_Base_MspInit+0x144>)
 80027ae:	69db      	ldr	r3, [r3, #28]
 80027b0:	4a3a      	ldr	r2, [pc, #232]	; (800289c <HAL_TIM_Base_MspInit+0x144>)
 80027b2:	f043 0301 	orr.w	r3, r3, #1
 80027b6:	61d3      	str	r3, [r2, #28]
 80027b8:	4b38      	ldr	r3, [pc, #224]	; (800289c <HAL_TIM_Base_MspInit+0x144>)
 80027ba:	69db      	ldr	r3, [r3, #28]
 80027bc:	f003 0301 	and.w	r3, r3, #1
 80027c0:	617b      	str	r3, [r7, #20]
 80027c2:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 80027c4:	2200      	movs	r2, #0
 80027c6:	2104      	movs	r1, #4
 80027c8:	201c      	movs	r0, #28
 80027ca:	f000 fb26 	bl	8002e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80027ce:	201c      	movs	r0, #28
 80027d0:	f000 fb3f 	bl	8002e52 <HAL_NVIC_EnableIRQ>
}
 80027d4:	e05c      	b.n	8002890 <HAL_TIM_Base_MspInit+0x138>
  else if(tim_baseHandle->Instance==TIM3)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a31      	ldr	r2, [pc, #196]	; (80028a0 <HAL_TIM_Base_MspInit+0x148>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d13e      	bne.n	800285e <HAL_TIM_Base_MspInit+0x106>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027e0:	4b2e      	ldr	r3, [pc, #184]	; (800289c <HAL_TIM_Base_MspInit+0x144>)
 80027e2:	69db      	ldr	r3, [r3, #28]
 80027e4:	4a2d      	ldr	r2, [pc, #180]	; (800289c <HAL_TIM_Base_MspInit+0x144>)
 80027e6:	f043 0302 	orr.w	r3, r3, #2
 80027ea:	61d3      	str	r3, [r2, #28]
 80027ec:	4b2b      	ldr	r3, [pc, #172]	; (800289c <HAL_TIM_Base_MspInit+0x144>)
 80027ee:	69db      	ldr	r3, [r3, #28]
 80027f0:	f003 0302 	and.w	r3, r3, #2
 80027f4:	613b      	str	r3, [r7, #16]
 80027f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027f8:	4b28      	ldr	r3, [pc, #160]	; (800289c <HAL_TIM_Base_MspInit+0x144>)
 80027fa:	699b      	ldr	r3, [r3, #24]
 80027fc:	4a27      	ldr	r2, [pc, #156]	; (800289c <HAL_TIM_Base_MspInit+0x144>)
 80027fe:	f043 0308 	orr.w	r3, r3, #8
 8002802:	6193      	str	r3, [r2, #24]
 8002804:	4b25      	ldr	r3, [pc, #148]	; (800289c <HAL_TIM_Base_MspInit+0x144>)
 8002806:	699b      	ldr	r3, [r3, #24]
 8002808:	f003 0308 	and.w	r3, r3, #8
 800280c:	60fb      	str	r3, [r7, #12]
 800280e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002810:	2330      	movs	r3, #48	; 0x30
 8002812:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002814:	2300      	movs	r3, #0
 8002816:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002818:	2302      	movs	r3, #2
 800281a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800281c:	f107 031c 	add.w	r3, r7, #28
 8002820:	4619      	mov	r1, r3
 8002822:	4820      	ldr	r0, [pc, #128]	; (80028a4 <HAL_TIM_Base_MspInit+0x14c>)
 8002824:	f000 fb4c 	bl	8002ec0 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8002828:	4b1f      	ldr	r3, [pc, #124]	; (80028a8 <HAL_TIM_Base_MspInit+0x150>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800282e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002830:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002834:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002838:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800283c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800283e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002840:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002844:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002846:	4a18      	ldr	r2, [pc, #96]	; (80028a8 <HAL_TIM_Base_MspInit+0x150>)
 8002848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800284a:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 800284c:	2200      	movs	r2, #0
 800284e:	2101      	movs	r1, #1
 8002850:	201d      	movs	r0, #29
 8002852:	f000 fae2 	bl	8002e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002856:	201d      	movs	r0, #29
 8002858:	f000 fafb 	bl	8002e52 <HAL_NVIC_EnableIRQ>
}
 800285c:	e018      	b.n	8002890 <HAL_TIM_Base_MspInit+0x138>
  else if(tim_baseHandle->Instance==TIM4)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a12      	ldr	r2, [pc, #72]	; (80028ac <HAL_TIM_Base_MspInit+0x154>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d113      	bne.n	8002890 <HAL_TIM_Base_MspInit+0x138>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002868:	4b0c      	ldr	r3, [pc, #48]	; (800289c <HAL_TIM_Base_MspInit+0x144>)
 800286a:	69db      	ldr	r3, [r3, #28]
 800286c:	4a0b      	ldr	r2, [pc, #44]	; (800289c <HAL_TIM_Base_MspInit+0x144>)
 800286e:	f043 0304 	orr.w	r3, r3, #4
 8002872:	61d3      	str	r3, [r2, #28]
 8002874:	4b09      	ldr	r3, [pc, #36]	; (800289c <HAL_TIM_Base_MspInit+0x144>)
 8002876:	69db      	ldr	r3, [r3, #28]
 8002878:	f003 0304 	and.w	r3, r3, #4
 800287c:	60bb      	str	r3, [r7, #8]
 800287e:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 3, 0);
 8002880:	2200      	movs	r2, #0
 8002882:	2103      	movs	r1, #3
 8002884:	201e      	movs	r0, #30
 8002886:	f000 fac8 	bl	8002e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800288a:	201e      	movs	r0, #30
 800288c:	f000 fae1 	bl	8002e52 <HAL_NVIC_EnableIRQ>
}
 8002890:	bf00      	nop
 8002892:	3730      	adds	r7, #48	; 0x30
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	40012c00 	.word	0x40012c00
 800289c:	40021000 	.word	0x40021000
 80028a0:	40000400 	.word	0x40000400
 80028a4:	40010c00 	.word	0x40010c00
 80028a8:	40010000 	.word	0x40010000
 80028ac:	40000800 	.word	0x40000800

080028b0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80028b4:	4b11      	ldr	r3, [pc, #68]	; (80028fc <MX_USART1_UART_Init+0x4c>)
 80028b6:	4a12      	ldr	r2, [pc, #72]	; (8002900 <MX_USART1_UART_Init+0x50>)
 80028b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80028ba:	4b10      	ldr	r3, [pc, #64]	; (80028fc <MX_USART1_UART_Init+0x4c>)
 80028bc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80028c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028c2:	4b0e      	ldr	r3, [pc, #56]	; (80028fc <MX_USART1_UART_Init+0x4c>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80028c8:	4b0c      	ldr	r3, [pc, #48]	; (80028fc <MX_USART1_UART_Init+0x4c>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80028ce:	4b0b      	ldr	r3, [pc, #44]	; (80028fc <MX_USART1_UART_Init+0x4c>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80028d4:	4b09      	ldr	r3, [pc, #36]	; (80028fc <MX_USART1_UART_Init+0x4c>)
 80028d6:	220c      	movs	r2, #12
 80028d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028da:	4b08      	ldr	r3, [pc, #32]	; (80028fc <MX_USART1_UART_Init+0x4c>)
 80028dc:	2200      	movs	r2, #0
 80028de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80028e0:	4b06      	ldr	r3, [pc, #24]	; (80028fc <MX_USART1_UART_Init+0x4c>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80028e6:	4805      	ldr	r0, [pc, #20]	; (80028fc <MX_USART1_UART_Init+0x4c>)
 80028e8:	f002 ffcc 	bl	8005884 <HAL_UART_Init>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80028f2:	f7ff fa63 	bl	8001dbc <Error_Handler>
  }

}
 80028f6:	bf00      	nop
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	2000031c 	.word	0x2000031c
 8002900:	40013800 	.word	0x40013800

08002904 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8002908:	4b11      	ldr	r3, [pc, #68]	; (8002950 <MX_USART3_UART_Init+0x4c>)
 800290a:	4a12      	ldr	r2, [pc, #72]	; (8002954 <MX_USART3_UART_Init+0x50>)
 800290c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800290e:	4b10      	ldr	r3, [pc, #64]	; (8002950 <MX_USART3_UART_Init+0x4c>)
 8002910:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002914:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002916:	4b0e      	ldr	r3, [pc, #56]	; (8002950 <MX_USART3_UART_Init+0x4c>)
 8002918:	2200      	movs	r2, #0
 800291a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800291c:	4b0c      	ldr	r3, [pc, #48]	; (8002950 <MX_USART3_UART_Init+0x4c>)
 800291e:	2200      	movs	r2, #0
 8002920:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002922:	4b0b      	ldr	r3, [pc, #44]	; (8002950 <MX_USART3_UART_Init+0x4c>)
 8002924:	2200      	movs	r2, #0
 8002926:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002928:	4b09      	ldr	r3, [pc, #36]	; (8002950 <MX_USART3_UART_Init+0x4c>)
 800292a:	220c      	movs	r2, #12
 800292c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800292e:	4b08      	ldr	r3, [pc, #32]	; (8002950 <MX_USART3_UART_Init+0x4c>)
 8002930:	2200      	movs	r2, #0
 8002932:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002934:	4b06      	ldr	r3, [pc, #24]	; (8002950 <MX_USART3_UART_Init+0x4c>)
 8002936:	2200      	movs	r2, #0
 8002938:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800293a:	4805      	ldr	r0, [pc, #20]	; (8002950 <MX_USART3_UART_Init+0x4c>)
 800293c:	f002 ffa2 	bl	8005884 <HAL_UART_Init>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002946:	f7ff fa39 	bl	8001dbc <Error_Handler>
  }

}
 800294a:	bf00      	nop
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	200002dc 	.word	0x200002dc
 8002954:	40004800 	.word	0x40004800

08002958 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b08a      	sub	sp, #40	; 0x28
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002960:	f107 0318 	add.w	r3, r7, #24
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
 8002968:	605a      	str	r2, [r3, #4]
 800296a:	609a      	str	r2, [r3, #8]
 800296c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a38      	ldr	r2, [pc, #224]	; (8002a54 <HAL_UART_MspInit+0xfc>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d132      	bne.n	80029de <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002978:	4b37      	ldr	r3, [pc, #220]	; (8002a58 <HAL_UART_MspInit+0x100>)
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	4a36      	ldr	r2, [pc, #216]	; (8002a58 <HAL_UART_MspInit+0x100>)
 800297e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002982:	6193      	str	r3, [r2, #24]
 8002984:	4b34      	ldr	r3, [pc, #208]	; (8002a58 <HAL_UART_MspInit+0x100>)
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800298c:	617b      	str	r3, [r7, #20]
 800298e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002990:	4b31      	ldr	r3, [pc, #196]	; (8002a58 <HAL_UART_MspInit+0x100>)
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	4a30      	ldr	r2, [pc, #192]	; (8002a58 <HAL_UART_MspInit+0x100>)
 8002996:	f043 0304 	orr.w	r3, r3, #4
 800299a:	6193      	str	r3, [r2, #24]
 800299c:	4b2e      	ldr	r3, [pc, #184]	; (8002a58 <HAL_UART_MspInit+0x100>)
 800299e:	699b      	ldr	r3, [r3, #24]
 80029a0:	f003 0304 	and.w	r3, r3, #4
 80029a4:	613b      	str	r3, [r7, #16]
 80029a6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80029a8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ae:	2302      	movs	r3, #2
 80029b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80029b2:	2303      	movs	r3, #3
 80029b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b6:	f107 0318 	add.w	r3, r7, #24
 80029ba:	4619      	mov	r1, r3
 80029bc:	4827      	ldr	r0, [pc, #156]	; (8002a5c <HAL_UART_MspInit+0x104>)
 80029be:	f000 fa7f 	bl	8002ec0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80029c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029c8:	2300      	movs	r3, #0
 80029ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d0:	f107 0318 	add.w	r3, r7, #24
 80029d4:	4619      	mov	r1, r3
 80029d6:	4821      	ldr	r0, [pc, #132]	; (8002a5c <HAL_UART_MspInit+0x104>)
 80029d8:	f000 fa72 	bl	8002ec0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80029dc:	e036      	b.n	8002a4c <HAL_UART_MspInit+0xf4>
  else if(uartHandle->Instance==USART3)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a1f      	ldr	r2, [pc, #124]	; (8002a60 <HAL_UART_MspInit+0x108>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d131      	bne.n	8002a4c <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 80029e8:	4b1b      	ldr	r3, [pc, #108]	; (8002a58 <HAL_UART_MspInit+0x100>)
 80029ea:	69db      	ldr	r3, [r3, #28]
 80029ec:	4a1a      	ldr	r2, [pc, #104]	; (8002a58 <HAL_UART_MspInit+0x100>)
 80029ee:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029f2:	61d3      	str	r3, [r2, #28]
 80029f4:	4b18      	ldr	r3, [pc, #96]	; (8002a58 <HAL_UART_MspInit+0x100>)
 80029f6:	69db      	ldr	r3, [r3, #28]
 80029f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029fc:	60fb      	str	r3, [r7, #12]
 80029fe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a00:	4b15      	ldr	r3, [pc, #84]	; (8002a58 <HAL_UART_MspInit+0x100>)
 8002a02:	699b      	ldr	r3, [r3, #24]
 8002a04:	4a14      	ldr	r2, [pc, #80]	; (8002a58 <HAL_UART_MspInit+0x100>)
 8002a06:	f043 0308 	orr.w	r3, r3, #8
 8002a0a:	6193      	str	r3, [r2, #24]
 8002a0c:	4b12      	ldr	r3, [pc, #72]	; (8002a58 <HAL_UART_MspInit+0x100>)
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	f003 0308 	and.w	r3, r3, #8
 8002a14:	60bb      	str	r3, [r7, #8]
 8002a16:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002a18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a1e:	2302      	movs	r3, #2
 8002a20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a22:	2303      	movs	r3, #3
 8002a24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a26:	f107 0318 	add.w	r3, r7, #24
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	480d      	ldr	r0, [pc, #52]	; (8002a64 <HAL_UART_MspInit+0x10c>)
 8002a2e:	f000 fa47 	bl	8002ec0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002a32:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002a36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a40:	f107 0318 	add.w	r3, r7, #24
 8002a44:	4619      	mov	r1, r3
 8002a46:	4807      	ldr	r0, [pc, #28]	; (8002a64 <HAL_UART_MspInit+0x10c>)
 8002a48:	f000 fa3a 	bl	8002ec0 <HAL_GPIO_Init>
}
 8002a4c:	bf00      	nop
 8002a4e:	3728      	adds	r7, #40	; 0x28
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	40013800 	.word	0x40013800
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	40010800 	.word	0x40010800
 8002a60:	40004800 	.word	0x40004800
 8002a64:	40010c00 	.word	0x40010c00

08002a68 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002a68:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002a6a:	e003      	b.n	8002a74 <LoopCopyDataInit>

08002a6c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002a6c:	4b0b      	ldr	r3, [pc, #44]	; (8002a9c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002a6e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002a70:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002a72:	3104      	adds	r1, #4

08002a74 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002a74:	480a      	ldr	r0, [pc, #40]	; (8002aa0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002a76:	4b0b      	ldr	r3, [pc, #44]	; (8002aa4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002a78:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002a7a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002a7c:	d3f6      	bcc.n	8002a6c <CopyDataInit>
  ldr r2, =_sbss
 8002a7e:	4a0a      	ldr	r2, [pc, #40]	; (8002aa8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002a80:	e002      	b.n	8002a88 <LoopFillZerobss>

08002a82 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002a82:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002a84:	f842 3b04 	str.w	r3, [r2], #4

08002a88 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002a88:	4b08      	ldr	r3, [pc, #32]	; (8002aac <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002a8a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002a8c:	d3f9      	bcc.n	8002a82 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002a8e:	f7ff fcf5 	bl	800247c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a92:	f003 f8b5 	bl	8005c00 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a96:	f7fd fc21 	bl	80002dc <main>
  bx lr
 8002a9a:	4770      	bx	lr
  ldr r3, =_sidata
 8002a9c:	08006894 	.word	0x08006894
  ldr r0, =_sdata
 8002aa0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002aa4:	200000a0 	.word	0x200000a0
  ldr r2, =_sbss
 8002aa8:	200000a0 	.word	0x200000a0
  ldr r3, = _ebss
 8002aac:	20000364 	.word	0x20000364

08002ab0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002ab0:	e7fe      	b.n	8002ab0 <ADC1_2_IRQHandler>
	...

08002ab4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002ab8:	4b08      	ldr	r3, [pc, #32]	; (8002adc <HAL_Init+0x28>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a07      	ldr	r2, [pc, #28]	; (8002adc <HAL_Init+0x28>)
 8002abe:	f043 0310 	orr.w	r3, r3, #16
 8002ac2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ac4:	2003      	movs	r0, #3
 8002ac6:	f000 f99d 	bl	8002e04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002aca:	2001      	movs	r0, #1
 8002acc:	f000 f808 	bl	8002ae0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ad0:	f7ff fbd4 	bl	800227c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	bd80      	pop	{r7, pc}
 8002ada:	bf00      	nop
 8002adc:	40022000 	.word	0x40022000

08002ae0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ae8:	4b12      	ldr	r3, [pc, #72]	; (8002b34 <HAL_InitTick+0x54>)
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	4b12      	ldr	r3, [pc, #72]	; (8002b38 <HAL_InitTick+0x58>)
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	4619      	mov	r1, r3
 8002af2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002af6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002afa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002afe:	4618      	mov	r0, r3
 8002b00:	f000 f9c3 	bl	8002e8a <HAL_SYSTICK_Config>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e00e      	b.n	8002b2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2b0f      	cmp	r3, #15
 8002b12:	d80a      	bhi.n	8002b2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b14:	2200      	movs	r2, #0
 8002b16:	6879      	ldr	r1, [r7, #4]
 8002b18:	f04f 30ff 	mov.w	r0, #4294967295
 8002b1c:	f000 f97d 	bl	8002e1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b20:	4a06      	ldr	r2, [pc, #24]	; (8002b3c <HAL_InitTick+0x5c>)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b26:	2300      	movs	r3, #0
 8002b28:	e000      	b.n	8002b2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3708      	adds	r7, #8
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	20000030 	.word	0x20000030
 8002b38:	20000038 	.word	0x20000038
 8002b3c:	20000034 	.word	0x20000034

08002b40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b44:	4b05      	ldr	r3, [pc, #20]	; (8002b5c <HAL_IncTick+0x1c>)
 8002b46:	781b      	ldrb	r3, [r3, #0]
 8002b48:	461a      	mov	r2, r3
 8002b4a:	4b05      	ldr	r3, [pc, #20]	; (8002b60 <HAL_IncTick+0x20>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4413      	add	r3, r2
 8002b50:	4a03      	ldr	r2, [pc, #12]	; (8002b60 <HAL_IncTick+0x20>)
 8002b52:	6013      	str	r3, [r2, #0]
}
 8002b54:	bf00      	nop
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bc80      	pop	{r7}
 8002b5a:	4770      	bx	lr
 8002b5c:	20000038 	.word	0x20000038
 8002b60:	2000035c 	.word	0x2000035c

08002b64 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  return uwTick;
 8002b68:	4b02      	ldr	r3, [pc, #8]	; (8002b74 <HAL_GetTick+0x10>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
}
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bc80      	pop	{r7}
 8002b72:	4770      	bx	lr
 8002b74:	2000035c 	.word	0x2000035c

08002b78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b80:	f7ff fff0 	bl	8002b64 <HAL_GetTick>
 8002b84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b90:	d005      	beq.n	8002b9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b92:	4b09      	ldr	r3, [pc, #36]	; (8002bb8 <HAL_Delay+0x40>)
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	461a      	mov	r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	4413      	add	r3, r2
 8002b9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b9e:	bf00      	nop
 8002ba0:	f7ff ffe0 	bl	8002b64 <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d8f7      	bhi.n	8002ba0 <HAL_Delay+0x28>
  {
  }
}
 8002bb0:	bf00      	nop
 8002bb2:	3710      	adds	r7, #16
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	20000038 	.word	0x20000038

08002bbc <HAL_GetREVID>:
  *       debug mode (not accessible by the user software in normal mode).
  *       Refer to errata sheet of these devices for more details.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
  return ((DBGMCU->IDCODE) >> DBGMCU_IDCODE_REV_ID_Pos);
 8002bc0:	4b03      	ldr	r3, [pc, #12]	; (8002bd0 <HAL_GetREVID+0x14>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	0c1b      	lsrs	r3, r3, #16
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bc80      	pop	{r7}
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	e0042000 	.word	0xe0042000

08002bd4 <HAL_GetDEVID>:
  *       debug mode (not accessible by the user software in normal mode).
  *       Refer to errata sheet of these devices for more details.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
  return ((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8002bd8:	4b03      	ldr	r3, [pc, #12]	; (8002be8 <HAL_GetDEVID+0x14>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bc80      	pop	{r7}
 8002be6:	4770      	bx	lr
 8002be8:	e0042000 	.word	0xe0042000

08002bec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b085      	sub	sp, #20
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f003 0307 	and.w	r3, r3, #7
 8002bfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bfc:	4b0c      	ldr	r3, [pc, #48]	; (8002c30 <__NVIC_SetPriorityGrouping+0x44>)
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c02:	68ba      	ldr	r2, [r7, #8]
 8002c04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c08:	4013      	ands	r3, r2
 8002c0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c14:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c1e:	4a04      	ldr	r2, [pc, #16]	; (8002c30 <__NVIC_SetPriorityGrouping+0x44>)
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	60d3      	str	r3, [r2, #12]
}
 8002c24:	bf00      	nop
 8002c26:	3714      	adds	r7, #20
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bc80      	pop	{r7}
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	e000ed00 	.word	0xe000ed00

08002c34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c38:	4b04      	ldr	r3, [pc, #16]	; (8002c4c <__NVIC_GetPriorityGrouping+0x18>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	0a1b      	lsrs	r3, r3, #8
 8002c3e:	f003 0307 	and.w	r3, r3, #7
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bc80      	pop	{r7}
 8002c48:	4770      	bx	lr
 8002c4a:	bf00      	nop
 8002c4c:	e000ed00 	.word	0xe000ed00

08002c50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	4603      	mov	r3, r0
 8002c58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	db0b      	blt.n	8002c7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c62:	79fb      	ldrb	r3, [r7, #7]
 8002c64:	f003 021f 	and.w	r2, r3, #31
 8002c68:	4906      	ldr	r1, [pc, #24]	; (8002c84 <__NVIC_EnableIRQ+0x34>)
 8002c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c6e:	095b      	lsrs	r3, r3, #5
 8002c70:	2001      	movs	r0, #1
 8002c72:	fa00 f202 	lsl.w	r2, r0, r2
 8002c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c7a:	bf00      	nop
 8002c7c:	370c      	adds	r7, #12
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bc80      	pop	{r7}
 8002c82:	4770      	bx	lr
 8002c84:	e000e100 	.word	0xe000e100

08002c88 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	4603      	mov	r3, r0
 8002c90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	db10      	blt.n	8002cbc <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c9a:	79fb      	ldrb	r3, [r7, #7]
 8002c9c:	f003 021f 	and.w	r2, r3, #31
 8002ca0:	4909      	ldr	r1, [pc, #36]	; (8002cc8 <__NVIC_DisableIRQ+0x40>)
 8002ca2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca6:	095b      	lsrs	r3, r3, #5
 8002ca8:	2001      	movs	r0, #1
 8002caa:	fa00 f202 	lsl.w	r2, r0, r2
 8002cae:	3320      	adds	r3, #32
 8002cb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002cb4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002cb8:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bc80      	pop	{r7}
 8002cc4:	4770      	bx	lr
 8002cc6:	bf00      	nop
 8002cc8:	e000e100 	.word	0xe000e100

08002ccc <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	db0c      	blt.n	8002cf8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cde:	79fb      	ldrb	r3, [r7, #7]
 8002ce0:	f003 021f 	and.w	r2, r3, #31
 8002ce4:	4907      	ldr	r1, [pc, #28]	; (8002d04 <__NVIC_ClearPendingIRQ+0x38>)
 8002ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cea:	095b      	lsrs	r3, r3, #5
 8002cec:	2001      	movs	r0, #1
 8002cee:	fa00 f202 	lsl.w	r2, r0, r2
 8002cf2:	3360      	adds	r3, #96	; 0x60
 8002cf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002cf8:	bf00      	nop
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bc80      	pop	{r7}
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	e000e100 	.word	0xe000e100

08002d08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	4603      	mov	r3, r0
 8002d10:	6039      	str	r1, [r7, #0]
 8002d12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	db0a      	blt.n	8002d32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	b2da      	uxtb	r2, r3
 8002d20:	490c      	ldr	r1, [pc, #48]	; (8002d54 <__NVIC_SetPriority+0x4c>)
 8002d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d26:	0112      	lsls	r2, r2, #4
 8002d28:	b2d2      	uxtb	r2, r2
 8002d2a:	440b      	add	r3, r1
 8002d2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d30:	e00a      	b.n	8002d48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	b2da      	uxtb	r2, r3
 8002d36:	4908      	ldr	r1, [pc, #32]	; (8002d58 <__NVIC_SetPriority+0x50>)
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	f003 030f 	and.w	r3, r3, #15
 8002d3e:	3b04      	subs	r3, #4
 8002d40:	0112      	lsls	r2, r2, #4
 8002d42:	b2d2      	uxtb	r2, r2
 8002d44:	440b      	add	r3, r1
 8002d46:	761a      	strb	r2, [r3, #24]
}
 8002d48:	bf00      	nop
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bc80      	pop	{r7}
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	e000e100 	.word	0xe000e100
 8002d58:	e000ed00 	.word	0xe000ed00

08002d5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b089      	sub	sp, #36	; 0x24
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	60f8      	str	r0, [r7, #12]
 8002d64:	60b9      	str	r1, [r7, #8]
 8002d66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	f003 0307 	and.w	r3, r3, #7
 8002d6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d70:	69fb      	ldr	r3, [r7, #28]
 8002d72:	f1c3 0307 	rsb	r3, r3, #7
 8002d76:	2b04      	cmp	r3, #4
 8002d78:	bf28      	it	cs
 8002d7a:	2304      	movcs	r3, #4
 8002d7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	3304      	adds	r3, #4
 8002d82:	2b06      	cmp	r3, #6
 8002d84:	d902      	bls.n	8002d8c <NVIC_EncodePriority+0x30>
 8002d86:	69fb      	ldr	r3, [r7, #28]
 8002d88:	3b03      	subs	r3, #3
 8002d8a:	e000      	b.n	8002d8e <NVIC_EncodePriority+0x32>
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d90:	f04f 32ff 	mov.w	r2, #4294967295
 8002d94:	69bb      	ldr	r3, [r7, #24]
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	43da      	mvns	r2, r3
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	401a      	ands	r2, r3
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002da4:	f04f 31ff 	mov.w	r1, #4294967295
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	fa01 f303 	lsl.w	r3, r1, r3
 8002dae:	43d9      	mvns	r1, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002db4:	4313      	orrs	r3, r2
         );
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3724      	adds	r7, #36	; 0x24
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bc80      	pop	{r7}
 8002dbe:	4770      	bx	lr

08002dc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002dd0:	d301      	bcc.n	8002dd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e00f      	b.n	8002df6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dd6:	4a0a      	ldr	r2, [pc, #40]	; (8002e00 <SysTick_Config+0x40>)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	3b01      	subs	r3, #1
 8002ddc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dde:	210f      	movs	r1, #15
 8002de0:	f04f 30ff 	mov.w	r0, #4294967295
 8002de4:	f7ff ff90 	bl	8002d08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002de8:	4b05      	ldr	r3, [pc, #20]	; (8002e00 <SysTick_Config+0x40>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002dee:	4b04      	ldr	r3, [pc, #16]	; (8002e00 <SysTick_Config+0x40>)
 8002df0:	2207      	movs	r2, #7
 8002df2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	e000e010 	.word	0xe000e010

08002e04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e0c:	6878      	ldr	r0, [r7, #4]
 8002e0e:	f7ff feed 	bl	8002bec <__NVIC_SetPriorityGrouping>
}
 8002e12:	bf00      	nop
 8002e14:	3708      	adds	r7, #8
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e1a:	b580      	push	{r7, lr}
 8002e1c:	b086      	sub	sp, #24
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	4603      	mov	r3, r0
 8002e22:	60b9      	str	r1, [r7, #8]
 8002e24:	607a      	str	r2, [r7, #4]
 8002e26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e2c:	f7ff ff02 	bl	8002c34 <__NVIC_GetPriorityGrouping>
 8002e30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	68b9      	ldr	r1, [r7, #8]
 8002e36:	6978      	ldr	r0, [r7, #20]
 8002e38:	f7ff ff90 	bl	8002d5c <NVIC_EncodePriority>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e42:	4611      	mov	r1, r2
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7ff ff5f 	bl	8002d08 <__NVIC_SetPriority>
}
 8002e4a:	bf00      	nop
 8002e4c:	3718      	adds	r7, #24
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}

08002e52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	b082      	sub	sp, #8
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	4603      	mov	r3, r0
 8002e5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7ff fef5 	bl	8002c50 <__NVIC_EnableIRQ>
}
 8002e66:	bf00      	nop
 8002e68:	3708      	adds	r7, #8
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}

08002e6e <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002e6e:	b580      	push	{r7, lr}
 8002e70:	b082      	sub	sp, #8
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	4603      	mov	r3, r0
 8002e76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002e78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7ff ff03 	bl	8002c88 <__NVIC_DisableIRQ>
}
 8002e82:	bf00      	nop
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b082      	sub	sp, #8
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f7ff ff94 	bl	8002dc0 <SysTick_Config>
 8002e98:	4603      	mov	r3, r0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3708      	adds	r7, #8
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	b082      	sub	sp, #8
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8002eac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7ff ff0b 	bl	8002ccc <__NVIC_ClearPendingIRQ>
}
 8002eb6:	bf00      	nop
 8002eb8:	3708      	adds	r7, #8
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
	...

08002ec0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b08b      	sub	sp, #44	; 0x2c
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ed2:	e127      	b.n	8003124 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8002edc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	69fa      	ldr	r2, [r7, #28]
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	f040 8116 	bne.w	800311e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	2b12      	cmp	r3, #18
 8002ef8:	d034      	beq.n	8002f64 <HAL_GPIO_Init+0xa4>
 8002efa:	2b12      	cmp	r3, #18
 8002efc:	d80d      	bhi.n	8002f1a <HAL_GPIO_Init+0x5a>
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d02b      	beq.n	8002f5a <HAL_GPIO_Init+0x9a>
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d804      	bhi.n	8002f10 <HAL_GPIO_Init+0x50>
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d031      	beq.n	8002f6e <HAL_GPIO_Init+0xae>
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d01c      	beq.n	8002f48 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f0e:	e048      	b.n	8002fa2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002f10:	2b03      	cmp	r3, #3
 8002f12:	d043      	beq.n	8002f9c <HAL_GPIO_Init+0xdc>
 8002f14:	2b11      	cmp	r3, #17
 8002f16:	d01b      	beq.n	8002f50 <HAL_GPIO_Init+0x90>
          break;
 8002f18:	e043      	b.n	8002fa2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002f1a:	4a89      	ldr	r2, [pc, #548]	; (8003140 <HAL_GPIO_Init+0x280>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d026      	beq.n	8002f6e <HAL_GPIO_Init+0xae>
 8002f20:	4a87      	ldr	r2, [pc, #540]	; (8003140 <HAL_GPIO_Init+0x280>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d806      	bhi.n	8002f34 <HAL_GPIO_Init+0x74>
 8002f26:	4a87      	ldr	r2, [pc, #540]	; (8003144 <HAL_GPIO_Init+0x284>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d020      	beq.n	8002f6e <HAL_GPIO_Init+0xae>
 8002f2c:	4a86      	ldr	r2, [pc, #536]	; (8003148 <HAL_GPIO_Init+0x288>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d01d      	beq.n	8002f6e <HAL_GPIO_Init+0xae>
          break;
 8002f32:	e036      	b.n	8002fa2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002f34:	4a85      	ldr	r2, [pc, #532]	; (800314c <HAL_GPIO_Init+0x28c>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d019      	beq.n	8002f6e <HAL_GPIO_Init+0xae>
 8002f3a:	4a85      	ldr	r2, [pc, #532]	; (8003150 <HAL_GPIO_Init+0x290>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d016      	beq.n	8002f6e <HAL_GPIO_Init+0xae>
 8002f40:	4a84      	ldr	r2, [pc, #528]	; (8003154 <HAL_GPIO_Init+0x294>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d013      	beq.n	8002f6e <HAL_GPIO_Init+0xae>
          break;
 8002f46:	e02c      	b.n	8002fa2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	623b      	str	r3, [r7, #32]
          break;
 8002f4e:	e028      	b.n	8002fa2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	3304      	adds	r3, #4
 8002f56:	623b      	str	r3, [r7, #32]
          break;
 8002f58:	e023      	b.n	8002fa2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	3308      	adds	r3, #8
 8002f60:	623b      	str	r3, [r7, #32]
          break;
 8002f62:	e01e      	b.n	8002fa2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	330c      	adds	r3, #12
 8002f6a:	623b      	str	r3, [r7, #32]
          break;
 8002f6c:	e019      	b.n	8002fa2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d102      	bne.n	8002f7c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f76:	2304      	movs	r3, #4
 8002f78:	623b      	str	r3, [r7, #32]
          break;
 8002f7a:	e012      	b.n	8002fa2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	2b01      	cmp	r3, #1
 8002f82:	d105      	bne.n	8002f90 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f84:	2308      	movs	r3, #8
 8002f86:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	69fa      	ldr	r2, [r7, #28]
 8002f8c:	611a      	str	r2, [r3, #16]
          break;
 8002f8e:	e008      	b.n	8002fa2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f90:	2308      	movs	r3, #8
 8002f92:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	69fa      	ldr	r2, [r7, #28]
 8002f98:	615a      	str	r2, [r3, #20]
          break;
 8002f9a:	e002      	b.n	8002fa2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	623b      	str	r3, [r7, #32]
          break;
 8002fa0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	2bff      	cmp	r3, #255	; 0xff
 8002fa6:	d801      	bhi.n	8002fac <HAL_GPIO_Init+0xec>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	e001      	b.n	8002fb0 <HAL_GPIO_Init+0xf0>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	3304      	adds	r3, #4
 8002fb0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	2bff      	cmp	r3, #255	; 0xff
 8002fb6:	d802      	bhi.n	8002fbe <HAL_GPIO_Init+0xfe>
 8002fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	e002      	b.n	8002fc4 <HAL_GPIO_Init+0x104>
 8002fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fc0:	3b08      	subs	r3, #8
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	210f      	movs	r1, #15
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd2:	43db      	mvns	r3, r3
 8002fd4:	401a      	ands	r2, r3
 8002fd6:	6a39      	ldr	r1, [r7, #32]
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	fa01 f303 	lsl.w	r3, r1, r3
 8002fde:	431a      	orrs	r2, r3
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	f000 8096 	beq.w	800311e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ff2:	4b59      	ldr	r3, [pc, #356]	; (8003158 <HAL_GPIO_Init+0x298>)
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	4a58      	ldr	r2, [pc, #352]	; (8003158 <HAL_GPIO_Init+0x298>)
 8002ff8:	f043 0301 	orr.w	r3, r3, #1
 8002ffc:	6193      	str	r3, [r2, #24]
 8002ffe:	4b56      	ldr	r3, [pc, #344]	; (8003158 <HAL_GPIO_Init+0x298>)
 8003000:	699b      	ldr	r3, [r3, #24]
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	60bb      	str	r3, [r7, #8]
 8003008:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800300a:	4a54      	ldr	r2, [pc, #336]	; (800315c <HAL_GPIO_Init+0x29c>)
 800300c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800300e:	089b      	lsrs	r3, r3, #2
 8003010:	3302      	adds	r3, #2
 8003012:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003016:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800301a:	f003 0303 	and.w	r3, r3, #3
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	220f      	movs	r2, #15
 8003022:	fa02 f303 	lsl.w	r3, r2, r3
 8003026:	43db      	mvns	r3, r3
 8003028:	68fa      	ldr	r2, [r7, #12]
 800302a:	4013      	ands	r3, r2
 800302c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a4b      	ldr	r2, [pc, #300]	; (8003160 <HAL_GPIO_Init+0x2a0>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d013      	beq.n	800305e <HAL_GPIO_Init+0x19e>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a4a      	ldr	r2, [pc, #296]	; (8003164 <HAL_GPIO_Init+0x2a4>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d00d      	beq.n	800305a <HAL_GPIO_Init+0x19a>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a49      	ldr	r2, [pc, #292]	; (8003168 <HAL_GPIO_Init+0x2a8>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d007      	beq.n	8003056 <HAL_GPIO_Init+0x196>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a48      	ldr	r2, [pc, #288]	; (800316c <HAL_GPIO_Init+0x2ac>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d101      	bne.n	8003052 <HAL_GPIO_Init+0x192>
 800304e:	2303      	movs	r3, #3
 8003050:	e006      	b.n	8003060 <HAL_GPIO_Init+0x1a0>
 8003052:	2304      	movs	r3, #4
 8003054:	e004      	b.n	8003060 <HAL_GPIO_Init+0x1a0>
 8003056:	2302      	movs	r3, #2
 8003058:	e002      	b.n	8003060 <HAL_GPIO_Init+0x1a0>
 800305a:	2301      	movs	r3, #1
 800305c:	e000      	b.n	8003060 <HAL_GPIO_Init+0x1a0>
 800305e:	2300      	movs	r3, #0
 8003060:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003062:	f002 0203 	and.w	r2, r2, #3
 8003066:	0092      	lsls	r2, r2, #2
 8003068:	4093      	lsls	r3, r2
 800306a:	68fa      	ldr	r2, [r7, #12]
 800306c:	4313      	orrs	r3, r2
 800306e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003070:	493a      	ldr	r1, [pc, #232]	; (800315c <HAL_GPIO_Init+0x29c>)
 8003072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003074:	089b      	lsrs	r3, r3, #2
 8003076:	3302      	adds	r3, #2
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003086:	2b00      	cmp	r3, #0
 8003088:	d006      	beq.n	8003098 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800308a:	4b39      	ldr	r3, [pc, #228]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	4938      	ldr	r1, [pc, #224]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	4313      	orrs	r3, r2
 8003094:	600b      	str	r3, [r1, #0]
 8003096:	e006      	b.n	80030a6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003098:	4b35      	ldr	r3, [pc, #212]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	43db      	mvns	r3, r3
 80030a0:	4933      	ldr	r1, [pc, #204]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 80030a2:	4013      	ands	r3, r2
 80030a4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d006      	beq.n	80030c0 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80030b2:	4b2f      	ldr	r3, [pc, #188]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 80030b4:	685a      	ldr	r2, [r3, #4]
 80030b6:	492e      	ldr	r1, [pc, #184]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	604b      	str	r3, [r1, #4]
 80030be:	e006      	b.n	80030ce <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030c0:	4b2b      	ldr	r3, [pc, #172]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 80030c2:	685a      	ldr	r2, [r3, #4]
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	43db      	mvns	r3, r3
 80030c8:	4929      	ldr	r1, [pc, #164]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 80030ca:	4013      	ands	r3, r2
 80030cc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d006      	beq.n	80030e8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80030da:	4b25      	ldr	r3, [pc, #148]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 80030dc:	689a      	ldr	r2, [r3, #8]
 80030de:	4924      	ldr	r1, [pc, #144]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 80030e0:	69bb      	ldr	r3, [r7, #24]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	608b      	str	r3, [r1, #8]
 80030e6:	e006      	b.n	80030f6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80030e8:	4b21      	ldr	r3, [pc, #132]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 80030ea:	689a      	ldr	r2, [r3, #8]
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	43db      	mvns	r3, r3
 80030f0:	491f      	ldr	r1, [pc, #124]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 80030f2:	4013      	ands	r3, r2
 80030f4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d006      	beq.n	8003110 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003102:	4b1b      	ldr	r3, [pc, #108]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 8003104:	68da      	ldr	r2, [r3, #12]
 8003106:	491a      	ldr	r1, [pc, #104]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	4313      	orrs	r3, r2
 800310c:	60cb      	str	r3, [r1, #12]
 800310e:	e006      	b.n	800311e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003110:	4b17      	ldr	r3, [pc, #92]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 8003112:	68da      	ldr	r2, [r3, #12]
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	43db      	mvns	r3, r3
 8003118:	4915      	ldr	r1, [pc, #84]	; (8003170 <HAL_GPIO_Init+0x2b0>)
 800311a:	4013      	ands	r3, r2
 800311c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800311e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003120:	3301      	adds	r3, #1
 8003122:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312a:	fa22 f303 	lsr.w	r3, r2, r3
 800312e:	2b00      	cmp	r3, #0
 8003130:	f47f aed0 	bne.w	8002ed4 <HAL_GPIO_Init+0x14>
  }
}
 8003134:	bf00      	nop
 8003136:	372c      	adds	r7, #44	; 0x2c
 8003138:	46bd      	mov	sp, r7
 800313a:	bc80      	pop	{r7}
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	10210000 	.word	0x10210000
 8003144:	10110000 	.word	0x10110000
 8003148:	10120000 	.word	0x10120000
 800314c:	10310000 	.word	0x10310000
 8003150:	10320000 	.word	0x10320000
 8003154:	10220000 	.word	0x10220000
 8003158:	40021000 	.word	0x40021000
 800315c:	40010000 	.word	0x40010000
 8003160:	40010800 	.word	0x40010800
 8003164:	40010c00 	.word	0x40010c00
 8003168:	40011000 	.word	0x40011000
 800316c:	40011400 	.word	0x40011400
 8003170:	40010400 	.word	0x40010400

08003174 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003174:	b480      	push	{r7}
 8003176:	b085      	sub	sp, #20
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	460b      	mov	r3, r1
 800317e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	689a      	ldr	r2, [r3, #8]
 8003184:	887b      	ldrh	r3, [r7, #2]
 8003186:	4013      	ands	r3, r2
 8003188:	2b00      	cmp	r3, #0
 800318a:	d002      	beq.n	8003192 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800318c:	2301      	movs	r3, #1
 800318e:	73fb      	strb	r3, [r7, #15]
 8003190:	e001      	b.n	8003196 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003192:	2300      	movs	r3, #0
 8003194:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003196:	7bfb      	ldrb	r3, [r7, #15]
}
 8003198:	4618      	mov	r0, r3
 800319a:	3714      	adds	r7, #20
 800319c:	46bd      	mov	sp, r7
 800319e:	bc80      	pop	{r7}
 80031a0:	4770      	bx	lr

080031a2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031a2:	b480      	push	{r7}
 80031a4:	b083      	sub	sp, #12
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	6078      	str	r0, [r7, #4]
 80031aa:	460b      	mov	r3, r1
 80031ac:	807b      	strh	r3, [r7, #2]
 80031ae:	4613      	mov	r3, r2
 80031b0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80031b2:	787b      	ldrb	r3, [r7, #1]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d003      	beq.n	80031c0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031b8:	887a      	ldrh	r2, [r7, #2]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80031be:	e003      	b.n	80031c8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80031c0:	887b      	ldrh	r3, [r7, #2]
 80031c2:	041a      	lsls	r2, r3, #16
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	611a      	str	r2, [r3, #16]
}
 80031c8:	bf00      	nop
 80031ca:	370c      	adds	r7, #12
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bc80      	pop	{r7}
 80031d0:	4770      	bx	lr
	...

080031d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	4603      	mov	r3, r0
 80031dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80031de:	4b08      	ldr	r3, [pc, #32]	; (8003200 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031e0:	695a      	ldr	r2, [r3, #20]
 80031e2:	88fb      	ldrh	r3, [r7, #6]
 80031e4:	4013      	ands	r3, r2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d006      	beq.n	80031f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80031ea:	4a05      	ldr	r2, [pc, #20]	; (8003200 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031ec:	88fb      	ldrh	r3, [r7, #6]
 80031ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80031f0:	88fb      	ldrh	r3, [r7, #6]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7fd fec2 	bl	8000f7c <HAL_GPIO_EXTI_Callback>
  }
}
 80031f8:	bf00      	nop
 80031fa:	3708      	adds	r7, #8
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	40010400 	.word	0x40010400

08003204 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003208:	4b03      	ldr	r3, [pc, #12]	; (8003218 <HAL_PWR_EnableBkUpAccess+0x14>)
 800320a:	2201      	movs	r2, #1
 800320c:	601a      	str	r2, [r3, #0]
}
 800320e:	bf00      	nop
 8003210:	46bd      	mov	sp, r7
 8003212:	bc80      	pop	{r7}
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop
 8003218:	420e0020 	.word	0x420e0020

0800321c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b086      	sub	sp, #24
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d101      	bne.n	800322e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800322a:	2301      	movs	r3, #1
 800322c:	e26c      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f003 0301 	and.w	r3, r3, #1
 8003236:	2b00      	cmp	r3, #0
 8003238:	f000 8087 	beq.w	800334a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800323c:	4b92      	ldr	r3, [pc, #584]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	f003 030c 	and.w	r3, r3, #12
 8003244:	2b04      	cmp	r3, #4
 8003246:	d00c      	beq.n	8003262 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003248:	4b8f      	ldr	r3, [pc, #572]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	f003 030c 	and.w	r3, r3, #12
 8003250:	2b08      	cmp	r3, #8
 8003252:	d112      	bne.n	800327a <HAL_RCC_OscConfig+0x5e>
 8003254:	4b8c      	ldr	r3, [pc, #560]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800325c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003260:	d10b      	bne.n	800327a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003262:	4b89      	ldr	r3, [pc, #548]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d06c      	beq.n	8003348 <HAL_RCC_OscConfig+0x12c>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d168      	bne.n	8003348 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e246      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003282:	d106      	bne.n	8003292 <HAL_RCC_OscConfig+0x76>
 8003284:	4b80      	ldr	r3, [pc, #512]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a7f      	ldr	r2, [pc, #508]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 800328a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800328e:	6013      	str	r3, [r2, #0]
 8003290:	e02e      	b.n	80032f0 <HAL_RCC_OscConfig+0xd4>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d10c      	bne.n	80032b4 <HAL_RCC_OscConfig+0x98>
 800329a:	4b7b      	ldr	r3, [pc, #492]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a7a      	ldr	r2, [pc, #488]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 80032a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032a4:	6013      	str	r3, [r2, #0]
 80032a6:	4b78      	ldr	r3, [pc, #480]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a77      	ldr	r2, [pc, #476]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 80032ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032b0:	6013      	str	r3, [r2, #0]
 80032b2:	e01d      	b.n	80032f0 <HAL_RCC_OscConfig+0xd4>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032bc:	d10c      	bne.n	80032d8 <HAL_RCC_OscConfig+0xbc>
 80032be:	4b72      	ldr	r3, [pc, #456]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a71      	ldr	r2, [pc, #452]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 80032c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032c8:	6013      	str	r3, [r2, #0]
 80032ca:	4b6f      	ldr	r3, [pc, #444]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a6e      	ldr	r2, [pc, #440]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 80032d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032d4:	6013      	str	r3, [r2, #0]
 80032d6:	e00b      	b.n	80032f0 <HAL_RCC_OscConfig+0xd4>
 80032d8:	4b6b      	ldr	r3, [pc, #428]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a6a      	ldr	r2, [pc, #424]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 80032de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032e2:	6013      	str	r3, [r2, #0]
 80032e4:	4b68      	ldr	r3, [pc, #416]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a67      	ldr	r2, [pc, #412]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 80032ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032ee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d013      	beq.n	8003320 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032f8:	f7ff fc34 	bl	8002b64 <HAL_GetTick>
 80032fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032fe:	e008      	b.n	8003312 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003300:	f7ff fc30 	bl	8002b64 <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	693b      	ldr	r3, [r7, #16]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	2b64      	cmp	r3, #100	; 0x64
 800330c:	d901      	bls.n	8003312 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e1fa      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003312:	4b5d      	ldr	r3, [pc, #372]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d0f0      	beq.n	8003300 <HAL_RCC_OscConfig+0xe4>
 800331e:	e014      	b.n	800334a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003320:	f7ff fc20 	bl	8002b64 <HAL_GetTick>
 8003324:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003326:	e008      	b.n	800333a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003328:	f7ff fc1c 	bl	8002b64 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	2b64      	cmp	r3, #100	; 0x64
 8003334:	d901      	bls.n	800333a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e1e6      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800333a:	4b53      	ldr	r3, [pc, #332]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1f0      	bne.n	8003328 <HAL_RCC_OscConfig+0x10c>
 8003346:	e000      	b.n	800334a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003348:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0302 	and.w	r3, r3, #2
 8003352:	2b00      	cmp	r3, #0
 8003354:	d063      	beq.n	800341e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003356:	4b4c      	ldr	r3, [pc, #304]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f003 030c 	and.w	r3, r3, #12
 800335e:	2b00      	cmp	r3, #0
 8003360:	d00b      	beq.n	800337a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003362:	4b49      	ldr	r3, [pc, #292]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f003 030c 	and.w	r3, r3, #12
 800336a:	2b08      	cmp	r3, #8
 800336c:	d11c      	bne.n	80033a8 <HAL_RCC_OscConfig+0x18c>
 800336e:	4b46      	ldr	r3, [pc, #280]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d116      	bne.n	80033a8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800337a:	4b43      	ldr	r3, [pc, #268]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0302 	and.w	r3, r3, #2
 8003382:	2b00      	cmp	r3, #0
 8003384:	d005      	beq.n	8003392 <HAL_RCC_OscConfig+0x176>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	2b01      	cmp	r3, #1
 800338c:	d001      	beq.n	8003392 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e1ba      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003392:	4b3d      	ldr	r3, [pc, #244]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	00db      	lsls	r3, r3, #3
 80033a0:	4939      	ldr	r1, [pc, #228]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 80033a2:	4313      	orrs	r3, r2
 80033a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033a6:	e03a      	b.n	800341e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	691b      	ldr	r3, [r3, #16]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d020      	beq.n	80033f2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033b0:	4b36      	ldr	r3, [pc, #216]	; (800348c <HAL_RCC_OscConfig+0x270>)
 80033b2:	2201      	movs	r2, #1
 80033b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b6:	f7ff fbd5 	bl	8002b64 <HAL_GetTick>
 80033ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033bc:	e008      	b.n	80033d0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033be:	f7ff fbd1 	bl	8002b64 <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d901      	bls.n	80033d0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	e19b      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033d0:	4b2d      	ldr	r3, [pc, #180]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0302 	and.w	r3, r3, #2
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d0f0      	beq.n	80033be <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033dc:	4b2a      	ldr	r3, [pc, #168]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	695b      	ldr	r3, [r3, #20]
 80033e8:	00db      	lsls	r3, r3, #3
 80033ea:	4927      	ldr	r1, [pc, #156]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 80033ec:	4313      	orrs	r3, r2
 80033ee:	600b      	str	r3, [r1, #0]
 80033f0:	e015      	b.n	800341e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033f2:	4b26      	ldr	r3, [pc, #152]	; (800348c <HAL_RCC_OscConfig+0x270>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033f8:	f7ff fbb4 	bl	8002b64 <HAL_GetTick>
 80033fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033fe:	e008      	b.n	8003412 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003400:	f7ff fbb0 	bl	8002b64 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	2b02      	cmp	r3, #2
 800340c:	d901      	bls.n	8003412 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	e17a      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003412:	4b1d      	ldr	r3, [pc, #116]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0302 	and.w	r3, r3, #2
 800341a:	2b00      	cmp	r3, #0
 800341c:	d1f0      	bne.n	8003400 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0308 	and.w	r3, r3, #8
 8003426:	2b00      	cmp	r3, #0
 8003428:	d03a      	beq.n	80034a0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	699b      	ldr	r3, [r3, #24]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d019      	beq.n	8003466 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003432:	4b17      	ldr	r3, [pc, #92]	; (8003490 <HAL_RCC_OscConfig+0x274>)
 8003434:	2201      	movs	r2, #1
 8003436:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003438:	f7ff fb94 	bl	8002b64 <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800343e:	e008      	b.n	8003452 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003440:	f7ff fb90 	bl	8002b64 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d901      	bls.n	8003452 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e15a      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003452:	4b0d      	ldr	r3, [pc, #52]	; (8003488 <HAL_RCC_OscConfig+0x26c>)
 8003454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	2b00      	cmp	r3, #0
 800345c:	d0f0      	beq.n	8003440 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800345e:	2001      	movs	r0, #1
 8003460:	f000 fada 	bl	8003a18 <RCC_Delay>
 8003464:	e01c      	b.n	80034a0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003466:	4b0a      	ldr	r3, [pc, #40]	; (8003490 <HAL_RCC_OscConfig+0x274>)
 8003468:	2200      	movs	r2, #0
 800346a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800346c:	f7ff fb7a 	bl	8002b64 <HAL_GetTick>
 8003470:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003472:	e00f      	b.n	8003494 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003474:	f7ff fb76 	bl	8002b64 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	2b02      	cmp	r3, #2
 8003480:	d908      	bls.n	8003494 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e140      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
 8003486:	bf00      	nop
 8003488:	40021000 	.word	0x40021000
 800348c:	42420000 	.word	0x42420000
 8003490:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003494:	4b9e      	ldr	r3, [pc, #632]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 8003496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003498:	f003 0302 	and.w	r3, r3, #2
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1e9      	bne.n	8003474 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0304 	and.w	r3, r3, #4
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	f000 80a6 	beq.w	80035fa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034ae:	2300      	movs	r3, #0
 80034b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034b2:	4b97      	ldr	r3, [pc, #604]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 80034b4:	69db      	ldr	r3, [r3, #28]
 80034b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d10d      	bne.n	80034da <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034be:	4b94      	ldr	r3, [pc, #592]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	4a93      	ldr	r2, [pc, #588]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 80034c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034c8:	61d3      	str	r3, [r2, #28]
 80034ca:	4b91      	ldr	r3, [pc, #580]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 80034cc:	69db      	ldr	r3, [r3, #28]
 80034ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034d2:	60bb      	str	r3, [r7, #8]
 80034d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034d6:	2301      	movs	r3, #1
 80034d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034da:	4b8e      	ldr	r3, [pc, #568]	; (8003714 <HAL_RCC_OscConfig+0x4f8>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d118      	bne.n	8003518 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034e6:	4b8b      	ldr	r3, [pc, #556]	; (8003714 <HAL_RCC_OscConfig+0x4f8>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a8a      	ldr	r2, [pc, #552]	; (8003714 <HAL_RCC_OscConfig+0x4f8>)
 80034ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034f2:	f7ff fb37 	bl	8002b64 <HAL_GetTick>
 80034f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034f8:	e008      	b.n	800350c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034fa:	f7ff fb33 	bl	8002b64 <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	2b64      	cmp	r3, #100	; 0x64
 8003506:	d901      	bls.n	800350c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e0fd      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800350c:	4b81      	ldr	r3, [pc, #516]	; (8003714 <HAL_RCC_OscConfig+0x4f8>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003514:	2b00      	cmp	r3, #0
 8003516:	d0f0      	beq.n	80034fa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	2b01      	cmp	r3, #1
 800351e:	d106      	bne.n	800352e <HAL_RCC_OscConfig+0x312>
 8003520:	4b7b      	ldr	r3, [pc, #492]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	4a7a      	ldr	r2, [pc, #488]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 8003526:	f043 0301 	orr.w	r3, r3, #1
 800352a:	6213      	str	r3, [r2, #32]
 800352c:	e02d      	b.n	800358a <HAL_RCC_OscConfig+0x36e>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d10c      	bne.n	8003550 <HAL_RCC_OscConfig+0x334>
 8003536:	4b76      	ldr	r3, [pc, #472]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 8003538:	6a1b      	ldr	r3, [r3, #32]
 800353a:	4a75      	ldr	r2, [pc, #468]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 800353c:	f023 0301 	bic.w	r3, r3, #1
 8003540:	6213      	str	r3, [r2, #32]
 8003542:	4b73      	ldr	r3, [pc, #460]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 8003544:	6a1b      	ldr	r3, [r3, #32]
 8003546:	4a72      	ldr	r2, [pc, #456]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 8003548:	f023 0304 	bic.w	r3, r3, #4
 800354c:	6213      	str	r3, [r2, #32]
 800354e:	e01c      	b.n	800358a <HAL_RCC_OscConfig+0x36e>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	2b05      	cmp	r3, #5
 8003556:	d10c      	bne.n	8003572 <HAL_RCC_OscConfig+0x356>
 8003558:	4b6d      	ldr	r3, [pc, #436]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	4a6c      	ldr	r2, [pc, #432]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 800355e:	f043 0304 	orr.w	r3, r3, #4
 8003562:	6213      	str	r3, [r2, #32]
 8003564:	4b6a      	ldr	r3, [pc, #424]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 8003566:	6a1b      	ldr	r3, [r3, #32]
 8003568:	4a69      	ldr	r2, [pc, #420]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 800356a:	f043 0301 	orr.w	r3, r3, #1
 800356e:	6213      	str	r3, [r2, #32]
 8003570:	e00b      	b.n	800358a <HAL_RCC_OscConfig+0x36e>
 8003572:	4b67      	ldr	r3, [pc, #412]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	4a66      	ldr	r2, [pc, #408]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 8003578:	f023 0301 	bic.w	r3, r3, #1
 800357c:	6213      	str	r3, [r2, #32]
 800357e:	4b64      	ldr	r3, [pc, #400]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	4a63      	ldr	r2, [pc, #396]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 8003584:	f023 0304 	bic.w	r3, r3, #4
 8003588:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d015      	beq.n	80035be <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003592:	f7ff fae7 	bl	8002b64 <HAL_GetTick>
 8003596:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003598:	e00a      	b.n	80035b0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800359a:	f7ff fae3 	bl	8002b64 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d901      	bls.n	80035b0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80035ac:	2303      	movs	r3, #3
 80035ae:	e0ab      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035b0:	4b57      	ldr	r3, [pc, #348]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 80035b2:	6a1b      	ldr	r3, [r3, #32]
 80035b4:	f003 0302 	and.w	r3, r3, #2
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d0ee      	beq.n	800359a <HAL_RCC_OscConfig+0x37e>
 80035bc:	e014      	b.n	80035e8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035be:	f7ff fad1 	bl	8002b64 <HAL_GetTick>
 80035c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035c4:	e00a      	b.n	80035dc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035c6:	f7ff facd 	bl	8002b64 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d901      	bls.n	80035dc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	e095      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035dc:	4b4c      	ldr	r3, [pc, #304]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 80035de:	6a1b      	ldr	r3, [r3, #32]
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d1ee      	bne.n	80035c6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80035e8:	7dfb      	ldrb	r3, [r7, #23]
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d105      	bne.n	80035fa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035ee:	4b48      	ldr	r3, [pc, #288]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 80035f0:	69db      	ldr	r3, [r3, #28]
 80035f2:	4a47      	ldr	r2, [pc, #284]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 80035f4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80035f8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	69db      	ldr	r3, [r3, #28]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	f000 8081 	beq.w	8003706 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003604:	4b42      	ldr	r3, [pc, #264]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f003 030c 	and.w	r3, r3, #12
 800360c:	2b08      	cmp	r3, #8
 800360e:	d061      	beq.n	80036d4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	69db      	ldr	r3, [r3, #28]
 8003614:	2b02      	cmp	r3, #2
 8003616:	d146      	bne.n	80036a6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003618:	4b3f      	ldr	r3, [pc, #252]	; (8003718 <HAL_RCC_OscConfig+0x4fc>)
 800361a:	2200      	movs	r2, #0
 800361c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800361e:	f7ff faa1 	bl	8002b64 <HAL_GetTick>
 8003622:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003624:	e008      	b.n	8003638 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003626:	f7ff fa9d 	bl	8002b64 <HAL_GetTick>
 800362a:	4602      	mov	r2, r0
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	2b02      	cmp	r3, #2
 8003632:	d901      	bls.n	8003638 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003634:	2303      	movs	r3, #3
 8003636:	e067      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003638:	4b35      	ldr	r3, [pc, #212]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d1f0      	bne.n	8003626 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6a1b      	ldr	r3, [r3, #32]
 8003648:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800364c:	d108      	bne.n	8003660 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800364e:	4b30      	ldr	r3, [pc, #192]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	492d      	ldr	r1, [pc, #180]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 800365c:	4313      	orrs	r3, r2
 800365e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003660:	4b2b      	ldr	r3, [pc, #172]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6a19      	ldr	r1, [r3, #32]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003670:	430b      	orrs	r3, r1
 8003672:	4927      	ldr	r1, [pc, #156]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 8003674:	4313      	orrs	r3, r2
 8003676:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003678:	4b27      	ldr	r3, [pc, #156]	; (8003718 <HAL_RCC_OscConfig+0x4fc>)
 800367a:	2201      	movs	r2, #1
 800367c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800367e:	f7ff fa71 	bl	8002b64 <HAL_GetTick>
 8003682:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003684:	e008      	b.n	8003698 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003686:	f7ff fa6d 	bl	8002b64 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	2b02      	cmp	r3, #2
 8003692:	d901      	bls.n	8003698 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	e037      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003698:	4b1d      	ldr	r3, [pc, #116]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d0f0      	beq.n	8003686 <HAL_RCC_OscConfig+0x46a>
 80036a4:	e02f      	b.n	8003706 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036a6:	4b1c      	ldr	r3, [pc, #112]	; (8003718 <HAL_RCC_OscConfig+0x4fc>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ac:	f7ff fa5a 	bl	8002b64 <HAL_GetTick>
 80036b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036b2:	e008      	b.n	80036c6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036b4:	f7ff fa56 	bl	8002b64 <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	2b02      	cmp	r3, #2
 80036c0:	d901      	bls.n	80036c6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	e020      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036c6:	4b12      	ldr	r3, [pc, #72]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d1f0      	bne.n	80036b4 <HAL_RCC_OscConfig+0x498>
 80036d2:	e018      	b.n	8003706 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	69db      	ldr	r3, [r3, #28]
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d101      	bne.n	80036e0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e013      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80036e0:	4b0b      	ldr	r3, [pc, #44]	; (8003710 <HAL_RCC_OscConfig+0x4f4>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6a1b      	ldr	r3, [r3, #32]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d106      	bne.n	8003702 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036fe:	429a      	cmp	r2, r3
 8003700:	d001      	beq.n	8003706 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e000      	b.n	8003708 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003706:	2300      	movs	r3, #0
}
 8003708:	4618      	mov	r0, r3
 800370a:	3718      	adds	r7, #24
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}
 8003710:	40021000 	.word	0x40021000
 8003714:	40007000 	.word	0x40007000
 8003718:	42420060 	.word	0x42420060

0800371c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d101      	bne.n	8003730 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e0d0      	b.n	80038d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003730:	4b6a      	ldr	r3, [pc, #424]	; (80038dc <HAL_RCC_ClockConfig+0x1c0>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0307 	and.w	r3, r3, #7
 8003738:	683a      	ldr	r2, [r7, #0]
 800373a:	429a      	cmp	r2, r3
 800373c:	d910      	bls.n	8003760 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800373e:	4b67      	ldr	r3, [pc, #412]	; (80038dc <HAL_RCC_ClockConfig+0x1c0>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f023 0207 	bic.w	r2, r3, #7
 8003746:	4965      	ldr	r1, [pc, #404]	; (80038dc <HAL_RCC_ClockConfig+0x1c0>)
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	4313      	orrs	r3, r2
 800374c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800374e:	4b63      	ldr	r3, [pc, #396]	; (80038dc <HAL_RCC_ClockConfig+0x1c0>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0307 	and.w	r3, r3, #7
 8003756:	683a      	ldr	r2, [r7, #0]
 8003758:	429a      	cmp	r2, r3
 800375a:	d001      	beq.n	8003760 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e0b8      	b.n	80038d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0302 	and.w	r3, r3, #2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d020      	beq.n	80037ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0304 	and.w	r3, r3, #4
 8003774:	2b00      	cmp	r3, #0
 8003776:	d005      	beq.n	8003784 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003778:	4b59      	ldr	r3, [pc, #356]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	4a58      	ldr	r2, [pc, #352]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 800377e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003782:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0308 	and.w	r3, r3, #8
 800378c:	2b00      	cmp	r3, #0
 800378e:	d005      	beq.n	800379c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003790:	4b53      	ldr	r3, [pc, #332]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	4a52      	ldr	r2, [pc, #328]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003796:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800379a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800379c:	4b50      	ldr	r3, [pc, #320]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	494d      	ldr	r1, [pc, #308]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 80037aa:	4313      	orrs	r3, r2
 80037ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d040      	beq.n	800383c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d107      	bne.n	80037d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037c2:	4b47      	ldr	r3, [pc, #284]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d115      	bne.n	80037fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e07f      	b.n	80038d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d107      	bne.n	80037ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037da:	4b41      	ldr	r3, [pc, #260]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d109      	bne.n	80037fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e073      	b.n	80038d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037ea:	4b3d      	ldr	r3, [pc, #244]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0302 	and.w	r3, r3, #2
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e06b      	b.n	80038d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037fa:	4b39      	ldr	r3, [pc, #228]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	f023 0203 	bic.w	r2, r3, #3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	4936      	ldr	r1, [pc, #216]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003808:	4313      	orrs	r3, r2
 800380a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800380c:	f7ff f9aa 	bl	8002b64 <HAL_GetTick>
 8003810:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003812:	e00a      	b.n	800382a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003814:	f7ff f9a6 	bl	8002b64 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003822:	4293      	cmp	r3, r2
 8003824:	d901      	bls.n	800382a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e053      	b.n	80038d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800382a:	4b2d      	ldr	r3, [pc, #180]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	f003 020c 	and.w	r2, r3, #12
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	429a      	cmp	r2, r3
 800383a:	d1eb      	bne.n	8003814 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800383c:	4b27      	ldr	r3, [pc, #156]	; (80038dc <HAL_RCC_ClockConfig+0x1c0>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0307 	and.w	r3, r3, #7
 8003844:	683a      	ldr	r2, [r7, #0]
 8003846:	429a      	cmp	r2, r3
 8003848:	d210      	bcs.n	800386c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800384a:	4b24      	ldr	r3, [pc, #144]	; (80038dc <HAL_RCC_ClockConfig+0x1c0>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f023 0207 	bic.w	r2, r3, #7
 8003852:	4922      	ldr	r1, [pc, #136]	; (80038dc <HAL_RCC_ClockConfig+0x1c0>)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	4313      	orrs	r3, r2
 8003858:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800385a:	4b20      	ldr	r3, [pc, #128]	; (80038dc <HAL_RCC_ClockConfig+0x1c0>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0307 	and.w	r3, r3, #7
 8003862:	683a      	ldr	r2, [r7, #0]
 8003864:	429a      	cmp	r2, r3
 8003866:	d001      	beq.n	800386c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003868:	2301      	movs	r3, #1
 800386a:	e032      	b.n	80038d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0304 	and.w	r3, r3, #4
 8003874:	2b00      	cmp	r3, #0
 8003876:	d008      	beq.n	800388a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003878:	4b19      	ldr	r3, [pc, #100]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	4916      	ldr	r1, [pc, #88]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003886:	4313      	orrs	r3, r2
 8003888:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0308 	and.w	r3, r3, #8
 8003892:	2b00      	cmp	r3, #0
 8003894:	d009      	beq.n	80038aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003896:	4b12      	ldr	r3, [pc, #72]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	691b      	ldr	r3, [r3, #16]
 80038a2:	00db      	lsls	r3, r3, #3
 80038a4:	490e      	ldr	r1, [pc, #56]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 80038a6:	4313      	orrs	r3, r2
 80038a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038aa:	f000 f821 	bl	80038f0 <HAL_RCC_GetSysClockFreq>
 80038ae:	4601      	mov	r1, r0
 80038b0:	4b0b      	ldr	r3, [pc, #44]	; (80038e0 <HAL_RCC_ClockConfig+0x1c4>)
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	091b      	lsrs	r3, r3, #4
 80038b6:	f003 030f 	and.w	r3, r3, #15
 80038ba:	4a0a      	ldr	r2, [pc, #40]	; (80038e4 <HAL_RCC_ClockConfig+0x1c8>)
 80038bc:	5cd3      	ldrb	r3, [r2, r3]
 80038be:	fa21 f303 	lsr.w	r3, r1, r3
 80038c2:	4a09      	ldr	r2, [pc, #36]	; (80038e8 <HAL_RCC_ClockConfig+0x1cc>)
 80038c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80038c6:	4b09      	ldr	r3, [pc, #36]	; (80038ec <HAL_RCC_ClockConfig+0x1d0>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7ff f908 	bl	8002ae0 <HAL_InitTick>

  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3710      	adds	r7, #16
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	40022000 	.word	0x40022000
 80038e0:	40021000 	.word	0x40021000
 80038e4:	08006840 	.word	0x08006840
 80038e8:	20000030 	.word	0x20000030
 80038ec:	20000034 	.word	0x20000034

080038f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038f0:	b490      	push	{r4, r7}
 80038f2:	b08a      	sub	sp, #40	; 0x28
 80038f4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80038f6:	4b2a      	ldr	r3, [pc, #168]	; (80039a0 <HAL_RCC_GetSysClockFreq+0xb0>)
 80038f8:	1d3c      	adds	r4, r7, #4
 80038fa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80038fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003900:	4b28      	ldr	r3, [pc, #160]	; (80039a4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003902:	881b      	ldrh	r3, [r3, #0]
 8003904:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003906:	2300      	movs	r3, #0
 8003908:	61fb      	str	r3, [r7, #28]
 800390a:	2300      	movs	r3, #0
 800390c:	61bb      	str	r3, [r7, #24]
 800390e:	2300      	movs	r3, #0
 8003910:	627b      	str	r3, [r7, #36]	; 0x24
 8003912:	2300      	movs	r3, #0
 8003914:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003916:	2300      	movs	r3, #0
 8003918:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800391a:	4b23      	ldr	r3, [pc, #140]	; (80039a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	f003 030c 	and.w	r3, r3, #12
 8003926:	2b04      	cmp	r3, #4
 8003928:	d002      	beq.n	8003930 <HAL_RCC_GetSysClockFreq+0x40>
 800392a:	2b08      	cmp	r3, #8
 800392c:	d003      	beq.n	8003936 <HAL_RCC_GetSysClockFreq+0x46>
 800392e:	e02d      	b.n	800398c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003930:	4b1e      	ldr	r3, [pc, #120]	; (80039ac <HAL_RCC_GetSysClockFreq+0xbc>)
 8003932:	623b      	str	r3, [r7, #32]
      break;
 8003934:	e02d      	b.n	8003992 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	0c9b      	lsrs	r3, r3, #18
 800393a:	f003 030f 	and.w	r3, r3, #15
 800393e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003942:	4413      	add	r3, r2
 8003944:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003948:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d013      	beq.n	800397c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003954:	4b14      	ldr	r3, [pc, #80]	; (80039a8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	0c5b      	lsrs	r3, r3, #17
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003962:	4413      	add	r3, r2
 8003964:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003968:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800396a:	697b      	ldr	r3, [r7, #20]
 800396c:	4a0f      	ldr	r2, [pc, #60]	; (80039ac <HAL_RCC_GetSysClockFreq+0xbc>)
 800396e:	fb02 f203 	mul.w	r2, r2, r3
 8003972:	69bb      	ldr	r3, [r7, #24]
 8003974:	fbb2 f3f3 	udiv	r3, r2, r3
 8003978:	627b      	str	r3, [r7, #36]	; 0x24
 800397a:	e004      	b.n	8003986 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	4a0c      	ldr	r2, [pc, #48]	; (80039b0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003980:	fb02 f303 	mul.w	r3, r2, r3
 8003984:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003988:	623b      	str	r3, [r7, #32]
      break;
 800398a:	e002      	b.n	8003992 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800398c:	4b07      	ldr	r3, [pc, #28]	; (80039ac <HAL_RCC_GetSysClockFreq+0xbc>)
 800398e:	623b      	str	r3, [r7, #32]
      break;
 8003990:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003992:	6a3b      	ldr	r3, [r7, #32]
}
 8003994:	4618      	mov	r0, r3
 8003996:	3728      	adds	r7, #40	; 0x28
 8003998:	46bd      	mov	sp, r7
 800399a:	bc90      	pop	{r4, r7}
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	08006818 	.word	0x08006818
 80039a4:	08006828 	.word	0x08006828
 80039a8:	40021000 	.word	0x40021000
 80039ac:	007a1200 	.word	0x007a1200
 80039b0:	003d0900 	.word	0x003d0900

080039b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039b8:	4b02      	ldr	r3, [pc, #8]	; (80039c4 <HAL_RCC_GetHCLKFreq+0x10>)
 80039ba:	681b      	ldr	r3, [r3, #0]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	46bd      	mov	sp, r7
 80039c0:	bc80      	pop	{r7}
 80039c2:	4770      	bx	lr
 80039c4:	20000030 	.word	0x20000030

080039c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039cc:	f7ff fff2 	bl	80039b4 <HAL_RCC_GetHCLKFreq>
 80039d0:	4601      	mov	r1, r0
 80039d2:	4b05      	ldr	r3, [pc, #20]	; (80039e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	0a1b      	lsrs	r3, r3, #8
 80039d8:	f003 0307 	and.w	r3, r3, #7
 80039dc:	4a03      	ldr	r2, [pc, #12]	; (80039ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80039de:	5cd3      	ldrb	r3, [r2, r3]
 80039e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	40021000 	.word	0x40021000
 80039ec:	08006850 	.word	0x08006850

080039f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039f4:	f7ff ffde 	bl	80039b4 <HAL_RCC_GetHCLKFreq>
 80039f8:	4601      	mov	r1, r0
 80039fa:	4b05      	ldr	r3, [pc, #20]	; (8003a10 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	0adb      	lsrs	r3, r3, #11
 8003a00:	f003 0307 	and.w	r3, r3, #7
 8003a04:	4a03      	ldr	r2, [pc, #12]	; (8003a14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a06:	5cd3      	ldrb	r3, [r2, r3]
 8003a08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	bd80      	pop	{r7, pc}
 8003a10:	40021000 	.word	0x40021000
 8003a14:	08006850 	.word	0x08006850

08003a18 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b085      	sub	sp, #20
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003a20:	4b0a      	ldr	r3, [pc, #40]	; (8003a4c <RCC_Delay+0x34>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a0a      	ldr	r2, [pc, #40]	; (8003a50 <RCC_Delay+0x38>)
 8003a26:	fba2 2303 	umull	r2, r3, r2, r3
 8003a2a:	0a5b      	lsrs	r3, r3, #9
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	fb02 f303 	mul.w	r3, r2, r3
 8003a32:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a34:	bf00      	nop
  }
  while (Delay --);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	1e5a      	subs	r2, r3, #1
 8003a3a:	60fa      	str	r2, [r7, #12]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1f9      	bne.n	8003a34 <RCC_Delay+0x1c>
}
 8003a40:	bf00      	nop
 8003a42:	3714      	adds	r7, #20
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bc80      	pop	{r7}
 8003a48:	4770      	bx	lr
 8003a4a:	bf00      	nop
 8003a4c:	20000030 	.word	0x20000030
 8003a50:	10624dd3 	.word	0x10624dd3

08003a54 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b086      	sub	sp, #24
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	613b      	str	r3, [r7, #16]
 8003a60:	2300      	movs	r3, #0
 8003a62:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0301 	and.w	r3, r3, #1
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d07d      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8003a70:	2300      	movs	r3, #0
 8003a72:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a74:	4b4f      	ldr	r3, [pc, #316]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a76:	69db      	ldr	r3, [r3, #28]
 8003a78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d10d      	bne.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a80:	4b4c      	ldr	r3, [pc, #304]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a82:	69db      	ldr	r3, [r3, #28]
 8003a84:	4a4b      	ldr	r2, [pc, #300]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a8a:	61d3      	str	r3, [r2, #28]
 8003a8c:	4b49      	ldr	r3, [pc, #292]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a8e:	69db      	ldr	r3, [r3, #28]
 8003a90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a94:	60bb      	str	r3, [r7, #8]
 8003a96:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a9c:	4b46      	ldr	r3, [pc, #280]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d118      	bne.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003aa8:	4b43      	ldr	r3, [pc, #268]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a42      	ldr	r2, [pc, #264]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003aae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ab2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ab4:	f7ff f856 	bl	8002b64 <HAL_GetTick>
 8003ab8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aba:	e008      	b.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003abc:	f7ff f852 	bl	8002b64 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b64      	cmp	r3, #100	; 0x64
 8003ac8:	d901      	bls.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e06d      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ace:	4b3a      	ldr	r3, [pc, #232]	; (8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d0f0      	beq.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ada:	4b36      	ldr	r3, [pc, #216]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003adc:	6a1b      	ldr	r3, [r3, #32]
 8003ade:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ae2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d02e      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003af2:	68fa      	ldr	r2, [r7, #12]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d027      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003af8:	4b2e      	ldr	r3, [pc, #184]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b00:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b02:	4b2e      	ldr	r3, [pc, #184]	; (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b04:	2201      	movs	r2, #1
 8003b06:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b08:	4b2c      	ldr	r3, [pc, #176]	; (8003bbc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003b0e:	4a29      	ldr	r2, [pc, #164]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d014      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b1e:	f7ff f821 	bl	8002b64 <HAL_GetTick>
 8003b22:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b24:	e00a      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b26:	f7ff f81d 	bl	8002b64 <HAL_GetTick>
 8003b2a:	4602      	mov	r2, r0
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	1ad3      	subs	r3, r2, r3
 8003b30:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b34:	4293      	cmp	r3, r2
 8003b36:	d901      	bls.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e036      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b3c:	4b1d      	ldr	r3, [pc, #116]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b3e:	6a1b      	ldr	r3, [r3, #32]
 8003b40:	f003 0302 	and.w	r3, r3, #2
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d0ee      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b48:	4b1a      	ldr	r3, [pc, #104]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b4a:	6a1b      	ldr	r3, [r3, #32]
 8003b4c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	4917      	ldr	r1, [pc, #92]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003b5a:	7dfb      	ldrb	r3, [r7, #23]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d105      	bne.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b60:	4b14      	ldr	r3, [pc, #80]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b62:	69db      	ldr	r3, [r3, #28]
 8003b64:	4a13      	ldr	r2, [pc, #76]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b6a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f003 0302 	and.w	r3, r3, #2
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d008      	beq.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003b78:	4b0e      	ldr	r3, [pc, #56]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	490b      	ldr	r1, [pc, #44]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0310 	and.w	r3, r3, #16
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d008      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b96:	4b07      	ldr	r3, [pc, #28]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	4904      	ldr	r1, [pc, #16]	; (8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3718      	adds	r7, #24
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	40007000 	.word	0x40007000
 8003bbc:	42420440 	.word	0x42420440

08003bc0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003bc0:	b590      	push	{r4, r7, lr}
 8003bc2:	b08d      	sub	sp, #52	; 0x34
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003bc8:	4b55      	ldr	r3, [pc, #340]	; (8003d20 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003bca:	f107 040c 	add.w	r4, r7, #12
 8003bce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003bd0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003bd4:	4b53      	ldr	r3, [pc, #332]	; (8003d24 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003bd6:	881b      	ldrh	r3, [r3, #0]
 8003bd8:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	627b      	str	r3, [r7, #36]	; 0x24
 8003bde:	2300      	movs	r3, #0
 8003be0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003be2:	2300      	movs	r3, #0
 8003be4:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003be6:	2300      	movs	r3, #0
 8003be8:	61fb      	str	r3, [r7, #28]
 8003bea:	2300      	movs	r3, #0
 8003bec:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d07f      	beq.n	8003cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8003bf4:	2b10      	cmp	r3, #16
 8003bf6:	d002      	beq.n	8003bfe <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d048      	beq.n	8003c8e <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003bfc:	e08b      	b.n	8003d16 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8003bfe:	4b4a      	ldr	r3, [pc, #296]	; (8003d28 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003c04:	4b48      	ldr	r3, [pc, #288]	; (8003d28 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d07f      	beq.n	8003d10 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	0c9b      	lsrs	r3, r3, #18
 8003c14:	f003 030f 	and.w	r3, r3, #15
 8003c18:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003c1c:	4413      	add	r3, r2
 8003c1e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003c22:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c24:	69fb      	ldr	r3, [r7, #28]
 8003c26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d018      	beq.n	8003c60 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c2e:	4b3e      	ldr	r3, [pc, #248]	; (8003d28 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	0c5b      	lsrs	r3, r3, #17
 8003c34:	f003 0301 	and.w	r3, r3, #1
 8003c38:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003c3c:	4413      	add	r3, r2
 8003c3e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003c42:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00d      	beq.n	8003c6a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003c4e:	4a37      	ldr	r2, [pc, #220]	; (8003d2c <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8003c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c52:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c56:	6a3b      	ldr	r3, [r7, #32]
 8003c58:	fb02 f303 	mul.w	r3, r2, r3
 8003c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c5e:	e004      	b.n	8003c6a <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c60:	6a3b      	ldr	r3, [r7, #32]
 8003c62:	4a33      	ldr	r2, [pc, #204]	; (8003d30 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003c64:	fb02 f303 	mul.w	r3, r2, r3
 8003c68:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003c6a:	4b2f      	ldr	r3, [pc, #188]	; (8003d28 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c76:	d102      	bne.n	8003c7e <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8003c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c7a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003c7c:	e048      	b.n	8003d10 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8003c7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c80:	005b      	lsls	r3, r3, #1
 8003c82:	4a2c      	ldr	r2, [pc, #176]	; (8003d34 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003c84:	fba2 2303 	umull	r2, r3, r2, r3
 8003c88:	085b      	lsrs	r3, r3, #1
 8003c8a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003c8c:	e040      	b.n	8003d10 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8003c8e:	4b26      	ldr	r3, [pc, #152]	; (8003d28 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003c90:	6a1b      	ldr	r3, [r3, #32]
 8003c92:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c9e:	d108      	bne.n	8003cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	f003 0302 	and.w	r3, r3, #2
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d003      	beq.n	8003cb2 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8003caa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cae:	62bb      	str	r3, [r7, #40]	; 0x28
 8003cb0:	e01f      	b.n	8003cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cb8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cbc:	d109      	bne.n	8003cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8003cbe:	4b1a      	ldr	r3, [pc, #104]	; (8003d28 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc2:	f003 0302 	and.w	r3, r3, #2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d003      	beq.n	8003cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8003cca:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003cce:	62bb      	str	r3, [r7, #40]	; 0x28
 8003cd0:	e00f      	b.n	8003cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cd8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003cdc:	d11a      	bne.n	8003d14 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003cde:	4b12      	ldr	r3, [pc, #72]	; (8003d28 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d014      	beq.n	8003d14 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8003cea:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003cee:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003cf0:	e010      	b.n	8003d14 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003cf2:	e00f      	b.n	8003d14 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003cf4:	f7ff fe7c 	bl	80039f0 <HAL_RCC_GetPCLK2Freq>
 8003cf8:	4602      	mov	r2, r0
 8003cfa:	4b0b      	ldr	r3, [pc, #44]	; (8003d28 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	0b9b      	lsrs	r3, r3, #14
 8003d00:	f003 0303 	and.w	r3, r3, #3
 8003d04:	3301      	adds	r3, #1
 8003d06:	005b      	lsls	r3, r3, #1
 8003d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d0c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003d0e:	e002      	b.n	8003d16 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003d10:	bf00      	nop
 8003d12:	e000      	b.n	8003d16 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003d14:	bf00      	nop
    }
  }
  return (frequency);
 8003d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3734      	adds	r7, #52	; 0x34
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd90      	pop	{r4, r7, pc}
 8003d20:	0800682c 	.word	0x0800682c
 8003d24:	0800683c 	.word	0x0800683c
 8003d28:	40021000 	.word	0x40021000
 8003d2c:	007a1200 	.word	0x007a1200
 8003d30:	003d0900 	.word	0x003d0900
 8003d34:	aaaaaaab 	.word	0xaaaaaaab

08003d38 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8003d40:	2300      	movs	r3, #0
 8003d42:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d101      	bne.n	8003d4e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e084      	b.n	8003e58 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	7c5b      	ldrb	r3, [r3, #17]
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d105      	bne.n	8003d64 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f7fe f9f2 	bl	8002148 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2202      	movs	r2, #2
 8003d68:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	f000 f9c8 	bl	8004100 <HAL_RTC_WaitForSynchro>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d004      	beq.n	8003d80 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2204      	movs	r2, #4
 8003d7a:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e06b      	b.n	8003e58 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f000 fa81 	bl	8004288 <RTC_EnterInitMode>
 8003d86:	4603      	mov	r3, r0
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d004      	beq.n	8003d96 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2204      	movs	r2, #4
 8003d90:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e060      	b.n	8003e58 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	685a      	ldr	r2, [r3, #4]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f022 0207 	bic.w	r2, r2, #7
 8003da4:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d005      	beq.n	8003dba <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8003dae:	4b2c      	ldr	r3, [pc, #176]	; (8003e60 <HAL_RTC_Init+0x128>)
 8003db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db2:	4a2b      	ldr	r2, [pc, #172]	; (8003e60 <HAL_RTC_Init+0x128>)
 8003db4:	f023 0301 	bic.w	r3, r3, #1
 8003db8:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003dba:	4b29      	ldr	r3, [pc, #164]	; (8003e60 <HAL_RTC_Init+0x128>)
 8003dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dbe:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	4926      	ldr	r1, [pc, #152]	; (8003e60 <HAL_RTC_Init+0x128>)
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dd4:	d003      	beq.n	8003dde <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	60fb      	str	r3, [r7, #12]
 8003ddc:	e00e      	b.n	8003dfc <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8003dde:	2001      	movs	r0, #1
 8003de0:	f7ff feee 	bl	8003bc0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003de4:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d104      	bne.n	8003df6 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2204      	movs	r2, #4
 8003df0:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e030      	b.n	8003e58 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	3b01      	subs	r3, #1
 8003dfa:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	f023 010f 	bic.w	r1, r3, #15
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	0c1a      	lsrs	r2, r3, #16
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	430a      	orrs	r2, r1
 8003e10:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	0c1b      	lsrs	r3, r3, #16
 8003e1a:	041b      	lsls	r3, r3, #16
 8003e1c:	68fa      	ldr	r2, [r7, #12]
 8003e1e:	b291      	uxth	r1, r2
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	6812      	ldr	r2, [r2, #0]
 8003e24:	430b      	orrs	r3, r1
 8003e26:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f000 fa55 	bl	80042d8 <RTC_ExitInitMode>
 8003e2e:	4603      	mov	r3, r0
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d004      	beq.n	8003e3e <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2204      	movs	r2, #4
 8003e38:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e00c      	b.n	8003e58 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2201      	movs	r2, #1
 8003e54:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8003e56:	2300      	movs	r3, #0
  }
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3710      	adds	r7, #16
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	40006c00 	.word	0x40006c00

08003e64 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003e64:	b590      	push	{r4, r7, lr}
 8003e66:	b087      	sub	sp, #28
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8003e70:	2300      	movs	r3, #0
 8003e72:	617b      	str	r3, [r7, #20]
 8003e74:	2300      	movs	r3, #0
 8003e76:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d002      	beq.n	8003e84 <HAL_RTC_SetTime+0x20>
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d101      	bne.n	8003e88 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8003e84:	2301      	movs	r3, #1
 8003e86:	e080      	b.n	8003f8a <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	7c1b      	ldrb	r3, [r3, #16]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d101      	bne.n	8003e94 <HAL_RTC_SetTime+0x30>
 8003e90:	2302      	movs	r3, #2
 8003e92:	e07a      	b.n	8003f8a <HAL_RTC_SetTime+0x126>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2201      	movs	r2, #1
 8003e98:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2202      	movs	r2, #2
 8003e9e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d113      	bne.n	8003ece <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	781b      	ldrb	r3, [r3, #0]
 8003eaa:	461a      	mov	r2, r3
 8003eac:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003eb0:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	785b      	ldrb	r3, [r3, #1]
 8003eb8:	4619      	mov	r1, r3
 8003eba:	460b      	mov	r3, r1
 8003ebc:	011b      	lsls	r3, r3, #4
 8003ebe:	1a5b      	subs	r3, r3, r1
 8003ec0:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003ec2:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8003ec4:	68ba      	ldr	r2, [r7, #8]
 8003ec6:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003ec8:	4413      	add	r3, r2
 8003eca:	617b      	str	r3, [r7, #20]
 8003ecc:	e01e      	b.n	8003f0c <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f000 fa28 	bl	8004328 <RTC_Bcd2ToByte>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	461a      	mov	r2, r3
 8003edc:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003ee0:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	785b      	ldrb	r3, [r3, #1]
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f000 fa1d 	bl	8004328 <RTC_Bcd2ToByte>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	4613      	mov	r3, r2
 8003ef4:	011b      	lsls	r3, r3, #4
 8003ef6:	1a9b      	subs	r3, r3, r2
 8003ef8:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003efa:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	789b      	ldrb	r3, [r3, #2]
 8003f00:	4618      	mov	r0, r3
 8003f02:	f000 fa11 	bl	8004328 <RTC_Bcd2ToByte>
 8003f06:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003f08:	4423      	add	r3, r4
 8003f0a:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003f0c:	6979      	ldr	r1, [r7, #20]
 8003f0e:	68f8      	ldr	r0, [r7, #12]
 8003f10:	f000 f953 	bl	80041ba <RTC_WriteTimeCounter>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d007      	beq.n	8003f2a <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2204      	movs	r2, #4
 8003f1e:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e02f      	b.n	8003f8a <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	685a      	ldr	r2, [r3, #4]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f022 0205 	bic.w	r2, r2, #5
 8003f38:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003f3a:	68f8      	ldr	r0, [r7, #12]
 8003f3c:	f000 f964 	bl	8004208 <RTC_ReadAlarmCounter>
 8003f40:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f48:	d018      	beq.n	8003f7c <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003f4a:	693a      	ldr	r2, [r7, #16]
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d214      	bcs.n	8003f7c <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003f58:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003f5c:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003f5e:	6939      	ldr	r1, [r7, #16]
 8003f60:	68f8      	ldr	r0, [r7, #12]
 8003f62:	f000 f96a 	bl	800423a <RTC_WriteAlarmCounter>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d007      	beq.n	8003f7c <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2204      	movs	r2, #4
 8003f70:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2200      	movs	r2, #0
 8003f76:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e006      	b.n	8003f8a <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2201      	movs	r2, #1
 8003f80:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2200      	movs	r2, #0
 8003f86:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003f88:	2300      	movs	r3, #0
  }
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	371c      	adds	r7, #28
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd90      	pop	{r4, r7, pc}
	...

08003f94 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b088      	sub	sp, #32
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	61fb      	str	r3, [r7, #28]
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	61bb      	str	r3, [r7, #24]
 8003fa8:	2300      	movs	r3, #0
 8003faa:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d002      	beq.n	8003fb8 <HAL_RTC_SetDate+0x24>
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d101      	bne.n	8003fbc <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e097      	b.n	80040ec <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	7c1b      	ldrb	r3, [r3, #16]
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d101      	bne.n	8003fc8 <HAL_RTC_SetDate+0x34>
 8003fc4:	2302      	movs	r3, #2
 8003fc6:	e091      	b.n	80040ec <HAL_RTC_SetDate+0x158>
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2202      	movs	r2, #2
 8003fd2:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d10c      	bne.n	8003ff4 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	78da      	ldrb	r2, [r3, #3]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	785a      	ldrb	r2, [r3, #1]
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	789a      	ldrb	r2, [r3, #2]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	739a      	strb	r2, [r3, #14]
 8003ff2:	e01a      	b.n	800402a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	78db      	ldrb	r3, [r3, #3]
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f000 f995 	bl	8004328 <RTC_Bcd2ToByte>
 8003ffe:	4603      	mov	r3, r0
 8004000:	461a      	mov	r2, r3
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	785b      	ldrb	r3, [r3, #1]
 800400a:	4618      	mov	r0, r3
 800400c:	f000 f98c 	bl	8004328 <RTC_Bcd2ToByte>
 8004010:	4603      	mov	r3, r0
 8004012:	461a      	mov	r2, r3
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	789b      	ldrb	r3, [r3, #2]
 800401c:	4618      	mov	r0, r3
 800401e:	f000 f983 	bl	8004328 <RTC_Bcd2ToByte>
 8004022:	4603      	mov	r3, r0
 8004024:	461a      	mov	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	7bdb      	ldrb	r3, [r3, #15]
 800402e:	4618      	mov	r0, r3
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	7b59      	ldrb	r1, [r3, #13]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	7b9b      	ldrb	r3, [r3, #14]
 8004038:	461a      	mov	r2, r3
 800403a:	f000 f993 	bl	8004364 <RTC_WeekDayNum>
 800403e:	4603      	mov	r3, r0
 8004040:	461a      	mov	r2, r3
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	7b1a      	ldrb	r2, [r3, #12]
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800404e:	68f8      	ldr	r0, [r7, #12]
 8004050:	f000 f883 	bl	800415a <RTC_ReadTimeCounter>
 8004054:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	4a26      	ldr	r2, [pc, #152]	; (80040f4 <HAL_RTC_SetDate+0x160>)
 800405a:	fba2 2303 	umull	r2, r3, r2, r3
 800405e:	0adb      	lsrs	r3, r3, #11
 8004060:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	2b18      	cmp	r3, #24
 8004066:	d93a      	bls.n	80040de <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8004068:	697b      	ldr	r3, [r7, #20]
 800406a:	4a23      	ldr	r2, [pc, #140]	; (80040f8 <HAL_RTC_SetDate+0x164>)
 800406c:	fba2 2303 	umull	r2, r3, r2, r3
 8004070:	091b      	lsrs	r3, r3, #4
 8004072:	4a22      	ldr	r2, [pc, #136]	; (80040fc <HAL_RTC_SetDate+0x168>)
 8004074:	fb02 f303 	mul.w	r3, r2, r3
 8004078:	69fa      	ldr	r2, [r7, #28]
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800407e:	69f9      	ldr	r1, [r7, #28]
 8004080:	68f8      	ldr	r0, [r7, #12]
 8004082:	f000 f89a 	bl	80041ba <RTC_WriteTimeCounter>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d007      	beq.n	800409c <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2204      	movs	r2, #4
 8004090:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	2200      	movs	r2, #0
 8004096:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e027      	b.n	80040ec <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800409c:	68f8      	ldr	r0, [r7, #12]
 800409e:	f000 f8b3 	bl	8004208 <RTC_ReadAlarmCounter>
 80040a2:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80040a4:	69bb      	ldr	r3, [r7, #24]
 80040a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040aa:	d018      	beq.n	80040de <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 80040ac:	69ba      	ldr	r2, [r7, #24]
 80040ae:	69fb      	ldr	r3, [r7, #28]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d214      	bcs.n	80040de <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80040ba:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80040be:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80040c0:	69b9      	ldr	r1, [r7, #24]
 80040c2:	68f8      	ldr	r0, [r7, #12]
 80040c4:	f000 f8b9 	bl	800423a <RTC_WriteAlarmCounter>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d007      	beq.n	80040de <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2204      	movs	r2, #4
 80040d2:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2200      	movs	r2, #0
 80040d8:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e006      	b.n	80040ec <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2201      	movs	r2, #1
 80040e2:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3720      	adds	r7, #32
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	91a2b3c5 	.word	0x91a2b3c5
 80040f8:	aaaaaaab 	.word	0xaaaaaaab
 80040fc:	00015180 	.word	0x00015180

08004100 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b084      	sub	sp, #16
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004108:	2300      	movs	r3, #0
 800410a:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d101      	bne.n	8004116 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e01d      	b.n	8004152 <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	685a      	ldr	r2, [r3, #4]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f022 0208 	bic.w	r2, r2, #8
 8004124:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8004126:	f7fe fd1d 	bl	8002b64 <HAL_GetTick>
 800412a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800412c:	e009      	b.n	8004142 <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800412e:	f7fe fd19 	bl	8002b64 <HAL_GetTick>
 8004132:	4602      	mov	r2, r0
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	1ad3      	subs	r3, r2, r3
 8004138:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800413c:	d901      	bls.n	8004142 <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e007      	b.n	8004152 <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f003 0308 	and.w	r3, r3, #8
 800414c:	2b00      	cmp	r3, #0
 800414e:	d0ee      	beq.n	800412e <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8004150:	2300      	movs	r3, #0
}
 8004152:	4618      	mov	r0, r3
 8004154:	3710      	adds	r7, #16
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800415a:	b480      	push	{r7}
 800415c:	b087      	sub	sp, #28
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8004162:	2300      	movs	r3, #0
 8004164:	827b      	strh	r3, [r7, #18]
 8004166:	2300      	movs	r3, #0
 8004168:	823b      	strh	r3, [r7, #16]
 800416a:	2300      	movs	r3, #0
 800416c:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 800416e:	2300      	movs	r3, #0
 8004170:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	69db      	ldr	r3, [r3, #28]
 8004180:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	699b      	ldr	r3, [r3, #24]
 8004188:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800418a:	8a7a      	ldrh	r2, [r7, #18]
 800418c:	8a3b      	ldrh	r3, [r7, #16]
 800418e:	429a      	cmp	r2, r3
 8004190:	d008      	beq.n	80041a4 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8004192:	8a3b      	ldrh	r3, [r7, #16]
 8004194:	041a      	lsls	r2, r3, #16
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	69db      	ldr	r3, [r3, #28]
 800419c:	b29b      	uxth	r3, r3
 800419e:	4313      	orrs	r3, r2
 80041a0:	617b      	str	r3, [r7, #20]
 80041a2:	e004      	b.n	80041ae <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 80041a4:	8a7b      	ldrh	r3, [r7, #18]
 80041a6:	041a      	lsls	r2, r3, #16
 80041a8:	89fb      	ldrh	r3, [r7, #14]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 80041ae:	697b      	ldr	r3, [r7, #20]
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	371c      	adds	r7, #28
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bc80      	pop	{r7}
 80041b8:	4770      	bx	lr

080041ba <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 80041ba:	b580      	push	{r7, lr}
 80041bc:	b084      	sub	sp, #16
 80041be:	af00      	add	r7, sp, #0
 80041c0:	6078      	str	r0, [r7, #4]
 80041c2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041c4:	2300      	movs	r3, #0
 80041c6:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 f85d 	bl	8004288 <RTC_EnterInitMode>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d002      	beq.n	80041da <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	73fb      	strb	r3, [r7, #15]
 80041d8:	e011      	b.n	80041fe <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	683a      	ldr	r2, [r7, #0]
 80041e0:	0c12      	lsrs	r2, r2, #16
 80041e2:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	683a      	ldr	r2, [r7, #0]
 80041ea:	b292      	uxth	r2, r2
 80041ec:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 f872 	bl	80042d8 <RTC_ExitInitMode>
 80041f4:	4603      	mov	r3, r0
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d001      	beq.n	80041fe <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80041fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004200:	4618      	mov	r0, r3
 8004202:	3710      	adds	r7, #16
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8004208:	b480      	push	{r7}
 800420a:	b085      	sub	sp, #20
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8004210:	2300      	movs	r3, #0
 8004212:	81fb      	strh	r3, [r7, #14]
 8004214:	2300      	movs	r3, #0
 8004216:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004226:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8004228:	89fb      	ldrh	r3, [r7, #14]
 800422a:	041a      	lsls	r2, r3, #16
 800422c:	89bb      	ldrh	r3, [r7, #12]
 800422e:	4313      	orrs	r3, r2
}
 8004230:	4618      	mov	r0, r3
 8004232:	3714      	adds	r7, #20
 8004234:	46bd      	mov	sp, r7
 8004236:	bc80      	pop	{r7}
 8004238:	4770      	bx	lr

0800423a <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800423a:	b580      	push	{r7, lr}
 800423c:	b084      	sub	sp, #16
 800423e:	af00      	add	r7, sp, #0
 8004240:	6078      	str	r0, [r7, #4]
 8004242:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004244:	2300      	movs	r3, #0
 8004246:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f000 f81d 	bl	8004288 <RTC_EnterInitMode>
 800424e:	4603      	mov	r3, r0
 8004250:	2b00      	cmp	r3, #0
 8004252:	d002      	beq.n	800425a <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	73fb      	strb	r3, [r7, #15]
 8004258:	e011      	b.n	800427e <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	683a      	ldr	r2, [r7, #0]
 8004260:	0c12      	lsrs	r2, r2, #16
 8004262:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	683a      	ldr	r2, [r7, #0]
 800426a:	b292      	uxth	r2, r2
 800426c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 f832 	bl	80042d8 <RTC_ExitInitMode>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800427e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004280:	4618      	mov	r0, r3
 8004282:	3710      	adds	r7, #16
 8004284:	46bd      	mov	sp, r7
 8004286:	bd80      	pop	{r7, pc}

08004288 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004288:	b580      	push	{r7, lr}
 800428a:	b084      	sub	sp, #16
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004290:	2300      	movs	r3, #0
 8004292:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8004294:	f7fe fc66 	bl	8002b64 <HAL_GetTick>
 8004298:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800429a:	e009      	b.n	80042b0 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800429c:	f7fe fc62 	bl	8002b64 <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042aa:	d901      	bls.n	80042b0 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80042ac:	2303      	movs	r3, #3
 80042ae:	e00f      	b.n	80042d0 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f003 0320 	and.w	r3, r3, #32
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d0ee      	beq.n	800429c <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	685a      	ldr	r2, [r3, #4]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f042 0210 	orr.w	r2, r2, #16
 80042cc:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80042ce:	2300      	movs	r3, #0
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3710      	adds	r7, #16
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80042e0:	2300      	movs	r3, #0
 80042e2:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	685a      	ldr	r2, [r3, #4]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f022 0210 	bic.w	r2, r2, #16
 80042f2:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80042f4:	f7fe fc36 	bl	8002b64 <HAL_GetTick>
 80042f8:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80042fa:	e009      	b.n	8004310 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80042fc:	f7fe fc32 	bl	8002b64 <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800430a:	d901      	bls.n	8004310 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e007      	b.n	8004320 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	f003 0320 	and.w	r3, r3, #32
 800431a:	2b00      	cmp	r3, #0
 800431c:	d0ee      	beq.n	80042fc <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	bd80      	pop	{r7, pc}

08004328 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004328:	b480      	push	{r7}
 800432a:	b085      	sub	sp, #20
 800432c:	af00      	add	r7, sp, #0
 800432e:	4603      	mov	r3, r0
 8004330:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8004332:	2300      	movs	r3, #0
 8004334:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8004336:	79fb      	ldrb	r3, [r7, #7]
 8004338:	091b      	lsrs	r3, r3, #4
 800433a:	b2db      	uxtb	r3, r3
 800433c:	461a      	mov	r2, r3
 800433e:	4613      	mov	r3, r2
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	4413      	add	r3, r2
 8004344:	005b      	lsls	r3, r3, #1
 8004346:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8004348:	79fb      	ldrb	r3, [r7, #7]
 800434a:	f003 030f 	and.w	r3, r3, #15
 800434e:	b2da      	uxtb	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	b2db      	uxtb	r3, r3
 8004354:	4413      	add	r3, r2
 8004356:	b2db      	uxtb	r3, r3
}
 8004358:	4618      	mov	r0, r3
 800435a:	3714      	adds	r7, #20
 800435c:	46bd      	mov	sp, r7
 800435e:	bc80      	pop	{r7}
 8004360:	4770      	bx	lr
	...

08004364 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8004364:	b480      	push	{r7}
 8004366:	b085      	sub	sp, #20
 8004368:	af00      	add	r7, sp, #0
 800436a:	6078      	str	r0, [r7, #4]
 800436c:	460b      	mov	r3, r1
 800436e:	70fb      	strb	r3, [r7, #3]
 8004370:	4613      	mov	r3, r2
 8004372:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8004374:	2300      	movs	r3, #0
 8004376:	60bb      	str	r3, [r7, #8]
 8004378:	2300      	movs	r3, #0
 800437a:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8004382:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8004384:	78fb      	ldrb	r3, [r7, #3]
 8004386:	2b02      	cmp	r3, #2
 8004388:	d82d      	bhi.n	80043e6 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800438a:	78fa      	ldrb	r2, [r7, #3]
 800438c:	4613      	mov	r3, r2
 800438e:	005b      	lsls	r3, r3, #1
 8004390:	4413      	add	r3, r2
 8004392:	00db      	lsls	r3, r3, #3
 8004394:	1a9b      	subs	r3, r3, r2
 8004396:	4a2c      	ldr	r2, [pc, #176]	; (8004448 <RTC_WeekDayNum+0xe4>)
 8004398:	fba2 2303 	umull	r2, r3, r2, r3
 800439c:	085a      	lsrs	r2, r3, #1
 800439e:	78bb      	ldrb	r3, [r7, #2]
 80043a0:	441a      	add	r2, r3
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	441a      	add	r2, r3
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	3b01      	subs	r3, #1
 80043aa:	089b      	lsrs	r3, r3, #2
 80043ac:	441a      	add	r2, r3
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	3b01      	subs	r3, #1
 80043b2:	4926      	ldr	r1, [pc, #152]	; (800444c <RTC_WeekDayNum+0xe8>)
 80043b4:	fba1 1303 	umull	r1, r3, r1, r3
 80043b8:	095b      	lsrs	r3, r3, #5
 80043ba:	1ad2      	subs	r2, r2, r3
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	3b01      	subs	r3, #1
 80043c0:	4922      	ldr	r1, [pc, #136]	; (800444c <RTC_WeekDayNum+0xe8>)
 80043c2:	fba1 1303 	umull	r1, r3, r1, r3
 80043c6:	09db      	lsrs	r3, r3, #7
 80043c8:	4413      	add	r3, r2
 80043ca:	1d1a      	adds	r2, r3, #4
 80043cc:	4b20      	ldr	r3, [pc, #128]	; (8004450 <RTC_WeekDayNum+0xec>)
 80043ce:	fba3 1302 	umull	r1, r3, r3, r2
 80043d2:	1ad1      	subs	r1, r2, r3
 80043d4:	0849      	lsrs	r1, r1, #1
 80043d6:	440b      	add	r3, r1
 80043d8:	0899      	lsrs	r1, r3, #2
 80043da:	460b      	mov	r3, r1
 80043dc:	00db      	lsls	r3, r3, #3
 80043de:	1a5b      	subs	r3, r3, r1
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	60fb      	str	r3, [r7, #12]
 80043e4:	e029      	b.n	800443a <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80043e6:	78fa      	ldrb	r2, [r7, #3]
 80043e8:	4613      	mov	r3, r2
 80043ea:	005b      	lsls	r3, r3, #1
 80043ec:	4413      	add	r3, r2
 80043ee:	00db      	lsls	r3, r3, #3
 80043f0:	1a9b      	subs	r3, r3, r2
 80043f2:	4a15      	ldr	r2, [pc, #84]	; (8004448 <RTC_WeekDayNum+0xe4>)
 80043f4:	fba2 2303 	umull	r2, r3, r2, r3
 80043f8:	085a      	lsrs	r2, r3, #1
 80043fa:	78bb      	ldrb	r3, [r7, #2]
 80043fc:	441a      	add	r2, r3
 80043fe:	68bb      	ldr	r3, [r7, #8]
 8004400:	441a      	add	r2, r3
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	089b      	lsrs	r3, r3, #2
 8004406:	441a      	add	r2, r3
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	4910      	ldr	r1, [pc, #64]	; (800444c <RTC_WeekDayNum+0xe8>)
 800440c:	fba1 1303 	umull	r1, r3, r1, r3
 8004410:	095b      	lsrs	r3, r3, #5
 8004412:	1ad2      	subs	r2, r2, r3
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	490d      	ldr	r1, [pc, #52]	; (800444c <RTC_WeekDayNum+0xe8>)
 8004418:	fba1 1303 	umull	r1, r3, r1, r3
 800441c:	09db      	lsrs	r3, r3, #7
 800441e:	4413      	add	r3, r2
 8004420:	1c9a      	adds	r2, r3, #2
 8004422:	4b0b      	ldr	r3, [pc, #44]	; (8004450 <RTC_WeekDayNum+0xec>)
 8004424:	fba3 1302 	umull	r1, r3, r3, r2
 8004428:	1ad1      	subs	r1, r2, r3
 800442a:	0849      	lsrs	r1, r1, #1
 800442c:	440b      	add	r3, r1
 800442e:	0899      	lsrs	r1, r3, #2
 8004430:	460b      	mov	r3, r1
 8004432:	00db      	lsls	r3, r3, #3
 8004434:	1a5b      	subs	r3, r3, r1
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	b2db      	uxtb	r3, r3
}
 800443e:	4618      	mov	r0, r3
 8004440:	3714      	adds	r7, #20
 8004442:	46bd      	mov	sp, r7
 8004444:	bc80      	pop	{r7}
 8004446:	4770      	bx	lr
 8004448:	38e38e39 	.word	0x38e38e39
 800444c:	51eb851f 	.word	0x51eb851f
 8004450:	24924925 	.word	0x24924925

08004454 <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register (depending devices).
  * @param  Data: Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8004454:	b480      	push	{r7}
 8004456:	b087      	sub	sp, #28
 8004458:	af00      	add	r7, sp, #0
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004460:	2300      	movs	r3, #0
 8004462:	617b      	str	r3, [r7, #20]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)BKP_BASE;
 8004464:	4b07      	ldr	r3, [pc, #28]	; (8004484 <HAL_RTCEx_BKUPWrite+0x30>)
 8004466:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	009b      	lsls	r3, r3, #2
 800446c:	697a      	ldr	r2, [r7, #20]
 800446e:	4413      	add	r3, r2
 8004470:	617b      	str	r3, [r7, #20]

  *(__IO uint32_t *) tmp = (Data & BKP_DR1_D);
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	b292      	uxth	r2, r2
 8004478:	601a      	str	r2, [r3, #0]
}
 800447a:	bf00      	nop
 800447c:	371c      	adds	r7, #28
 800447e:	46bd      	mov	sp, r7
 8004480:	bc80      	pop	{r7}
 8004482:	4770      	bx	lr
 8004484:	40006c00 	.word	0x40006c00

08004488 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 1 to 10 (or 42) to
  *                                 specify the register (depending devices).
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8004488:	b480      	push	{r7}
 800448a:	b085      	sub	sp, #20
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
  uint32_t backupregister = 0U;
 8004492:	2300      	movs	r3, #0
 8004494:	60fb      	str	r3, [r7, #12]
  uint32_t pvalue = 0U;
 8004496:	2300      	movs	r3, #0
 8004498:	60bb      	str	r3, [r7, #8]
  UNUSED(hrtc);

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  backupregister = (uint32_t)BKP_BASE;
 800449a:	4b08      	ldr	r3, [pc, #32]	; (80044bc <HAL_RTCEx_BKUPRead+0x34>)
 800449c:	60fb      	str	r3, [r7, #12]
  backupregister += (BackupRegister * 4U);
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	68fa      	ldr	r2, [r7, #12]
 80044a4:	4413      	add	r3, r2
 80044a6:	60fb      	str	r3, [r7, #12]

  pvalue = (*(__IO uint32_t *)(backupregister)) & BKP_DR1_D;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	b29b      	uxth	r3, r3
 80044ae:	60bb      	str	r3, [r7, #8]

  /* Read the specified register */
  return pvalue;
 80044b0:	68bb      	ldr	r3, [r7, #8]
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	3714      	adds	r7, #20
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bc80      	pop	{r7}
 80044ba:	4770      	bx	lr
 80044bc:	40006c00 	.word	0x40006c00

080044c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e076      	b.n	80045c0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d108      	bne.n	80044ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044e2:	d009      	beq.n	80044f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	61da      	str	r2, [r3, #28]
 80044ea:	e005      	b.n	80044f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	d106      	bne.n	8004518 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f7fd fe72 	bl	80021fc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2202      	movs	r2, #2
 800451c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800452e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004540:	431a      	orrs	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800454a:	431a      	orrs	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	691b      	ldr	r3, [r3, #16]
 8004550:	f003 0302 	and.w	r3, r3, #2
 8004554:	431a      	orrs	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	695b      	ldr	r3, [r3, #20]
 800455a:	f003 0301 	and.w	r3, r3, #1
 800455e:	431a      	orrs	r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	699b      	ldr	r3, [r3, #24]
 8004564:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004568:	431a      	orrs	r2, r3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	69db      	ldr	r3, [r3, #28]
 800456e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004572:	431a      	orrs	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a1b      	ldr	r3, [r3, #32]
 8004578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800457c:	ea42 0103 	orr.w	r1, r2, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004584:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	430a      	orrs	r2, r1
 800458e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	699b      	ldr	r3, [r3, #24]
 8004594:	0c1a      	lsrs	r2, r3, #16
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f002 0204 	and.w	r2, r2, #4
 800459e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	69da      	ldr	r2, [r3, #28]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045ae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2201      	movs	r2, #1
 80045ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3708      	adds	r7, #8
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b088      	sub	sp, #32
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	603b      	str	r3, [r7, #0]
 80045d4:	4613      	mov	r3, r2
 80045d6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80045d8:	2300      	movs	r3, #0
 80045da:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d101      	bne.n	80045ea <HAL_SPI_Transmit+0x22>
 80045e6:	2302      	movs	r3, #2
 80045e8:	e126      	b.n	8004838 <HAL_SPI_Transmit+0x270>
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2201      	movs	r2, #1
 80045ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045f2:	f7fe fab7 	bl	8002b64 <HAL_GetTick>
 80045f6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80045f8:	88fb      	ldrh	r3, [r7, #6]
 80045fa:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004602:	b2db      	uxtb	r3, r3
 8004604:	2b01      	cmp	r3, #1
 8004606:	d002      	beq.n	800460e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004608:	2302      	movs	r3, #2
 800460a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800460c:	e10b      	b.n	8004826 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d002      	beq.n	800461a <HAL_SPI_Transmit+0x52>
 8004614:	88fb      	ldrh	r3, [r7, #6]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d102      	bne.n	8004620 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800461e:	e102      	b.n	8004826 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	2203      	movs	r2, #3
 8004624:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2200      	movs	r2, #0
 800462c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	68ba      	ldr	r2, [r7, #8]
 8004632:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	88fa      	ldrh	r2, [r7, #6]
 8004638:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	88fa      	ldrh	r2, [r7, #6]
 800463e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	2200      	movs	r2, #0
 800464a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2200      	movs	r2, #0
 8004650:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2200      	movs	r2, #0
 8004656:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2200      	movs	r2, #0
 800465c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	689b      	ldr	r3, [r3, #8]
 8004662:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004666:	d10f      	bne.n	8004688 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004676:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681a      	ldr	r2, [r3, #0]
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004686:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004692:	2b40      	cmp	r3, #64	; 0x40
 8004694:	d007      	beq.n	80046a6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046ae:	d14b      	bne.n	8004748 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d002      	beq.n	80046be <HAL_SPI_Transmit+0xf6>
 80046b8:	8afb      	ldrh	r3, [r7, #22]
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d13e      	bne.n	800473c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046c2:	881a      	ldrh	r2, [r3, #0]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ce:	1c9a      	adds	r2, r3, #2
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046d8:	b29b      	uxth	r3, r3
 80046da:	3b01      	subs	r3, #1
 80046dc:	b29a      	uxth	r2, r3
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80046e2:	e02b      	b.n	800473c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	f003 0302 	and.w	r3, r3, #2
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d112      	bne.n	8004718 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f6:	881a      	ldrh	r2, [r3, #0]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004702:	1c9a      	adds	r2, r3, #2
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800470c:	b29b      	uxth	r3, r3
 800470e:	3b01      	subs	r3, #1
 8004710:	b29a      	uxth	r2, r3
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	86da      	strh	r2, [r3, #54]	; 0x36
 8004716:	e011      	b.n	800473c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004718:	f7fe fa24 	bl	8002b64 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	69bb      	ldr	r3, [r7, #24]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	683a      	ldr	r2, [r7, #0]
 8004724:	429a      	cmp	r2, r3
 8004726:	d803      	bhi.n	8004730 <HAL_SPI_Transmit+0x168>
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800472e:	d102      	bne.n	8004736 <HAL_SPI_Transmit+0x16e>
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d102      	bne.n	800473c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	77fb      	strb	r3, [r7, #31]
          goto error;
 800473a:	e074      	b.n	8004826 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004740:	b29b      	uxth	r3, r3
 8004742:	2b00      	cmp	r3, #0
 8004744:	d1ce      	bne.n	80046e4 <HAL_SPI_Transmit+0x11c>
 8004746:	e04c      	b.n	80047e2 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d002      	beq.n	8004756 <HAL_SPI_Transmit+0x18e>
 8004750:	8afb      	ldrh	r3, [r7, #22]
 8004752:	2b01      	cmp	r3, #1
 8004754:	d140      	bne.n	80047d8 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	330c      	adds	r3, #12
 8004760:	7812      	ldrb	r2, [r2, #0]
 8004762:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004768:	1c5a      	adds	r2, r3, #1
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004772:	b29b      	uxth	r3, r3
 8004774:	3b01      	subs	r3, #1
 8004776:	b29a      	uxth	r2, r3
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800477c:	e02c      	b.n	80047d8 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	f003 0302 	and.w	r3, r3, #2
 8004788:	2b02      	cmp	r3, #2
 800478a:	d113      	bne.n	80047b4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	330c      	adds	r3, #12
 8004796:	7812      	ldrb	r2, [r2, #0]
 8004798:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800479e:	1c5a      	adds	r2, r3, #1
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	3b01      	subs	r3, #1
 80047ac:	b29a      	uxth	r2, r3
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	86da      	strh	r2, [r3, #54]	; 0x36
 80047b2:	e011      	b.n	80047d8 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80047b4:	f7fe f9d6 	bl	8002b64 <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	429a      	cmp	r2, r3
 80047c2:	d803      	bhi.n	80047cc <HAL_SPI_Transmit+0x204>
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ca:	d102      	bne.n	80047d2 <HAL_SPI_Transmit+0x20a>
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d102      	bne.n	80047d8 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80047d2:	2303      	movs	r3, #3
 80047d4:	77fb      	strb	r3, [r7, #31]
          goto error;
 80047d6:	e026      	b.n	8004826 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047dc:	b29b      	uxth	r3, r3
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d1cd      	bne.n	800477e <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047e2:	69ba      	ldr	r2, [r7, #24]
 80047e4:	6839      	ldr	r1, [r7, #0]
 80047e6:	68f8      	ldr	r0, [r7, #12]
 80047e8:	f000 f8b2 	bl	8004950 <SPI_EndRxTxTransaction>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d002      	beq.n	80047f8 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2220      	movs	r2, #32
 80047f6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d10a      	bne.n	8004816 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004800:	2300      	movs	r3, #0
 8004802:	613b      	str	r3, [r7, #16]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	613b      	str	r3, [r7, #16]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	613b      	str	r3, [r7, #16]
 8004814:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800481a:	2b00      	cmp	r3, #0
 800481c:	d002      	beq.n	8004824 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	77fb      	strb	r3, [r7, #31]
 8004822:	e000      	b.n	8004826 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004824:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2201      	movs	r2, #1
 800482a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004836:	7ffb      	ldrb	r3, [r7, #31]
}
 8004838:	4618      	mov	r0, r3
 800483a:	3720      	adds	r7, #32
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}

08004840 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b088      	sub	sp, #32
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	603b      	str	r3, [r7, #0]
 800484c:	4613      	mov	r3, r2
 800484e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004850:	f7fe f988 	bl	8002b64 <HAL_GetTick>
 8004854:	4602      	mov	r2, r0
 8004856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004858:	1a9b      	subs	r3, r3, r2
 800485a:	683a      	ldr	r2, [r7, #0]
 800485c:	4413      	add	r3, r2
 800485e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004860:	f7fe f980 	bl	8002b64 <HAL_GetTick>
 8004864:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004866:	4b39      	ldr	r3, [pc, #228]	; (800494c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	015b      	lsls	r3, r3, #5
 800486c:	0d1b      	lsrs	r3, r3, #20
 800486e:	69fa      	ldr	r2, [r7, #28]
 8004870:	fb02 f303 	mul.w	r3, r2, r3
 8004874:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004876:	e054      	b.n	8004922 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800487e:	d050      	beq.n	8004922 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004880:	f7fe f970 	bl	8002b64 <HAL_GetTick>
 8004884:	4602      	mov	r2, r0
 8004886:	69bb      	ldr	r3, [r7, #24]
 8004888:	1ad3      	subs	r3, r2, r3
 800488a:	69fa      	ldr	r2, [r7, #28]
 800488c:	429a      	cmp	r2, r3
 800488e:	d902      	bls.n	8004896 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004890:	69fb      	ldr	r3, [r7, #28]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d13d      	bne.n	8004912 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	685a      	ldr	r2, [r3, #4]
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80048a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80048ae:	d111      	bne.n	80048d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048b8:	d004      	beq.n	80048c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048c2:	d107      	bne.n	80048d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048dc:	d10f      	bne.n	80048fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048ec:	601a      	str	r2, [r3, #0]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2201      	movs	r2, #1
 8004902:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2200      	movs	r2, #0
 800490a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800490e:	2303      	movs	r3, #3
 8004910:	e017      	b.n	8004942 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d101      	bne.n	800491c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004918:	2300      	movs	r3, #0
 800491a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	3b01      	subs	r3, #1
 8004920:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	689a      	ldr	r2, [r3, #8]
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	4013      	ands	r3, r2
 800492c:	68ba      	ldr	r2, [r7, #8]
 800492e:	429a      	cmp	r2, r3
 8004930:	bf0c      	ite	eq
 8004932:	2301      	moveq	r3, #1
 8004934:	2300      	movne	r3, #0
 8004936:	b2db      	uxtb	r3, r3
 8004938:	461a      	mov	r2, r3
 800493a:	79fb      	ldrb	r3, [r7, #7]
 800493c:	429a      	cmp	r2, r3
 800493e:	d19b      	bne.n	8004878 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004940:	2300      	movs	r3, #0
}
 8004942:	4618      	mov	r0, r3
 8004944:	3720      	adds	r7, #32
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	20000030 	.word	0x20000030

08004950 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b086      	sub	sp, #24
 8004954:	af02      	add	r7, sp, #8
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	9300      	str	r3, [sp, #0]
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	2200      	movs	r2, #0
 8004964:	2180      	movs	r1, #128	; 0x80
 8004966:	68f8      	ldr	r0, [r7, #12]
 8004968:	f7ff ff6a 	bl	8004840 <SPI_WaitFlagStateUntilTimeout>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d007      	beq.n	8004982 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004976:	f043 0220 	orr.w	r2, r3, #32
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e000      	b.n	8004984 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004982:	2300      	movs	r3, #0
}
 8004984:	4618      	mov	r0, r3
 8004986:	3710      	adds	r7, #16
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d101      	bne.n	800499e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e041      	b.n	8004a22 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d106      	bne.n	80049b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f7fd fed0 	bl	8002758 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2202      	movs	r2, #2
 80049bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	3304      	adds	r3, #4
 80049c8:	4619      	mov	r1, r3
 80049ca:	4610      	mov	r0, r2
 80049cc:	f000 fcc0 	bl	8005350 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a20:	2300      	movs	r3, #0
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3708      	adds	r7, #8
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}
	...

08004a2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b085      	sub	sp, #20
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a3a:	b2db      	uxtb	r3, r3
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d001      	beq.n	8004a44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e03a      	b.n	8004aba <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2202      	movs	r2, #2
 8004a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68da      	ldr	r2, [r3, #12]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f042 0201 	orr.w	r2, r2, #1
 8004a5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a18      	ldr	r2, [pc, #96]	; (8004ac4 <HAL_TIM_Base_Start_IT+0x98>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d00e      	beq.n	8004a84 <HAL_TIM_Base_Start_IT+0x58>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a6e:	d009      	beq.n	8004a84 <HAL_TIM_Base_Start_IT+0x58>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a14      	ldr	r2, [pc, #80]	; (8004ac8 <HAL_TIM_Base_Start_IT+0x9c>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d004      	beq.n	8004a84 <HAL_TIM_Base_Start_IT+0x58>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a13      	ldr	r2, [pc, #76]	; (8004acc <HAL_TIM_Base_Start_IT+0xa0>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d111      	bne.n	8004aa8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	689b      	ldr	r3, [r3, #8]
 8004a8a:	f003 0307 	and.w	r3, r3, #7
 8004a8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2b06      	cmp	r3, #6
 8004a94:	d010      	beq.n	8004ab8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f042 0201 	orr.w	r2, r2, #1
 8004aa4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aa6:	e007      	b.n	8004ab8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f042 0201 	orr.w	r2, r2, #1
 8004ab6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3714      	adds	r7, #20
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bc80      	pop	{r7}
 8004ac2:	4770      	bx	lr
 8004ac4:	40012c00 	.word	0x40012c00
 8004ac8:	40000400 	.word	0x40000400
 8004acc:	40000800 	.word	0x40000800

08004ad0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68da      	ldr	r2, [r3, #12]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f022 0201 	bic.w	r2, r2, #1
 8004ae6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	6a1a      	ldr	r2, [r3, #32]
 8004aee:	f241 1311 	movw	r3, #4369	; 0x1111
 8004af2:	4013      	ands	r3, r2
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d10f      	bne.n	8004b18 <HAL_TIM_Base_Stop_IT+0x48>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	6a1a      	ldr	r2, [r3, #32]
 8004afe:	f240 4344 	movw	r3, #1092	; 0x444
 8004b02:	4013      	ands	r3, r2
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d107      	bne.n	8004b18 <HAL_TIM_Base_Stop_IT+0x48>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f022 0201 	bic.w	r2, r2, #1
 8004b16:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004b20:	2300      	movs	r3, #0
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	370c      	adds	r7, #12
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bc80      	pop	{r7}
 8004b2a:	4770      	bx	lr

08004b2c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e041      	b.n	8004bc2 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d106      	bne.n	8004b58 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004b52:	6878      	ldr	r0, [r7, #4]
 8004b54:	f000 f839 	bl	8004bca <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	3304      	adds	r3, #4
 8004b68:	4619      	mov	r1, r3
 8004b6a:	4610      	mov	r0, r2
 8004b6c:	f000 fbf0 	bl	8005350 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2201      	movs	r2, #1
 8004b94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2201      	movs	r2, #1
 8004b9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004bc0:	2300      	movs	r3, #0
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3708      	adds	r7, #8
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}

08004bca <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004bca:	b480      	push	{r7}
 8004bcc:	b083      	sub	sp, #12
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004bd2:	bf00      	nop
 8004bd4:	370c      	adds	r7, #12
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bc80      	pop	{r7}
 8004bda:	4770      	bx	lr

08004bdc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d104      	bne.n	8004bf6 <HAL_TIM_IC_Start_IT+0x1a>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	e013      	b.n	8004c1e <HAL_TIM_IC_Start_IT+0x42>
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	2b04      	cmp	r3, #4
 8004bfa:	d104      	bne.n	8004c06 <HAL_TIM_IC_Start_IT+0x2a>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	e00b      	b.n	8004c1e <HAL_TIM_IC_Start_IT+0x42>
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	2b08      	cmp	r3, #8
 8004c0a:	d104      	bne.n	8004c16 <HAL_TIM_IC_Start_IT+0x3a>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	e003      	b.n	8004c1e <HAL_TIM_IC_Start_IT+0x42>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c1c:	b2db      	uxtb	r3, r3
 8004c1e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d104      	bne.n	8004c30 <HAL_TIM_IC_Start_IT+0x54>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	e013      	b.n	8004c58 <HAL_TIM_IC_Start_IT+0x7c>
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	2b04      	cmp	r3, #4
 8004c34:	d104      	bne.n	8004c40 <HAL_TIM_IC_Start_IT+0x64>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	e00b      	b.n	8004c58 <HAL_TIM_IC_Start_IT+0x7c>
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	2b08      	cmp	r3, #8
 8004c44:	d104      	bne.n	8004c50 <HAL_TIM_IC_Start_IT+0x74>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	e003      	b.n	8004c58 <HAL_TIM_IC_Start_IT+0x7c>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c5a:	7bfb      	ldrb	r3, [r7, #15]
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d102      	bne.n	8004c66 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c60:	7bbb      	ldrb	r3, [r7, #14]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d001      	beq.n	8004c6a <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e0b3      	b.n	8004dd2 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d104      	bne.n	8004c7a <HAL_TIM_IC_Start_IT+0x9e>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c78:	e013      	b.n	8004ca2 <HAL_TIM_IC_Start_IT+0xc6>
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b04      	cmp	r3, #4
 8004c7e:	d104      	bne.n	8004c8a <HAL_TIM_IC_Start_IT+0xae>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2202      	movs	r2, #2
 8004c84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c88:	e00b      	b.n	8004ca2 <HAL_TIM_IC_Start_IT+0xc6>
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2b08      	cmp	r3, #8
 8004c8e:	d104      	bne.n	8004c9a <HAL_TIM_IC_Start_IT+0xbe>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c98:	e003      	b.n	8004ca2 <HAL_TIM_IC_Start_IT+0xc6>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2202      	movs	r2, #2
 8004c9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d104      	bne.n	8004cb2 <HAL_TIM_IC_Start_IT+0xd6>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2202      	movs	r2, #2
 8004cac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004cb0:	e013      	b.n	8004cda <HAL_TIM_IC_Start_IT+0xfe>
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	2b04      	cmp	r3, #4
 8004cb6:	d104      	bne.n	8004cc2 <HAL_TIM_IC_Start_IT+0xe6>
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2202      	movs	r2, #2
 8004cbc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004cc0:	e00b      	b.n	8004cda <HAL_TIM_IC_Start_IT+0xfe>
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	2b08      	cmp	r3, #8
 8004cc6:	d104      	bne.n	8004cd2 <HAL_TIM_IC_Start_IT+0xf6>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2202      	movs	r2, #2
 8004ccc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cd0:	e003      	b.n	8004cda <HAL_TIM_IC_Start_IT+0xfe>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2202      	movs	r2, #2
 8004cd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	2b0c      	cmp	r3, #12
 8004cde:	d841      	bhi.n	8004d64 <HAL_TIM_IC_Start_IT+0x188>
 8004ce0:	a201      	add	r2, pc, #4	; (adr r2, 8004ce8 <HAL_TIM_IC_Start_IT+0x10c>)
 8004ce2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce6:	bf00      	nop
 8004ce8:	08004d1d 	.word	0x08004d1d
 8004cec:	08004d65 	.word	0x08004d65
 8004cf0:	08004d65 	.word	0x08004d65
 8004cf4:	08004d65 	.word	0x08004d65
 8004cf8:	08004d2f 	.word	0x08004d2f
 8004cfc:	08004d65 	.word	0x08004d65
 8004d00:	08004d65 	.word	0x08004d65
 8004d04:	08004d65 	.word	0x08004d65
 8004d08:	08004d41 	.word	0x08004d41
 8004d0c:	08004d65 	.word	0x08004d65
 8004d10:	08004d65 	.word	0x08004d65
 8004d14:	08004d65 	.word	0x08004d65
 8004d18:	08004d53 	.word	0x08004d53
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68da      	ldr	r2, [r3, #12]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f042 0202 	orr.w	r2, r2, #2
 8004d2a:	60da      	str	r2, [r3, #12]
      break;
 8004d2c:	e01b      	b.n	8004d66 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	68da      	ldr	r2, [r3, #12]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f042 0204 	orr.w	r2, r2, #4
 8004d3c:	60da      	str	r2, [r3, #12]
      break;
 8004d3e:	e012      	b.n	8004d66 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68da      	ldr	r2, [r3, #12]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f042 0208 	orr.w	r2, r2, #8
 8004d4e:	60da      	str	r2, [r3, #12]
      break;
 8004d50:	e009      	b.n	8004d66 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	68da      	ldr	r2, [r3, #12]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f042 0210 	orr.w	r2, r2, #16
 8004d60:	60da      	str	r2, [r3, #12]
      break;
 8004d62:	e000      	b.n	8004d66 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8004d64:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	6839      	ldr	r1, [r7, #0]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f000 fcf3 	bl	800575a <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a18      	ldr	r2, [pc, #96]	; (8004ddc <HAL_TIM_IC_Start_IT+0x200>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d00e      	beq.n	8004d9c <HAL_TIM_IC_Start_IT+0x1c0>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d86:	d009      	beq.n	8004d9c <HAL_TIM_IC_Start_IT+0x1c0>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a14      	ldr	r2, [pc, #80]	; (8004de0 <HAL_TIM_IC_Start_IT+0x204>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d004      	beq.n	8004d9c <HAL_TIM_IC_Start_IT+0x1c0>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a13      	ldr	r2, [pc, #76]	; (8004de4 <HAL_TIM_IC_Start_IT+0x208>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d111      	bne.n	8004dc0 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f003 0307 	and.w	r3, r3, #7
 8004da6:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	2b06      	cmp	r3, #6
 8004dac:	d010      	beq.n	8004dd0 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f042 0201 	orr.w	r2, r2, #1
 8004dbc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dbe:	e007      	b.n	8004dd0 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f042 0201 	orr.w	r2, r2, #1
 8004dce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004dd0:	2300      	movs	r3, #0
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3710      	adds	r7, #16
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	40012c00 	.word	0x40012c00
 8004de0:	40000400 	.word	0x40000400
 8004de4:	40000800 	.word	0x40000800

08004de8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	691b      	ldr	r3, [r3, #16]
 8004df6:	f003 0302 	and.w	r3, r3, #2
 8004dfa:	2b02      	cmp	r3, #2
 8004dfc:	d122      	bne.n	8004e44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	68db      	ldr	r3, [r3, #12]
 8004e04:	f003 0302 	and.w	r3, r3, #2
 8004e08:	2b02      	cmp	r3, #2
 8004e0a:	d11b      	bne.n	8004e44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f06f 0202 	mvn.w	r2, #2
 8004e14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2201      	movs	r2, #1
 8004e1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	f003 0303 	and.w	r3, r3, #3
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d003      	beq.n	8004e32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f7fc fe2c 	bl	8001a88 <HAL_TIM_IC_CaptureCallback>
 8004e30:	e005      	b.n	8004e3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f000 fa70 	bl	8005318 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e38:	6878      	ldr	r0, [r7, #4]
 8004e3a:	f000 fa76 	bl	800532a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	f003 0304 	and.w	r3, r3, #4
 8004e4e:	2b04      	cmp	r3, #4
 8004e50:	d122      	bne.n	8004e98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	f003 0304 	and.w	r3, r3, #4
 8004e5c:	2b04      	cmp	r3, #4
 8004e5e:	d11b      	bne.n	8004e98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f06f 0204 	mvn.w	r2, #4
 8004e68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2202      	movs	r2, #2
 8004e6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	699b      	ldr	r3, [r3, #24]
 8004e76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d003      	beq.n	8004e86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	f7fc fe02 	bl	8001a88 <HAL_TIM_IC_CaptureCallback>
 8004e84:	e005      	b.n	8004e92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f000 fa46 	bl	8005318 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	f000 fa4c 	bl	800532a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2200      	movs	r2, #0
 8004e96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	691b      	ldr	r3, [r3, #16]
 8004e9e:	f003 0308 	and.w	r3, r3, #8
 8004ea2:	2b08      	cmp	r3, #8
 8004ea4:	d122      	bne.n	8004eec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	f003 0308 	and.w	r3, r3, #8
 8004eb0:	2b08      	cmp	r3, #8
 8004eb2:	d11b      	bne.n	8004eec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f06f 0208 	mvn.w	r2, #8
 8004ebc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2204      	movs	r2, #4
 8004ec2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	69db      	ldr	r3, [r3, #28]
 8004eca:	f003 0303 	and.w	r3, r3, #3
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ed2:	6878      	ldr	r0, [r7, #4]
 8004ed4:	f7fc fdd8 	bl	8001a88 <HAL_TIM_IC_CaptureCallback>
 8004ed8:	e005      	b.n	8004ee6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f000 fa1c 	bl	8005318 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f000 fa22 	bl	800532a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	f003 0310 	and.w	r3, r3, #16
 8004ef6:	2b10      	cmp	r3, #16
 8004ef8:	d122      	bne.n	8004f40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	f003 0310 	and.w	r3, r3, #16
 8004f04:	2b10      	cmp	r3, #16
 8004f06:	d11b      	bne.n	8004f40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f06f 0210 	mvn.w	r2, #16
 8004f10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2208      	movs	r2, #8
 8004f16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	69db      	ldr	r3, [r3, #28]
 8004f1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d003      	beq.n	8004f2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f7fc fdae 	bl	8001a88 <HAL_TIM_IC_CaptureCallback>
 8004f2c:	e005      	b.n	8004f3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 f9f2 	bl	8005318 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f000 f9f8 	bl	800532a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	f003 0301 	and.w	r3, r3, #1
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d10e      	bne.n	8004f6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	f003 0301 	and.w	r3, r3, #1
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d107      	bne.n	8004f6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f06f 0201 	mvn.w	r2, #1
 8004f64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f7fb fdea 	bl	8000b40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	691b      	ldr	r3, [r3, #16]
 8004f72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f76:	2b80      	cmp	r3, #128	; 0x80
 8004f78:	d10e      	bne.n	8004f98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f84:	2b80      	cmp	r3, #128	; 0x80
 8004f86:	d107      	bne.n	8004f98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004f90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	f000 fc6d 	bl	8005872 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	691b      	ldr	r3, [r3, #16]
 8004f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fa2:	2b40      	cmp	r3, #64	; 0x40
 8004fa4:	d10e      	bne.n	8004fc4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fb0:	2b40      	cmp	r3, #64	; 0x40
 8004fb2:	d107      	bne.n	8004fc4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004fbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 f9bc 	bl	800533c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	f003 0320 	and.w	r3, r3, #32
 8004fce:	2b20      	cmp	r3, #32
 8004fd0:	d10e      	bne.n	8004ff0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	f003 0320 	and.w	r3, r3, #32
 8004fdc:	2b20      	cmp	r3, #32
 8004fde:	d107      	bne.n	8004ff0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f06f 0220 	mvn.w	r2, #32
 8004fe8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 fc38 	bl	8005860 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ff0:	bf00      	nop
 8004ff2:	3708      	adds	r7, #8
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800500a:	2b01      	cmp	r3, #1
 800500c:	d101      	bne.n	8005012 <HAL_TIM_IC_ConfigChannel+0x1a>
 800500e:	2302      	movs	r3, #2
 8005010:	e082      	b.n	8005118 <HAL_TIM_IC_ConfigChannel+0x120>
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2201      	movs	r2, #1
 8005016:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d11b      	bne.n	8005058 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6818      	ldr	r0, [r3, #0]
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	6819      	ldr	r1, [r3, #0]
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	f000 f9f0 	bl	8005414 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	699a      	ldr	r2, [r3, #24]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f022 020c 	bic.w	r2, r2, #12
 8005042:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	6999      	ldr	r1, [r3, #24]
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	689a      	ldr	r2, [r3, #8]
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	430a      	orrs	r2, r1
 8005054:	619a      	str	r2, [r3, #24]
 8005056:	e05a      	b.n	800510e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2b04      	cmp	r3, #4
 800505c:	d11c      	bne.n	8005098 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	6818      	ldr	r0, [r3, #0]
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	6819      	ldr	r1, [r3, #0]
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	685a      	ldr	r2, [r3, #4]
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	68db      	ldr	r3, [r3, #12]
 800506e:	f000 fa59 	bl	8005524 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	699a      	ldr	r2, [r3, #24]
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8005080:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	6999      	ldr	r1, [r3, #24]
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	021a      	lsls	r2, r3, #8
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	430a      	orrs	r2, r1
 8005094:	619a      	str	r2, [r3, #24]
 8005096:	e03a      	b.n	800510e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2b08      	cmp	r3, #8
 800509c:	d11b      	bne.n	80050d6 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6818      	ldr	r0, [r3, #0]
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	6819      	ldr	r1, [r3, #0]
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	685a      	ldr	r2, [r3, #4]
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	f000 faa4 	bl	80055fa <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	69da      	ldr	r2, [r3, #28]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f022 020c 	bic.w	r2, r2, #12
 80050c0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	69d9      	ldr	r1, [r3, #28]
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	689a      	ldr	r2, [r3, #8]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	430a      	orrs	r2, r1
 80050d2:	61da      	str	r2, [r3, #28]
 80050d4:	e01b      	b.n	800510e <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	6818      	ldr	r0, [r3, #0]
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	6819      	ldr	r1, [r3, #0]
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	685a      	ldr	r2, [r3, #4]
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	f000 fac3 	bl	8005670 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	69da      	ldr	r2, [r3, #28]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80050f8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	69d9      	ldr	r1, [r3, #28]
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	021a      	lsls	r2, r3, #8
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	430a      	orrs	r2, r1
 800510c:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2200      	movs	r2, #0
 8005112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005116:	2300      	movs	r3, #0
}
 8005118:	4618      	mov	r0, r3
 800511a:	3710      	adds	r7, #16
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005130:	2b01      	cmp	r3, #1
 8005132:	d101      	bne.n	8005138 <HAL_TIM_ConfigClockSource+0x18>
 8005134:	2302      	movs	r3, #2
 8005136:	e0a6      	b.n	8005286 <HAL_TIM_ConfigClockSource+0x166>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2202      	movs	r2, #2
 8005144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005156:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800515e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	68fa      	ldr	r2, [r7, #12]
 8005166:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2b40      	cmp	r3, #64	; 0x40
 800516e:	d067      	beq.n	8005240 <HAL_TIM_ConfigClockSource+0x120>
 8005170:	2b40      	cmp	r3, #64	; 0x40
 8005172:	d80b      	bhi.n	800518c <HAL_TIM_ConfigClockSource+0x6c>
 8005174:	2b10      	cmp	r3, #16
 8005176:	d073      	beq.n	8005260 <HAL_TIM_ConfigClockSource+0x140>
 8005178:	2b10      	cmp	r3, #16
 800517a:	d802      	bhi.n	8005182 <HAL_TIM_ConfigClockSource+0x62>
 800517c:	2b00      	cmp	r3, #0
 800517e:	d06f      	beq.n	8005260 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005180:	e078      	b.n	8005274 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005182:	2b20      	cmp	r3, #32
 8005184:	d06c      	beq.n	8005260 <HAL_TIM_ConfigClockSource+0x140>
 8005186:	2b30      	cmp	r3, #48	; 0x30
 8005188:	d06a      	beq.n	8005260 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800518a:	e073      	b.n	8005274 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800518c:	2b70      	cmp	r3, #112	; 0x70
 800518e:	d00d      	beq.n	80051ac <HAL_TIM_ConfigClockSource+0x8c>
 8005190:	2b70      	cmp	r3, #112	; 0x70
 8005192:	d804      	bhi.n	800519e <HAL_TIM_ConfigClockSource+0x7e>
 8005194:	2b50      	cmp	r3, #80	; 0x50
 8005196:	d033      	beq.n	8005200 <HAL_TIM_ConfigClockSource+0xe0>
 8005198:	2b60      	cmp	r3, #96	; 0x60
 800519a:	d041      	beq.n	8005220 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800519c:	e06a      	b.n	8005274 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800519e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051a2:	d066      	beq.n	8005272 <HAL_TIM_ConfigClockSource+0x152>
 80051a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051a8:	d017      	beq.n	80051da <HAL_TIM_ConfigClockSource+0xba>
      break;
 80051aa:	e063      	b.n	8005274 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6818      	ldr	r0, [r3, #0]
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	6899      	ldr	r1, [r3, #8]
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	685a      	ldr	r2, [r3, #4]
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	f000 faae 	bl	800571c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80051ce:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	609a      	str	r2, [r3, #8]
      break;
 80051d8:	e04c      	b.n	8005274 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6818      	ldr	r0, [r3, #0]
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	6899      	ldr	r1, [r3, #8]
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	685a      	ldr	r2, [r3, #4]
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	f000 fa97 	bl	800571c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	689a      	ldr	r2, [r3, #8]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051fc:	609a      	str	r2, [r3, #8]
      break;
 80051fe:	e039      	b.n	8005274 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6818      	ldr	r0, [r3, #0]
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	6859      	ldr	r1, [r3, #4]
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	68db      	ldr	r3, [r3, #12]
 800520c:	461a      	mov	r2, r3
 800520e:	f000 f95b 	bl	80054c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	2150      	movs	r1, #80	; 0x50
 8005218:	4618      	mov	r0, r3
 800521a:	f000 fa65 	bl	80056e8 <TIM_ITRx_SetConfig>
      break;
 800521e:	e029      	b.n	8005274 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6818      	ldr	r0, [r3, #0]
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	6859      	ldr	r1, [r3, #4]
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	68db      	ldr	r3, [r3, #12]
 800522c:	461a      	mov	r2, r3
 800522e:	f000 f9b5 	bl	800559c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2160      	movs	r1, #96	; 0x60
 8005238:	4618      	mov	r0, r3
 800523a:	f000 fa55 	bl	80056e8 <TIM_ITRx_SetConfig>
      break;
 800523e:	e019      	b.n	8005274 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6818      	ldr	r0, [r3, #0]
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	6859      	ldr	r1, [r3, #4]
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	461a      	mov	r2, r3
 800524e:	f000 f93b 	bl	80054c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2140      	movs	r1, #64	; 0x40
 8005258:	4618      	mov	r0, r3
 800525a:	f000 fa45 	bl	80056e8 <TIM_ITRx_SetConfig>
      break;
 800525e:	e009      	b.n	8005274 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4619      	mov	r1, r3
 800526a:	4610      	mov	r0, r2
 800526c:	f000 fa3c 	bl	80056e8 <TIM_ITRx_SetConfig>
        break;
 8005270:	e000      	b.n	8005274 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8005272:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005284:	2300      	movs	r3, #0
}
 8005286:	4618      	mov	r0, r3
 8005288:	3710      	adds	r7, #16
 800528a:	46bd      	mov	sp, r7
 800528c:	bd80      	pop	{r7, pc}
	...

08005290 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005290:	b480      	push	{r7}
 8005292:	b085      	sub	sp, #20
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800529a:	2300      	movs	r3, #0
 800529c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	2b0c      	cmp	r3, #12
 80052a2:	d831      	bhi.n	8005308 <HAL_TIM_ReadCapturedValue+0x78>
 80052a4:	a201      	add	r2, pc, #4	; (adr r2, 80052ac <HAL_TIM_ReadCapturedValue+0x1c>)
 80052a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052aa:	bf00      	nop
 80052ac:	080052e1 	.word	0x080052e1
 80052b0:	08005309 	.word	0x08005309
 80052b4:	08005309 	.word	0x08005309
 80052b8:	08005309 	.word	0x08005309
 80052bc:	080052eb 	.word	0x080052eb
 80052c0:	08005309 	.word	0x08005309
 80052c4:	08005309 	.word	0x08005309
 80052c8:	08005309 	.word	0x08005309
 80052cc:	080052f5 	.word	0x080052f5
 80052d0:	08005309 	.word	0x08005309
 80052d4:	08005309 	.word	0x08005309
 80052d8:	08005309 	.word	0x08005309
 80052dc:	080052ff 	.word	0x080052ff
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052e6:	60fb      	str	r3, [r7, #12]

      break;
 80052e8:	e00f      	b.n	800530a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052f0:	60fb      	str	r3, [r7, #12]

      break;
 80052f2:	e00a      	b.n	800530a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052fa:	60fb      	str	r3, [r7, #12]

      break;
 80052fc:	e005      	b.n	800530a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005304:	60fb      	str	r3, [r7, #12]

      break;
 8005306:	e000      	b.n	800530a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005308:	bf00      	nop
  }

  return tmpreg;
 800530a:	68fb      	ldr	r3, [r7, #12]
}
 800530c:	4618      	mov	r0, r3
 800530e:	3714      	adds	r7, #20
 8005310:	46bd      	mov	sp, r7
 8005312:	bc80      	pop	{r7}
 8005314:	4770      	bx	lr
 8005316:	bf00      	nop

08005318 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005320:	bf00      	nop
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	bc80      	pop	{r7}
 8005328:	4770      	bx	lr

0800532a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800532a:	b480      	push	{r7}
 800532c:	b083      	sub	sp, #12
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005332:	bf00      	nop
 8005334:	370c      	adds	r7, #12
 8005336:	46bd      	mov	sp, r7
 8005338:	bc80      	pop	{r7}
 800533a:	4770      	bx	lr

0800533c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800533c:	b480      	push	{r7}
 800533e:	b083      	sub	sp, #12
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005344:	bf00      	nop
 8005346:	370c      	adds	r7, #12
 8005348:	46bd      	mov	sp, r7
 800534a:	bc80      	pop	{r7}
 800534c:	4770      	bx	lr
	...

08005350 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005350:	b480      	push	{r7}
 8005352:	b085      	sub	sp, #20
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a29      	ldr	r2, [pc, #164]	; (8005408 <TIM_Base_SetConfig+0xb8>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d00b      	beq.n	8005380 <TIM_Base_SetConfig+0x30>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800536e:	d007      	beq.n	8005380 <TIM_Base_SetConfig+0x30>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a26      	ldr	r2, [pc, #152]	; (800540c <TIM_Base_SetConfig+0xbc>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d003      	beq.n	8005380 <TIM_Base_SetConfig+0x30>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a25      	ldr	r2, [pc, #148]	; (8005410 <TIM_Base_SetConfig+0xc0>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d108      	bne.n	8005392 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005386:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	4313      	orrs	r3, r2
 8005390:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a1c      	ldr	r2, [pc, #112]	; (8005408 <TIM_Base_SetConfig+0xb8>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d00b      	beq.n	80053b2 <TIM_Base_SetConfig+0x62>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053a0:	d007      	beq.n	80053b2 <TIM_Base_SetConfig+0x62>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a19      	ldr	r2, [pc, #100]	; (800540c <TIM_Base_SetConfig+0xbc>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d003      	beq.n	80053b2 <TIM_Base_SetConfig+0x62>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4a18      	ldr	r2, [pc, #96]	; (8005410 <TIM_Base_SetConfig+0xc0>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d108      	bne.n	80053c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	68db      	ldr	r3, [r3, #12]
 80053be:	68fa      	ldr	r2, [r7, #12]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	695b      	ldr	r3, [r3, #20]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	68fa      	ldr	r2, [r7, #12]
 80053d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	689a      	ldr	r2, [r3, #8]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a07      	ldr	r2, [pc, #28]	; (8005408 <TIM_Base_SetConfig+0xb8>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d103      	bne.n	80053f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	691a      	ldr	r2, [r3, #16]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	615a      	str	r2, [r3, #20]
}
 80053fe:	bf00      	nop
 8005400:	3714      	adds	r7, #20
 8005402:	46bd      	mov	sp, r7
 8005404:	bc80      	pop	{r7}
 8005406:	4770      	bx	lr
 8005408:	40012c00 	.word	0x40012c00
 800540c:	40000400 	.word	0x40000400
 8005410:	40000800 	.word	0x40000800

08005414 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005414:	b480      	push	{r7}
 8005416:	b087      	sub	sp, #28
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
 8005420:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	6a1b      	ldr	r3, [r3, #32]
 8005426:	f023 0201 	bic.w	r2, r3, #1
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	699b      	ldr	r3, [r3, #24]
 8005432:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	6a1b      	ldr	r3, [r3, #32]
 8005438:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	4a1f      	ldr	r2, [pc, #124]	; (80054bc <TIM_TI1_SetConfig+0xa8>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d00b      	beq.n	800545a <TIM_TI1_SetConfig+0x46>
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005448:	d007      	beq.n	800545a <TIM_TI1_SetConfig+0x46>
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	4a1c      	ldr	r2, [pc, #112]	; (80054c0 <TIM_TI1_SetConfig+0xac>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d003      	beq.n	800545a <TIM_TI1_SetConfig+0x46>
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	4a1b      	ldr	r2, [pc, #108]	; (80054c4 <TIM_TI1_SetConfig+0xb0>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d101      	bne.n	800545e <TIM_TI1_SetConfig+0x4a>
 800545a:	2301      	movs	r3, #1
 800545c:	e000      	b.n	8005460 <TIM_TI1_SetConfig+0x4c>
 800545e:	2300      	movs	r3, #0
 8005460:	2b00      	cmp	r3, #0
 8005462:	d008      	beq.n	8005476 <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	f023 0303 	bic.w	r3, r3, #3
 800546a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800546c:	697a      	ldr	r2, [r7, #20]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4313      	orrs	r3, r2
 8005472:	617b      	str	r3, [r7, #20]
 8005474:	e003      	b.n	800547e <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005476:	697b      	ldr	r3, [r7, #20]
 8005478:	f043 0301 	orr.w	r3, r3, #1
 800547c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005484:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	011b      	lsls	r3, r3, #4
 800548a:	b2db      	uxtb	r3, r3
 800548c:	697a      	ldr	r2, [r7, #20]
 800548e:	4313      	orrs	r3, r2
 8005490:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	f023 030a 	bic.w	r3, r3, #10
 8005498:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	f003 030a 	and.w	r3, r3, #10
 80054a0:	693a      	ldr	r2, [r7, #16]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	697a      	ldr	r2, [r7, #20]
 80054aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	693a      	ldr	r2, [r7, #16]
 80054b0:	621a      	str	r2, [r3, #32]
}
 80054b2:	bf00      	nop
 80054b4:	371c      	adds	r7, #28
 80054b6:	46bd      	mov	sp, r7
 80054b8:	bc80      	pop	{r7}
 80054ba:	4770      	bx	lr
 80054bc:	40012c00 	.word	0x40012c00
 80054c0:	40000400 	.word	0x40000400
 80054c4:	40000800 	.word	0x40000800

080054c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b087      	sub	sp, #28
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	60f8      	str	r0, [r7, #12]
 80054d0:	60b9      	str	r1, [r7, #8]
 80054d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6a1b      	ldr	r3, [r3, #32]
 80054d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6a1b      	ldr	r3, [r3, #32]
 80054de:	f023 0201 	bic.w	r2, r3, #1
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	699b      	ldr	r3, [r3, #24]
 80054ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80054f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	011b      	lsls	r3, r3, #4
 80054f8:	693a      	ldr	r2, [r7, #16]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	f023 030a 	bic.w	r3, r3, #10
 8005504:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005506:	697a      	ldr	r2, [r7, #20]
 8005508:	68bb      	ldr	r3, [r7, #8]
 800550a:	4313      	orrs	r3, r2
 800550c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	693a      	ldr	r2, [r7, #16]
 8005512:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	697a      	ldr	r2, [r7, #20]
 8005518:	621a      	str	r2, [r3, #32]
}
 800551a:	bf00      	nop
 800551c:	371c      	adds	r7, #28
 800551e:	46bd      	mov	sp, r7
 8005520:	bc80      	pop	{r7}
 8005522:	4770      	bx	lr

08005524 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005524:	b480      	push	{r7}
 8005526:	b087      	sub	sp, #28
 8005528:	af00      	add	r7, sp, #0
 800552a:	60f8      	str	r0, [r7, #12]
 800552c:	60b9      	str	r1, [r7, #8]
 800552e:	607a      	str	r2, [r7, #4]
 8005530:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6a1b      	ldr	r3, [r3, #32]
 8005536:	f023 0210 	bic.w	r2, r3, #16
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	699b      	ldr	r3, [r3, #24]
 8005542:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6a1b      	ldr	r3, [r3, #32]
 8005548:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005550:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	021b      	lsls	r3, r3, #8
 8005556:	697a      	ldr	r2, [r7, #20]
 8005558:	4313      	orrs	r3, r2
 800555a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005562:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	031b      	lsls	r3, r3, #12
 8005568:	b29b      	uxth	r3, r3
 800556a:	697a      	ldr	r2, [r7, #20]
 800556c:	4313      	orrs	r3, r2
 800556e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005576:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	011b      	lsls	r3, r3, #4
 800557c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005580:	693a      	ldr	r2, [r7, #16]
 8005582:	4313      	orrs	r3, r2
 8005584:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	697a      	ldr	r2, [r7, #20]
 800558a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	693a      	ldr	r2, [r7, #16]
 8005590:	621a      	str	r2, [r3, #32]
}
 8005592:	bf00      	nop
 8005594:	371c      	adds	r7, #28
 8005596:	46bd      	mov	sp, r7
 8005598:	bc80      	pop	{r7}
 800559a:	4770      	bx	lr

0800559c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800559c:	b480      	push	{r7}
 800559e:	b087      	sub	sp, #28
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	60f8      	str	r0, [r7, #12]
 80055a4:	60b9      	str	r1, [r7, #8]
 80055a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6a1b      	ldr	r3, [r3, #32]
 80055ac:	f023 0210 	bic.w	r2, r3, #16
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	699b      	ldr	r3, [r3, #24]
 80055b8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6a1b      	ldr	r3, [r3, #32]
 80055be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80055c6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	031b      	lsls	r3, r3, #12
 80055cc:	697a      	ldr	r2, [r7, #20]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80055d8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	011b      	lsls	r3, r3, #4
 80055de:	693a      	ldr	r2, [r7, #16]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	697a      	ldr	r2, [r7, #20]
 80055e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	693a      	ldr	r2, [r7, #16]
 80055ee:	621a      	str	r2, [r3, #32]
}
 80055f0:	bf00      	nop
 80055f2:	371c      	adds	r7, #28
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bc80      	pop	{r7}
 80055f8:	4770      	bx	lr

080055fa <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80055fa:	b480      	push	{r7}
 80055fc:	b087      	sub	sp, #28
 80055fe:	af00      	add	r7, sp, #0
 8005600:	60f8      	str	r0, [r7, #12]
 8005602:	60b9      	str	r1, [r7, #8]
 8005604:	607a      	str	r2, [r7, #4]
 8005606:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6a1b      	ldr	r3, [r3, #32]
 800560c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	69db      	ldr	r3, [r3, #28]
 8005618:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6a1b      	ldr	r3, [r3, #32]
 800561e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	f023 0303 	bic.w	r3, r3, #3
 8005626:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005628:	697a      	ldr	r2, [r7, #20]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4313      	orrs	r3, r2
 800562e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005636:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	011b      	lsls	r3, r3, #4
 800563c:	b2db      	uxtb	r3, r3
 800563e:	697a      	ldr	r2, [r7, #20]
 8005640:	4313      	orrs	r3, r2
 8005642:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800564a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	021b      	lsls	r3, r3, #8
 8005650:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005654:	693a      	ldr	r2, [r7, #16]
 8005656:	4313      	orrs	r3, r2
 8005658:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	697a      	ldr	r2, [r7, #20]
 800565e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	693a      	ldr	r2, [r7, #16]
 8005664:	621a      	str	r2, [r3, #32]
}
 8005666:	bf00      	nop
 8005668:	371c      	adds	r7, #28
 800566a:	46bd      	mov	sp, r7
 800566c:	bc80      	pop	{r7}
 800566e:	4770      	bx	lr

08005670 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005670:	b480      	push	{r7}
 8005672:	b087      	sub	sp, #28
 8005674:	af00      	add	r7, sp, #0
 8005676:	60f8      	str	r0, [r7, #12]
 8005678:	60b9      	str	r1, [r7, #8]
 800567a:	607a      	str	r2, [r7, #4]
 800567c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6a1b      	ldr	r3, [r3, #32]
 8005682:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	69db      	ldr	r3, [r3, #28]
 800568e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	6a1b      	ldr	r3, [r3, #32]
 8005694:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800569c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	021b      	lsls	r3, r3, #8
 80056a2:	697a      	ldr	r2, [r7, #20]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056ae:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	031b      	lsls	r3, r3, #12
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	697a      	ldr	r2, [r7, #20]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80056c2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	031b      	lsls	r3, r3, #12
 80056c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80056cc:	693a      	ldr	r2, [r7, #16]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	697a      	ldr	r2, [r7, #20]
 80056d6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	693a      	ldr	r2, [r7, #16]
 80056dc:	621a      	str	r2, [r3, #32]
}
 80056de:	bf00      	nop
 80056e0:	371c      	adds	r7, #28
 80056e2:	46bd      	mov	sp, r7
 80056e4:	bc80      	pop	{r7}
 80056e6:	4770      	bx	lr

080056e8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b085      	sub	sp, #20
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056fe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005700:	683a      	ldr	r2, [r7, #0]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	4313      	orrs	r3, r2
 8005706:	f043 0307 	orr.w	r3, r3, #7
 800570a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	68fa      	ldr	r2, [r7, #12]
 8005710:	609a      	str	r2, [r3, #8]
}
 8005712:	bf00      	nop
 8005714:	3714      	adds	r7, #20
 8005716:	46bd      	mov	sp, r7
 8005718:	bc80      	pop	{r7}
 800571a:	4770      	bx	lr

0800571c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800571c:	b480      	push	{r7}
 800571e:	b087      	sub	sp, #28
 8005720:	af00      	add	r7, sp, #0
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	60b9      	str	r1, [r7, #8]
 8005726:	607a      	str	r2, [r7, #4]
 8005728:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005736:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	021a      	lsls	r2, r3, #8
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	431a      	orrs	r2, r3
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	4313      	orrs	r3, r2
 8005744:	697a      	ldr	r2, [r7, #20]
 8005746:	4313      	orrs	r3, r2
 8005748:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	697a      	ldr	r2, [r7, #20]
 800574e:	609a      	str	r2, [r3, #8]
}
 8005750:	bf00      	nop
 8005752:	371c      	adds	r7, #28
 8005754:	46bd      	mov	sp, r7
 8005756:	bc80      	pop	{r7}
 8005758:	4770      	bx	lr

0800575a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800575a:	b480      	push	{r7}
 800575c:	b087      	sub	sp, #28
 800575e:	af00      	add	r7, sp, #0
 8005760:	60f8      	str	r0, [r7, #12]
 8005762:	60b9      	str	r1, [r7, #8]
 8005764:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	f003 031f 	and.w	r3, r3, #31
 800576c:	2201      	movs	r2, #1
 800576e:	fa02 f303 	lsl.w	r3, r2, r3
 8005772:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6a1a      	ldr	r2, [r3, #32]
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	43db      	mvns	r3, r3
 800577c:	401a      	ands	r2, r3
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	6a1a      	ldr	r2, [r3, #32]
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	f003 031f 	and.w	r3, r3, #31
 800578c:	6879      	ldr	r1, [r7, #4]
 800578e:	fa01 f303 	lsl.w	r3, r1, r3
 8005792:	431a      	orrs	r2, r3
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	621a      	str	r2, [r3, #32]
}
 8005798:	bf00      	nop
 800579a:	371c      	adds	r7, #28
 800579c:	46bd      	mov	sp, r7
 800579e:	bc80      	pop	{r7}
 80057a0:	4770      	bx	lr
	...

080057a4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b085      	sub	sp, #20
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
 80057ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d101      	bne.n	80057bc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057b8:	2302      	movs	r3, #2
 80057ba:	e046      	b.n	800584a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2201      	movs	r2, #1
 80057c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2202      	movs	r2, #2
 80057c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	68fa      	ldr	r2, [r7, #12]
 80057f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a16      	ldr	r2, [pc, #88]	; (8005854 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d00e      	beq.n	800581e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005808:	d009      	beq.n	800581e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a12      	ldr	r2, [pc, #72]	; (8005858 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d004      	beq.n	800581e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a10      	ldr	r2, [pc, #64]	; (800585c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d10c      	bne.n	8005838 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005824:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	68ba      	ldr	r2, [r7, #8]
 800582c:	4313      	orrs	r3, r2
 800582e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	68ba      	ldr	r2, [r7, #8]
 8005836:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005848:	2300      	movs	r3, #0
}
 800584a:	4618      	mov	r0, r3
 800584c:	3714      	adds	r7, #20
 800584e:	46bd      	mov	sp, r7
 8005850:	bc80      	pop	{r7}
 8005852:	4770      	bx	lr
 8005854:	40012c00 	.word	0x40012c00
 8005858:	40000400 	.word	0x40000400
 800585c:	40000800 	.word	0x40000800

08005860 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005860:	b480      	push	{r7}
 8005862:	b083      	sub	sp, #12
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005868:	bf00      	nop
 800586a:	370c      	adds	r7, #12
 800586c:	46bd      	mov	sp, r7
 800586e:	bc80      	pop	{r7}
 8005870:	4770      	bx	lr

08005872 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005872:	b480      	push	{r7}
 8005874:	b083      	sub	sp, #12
 8005876:	af00      	add	r7, sp, #0
 8005878:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800587a:	bf00      	nop
 800587c:	370c      	adds	r7, #12
 800587e:	46bd      	mov	sp, r7
 8005880:	bc80      	pop	{r7}
 8005882:	4770      	bx	lr

08005884 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d101      	bne.n	8005896 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e03f      	b.n	8005916 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d106      	bne.n	80058b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f7fd f854 	bl	8002958 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2224      	movs	r2, #36	; 0x24
 80058b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68da      	ldr	r2, [r3, #12]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80058c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f000 f905 	bl	8005ad8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	691a      	ldr	r2, [r3, #16]
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	695a      	ldr	r2, [r3, #20]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68da      	ldr	r2, [r3, #12]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2220      	movs	r2, #32
 8005908:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2220      	movs	r2, #32
 8005910:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005914:	2300      	movs	r3, #0
}
 8005916:	4618      	mov	r0, r3
 8005918:	3708      	adds	r7, #8
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}

0800591e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800591e:	b580      	push	{r7, lr}
 8005920:	b08a      	sub	sp, #40	; 0x28
 8005922:	af02      	add	r7, sp, #8
 8005924:	60f8      	str	r0, [r7, #12]
 8005926:	60b9      	str	r1, [r7, #8]
 8005928:	603b      	str	r3, [r7, #0]
 800592a:	4613      	mov	r3, r2
 800592c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800592e:	2300      	movs	r3, #0
 8005930:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005938:	b2db      	uxtb	r3, r3
 800593a:	2b20      	cmp	r3, #32
 800593c:	d17c      	bne.n	8005a38 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d002      	beq.n	800594a <HAL_UART_Transmit+0x2c>
 8005944:	88fb      	ldrh	r3, [r7, #6]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d101      	bne.n	800594e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e075      	b.n	8005a3a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005954:	2b01      	cmp	r3, #1
 8005956:	d101      	bne.n	800595c <HAL_UART_Transmit+0x3e>
 8005958:	2302      	movs	r3, #2
 800595a:	e06e      	b.n	8005a3a <HAL_UART_Transmit+0x11c>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2200      	movs	r2, #0
 8005968:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2221      	movs	r2, #33	; 0x21
 800596e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005972:	f7fd f8f7 	bl	8002b64 <HAL_GetTick>
 8005976:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	88fa      	ldrh	r2, [r7, #6]
 800597c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	88fa      	ldrh	r2, [r7, #6]
 8005982:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800598c:	d108      	bne.n	80059a0 <HAL_UART_Transmit+0x82>
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	691b      	ldr	r3, [r3, #16]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d104      	bne.n	80059a0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005996:	2300      	movs	r3, #0
 8005998:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	61bb      	str	r3, [r7, #24]
 800599e:	e003      	b.n	80059a8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059a4:	2300      	movs	r3, #0
 80059a6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80059b0:	e02a      	b.n	8005a08 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	9300      	str	r3, [sp, #0]
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	2200      	movs	r2, #0
 80059ba:	2180      	movs	r1, #128	; 0x80
 80059bc:	68f8      	ldr	r0, [r7, #12]
 80059be:	f000 f840 	bl	8005a42 <UART_WaitOnFlagUntilTimeout>
 80059c2:	4603      	mov	r3, r0
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d001      	beq.n	80059cc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80059c8:	2303      	movs	r3, #3
 80059ca:	e036      	b.n	8005a3a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d10b      	bne.n	80059ea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059d2:	69bb      	ldr	r3, [r7, #24]
 80059d4:	881b      	ldrh	r3, [r3, #0]
 80059d6:	461a      	mov	r2, r3
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80059e2:	69bb      	ldr	r3, [r7, #24]
 80059e4:	3302      	adds	r3, #2
 80059e6:	61bb      	str	r3, [r7, #24]
 80059e8:	e007      	b.n	80059fa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	781a      	ldrb	r2, [r3, #0]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	3301      	adds	r3, #1
 80059f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	3b01      	subs	r3, #1
 8005a02:	b29a      	uxth	r2, r3
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d1cf      	bne.n	80059b2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	9300      	str	r3, [sp, #0]
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	2140      	movs	r1, #64	; 0x40
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f000 f810 	bl	8005a42 <UART_WaitOnFlagUntilTimeout>
 8005a22:	4603      	mov	r3, r0
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d001      	beq.n	8005a2c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	e006      	b.n	8005a3a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	2220      	movs	r2, #32
 8005a30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005a34:	2300      	movs	r3, #0
 8005a36:	e000      	b.n	8005a3a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005a38:	2302      	movs	r3, #2
  }
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3720      	adds	r7, #32
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}

08005a42 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005a42:	b580      	push	{r7, lr}
 8005a44:	b084      	sub	sp, #16
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	60f8      	str	r0, [r7, #12]
 8005a4a:	60b9      	str	r1, [r7, #8]
 8005a4c:	603b      	str	r3, [r7, #0]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a52:	e02c      	b.n	8005aae <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a54:	69bb      	ldr	r3, [r7, #24]
 8005a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a5a:	d028      	beq.n	8005aae <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d007      	beq.n	8005a72 <UART_WaitOnFlagUntilTimeout+0x30>
 8005a62:	f7fd f87f 	bl	8002b64 <HAL_GetTick>
 8005a66:	4602      	mov	r2, r0
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	69ba      	ldr	r2, [r7, #24]
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d21d      	bcs.n	8005aae <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68da      	ldr	r2, [r3, #12]
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005a80:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	695a      	ldr	r2, [r3, #20]
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f022 0201 	bic.w	r2, r2, #1
 8005a90:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2220      	movs	r2, #32
 8005a96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	2220      	movs	r2, #32
 8005a9e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005aaa:	2303      	movs	r3, #3
 8005aac:	e00f      	b.n	8005ace <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	4013      	ands	r3, r2
 8005ab8:	68ba      	ldr	r2, [r7, #8]
 8005aba:	429a      	cmp	r2, r3
 8005abc:	bf0c      	ite	eq
 8005abe:	2301      	moveq	r3, #1
 8005ac0:	2300      	movne	r3, #0
 8005ac2:	b2db      	uxtb	r3, r3
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	79fb      	ldrb	r3, [r7, #7]
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d0c3      	beq.n	8005a54 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3710      	adds	r7, #16
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}
	...

08005ad8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	691b      	ldr	r3, [r3, #16]
 8005ae6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	68da      	ldr	r2, [r3, #12]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	430a      	orrs	r2, r1
 8005af4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	689a      	ldr	r2, [r3, #8]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	691b      	ldr	r3, [r3, #16]
 8005afe:	431a      	orrs	r2, r3
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	695b      	ldr	r3, [r3, #20]
 8005b04:	4313      	orrs	r3, r2
 8005b06:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005b12:	f023 030c 	bic.w	r3, r3, #12
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	6812      	ldr	r2, [r2, #0]
 8005b1a:	68b9      	ldr	r1, [r7, #8]
 8005b1c:	430b      	orrs	r3, r1
 8005b1e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	695b      	ldr	r3, [r3, #20]
 8005b26:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	699a      	ldr	r2, [r3, #24]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	430a      	orrs	r2, r1
 8005b34:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a2c      	ldr	r2, [pc, #176]	; (8005bec <UART_SetConfig+0x114>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d103      	bne.n	8005b48 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005b40:	f7fd ff56 	bl	80039f0 <HAL_RCC_GetPCLK2Freq>
 8005b44:	60f8      	str	r0, [r7, #12]
 8005b46:	e002      	b.n	8005b4e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005b48:	f7fd ff3e 	bl	80039c8 <HAL_RCC_GetPCLK1Freq>
 8005b4c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	4613      	mov	r3, r2
 8005b52:	009b      	lsls	r3, r3, #2
 8005b54:	4413      	add	r3, r2
 8005b56:	009a      	lsls	r2, r3, #2
 8005b58:	441a      	add	r2, r3
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b64:	4a22      	ldr	r2, [pc, #136]	; (8005bf0 <UART_SetConfig+0x118>)
 8005b66:	fba2 2303 	umull	r2, r3, r2, r3
 8005b6a:	095b      	lsrs	r3, r3, #5
 8005b6c:	0119      	lsls	r1, r3, #4
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	4613      	mov	r3, r2
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	4413      	add	r3, r2
 8005b76:	009a      	lsls	r2, r3, #2
 8005b78:	441a      	add	r2, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	fbb2 f2f3 	udiv	r2, r2, r3
 8005b84:	4b1a      	ldr	r3, [pc, #104]	; (8005bf0 <UART_SetConfig+0x118>)
 8005b86:	fba3 0302 	umull	r0, r3, r3, r2
 8005b8a:	095b      	lsrs	r3, r3, #5
 8005b8c:	2064      	movs	r0, #100	; 0x64
 8005b8e:	fb00 f303 	mul.w	r3, r0, r3
 8005b92:	1ad3      	subs	r3, r2, r3
 8005b94:	011b      	lsls	r3, r3, #4
 8005b96:	3332      	adds	r3, #50	; 0x32
 8005b98:	4a15      	ldr	r2, [pc, #84]	; (8005bf0 <UART_SetConfig+0x118>)
 8005b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b9e:	095b      	lsrs	r3, r3, #5
 8005ba0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ba4:	4419      	add	r1, r3
 8005ba6:	68fa      	ldr	r2, [r7, #12]
 8005ba8:	4613      	mov	r3, r2
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	4413      	add	r3, r2
 8005bae:	009a      	lsls	r2, r3, #2
 8005bb0:	441a      	add	r2, r3
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	009b      	lsls	r3, r3, #2
 8005bb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8005bbc:	4b0c      	ldr	r3, [pc, #48]	; (8005bf0 <UART_SetConfig+0x118>)
 8005bbe:	fba3 0302 	umull	r0, r3, r3, r2
 8005bc2:	095b      	lsrs	r3, r3, #5
 8005bc4:	2064      	movs	r0, #100	; 0x64
 8005bc6:	fb00 f303 	mul.w	r3, r0, r3
 8005bca:	1ad3      	subs	r3, r2, r3
 8005bcc:	011b      	lsls	r3, r3, #4
 8005bce:	3332      	adds	r3, #50	; 0x32
 8005bd0:	4a07      	ldr	r2, [pc, #28]	; (8005bf0 <UART_SetConfig+0x118>)
 8005bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8005bd6:	095b      	lsrs	r3, r3, #5
 8005bd8:	f003 020f 	and.w	r2, r3, #15
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	440a      	add	r2, r1
 8005be2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005be4:	bf00      	nop
 8005be6:	3710      	adds	r7, #16
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	40013800 	.word	0x40013800
 8005bf0:	51eb851f 	.word	0x51eb851f

08005bf4 <__errno>:
 8005bf4:	4b01      	ldr	r3, [pc, #4]	; (8005bfc <__errno+0x8>)
 8005bf6:	6818      	ldr	r0, [r3, #0]
 8005bf8:	4770      	bx	lr
 8005bfa:	bf00      	nop
 8005bfc:	2000003c 	.word	0x2000003c

08005c00 <__libc_init_array>:
 8005c00:	b570      	push	{r4, r5, r6, lr}
 8005c02:	2500      	movs	r5, #0
 8005c04:	4e0c      	ldr	r6, [pc, #48]	; (8005c38 <__libc_init_array+0x38>)
 8005c06:	4c0d      	ldr	r4, [pc, #52]	; (8005c3c <__libc_init_array+0x3c>)
 8005c08:	1ba4      	subs	r4, r4, r6
 8005c0a:	10a4      	asrs	r4, r4, #2
 8005c0c:	42a5      	cmp	r5, r4
 8005c0e:	d109      	bne.n	8005c24 <__libc_init_array+0x24>
 8005c10:	f000 fc34 	bl	800647c <_init>
 8005c14:	2500      	movs	r5, #0
 8005c16:	4e0a      	ldr	r6, [pc, #40]	; (8005c40 <__libc_init_array+0x40>)
 8005c18:	4c0a      	ldr	r4, [pc, #40]	; (8005c44 <__libc_init_array+0x44>)
 8005c1a:	1ba4      	subs	r4, r4, r6
 8005c1c:	10a4      	asrs	r4, r4, #2
 8005c1e:	42a5      	cmp	r5, r4
 8005c20:	d105      	bne.n	8005c2e <__libc_init_array+0x2e>
 8005c22:	bd70      	pop	{r4, r5, r6, pc}
 8005c24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c28:	4798      	blx	r3
 8005c2a:	3501      	adds	r5, #1
 8005c2c:	e7ee      	b.n	8005c0c <__libc_init_array+0xc>
 8005c2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c32:	4798      	blx	r3
 8005c34:	3501      	adds	r5, #1
 8005c36:	e7f2      	b.n	8005c1e <__libc_init_array+0x1e>
 8005c38:	0800688c 	.word	0x0800688c
 8005c3c:	0800688c 	.word	0x0800688c
 8005c40:	0800688c 	.word	0x0800688c
 8005c44:	08006890 	.word	0x08006890

08005c48 <memset>:
 8005c48:	4603      	mov	r3, r0
 8005c4a:	4402      	add	r2, r0
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d100      	bne.n	8005c52 <memset+0xa>
 8005c50:	4770      	bx	lr
 8005c52:	f803 1b01 	strb.w	r1, [r3], #1
 8005c56:	e7f9      	b.n	8005c4c <memset+0x4>

08005c58 <siprintf>:
 8005c58:	b40e      	push	{r1, r2, r3}
 8005c5a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005c5e:	b500      	push	{lr}
 8005c60:	b09c      	sub	sp, #112	; 0x70
 8005c62:	ab1d      	add	r3, sp, #116	; 0x74
 8005c64:	9002      	str	r0, [sp, #8]
 8005c66:	9006      	str	r0, [sp, #24]
 8005c68:	9107      	str	r1, [sp, #28]
 8005c6a:	9104      	str	r1, [sp, #16]
 8005c6c:	4808      	ldr	r0, [pc, #32]	; (8005c90 <siprintf+0x38>)
 8005c6e:	4909      	ldr	r1, [pc, #36]	; (8005c94 <siprintf+0x3c>)
 8005c70:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c74:	9105      	str	r1, [sp, #20]
 8005c76:	6800      	ldr	r0, [r0, #0]
 8005c78:	a902      	add	r1, sp, #8
 8005c7a:	9301      	str	r3, [sp, #4]
 8005c7c:	f000 f866 	bl	8005d4c <_svfiprintf_r>
 8005c80:	2200      	movs	r2, #0
 8005c82:	9b02      	ldr	r3, [sp, #8]
 8005c84:	701a      	strb	r2, [r3, #0]
 8005c86:	b01c      	add	sp, #112	; 0x70
 8005c88:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c8c:	b003      	add	sp, #12
 8005c8e:	4770      	bx	lr
 8005c90:	2000003c 	.word	0x2000003c
 8005c94:	ffff0208 	.word	0xffff0208

08005c98 <__ssputs_r>:
 8005c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c9c:	688e      	ldr	r6, [r1, #8]
 8005c9e:	4682      	mov	sl, r0
 8005ca0:	429e      	cmp	r6, r3
 8005ca2:	460c      	mov	r4, r1
 8005ca4:	4690      	mov	r8, r2
 8005ca6:	4699      	mov	r9, r3
 8005ca8:	d837      	bhi.n	8005d1a <__ssputs_r+0x82>
 8005caa:	898a      	ldrh	r2, [r1, #12]
 8005cac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005cb0:	d031      	beq.n	8005d16 <__ssputs_r+0x7e>
 8005cb2:	2302      	movs	r3, #2
 8005cb4:	6825      	ldr	r5, [r4, #0]
 8005cb6:	6909      	ldr	r1, [r1, #16]
 8005cb8:	1a6f      	subs	r7, r5, r1
 8005cba:	6965      	ldr	r5, [r4, #20]
 8005cbc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005cc0:	fb95 f5f3 	sdiv	r5, r5, r3
 8005cc4:	f109 0301 	add.w	r3, r9, #1
 8005cc8:	443b      	add	r3, r7
 8005cca:	429d      	cmp	r5, r3
 8005ccc:	bf38      	it	cc
 8005cce:	461d      	movcc	r5, r3
 8005cd0:	0553      	lsls	r3, r2, #21
 8005cd2:	d530      	bpl.n	8005d36 <__ssputs_r+0x9e>
 8005cd4:	4629      	mov	r1, r5
 8005cd6:	f000 fb37 	bl	8006348 <_malloc_r>
 8005cda:	4606      	mov	r6, r0
 8005cdc:	b950      	cbnz	r0, 8005cf4 <__ssputs_r+0x5c>
 8005cde:	230c      	movs	r3, #12
 8005ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ce4:	f8ca 3000 	str.w	r3, [sl]
 8005ce8:	89a3      	ldrh	r3, [r4, #12]
 8005cea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cee:	81a3      	strh	r3, [r4, #12]
 8005cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cf4:	463a      	mov	r2, r7
 8005cf6:	6921      	ldr	r1, [r4, #16]
 8005cf8:	f000 fab6 	bl	8006268 <memcpy>
 8005cfc:	89a3      	ldrh	r3, [r4, #12]
 8005cfe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005d02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d06:	81a3      	strh	r3, [r4, #12]
 8005d08:	6126      	str	r6, [r4, #16]
 8005d0a:	443e      	add	r6, r7
 8005d0c:	6026      	str	r6, [r4, #0]
 8005d0e:	464e      	mov	r6, r9
 8005d10:	6165      	str	r5, [r4, #20]
 8005d12:	1bed      	subs	r5, r5, r7
 8005d14:	60a5      	str	r5, [r4, #8]
 8005d16:	454e      	cmp	r6, r9
 8005d18:	d900      	bls.n	8005d1c <__ssputs_r+0x84>
 8005d1a:	464e      	mov	r6, r9
 8005d1c:	4632      	mov	r2, r6
 8005d1e:	4641      	mov	r1, r8
 8005d20:	6820      	ldr	r0, [r4, #0]
 8005d22:	f000 faac 	bl	800627e <memmove>
 8005d26:	68a3      	ldr	r3, [r4, #8]
 8005d28:	2000      	movs	r0, #0
 8005d2a:	1b9b      	subs	r3, r3, r6
 8005d2c:	60a3      	str	r3, [r4, #8]
 8005d2e:	6823      	ldr	r3, [r4, #0]
 8005d30:	441e      	add	r6, r3
 8005d32:	6026      	str	r6, [r4, #0]
 8005d34:	e7dc      	b.n	8005cf0 <__ssputs_r+0x58>
 8005d36:	462a      	mov	r2, r5
 8005d38:	f000 fb60 	bl	80063fc <_realloc_r>
 8005d3c:	4606      	mov	r6, r0
 8005d3e:	2800      	cmp	r0, #0
 8005d40:	d1e2      	bne.n	8005d08 <__ssputs_r+0x70>
 8005d42:	6921      	ldr	r1, [r4, #16]
 8005d44:	4650      	mov	r0, sl
 8005d46:	f000 fab3 	bl	80062b0 <_free_r>
 8005d4a:	e7c8      	b.n	8005cde <__ssputs_r+0x46>

08005d4c <_svfiprintf_r>:
 8005d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d50:	461d      	mov	r5, r3
 8005d52:	898b      	ldrh	r3, [r1, #12]
 8005d54:	b09d      	sub	sp, #116	; 0x74
 8005d56:	061f      	lsls	r7, r3, #24
 8005d58:	4680      	mov	r8, r0
 8005d5a:	460c      	mov	r4, r1
 8005d5c:	4616      	mov	r6, r2
 8005d5e:	d50f      	bpl.n	8005d80 <_svfiprintf_r+0x34>
 8005d60:	690b      	ldr	r3, [r1, #16]
 8005d62:	b96b      	cbnz	r3, 8005d80 <_svfiprintf_r+0x34>
 8005d64:	2140      	movs	r1, #64	; 0x40
 8005d66:	f000 faef 	bl	8006348 <_malloc_r>
 8005d6a:	6020      	str	r0, [r4, #0]
 8005d6c:	6120      	str	r0, [r4, #16]
 8005d6e:	b928      	cbnz	r0, 8005d7c <_svfiprintf_r+0x30>
 8005d70:	230c      	movs	r3, #12
 8005d72:	f8c8 3000 	str.w	r3, [r8]
 8005d76:	f04f 30ff 	mov.w	r0, #4294967295
 8005d7a:	e0c8      	b.n	8005f0e <_svfiprintf_r+0x1c2>
 8005d7c:	2340      	movs	r3, #64	; 0x40
 8005d7e:	6163      	str	r3, [r4, #20]
 8005d80:	2300      	movs	r3, #0
 8005d82:	9309      	str	r3, [sp, #36]	; 0x24
 8005d84:	2320      	movs	r3, #32
 8005d86:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d8a:	2330      	movs	r3, #48	; 0x30
 8005d8c:	f04f 0b01 	mov.w	fp, #1
 8005d90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d94:	9503      	str	r5, [sp, #12]
 8005d96:	4637      	mov	r7, r6
 8005d98:	463d      	mov	r5, r7
 8005d9a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005d9e:	b10b      	cbz	r3, 8005da4 <_svfiprintf_r+0x58>
 8005da0:	2b25      	cmp	r3, #37	; 0x25
 8005da2:	d13e      	bne.n	8005e22 <_svfiprintf_r+0xd6>
 8005da4:	ebb7 0a06 	subs.w	sl, r7, r6
 8005da8:	d00b      	beq.n	8005dc2 <_svfiprintf_r+0x76>
 8005daa:	4653      	mov	r3, sl
 8005dac:	4632      	mov	r2, r6
 8005dae:	4621      	mov	r1, r4
 8005db0:	4640      	mov	r0, r8
 8005db2:	f7ff ff71 	bl	8005c98 <__ssputs_r>
 8005db6:	3001      	adds	r0, #1
 8005db8:	f000 80a4 	beq.w	8005f04 <_svfiprintf_r+0x1b8>
 8005dbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dbe:	4453      	add	r3, sl
 8005dc0:	9309      	str	r3, [sp, #36]	; 0x24
 8005dc2:	783b      	ldrb	r3, [r7, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	f000 809d 	beq.w	8005f04 <_svfiprintf_r+0x1b8>
 8005dca:	2300      	movs	r3, #0
 8005dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8005dd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005dd4:	9304      	str	r3, [sp, #16]
 8005dd6:	9307      	str	r3, [sp, #28]
 8005dd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ddc:	931a      	str	r3, [sp, #104]	; 0x68
 8005dde:	462f      	mov	r7, r5
 8005de0:	2205      	movs	r2, #5
 8005de2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005de6:	4850      	ldr	r0, [pc, #320]	; (8005f28 <_svfiprintf_r+0x1dc>)
 8005de8:	f000 fa30 	bl	800624c <memchr>
 8005dec:	9b04      	ldr	r3, [sp, #16]
 8005dee:	b9d0      	cbnz	r0, 8005e26 <_svfiprintf_r+0xda>
 8005df0:	06d9      	lsls	r1, r3, #27
 8005df2:	bf44      	itt	mi
 8005df4:	2220      	movmi	r2, #32
 8005df6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005dfa:	071a      	lsls	r2, r3, #28
 8005dfc:	bf44      	itt	mi
 8005dfe:	222b      	movmi	r2, #43	; 0x2b
 8005e00:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005e04:	782a      	ldrb	r2, [r5, #0]
 8005e06:	2a2a      	cmp	r2, #42	; 0x2a
 8005e08:	d015      	beq.n	8005e36 <_svfiprintf_r+0xea>
 8005e0a:	462f      	mov	r7, r5
 8005e0c:	2000      	movs	r0, #0
 8005e0e:	250a      	movs	r5, #10
 8005e10:	9a07      	ldr	r2, [sp, #28]
 8005e12:	4639      	mov	r1, r7
 8005e14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005e18:	3b30      	subs	r3, #48	; 0x30
 8005e1a:	2b09      	cmp	r3, #9
 8005e1c:	d94d      	bls.n	8005eba <_svfiprintf_r+0x16e>
 8005e1e:	b1b8      	cbz	r0, 8005e50 <_svfiprintf_r+0x104>
 8005e20:	e00f      	b.n	8005e42 <_svfiprintf_r+0xf6>
 8005e22:	462f      	mov	r7, r5
 8005e24:	e7b8      	b.n	8005d98 <_svfiprintf_r+0x4c>
 8005e26:	4a40      	ldr	r2, [pc, #256]	; (8005f28 <_svfiprintf_r+0x1dc>)
 8005e28:	463d      	mov	r5, r7
 8005e2a:	1a80      	subs	r0, r0, r2
 8005e2c:	fa0b f000 	lsl.w	r0, fp, r0
 8005e30:	4318      	orrs	r0, r3
 8005e32:	9004      	str	r0, [sp, #16]
 8005e34:	e7d3      	b.n	8005dde <_svfiprintf_r+0x92>
 8005e36:	9a03      	ldr	r2, [sp, #12]
 8005e38:	1d11      	adds	r1, r2, #4
 8005e3a:	6812      	ldr	r2, [r2, #0]
 8005e3c:	9103      	str	r1, [sp, #12]
 8005e3e:	2a00      	cmp	r2, #0
 8005e40:	db01      	blt.n	8005e46 <_svfiprintf_r+0xfa>
 8005e42:	9207      	str	r2, [sp, #28]
 8005e44:	e004      	b.n	8005e50 <_svfiprintf_r+0x104>
 8005e46:	4252      	negs	r2, r2
 8005e48:	f043 0302 	orr.w	r3, r3, #2
 8005e4c:	9207      	str	r2, [sp, #28]
 8005e4e:	9304      	str	r3, [sp, #16]
 8005e50:	783b      	ldrb	r3, [r7, #0]
 8005e52:	2b2e      	cmp	r3, #46	; 0x2e
 8005e54:	d10c      	bne.n	8005e70 <_svfiprintf_r+0x124>
 8005e56:	787b      	ldrb	r3, [r7, #1]
 8005e58:	2b2a      	cmp	r3, #42	; 0x2a
 8005e5a:	d133      	bne.n	8005ec4 <_svfiprintf_r+0x178>
 8005e5c:	9b03      	ldr	r3, [sp, #12]
 8005e5e:	3702      	adds	r7, #2
 8005e60:	1d1a      	adds	r2, r3, #4
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	9203      	str	r2, [sp, #12]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	bfb8      	it	lt
 8005e6a:	f04f 33ff 	movlt.w	r3, #4294967295
 8005e6e:	9305      	str	r3, [sp, #20]
 8005e70:	4d2e      	ldr	r5, [pc, #184]	; (8005f2c <_svfiprintf_r+0x1e0>)
 8005e72:	2203      	movs	r2, #3
 8005e74:	7839      	ldrb	r1, [r7, #0]
 8005e76:	4628      	mov	r0, r5
 8005e78:	f000 f9e8 	bl	800624c <memchr>
 8005e7c:	b138      	cbz	r0, 8005e8e <_svfiprintf_r+0x142>
 8005e7e:	2340      	movs	r3, #64	; 0x40
 8005e80:	1b40      	subs	r0, r0, r5
 8005e82:	fa03 f000 	lsl.w	r0, r3, r0
 8005e86:	9b04      	ldr	r3, [sp, #16]
 8005e88:	3701      	adds	r7, #1
 8005e8a:	4303      	orrs	r3, r0
 8005e8c:	9304      	str	r3, [sp, #16]
 8005e8e:	7839      	ldrb	r1, [r7, #0]
 8005e90:	2206      	movs	r2, #6
 8005e92:	4827      	ldr	r0, [pc, #156]	; (8005f30 <_svfiprintf_r+0x1e4>)
 8005e94:	1c7e      	adds	r6, r7, #1
 8005e96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e9a:	f000 f9d7 	bl	800624c <memchr>
 8005e9e:	2800      	cmp	r0, #0
 8005ea0:	d038      	beq.n	8005f14 <_svfiprintf_r+0x1c8>
 8005ea2:	4b24      	ldr	r3, [pc, #144]	; (8005f34 <_svfiprintf_r+0x1e8>)
 8005ea4:	bb13      	cbnz	r3, 8005eec <_svfiprintf_r+0x1a0>
 8005ea6:	9b03      	ldr	r3, [sp, #12]
 8005ea8:	3307      	adds	r3, #7
 8005eaa:	f023 0307 	bic.w	r3, r3, #7
 8005eae:	3308      	adds	r3, #8
 8005eb0:	9303      	str	r3, [sp, #12]
 8005eb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005eb4:	444b      	add	r3, r9
 8005eb6:	9309      	str	r3, [sp, #36]	; 0x24
 8005eb8:	e76d      	b.n	8005d96 <_svfiprintf_r+0x4a>
 8005eba:	fb05 3202 	mla	r2, r5, r2, r3
 8005ebe:	2001      	movs	r0, #1
 8005ec0:	460f      	mov	r7, r1
 8005ec2:	e7a6      	b.n	8005e12 <_svfiprintf_r+0xc6>
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	250a      	movs	r5, #10
 8005ec8:	4619      	mov	r1, r3
 8005eca:	3701      	adds	r7, #1
 8005ecc:	9305      	str	r3, [sp, #20]
 8005ece:	4638      	mov	r0, r7
 8005ed0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ed4:	3a30      	subs	r2, #48	; 0x30
 8005ed6:	2a09      	cmp	r2, #9
 8005ed8:	d903      	bls.n	8005ee2 <_svfiprintf_r+0x196>
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d0c8      	beq.n	8005e70 <_svfiprintf_r+0x124>
 8005ede:	9105      	str	r1, [sp, #20]
 8005ee0:	e7c6      	b.n	8005e70 <_svfiprintf_r+0x124>
 8005ee2:	fb05 2101 	mla	r1, r5, r1, r2
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	4607      	mov	r7, r0
 8005eea:	e7f0      	b.n	8005ece <_svfiprintf_r+0x182>
 8005eec:	ab03      	add	r3, sp, #12
 8005eee:	9300      	str	r3, [sp, #0]
 8005ef0:	4622      	mov	r2, r4
 8005ef2:	4b11      	ldr	r3, [pc, #68]	; (8005f38 <_svfiprintf_r+0x1ec>)
 8005ef4:	a904      	add	r1, sp, #16
 8005ef6:	4640      	mov	r0, r8
 8005ef8:	f3af 8000 	nop.w
 8005efc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005f00:	4681      	mov	r9, r0
 8005f02:	d1d6      	bne.n	8005eb2 <_svfiprintf_r+0x166>
 8005f04:	89a3      	ldrh	r3, [r4, #12]
 8005f06:	065b      	lsls	r3, r3, #25
 8005f08:	f53f af35 	bmi.w	8005d76 <_svfiprintf_r+0x2a>
 8005f0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005f0e:	b01d      	add	sp, #116	; 0x74
 8005f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f14:	ab03      	add	r3, sp, #12
 8005f16:	9300      	str	r3, [sp, #0]
 8005f18:	4622      	mov	r2, r4
 8005f1a:	4b07      	ldr	r3, [pc, #28]	; (8005f38 <_svfiprintf_r+0x1ec>)
 8005f1c:	a904      	add	r1, sp, #16
 8005f1e:	4640      	mov	r0, r8
 8005f20:	f000 f882 	bl	8006028 <_printf_i>
 8005f24:	e7ea      	b.n	8005efc <_svfiprintf_r+0x1b0>
 8005f26:	bf00      	nop
 8005f28:	08006858 	.word	0x08006858
 8005f2c:	0800685e 	.word	0x0800685e
 8005f30:	08006862 	.word	0x08006862
 8005f34:	00000000 	.word	0x00000000
 8005f38:	08005c99 	.word	0x08005c99

08005f3c <_printf_common>:
 8005f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f40:	4691      	mov	r9, r2
 8005f42:	461f      	mov	r7, r3
 8005f44:	688a      	ldr	r2, [r1, #8]
 8005f46:	690b      	ldr	r3, [r1, #16]
 8005f48:	4606      	mov	r6, r0
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	bfb8      	it	lt
 8005f4e:	4613      	movlt	r3, r2
 8005f50:	f8c9 3000 	str.w	r3, [r9]
 8005f54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005f58:	460c      	mov	r4, r1
 8005f5a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005f5e:	b112      	cbz	r2, 8005f66 <_printf_common+0x2a>
 8005f60:	3301      	adds	r3, #1
 8005f62:	f8c9 3000 	str.w	r3, [r9]
 8005f66:	6823      	ldr	r3, [r4, #0]
 8005f68:	0699      	lsls	r1, r3, #26
 8005f6a:	bf42      	ittt	mi
 8005f6c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005f70:	3302      	addmi	r3, #2
 8005f72:	f8c9 3000 	strmi.w	r3, [r9]
 8005f76:	6825      	ldr	r5, [r4, #0]
 8005f78:	f015 0506 	ands.w	r5, r5, #6
 8005f7c:	d107      	bne.n	8005f8e <_printf_common+0x52>
 8005f7e:	f104 0a19 	add.w	sl, r4, #25
 8005f82:	68e3      	ldr	r3, [r4, #12]
 8005f84:	f8d9 2000 	ldr.w	r2, [r9]
 8005f88:	1a9b      	subs	r3, r3, r2
 8005f8a:	42ab      	cmp	r3, r5
 8005f8c:	dc29      	bgt.n	8005fe2 <_printf_common+0xa6>
 8005f8e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005f92:	6822      	ldr	r2, [r4, #0]
 8005f94:	3300      	adds	r3, #0
 8005f96:	bf18      	it	ne
 8005f98:	2301      	movne	r3, #1
 8005f9a:	0692      	lsls	r2, r2, #26
 8005f9c:	d42e      	bmi.n	8005ffc <_printf_common+0xc0>
 8005f9e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005fa2:	4639      	mov	r1, r7
 8005fa4:	4630      	mov	r0, r6
 8005fa6:	47c0      	blx	r8
 8005fa8:	3001      	adds	r0, #1
 8005faa:	d021      	beq.n	8005ff0 <_printf_common+0xb4>
 8005fac:	6823      	ldr	r3, [r4, #0]
 8005fae:	68e5      	ldr	r5, [r4, #12]
 8005fb0:	f003 0306 	and.w	r3, r3, #6
 8005fb4:	2b04      	cmp	r3, #4
 8005fb6:	bf18      	it	ne
 8005fb8:	2500      	movne	r5, #0
 8005fba:	f8d9 2000 	ldr.w	r2, [r9]
 8005fbe:	f04f 0900 	mov.w	r9, #0
 8005fc2:	bf08      	it	eq
 8005fc4:	1aad      	subeq	r5, r5, r2
 8005fc6:	68a3      	ldr	r3, [r4, #8]
 8005fc8:	6922      	ldr	r2, [r4, #16]
 8005fca:	bf08      	it	eq
 8005fcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	bfc4      	itt	gt
 8005fd4:	1a9b      	subgt	r3, r3, r2
 8005fd6:	18ed      	addgt	r5, r5, r3
 8005fd8:	341a      	adds	r4, #26
 8005fda:	454d      	cmp	r5, r9
 8005fdc:	d11a      	bne.n	8006014 <_printf_common+0xd8>
 8005fde:	2000      	movs	r0, #0
 8005fe0:	e008      	b.n	8005ff4 <_printf_common+0xb8>
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	4652      	mov	r2, sl
 8005fe6:	4639      	mov	r1, r7
 8005fe8:	4630      	mov	r0, r6
 8005fea:	47c0      	blx	r8
 8005fec:	3001      	adds	r0, #1
 8005fee:	d103      	bne.n	8005ff8 <_printf_common+0xbc>
 8005ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ff8:	3501      	adds	r5, #1
 8005ffa:	e7c2      	b.n	8005f82 <_printf_common+0x46>
 8005ffc:	2030      	movs	r0, #48	; 0x30
 8005ffe:	18e1      	adds	r1, r4, r3
 8006000:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006004:	1c5a      	adds	r2, r3, #1
 8006006:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800600a:	4422      	add	r2, r4
 800600c:	3302      	adds	r3, #2
 800600e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006012:	e7c4      	b.n	8005f9e <_printf_common+0x62>
 8006014:	2301      	movs	r3, #1
 8006016:	4622      	mov	r2, r4
 8006018:	4639      	mov	r1, r7
 800601a:	4630      	mov	r0, r6
 800601c:	47c0      	blx	r8
 800601e:	3001      	adds	r0, #1
 8006020:	d0e6      	beq.n	8005ff0 <_printf_common+0xb4>
 8006022:	f109 0901 	add.w	r9, r9, #1
 8006026:	e7d8      	b.n	8005fda <_printf_common+0x9e>

08006028 <_printf_i>:
 8006028:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800602c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006030:	460c      	mov	r4, r1
 8006032:	7e09      	ldrb	r1, [r1, #24]
 8006034:	b085      	sub	sp, #20
 8006036:	296e      	cmp	r1, #110	; 0x6e
 8006038:	4617      	mov	r7, r2
 800603a:	4606      	mov	r6, r0
 800603c:	4698      	mov	r8, r3
 800603e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006040:	f000 80b3 	beq.w	80061aa <_printf_i+0x182>
 8006044:	d822      	bhi.n	800608c <_printf_i+0x64>
 8006046:	2963      	cmp	r1, #99	; 0x63
 8006048:	d036      	beq.n	80060b8 <_printf_i+0x90>
 800604a:	d80a      	bhi.n	8006062 <_printf_i+0x3a>
 800604c:	2900      	cmp	r1, #0
 800604e:	f000 80b9 	beq.w	80061c4 <_printf_i+0x19c>
 8006052:	2958      	cmp	r1, #88	; 0x58
 8006054:	f000 8083 	beq.w	800615e <_printf_i+0x136>
 8006058:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800605c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006060:	e032      	b.n	80060c8 <_printf_i+0xa0>
 8006062:	2964      	cmp	r1, #100	; 0x64
 8006064:	d001      	beq.n	800606a <_printf_i+0x42>
 8006066:	2969      	cmp	r1, #105	; 0x69
 8006068:	d1f6      	bne.n	8006058 <_printf_i+0x30>
 800606a:	6820      	ldr	r0, [r4, #0]
 800606c:	6813      	ldr	r3, [r2, #0]
 800606e:	0605      	lsls	r5, r0, #24
 8006070:	f103 0104 	add.w	r1, r3, #4
 8006074:	d52a      	bpl.n	80060cc <_printf_i+0xa4>
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	6011      	str	r1, [r2, #0]
 800607a:	2b00      	cmp	r3, #0
 800607c:	da03      	bge.n	8006086 <_printf_i+0x5e>
 800607e:	222d      	movs	r2, #45	; 0x2d
 8006080:	425b      	negs	r3, r3
 8006082:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006086:	486f      	ldr	r0, [pc, #444]	; (8006244 <_printf_i+0x21c>)
 8006088:	220a      	movs	r2, #10
 800608a:	e039      	b.n	8006100 <_printf_i+0xd8>
 800608c:	2973      	cmp	r1, #115	; 0x73
 800608e:	f000 809d 	beq.w	80061cc <_printf_i+0x1a4>
 8006092:	d808      	bhi.n	80060a6 <_printf_i+0x7e>
 8006094:	296f      	cmp	r1, #111	; 0x6f
 8006096:	d020      	beq.n	80060da <_printf_i+0xb2>
 8006098:	2970      	cmp	r1, #112	; 0x70
 800609a:	d1dd      	bne.n	8006058 <_printf_i+0x30>
 800609c:	6823      	ldr	r3, [r4, #0]
 800609e:	f043 0320 	orr.w	r3, r3, #32
 80060a2:	6023      	str	r3, [r4, #0]
 80060a4:	e003      	b.n	80060ae <_printf_i+0x86>
 80060a6:	2975      	cmp	r1, #117	; 0x75
 80060a8:	d017      	beq.n	80060da <_printf_i+0xb2>
 80060aa:	2978      	cmp	r1, #120	; 0x78
 80060ac:	d1d4      	bne.n	8006058 <_printf_i+0x30>
 80060ae:	2378      	movs	r3, #120	; 0x78
 80060b0:	4865      	ldr	r0, [pc, #404]	; (8006248 <_printf_i+0x220>)
 80060b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80060b6:	e055      	b.n	8006164 <_printf_i+0x13c>
 80060b8:	6813      	ldr	r3, [r2, #0]
 80060ba:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80060be:	1d19      	adds	r1, r3, #4
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	6011      	str	r1, [r2, #0]
 80060c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80060c8:	2301      	movs	r3, #1
 80060ca:	e08c      	b.n	80061e6 <_printf_i+0x1be>
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80060d2:	6011      	str	r1, [r2, #0]
 80060d4:	bf18      	it	ne
 80060d6:	b21b      	sxthne	r3, r3
 80060d8:	e7cf      	b.n	800607a <_printf_i+0x52>
 80060da:	6813      	ldr	r3, [r2, #0]
 80060dc:	6825      	ldr	r5, [r4, #0]
 80060de:	1d18      	adds	r0, r3, #4
 80060e0:	6010      	str	r0, [r2, #0]
 80060e2:	0628      	lsls	r0, r5, #24
 80060e4:	d501      	bpl.n	80060ea <_printf_i+0xc2>
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	e002      	b.n	80060f0 <_printf_i+0xc8>
 80060ea:	0668      	lsls	r0, r5, #25
 80060ec:	d5fb      	bpl.n	80060e6 <_printf_i+0xbe>
 80060ee:	881b      	ldrh	r3, [r3, #0]
 80060f0:	296f      	cmp	r1, #111	; 0x6f
 80060f2:	bf14      	ite	ne
 80060f4:	220a      	movne	r2, #10
 80060f6:	2208      	moveq	r2, #8
 80060f8:	4852      	ldr	r0, [pc, #328]	; (8006244 <_printf_i+0x21c>)
 80060fa:	2100      	movs	r1, #0
 80060fc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006100:	6865      	ldr	r5, [r4, #4]
 8006102:	2d00      	cmp	r5, #0
 8006104:	60a5      	str	r5, [r4, #8]
 8006106:	f2c0 8095 	blt.w	8006234 <_printf_i+0x20c>
 800610a:	6821      	ldr	r1, [r4, #0]
 800610c:	f021 0104 	bic.w	r1, r1, #4
 8006110:	6021      	str	r1, [r4, #0]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d13d      	bne.n	8006192 <_printf_i+0x16a>
 8006116:	2d00      	cmp	r5, #0
 8006118:	f040 808e 	bne.w	8006238 <_printf_i+0x210>
 800611c:	4665      	mov	r5, ip
 800611e:	2a08      	cmp	r2, #8
 8006120:	d10b      	bne.n	800613a <_printf_i+0x112>
 8006122:	6823      	ldr	r3, [r4, #0]
 8006124:	07db      	lsls	r3, r3, #31
 8006126:	d508      	bpl.n	800613a <_printf_i+0x112>
 8006128:	6923      	ldr	r3, [r4, #16]
 800612a:	6862      	ldr	r2, [r4, #4]
 800612c:	429a      	cmp	r2, r3
 800612e:	bfde      	ittt	le
 8006130:	2330      	movle	r3, #48	; 0x30
 8006132:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006136:	f105 35ff 	addle.w	r5, r5, #4294967295
 800613a:	ebac 0305 	sub.w	r3, ip, r5
 800613e:	6123      	str	r3, [r4, #16]
 8006140:	f8cd 8000 	str.w	r8, [sp]
 8006144:	463b      	mov	r3, r7
 8006146:	aa03      	add	r2, sp, #12
 8006148:	4621      	mov	r1, r4
 800614a:	4630      	mov	r0, r6
 800614c:	f7ff fef6 	bl	8005f3c <_printf_common>
 8006150:	3001      	adds	r0, #1
 8006152:	d14d      	bne.n	80061f0 <_printf_i+0x1c8>
 8006154:	f04f 30ff 	mov.w	r0, #4294967295
 8006158:	b005      	add	sp, #20
 800615a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800615e:	4839      	ldr	r0, [pc, #228]	; (8006244 <_printf_i+0x21c>)
 8006160:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006164:	6813      	ldr	r3, [r2, #0]
 8006166:	6821      	ldr	r1, [r4, #0]
 8006168:	1d1d      	adds	r5, r3, #4
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	6015      	str	r5, [r2, #0]
 800616e:	060a      	lsls	r2, r1, #24
 8006170:	d50b      	bpl.n	800618a <_printf_i+0x162>
 8006172:	07ca      	lsls	r2, r1, #31
 8006174:	bf44      	itt	mi
 8006176:	f041 0120 	orrmi.w	r1, r1, #32
 800617a:	6021      	strmi	r1, [r4, #0]
 800617c:	b91b      	cbnz	r3, 8006186 <_printf_i+0x15e>
 800617e:	6822      	ldr	r2, [r4, #0]
 8006180:	f022 0220 	bic.w	r2, r2, #32
 8006184:	6022      	str	r2, [r4, #0]
 8006186:	2210      	movs	r2, #16
 8006188:	e7b7      	b.n	80060fa <_printf_i+0xd2>
 800618a:	064d      	lsls	r5, r1, #25
 800618c:	bf48      	it	mi
 800618e:	b29b      	uxthmi	r3, r3
 8006190:	e7ef      	b.n	8006172 <_printf_i+0x14a>
 8006192:	4665      	mov	r5, ip
 8006194:	fbb3 f1f2 	udiv	r1, r3, r2
 8006198:	fb02 3311 	mls	r3, r2, r1, r3
 800619c:	5cc3      	ldrb	r3, [r0, r3]
 800619e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80061a2:	460b      	mov	r3, r1
 80061a4:	2900      	cmp	r1, #0
 80061a6:	d1f5      	bne.n	8006194 <_printf_i+0x16c>
 80061a8:	e7b9      	b.n	800611e <_printf_i+0xf6>
 80061aa:	6813      	ldr	r3, [r2, #0]
 80061ac:	6825      	ldr	r5, [r4, #0]
 80061ae:	1d18      	adds	r0, r3, #4
 80061b0:	6961      	ldr	r1, [r4, #20]
 80061b2:	6010      	str	r0, [r2, #0]
 80061b4:	0628      	lsls	r0, r5, #24
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	d501      	bpl.n	80061be <_printf_i+0x196>
 80061ba:	6019      	str	r1, [r3, #0]
 80061bc:	e002      	b.n	80061c4 <_printf_i+0x19c>
 80061be:	066a      	lsls	r2, r5, #25
 80061c0:	d5fb      	bpl.n	80061ba <_printf_i+0x192>
 80061c2:	8019      	strh	r1, [r3, #0]
 80061c4:	2300      	movs	r3, #0
 80061c6:	4665      	mov	r5, ip
 80061c8:	6123      	str	r3, [r4, #16]
 80061ca:	e7b9      	b.n	8006140 <_printf_i+0x118>
 80061cc:	6813      	ldr	r3, [r2, #0]
 80061ce:	1d19      	adds	r1, r3, #4
 80061d0:	6011      	str	r1, [r2, #0]
 80061d2:	681d      	ldr	r5, [r3, #0]
 80061d4:	6862      	ldr	r2, [r4, #4]
 80061d6:	2100      	movs	r1, #0
 80061d8:	4628      	mov	r0, r5
 80061da:	f000 f837 	bl	800624c <memchr>
 80061de:	b108      	cbz	r0, 80061e4 <_printf_i+0x1bc>
 80061e0:	1b40      	subs	r0, r0, r5
 80061e2:	6060      	str	r0, [r4, #4]
 80061e4:	6863      	ldr	r3, [r4, #4]
 80061e6:	6123      	str	r3, [r4, #16]
 80061e8:	2300      	movs	r3, #0
 80061ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061ee:	e7a7      	b.n	8006140 <_printf_i+0x118>
 80061f0:	6923      	ldr	r3, [r4, #16]
 80061f2:	462a      	mov	r2, r5
 80061f4:	4639      	mov	r1, r7
 80061f6:	4630      	mov	r0, r6
 80061f8:	47c0      	blx	r8
 80061fa:	3001      	adds	r0, #1
 80061fc:	d0aa      	beq.n	8006154 <_printf_i+0x12c>
 80061fe:	6823      	ldr	r3, [r4, #0]
 8006200:	079b      	lsls	r3, r3, #30
 8006202:	d413      	bmi.n	800622c <_printf_i+0x204>
 8006204:	68e0      	ldr	r0, [r4, #12]
 8006206:	9b03      	ldr	r3, [sp, #12]
 8006208:	4298      	cmp	r0, r3
 800620a:	bfb8      	it	lt
 800620c:	4618      	movlt	r0, r3
 800620e:	e7a3      	b.n	8006158 <_printf_i+0x130>
 8006210:	2301      	movs	r3, #1
 8006212:	464a      	mov	r2, r9
 8006214:	4639      	mov	r1, r7
 8006216:	4630      	mov	r0, r6
 8006218:	47c0      	blx	r8
 800621a:	3001      	adds	r0, #1
 800621c:	d09a      	beq.n	8006154 <_printf_i+0x12c>
 800621e:	3501      	adds	r5, #1
 8006220:	68e3      	ldr	r3, [r4, #12]
 8006222:	9a03      	ldr	r2, [sp, #12]
 8006224:	1a9b      	subs	r3, r3, r2
 8006226:	42ab      	cmp	r3, r5
 8006228:	dcf2      	bgt.n	8006210 <_printf_i+0x1e8>
 800622a:	e7eb      	b.n	8006204 <_printf_i+0x1dc>
 800622c:	2500      	movs	r5, #0
 800622e:	f104 0919 	add.w	r9, r4, #25
 8006232:	e7f5      	b.n	8006220 <_printf_i+0x1f8>
 8006234:	2b00      	cmp	r3, #0
 8006236:	d1ac      	bne.n	8006192 <_printf_i+0x16a>
 8006238:	7803      	ldrb	r3, [r0, #0]
 800623a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800623e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006242:	e76c      	b.n	800611e <_printf_i+0xf6>
 8006244:	08006869 	.word	0x08006869
 8006248:	0800687a 	.word	0x0800687a

0800624c <memchr>:
 800624c:	b510      	push	{r4, lr}
 800624e:	b2c9      	uxtb	r1, r1
 8006250:	4402      	add	r2, r0
 8006252:	4290      	cmp	r0, r2
 8006254:	4603      	mov	r3, r0
 8006256:	d101      	bne.n	800625c <memchr+0x10>
 8006258:	2300      	movs	r3, #0
 800625a:	e003      	b.n	8006264 <memchr+0x18>
 800625c:	781c      	ldrb	r4, [r3, #0]
 800625e:	3001      	adds	r0, #1
 8006260:	428c      	cmp	r4, r1
 8006262:	d1f6      	bne.n	8006252 <memchr+0x6>
 8006264:	4618      	mov	r0, r3
 8006266:	bd10      	pop	{r4, pc}

08006268 <memcpy>:
 8006268:	b510      	push	{r4, lr}
 800626a:	1e43      	subs	r3, r0, #1
 800626c:	440a      	add	r2, r1
 800626e:	4291      	cmp	r1, r2
 8006270:	d100      	bne.n	8006274 <memcpy+0xc>
 8006272:	bd10      	pop	{r4, pc}
 8006274:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006278:	f803 4f01 	strb.w	r4, [r3, #1]!
 800627c:	e7f7      	b.n	800626e <memcpy+0x6>

0800627e <memmove>:
 800627e:	4288      	cmp	r0, r1
 8006280:	b510      	push	{r4, lr}
 8006282:	eb01 0302 	add.w	r3, r1, r2
 8006286:	d807      	bhi.n	8006298 <memmove+0x1a>
 8006288:	1e42      	subs	r2, r0, #1
 800628a:	4299      	cmp	r1, r3
 800628c:	d00a      	beq.n	80062a4 <memmove+0x26>
 800628e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006292:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006296:	e7f8      	b.n	800628a <memmove+0xc>
 8006298:	4283      	cmp	r3, r0
 800629a:	d9f5      	bls.n	8006288 <memmove+0xa>
 800629c:	1881      	adds	r1, r0, r2
 800629e:	1ad2      	subs	r2, r2, r3
 80062a0:	42d3      	cmn	r3, r2
 80062a2:	d100      	bne.n	80062a6 <memmove+0x28>
 80062a4:	bd10      	pop	{r4, pc}
 80062a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80062aa:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80062ae:	e7f7      	b.n	80062a0 <memmove+0x22>

080062b0 <_free_r>:
 80062b0:	b538      	push	{r3, r4, r5, lr}
 80062b2:	4605      	mov	r5, r0
 80062b4:	2900      	cmp	r1, #0
 80062b6:	d043      	beq.n	8006340 <_free_r+0x90>
 80062b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062bc:	1f0c      	subs	r4, r1, #4
 80062be:	2b00      	cmp	r3, #0
 80062c0:	bfb8      	it	lt
 80062c2:	18e4      	addlt	r4, r4, r3
 80062c4:	f000 f8d0 	bl	8006468 <__malloc_lock>
 80062c8:	4a1e      	ldr	r2, [pc, #120]	; (8006344 <_free_r+0x94>)
 80062ca:	6813      	ldr	r3, [r2, #0]
 80062cc:	4610      	mov	r0, r2
 80062ce:	b933      	cbnz	r3, 80062de <_free_r+0x2e>
 80062d0:	6063      	str	r3, [r4, #4]
 80062d2:	6014      	str	r4, [r2, #0]
 80062d4:	4628      	mov	r0, r5
 80062d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062da:	f000 b8c6 	b.w	800646a <__malloc_unlock>
 80062de:	42a3      	cmp	r3, r4
 80062e0:	d90b      	bls.n	80062fa <_free_r+0x4a>
 80062e2:	6821      	ldr	r1, [r4, #0]
 80062e4:	1862      	adds	r2, r4, r1
 80062e6:	4293      	cmp	r3, r2
 80062e8:	bf01      	itttt	eq
 80062ea:	681a      	ldreq	r2, [r3, #0]
 80062ec:	685b      	ldreq	r3, [r3, #4]
 80062ee:	1852      	addeq	r2, r2, r1
 80062f0:	6022      	streq	r2, [r4, #0]
 80062f2:	6063      	str	r3, [r4, #4]
 80062f4:	6004      	str	r4, [r0, #0]
 80062f6:	e7ed      	b.n	80062d4 <_free_r+0x24>
 80062f8:	4613      	mov	r3, r2
 80062fa:	685a      	ldr	r2, [r3, #4]
 80062fc:	b10a      	cbz	r2, 8006302 <_free_r+0x52>
 80062fe:	42a2      	cmp	r2, r4
 8006300:	d9fa      	bls.n	80062f8 <_free_r+0x48>
 8006302:	6819      	ldr	r1, [r3, #0]
 8006304:	1858      	adds	r0, r3, r1
 8006306:	42a0      	cmp	r0, r4
 8006308:	d10b      	bne.n	8006322 <_free_r+0x72>
 800630a:	6820      	ldr	r0, [r4, #0]
 800630c:	4401      	add	r1, r0
 800630e:	1858      	adds	r0, r3, r1
 8006310:	4282      	cmp	r2, r0
 8006312:	6019      	str	r1, [r3, #0]
 8006314:	d1de      	bne.n	80062d4 <_free_r+0x24>
 8006316:	6810      	ldr	r0, [r2, #0]
 8006318:	6852      	ldr	r2, [r2, #4]
 800631a:	4401      	add	r1, r0
 800631c:	6019      	str	r1, [r3, #0]
 800631e:	605a      	str	r2, [r3, #4]
 8006320:	e7d8      	b.n	80062d4 <_free_r+0x24>
 8006322:	d902      	bls.n	800632a <_free_r+0x7a>
 8006324:	230c      	movs	r3, #12
 8006326:	602b      	str	r3, [r5, #0]
 8006328:	e7d4      	b.n	80062d4 <_free_r+0x24>
 800632a:	6820      	ldr	r0, [r4, #0]
 800632c:	1821      	adds	r1, r4, r0
 800632e:	428a      	cmp	r2, r1
 8006330:	bf01      	itttt	eq
 8006332:	6811      	ldreq	r1, [r2, #0]
 8006334:	6852      	ldreq	r2, [r2, #4]
 8006336:	1809      	addeq	r1, r1, r0
 8006338:	6021      	streq	r1, [r4, #0]
 800633a:	6062      	str	r2, [r4, #4]
 800633c:	605c      	str	r4, [r3, #4]
 800633e:	e7c9      	b.n	80062d4 <_free_r+0x24>
 8006340:	bd38      	pop	{r3, r4, r5, pc}
 8006342:	bf00      	nop
 8006344:	20000108 	.word	0x20000108

08006348 <_malloc_r>:
 8006348:	b570      	push	{r4, r5, r6, lr}
 800634a:	1ccd      	adds	r5, r1, #3
 800634c:	f025 0503 	bic.w	r5, r5, #3
 8006350:	3508      	adds	r5, #8
 8006352:	2d0c      	cmp	r5, #12
 8006354:	bf38      	it	cc
 8006356:	250c      	movcc	r5, #12
 8006358:	2d00      	cmp	r5, #0
 800635a:	4606      	mov	r6, r0
 800635c:	db01      	blt.n	8006362 <_malloc_r+0x1a>
 800635e:	42a9      	cmp	r1, r5
 8006360:	d903      	bls.n	800636a <_malloc_r+0x22>
 8006362:	230c      	movs	r3, #12
 8006364:	6033      	str	r3, [r6, #0]
 8006366:	2000      	movs	r0, #0
 8006368:	bd70      	pop	{r4, r5, r6, pc}
 800636a:	f000 f87d 	bl	8006468 <__malloc_lock>
 800636e:	4a21      	ldr	r2, [pc, #132]	; (80063f4 <_malloc_r+0xac>)
 8006370:	6814      	ldr	r4, [r2, #0]
 8006372:	4621      	mov	r1, r4
 8006374:	b991      	cbnz	r1, 800639c <_malloc_r+0x54>
 8006376:	4c20      	ldr	r4, [pc, #128]	; (80063f8 <_malloc_r+0xb0>)
 8006378:	6823      	ldr	r3, [r4, #0]
 800637a:	b91b      	cbnz	r3, 8006384 <_malloc_r+0x3c>
 800637c:	4630      	mov	r0, r6
 800637e:	f000 f863 	bl	8006448 <_sbrk_r>
 8006382:	6020      	str	r0, [r4, #0]
 8006384:	4629      	mov	r1, r5
 8006386:	4630      	mov	r0, r6
 8006388:	f000 f85e 	bl	8006448 <_sbrk_r>
 800638c:	1c43      	adds	r3, r0, #1
 800638e:	d124      	bne.n	80063da <_malloc_r+0x92>
 8006390:	230c      	movs	r3, #12
 8006392:	4630      	mov	r0, r6
 8006394:	6033      	str	r3, [r6, #0]
 8006396:	f000 f868 	bl	800646a <__malloc_unlock>
 800639a:	e7e4      	b.n	8006366 <_malloc_r+0x1e>
 800639c:	680b      	ldr	r3, [r1, #0]
 800639e:	1b5b      	subs	r3, r3, r5
 80063a0:	d418      	bmi.n	80063d4 <_malloc_r+0x8c>
 80063a2:	2b0b      	cmp	r3, #11
 80063a4:	d90f      	bls.n	80063c6 <_malloc_r+0x7e>
 80063a6:	600b      	str	r3, [r1, #0]
 80063a8:	18cc      	adds	r4, r1, r3
 80063aa:	50cd      	str	r5, [r1, r3]
 80063ac:	4630      	mov	r0, r6
 80063ae:	f000 f85c 	bl	800646a <__malloc_unlock>
 80063b2:	f104 000b 	add.w	r0, r4, #11
 80063b6:	1d23      	adds	r3, r4, #4
 80063b8:	f020 0007 	bic.w	r0, r0, #7
 80063bc:	1ac3      	subs	r3, r0, r3
 80063be:	d0d3      	beq.n	8006368 <_malloc_r+0x20>
 80063c0:	425a      	negs	r2, r3
 80063c2:	50e2      	str	r2, [r4, r3]
 80063c4:	e7d0      	b.n	8006368 <_malloc_r+0x20>
 80063c6:	684b      	ldr	r3, [r1, #4]
 80063c8:	428c      	cmp	r4, r1
 80063ca:	bf16      	itet	ne
 80063cc:	6063      	strne	r3, [r4, #4]
 80063ce:	6013      	streq	r3, [r2, #0]
 80063d0:	460c      	movne	r4, r1
 80063d2:	e7eb      	b.n	80063ac <_malloc_r+0x64>
 80063d4:	460c      	mov	r4, r1
 80063d6:	6849      	ldr	r1, [r1, #4]
 80063d8:	e7cc      	b.n	8006374 <_malloc_r+0x2c>
 80063da:	1cc4      	adds	r4, r0, #3
 80063dc:	f024 0403 	bic.w	r4, r4, #3
 80063e0:	42a0      	cmp	r0, r4
 80063e2:	d005      	beq.n	80063f0 <_malloc_r+0xa8>
 80063e4:	1a21      	subs	r1, r4, r0
 80063e6:	4630      	mov	r0, r6
 80063e8:	f000 f82e 	bl	8006448 <_sbrk_r>
 80063ec:	3001      	adds	r0, #1
 80063ee:	d0cf      	beq.n	8006390 <_malloc_r+0x48>
 80063f0:	6025      	str	r5, [r4, #0]
 80063f2:	e7db      	b.n	80063ac <_malloc_r+0x64>
 80063f4:	20000108 	.word	0x20000108
 80063f8:	2000010c 	.word	0x2000010c

080063fc <_realloc_r>:
 80063fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063fe:	4607      	mov	r7, r0
 8006400:	4614      	mov	r4, r2
 8006402:	460e      	mov	r6, r1
 8006404:	b921      	cbnz	r1, 8006410 <_realloc_r+0x14>
 8006406:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800640a:	4611      	mov	r1, r2
 800640c:	f7ff bf9c 	b.w	8006348 <_malloc_r>
 8006410:	b922      	cbnz	r2, 800641c <_realloc_r+0x20>
 8006412:	f7ff ff4d 	bl	80062b0 <_free_r>
 8006416:	4625      	mov	r5, r4
 8006418:	4628      	mov	r0, r5
 800641a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800641c:	f000 f826 	bl	800646c <_malloc_usable_size_r>
 8006420:	42a0      	cmp	r0, r4
 8006422:	d20f      	bcs.n	8006444 <_realloc_r+0x48>
 8006424:	4621      	mov	r1, r4
 8006426:	4638      	mov	r0, r7
 8006428:	f7ff ff8e 	bl	8006348 <_malloc_r>
 800642c:	4605      	mov	r5, r0
 800642e:	2800      	cmp	r0, #0
 8006430:	d0f2      	beq.n	8006418 <_realloc_r+0x1c>
 8006432:	4631      	mov	r1, r6
 8006434:	4622      	mov	r2, r4
 8006436:	f7ff ff17 	bl	8006268 <memcpy>
 800643a:	4631      	mov	r1, r6
 800643c:	4638      	mov	r0, r7
 800643e:	f7ff ff37 	bl	80062b0 <_free_r>
 8006442:	e7e9      	b.n	8006418 <_realloc_r+0x1c>
 8006444:	4635      	mov	r5, r6
 8006446:	e7e7      	b.n	8006418 <_realloc_r+0x1c>

08006448 <_sbrk_r>:
 8006448:	b538      	push	{r3, r4, r5, lr}
 800644a:	2300      	movs	r3, #0
 800644c:	4c05      	ldr	r4, [pc, #20]	; (8006464 <_sbrk_r+0x1c>)
 800644e:	4605      	mov	r5, r0
 8006450:	4608      	mov	r0, r1
 8006452:	6023      	str	r3, [r4, #0]
 8006454:	f7fb ffdc 	bl	8002410 <_sbrk>
 8006458:	1c43      	adds	r3, r0, #1
 800645a:	d102      	bne.n	8006462 <_sbrk_r+0x1a>
 800645c:	6823      	ldr	r3, [r4, #0]
 800645e:	b103      	cbz	r3, 8006462 <_sbrk_r+0x1a>
 8006460:	602b      	str	r3, [r5, #0]
 8006462:	bd38      	pop	{r3, r4, r5, pc}
 8006464:	20000360 	.word	0x20000360

08006468 <__malloc_lock>:
 8006468:	4770      	bx	lr

0800646a <__malloc_unlock>:
 800646a:	4770      	bx	lr

0800646c <_malloc_usable_size_r>:
 800646c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006470:	1f18      	subs	r0, r3, #4
 8006472:	2b00      	cmp	r3, #0
 8006474:	bfbc      	itt	lt
 8006476:	580b      	ldrlt	r3, [r1, r0]
 8006478:	18c0      	addlt	r0, r0, r3
 800647a:	4770      	bx	lr

0800647c <_init>:
 800647c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800647e:	bf00      	nop
 8006480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006482:	bc08      	pop	{r3}
 8006484:	469e      	mov	lr, r3
 8006486:	4770      	bx	lr

08006488 <_fini>:
 8006488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800648a:	bf00      	nop
 800648c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800648e:	bc08      	pop	{r3}
 8006490:	469e      	mov	lr, r3
 8006492:	4770      	bx	lr
