Cycle 1 â€” Day 7 | Weekly Revision & Testing

Date: 16 Nov 2025
Focus: Consolidation of the entire week (Digital + Verilog + Quantum + Instruments + Communication + Logic Skills)

ğŸ§  What Was Revised

Combinational ALU (arithmetic, logic ops, flags, zero logic)

Sequential ALU (registers, posedge behavior, non-blocking assignments)

Reversible logic concepts (Toffoli, Fredkin)

PWM generation (duty cycle, counters, parameterized width)

Communication basics (Baseband vs Passband, AM/PM/QPSK intuition)

Majority logic, comparator, BCD counter

CRO fundamentals (electron gun, deflection plates, timebase, triggering)

ğŸ“˜ ECET/GATE/Govt-Level Questions Attempted

(These will increase in complexity every week)

Identify reversible vs irreversible gates

Determine active region conditions for BJT

Baseband vs passband identification questions

BCD counter rollover logic

Waveform-based triggering identification

PWM ON-time calculation

Majority logic truth tables

Counter timing calculations

ğŸ§© Interview Simulation

Explained: â€œWhy non-blocking assignments in sequential logic?â€

Explained: â€œWhy reversible logic avoids heat dissipation?â€

Explained: â€œDifference between CRO and DSO?â€

ğŸ“ Attached Items

VCD waveforms for PWM + BCD + comparator

Notes PDFs for Day 6, 6.1, 6.2

Notion page link for weekly reflection: (https://tough-catcher-45b.notion.site/Cycle-1-Day-7-Weekly-Review-Reflection-2aeb47689bd580768ffff70f27045cbc?source=copy_link)
