

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sat Nov 11 14:56:15 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        monte-carlo.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 13.434 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  85005987|  85005987| 1.142 sec | 1.142 sec |  85005987|  85005987|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                |                      |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |            Instance            |        Module        |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +--------------------------------+----------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_monte_carlo_both_pri_fu_79  |monte_carlo_both_pri  |  85005980|  85005980| 1.142 sec | 1.142 sec |  85005980|  85005980|   none  |
        +--------------------------------+----------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 1000000)" [monte-carlo.cpp:21]   --->   Operation 9 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 10 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 100)" [monte-carlo.cpp:22]   --->   Operation 10 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ret = call fastcc { float, float } @monte_carlo_both_pri()" [monte-carlo.cpp:16]   --->   Operation 11 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 12 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 100)" [monte-carlo.cpp:23]   --->   Operation 12 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 13 [1/2] (5.70ns)   --->   "%call_ret = call fastcc { float, float } @monte_carlo_both_pri()" [monte-carlo.cpp:16]   --->   Operation 13 'call' 'call_ret' <Predicate = true> <Delay = 5.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%result_call = extractvalue { float, float } %call_ret, 0" [monte-carlo.cpp:16]   --->   Operation 14 'extractvalue' 'result_call' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%result_put = extractvalue { float, float } %call_ret, 1" [monte-carlo.cpp:16]   --->   Operation 15 'extractvalue' 'result_put' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 0)" [monte-carlo.cpp:24]   --->   Operation 16 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 8.66>
ST_5 : Operation 17 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 0)" [monte-carlo.cpp:25]   --->   Operation 17 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%reg_V = bitcast float %result_call to i32" [monte-carlo.cpp:27]   --->   Operation 18 'bitcast' 'reg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i32 %reg_V to i31" [monte-carlo.cpp:27]   --->   Operation 19 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [monte-carlo.cpp:27]   --->   Operation 20 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%p_Result_s_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)" [monte-carlo.cpp:27]   --->   Operation 21 'partselect' 'p_Result_s_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%exp_V = zext i8 %p_Result_s_14 to i9" [monte-carlo.cpp:27]   --->   Operation 22 'zext' 'exp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i32 %reg_V to i23" [monte-carlo.cpp:27]   --->   Operation 23 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [monte-carlo.cpp:27]   --->   Operation 24 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (2.47ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln262, 0" [monte-carlo.cpp:27]   --->   Operation 25 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (1.82ns)   --->   "%sh_amt = sub i9 150, %exp_V" [monte-carlo.cpp:27]   --->   Operation 26 'sub' 'sh_amt' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%sext_ln281 = sext i9 %sh_amt to i24" [monte-carlo.cpp:27]   --->   Operation 27 'sext' 'sext_ln281' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (1.55ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_s_14, -106" [monte-carlo.cpp:27]   --->   Operation 28 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (1.66ns)   --->   "%icmp_ln284 = icmp sgt i9 %sh_amt, 0" [monte-carlo.cpp:27]   --->   Operation 29 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (1.66ns)   --->   "%icmp_ln285 = icmp slt i9 %sh_amt, 25" [monte-carlo.cpp:27]   --->   Operation 30 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (1.82ns)   --->   "%sh_amt_1 = sub i9 0, %sh_amt" [monte-carlo.cpp:27]   --->   Operation 31 'sub' 'sh_amt_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_15 = call i4 @_ssdm_op_PartSelect.i4.i9.i32.i32(i9 %sh_amt_1, i32 5, i32 8)" [monte-carlo.cpp:27]   --->   Operation 32 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (1.30ns)   --->   "%icmp_ln295 = icmp slt i4 %tmp_15, 1" [monte-carlo.cpp:27]   --->   Operation 33 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%lshr_ln286 = lshr i24 %tmp, %sext_ln281" [monte-carlo.cpp:27]   --->   Operation 34 'lshr' 'lshr_ln286' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [monte-carlo.cpp:27]   --->   Operation 35 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln282)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [monte-carlo.cpp:27]   --->   Operation 36 'and' 'and_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln282 = select i1 %and_ln282, i24 %tmp, i24 0" [monte-carlo.cpp:27]   --->   Operation 37 'select' 'select_ln282' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.97ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [monte-carlo.cpp:27]   --->   Operation 38 'or' 'or_ln282' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [monte-carlo.cpp:27]   --->   Operation 39 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %icmp_ln284, %xor_ln282" [monte-carlo.cpp:27]   --->   Operation 40 'and' 'and_ln284' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln285)   --->   "%and_ln285 = and i1 %and_ln284, %icmp_ln285" [monte-carlo.cpp:27]   --->   Operation 41 'and' 'and_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 42 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285 = select i1 %and_ln285, i24 %lshr_ln286, i24 %select_ln282" [monte-carlo.cpp:27]   --->   Operation 42 'select' 'select_ln285' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [monte-carlo.cpp:27]   --->   Operation 43 'or' 'or_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%xor_ln284 = xor i1 %or_ln284, true" [monte-carlo.cpp:27]   --->   Operation 44 'xor' 'xor_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295 = and i1 %icmp_ln295, %xor_ln284" [monte-carlo.cpp:27]   --->   Operation 45 'and' 'and_ln295' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.66>
ST_6 : Operation 46 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 1)" [monte-carlo.cpp:26]   --->   Operation 46 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%zext_ln283 = zext i24 %tmp to i32" [monte-carlo.cpp:27]   --->   Operation 47 'zext' 'zext_ln283' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%sext_ln294 = sext i9 %sh_amt_1 to i32" [monte-carlo.cpp:27]   --->   Operation 48 'sext' 'sext_ln294' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [monte-carlo.cpp:27]   --->   Operation 49 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%select_ln288 = select i1 %tmp_16, i32 -1, i32 0" [monte-carlo.cpp:27]   --->   Operation 50 'select' 'select_ln288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%shl_ln297 = shl i32 %zext_ln283, %sext_ln294" [monte-carlo.cpp:27]   --->   Operation 51 'shl' 'shl_ln297' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%zext_ln285 = zext i24 %select_ln285 to i32" [monte-carlo.cpp:27]   --->   Operation 52 'zext' 'zext_ln285' <Predicate = (!and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln278)   --->   "%select_ln295 = select i1 %and_ln295, i32 %shl_ln297, i32 %zext_ln285" [monte-carlo.cpp:27]   --->   Operation 53 'select' 'select_ln295' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln278 = select i1 %icmp_ln278, i32 0, i32 %select_ln295" [monte-carlo.cpp:27]   --->   Operation 54 'select' 'select_ln278' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%xor_ln285 = xor i1 %icmp_ln285, true" [monte-carlo.cpp:27]   --->   Operation 55 'xor' 'xor_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_1)   --->   "%and_ln285_1 = and i1 %and_ln284, %xor_ln285" [monte-carlo.cpp:27]   --->   Operation 56 'and' 'and_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln285_1 = select i1 %and_ln285_1, i32 %select_ln288, i32 %select_ln278" [monte-carlo.cpp:27]   --->   Operation 57 'select' 'select_ln285_1' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (2.55ns)   --->   "%sub_ln461 = sub i32 0, %select_ln285_1" [monte-carlo.cpp:27]   --->   Operation 58 'sub' 'sub_ln461' <Predicate = (p_Result_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.69ns)   --->   "%tmp_V = select i1 %p_Result_s, i32 %sub_ln461, i32 %select_ln285_1" [monte-carlo.cpp:27]   --->   Operation 59 'select' 'tmp_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%reg_V_1 = bitcast float %result_put to i32" [monte-carlo.cpp:28]   --->   Operation 60 'bitcast' 'reg_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln262_1 = trunc i32 %reg_V_1 to i31" [monte-carlo.cpp:28]   --->   Operation 61 'trunc' 'trunc_ln262_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [monte-carlo.cpp:28]   --->   Operation 62 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_1, i32 23, i32 30)" [monte-carlo.cpp:28]   --->   Operation 63 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%exp_V_1 = zext i8 %p_Result_2 to i9" [monte-carlo.cpp:28]   --->   Operation 64 'zext' 'exp_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln270_1 = trunc i32 %reg_V_1 to i23" [monte-carlo.cpp:28]   --->   Operation 65 'trunc' 'trunc_ln270_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_4 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_1)" [monte-carlo.cpp:28]   --->   Operation 66 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (2.47ns)   --->   "%icmp_ln278_1 = icmp eq i31 %trunc_ln262_1, 0" [monte-carlo.cpp:28]   --->   Operation 67 'icmp' 'icmp_ln278_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.82ns)   --->   "%sh_amt_2 = sub i9 150, %exp_V_1" [monte-carlo.cpp:28]   --->   Operation 68 'sub' 'sh_amt_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%sext_ln281_1 = sext i9 %sh_amt_2 to i24" [monte-carlo.cpp:28]   --->   Operation 69 'sext' 'sext_ln281_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.55ns)   --->   "%icmp_ln282_1 = icmp eq i8 %p_Result_2, -106" [monte-carlo.cpp:28]   --->   Operation 70 'icmp' 'icmp_ln282_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (1.66ns)   --->   "%icmp_ln284_1 = icmp sgt i9 %sh_amt_2, 0" [monte-carlo.cpp:28]   --->   Operation 71 'icmp' 'icmp_ln284_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (1.66ns)   --->   "%icmp_ln285_1 = icmp slt i9 %sh_amt_2, 25" [monte-carlo.cpp:28]   --->   Operation 72 'icmp' 'icmp_ln285_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.82ns)   --->   "%sh_amt_3 = sub i9 0, %sh_amt_2" [monte-carlo.cpp:28]   --->   Operation 73 'sub' 'sh_amt_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_18 = call i4 @_ssdm_op_PartSelect.i4.i9.i32.i32(i9 %sh_amt_3, i32 5, i32 8)" [monte-carlo.cpp:28]   --->   Operation 74 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.30ns)   --->   "%icmp_ln295_1 = icmp slt i4 %tmp_18, 1" [monte-carlo.cpp:28]   --->   Operation 75 'icmp' 'icmp_ln295_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%lshr_ln286_1 = lshr i24 %tmp_4, %sext_ln281_1" [monte-carlo.cpp:28]   --->   Operation 76 'lshr' 'lshr_ln286_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%xor_ln278_1 = xor i1 %icmp_ln278_1, true" [monte-carlo.cpp:28]   --->   Operation 77 'xor' 'xor_ln278_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_1)   --->   "%and_ln282_1 = and i1 %icmp_ln282_1, %xor_ln278_1" [monte-carlo.cpp:28]   --->   Operation 78 'and' 'and_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln282_1 = select i1 %and_ln282_1, i24 %tmp_4, i24 0" [monte-carlo.cpp:28]   --->   Operation 79 'select' 'select_ln282_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.97ns)   --->   "%or_ln282_1 = or i1 %icmp_ln278_1, %icmp_ln282_1" [monte-carlo.cpp:28]   --->   Operation 80 'or' 'or_ln282_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%xor_ln282_1 = xor i1 %or_ln282_1, true" [monte-carlo.cpp:28]   --->   Operation 81 'xor' 'xor_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %icmp_ln284_1, %xor_ln282_1" [monte-carlo.cpp:28]   --->   Operation 82 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_2)   --->   "%and_ln285_2 = and i1 %and_ln284_1, %icmp_ln285_1" [monte-carlo.cpp:28]   --->   Operation 83 'and' 'and_ln285_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln285_2 = select i1 %and_ln285_2, i24 %lshr_ln286_1, i24 %select_ln282_1" [monte-carlo.cpp:28]   --->   Operation 84 'select' 'select_ln285_2' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%or_ln284_1 = or i1 %or_ln282_1, %icmp_ln284_1" [monte-carlo.cpp:28]   --->   Operation 85 'or' 'or_ln284_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%xor_ln284_1 = xor i1 %or_ln284_1, true" [monte-carlo.cpp:28]   --->   Operation 86 'xor' 'xor_ln284_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295_1 = and i1 %icmp_ln295_1, %xor_ln284_1" [monte-carlo.cpp:28]   --->   Operation 87 'and' 'and_ln295_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.44>
ST_7 : Operation 88 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V)" [monte-carlo.cpp:27]   --->   Operation 88 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%zext_ln283_1 = zext i24 %tmp_4 to i32" [monte-carlo.cpp:28]   --->   Operation 89 'zext' 'zext_ln283_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%sext_ln294_1 = sext i9 %sh_amt_3 to i32" [monte-carlo.cpp:28]   --->   Operation 90 'sext' 'sext_ln294_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [monte-carlo.cpp:28]   --->   Operation 91 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%select_ln288_1 = select i1 %tmp_19, i32 -1, i32 0" [monte-carlo.cpp:28]   --->   Operation 92 'select' 'select_ln288_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%shl_ln297_1 = shl i32 %zext_ln283_1, %sext_ln294_1" [monte-carlo.cpp:28]   --->   Operation 93 'shl' 'shl_ln297_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%zext_ln285_1 = zext i24 %select_ln285_2 to i32" [monte-carlo.cpp:28]   --->   Operation 94 'zext' 'zext_ln285_1' <Predicate = (!and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln278_1)   --->   "%select_ln295_1 = select i1 %and_ln295_1, i32 %shl_ln297_1, i32 %zext_ln285_1" [monte-carlo.cpp:28]   --->   Operation 95 'select' 'select_ln295_1' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (4.20ns) (out node of the LUT)   --->   "%select_ln278_1 = select i1 %icmp_ln278_1, i32 0, i32 %select_ln295_1" [monte-carlo.cpp:28]   --->   Operation 96 'select' 'select_ln278_1' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%xor_ln285_1 = xor i1 %icmp_ln285_1, true" [monte-carlo.cpp:28]   --->   Operation 97 'xor' 'xor_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln285_3)   --->   "%and_ln285_3 = and i1 %and_ln284_1, %xor_ln285_1" [monte-carlo.cpp:28]   --->   Operation 98 'and' 'and_ln285_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln285_3 = select i1 %and_ln285_3, i32 %select_ln288_1, i32 %select_ln278_1" [monte-carlo.cpp:28]   --->   Operation 99 'select' 'select_ln285_3' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (2.55ns)   --->   "%sub_ln461_1 = sub i32 0, %select_ln285_3" [monte-carlo.cpp:28]   --->   Operation 100 'sub' 'sub_ln461_1' <Predicate = (p_Result_6)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.69ns)   --->   "%tmp_V_4 = select i1 %p_Result_6, i32 %sub_ln461_1, i32 %select_ln285_3" [monte-carlo.cpp:28]   --->   Operation 101 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.63>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !76"   --->   Operation 103 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind"   --->   Operation 104 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V_4)" [monte-carlo.cpp:28]   --->   Operation 105 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "ret void" [monte-carlo.cpp:29]   --->   Operation 106 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ seed]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
write_ln21        (write         ) [ 000000000]
write_ln22        (write         ) [ 000000000]
write_ln23        (write         ) [ 000000000]
call_ret          (call          ) [ 000000000]
result_call       (extractvalue  ) [ 000001000]
result_put        (extractvalue  ) [ 000001100]
write_ln24        (write         ) [ 000000000]
write_ln25        (write         ) [ 000000000]
reg_V             (bitcast       ) [ 000000100]
trunc_ln262       (trunc         ) [ 000000000]
p_Result_s        (bitselect     ) [ 000000100]
p_Result_s_14     (partselect    ) [ 000000000]
exp_V             (zext          ) [ 000000000]
trunc_ln270       (trunc         ) [ 000000000]
tmp               (bitconcatenate) [ 000000100]
icmp_ln278        (icmp          ) [ 000000100]
sh_amt            (sub           ) [ 000000000]
sext_ln281        (sext          ) [ 000000000]
icmp_ln282        (icmp          ) [ 000000000]
icmp_ln284        (icmp          ) [ 000000000]
icmp_ln285        (icmp          ) [ 000000100]
sh_amt_1          (sub           ) [ 000000100]
tmp_15            (partselect    ) [ 000000000]
icmp_ln295        (icmp          ) [ 000000000]
lshr_ln286        (lshr          ) [ 000000000]
xor_ln278         (xor           ) [ 000000000]
and_ln282         (and           ) [ 000000000]
select_ln282      (select        ) [ 000000000]
or_ln282          (or            ) [ 000000000]
xor_ln282         (xor           ) [ 000000000]
and_ln284         (and           ) [ 000000100]
and_ln285         (and           ) [ 000000000]
select_ln285      (select        ) [ 000000100]
or_ln284          (or            ) [ 000000000]
xor_ln284         (xor           ) [ 000000000]
and_ln295         (and           ) [ 000000100]
write_ln26        (write         ) [ 000000000]
zext_ln283        (zext          ) [ 000000000]
sext_ln294        (sext          ) [ 000000000]
tmp_16            (bitselect     ) [ 000000000]
select_ln288      (select        ) [ 000000000]
shl_ln297         (shl           ) [ 000000000]
zext_ln285        (zext          ) [ 000000000]
select_ln295      (select        ) [ 000000000]
select_ln278      (select        ) [ 000000000]
xor_ln285         (xor           ) [ 000000000]
and_ln285_1       (and           ) [ 000000000]
select_ln285_1    (select        ) [ 000000000]
sub_ln461         (sub           ) [ 000000000]
tmp_V             (select        ) [ 000000010]
reg_V_1           (bitcast       ) [ 000000010]
trunc_ln262_1     (trunc         ) [ 000000000]
p_Result_6        (bitselect     ) [ 000000010]
p_Result_2        (partselect    ) [ 000000000]
exp_V_1           (zext          ) [ 000000000]
trunc_ln270_1     (trunc         ) [ 000000000]
tmp_4             (bitconcatenate) [ 000000010]
icmp_ln278_1      (icmp          ) [ 000000010]
sh_amt_2          (sub           ) [ 000000000]
sext_ln281_1      (sext          ) [ 000000000]
icmp_ln282_1      (icmp          ) [ 000000000]
icmp_ln284_1      (icmp          ) [ 000000000]
icmp_ln285_1      (icmp          ) [ 000000010]
sh_amt_3          (sub           ) [ 000000010]
tmp_18            (partselect    ) [ 000000000]
icmp_ln295_1      (icmp          ) [ 000000000]
lshr_ln286_1      (lshr          ) [ 000000000]
xor_ln278_1       (xor           ) [ 000000000]
and_ln282_1       (and           ) [ 000000000]
select_ln282_1    (select        ) [ 000000000]
or_ln282_1        (or            ) [ 000000000]
xor_ln282_1       (xor           ) [ 000000000]
and_ln284_1       (and           ) [ 000000010]
and_ln285_2       (and           ) [ 000000000]
select_ln285_2    (select        ) [ 000000010]
or_ln284_1        (or            ) [ 000000000]
xor_ln284_1       (xor           ) [ 000000000]
and_ln295_1       (and           ) [ 000000010]
write_ln27        (write         ) [ 000000000]
zext_ln283_1      (zext          ) [ 000000000]
sext_ln294_1      (sext          ) [ 000000000]
tmp_19            (bitselect     ) [ 000000000]
select_ln288_1    (select        ) [ 000000000]
shl_ln297_1       (shl           ) [ 000000000]
zext_ln285_1      (zext          ) [ 000000000]
select_ln295_1    (select        ) [ 000000000]
select_ln278_1    (select        ) [ 000000000]
xor_ln285_1       (xor           ) [ 000000000]
and_ln285_3       (and           ) [ 000000000]
select_ln285_3    (select        ) [ 000000000]
sub_ln461_1       (sub           ) [ 000000000]
tmp_V_4           (select        ) [ 000000001]
empty             (specinterface ) [ 000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000]
spectopmodule_ln0 (spectopmodule ) [ 000000000]
write_ln28        (write         ) [ 000000000]
ret_ln29          (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="seed">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="monte_carlo_both_pri"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 write_ln22/2 write_ln23/3 write_ln24/4 write_ln25/5 write_ln26/6 write_ln27/7 write_ln28/8 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_monte_carlo_both_pri_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="64" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="result_call_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_call/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="result_put_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="result_put/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="reg_V_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="reg_V/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln262_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln262/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_Result_s_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_Result_s_14_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="0" index="3" bw="6" slack="0"/>
<pin id="113" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s_14/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="exp_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_V/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln270_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln270/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="23" slack="0"/>
<pin id="130" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln278_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="31" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln278/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sh_amt_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln281_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="0"/>
<pin id="148" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln281/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln282_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln282/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln284_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln285_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln285/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sh_amt_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="9" slack="0"/>
<pin id="171" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_1/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_15_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="9" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="0" index="3" bw="5" slack="0"/>
<pin id="179" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln295_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln295/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="lshr_ln286_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="24" slack="0"/>
<pin id="192" dir="0" index="1" bw="9" slack="0"/>
<pin id="193" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln286/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="xor_ln278_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="and_ln282_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln282/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln282_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="24" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln282/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="or_ln282_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln282/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="xor_ln282_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln282/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="and_ln284_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="and_ln285_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln285/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln285_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="24" slack="0"/>
<pin id="243" dir="0" index="2" bw="24" slack="0"/>
<pin id="244" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln285/5 "/>
</bind>
</comp>

<comp id="248" class="1004" name="or_ln284_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln284/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xor_ln284_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln284/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="and_ln295_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln295/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln283_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="24" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln283/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln294_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln294/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_16_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="1"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="select_ln288_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln288/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="shl_ln297_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="24" slack="0"/>
<pin id="289" dir="0" index="1" bw="9" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln297/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln285_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="24" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln285/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln295_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="24" slack="0"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln295/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln278_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln278/6 "/>
</bind>
</comp>

<comp id="310" class="1004" name="xor_ln285_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln285/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="and_ln285_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln285_1/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln285_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="32" slack="0"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln285_1/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sub_ln461_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln461/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_V_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="0" index="2" bw="32" slack="0"/>
<pin id="338" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="reg_V_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="reg_V_1/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln262_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln262_1/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_Result_6_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="6" slack="0"/>
<pin id="352" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_Result_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="0" index="3" bw="6" slack="0"/>
<pin id="361" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="exp_V_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="exp_V_1/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln270_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln270_1/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="24" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="23" slack="0"/>
<pin id="378" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln278_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="31" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln278_1/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sh_amt_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_2/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sext_ln281_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln281_1/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln282_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln282_1/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln284_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="9" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln284_1/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln285_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="9" slack="0"/>
<pin id="412" dir="0" index="1" bw="6" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln285_1/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sh_amt_3_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="9" slack="0"/>
<pin id="419" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_amt_3/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_18_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="0" index="1" bw="9" slack="0"/>
<pin id="425" dir="0" index="2" bw="4" slack="0"/>
<pin id="426" dir="0" index="3" bw="5" slack="0"/>
<pin id="427" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln295_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln295_1/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="lshr_ln286_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="24" slack="0"/>
<pin id="440" dir="0" index="1" bw="9" slack="0"/>
<pin id="441" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln286_1/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="xor_ln278_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln278_1/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="and_ln282_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln282_1/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln282_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="24" slack="0"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln282_1/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln282_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln282_1/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="xor_ln282_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln282_1/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="and_ln284_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_1/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="and_ln285_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln285_2/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln285_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="24" slack="0"/>
<pin id="491" dir="0" index="2" bw="24" slack="0"/>
<pin id="492" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln285_2/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_ln284_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln284_1/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="xor_ln284_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln284_1/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="and_ln295_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln295_1/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="zext_ln283_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="24" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln283_1/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="sext_ln294_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="9" slack="1"/>
<pin id="519" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln294_1/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_19_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="1"/>
<pin id="523" dir="0" index="2" bw="6" slack="0"/>
<pin id="524" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln288_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln288_1/7 "/>
</bind>
</comp>

<comp id="535" class="1004" name="shl_ln297_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="24" slack="0"/>
<pin id="537" dir="0" index="1" bw="9" slack="0"/>
<pin id="538" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln297_1/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln285_1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="24" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln285_1/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln295_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="1"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="0" index="2" bw="24" slack="0"/>
<pin id="548" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln295_1/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="select_ln278_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="32" slack="0"/>
<pin id="555" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln278_1/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln285_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln285_1/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="and_ln285_3_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln285_3/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln285_3_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="0" index="2" bw="32" slack="0"/>
<pin id="572" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln285_3/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sub_ln461_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln461_1/7 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_V_4_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="0" index="2" bw="32" slack="0"/>
<pin id="586" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/7 "/>
</bind>
</comp>

<comp id="589" class="1005" name="result_call_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_call "/>
</bind>
</comp>

<comp id="594" class="1005" name="result_put_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="2"/>
<pin id="596" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_put "/>
</bind>
</comp>

<comp id="599" class="1005" name="reg_V_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_V "/>
</bind>
</comp>

<comp id="604" class="1005" name="p_Result_s_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="24" slack="1"/>
<pin id="611" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="614" class="1005" name="icmp_ln278_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln278 "/>
</bind>
</comp>

<comp id="619" class="1005" name="icmp_ln285_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="1"/>
<pin id="621" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln285 "/>
</bind>
</comp>

<comp id="624" class="1005" name="sh_amt_1_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="1"/>
<pin id="626" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="and_ln284_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln284 "/>
</bind>
</comp>

<comp id="634" class="1005" name="select_ln285_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="24" slack="1"/>
<pin id="636" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln285 "/>
</bind>
</comp>

<comp id="639" class="1005" name="and_ln295_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln295 "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_V_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="649" class="1005" name="reg_V_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_V_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="p_Result_6_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="1"/>
<pin id="656" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_4_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="24" slack="1"/>
<pin id="661" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="664" class="1005" name="icmp_ln278_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="1"/>
<pin id="666" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln278_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="icmp_ln285_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln285_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="sh_amt_3_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="9" slack="1"/>
<pin id="676" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_3 "/>
</bind>
</comp>

<comp id="679" class="1005" name="and_ln284_1_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="1"/>
<pin id="681" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln284_1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="select_ln285_2_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="24" slack="1"/>
<pin id="686" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="select_ln285_2 "/>
</bind>
</comp>

<comp id="689" class="1005" name="and_ln295_1_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln295_1 "/>
</bind>
</comp>

<comp id="694" class="1005" name="tmp_V_4_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="78"><net_src comp="48" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="88"><net_src comp="79" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="79" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="93" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="93" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="121"><net_src comp="108" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="93" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="96" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="118" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="108" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="32" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="140" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="140" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="140" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="168" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="42" pin="0"/><net_sink comp="174" pin=3"/></net>

<net id="188"><net_src comp="174" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="126" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="146" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="134" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="150" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="196" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="126" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="134" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="150" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="26" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="156" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="162" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="190" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="208" pin="3"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="216" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="156" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="184" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="16" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="272" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="50" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="12" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="266" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="269" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="301"><net_src comp="287" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="12" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="296" pin="3"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="26" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="315" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="279" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="303" pin="3"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="12" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="320" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="328" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="340"><net_src comp="320" pin="3"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="14" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="341" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="16" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="362"><net_src comp="18" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="341" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="20" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="22" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="369"><net_src comp="356" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="341" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="24" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="26" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="370" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="344" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="28" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="30" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="366" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="356" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="388" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="34" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="388" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="36" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="34" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="388" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="38" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="40" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="42" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="436"><net_src comp="422" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="44" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="374" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="394" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="382" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="26" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="398" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="374" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="46" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="382" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="398" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="26" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="404" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="410" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="438" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="456" pin="3"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="464" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="404" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="26" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="432" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="525"><net_src comp="14" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="16" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="532"><net_src comp="520" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="50" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="12" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="539"><net_src comp="514" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="517" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="549"><net_src comp="535" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="541" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="556"><net_src comp="12" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="557"><net_src comp="544" pin="3"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="26" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="558" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="574"><net_src comp="527" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="575"><net_src comp="551" pin="3"/><net_sink comp="568" pin=2"/></net>

<net id="580"><net_src comp="12" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="568" pin="3"/><net_sink comp="576" pin=1"/></net>

<net id="587"><net_src comp="576" pin="2"/><net_sink comp="582" pin=1"/></net>

<net id="588"><net_src comp="568" pin="3"/><net_sink comp="582" pin=2"/></net>

<net id="592"><net_src comp="85" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="597"><net_src comp="89" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="602"><net_src comp="93" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="607"><net_src comp="100" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="612"><net_src comp="126" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="617"><net_src comp="134" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="622"><net_src comp="162" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="627"><net_src comp="168" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="632"><net_src comp="228" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="637"><net_src comp="240" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="642"><net_src comp="260" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="647"><net_src comp="334" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="652"><net_src comp="341" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="657"><net_src comp="348" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="662"><net_src comp="374" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="667"><net_src comp="382" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="672"><net_src comp="410" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="677"><net_src comp="416" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="682"><net_src comp="476" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="687"><net_src comp="488" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="692"><net_src comp="508" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="697"><net_src comp="582" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V_V | {1 2 3 4 5 6 7 8 }
	Port: seed | {3 4 }
 - Input state : 
	Port: dut : seed | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		result_call : 1
		result_put : 1
	State 5
		trunc_ln262 : 1
		p_Result_s : 1
		p_Result_s_14 : 1
		exp_V : 2
		trunc_ln270 : 1
		tmp : 2
		icmp_ln278 : 2
		sh_amt : 3
		sext_ln281 : 4
		icmp_ln282 : 2
		icmp_ln284 : 4
		icmp_ln285 : 4
		sh_amt_1 : 4
		tmp_15 : 5
		icmp_ln295 : 6
		lshr_ln286 : 5
		xor_ln278 : 3
		and_ln282 : 3
		select_ln282 : 3
		or_ln282 : 3
		xor_ln282 : 3
		and_ln284 : 3
		and_ln285 : 3
		select_ln285 : 3
		or_ln284 : 5
		xor_ln284 : 5
		and_ln295 : 7
	State 6
		select_ln288 : 1
		shl_ln297 : 1
		select_ln295 : 2
		select_ln278 : 3
		select_ln285_1 : 4
		sub_ln461 : 5
		tmp_V : 6
		trunc_ln262_1 : 1
		p_Result_6 : 1
		p_Result_2 : 1
		exp_V_1 : 2
		trunc_ln270_1 : 1
		tmp_4 : 2
		icmp_ln278_1 : 2
		sh_amt_2 : 3
		sext_ln281_1 : 4
		icmp_ln282_1 : 2
		icmp_ln284_1 : 4
		icmp_ln285_1 : 4
		sh_amt_3 : 4
		tmp_18 : 5
		icmp_ln295_1 : 6
		lshr_ln286_1 : 5
		xor_ln278_1 : 3
		and_ln282_1 : 3
		select_ln282_1 : 3
		or_ln282_1 : 3
		xor_ln282_1 : 3
		and_ln284_1 : 3
		and_ln285_2 : 3
		select_ln285_2 : 3
		or_ln284_1 : 5
		xor_ln284_1 : 5
		and_ln295_1 : 7
	State 7
		select_ln288_1 : 1
		shl_ln297_1 : 1
		select_ln295_1 : 2
		select_ln278_1 : 3
		select_ln285_3 : 4
		sub_ln461_1 : 5
		tmp_V_4 : 6
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_monte_carlo_both_pri_fu_79 |   128   |   177   | 71.7888 |  15213  |  19389  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |       select_ln282_fu_208      |    0    |    0    |    0    |    0    |    24   |    0    |
|          |       select_ln285_fu_240      |    0    |    0    |    0    |    0    |    24   |    0    |
|          |       select_ln288_fu_279      |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       select_ln295_fu_296      |    0    |    0    |    0    |    0    |    32   |    0    |
|          |       select_ln278_fu_303      |    0    |    0    |    0    |    0    |    32   |    0    |
|          |      select_ln285_1_fu_320     |    0    |    0    |    0    |    0    |    32   |    0    |
|  select  |          tmp_V_fu_334          |    0    |    0    |    0    |    0    |    32   |    0    |
|          |      select_ln282_1_fu_456     |    0    |    0    |    0    |    0    |    24   |    0    |
|          |      select_ln285_2_fu_488     |    0    |    0    |    0    |    0    |    24   |    0    |
|          |      select_ln288_1_fu_527     |    0    |    0    |    0    |    0    |    2    |    0    |
|          |      select_ln295_1_fu_544     |    0    |    0    |    0    |    0    |    32   |    0    |
|          |      select_ln278_1_fu_551     |    0    |    0    |    0    |    0    |    32   |    0    |
|          |      select_ln285_3_fu_568     |    0    |    0    |    0    |    0    |    32   |    0    |
|          |         tmp_V_4_fu_582         |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |          sh_amt_fu_140         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         sh_amt_1_fu_168        |    0    |    0    |    0    |    0    |    15   |    0    |
|    sub   |        sub_ln461_fu_328        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |         sh_amt_2_fu_388        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         sh_amt_3_fu_416        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       sub_ln461_1_fu_576       |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   lshr   |        lshr_ln286_fu_190       |    0    |    0    |    0    |    0    |    69   |    0    |
|          |       lshr_ln286_1_fu_438      |    0    |    0    |    0    |    0    |    69   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |        shl_ln297_fu_287        |    0    |    0    |    0    |    0    |    69   |    0    |
|          |       shl_ln297_1_fu_535       |    0    |    0    |    0    |    0    |    69   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln278_fu_134       |    0    |    0    |    0    |    0    |    18   |    0    |
|          |        icmp_ln282_fu_150       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln284_fu_156       |    0    |    0    |    0    |    0    |    13   |    0    |
|          |        icmp_ln285_fu_162       |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |        icmp_ln295_fu_184       |    0    |    0    |    0    |    0    |    9    |    0    |
|          |       icmp_ln278_1_fu_382      |    0    |    0    |    0    |    0    |    18   |    0    |
|          |       icmp_ln282_1_fu_398      |    0    |    0    |    0    |    0    |    11   |    0    |
|          |       icmp_ln284_1_fu_404      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln285_1_fu_410      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |       icmp_ln295_1_fu_432      |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        and_ln282_fu_202        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln284_fu_228        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln285_fu_234        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        and_ln295_fu_260        |    0    |    0    |    0    |    0    |    2    |    0    |
|    and   |       and_ln285_1_fu_315       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln282_1_fu_450       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln284_1_fu_476       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln285_2_fu_482       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln295_1_fu_508       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       and_ln285_3_fu_563       |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        xor_ln278_fu_196        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln282_fu_222        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        xor_ln284_fu_254        |    0    |    0    |    0    |    0    |    2    |    0    |
|    xor   |        xor_ln285_fu_310        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln278_1_fu_444       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln282_1_fu_470       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln284_1_fu_502       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |       xor_ln285_1_fu_558       |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |         or_ln282_fu_216        |    0    |    0    |    0    |    0    |    2    |    0    |
|    or    |         or_ln284_fu_248        |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        or_ln282_1_fu_464       |    0    |    0    |    0    |    0    |    2    |    0    |
|          |        or_ln284_1_fu_496       |    0    |    0    |    0    |    0    |    2    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |         grp_write_fu_68        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|extractvalue|        result_call_fu_85       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        result_put_fu_89        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        trunc_ln262_fu_96       |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln270_fu_122       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln262_1_fu_344      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln270_1_fu_370      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        p_Result_s_fu_100       |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|          tmp_16_fu_272         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        p_Result_6_fu_348       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_19_fu_520         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |      p_Result_s_14_fu_108      |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|          tmp_15_fu_174         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        p_Result_2_fu_356       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_18_fu_422         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |          exp_V_fu_118          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln283_fu_266       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln285_fu_293       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         exp_V_1_fu_366         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln283_1_fu_514      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln285_1_fu_541      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|           tmp_fu_126           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_4_fu_374          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sext_ln281_fu_146       |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln294_fu_269       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln281_1_fu_394      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln294_1_fu_517      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                |   128   |   177   | 71.7888 |  15213  |  20331  |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  and_ln284_1_reg_679 |    1   |
|   and_ln284_reg_629  |    1   |
|  and_ln295_1_reg_689 |    1   |
|   and_ln295_reg_639  |    1   |
| icmp_ln278_1_reg_664 |    1   |
|  icmp_ln278_reg_614  |    1   |
| icmp_ln285_1_reg_669 |    1   |
|  icmp_ln285_reg_619  |    1   |
|  p_Result_6_reg_654  |    1   |
|  p_Result_s_reg_604  |    1   |
|    reg_V_1_reg_649   |   32   |
|     reg_V_reg_599    |   32   |
|  result_call_reg_589 |   32   |
|  result_put_reg_594  |   32   |
|select_ln285_2_reg_684|   24   |
| select_ln285_reg_634 |   24   |
|   sh_amt_1_reg_624   |    9   |
|   sh_amt_3_reg_674   |    9   |
|     tmp_4_reg_659    |   24   |
|    tmp_V_4_reg_694   |   32   |
|     tmp_V_reg_644    |   32   |
|      tmp_reg_609     |   24   |
+----------------------+--------+
|         Total        |   316  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_68 |  p2  |   6  |  32  |   192  ||    21   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   192  ||  1.952  ||    21   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   128  |   177  |   71   |  15213 |  20331 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |   21   |    -   |
|  Register |    -   |    -   |    -   |   316  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   128  |   177  |   73   |  15529 |  20352 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
