#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May  6 11:01:00 2019
# Process ID: 95469
# Current directory: /data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/regionizer.runs/synth_1
# Command line: vivado -log infra_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source infra_wrapper.tcl
# Log file: /data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/regionizer.runs/synth_1/infra_wrapper.vds
# Journal file: /data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/regionizer.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source infra_wrapper.tcl -notrace
Command: synth_design -top infra_wrapper -part xcvu9p-flgb2104-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 96031 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1766.992 ; gain = 0.000 ; free physical = 51144 ; free virtual = 165229
---------------------------------------------------------------------------------
ERROR: [Synth 8-2778] type error near level1_to_2_pipes_in ; expected type level1_to_2_pipe_arr_t [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/regionizer_wrapper.vhd:773]
ERROR: [Synth 8-2778] type error near level1_to_2_pipes_out ; expected type level1_to_2_pipe_arr_t [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/regionizer_wrapper.vhd:774]
ERROR: [Synth 8-2032] formal level2_re is not declared [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/regionizer_wrapper.vhd:791]
ERROR: [Synth 8-2029] formal robjects_re has no actual or default value [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/regionizer_wrapper.vhd:780]
INFO: [Synth 8-994] robjects_re is declared here [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/regionizer_wrapper.vhd:137]
INFO: [Synth 8-994] reset is declared here [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/regionizer_wrapper.vhd:142]
INFO: [Synth 8-2810] unit arch ignored due to previous errors [/data/rrivera/CorrelatorTrigger/otsdaq-cms-firmware/regionizer_full/sim/regionizer_wrapper.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1766.996 ; gain = 0.004 ; free physical = 51150 ; free virtual = 165241
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon May  6 11:01:21 2019...
