// Seed: 1604383592
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input logic id_1,
    output tri0 id_2,
    output wor id_3,
    output logic id_4,
    output tri1 void id_5,
    output supply1 id_6,
    input tri id_7,
    input wor id_8,
    output wor id_9,
    output uwire id_10,
    output wire id_11,
    input tri id_12,
    output tri id_13,
    input wand id_14,
    output wire id_15,
    input tri1 id_16,
    input uwire id_17,
    input wor id_18,
    input wor id_19,
    output wand id_20,
    input supply1 id_21,
    input wor id_22
);
  id_24(
      ~id_20
  );
  if (id_24) wire id_25;
  supply1 id_26 = id_21;
  wire id_27;
  module_0 modCall_1 (
      id_27,
      id_27,
      id_25
  );
  always
    if (1) id_4 <= id_1;
    else;
endmodule
