// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2017, The Linux Foundation. All rights reserved.
 */

#ifndef QCOM_PHY_QMP_H_
#define QCOM_PHY_QMP_H_

/* Only for QMP V2 PHY - QSERDES COM registers */
#define QSERDES_COM_BG_TIMER				0x00c
#define QSERDES_COM_SSC_EN_CENTER			0x010
#define QSERDES_COM_SSC_ADJ_PER1			0x014
#define QSERDES_COM_SSC_ADJ_PER2			0x018
#define QSERDES_COM_SSC_PER1				0x01c
#define QSERDES_COM_SSC_PER2				0x020
#define QSERDES_COM_SSC_STEP_SIZE1			0x024
#define QSERDES_COM_SSC_STEP_SIZE2			0x028
#define QSERDES_COM_BIAS_EN_CLKBUFLR_EN			0x034
#define QSERDES_COM_CLK_ENABLE1				0x038
#define QSERDES_COM_SYS_CLK_CTRL			0x03c
#define QSERDES_COM_SYSCLK_BUF_ENABLE			0x040
#define QSERDES_COM_PLL_IVCO				0x048
#define QSERDES_COM_LOCK_CMP1_MODE0			0x04c
#define QSERDES_COM_LOCK_CMP2_MODE0			0x050
#define QSERDES_COM_LOCK_CMP3_MODE0			0x054
#define QSERDES_COM_LOCK_CMP1_MODE1			0x058
#define QSERDES_COM_LOCK_CMP2_MODE1			0x05c
#define QSERDES_COM_LOCK_CMP3_MODE1			0x060
#define QSERDES_COM_BG_TRIM				0x070
#define QSERDES_COM_CLK_EP_DIV				0x074
#define QSERDES_COM_CP_CTRL_MODE0			0x078
#define QSERDES_COM_CP_CTRL_MODE1			0x07c
#define QSERDES_COM_PLL_RCTRL_MODE0			0x084
#define QSERDES_COM_PLL_RCTRL_MODE1			0x088
#define QSERDES_COM_PLL_CCTRL_MODE0			0x090
#define QSERDES_COM_PLL_CCTRL_MODE1			0x094
#define QSERDES_COM_BIAS_EN_CTRL_BY_PSM			0x0a8
#define QSERDES_COM_SYSCLK_EN_SEL			0x0ac
#define QSERDES_COM_RESETSM_CNTRL			0x0b4
#define QSERDES_COM_RESTRIM_CTRL			0x0bc
#define QSERDES_COM_RESCODE_DIV_NUM			0x0c4
#define QSERDES_COM_LOCK_CMP_EN				0x0c8
#define QSERDES_COM_LOCK_CMP_CFG			0x0cc
#define QSERDES_COM_DEC_START_MODE0			0x0d0
#define QSERDES_COM_DEC_START_MODE1			0x0d4
#define QSERDES_COM_DIV_FRAC_START1_MODE0		0x0dc
#define QSERDES_COM_DIV_FRAC_START2_MODE0		0x0e0
#define QSERDES_COM_DIV_FRAC_START3_MODE0		0x0e4
#define QSERDES_COM_DIV_FRAC_START1_MODE1		0x0e8
#define QSERDES_COM_DIV_FRAC_START2_MODE1		0x0ec
#define QSERDES_COM_DIV_FRAC_START3_MODE1		0x0f0
#define QSERDES_COM_INTEGLOOP_GAIN0_MODE0		0x108
#define QSERDES_COM_INTEGLOOP_GAIN1_MODE0		0x10c
#define QSERDES_COM_INTEGLOOP_GAIN0_MODE1		0x110
#define QSERDES_COM_INTEGLOOP_GAIN1_MODE1		0x114
#define QSERDES_COM_VCO_TUNE_CTRL			0x124
#define QSERDES_COM_VCO_TUNE_MAP			0x128
#define QSERDES_COM_VCO_TUNE1_MODE0			0x12c
#define QSERDES_COM_VCO_TUNE2_MODE0			0x130
#define QSERDES_COM_VCO_TUNE1_MODE1			0x134
#define QSERDES_COM_VCO_TUNE2_MODE1			0x138
#define QSERDES_COM_VCO_TUNE_TIMER1			0x144
#define QSERDES_COM_VCO_TUNE_TIMER2			0x148
#define QSERDES_COM_BG_CTRL				0x170
#define QSERDES_COM_CLK_SELECT				0x174
#define QSERDES_COM_HSCLK_SEL				0x178
#define QSERDES_COM_CORECLK_DIV				0x184
#define QSERDES_COM_CORE_CLK_EN				0x18c
#define QSERDES_COM_C_READY_STATUS			0x190
#define QSERDES_COM_CMN_CONFIG				0x194
#define QSERDES_COM_SVS_MODE_CLK_SEL			0x19c
#define QSERDES_COM_DEBUG_BUS0				0x1a0
#define QSERDES_COM_DEBUG_BUS1				0x1a4
#define QSERDES_COM_DEBUG_BUS2				0x1a8
#define QSERDES_COM_DEBUG_BUS3				0x1ac
#define QSERDES_COM_DEBUG_BUS_SEL			0x1b0
#define QSERDES_COM_CORECLK_DIV_MODE1			0x1bc

/* Only for QMP V2 PHY - TX registers */
#define QSERDES_TX_RES_CODE_LANE_OFFSET			0x054
#define QSERDES_TX_DEBUG_BUS_SEL			0x064
#define QSERDES_TX_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_EN	0x068
#define QSERDES_TX_LANE_MODE				0x094
#define QSERDES_TX_RCV_DETECT_LVL_2			0x0ac

/* Only for QMP V2 PHY - RX registers */
#define QSERDES_RX_UCDR_SO_GAIN_HALF			0x010
#define QSERDES_RX_UCDR_SO_GAIN				0x01c
#define QSERDES_RX_UCDR_FASTLOCK_FO_GAIN		0x040
#define QSERDES_RX_UCDR_SO_SATURATION_AND_ENABLE	0x048
#define QSERDES_RX_RX_TERM_BW				0x090
#define QSERDES_RX_RX_EQ_GAIN1_LSB			0x0c4
#define QSERDES_RX_RX_EQ_GAIN1_MSB			0x0c8
#define QSERDES_RX_RX_EQ_GAIN2_LSB			0x0cc
#define QSERDES_RX_RX_EQ_GAIN2_MSB			0x0d0
#define QSERDES_RX_RX_EQU_ADAPTOR_CNTRL2		0x0d8
#define QSERDES_RX_RX_EQU_ADAPTOR_CNTRL3		0x0dc
#define QSERDES_RX_RX_EQU_ADAPTOR_CNTRL4		0x0e0
#define QSERDES_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1		0x108
#define QSERDES_RX_RX_OFFSET_ADAPTOR_CNTRL2		0x10c
#define QSERDES_RX_SIGDET_ENABLES			0x110
#define QSERDES_RX_SIGDET_CNTRL				0x114
#define QSERDES_RX_SIGDET_LVL				0x118
#define QSERDES_RX_SIGDET_DEGLITCH_CNTRL		0x11c
#define QSERDES_RX_RX_BAND				0x120
#define QSERDES_RX_RX_INTERFACE_MODE			0x12c

/* Only for QMP V2 PHY - PCS registers */
#define QPHY_POWER_DOWN_CONTROL				0x04
#define QPHY_TXDEEMPH_M6DB_V0				0x24
#define QPHY_TXDEEMPH_M3P5DB_V0				0x28
#define QPHY_ENDPOINT_REFCLK_DRIVE			0x54
#define QPHY_RX_IDLE_DTCT_CNTRL				0x58
#define QPHY_POWER_STATE_CONFIG1			0x60
#define QPHY_POWER_STATE_CONFIG2			0x64
#define QPHY_POWER_STATE_CONFIG4			0x6c
#define QPHY_LOCK_DETECT_CONFIG1			0x80
#define QPHY_LOCK_DETECT_CONFIG2			0x84
#define QPHY_LOCK_DETECT_CONFIG3			0x88
#define QPHY_PWRUP_RESET_DLY_TIME_AUXCLK		0xa0
#define QPHY_LP_WAKEUP_DLY_TIME_AUXCLK			0xa4
#define QPHY_PLL_LOCK_CHK_DLY_TIME_AUXCLK_LSB		0x1A8
#define QPHY_OSC_DTCT_ACTIONS				0x1AC
#define QPHY_RX_SIGDET_LVL				0x1D8
#define QPHY_L1SS_WAKEUP_DLY_TIME_AUXCLK_LSB		0x1DC
#define QPHY_L1SS_WAKEUP_DLY_TIME_AUXCLK_MSB		0x1E0

/* Only for QMP V3 PHY - DP COM registers */
#define QPHY_V3_DP_COM_PHY_MODE_CTRL			0x00
#define QPHY_V3_DP_COM_SW_RESET				0x04
#define QPHY_V3_DP_COM_POWER_DOWN_CTRL			0x08
#define QPHY_V3_DP_COM_SWI_CTRL				0x0c
#define QPHY_V3_DP_COM_TYPEC_CTRL			0x10
#define QPHY_V3_DP_COM_TYPEC_PWRDN_CTRL			0x14
#define QPHY_V3_DP_COM_RESET_OVRD_CTRL			0x1c

/* Only for QMP V3 PHY - QSERDES COM registers */
#define QSERDES_V3_COM_BG_TIMER				0x00c
#define QSERDES_V3_COM_SSC_EN_CENTER			0x010
#define QSERDES_V3_COM_SSC_ADJ_PER1			0x014
#define QSERDES_V3_COM_SSC_ADJ_PER2			0x018
#define QSERDES_V3_COM_SSC_PER1				0x01c
#define QSERDES_V3_COM_SSC_PER2				0x020
#define QSERDES_V3_COM_SSC_STEP_SIZE1			0x024
#define QSERDES_V3_COM_SSC_STEP_SIZE2			0x028
#define QSERDES_V3_COM_BIAS_EN_CLKBUFLR_EN		0x034
#define QSERDES_V3_COM_CLK_ENABLE1			0x038
#define QSERDES_V3_COM_SYS_CLK_CTRL			0x03c
#define QSERDES_V3_COM_SYSCLK_BUF_ENABLE		0x040
#define QSERDES_V3_COM_PLL_IVCO				0x048
#define QSERDES_V3_COM_LOCK_CMP1_MODE0			0x098
#define QSERDES_V3_COM_LOCK_CMP2_MODE0			0x09c
#define QSERDES_V3_COM_LOCK_CMP3_MODE0			0x0a0
#define QSERDES_V3_COM_LOCK_CMP1_MODE1			0x0a4
#define QSERDES_V3_COM_LOCK_CMP2_MODE1			0x0a8
#define QSERDES_V3_COM_LOCK_CMP3_MODE1			0x0ac
#define QSERDES_V3_COM_CLK_EP_DIV			0x05c
#define QSERDES_V3_COM_CP_CTRL_MODE0			0x060
#define QSERDES_V3_COM_CP_CTRL_MODE1			0x064
#define QSERDES_V3_COM_PLL_RCTRL_MODE0			0x068
#define QSERDES_V3_COM_PLL_RCTRL_MODE1			0x06c
#define QSERDES_V3_COM_PLL_CCTRL_MODE0			0x070
#define QSERDES_V3_COM_PLL_CCTRL_MODE1			0x074
#define QSERDES_V3_COM_SYSCLK_EN_SEL			0x080
#define QSERDES_V3_COM_RESETSM_CNTRL			0x088
#define QSERDES_V3_COM_RESETSM_CNTRL2			0x08c
#define QSERDES_V3_COM_LOCK_CMP_EN			0x090
#define QSERDES_V3_COM_LOCK_CMP_CFG			0x094
#define QSERDES_V3_COM_DEC_START_MODE0			0x0b0
#define QSERDES_V3_COM_DEC_START_MODE1			0x0b4
#define QSERDES_V3_COM_DIV_FRAC_START1_MODE0		0x0b8
#define QSERDES_V3_COM_DIV_FRAC_START2_MODE0		0x0bc
#define QSERDES_V3_COM_DIV_FRAC_START3_MODE0		0x0c0
#define QSERDES_V3_COM_DIV_FRAC_START1_MODE1		0x0c4
#define QSERDES_V3_COM_DIV_FRAC_START2_MODE1		0x0c8
#define QSERDES_V3_COM_DIV_FRAC_START3_MODE1		0x0cc
#define QSERDES_V3_COM_INTEGLOOP_INITVAL		0x0d0
#define QSERDES_V3_COM_INTEGLOOP_GAIN0_MODE0		0x0d8
#define QSERDES_V3_COM_INTEGLOOP_GAIN1_MODE0		0x0dc
#define QSERDES_V3_COM_INTEGLOOP_GAIN0_MODE1		0x0e0
#define QSERDES_V3_COM_INTEGLOOP_GAIN1_MODE1		0x0e4
#define QSERDES_V3_COM_VCO_TUNE_CTRL			0x0ec
#define QSERDES_V3_COM_VCO_TUNE_MAP			0x0f0
#define QSERDES_V3_COM_VCO_TUNE1_MODE0			0x0f4
#define QSERDES_V3_COM_VCO_TUNE2_MODE0			0x0f8
#define QSERDES_V3_COM_VCO_TUNE1_MODE1			0x0fc
#define QSERDES_V3_COM_VCO_TUNE2_MODE1			0x100
#define QSERDES_V3_COM_VCO_TUNE_INITVAL1		0x104
#define QSERDES_V3_COM_VCO_TUNE_INITVAL2		0x108
#define QSERDES_V3_COM_VCO_TUNE_TIMER1			0x11c
#define QSERDES_V3_COM_VCO_TUNE_TIMER2			0x120
#define QSERDES_V3_COM_CLK_SELECT			0x138
#define QSERDES_V3_COM_HSCLK_SEL			0x13c
#define QSERDES_V3_COM_CORECLK_DIV_MODE0		0x148
#define QSERDES_V3_COM_CORECLK_DIV_MODE1		0x14c
#define QSERDES_V3_COM_CORE_CLK_EN			0x154
#define QSERDES_V3_COM_C_READY_STATUS			0x158
#define QSERDES_V3_COM_CMN_CONFIG			0x15c
#define QSERDES_V3_COM_SVS_MODE_CLK_SEL			0x164
#define QSERDES_V3_COM_DEBUG_BUS0			0x168
#define QSERDES_V3_COM_DEBUG_BUS1			0x16c
#define QSERDES_V3_COM_DEBUG_BUS2			0x170
#define QSERDES_V3_COM_DEBUG_BUS3			0x174
#define QSERDES_V3_COM_DEBUG_BUS_SEL			0x178
#define QSERDES_V3_COM_CMN_MODE				0x184

/* Only for QMP V3 PHY - TX registers */
#define QSERDES_V3_TX_RES_CODE_LANE_OFFSET_TX		0x044
#define QSERDES_V3_TX_RES_CODE_LANE_OFFSET_RX		0x048
#define QSERDES_V3_TX_DEBUG_BUS_SEL			0x058
#define QSERDES_V3_TX_HIGHZ_DRVR_EN			0x060
#define QSERDES_V3_TX_LANE_MODE_1			0x08c
#define QSERDES_V3_TX_RCV_DETECT_LVL_2			0x0a4

/* Only for QMP V3 PHY - RX registers */
#define QSERDES_V3_RX_UCDR_FO_GAIN			0x008
#define QSERDES_V3_RX_UCDR_SO_GAIN_HALF			0x00c
#define QSERDES_V3_RX_UCDR_SO_GAIN			0x014
#define QSERDES_V3_RX_UCDR_SVS_SO_GAIN_HALF		0x024
#define QSERDES_V3_RX_UCDR_SVS_SO_GAIN_QUARTER		0x028
#define QSERDES_V3_RX_UCDR_SVS_SO_GAIN			0x02c
#define QSERDES_V3_RX_UCDR_FASTLOCK_FO_GAIN		0x030
#define QSERDES_V3_RX_UCDR_SO_SATURATION_AND_ENABLE	0x034
#define QSERDES_V3_RX_UCDR_FASTLOCK_COUNT_LOW		0x03c
#define QSERDES_V3_RX_UCDR_FASTLOCK_COUNT_HIGH		0x040
#define QSERDES_V3_RX_UCDR_PI_CONTROLS			0x044
#define QSERDES_V3_RX_RX_TERM_BW			0x07c
#define QSERDES_V3_RX_VGA_CAL_CNTRL1			0x0bc
#define QSERDES_V3_RX_VGA_CAL_CNTRL2			0x0c0
#define QSERDES_V3_RX_RX_EQ_GAIN2_LSB			0x0c8
#define QSERDES_V3_RX_RX_EQ_GAIN2_MSB			0x0cc
#define QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL2		0x0d4
#define QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL3		0x0d8
#define QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL4		0x0dc
#define QSERDES_V3_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1	0x0f8
#define QSERDES_V3_RX_RX_OFFSET_ADAPTOR_CNTRL2		0x0fc
#define QSERDES_V3_RX_SIGDET_ENABLES			0x100
#define QSERDES_V3_RX_SIGDET_CNTRL			0x104
#define QSERDES_V3_RX_SIGDET_LVL			0x108
#define QSERDES_V3_RX_SIGDET_DEGLITCH_CNTRL		0x10c
#define QSERDES_V3_RX_RX_BAND				0x110
#define QSERDES_V3_RX_RX_INTERFACE_MODE			0x11c
#define QSERDES_V3_RX_RX_MODE_00			0x164
#define QSERDES_V3_RX_RX_MODE_01			0x168

/* Only for QMP V3 PHY - PCS registers */
#define QPHY_V3_PCS_POWER_DOWN_CONTROL			0x004
#define QPHY_V3_PCS_TXMGN_V0				0x00c
#define QPHY_V3_PCS_TXMGN_V1				0x010
#define QPHY_V3_PCS_TXMGN_V2				0x014
#define QPHY_V3_PCS_TXMGN_V3				0x018
#define QPHY_V3_PCS_TXMGN_V4				0x01c
#define QPHY_V3_PCS_TXMGN_LS				0x020
#define QPHY_V3_PCS_TX_LARGE_AMP_DRV_LVL		0x02c
#define QPHY_V3_PCS_TX_SMALL_AMP_DRV_LVL		0x034
#define QPHY_V3_PCS_TXDEEMPH_M6DB_V0			0x024
#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_V0			0x028
#define QPHY_V3_PCS_TXDEEMPH_M6DB_V1			0x02c
#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_V1			0x030
#define QPHY_V3_PCS_TXDEEMPH_M6DB_V2			0x034
#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_V2			0x038
#define QPHY_V3_PCS_TXDEEMPH_M6DB_V3			0x03c
#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_V3			0x040
#define QPHY_V3_PCS_TXDEEMPH_M6DB_V4			0x044
#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_V4			0x048
#define QPHY_V3_PCS_TXDEEMPH_M6DB_LS			0x04c
#define QPHY_V3_PCS_TXDEEMPH_M3P5DB_LS			0x050
#define QPHY_V3_PCS_ENDPOINT_REFCLK_DRIVE		0x054
#define QPHY_V3_PCS_RX_IDLE_DTCT_CNTRL			0x058
#define QPHY_V3_PCS_RATE_SLEW_CNTRL			0x05c
#define QPHY_V3_PCS_POWER_STATE_CONFIG1			0x060
#define QPHY_V3_PCS_POWER_STATE_CONFIG2			0x064
#define QPHY_V3_PCS_POWER_STATE_CONFIG4			0x06c
#define QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_L		0x070
#define QPHY_V3_PCS_RCVR_DTCT_DLY_P1U2_H		0x074
#define QPHY_V3_PCS_RCVR_DTCT_DLY_U3_L			0x078
#define QPHY_V3_PCS_RCVR_DTCT_DLY_U3_H			0x07c
#define QPHY_V3_PCS_LOCK_DETECT_CONFIG1			0x080
#define QPHY_V3_PCS_LOCK_DETECT_CONFIG2			0x084
#define QPHY_V3_PCS_LOCK_DETECT_CONFIG3			0x088
#define QPHY_V3_PCS_TSYNC_RSYNC_TIME			0x08c
#define QPHY_V3_PCS_PWRUP_RESET_DLY_TIME_AUXCLK		0x0a0
#define QPHY_V3_PCS_LP_WAKEUP_DLY_TIME_AUXCLK		0x0a4
#define QPHY_V3_PCS_PLL_LOCK_CHK_DLY_TIME		0x0a8
#define QPHY_V3_PCS_LFPS_TX_ECSTART_EQTLOCK		0x0b0
#define QPHY_V3_PCS_RXEQTRAINING_WAIT_TIME		0x0b8
#define QPHY_V3_PCS_RXEQTRAINING_RUN_TIME		0x0bc
#define QPHY_V3_PCS_FLL_CNTRL1				0x0c4
#define QPHY_V3_PCS_FLL_CNTRL2				0x0c8
#define QPHY_V3_PCS_FLL_CNT_VAL_L			0x0cc
#define QPHY_V3_PCS_FLL_CNT_VAL_H_TOL			0x0d0
#define QPHY_V3_PCS_FLL_MAN_CODE			0x0d4
#define QPHY_V3_PCS_RX_SYM_RESYNC_CTRL			0x134
#define QPHY_V3_PCS_RX_MIN_HIBERN8_TIME			0x138
#define QPHY_V3_PCS_RX_SIGDET_CTRL1			0x13c
#define QPHY_V3_PCS_RX_SIGDET_CTRL2			0x140
#define QPHY_V3_PCS_LP_WAKEUP_DLY_TIME_AUXCLK_MSB	0x1a8
#define QPHY_V3_PCS_OSC_DTCT_ACTIONS			0x1ac
#define QPHY_V3_PCS_SIGDET_CNTRL			0x1b0
#define QPHY_V3_PCS_TX_MID_TERM_CTRL1			0x1bc
#define QPHY_V3_PCS_MULTI_LANE_CTRL1			0x1c4
#define QPHY_V3_PCS_RX_SIGDET_LVL			0x1d8
#define QPHY_V3_PCS_L1SS_WAKEUP_DLY_TIME_AUXCLK_LSB	0x1dc
#define QPHY_V3_PCS_L1SS_WAKEUP_DLY_TIME_AUXCLK_MSB	0x1e0
#define QPHY_V3_PCS_REFGEN_REQ_CONFIG1			0x20c
#define QPHY_V3_PCS_REFGEN_REQ_CONFIG2			0x210

/* Only for QMP V3 PHY - PCS_MISC registers */
#define QPHY_V3_PCS_MISC_CLAMP_ENABLE			0x0c
#define QPHY_V3_PCS_MISC_OSC_DTCT_CONFIG2		0x2c
#define QPHY_V3_PCS_MISC_PCIE_INT_AUX_CLK_CONFIG1	0x44
#define QPHY_V3_PCS_MISC_OSC_DTCT_MODE2_CONFIG2		0x54
#define QPHY_V3_PCS_MISC_OSC_DTCT_MODE2_CONFIG4		0x5c
#define QPHY_V3_PCS_MISC_OSC_DTCT_MODE2_CONFIG5		0x60

/* Only for QMP V4 PHY - QSERDES COM registers */
#define QSERDES_V4_COM_PLL_IVCO				0x058
#define QSERDES_V4_COM_CMN_IPTRIM			0x060
#define QSERDES_V4_COM_CP_CTRL_MODE0			0x074
#define QSERDES_V4_COM_CP_CTRL_MODE1			0x078
#define QSERDES_V4_COM_PLL_RCTRL_MODE0			0x07c
#define QSERDES_V4_COM_PLL_RCTRL_MODE1			0x080
#define QSERDES_V4_COM_PLL_CCTRL_MODE0			0x084
#define QSERDES_V4_COM_PLL_CCTRL_MODE1			0x088
#define QSERDES_V4_COM_SYSCLK_EN_SEL			0x094
#define QSERDES_V4_COM_LOCK_CMP_EN			0x0a4
#define QSERDES_V4_COM_LOCK_CMP1_MODE0			0x0ac
#define QSERDES_V4_COM_LOCK_CMP2_MODE0			0x0b0
#define QSERDES_V4_COM_LOCK_CMP1_MODE1			0x0b4
#define QSERDES_V4_COM_DEC_START_MODE0			0x0bc
#define QSERDES_V4_COM_LOCK_CMP2_MODE1			0x0b8
#define QSERDES_V4_COM_DEC_START_MODE1			0x0c4
#define QSERDES_V4_COM_VCO_TUNE_MAP			0x10c
#define QSERDES_V4_COM_VCO_TUNE_INITVAL2		0x124
#define QSERDES_V4_COM_HSCLK_SEL			0x158
#define QSERDES_V4_COM_HSCLK_HS_SWITCH_SEL		0x15c
#define QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE0	0x1ac
#define QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE0	0x1b0
#define QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE1	0x1b4
#define QSERDES_V4_COM_BIN_VCOCAL_HSCLK_SEL		0x1bc
#define QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE1	0x1b8

/* Only for QMP V4 PHY - TX registers */
#define QSERDES_V4_TX_LANE_MODE_1			0x84
#define QSERDES_V4_TX_PWM_GEAR_1_DIVIDER_BAND0_1	0xd8
#define QSERDES_V4_TX_PWM_GEAR_2_DIVIDER_BAND0_1	0xdC
#define QSERDES_V4_TX_PWM_GEAR_3_DIVIDER_BAND0_1	0xe0
#define QSERDES_V4_TX_PWM_GEAR_4_DIVIDER_BAND0_1	0xe4
#define QSERDES_V4_TX_TRAN_DRVR_EMP_EN			0xb8

/* Only for QMP V4 PHY - RX registers */
#define QSERDES_V4_RX_UCDR_FO_GAIN			0x008
#define QSERDES_V4_RX_UCDR_SO_GAIN			0x014
#define QSERDES_V4_RX_UCDR_FASTLOCK_FO_GAIN		0x030
#define QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE	0x034
#define QSERDES_V4_RX_UCDR_FASTLOCK_COUNT_LOW		0x03c
#define QSERDES_V4_RX_UCDR_PI_CONTROLS			0x044
#define QSERDES_V4_RX_UCDR_PI_CTRL2			0x048
#define QSERDES_V4_RX_AC_JTAG_ENABLE			0x068
#define QSERDES_V4_RX_AC_JTAG_MODE			0x078
#define QSERDES_V4_RX_RX_TERM_BW			0x080
#define QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2		0x0ec
#define QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3		0x0f0
#define QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4		0x0f4
#define QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW		0x0f8
#define QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH		0x0fc
#define QSERDES_V4_RX_RX_IDAC_MEASURE_TIME		0x100
#define QSERDES_V4_RX_RX_OFFSET_ADAPTOR_CNTRL2		0x114
#define QSERDES_V4_RX_SIGDET_CNTRL			0x11c
#define QSERDES_V4_RX_SIGDET_LVL			0x120
#define QSERDES_V4_RX_SIGDET_DEGLITCH_CNTRL		0x124
#define QSERDES_V4_RX_RX_BAND				0x128
#define QSERDES_V4_RX_RX_MODE_00_LOW			0x170
#define QSERDES_V4_RX_RX_MODE_00_HIGH			0x174
#define QSERDES_V4_RX_RX_MODE_00_HIGH2			0x178
#define QSERDES_V4_RX_RX_MODE_00_HIGH3			0x17c
#define QSERDES_V4_RX_RX_MODE_00_HIGH4			0x180
#define QSERDES_V4_RX_RX_MODE_01_LOW			0x184
#define QSERDES_V4_RX_RX_MODE_01_HIGH			0x188
#define QSERDES_V4_RX_RX_MODE_01_HIGH2			0x18c
#define QSERDES_V4_RX_RX_MODE_01_HIGH3			0x190
#define QSERDES_V4_RX_RX_MODE_01_HIGH4			0x194
#define QSERDES_V4_RX_RX_MODE_10_LOW			0x198
#define QSERDES_V4_RX_RX_MODE_10_HIGH			0x19c
#define QSERDES_V4_RX_RX_MODE_10_HIGH2			0x1a0
#define QSERDES_V4_RX_RX_MODE_10_HIGH3			0x1a4
#define QSERDES_V4_RX_RX_MODE_10_HIGH4			0x1a8
#define QSERDES_V4_RX_DCC_CTRL1				0x1bc

/* Only for QMP V4 PHY - PCS registers */
#define QPHY_V4_PHY_START				0x000
#define QPHY_V4_POWER_DOWN_CONTROL			0x004
#define QPHY_V4_SW_RESET				0x008
#define QPHY_V4_TIMER_20US_CORECLK_STEPS_MSB		0x00c
#define QPHY_V4_TIMER_20US_CORECLK_STEPS_LSB		0x010
#define QPHY_V4_PLL_CNTL				0x02c
#define QPHY_V4_TX_LARGE_AMP_DRV_LVL			0x030
#define QPHY_V4_TX_SMALL_AMP_DRV_LVL			0x038
#define QPHY_V4_BIST_FIXED_PAT_CTRL			0x060
#define QPHY_V4_TX_HSGEAR_CAPABILITY			0x074
#define QPHY_V4_RX_HSGEAR_CAPABILITY			0x0b4
#define QPHY_V4_DEBUG_BUS_CLKSEL			0x124
#define QPHY_V4_LINECFG_DISABLE				0x148
#define QPHY_V4_RX_MIN_HIBERN8_TIME			0x150
#define QPHY_V4_RX_SIGDET_CTRL2				0x158
#define QPHY_V4_TX_PWM_GEAR_BAND			0x160
#define QPHY_V4_TX_HS_GEAR_BAND				0x168
#define QPHY_V4_PCS_READY_STATUS			0x180
#define QPHY_V4_TX_MID_TERM_CTRL1			0x1d8
#define QPHY_V4_MULTI_LANE_CTRL1			0x1e0

#define QSERDES_V4_DP_COM_ATB_SEL1				0x000
#define QSERDES_V4_DP_COM_ATB_SEL2				0x004
#define QSERDES_V4_DP_COM_FREQ_UPDATE				0x008
#define QSERDES_V4_DP_COM_BG_TIMER				0x00c
#define QSERDES_V4_DP_COM_SSC_EN_CENTER				0x010
#define QSERDES_V4_DP_COM_SSC_ADJ_PER1				0x014
#define QSERDES_V4_DP_COM_SSC_ADJ_PER2				0x018
#define QSERDES_V4_DP_COM_SSC_PER1				0x01c
#define QSERDES_V4_DP_COM_SSC_PER2				0x020
#define QSERDES_V4_DP_COM_SSC_STEP_SIZE1_MODE0			0x024
#define QSERDES_V4_DP_COM_SSC_STEP_SIZE2_MODE0			0x028
#define QSERDES_V4_DP_COM_SSC_STEP_SIZE3_MODE0			0x02c
#define QSERDES_V4_DP_COM_SSC_STEP_SIZE1_MODE1			0x030
#define QSERDES_V4_DP_COM_SSC_STEP_SIZE2_MODE1			0x034
#define QSERDES_V4_DP_COM_SSC_STEP_SIZE3_MODE1			0x038
#define QSERDES_V4_DP_COM_POST_DIV				0x03c
#define QSERDES_V4_DP_COM_POST_DIV_MUX				0x040
#define QSERDES_V4_DP_COM_BIAS_EN_CLKBUFLR_EN			0x044
#define QSERDES_V4_DP_COM_CLK_ENABLE1				0x048
#define QSERDES_V4_DP_COM_SYS_CLK_CTRL				0x04c
#define QSERDES_V4_DP_COM_SYSCLK_BUF_ENABLE			0x050
#define QSERDES_V4_DP_COM_PLL_EN				0x054
#define QSERDES_V4_DP_COM_PLL_IVCO				0x058
#define QSERDES_V4_DP_COM_CMN_IETRIM				0x05c
#define QSERDES_V4_DP_COM_CMN_IPTRIM				0x060
#define QSERDES_V4_DP_COM_EP_CLOCK_DETECT_CTRL			0x064
#define QSERDES_V4_DP_COM_SYSCLK_DET_COMP_STATUS		0x068
#define QSERDES_V4_DP_COM_CLK_EP_DIV_MODE0			0x06c
#define QSERDES_V4_DP_COM_CLK_EP_DIV_MODE1			0x070
#define QSERDES_V4_DP_COM_CP_CTRL_MODE0				0x074
#define QSERDES_V4_DP_COM_CP_CTRL_MODE1				0x078
#define QSERDES_V4_DP_COM_PLL_RCTRL_MODE0			0x07c
#define QSERDES_V4_DP_COM_PLL_RCTRL_MODE1			0x080
#define QSERDES_V4_DP_COM_PLL_CCTRL_MODE0			0x084
#define QSERDES_V4_DP_COM_PLL_CCTRL_MODE1			0x088
#define QSERDES_V4_DP_COM_PLL_CNTRL				0x08c
#define QSERDES_V4_DP_COM_BIAS_EN_CTRL_BY_PSM			0x090
#define QSERDES_V4_DP_COM_SYSCLK_EN_SEL				0x094
#define QSERDES_V4_DP_COM_CML_SYSCLK_SEL			0x098
#define QSERDES_V4_DP_COM_RESETSM_CNTRL				0x09c
#define QSERDES_V4_DP_COM_RESETSM_CNTRL2			0x0a0
#define QSERDES_V4_DP_COM_LOCK_CMP_EN				0x0a4
#define QSERDES_V4_DP_COM_LOCK_CMP_CFG				0x0a8
#define QSERDES_V4_DP_COM_LOCK_CMP1_MODE0			0x0ac
#define QSERDES_V4_DP_COM_LOCK_CMP2_MODE0			0x0b0
#define QSERDES_V4_DP_COM_LOCK_CMP1_MODE1			0x0b4
#define QSERDES_V4_DP_COM_LOCK_CMP2_MODE1			0x0b8
#define QSERDES_V4_DP_COM_DEC_START_MODE0			0x0bc
#define QSERDES_V4_DP_COM_DEC_START_MSB_MODE0			0x0c0
#define QSERDES_V4_DP_COM_DEC_START_MODE1			0x0c4
#define QSERDES_V4_DP_COM_DEC_START_MSB_MODE1			0x0c8
#define QSERDES_V4_DP_COM_DIV_FRAC_START1_MODE0			0x0cc
#define QSERDES_V4_DP_COM_DIV_FRAC_START2_MODE0			0x0d0
#define QSERDES_V4_DP_COM_DIV_FRAC_START3_MODE0			0x0d4
#define QSERDES_V4_DP_COM_DIV_FRAC_START1_MODE1			0x0d8
#define QSERDES_V4_DP_COM_DIV_FRAC_START2_MODE1			0x0dc
#define QSERDES_V4_DP_COM_DIV_FRAC_START3_MODE1			0x0e0
#define QSERDES_V4_DP_COM_INTEGLOOP_INITVAL			0x0e4
#define QSERDES_V4_DP_COM_INTEGLOOP_EN				0x0e8
#define QSERDES_V4_DP_COM_INTEGLOOP_GAIN0_MODE0			0x0ec
#define QSERDES_V4_DP_COM_INTEGLOOP_GAIN1_MODE0			0x0f0
#define QSERDES_V4_DP_COM_INTEGLOOP_GAIN0_MODE1			0x0f4
#define QSERDES_V4_DP_COM_INTEGLOOP_GAIN1_MODE1			0x0f8
#define QSERDES_V4_DP_COM_INTEGLOOP_P_PATH_GAIN0		0x0fc
#define QSERDES_V4_DP_COM_INTEGLOOP_P_PATH_GAIN1		0x100
#define QSERDES_V4_DP_COM_VCOCAL_DEADMAN_CTRL			0x104
#define QSERDES_V4_DP_COM_VCO_TUNE_CTRL				0x108
#define QSERDES_V4_DP_COM_VCO_TUNE_MAP				0x10c
#define QSERDES_V4_DP_COM_VCO_TUNE1_MODE0			0x110
#define QSERDES_V4_DP_COM_VCO_TUNE2_MODE0			0x114
#define QSERDES_V4_DP_COM_VCO_TUNE1_MODE1			0x118
#define QSERDES_V4_DP_COM_VCO_TUNE2_MODE1			0x11c
#define QSERDES_V4_DP_COM_VCO_TUNE_INITVAL1			0x120
#define QSERDES_V4_DP_COM_VCO_TUNE_INITVAL2			0x124
#define QSERDES_V4_DP_COM_VCO_TUNE_MINVAL1			0x128
#define QSERDES_V4_DP_COM_VCO_TUNE_MINVAL2			0x12c
#define QSERDES_V4_DP_COM_VCO_TUNE_MAXVAL1			0x130
#define QSERDES_V4_DP_COM_VCO_TUNE_MAXVAL2			0x134
#define QSERDES_V4_DP_COM_VCO_TUNE_TIMER1			0x138
#define QSERDES_V4_DP_COM_VCO_TUNE_TIMER2			0x13c
#define QSERDES_V4_DP_COM_CMN_STATUS				0x140
#define QSERDES_V4_DP_COM_RESET_SM_STATUS			0x144
#define QSERDES_V4_DP_COM_RESTRIM_CODE_STATUS			0x148
#define QSERDES_V4_DP_COM_PLLCAL_CODE1_STATUS			0x14c
#define QSERDES_V4_DP_COM_PLLCAL_CODE2_STATUS			0x150
#define QSERDES_V4_DP_COM_CLK_SELECT				0x154
#define QSERDES_V4_DP_COM_HSCLK_SEL				0x158
#define QSERDES_V4_DP_COM_HSCLK_HS_SWITCH_SEL			0x15c
#define QSERDES_V4_DP_COM_INTEGLOOP_BINCODE_STATUS		0x160
#define QSERDES_V4_DP_COM_PLL_ANALOG				0x164
#define QSERDES_V4_DP_COM_CORECLK_DIV_MODE0			0x168
#define QSERDES_V4_DP_COM_CORECLK_DIV_MODE1			0x16c
#define QSERDES_V4_DP_COM_SW_RESET				0x170
#define QSERDES_V4_DP_COM_CORE_CLK_EN				0x174
#define QSERDES_V4_DP_COM_C_READY_STATUS			0x178
#define QSERDES_V4_DP_COM_CMN_CONFIG				0x17c
#define QSERDES_V4_DP_COM_CMN_RATE_OVERRIDE			0x180
#define QSERDES_V4_DP_COM_SVS_MODE_CLK_SEL			0x184
#define QSERDES_V4_DP_COM_DEBUG_BUS0				0x188
#define QSERDES_V4_DP_COM_DEBUG_BUS1				0x18c
#define QSERDES_V4_DP_COM_DEBUG_BUS2				0x190
#define QSERDES_V4_DP_COM_DEBUG_BUS3				0x194
#define QSERDES_V4_DP_COM_DEBUG_BUS_SEL				0x198
#define QSERDES_V4_DP_COM_CMN_MISC1				0x19c
#define QSERDES_V4_DP_COM_CMN_MISC2				0x1a0
#define QSERDES_V4_DP_COM_CMN_MODE				0x1a4
#define QSERDES_V4_DP_COM_VCO_DC_LEVEL_CTRL			0x1a8
#define QSERDES_V4_DP_COM_BIN_VCOCAL_CMP_CODE1_MODE0		0x1ac
#define QSERDES_V4_DP_COM_BIN_VCOCAL_CMP_CODE2_MODE0		0x1b0
#define QSERDES_V4_DP_COM_BIN_VCOCAL_CMP_CODE1_MODE1		0x1b4
#define QSERDES_V4_DP_COM_BIN_VCOCAL_CMP_CODE2_MODE1		0x1b8
#define QSERDES_V4_DP_COM_BIN_VCOCAL_HSCLK_SEL			0x1bc
#define QSERDES_V4_DP_TXA_BIST_MODE_LANENO			0x200
#define QSERDES_V4_DP_TXA_BIST_INVERT				0x204
#define QSERDES_V4_DP_TXA_CLKBUF_ENABLE				0x208
#define QSERDES_V4_DP_TXA_TX_EMP_POST1_LVL			0x20c
#define QSERDES_V4_DP_TXA_TX_IDLE_LVL_LARGE_AMP			0x210
#define QSERDES_V4_DP_TXA_TX_DRV_LVL				0x214
#define QSERDES_V4_DP_TXA_TX_DRV_LVL_OFFSET			0x218
#define QSERDES_V4_DP_TXA_RESET_TSYNC_EN			0x21c
#define QSERDES_V4_DP_TXA_PRE_STALL_LDO_BOOST_EN		0x220
#define QSERDES_V4_DP_TXA_TX_BAND				0x224
#define QSERDES_V4_DP_TXA_SLEW_CNTL				0x228
#define QSERDES_V4_DP_TXA_INTERFACE_SELECT			0x22c
#define QSERDES_V4_DP_TXA_LPB_EN				0x230
#define QSERDES_V4_DP_TXA_RES_CODE_LANE_TX			0x234
#define QSERDES_V4_DP_TXA_RES_CODE_LANE_RX			0x238
#define QSERDES_V4_DP_TXA_RES_CODE_LANE_OFFSET_TX		0x23c
#define QSERDES_V4_DP_TXA_RES_CODE_LANE_OFFSET_RX		0x240
#define QSERDES_V4_DP_TXA_PERL_LENGTH1				0x244
#define QSERDES_V4_DP_TXA_PERL_LENGTH2				0x248
#define QSERDES_V4_DP_TXA_SERDES_BYP_EN_OUT			0x24c
#define QSERDES_V4_DP_TXA_DEBUG_BUS_SEL				0x250
#define QSERDES_V4_DP_TXA_TRANSCEIVER_BIAS_EN			0x254
#define QSERDES_V4_DP_TXA_HIGHZ_DRVR_EN				0x258
#define QSERDES_V4_DP_TXA_TX_POL_INV				0x25c
#define QSERDES_V4_DP_TXA_PARRATE_REC_DETECT_IDLE_EN		0x260
#define QSERDES_V4_DP_TXA_BIST_PATTERN1				0x264
#define QSERDES_V4_DP_TXA_BIST_PATTERN2				0x268
#define QSERDES_V4_DP_TXA_BIST_PATTERN3				0x26c
#define QSERDES_V4_DP_TXA_BIST_PATTERN4				0x270
#define QSERDES_V4_DP_TXA_BIST_PATTERN5				0x274
#define QSERDES_V4_DP_TXA_BIST_PATTERN6				0x278
#define QSERDES_V4_DP_TXA_BIST_PATTERN7				0x27c
#define QSERDES_V4_DP_TXA_BIST_PATTERN8				0x280
#define QSERDES_V4_DP_TXA_LANE_MODE_1				0x284
#define QSERDES_V4_DP_TXA_LANE_MODE_2				0x288
#define QSERDES_V4_DP_TXA_LANE_MODE_3				0x28c
#define QSERDES_V4_DP_TXA_ATB_SEL1				0x290
#define QSERDES_V4_DP_TXA_ATB_SEL2				0x294
#define QSERDES_V4_DP_TXA_RCV_DETECT_LVL			0x298
#define QSERDES_V4_DP_TXA_RCV_DETECT_LVL_2			0x29c
#define QSERDES_V4_DP_TXA_PRBS_SEED1				0x2a0
#define QSERDES_V4_DP_TXA_PRBS_SEED2				0x2a4
#define QSERDES_V4_DP_TXA_PRBS_SEED3				0x2a8
#define QSERDES_V4_DP_TXA_PRBS_SEED4				0x2ac
#define QSERDES_V4_DP_TXA_RESET_GEN				0x2b0
#define QSERDES_V4_DP_TXA_RESET_GEN_MUXES			0x2b4
#define QSERDES_V4_DP_TXA_TRAN_DRVR_EMP_EN			0x2b8
#define QSERDES_V4_DP_TXA_TX_INTERFACE_MODE			0x2bc
#define QSERDES_V4_DP_TXA_PWM_CTRL				0x2c0
#define QSERDES_V4_DP_TXA_PWM_ENCODED_OR_DATA			0x2c4
#define QSERDES_V4_DP_TXA_PWM_GEAR_1_DIVIDER_BAND2		0x2c8
#define QSERDES_V4_DP_TXA_PWM_GEAR_2_DIVIDER_BAND2		0x2cc
#define QSERDES_V4_DP_TXA_PWM_GEAR_3_DIVIDER_BAND2		0x2d0
#define QSERDES_V4_DP_TXA_PWM_GEAR_4_DIVIDER_BAND2		0x2d4
#define QSERDES_V4_DP_TXA_PWM_GEAR_1_DIVIDER_BAND0_1		0x2d8
#define QSERDES_V4_DP_TXA_PWM_GEAR_2_DIVIDER_BAND0_1		0x2dc
#define QSERDES_V4_DP_TXA_PWM_GEAR_3_DIVIDER_BAND0_1		0x2e0
#define QSERDES_V4_DP_TXA_PWM_GEAR_4_DIVIDER_BAND0_1		0x2e4
#define QSERDES_V4_DP_TXA_VMODE_CTRL1				0x2e8
#define QSERDES_V4_DP_TXA_ALOG_OBSV_BUS_CTRL_1			0x2ec
#define QSERDES_V4_DP_TXA_BIST_STATUS				0x2f0
#define QSERDES_V4_DP_TXA_BIST_ERROR_COUNT1			0x2f4
#define QSERDES_V4_DP_TXA_BIST_ERROR_COUNT2			0x2f8
#define QSERDES_V4_DP_TXA_ALOG_OBSV_BUS_STATUS_1		0x2fc
#define QSERDES_V4_DP_TXA_LANE_DIG_CONFIG			0x300
#define QSERDES_V4_DP_TXA_PI_QEC_CTRL				0x304
#define QSERDES_V4_DP_TXA_PRE_EMPH				0x308
#define QSERDES_V4_DP_TXA_SW_RESET				0x30c
#define QSERDES_V4_DP_TXA_DIG_BKUP_CTRL				0x310
#define QSERDES_V4_DP_TXA_DEBUG_BUS0				0x314
#define QSERDES_V4_DP_TXA_DEBUG_BUS1				0x318
#define QSERDES_V4_DP_TXA_DEBUG_BUS2				0x31c
#define QSERDES_V4_DP_TXA_DEBUG_BUS3				0x320
#define QSERDES_V4_DP_TXA_READ_EQCODE				0x324
#define QSERDES_V4_DP_TXA_READ_OFFSETCODE			0x328
#define QSERDES_V4_DP_TXA_IA_ERROR_COUNTER_LOW			0x32c
#define QSERDES_V4_DP_TXA_IA_ERROR_COUNTER_HIGH			0x330
#define QSERDES_V4_DP_TXA_VGA_READ_CODE				0x334
#define QSERDES_V4_DP_TXA_VTH_READ_CODE				0x338
#define QSERDES_V4_DP_TXA_DFE_TAP1_READ_CODE			0x33c
#define QSERDES_V4_DP_TXA_DFE_TAP2_READ_CODE			0x340
#define QSERDES_V4_DP_TXA_IDAC_STATUS_I				0x344
#define QSERDES_V4_DP_TXA_IDAC_STATUS_IBAR			0x348
#define QSERDES_V4_DP_TXA_IDAC_STATUS_Q				0x34c
#define QSERDES_V4_DP_TXA_IDAC_STATUS_QBAR			0x350
#define QSERDES_V4_DP_TXA_IDAC_STATUS_A				0x354
#define QSERDES_V4_DP_TXA_IDAC_STATUS_ABAR			0x358
#define QSERDES_V4_DP_TXA_IDAC_STATUS_SM_ON			0x35c
#define QSERDES_V4_DP_TXA_IDAC_STATUS_CAL_DONE			0x360
#define QSERDES_V4_DP_TXA_IDAC_STATUS_SIGNERROR			0x364
#define QSERDES_V4_DP_TXA_DCC_CAL_STATUS			0x368
#define QSERDES_V4_DP_RXA_UCDR_FO_GAIN_HALF			0x400
#define QSERDES_V4_DP_RXA_UCDR_FO_GAIN_QUARTER			0x404
#define QSERDES_V4_DP_RXA_UCDR_FO_GAIN				0x408
#define QSERDES_V4_DP_RXA_UCDR_SO_GAIN_HALF			0x40c
#define QSERDES_V4_DP_RXA_UCDR_SO_GAIN_QUARTER			0x410
#define QSERDES_V4_DP_RXA_UCDR_SO_GAIN				0x414
#define QSERDES_V4_DP_RXA_UCDR_SVS_FO_GAIN_HALF			0x418
#define QSERDES_V4_DP_RXA_UCDR_SVS_FO_GAIN_QUARTER		0x41c
#define QSERDES_V4_DP_RXA_UCDR_SVS_FO_GAIN			0x420
#define QSERDES_V4_DP_RXA_UCDR_SVS_SO_GAIN_HALF			0x424
#define QSERDES_V4_DP_RXA_UCDR_SVS_SO_GAIN_QUARTER		0x428
#define QSERDES_V4_DP_RXA_UCDR_SVS_SO_GAIN			0x42c
#define QSERDES_V4_DP_RXA_UCDR_FASTLOCK_FO_GAIN			0x430
#define QSERDES_V4_DP_RXA_UCDR_SO_SATURATION_AND_ENABLE		0x434
#define QSERDES_V4_DP_RXA_UCDR_FO_TO_SO_DELAY			0x438
#define QSERDES_V4_DP_RXA_UCDR_FASTLOCK_COUNT_LOW		0x43c
#define QSERDES_V4_DP_RXA_UCDR_FASTLOCK_COUNT_HIGH		0x440
#define QSERDES_V4_DP_RXA_UCDR_PI_CONTROLS			0x444
#define QSERDES_V4_DP_RXA_UCDR_PI_CTRL2				0x448
#define QSERDES_V4_DP_RXA_UCDR_SB2_THRESH1			0x44c
#define QSERDES_V4_DP_RXA_UCDR_SB2_THRESH2			0x450
#define QSERDES_V4_DP_RXA_UCDR_SB2_GAIN1			0x454
#define QSERDES_V4_DP_RXA_UCDR_SB2_GAIN2			0x458
#define QSERDES_V4_DP_RXA_AUX_CONTROL				0x45c
#define QSERDES_V4_DP_RXA_AUX_DATA_TCOARSE_TFINE		0x460
#define QSERDES_V4_DP_RXA_RCLK_AUXDATA_SEL			0x464
#define QSERDES_V4_DP_RXA_AC_JTAG_ENABLE			0x468
#define QSERDES_V4_DP_RXA_AC_JTAG_INITP				0x46c
#define QSERDES_V4_DP_RXA_AC_JTAG_INITN				0x470
#define QSERDES_V4_DP_RXA_AC_JTAG_LVL				0x474
#define QSERDES_V4_DP_RXA_AC_JTAG_MODE				0x478
#define QSERDES_V4_DP_RXA_AC_JTAG_RESET				0x47c
#define QSERDES_V4_DP_RXA_RX_TERM_BW				0x480
#define QSERDES_V4_DP_RXA_RX_RCVR_IQ_EN				0x484
#define QSERDES_V4_DP_RXA_RX_IDAC_I_DC_OFFSETS			0x488
#define QSERDES_V4_DP_RXA_RX_IDAC_IBAR_DC_OFFSETS		0x48c
#define QSERDES_V4_DP_RXA_RX_IDAC_Q_DC_OFFSETS			0x490
#define QSERDES_V4_DP_RXA_RX_IDAC_QBAR_DC_OFFSETS		0x494
#define QSERDES_V4_DP_RXA_RX_IDAC_A_DC_OFFSETS			0x498
#define QSERDES_V4_DP_RXA_RX_IDAC_ABAR_DC_OFFSETS		0x49c
#define QSERDES_V4_DP_RXA_RX_IDAC_EN				0x4a0
#define QSERDES_V4_DP_RXA_RX_IDAC_ENABLES			0x4a4
#define QSERDES_V4_DP_RXA_RX_IDAC_SIGN				0x4a8
#define QSERDES_V4_DP_RXA_RX_HIGHZ_HIGHRATE			0x4ac
#define QSERDES_V4_DP_RXA_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET	0x4b0
#define QSERDES_V4_DP_RXA_DFE_1					0x4b4
#define QSERDES_V4_DP_RXA_DFE_2					0x4b8
#define QSERDES_V4_DP_RXA_DFE_3					0x4bc
#define QSERDES_V4_DP_RXA_DFE_4					0x4c0
#define QSERDES_V4_DP_RXA_TX_ADAPT_PRE_THRESH1			0x4c4
#define QSERDES_V4_DP_RXA_TX_ADAPT_PRE_THRESH2			0x4c8
#define QSERDES_V4_DP_RXA_TX_ADAPT_POST_THRESH			0x4cc
#define QSERDES_V4_DP_RXA_TX_ADAPT_MAIN_THRESH			0x4d0
#define QSERDES_V4_DP_RXA_VGA_CAL_CNTRL1			0x4d4
#define QSERDES_V4_DP_RXA_VGA_CAL_CNTRL2			0x4d8
#define QSERDES_V4_DP_RXA_GM_CAL				0x4dc
#define QSERDES_V4_DP_RXA_RX_VGA_GAIN2_LSB			0x4e0
#define QSERDES_V4_DP_RXA_RX_VGA_GAIN2_MSB			0x4e4
#define QSERDES_V4_DP_RXA_RX_EQU_ADAPTOR_CNTRL1			0x4e8
#define QSERDES_V4_DP_RXA_RX_EQU_ADAPTOR_CNTRL2			0x4ec
#define QSERDES_V4_DP_RXA_RX_EQU_ADAPTOR_CNTRL3			0x4f0
#define QSERDES_V4_DP_RXA_RX_EQU_ADAPTOR_CNTRL4			0x4f4
#define QSERDES_V4_DP_RXA_RX_IDAC_TSETTLE_LOW			0x4f8
#define QSERDES_V4_DP_RXA_RX_IDAC_TSETTLE_HIGH			0x4fc
#define QSERDES_V4_DP_RXA_RX_IDAC_MEASURE_TIME			0x500
#define QSERDES_V4_DP_RXA_RX_IDAC_ACCUMULATOR			0x504
#define QSERDES_V4_DP_RXA_RX_EQ_OFFSET_LSB			0x508
#define QSERDES_V4_DP_RXA_RX_EQ_OFFSET_MSB			0x50c
#define QSERDES_V4_DP_RXA_RX_EQ_OFFSET_ADAPTOR_CNTRL1		0x510
#define QSERDES_V4_DP_RXA_RX_OFFSET_ADAPTOR_CNTRL2		0x514
#define QSERDES_V4_DP_RXA_SIGDET_ENABLES			0x518
#define QSERDES_V4_DP_RXA_SIGDET_CNTRL				0x51c
#define QSERDES_V4_DP_RXA_SIGDET_LVL				0x520
#define QSERDES_V4_DP_RXA_SIGDET_DEGLITCH_CNTRL			0x524
#define QSERDES_V4_DP_RXA_RX_BAND				0x528
#define QSERDES_V4_DP_RXA_CDR_FREEZE_UP_DN			0x52c
#define QSERDES_V4_DP_RXA_CDR_RESET_OVERRIDE			0x530
#define QSERDES_V4_DP_RXA_RX_INTERFACE_MODE			0x534
#define QSERDES_V4_DP_RXA_JITTER_GEN_MODE			0x538
#define QSERDES_V4_DP_RXA_SJ_AMP1				0x53c
#define QSERDES_V4_DP_RXA_SJ_AMP2				0x540
#define QSERDES_V4_DP_RXA_SJ_PER1				0x544
#define QSERDES_V4_DP_RXA_SJ_PER2				0x548
#define QSERDES_V4_DP_RXA_PPM_OFFSET1				0x54c
#define QSERDES_V4_DP_RXA_PPM_OFFSET2				0x550
#define QSERDES_V4_DP_RXA_SIGN_PPM_PERIOD1			0x554
#define QSERDES_V4_DP_RXA_SIGN_PPM_PERIOD2			0x558
#define QSERDES_V4_DP_RXA_RX_PWM_ENABLE_AND_DATA		0x55c
#define QSERDES_V4_DP_RXA_RX_PWM_GEAR1_TIMEOUT_COUNT		0x560
#define QSERDES_V4_DP_RXA_RX_PWM_GEAR2_TIMEOUT_COUNT		0x564
#define QSERDES_V4_DP_RXA_RX_PWM_GEAR3_TIMEOUT_COUNT		0x568
#define QSERDES_V4_DP_RXA_RX_PWM_GEAR4_TIMEOUT_COUNT		0x56c
#define QSERDES_V4_DP_RXA_RX_MODE_00_LOW			0x570
#define QSERDES_V4_DP_RXA_RX_MODE_00_HIGH			0x574
#define QSERDES_V4_DP_RXA_RX_MODE_00_HIGH2			0x578
#define QSERDES_V4_DP_RXA_RX_MODE_00_HIGH3			0x57c
#define QSERDES_V4_DP_RXA_RX_MODE_00_HIGH4			0x580
#define QSERDES_V4_DP_RXA_RX_MODE_01_LOW			0x584
#define QSERDES_V4_DP_RXA_RX_MODE_01_HIGH			0x588
#define QSERDES_V4_DP_RXA_RX_MODE_01_HIGH2			0x58c
#define QSERDES_V4_DP_RXA_RX_MODE_01_HIGH3			0x590
#define QSERDES_V4_DP_RXA_RX_MODE_01_HIGH4			0x594
#define QSERDES_V4_DP_RXA_RX_MODE_10_LOW			0x598
#define QSERDES_V4_DP_RXA_RX_MODE_10_HIGH			0x59c
#define QSERDES_V4_DP_RXA_RX_MODE_10_HIGH2			0x5a0
#define QSERDES_V4_DP_RXA_RX_MODE_10_HIGH3			0x5a4
#define QSERDES_V4_DP_RXA_RX_MODE_10_HIGH4			0x5a8
#define QSERDES_V4_DP_RXA_PHPRE_CTRL				0x5ac
#define QSERDES_V4_DP_RXA_PHPRE_INITVAL				0x5b0
#define QSERDES_V4_DP_RXA_DFE_EN_TIMER				0x5b4
#define QSERDES_V4_DP_RXA_DFE_CTLE_POST_CAL_OFFSET		0x5b8
#define QSERDES_V4_DP_RXA_DCC_CTRL1				0x5bc
#define QSERDES_V4_DP_RXA_DCC_CTRL2				0x5c0
#define QSERDES_V4_DP_RXA_VTH_CODE				0x5c4
#define QSERDES_V4_DP_RXA_VTH_MIN_THRESH			0x5c8
#define QSERDES_V4_DP_RXA_VTH_MAX_THRESH			0x5cc
#define QSERDES_V4_DP_RXA_ALOG_OBSV_BUS_CTRL_1			0x5d0
#define QSERDES_V4_DP_RXA_PI_CTRL1				0x5d4
#define QSERDES_V4_DP_RXA_PI_CTRL2				0x5d8
#define QSERDES_V4_DP_RXA_PI_QUAD				0x5dc
#define QSERDES_V4_DP_RXA_IDATA1				0x5e0
#define QSERDES_V4_DP_RXA_IDATA2				0x5e4
#define QSERDES_V4_DP_RXA_AUX_DATA1				0x5e8
#define QSERDES_V4_DP_RXA_AUX_DATA2				0x5ec
#define QSERDES_V4_DP_RXA_AC_JTAG_OUTP				0x5f0
#define QSERDES_V4_DP_RXA_AC_JTAG_OUTN				0x5f4
#define QSERDES_V4_DP_RXA_RX_SIGDET				0x5f8
#define QSERDES_V4_DP_RXA_ALOG_OBSV_BUS_STATUS_1		0x5fc
#define QSERDES_V4_DP_TXB_BIST_MODE_LANENO			0x600
#define QSERDES_V4_DP_TXB_BIST_INVERT				0x604
#define QSERDES_V4_DP_TXB_CLKBUF_ENABLE				0x608
#define QSERDES_V4_DP_TXB_TX_EMP_POST1_LVL			0x60c
#define QSERDES_V4_DP_TXB_TX_IDLE_LVL_LARGE_AMP			0x610
#define QSERDES_V4_DP_TXB_TX_DRV_LVL				0x614
#define QSERDES_V4_DP_TXB_TX_DRV_LVL_OFFSET			0x618
#define QSERDES_V4_DP_TXB_RESET_TSYNC_EN			0x61c
#define QSERDES_V4_DP_TXB_PRE_STALL_LDO_BOOST_EN		0x620
#define QSERDES_V4_DP_TXB_TX_BAND				0x624
#define QSERDES_V4_DP_TXB_SLEW_CNTL				0x628
#define QSERDES_V4_DP_TXB_INTERFACE_SELECT			0x62c
#define QSERDES_V4_DP_TXB_LPB_EN				0x630
#define QSERDES_V4_DP_TXB_RES_CODE_LANE_TX			0x634
#define QSERDES_V4_DP_TXB_RES_CODE_LANE_RX			0x638
#define QSERDES_V4_DP_TXB_RES_CODE_LANE_OFFSET_TX		0x63c
#define QSERDES_V4_DP_TXB_RES_CODE_LANE_OFFSET_RX		0x640
#define QSERDES_V4_DP_TXB_PERL_LENGTH1				0x644
#define QSERDES_V4_DP_TXB_PERL_LENGTH2				0x648
#define QSERDES_V4_DP_TXB_SERDES_BYP_EN_OUT			0x64c
#define QSERDES_V4_DP_TXB_DEBUG_BUS_SEL				0x650
#define QSERDES_V4_DP_TXB_TRANSCEIVER_BIAS_EN			0x654
#define QSERDES_V4_DP_TXB_HIGHZ_DRVR_EN				0x658
#define QSERDES_V4_DP_TXB_TX_POL_INV				0x65c
#define QSERDES_V4_DP_TXB_PARRATE_REC_DETECT_IDLE_EN		0x660
#define QSERDES_V4_DP_TXB_BIST_PATTERN1				0x664
#define QSERDES_V4_DP_TXB_BIST_PATTERN2				0x668
#define QSERDES_V4_DP_TXB_BIST_PATTERN3				0x66c
#define QSERDES_V4_DP_TXB_BIST_PATTERN4				0x670
#define QSERDES_V4_DP_TXB_BIST_PATTERN5				0x674
#define QSERDES_V4_DP_TXB_BIST_PATTERN6				0x678
#define QSERDES_V4_DP_TXB_BIST_PATTERN7				0x67c
#define QSERDES_V4_DP_TXB_BIST_PATTERN8				0x680
#define QSERDES_V4_DP_TXB_LANE_MODE_1				0x684
#define QSERDES_V4_DP_TXB_LANE_MODE_2				0x688
#define QSERDES_V4_DP_TXB_LANE_MODE_3				0x68c
#define QSERDES_V4_DP_TXB_ATB_SEL1				0x690
#define QSERDES_V4_DP_TXB_ATB_SEL2				0x694
#define QSERDES_V4_DP_TXB_RCV_DETECT_LVL			0x698
#define QSERDES_V4_DP_TXB_RCV_DETECT_LVL_2			0x69c
#define QSERDES_V4_DP_TXB_PRBS_SEED1				0x6a0
#define QSERDES_V4_DP_TXB_PRBS_SEED2				0x6a4
#define QSERDES_V4_DP_TXB_PRBS_SEED3				0x6a8
#define QSERDES_V4_DP_TXB_PRBS_SEED4				0x6ac
#define QSERDES_V4_DP_TXB_RESET_GEN				0x6b0
#define QSERDES_V4_DP_TXB_RESET_GEN_MUXES			0x6b4
#define QSERDES_V4_DP_TXB_TRAN_DRVR_EMP_EN			0x6b8
#define QSERDES_V4_DP_TXB_TX_INTERFACE_MODE			0x6bc
#define QSERDES_V4_DP_TXB_PWM_CTRL				0x6c0
#define QSERDES_V4_DP_TXB_PWM_ENCODED_OR_DATA			0x6c4
#define QSERDES_V4_DP_TXB_PWM_GEAR_1_DIVIDER_BAND2		0x6c8
#define QSERDES_V4_DP_TXB_PWM_GEAR_2_DIVIDER_BAND2		0x6cc
#define QSERDES_V4_DP_TXB_PWM_GEAR_3_DIVIDER_BAND2		0x6d0
#define QSERDES_V4_DP_TXB_PWM_GEAR_4_DIVIDER_BAND2		0x6d4
#define QSERDES_V4_DP_TXB_PWM_GEAR_1_DIVIDER_BAND0_1		0x6d8
#define QSERDES_V4_DP_TXB_PWM_GEAR_2_DIVIDER_BAND0_1		0x6dc
#define QSERDES_V4_DP_TXB_PWM_GEAR_3_DIVIDER_BAND0_1		0x6e0
#define QSERDES_V4_DP_TXB_PWM_GEAR_4_DIVIDER_BAND0_1		0x6e4
#define QSERDES_V4_DP_TXB_VMODE_CTRL1				0x6e8
#define QSERDES_V4_DP_TXB_ALOG_OBSV_BUS_CTRL_1			0x6ec
#define QSERDES_V4_DP_TXB_BIST_STATUS				0x6f0
#define QSERDES_V4_DP_TXB_BIST_ERROR_COUNT1			0x6f4
#define QSERDES_V4_DP_TXB_BIST_ERROR_COUNT2			0x6f8
#define QSERDES_V4_DP_TXB_ALOG_OBSV_BUS_STATUS_1		0x6fc
#define QSERDES_V4_DP_TXB_LANE_DIG_CONFIG			0x700
#define QSERDES_V4_DP_TXB_PI_QEC_CTRL				0x704
#define QSERDES_V4_DP_TXB_PRE_EMPH				0x708
#define QSERDES_V4_DP_TXB_SW_RESET				0x70c
#define QSERDES_V4_DP_TXB_DIG_BKUP_CTRL				0x710
#define QSERDES_V4_DP_TXB_DEBUG_BUS0				0x714
#define QSERDES_V4_DP_TXB_DEBUG_BUS1				0x718
#define QSERDES_V4_DP_TXB_DEBUG_BUS2				0x71c
#define QSERDES_V4_DP_TXB_DEBUG_BUS3				0x720
#define QSERDES_V4_DP_TXB_READ_EQCODE				0x724
#define QSERDES_V4_DP_TXB_READ_OFFSETCODE			0x728
#define QSERDES_V4_DP_TXB_IA_ERROR_COUNTER_LOW			0x72c
#define QSERDES_V4_DP_TXB_IA_ERROR_COUNTER_HIGH			0x730
#define QSERDES_V4_DP_TXB_VGA_READ_CODE				0x734
#define QSERDES_V4_DP_TXB_VTH_READ_CODE				0x738
#define QSERDES_V4_DP_TXB_DFE_TAP1_READ_CODE			0x73c
#define QSERDES_V4_DP_TXB_DFE_TAP2_READ_CODE			0x740
#define QSERDES_V4_DP_TXB_IDAC_STATUS_I				0x744
#define QSERDES_V4_DP_TXB_IDAC_STATUS_IBAR			0x748
#define QSERDES_V4_DP_TXB_IDAC_STATUS_Q				0x74c
#define QSERDES_V4_DP_TXB_IDAC_STATUS_QBAR			0x750
#define QSERDES_V4_DP_TXB_IDAC_STATUS_A				0x754
#define QSERDES_V4_DP_TXB_IDAC_STATUS_ABAR			0x758
#define QSERDES_V4_DP_TXB_IDAC_STATUS_SM_ON			0x75c
#define QSERDES_V4_DP_TXB_IDAC_STATUS_CAL_DONE			0x760
#define QSERDES_V4_DP_TXB_IDAC_STATUS_SIGNERROR			0x764
#define QSERDES_V4_DP_TXB_DCC_CAL_STATUS			0x768
#define QSERDES_V4_DP_RXB_UCDR_FO_GAIN_HALF			0x800
#define QSERDES_V4_DP_RXB_UCDR_FO_GAIN_QUARTER			0x804
#define QSERDES_V4_DP_RXB_UCDR_FO_GAIN				0x808
#define QSERDES_V4_DP_RXB_UCDR_SO_GAIN_HALF			0x80c
#define QSERDES_V4_DP_RXB_UCDR_SO_GAIN_QUARTER			0x810
#define QSERDES_V4_DP_RXB_UCDR_SO_GAIN				0x814
#define QSERDES_V4_DP_RXB_UCDR_SVS_FO_GAIN_HALF			0x818
#define QSERDES_V4_DP_RXB_UCDR_SVS_FO_GAIN_QUARTER		0x81c
#define QSERDES_V4_DP_RXB_UCDR_SVS_FO_GAIN			0x820
#define QSERDES_V4_DP_RXB_UCDR_SVS_SO_GAIN_HALF			0x824
#define QSERDES_V4_DP_RXB_UCDR_SVS_SO_GAIN_QUARTER		0x828
#define QSERDES_V4_DP_RXB_UCDR_SVS_SO_GAIN			0x82c
#define QSERDES_V4_DP_RXB_UCDR_FASTLOCK_FO_GAIN			0x830
#define QSERDES_V4_DP_RXB_UCDR_SO_SATURATION_AND_ENABLE		0x834
#define QSERDES_V4_DP_RXB_UCDR_FO_TO_SO_DELAY			0x838
#define QSERDES_V4_DP_RXB_UCDR_FASTLOCK_COUNT_LOW		0x83c
#define QSERDES_V4_DP_RXB_UCDR_FASTLOCK_COUNT_HIGH		0x840
#define QSERDES_V4_DP_RXB_UCDR_PI_CONTROLS			0x844
#define QSERDES_V4_DP_RXB_UCDR_PI_CTRL2				0x848
#define QSERDES_V4_DP_RXB_UCDR_SB2_THRESH1			0x84c
#define QSERDES_V4_DP_RXB_UCDR_SB2_THRESH2			0x850
#define QSERDES_V4_DP_RXB_UCDR_SB2_GAIN1			0x854
#define QSERDES_V4_DP_RXB_UCDR_SB2_GAIN2			0x858
#define QSERDES_V4_DP_RXB_AUX_CONTROL				0x85c
#define QSERDES_V4_DP_RXB_AUX_DATA_TCOARSE_TFINE		0x860
#define QSERDES_V4_DP_RXB_RCLK_AUXDATA_SEL			0x864
#define QSERDES_V4_DP_RXB_AC_JTAG_ENABLE			0x868
#define QSERDES_V4_DP_RXB_AC_JTAG_INITP				0x86c
#define QSERDES_V4_DP_RXB_AC_JTAG_INITN				0x870
#define QSERDES_V4_DP_RXB_AC_JTAG_LVL				0x874
#define QSERDES_V4_DP_RXB_AC_JTAG_MODE				0x878
#define QSERDES_V4_DP_RXB_AC_JTAG_RESET				0x87c
#define QSERDES_V4_DP_RXB_RX_TERM_BW				0x880
#define QSERDES_V4_DP_RXB_RX_RCVR_IQ_EN				0x884
#define QSERDES_V4_DP_RXB_RX_IDAC_I_DC_OFFSETS			0x888
#define QSERDES_V4_DP_RXB_RX_IDAC_IBAR_DC_OFFSETS		0x88c
#define QSERDES_V4_DP_RXB_RX_IDAC_Q_DC_OFFSETS			0x890
#define QSERDES_V4_DP_RXB_RX_IDAC_QBAR_DC_OFFSETS		0x894
#define QSERDES_V4_DP_RXB_RX_IDAC_A_DC_OFFSETS			0x898
#define QSERDES_V4_DP_RXB_RX_IDAC_ABAR_DC_OFFSETS		0x89c
#define QSERDES_V4_DP_RXB_RX_IDAC_EN				0x8a0
#define QSERDES_V4_DP_RXB_RX_IDAC_ENABLES			0x8a4
#define QSERDES_V4_DP_RXB_RX_IDAC_SIGN				0x8a8
#define QSERDES_V4_DP_RXB_RX_HIGHZ_HIGHRATE			0x8ac
#define QSERDES_V4_DP_RXB_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET	0x8b0
#define QSERDES_V4_DP_RXB_DFE_1					0x8b4
#define QSERDES_V4_DP_RXB_DFE_2					0x8b8
#define QSERDES_V4_DP_RXB_DFE_3					0x8bc
#define QSERDES_V4_DP_RXB_DFE_4					0x8c0
#define QSERDES_V4_DP_RXB_TX_ADAPT_PRE_THRESH1			0x8c4
#define QSERDES_V4_DP_RXB_TX_ADAPT_PRE_THRESH2			0x8c8
#define QSERDES_V4_DP_RXB_TX_ADAPT_POST_THRESH			0x8cc
#define QSERDES_V4_DP_RXB_TX_ADAPT_MAIN_THRESH			0x8d0
#define QSERDES_V4_DP_RXB_VGA_CAL_CNTRL1			0x8d4
#define QSERDES_V4_DP_RXB_VGA_CAL_CNTRL2			0x8d8
#define QSERDES_V4_DP_RXB_GM_CAL				0x8dc
#define QSERDES_V4_DP_RXB_RX_VGA_GAIN2_LSB			0x8e0
#define QSERDES_V4_DP_RXB_RX_VGA_GAIN2_MSB			0x8e4
#define QSERDES_V4_DP_RXB_RX_EQU_ADAPTOR_CNTRL1			0x8e8
#define QSERDES_V4_DP_RXB_RX_EQU_ADAPTOR_CNTRL2			0x8ec
#define QSERDES_V4_DP_RXB_RX_EQU_ADAPTOR_CNTRL3			0x8f0
#define QSERDES_V4_DP_RXB_RX_EQU_ADAPTOR_CNTRL4			0x8f4
#define QSERDES_V4_DP_RXB_RX_IDAC_TSETTLE_LOW			0x8f8
#define QSERDES_V4_DP_RXB_RX_IDAC_TSETTLE_HIGH			0x8fc
#define QSERDES_V4_DP_RXB_RX_IDAC_MEASURE_TIME			0x900
#define QSERDES_V4_DP_RXB_RX_IDAC_ACCUMULATOR			0x904
#define QSERDES_V4_DP_RXB_RX_EQ_OFFSET_LSB			0x908
#define QSERDES_V4_DP_RXB_RX_EQ_OFFSET_MSB			0x90c
#define QSERDES_V4_DP_RXB_RX_EQ_OFFSET_ADAPTOR_CNTRL1		0x910
#define QSERDES_V4_DP_RXB_RX_OFFSET_ADAPTOR_CNTRL2		0x914
#define QSERDES_V4_DP_RXB_SIGDET_ENABLES			0x918
#define QSERDES_V4_DP_RXB_SIGDET_CNTRL				0x91c
#define QSERDES_V4_DP_RXB_SIGDET_LVL				0x920
#define QSERDES_V4_DP_RXB_SIGDET_DEGLITCH_CNTRL			0x924
#define QSERDES_V4_DP_RXB_RX_BAND				0x928
#define QSERDES_V4_DP_RXB_CDR_FREEZE_UP_DN			0x92c
#define QSERDES_V4_DP_RXB_CDR_RESET_OVERRIDE			0x930
#define QSERDES_V4_DP_RXB_RX_INTERFACE_MODE			0x934
#define QSERDES_V4_DP_RXB_JITTER_GEN_MODE			0x938
#define QSERDES_V4_DP_RXB_SJ_AMP1				0x93c
#define QSERDES_V4_DP_RXB_SJ_AMP2				0x940
#define QSERDES_V4_DP_RXB_SJ_PER1				0x944
#define QSERDES_V4_DP_RXB_SJ_PER2				0x948
#define QSERDES_V4_DP_RXB_PPM_OFFSET1				0x94c
#define QSERDES_V4_DP_RXB_PPM_OFFSET2				0x950
#define QSERDES_V4_DP_RXB_SIGN_PPM_PERIOD1			0x954
#define QSERDES_V4_DP_RXB_SIGN_PPM_PERIOD2			0x958
#define QSERDES_V4_DP_RXB_RX_PWM_ENABLE_AND_DATA		0x95c
#define QSERDES_V4_DP_RXB_RX_PWM_GEAR1_TIMEOUT_COUNT		0x960
#define QSERDES_V4_DP_RXB_RX_PWM_GEAR2_TIMEOUT_COUNT		0x964
#define QSERDES_V4_DP_RXB_RX_PWM_GEAR3_TIMEOUT_COUNT		0x968
#define QSERDES_V4_DP_RXB_RX_PWM_GEAR4_TIMEOUT_COUNT		0x96c
#define QSERDES_V4_DP_RXB_RX_MODE_00_LOW			0x970
#define QSERDES_V4_DP_RXB_RX_MODE_00_HIGH			0x974
#define QSERDES_V4_DP_RXB_RX_MODE_00_HIGH2			0x978
#define QSERDES_V4_DP_RXB_RX_MODE_00_HIGH3			0x97c
#define QSERDES_V4_DP_RXB_RX_MODE_00_HIGH4			0x980
#define QSERDES_V4_DP_RXB_RX_MODE_01_LOW			0x984
#define QSERDES_V4_DP_RXB_RX_MODE_01_HIGH			0x988
#define QSERDES_V4_DP_RXB_RX_MODE_01_HIGH2			0x98c
#define QSERDES_V4_DP_RXB_RX_MODE_01_HIGH3			0x990
#define QSERDES_V4_DP_RXB_RX_MODE_01_HIGH4			0x994
#define QSERDES_V4_DP_RXB_RX_MODE_10_LOW			0x998
#define QSERDES_V4_DP_RXB_RX_MODE_10_HIGH			0x99c
#define QSERDES_V4_DP_RXB_RX_MODE_10_HIGH2			0x9a0
#define QSERDES_V4_DP_RXB_RX_MODE_10_HIGH3			0x9a4
#define QSERDES_V4_DP_RXB_RX_MODE_10_HIGH4			0x9a8
#define QSERDES_V4_DP_RXB_PHPRE_CTRL				0x9ac
#define QSERDES_V4_DP_RXB_PHPRE_INITVAL				0x9b0
#define QSERDES_V4_DP_RXB_DFE_EN_TIMER				0x9b4
#define QSERDES_V4_DP_RXB_DFE_CTLE_POST_CAL_OFFSET		0x9b8
#define QSERDES_V4_DP_RXB_DCC_CTRL1				0x9bc
#define QSERDES_V4_DP_RXB_DCC_CTRL2				0x9c0
#define QSERDES_V4_DP_RXB_VTH_CODE				0x9c4
#define QSERDES_V4_DP_RXB_VTH_MIN_THRESH			0x9c8
#define QSERDES_V4_DP_RXB_VTH_MAX_THRESH			0x9cc
#define QSERDES_V4_DP_RXB_ALOG_OBSV_BUS_CTRL_1			0x9d0
#define QSERDES_V4_DP_RXB_PI_CTRL1				0x9d4
#define QSERDES_V4_DP_RXB_PI_CTRL2				0x9d8
#define QSERDES_V4_DP_RXB_PI_QUAD				0x9dc
#define QSERDES_V4_DP_RXB_IDATA1				0x9e0
#define QSERDES_V4_DP_RXB_IDATA2				0x9e4
#define QSERDES_V4_DP_RXB_AUX_DATA1				0x9e8
#define QSERDES_V4_DP_RXB_AUX_DATA2				0x9ec
#define QSERDES_V4_DP_RXB_AC_JTAG_OUTP				0x9f0
#define QSERDES_V4_DP_RXB_AC_JTAG_OUTN				0x9f4
#define QSERDES_V4_DP_RXB_RX_SIGDET				0x9f8
#define QSERDES_V4_DP_RXB_ALOG_OBSV_BUS_STATUS_1		0x9fc

#define QPHY_V4_DP_PCS_SW_RESET					0x000
#define QPHY_V4_DP_PCS_REVISION_ID0				0x004
#define QPHY_V4_DP_PCS_REVISION_ID1				0x008
#define QPHY_V4_DP_PCS_REVISION_ID2				0x00c
#define QPHY_V4_DP_PCS_REVISION_ID3				0x010
#define QPHY_V4_DP_PCS_PCS_STATUS1				0x014
#define QPHY_V4_DP_PCS_PCS_STATUS2				0x018
#define QPHY_V4_DP_PCS_PCS_STATUS3				0x01c
#define QPHY_V4_DP_PCS_PCS_STATUS4				0x020
#define QPHY_V4_DP_PCS_PCS_STATUS5				0x024
#define QPHY_V4_DP_PCS_PCS_STATUS6				0x028
#define QPHY_V4_DP_PCS_PCS_STATUS7				0x02c
#define QPHY_V4_DP_PCS_DEBUG_BUS_0_STATUS			0x030
#define QPHY_V4_DP_PCS_DEBUG_BUS_1_STATUS			0x034
#define QPHY_V4_DP_PCS_DEBUG_BUS_2_STATUS			0x038
#define QPHY_V4_DP_PCS_DEBUG_BUS_3_STATUS			0x03c
#define QPHY_V4_DP_PCS_POWER_DOWN_CONTROL			0x040
#define QPHY_V4_DP_PCS_START_CONTROL				0x044
#define QPHY_V4_DP_PCS_INSIG_SW_CTRL1				0x048
#define QPHY_V4_DP_PCS_INSIG_SW_CTRL2				0x04c
#define QPHY_V4_DP_PCS_INSIG_SW_CTRL3				0x050
#define QPHY_V4_DP_PCS_INSIG_SW_CTRL4				0x054
#define QPHY_V4_DP_PCS_INSIG_SW_CTRL5				0x058
#define QPHY_V4_DP_PCS_INSIG_SW_CTRL6				0x05c
#define QPHY_V4_DP_PCS_INSIG_SW_CTRL7				0x060
#define QPHY_V4_DP_PCS_INSIG_SW_CTRL8				0x064
#define QPHY_V4_DP_PCS_INSIG_MX_CTRL1				0x068
#define QPHY_V4_DP_PCS_INSIG_MX_CTRL2				0x06c
#define QPHY_V4_DP_PCS_INSIG_MX_CTRL3				0x070
#define QPHY_V4_DP_PCS_INSIG_MX_CTRL4				0x074
#define QPHY_V4_DP_PCS_INSIG_MX_CTRL5				0x078
#define QPHY_V4_DP_PCS_INSIG_MX_CTRL7				0x07c
#define QPHY_V4_DP_PCS_INSIG_MX_CTRL8				0x080
#define QPHY_V4_DP_PCS_OUTSIG_SW_CTRL1				0x084
#define QPHY_V4_DP_PCS_OUTSIG_MX_CTRL1				0x088
#define QPHY_V4_DP_PCS_CLAMP_ENABLE				0x08c
#define QPHY_V4_DP_PCS_POWER_STATE_CONFIG1			0x090
#define QPHY_V4_DP_PCS_POWER_STATE_CONFIG2			0x094
#define QPHY_V4_DP_PCS_FLL_CNTRL1				0x098
#define QPHY_V4_DP_PCS_FLL_CNTRL2				0x09c
#define QPHY_V4_DP_PCS_FLL_CNT_VAL_L				0x0a0
#define QPHY_V4_DP_PCS_FLL_CNT_VAL_H_TOL			0x0a4
#define QPHY_V4_DP_PCS_FLL_MAN_CODE				0x0a8
#define QPHY_V4_DP_PCS_TEST_CONTROL1				0x0ac
#define QPHY_V4_DP_PCS_TEST_CONTROL2				0x0b0
#define QPHY_V4_DP_PCS_TEST_CONTROL3				0x0b4
#define QPHY_V4_DP_PCS_TEST_CONTROL4				0x0b8
#define QPHY_V4_DP_PCS_TEST_CONTROL5				0x0bc
#define QPHY_V4_DP_PCS_TEST_CONTROL6				0x0c0
#define QPHY_V4_DP_PCS_LOCK_DETECT_CONFIG1			0x0c4
#define QPHY_V4_DP_PCS_LOCK_DETECT_CONFIG2			0x0c8
#define QPHY_V4_DP_PCS_LOCK_DETECT_CONFIG3			0x0cc
#define QPHY_V4_DP_PCS_LOCK_DETECT_CONFIG4			0x0d0
#define QPHY_V4_DP_PCS_LOCK_DETECT_CONFIG5			0x0d4
#define QPHY_V4_DP_PCS_LOCK_DETECT_CONFIG6			0x0d8
#define QPHY_V4_DP_PCS_REFGEN_REQ_CONFIG1			0x0dc
#define QPHY_V4_DP_PCS_REFGEN_REQ_CONFIG2			0x0e0
#define QPHY_V4_DP_PCS_REFGEN_REQ_CONFIG3			0x0e4
#define QPHY_V4_DP_PCS_BIST_CTRL				0x0e8
#define QPHY_V4_DP_PCS_PRBS_POLY0				0x0ec
#define QPHY_V4_DP_PCS_PRBS_POLY1				0x0f0
#define QPHY_V4_DP_PCS_FIXED_PAT0				0x0f4
#define QPHY_V4_DP_PCS_FIXED_PAT1				0x0f8
#define QPHY_V4_DP_PCS_FIXED_PAT2				0x0fc
#define QPHY_V4_DP_PCS_FIXED_PAT3				0x100
#define QPHY_V4_DP_PCS_FIXED_PAT4				0x104
#define QPHY_V4_DP_PCS_FIXED_PAT5				0x108
#define QPHY_V4_DP_PCS_FIXED_PAT6				0x10c
#define QPHY_V4_DP_PCS_FIXED_PAT7				0x110
#define QPHY_V4_DP_PCS_FIXED_PAT8				0x114
#define QPHY_V4_DP_PCS_FIXED_PAT9				0x118
#define QPHY_V4_DP_PCS_FIXED_PAT10				0x11c
#define QPHY_V4_DP_PCS_FIXED_PAT11				0x120
#define QPHY_V4_DP_PCS_FIXED_PAT12				0x124
#define QPHY_V4_DP_PCS_FIXED_PAT13				0x128
#define QPHY_V4_DP_PCS_FIXED_PAT14				0x12c
#define QPHY_V4_DP_PCS_FIXED_PAT15				0x130
#define QPHY_V4_DP_PCS_TXMGN_CONFIG				0x134
#define QPHY_V4_DP_PCS_G12S1_TXMGN_V0				0x138
#define QPHY_V4_DP_PCS_G12S1_TXMGN_V1				0x13c
#define QPHY_V4_DP_PCS_G12S1_TXMGN_V2				0x140
#define QPHY_V4_DP_PCS_G12S1_TXMGN_V3				0x144
#define QPHY_V4_DP_PCS_G12S1_TXMGN_V4				0x148
#define QPHY_V4_DP_PCS_G12S1_TXMGN_V0_RS			0x14c
#define QPHY_V4_DP_PCS_G12S1_TXMGN_V1_RS			0x150
#define QPHY_V4_DP_PCS_G12S1_TXMGN_V2_RS			0x154
#define QPHY_V4_DP_PCS_G12S1_TXMGN_V3_RS			0x158
#define QPHY_V4_DP_PCS_G12S1_TXMGN_V4_RS			0x15c
#define QPHY_V4_DP_PCS_G3S2_TXMGN_MAIN				0x160
#define QPHY_V4_DP_PCS_G3S2_TXMGN_MAIN_RS			0x164
#define QPHY_V4_DP_PCS_G12S1_TXDEEMPH_M6DB			0x168
#define QPHY_V4_DP_PCS_G12S1_TXDEEMPH_M3P5DB			0x16c
#define QPHY_V4_DP_PCS_G3S2_PRE_GAIN				0x170
#define QPHY_V4_DP_PCS_G3S2_POST_GAIN				0x174
#define QPHY_V4_DP_PCS_G3S2_PRE_POST_OFFSET			0x178
#define QPHY_V4_DP_PCS_G3S2_PRE_GAIN_RS				0x17c
#define QPHY_V4_DP_PCS_G3S2_POST_GAIN_RS			0x180
#define QPHY_V4_DP_PCS_G3S2_PRE_POST_OFFSET_RS			0x184
#define QPHY_V4_DP_PCS_RX_SIGDET_LVL				0x188
#define QPHY_V4_DP_PCS_RX_SIGDET_DTCT_CNTRL			0x18c
#define QPHY_V4_DP_PCS_RCVR_DTCT_DLY_P1U2_L			0x190
#define QPHY_V4_DP_PCS_RCVR_DTCT_DLY_P1U2_H			0x194
#define QPHY_V4_DP_PCS_RATE_SLEW_CNTRL1				0x198
#define QPHY_V4_DP_PCS_RATE_SLEW_CNTRL2				0x19c
#define QPHY_V4_DP_PCS_PWRUP_RESET_DLY_TIME_AUXCLK		0x1a0
#define QPHY_V4_DP_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L		0x1a4
#define QPHY_V4_DP_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H		0x1a8
#define QPHY_V4_DP_PCS_TSYNC_RSYNC_TIME				0x1ac
#define QPHY_V4_DP_PCS_CDR_RESET_TIME				0x1b0
#define QPHY_V4_DP_PCS_TSYNC_DLY_TIME				0x1b4
#define QPHY_V4_DP_PCS_ELECIDLE_DLY_SEL				0x1b8
#define QPHY_V4_DP_PCS_CMN_ACK_OUT_SEL				0x1bc
#define QPHY_V4_DP_PCS_ALIGN_DETECT_CONFIG1			0x1c0
#define QPHY_V4_DP_PCS_ALIGN_DETECT_CONFIG2			0x1c4
#define QPHY_V4_DP_PCS_ALIGN_DETECT_CONFIG3			0x1c8
#define QPHY_V4_DP_PCS_ALIGN_DETECT_CONFIG4			0x1cc
#define QPHY_V4_DP_PCS_PCS_TX_RX_CONFIG				0x1d0
#define QPHY_V4_DP_PCS_RX_IDLE_DTCT_CNTRL			0x1d4
#define QPHY_V4_DP_PCS_RX_DCC_CAL_CONFIG			0x1d8
#define QPHY_V4_DP_PCS_EQ_CONFIG1				0x1dc
#define QPHY_V4_DP_PCS_EQ_CONFIG2				0x1e0
#define QPHY_V4_DP_PCS_EQ_CONFIG3				0x1e4
#define QPHY_V4_DP_PCS_EQ_CONFIG4				0x1e8
#define QPHY_V4_DP_PCS_EQ_CONFIG5				0x1ec
#define QPHY_V4_DP_PCS_USB3_POWER_STATE_CONFIG1			0x300
#define QPHY_V4_DP_PCS_USB3_AUTONOMOUS_MODE_STATUS		0x304
#define QPHY_V4_DP_PCS_USB3_AUTONOMOUS_MODE_CTRL		0x308
#define QPHY_V4_DP_PCS_USB3_AUTONOMOUS_MODE_CTRL2		0x30c
#define QPHY_V4_DP_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS	0x310
#define QPHY_V4_DP_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR		0x314
#define QPHY_V4_DP_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL		0x318
#define QPHY_V4_DP_PCS_USB3_LFPS_TX_ECSTART			0x31c
#define QPHY_V4_DP_PCS_USB3_LFPS_PER_TIMER_VAL			0x320
#define QPHY_V4_DP_PCS_USB3_LFPS_TX_END_CNT_U3_START		0x324
#define QPHY_V4_DP_PCS_USB3_RXEQTRAINING_LOCK_TIME		0x328
#define QPHY_V4_DP_PCS_USB3_RXEQTRAINING_WAIT_TIME		0x32c
#define QPHY_V4_DP_PCS_USB3_RXEQTRAINING_CTLE_TIME		0x330
#define QPHY_V4_DP_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2		0x334
#define QPHY_V4_DP_PCS_USB3_RXEQTRAINING_DFE_TIME_S2		0x338
#define QPHY_V4_DP_PCS_USB3_RCVR_DTCT_DLY_U3_L			0x33c
#define QPHY_V4_DP_PCS_USB3_RCVR_DTCT_DLY_U3_H			0x340
#define QPHY_V4_DP_PCS_USB3_ARCVR_DTCT_EN_PERIOD		0x344
#define QPHY_V4_DP_PCS_USB3_ARCVR_DTCT_CM_DLY			0x348
#define QPHY_V4_DP_PCS_USB3_TXONESZEROS_RUN_LENGTH		0x34c
#define QPHY_V4_DP_PCS_USB3_ALFPS_DEGLITCH_VAL			0x350
#define QPHY_V4_DP_PCS_USB3_SIGDET_STARTUP_TIMER_VAL		0x354
#define QPHY_V4_DP_PCS_USB3_TEST_CONTROL			0x358

#define QSERDES_V4_COM_ATB_SEL1					0x000
#define QSERDES_V4_COM_ATB_SEL2					0x004
#define QSERDES_V4_COM_FREQ_UPDATE				0x008
#define QSERDES_V4_COM_BG_TIMER					0x00c
#define QSERDES_V4_COM_SSC_EN_CENTER				0x010
#define QSERDES_V4_COM_SSC_ADJ_PER1				0x014
#define QSERDES_V4_COM_SSC_ADJ_PER2				0x018
#define QSERDES_V4_COM_SSC_PER1					0x01c
#define QSERDES_V4_COM_SSC_PER2					0x020
#define QSERDES_V4_COM_SSC_STEP_SIZE1_MODE0			0x024
#define QSERDES_V4_COM_SSC_STEP_SIZE2_MODE0			0x028
#define QSERDES_V4_COM_SSC_STEP_SIZE3_MODE0			0x02c
#define QSERDES_V4_COM_SSC_STEP_SIZE1_MODE1			0x030
#define QSERDES_V4_COM_SSC_STEP_SIZE2_MODE1			0x034
#define QSERDES_V4_COM_SSC_STEP_SIZE3_MODE1			0x038
#define QSERDES_V4_COM_POST_DIV					0x03c
#define QSERDES_V4_COM_POST_DIV_MUX				0x040
#define QSERDES_V4_COM_BIAS_EN_CLKBUFLR_EN			0x044
#define QSERDES_V4_COM_CLK_ENABLE1				0x048
#define QSERDES_V4_COM_SYS_CLK_CTRL				0x04c
#define QSERDES_V4_COM_SYSCLK_BUF_ENABLE			0x050
#define QSERDES_V4_COM_PLL_EN					0x054
#define QSERDES_V4_COM_PLL_IVCO					0x058
#define QSERDES_V4_COM_CMN_IETRIM				0x05c
#define QSERDES_V4_COM_CMN_IPTRIM				0x060
#define QSERDES_V4_COM_EP_CLOCK_DETECT_CTRL			0x064
#define QSERDES_V4_COM_SYSCLK_DET_COMP_STATUS			0x068
#define QSERDES_V4_COM_CLK_EP_DIV_MODE0				0x06c
#define QSERDES_V4_COM_CLK_EP_DIV_MODE1				0x070
#define QSERDES_V4_COM_CP_CTRL_MODE0				0x074
#define QSERDES_V4_COM_CP_CTRL_MODE1				0x078
#define QSERDES_V4_COM_PLL_RCTRL_MODE0				0x07c
#define QSERDES_V4_COM_PLL_RCTRL_MODE1				0x080
#define QSERDES_V4_COM_PLL_CCTRL_MODE0				0x084
#define QSERDES_V4_COM_PLL_CCTRL_MODE1				0x088
#define QSERDES_V4_COM_PLL_CNTRL				0x08c
#define QSERDES_V4_COM_BIAS_EN_CTRL_BY_PSM			0x090
#define QSERDES_V4_COM_SYSCLK_EN_SEL				0x094
#define QSERDES_V4_COM_CML_SYSCLK_SEL				0x098
#define QSERDES_V4_COM_RESETSM_CNTRL				0x09c
#define QSERDES_V4_COM_RESETSM_CNTRL2				0x0a0
#define QSERDES_V4_COM_LOCK_CMP_EN				0x0a4
#define QSERDES_V4_COM_LOCK_CMP_CFG				0x0a8
#define QSERDES_V4_COM_LOCK_CMP1_MODE0				0x0ac
#define QSERDES_V4_COM_LOCK_CMP2_MODE0				0x0b0
#define QSERDES_V4_COM_LOCK_CMP1_MODE1				0x0b4
#define QSERDES_V4_COM_LOCK_CMP2_MODE1				0x0b8
#define QSERDES_V4_COM_DEC_START_MODE0				0x0bc
#define QSERDES_V4_COM_DEC_START_MSB_MODE0			0x0c0
#define QSERDES_V4_COM_DEC_START_MODE1				0x0c4
#define QSERDES_V4_COM_DEC_START_MSB_MODE1			0x0c8
#define QSERDES_V4_COM_DIV_FRAC_START1_MODE0			0x0cc
#define QSERDES_V4_COM_DIV_FRAC_START2_MODE0			0x0d0
#define QSERDES_V4_COM_DIV_FRAC_START3_MODE0			0x0d4
#define QSERDES_V4_COM_DIV_FRAC_START1_MODE1			0x0d8
#define QSERDES_V4_COM_DIV_FRAC_START2_MODE1			0x0dc
#define QSERDES_V4_COM_DIV_FRAC_START3_MODE1			0x0e0
#define QSERDES_V4_COM_INTEGLOOP_INITVAL			0x0e4
#define QSERDES_V4_COM_INTEGLOOP_EN				0x0e8
#define QSERDES_V4_COM_INTEGLOOP_GAIN0_MODE0			0x0ec
#define QSERDES_V4_COM_INTEGLOOP_GAIN1_MODE0			0x0f0
#define QSERDES_V4_COM_INTEGLOOP_GAIN0_MODE1			0x0f4
#define QSERDES_V4_COM_INTEGLOOP_GAIN1_MODE1			0x0f8
#define QSERDES_V4_COM_INTEGLOOP_P_PATH_GAIN0			0x0fc
#define QSERDES_V4_COM_INTEGLOOP_P_PATH_GAIN1			0x100
#define QSERDES_V4_COM_VCOCAL_DEADMAN_CTRL			0x104
#define QSERDES_V4_COM_VCO_TUNE_CTRL				0x108
#define QSERDES_V4_COM_VCO_TUNE_MAP				0x10c
#define QSERDES_V4_COM_VCO_TUNE1_MODE0				0x110
#define QSERDES_V4_COM_VCO_TUNE2_MODE0				0x114
#define QSERDES_V4_COM_VCO_TUNE1_MODE1				0x118
#define QSERDES_V4_COM_VCO_TUNE2_MODE1				0x11c
#define QSERDES_V4_COM_VCO_TUNE_INITVAL1			0x120
#define QSERDES_V4_COM_VCO_TUNE_INITVAL2			0x124
#define QSERDES_V4_COM_VCO_TUNE_MINVAL1				0x128
#define QSERDES_V4_COM_VCO_TUNE_MINVAL2				0x12c
#define QSERDES_V4_COM_VCO_TUNE_MAXVAL1				0x130
#define QSERDES_V4_COM_VCO_TUNE_MAXVAL2				0x134
#define QSERDES_V4_COM_VCO_TUNE_TIMER1				0x138
#define QSERDES_V4_COM_VCO_TUNE_TIMER2				0x13c
#define QSERDES_V4_COM_CMN_STATUS				0x140
#define QSERDES_V4_COM_RESET_SM_STATUS				0x144
#define QSERDES_V4_COM_RESTRIM_CODE_STATUS			0x148
#define QSERDES_V4_COM_PLLCAL_CODE1_STATUS			0x14c
#define QSERDES_V4_COM_PLLCAL_CODE2_STATUS			0x150
#define QSERDES_V4_COM_CLK_SELECT				0x154
#define QSERDES_V4_COM_HSCLK_SEL				0x158
#define QSERDES_V4_COM_HSCLK_HS_SWITCH_SEL			0x15c
#define QSERDES_V4_COM_INTEGLOOP_BINCODE_STATUS			0x160
#define QSERDES_V4_COM_PLL_ANALOG				0x164
#define QSERDES_V4_COM_CORECLK_DIV_MODE0			0x168
#define QSERDES_V4_COM_CORECLK_DIV_MODE1			0x16c
#define QSERDES_V4_COM_SW_RESET					0x170
#define QSERDES_V4_COM_CORE_CLK_EN				0x174
#define QSERDES_V4_COM_C_READY_STATUS				0x178
#define QSERDES_V4_COM_CMN_CONFIG				0x17c
#define QSERDES_V4_COM_CMN_RATE_OVERRIDE			0x180
#define QSERDES_V4_COM_SVS_MODE_CLK_SEL				0x184
#define QSERDES_V4_COM_DEBUG_BUS0				0x188
#define QSERDES_V4_COM_DEBUG_BUS1				0x18c
#define QSERDES_V4_COM_DEBUG_BUS2				0x190
#define QSERDES_V4_COM_DEBUG_BUS3				0x194
#define QSERDES_V4_COM_DEBUG_BUS_SEL				0x198
#define QSERDES_V4_COM_CMN_MISC1				0x19c
#define QSERDES_V4_COM_CMN_MISC2				0x1a0
#define QSERDES_V4_COM_CMN_MODE					0x1a4
#define QSERDES_V4_COM_VCO_DC_LEVEL_CTRL			0x1a8
#define QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE0		0x1ac
#define QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE0		0x1b0
#define QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE1		0x1b4
#define QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE1		0x1b8
#define QSERDES_V4_COM_BIN_VCOCAL_HSCLK_SEL			0x1bc
#define QSERDES_V4_TX_BIST_MODE_LANENO				0x000
#define QSERDES_V4_TX_BIST_INVERT				0x004
#define QSERDES_V4_TX_CLKBUF_ENABLE				0x008
#define QSERDES_V4_TX_TX_EMP_POST1_LVL				0x00c
#define QSERDES_V4_TX_TX_IDLE_LVL_LARGE_AMP			0x010
#define QSERDES_V4_TX_TX_DRV_LVL				0x014
#define QSERDES_V4_TX_TX_DRV_LVL_OFFSET				0x018
#define QSERDES_V4_TX_RESET_TSYNC_EN				0x01c
#define QSERDES_V4_TX_PRE_STALL_LDO_BOOST_EN			0x020
#define QSERDES_V4_TX_TX_BAND					0x024
#define QSERDES_V4_TX_SLEW_CNTL					0x028
#define QSERDES_V4_TX_INTERFACE_SELECT				0x02c
#define QSERDES_V4_TX_LPB_EN					0x030
#define QSERDES_V4_TX_RES_CODE_LANE_TX				0x034
#define QSERDES_V4_TX_RES_CODE_LANE_RX				0x038
#define QSERDES_V4_TX_RES_CODE_LANE_OFFSET_TX			0x03c
#define QSERDES_V4_TX_RES_CODE_LANE_OFFSET_RX			0x040
#define QSERDES_V4_TX_PERL_LENGTH1				0x044
#define QSERDES_V4_TX_PERL_LENGTH2				0x048
#define QSERDES_V4_TX_SERDES_BYP_EN_OUT				0x04c
#define QSERDES_V4_TX_DEBUG_BUS_SEL				0x050
#define QSERDES_V4_TX_TRANSCEIVER_BIAS_EN			0x054
#define QSERDES_V4_TX_HIGHZ_DRVR_EN				0x058
#define QSERDES_V4_TX_TX_POL_INV				0x05c
#define QSERDES_V4_TX_PARRATE_REC_DETECT_IDLE_EN		0x060
#define QSERDES_V4_TX_BIST_PATTERN1				0x064
#define QSERDES_V4_TX_BIST_PATTERN2				0x068
#define QSERDES_V4_TX_BIST_PATTERN3				0x06c
#define QSERDES_V4_TX_BIST_PATTERN4				0x070
#define QSERDES_V4_TX_BIST_PATTERN5				0x074
#define QSERDES_V4_TX_BIST_PATTERN6				0x078
#define QSERDES_V4_TX_BIST_PATTERN7				0x07c
#define QSERDES_V4_TX_BIST_PATTERN8				0x080
#define QSERDES_V4_TX_LANE_MODE_1				0x084
#define QSERDES_V4_TX_LANE_MODE_2				0x088
#define QSERDES_V4_TX_LANE_MODE_3				0x08c
#define QSERDES_V4_TX_ATB_SEL1					0x090
#define QSERDES_V4_TX_ATB_SEL2					0x094
#define QSERDES_V4_TX_RCV_DETECT_LVL				0x098
#define QSERDES_V4_TX_RCV_DETECT_LVL_2				0x09c
#define QSERDES_V4_TX_PRBS_SEED1				0x0a0
#define QSERDES_V4_TX_PRBS_SEED2				0x0a4
#define QSERDES_V4_TX_PRBS_SEED3				0x0a8
#define QSERDES_V4_TX_PRBS_SEED4				0x0ac
#define QSERDES_V4_TX_RESET_GEN					0x0b0
#define QSERDES_V4_TX_RESET_GEN_MUXES				0x0b4
#define QSERDES_V4_TX_TRAN_DRVR_EMP_EN				0x0b8
#define QSERDES_V4_TX_TX_INTERFACE_MODE				0x0bc
#define QSERDES_V4_TX_PWM_CTRL					0x0c0
#define QSERDES_V4_TX_PWM_ENCODED_OR_DATA			0x0c4
#define QSERDES_V4_TX_PWM_GEAR_1_DIVIDER_BAND2			0x0c8
#define QSERDES_V4_TX_PWM_GEAR_2_DIVIDER_BAND2			0x0cc
#define QSERDES_V4_TX_PWM_GEAR_3_DIVIDER_BAND2			0x0d0
#define QSERDES_V4_TX_PWM_GEAR_4_DIVIDER_BAND2			0x0d4
#define QSERDES_V4_TX_PWM_GEAR_1_DIVIDER_BAND0_1		0x0d8
#define QSERDES_V4_TX_PWM_GEAR_2_DIVIDER_BAND0_1		0x0dc
#define QSERDES_V4_TX_PWM_GEAR_3_DIVIDER_BAND0_1		0x0e0
#define QSERDES_V4_TX_PWM_GEAR_4_DIVIDER_BAND0_1		0x0e4
#define QSERDES_V4_TX_VMODE_CTRL1				0x0e8
#define QSERDES_V4_TX_ALOG_OBSV_BUS_CTRL_1			0x0ec
#define QSERDES_V4_TX_BIST_STATUS				0x0f0
#define QSERDES_V4_TX_BIST_ERROR_COUNT1				0x0f4
#define QSERDES_V4_TX_BIST_ERROR_COUNT2				0x0f8
#define QSERDES_V4_TX_ALOG_OBSV_BUS_STATUS_1			0x0fc
#define QSERDES_V4_TX_LANE_DIG_CONFIG				0x100
#define QSERDES_V4_TX_PI_QEC_CTRL				0x104
#define QSERDES_V4_TX_PRE_EMPH					0x108
#define QSERDES_V4_TX_SW_RESET					0x10c
#define QSERDES_V4_TX_DIG_BKUP_CTRL				0x110
#define QSERDES_V4_TX_DEBUG_BUS0				0x114
#define QSERDES_V4_TX_DEBUG_BUS1				0x118
#define QSERDES_V4_TX_DEBUG_BUS2				0x11c
#define QSERDES_V4_TX_DEBUG_BUS3				0x120
#define QSERDES_V4_TX_READ_EQCODE				0x124
#define QSERDES_V4_TX_READ_OFFSETCODE				0x128
#define QSERDES_V4_TX_IA_ERROR_COUNTER_LOW			0x12c
#define QSERDES_V4_TX_IA_ERROR_COUNTER_HIGH			0x130
#define QSERDES_V4_TX_VGA_READ_CODE				0x134
#define QSERDES_V4_TX_VTH_READ_CODE				0x138
#define QSERDES_V4_TX_DFE_TAP1_READ_CODE			0x13c
#define QSERDES_V4_TX_DFE_TAP2_READ_CODE			0x140
#define QSERDES_V4_TX_IDAC_STATUS_I				0x144
#define QSERDES_V4_TX_IDAC_STATUS_IBAR				0x148
#define QSERDES_V4_TX_IDAC_STATUS_Q				0x14c
#define QSERDES_V4_TX_IDAC_STATUS_QBAR				0x150
#define QSERDES_V4_TX_IDAC_STATUS_A				0x154
#define QSERDES_V4_TX_IDAC_STATUS_ABAR				0x158
#define QSERDES_V4_TX_IDAC_STATUS_SM_ON				0x15c
#define QSERDES_V4_TX_IDAC_STATUS_CAL_DONE			0x160
#define QSERDES_V4_TX_IDAC_STATUS_SIGNERROR			0x164
#define QSERDES_V4_TX_DCC_CAL_STATUS				0x168
#define QSERDES_V4_RX_UCDR_FO_GAIN_HALF				0x000
#define QSERDES_V4_RX_UCDR_FO_GAIN_QUARTER			0x004
#define QSERDES_V4_RX_UCDR_FO_GAIN				0x008
#define QSERDES_V4_RX_UCDR_SO_GAIN_HALF				0x00c
#define QSERDES_V4_RX_UCDR_SO_GAIN_QUARTER			0x010
#define QSERDES_V4_RX_UCDR_SO_GAIN				0x014
#define QSERDES_V4_RX_UCDR_SVS_FO_GAIN_HALF			0x018
#define QSERDES_V4_RX_UCDR_SVS_FO_GAIN_QUARTER			0x01c
#define QSERDES_V4_RX_UCDR_SVS_FO_GAIN				0x020
#define QSERDES_V4_RX_UCDR_SVS_SO_GAIN_HALF			0x024
#define QSERDES_V4_RX_UCDR_SVS_SO_GAIN_QUARTER			0x028
#define QSERDES_V4_RX_UCDR_SVS_SO_GAIN				0x02c
#define QSERDES_V4_RX_UCDR_FASTLOCK_FO_GAIN			0x030
#define QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLE		0x034
#define QSERDES_V4_RX_UCDR_FO_TO_SO_DELAY			0x038
#define QSERDES_V4_RX_UCDR_FASTLOCK_COUNT_LOW			0x03c
#define QSERDES_V4_RX_UCDR_FASTLOCK_COUNT_HIGH			0x040
#define QSERDES_V4_RX_UCDR_PI_CONTROLS				0x044
#define QSERDES_V4_RX_UCDR_PI_CTRL2				0x048
#define QSERDES_V4_RX_UCDR_SB2_THRESH1				0x04c
#define QSERDES_V4_RX_UCDR_SB2_THRESH2				0x050
#define QSERDES_V4_RX_UCDR_SB2_GAIN1				0x054
#define QSERDES_V4_RX_UCDR_SB2_GAIN2				0x058
#define QSERDES_V4_RX_AUX_CONTROL				0x05c
#define QSERDES_V4_RX_AUX_DATA_TCOARSE_TFINE			0x060
#define QSERDES_V4_RX_RCLK_AUXDATA_SEL				0x064
#define QSERDES_V4_RX_AC_JTAG_ENABLE				0x068
#define QSERDES_V4_RX_AC_JTAG_INITP				0x06c
#define QSERDES_V4_RX_AC_JTAG_INITN				0x070
#define QSERDES_V4_RX_AC_JTAG_LVL				0x074
#define QSERDES_V4_RX_AC_JTAG_MODE				0x078
#define QSERDES_V4_RX_AC_JTAG_RESET				0x07c
#define QSERDES_V4_RX_RX_TERM_BW				0x080
#define QSERDES_V4_RX_RX_RCVR_IQ_EN				0x084
#define QSERDES_V4_RX_RX_IDAC_I_DC_OFFSETS			0x088
#define QSERDES_V4_RX_RX_IDAC_IBAR_DC_OFFSETS			0x08c
#define QSERDES_V4_RX_RX_IDAC_Q_DC_OFFSETS			0x090
#define QSERDES_V4_RX_RX_IDAC_QBAR_DC_OFFSETS			0x094
#define QSERDES_V4_RX_RX_IDAC_A_DC_OFFSETS			0x098
#define QSERDES_V4_RX_RX_IDAC_ABAR_DC_OFFSETS			0x09c
#define QSERDES_V4_RX_RX_IDAC_EN				0x0a0
#define QSERDES_V4_RX_RX_IDAC_ENABLES				0x0a4
#define QSERDES_V4_RX_RX_IDAC_SIGN				0x0a8
#define QSERDES_V4_RX_RX_HIGHZ_HIGHRATE				0x0ac
#define QSERDES_V4_RX_RX_TERM_AC_BYPASS_DC_COUPLE_OFFSET	0x0b0
#define QSERDES_V4_RX_DFE_1					0x0b4
#define QSERDES_V4_RX_DFE_2					0x0b8
#define QSERDES_V4_RX_DFE_3					0x0bc
#define QSERDES_V4_RX_DFE_4					0x0c0
#define QSERDES_V4_RX_TX_ADAPT_PRE_THRESH1			0x0c4
#define QSERDES_V4_RX_TX_ADAPT_PRE_THRESH2			0x0c8
#define QSERDES_V4_RX_TX_ADAPT_POST_THRESH			0x0cc
#define QSERDES_V4_RX_TX_ADAPT_MAIN_THRESH			0x0d0
#define QSERDES_V4_RX_VGA_CAL_CNTRL1				0x0d4
#define QSERDES_V4_RX_VGA_CAL_CNTRL2				0x0d8
#define QSERDES_V4_RX_GM_CAL					0x0dc
#define QSERDES_V4_RX_RX_VGA_GAIN2_LSB				0x0e0
#define QSERDES_V4_RX_RX_VGA_GAIN2_MSB				0x0e4
#define QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL1			0x0e8
#define QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2			0x0ec
#define QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3			0x0f0
#define QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4			0x0f4
#define QSERDES_V4_RX_RX_IDAC_TSETTLE_LOW			0x0f8
#define QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGH			0x0fc
#define QSERDES_V4_RX_RX_IDAC_MEASURE_TIME			0x100
#define QSERDES_V4_RX_RX_IDAC_ACCUMULATOR			0x104
#define QSERDES_V4_RX_RX_EQ_OFFSET_LSB				0x108
#define QSERDES_V4_RX_RX_EQ_OFFSET_MSB				0x10c
#define QSERDES_V4_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1		0x110
#define QSERDES_V4_RX_RX_OFFSET_ADAPTOR_CNTRL2			0x114
#define QSERDES_V4_RX_SIGDET_ENABLES				0x118
#define QSERDES_V4_RX_SIGDET_CNTRL				0x11c
#define QSERDES_V4_RX_SIGDET_LVL				0x120
#define QSERDES_V4_RX_SIGDET_DEGLITCH_CNTRL			0x124
#define QSERDES_V4_RX_RX_BAND					0x128
#define QSERDES_V4_RX_CDR_FREEZE_UP_DN				0x12c
#define QSERDES_V4_RX_CDR_RESET_OVERRIDE			0x130
#define QSERDES_V4_RX_RX_INTERFACE_MODE				0x134
#define QSERDES_V4_RX_JITTER_GEN_MODE				0x138
#define QSERDES_V4_RX_SJ_AMP1					0x13c
#define QSERDES_V4_RX_SJ_AMP2					0x140
#define QSERDES_V4_RX_SJ_PER1					0x144
#define QSERDES_V4_RX_SJ_PER2					0x148
#define QSERDES_V4_RX_PPM_OFFSET1				0x14c
#define QSERDES_V4_RX_PPM_OFFSET2				0x150
#define QSERDES_V4_RX_SIGN_PPM_PERIOD1				0x154
#define QSERDES_V4_RX_SIGN_PPM_PERIOD2				0x158
#define QSERDES_V4_RX_RX_PWM_ENABLE_AND_DATA			0x15c
#define QSERDES_V4_RX_RX_PWM_GEAR1_TIMEOUT_COUNT		0x160
#define QSERDES_V4_RX_RX_PWM_GEAR2_TIMEOUT_COUNT		0x164
#define QSERDES_V4_RX_RX_PWM_GEAR3_TIMEOUT_COUNT		0x168
#define QSERDES_V4_RX_RX_PWM_GEAR4_TIMEOUT_COUNT		0x16c
#define QSERDES_V4_RX_RX_MODE_00_LOW				0x170
#define QSERDES_V4_RX_RX_MODE_00_HIGH				0x174
#define QSERDES_V4_RX_RX_MODE_00_HIGH2				0x178
#define QSERDES_V4_RX_RX_MODE_00_HIGH3				0x17c
#define QSERDES_V4_RX_RX_MODE_00_HIGH4				0x180
#define QSERDES_V4_RX_RX_MODE_01_LOW				0x184
#define QSERDES_V4_RX_RX_MODE_01_HIGH				0x188
#define QSERDES_V4_RX_RX_MODE_01_HIGH2				0x18c
#define QSERDES_V4_RX_RX_MODE_01_HIGH3				0x190
#define QSERDES_V4_RX_RX_MODE_01_HIGH4				0x194
#define QSERDES_V4_RX_RX_MODE_10_LOW				0x198
#define QSERDES_V4_RX_RX_MODE_10_HIGH				0x19c
#define QSERDES_V4_RX_RX_MODE_10_HIGH2				0x1a0
#define QSERDES_V4_RX_RX_MODE_10_HIGH3				0x1a4
#define QSERDES_V4_RX_RX_MODE_10_HIGH4				0x1a8
#define QSERDES_V4_RX_PHPRE_CTRL				0x1ac
#define QSERDES_V4_RX_PHPRE_INITVAL				0x1b0
#define QSERDES_V4_RX_DFE_EN_TIMER				0x1b4
#define QSERDES_V4_RX_DFE_CTLE_POST_CAL_OFFSET			0x1b8
#define QSERDES_V4_RX_DCC_CTRL1					0x1bc
#define QSERDES_V4_RX_DCC_CTRL2					0x1c0
#define QSERDES_V4_RX_VTH_CODE					0x1c4
#define QSERDES_V4_RX_VTH_MIN_THRESH				0x1c8
#define QSERDES_V4_RX_VTH_MAX_THRESH				0x1cc
#define QSERDES_V4_RX_ALOG_OBSV_BUS_CTRL_1			0x1d0
#define QSERDES_V4_RX_PI_CTRL1					0x1d4
#define QSERDES_V4_RX_PI_CTRL2					0x1d8
#define QSERDES_V4_RX_PI_QUAD					0x1dc
#define QSERDES_V4_RX_IDATA1					0x1e0
#define QSERDES_V4_RX_IDATA2					0x1e4
#define QSERDES_V4_RX_AUX_DATA1					0x1e8
#define QSERDES_V4_RX_AUX_DATA2					0x1ec
#define QSERDES_V4_RX_AC_JTAG_OUTP				0x1f0
#define QSERDES_V4_RX_AC_JTAG_OUTN				0x1f4
#define QSERDES_V4_RX_RX_SIGDET					0x1f8
#define QSERDES_V4_RX_ALOG_OBSV_BUS_STATUS_1			0x1fc

#define QPHY_V4_PCS_SW_RESET					0x000
#define QPHY_V4_PCS_REVISION_ID0				0x004
#define QPHY_V4_PCS_REVISION_ID1				0x008
#define QPHY_V4_PCS_REVISION_ID2				0x00c
#define QPHY_V4_PCS_REVISION_ID3				0x010
#define QPHY_V4_PCS_PCS_STATUS1					0x014
#define QPHY_V4_PCS_PCS_STATUS2					0x018
#define QPHY_V4_PCS_PCS_STATUS3					0x01c
#define QPHY_V4_PCS_PCS_STATUS4					0x020
#define QPHY_V4_PCS_PCS_STATUS5					0x024
#define QPHY_V4_PCS_PCS_STATUS6					0x028
#define QPHY_V4_PCS_PCS_STATUS7					0x02c
#define QPHY_V4_PCS_DEBUG_BUS_0_STATUS				0x030
#define QPHY_V4_PCS_DEBUG_BUS_1_STATUS				0x034
#define QPHY_V4_PCS_DEBUG_BUS_2_STATUS				0x038
#define QPHY_V4_PCS_DEBUG_BUS_3_STATUS				0x03c
#define QPHY_V4_PCS_POWER_DOWN_CONTROL				0x040
#define QPHY_V4_PCS_START_CONTROL				0x044
#define QPHY_V4_PCS_INSIG_SW_CTRL1				0x048
#define QPHY_V4_PCS_INSIG_SW_CTRL2				0x04c
#define QPHY_V4_PCS_INSIG_SW_CTRL3				0x050
#define QPHY_V4_PCS_INSIG_SW_CTRL4				0x054
#define QPHY_V4_PCS_INSIG_SW_CTRL5				0x058
#define QPHY_V4_PCS_INSIG_SW_CTRL6				0x05c
#define QPHY_V4_PCS_INSIG_SW_CTRL7				0x060
#define QPHY_V4_PCS_INSIG_SW_CTRL8				0x064
#define QPHY_V4_PCS_INSIG_MX_CTRL1				0x068
#define QPHY_V4_PCS_INSIG_MX_CTRL2				0x06c
#define QPHY_V4_PCS_INSIG_MX_CTRL3				0x070
#define QPHY_V4_PCS_INSIG_MX_CTRL4				0x074
#define QPHY_V4_PCS_INSIG_MX_CTRL5				0x078
#define QPHY_V4_PCS_INSIG_MX_CTRL7				0x07c
#define QPHY_V4_PCS_INSIG_MX_CTRL8				0x080
#define QPHY_V4_PCS_OUTSIG_SW_CTRL1				0x084
#define QPHY_V4_PCS_OUTSIG_MX_CTRL1				0x088
#define QPHY_V4_PCS_CLAMP_ENABLE				0x08c
#define QPHY_V4_PCS_POWER_STATE_CONFIG1				0x090
#define QPHY_V4_PCS_POWER_STATE_CONFIG2				0x094
#define QPHY_V4_PCS_FLL_CNTRL1					0x098
#define QPHY_V4_PCS_FLL_CNTRL2					0x09c
#define QPHY_V4_PCS_FLL_CNT_VAL_L				0x0a0
#define QPHY_V4_PCS_FLL_CNT_VAL_H_TOL				0x0a4
#define QPHY_V4_PCS_FLL_MAN_CODE				0x0a8
#define QPHY_V4_PCS_TEST_CONTROL1				0x0ac
#define QPHY_V4_PCS_TEST_CONTROL2				0x0b0
#define QPHY_V4_PCS_TEST_CONTROL3				0x0b4
#define QPHY_V4_PCS_TEST_CONTROL4				0x0b8
#define QPHY_V4_PCS_TEST_CONTROL5				0x0bc
#define QPHY_V4_PCS_TEST_CONTROL6				0x0c0
#define QPHY_V4_PCS_LOCK_DETECT_CONFIG1				0x0c4
#define QPHY_V4_PCS_LOCK_DETECT_CONFIG2				0x0c8
#define QPHY_V4_PCS_LOCK_DETECT_CONFIG3				0x0cc
#define QPHY_V4_PCS_LOCK_DETECT_CONFIG4				0x0d0
#define QPHY_V4_PCS_LOCK_DETECT_CONFIG5				0x0d4
#define QPHY_V4_PCS_LOCK_DETECT_CONFIG6				0x0d8
#define QPHY_V4_PCS_REFGEN_REQ_CONFIG1				0x0dc
#define QPHY_V4_PCS_REFGEN_REQ_CONFIG2				0x0e0
#define QPHY_V4_PCS_REFGEN_REQ_CONFIG3				0x0e4
#define QPHY_V4_PCS_BIST_CTRL					0x0e8
#define QPHY_V4_PCS_PRBS_POLY0					0x0ec
#define QPHY_V4_PCS_PRBS_POLY1					0x0f0
#define QPHY_V4_PCS_FIXED_PAT0					0x0f4
#define QPHY_V4_PCS_FIXED_PAT1					0x0f8
#define QPHY_V4_PCS_FIXED_PAT2					0x0fc
#define QPHY_V4_PCS_FIXED_PAT3					0x100
#define QPHY_V4_PCS_FIXED_PAT4					0x104
#define QPHY_V4_PCS_FIXED_PAT5					0x108
#define QPHY_V4_PCS_FIXED_PAT6					0x10c
#define QPHY_V4_PCS_FIXED_PAT7					0x110
#define QPHY_V4_PCS_FIXED_PAT8					0x114
#define QPHY_V4_PCS_FIXED_PAT9					0x118
#define QPHY_V4_PCS_FIXED_PAT10					0x11c
#define QPHY_V4_PCS_FIXED_PAT11					0x120
#define QPHY_V4_PCS_FIXED_PAT12					0x124
#define QPHY_V4_PCS_FIXED_PAT13					0x128
#define QPHY_V4_PCS_FIXED_PAT14					0x12c
#define QPHY_V4_PCS_FIXED_PAT15					0x130
#define QPHY_V4_PCS_TXMGN_CONFIG				0x134
#define QPHY_V4_PCS_G12S1_TXMGN_V0				0x138
#define QPHY_V4_PCS_G12S1_TXMGN_V1				0x13c
#define QPHY_V4_PCS_G12S1_TXMGN_V2				0x140
#define QPHY_V4_PCS_G12S1_TXMGN_V3				0x144
#define QPHY_V4_PCS_G12S1_TXMGN_V4				0x148
#define QPHY_V4_PCS_G12S1_TXMGN_V0_RS				0x14c
#define QPHY_V4_PCS_G12S1_TXMGN_V1_RS				0x150
#define QPHY_V4_PCS_G12S1_TXMGN_V2_RS				0x154
#define QPHY_V4_PCS_G12S1_TXMGN_V3_RS				0x158
#define QPHY_V4_PCS_G12S1_TXMGN_V4_RS				0x15c
#define QPHY_V4_PCS_G3S2_TXMGN_MAIN				0x160
#define QPHY_V4_PCS_G3S2_TXMGN_MAIN_RS				0x164
#define QPHY_V4_PCS_G12S1_TXDEEMPH_M6DB				0x168
#define QPHY_V4_PCS_G12S1_TXDEEMPH_M3P5DB			0x16c
#define QPHY_V4_PCS_G3S2_PRE_GAIN				0x170
#define QPHY_V4_PCS_G3S2_POST_GAIN				0x174
#define QPHY_V4_PCS_G3S2_PRE_POST_OFFSET			0x178
#define QPHY_V4_PCS_G3S2_PRE_GAIN_RS				0x17c
#define QPHY_V4_PCS_G3S2_POST_GAIN_RS				0x180
#define QPHY_V4_PCS_G3S2_PRE_POST_OFFSET_RS			0x184
#define QPHY_V4_PCS_RX_SIGDET_LVL				0x188
#define QPHY_V4_PCS_RX_SIGDET_DTCT_CNTRL			0x18c
#define QPHY_V4_PCS_RCVR_DTCT_DLY_P1U2_L			0x190
#define QPHY_V4_PCS_RCVR_DTCT_DLY_P1U2_H			0x194
#define QPHY_V4_PCS_RATE_SLEW_CNTRL1				0x198
#define QPHY_V4_PCS_RATE_SLEW_CNTRL2				0x19c
#define QPHY_V4_PCS_PWRUP_RESET_DLY_TIME_AUXCLK			0x1a0
#define QPHY_V4_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_L		0x1a4
#define QPHY_V4_PCS_P2U3_WAKEUP_DLY_TIME_AUXCLK_H		0x1a8
#define QPHY_V4_PCS_TSYNC_RSYNC_TIME				0x1ac
#define QPHY_V4_PCS_CDR_RESET_TIME				0x1b0
#define QPHY_V4_PCS_TSYNC_DLY_TIME				0x1b4
#define QPHY_V4_PCS_ELECIDLE_DLY_SEL				0x1b8
#define QPHY_V4_PCS_CMN_ACK_OUT_SEL				0x1bc
#define QPHY_V4_PCS_ALIGN_DETECT_CONFIG1			0x1c0
#define QPHY_V4_PCS_ALIGN_DETECT_CONFIG2			0x1c4
#define QPHY_V4_PCS_ALIGN_DETECT_CONFIG3			0x1c8
#define QPHY_V4_PCS_ALIGN_DETECT_CONFIG4			0x1cc
#define QPHY_V4_PCS_PCS_TX_RX_CONFIG				0x1d0
#define QPHY_V4_PCS_RX_IDLE_DTCT_CNTRL				0x1d4
#define QPHY_V4_PCS_RX_DCC_CAL_CONFIG				0x1d8
#define QPHY_V4_PCS_EQ_CONFIG1					0x1dc
#define QPHY_V4_PCS_EQ_CONFIG2					0x1e0
#define QPHY_V4_PCS_EQ_CONFIG3					0x1e4
#define QPHY_V4_PCS_EQ_CONFIG4					0x1e8
#define QPHY_V4_PCS_EQ_CONFIG5					0x1ec
#define QPHY_V4_PCS_PCIE_INT_AUX_CLK_STATUS			0x400
#define QPHY_V4_PCS_PCIE_OSC_DTCT_STATUS			0x404
#define QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG1			0x408
#define QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG2			0x40c
#define QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG3			0x410
#define QPHY_V4_PCS_PCIE_POWER_STATE_CONFIG4			0x414
#define QPHY_V4_PCS_PCIE_PCS_TX_RX_CONFIG			0x418
#define QPHY_V4_PCS_PCIE_ENDPOINT_REFCLK_DRIVE			0x41c
#define QPHY_V4_PCS_PCIE_ENDPOINT_REFCLK_CNTRL			0x420
#define QPHY_V4_PCS_PCIE_EPCLK_PRE_PLL_LOCK_DLY_AUXCLK		0x424
#define QPHY_V4_PCS_PCIE_EPCLK_DLY_COUNT_VAL_L			0x428
#define QPHY_V4_PCS_PCIE_EPCLK_DLY_COUNT_VAL_H			0x42c
#define QPHY_V4_PCS_PCIE_RX_IDLE_DTCT_CNTRL1			0x430
#define QPHY_V4_PCS_PCIE_RX_IDLE_DTCT_CNTRL2			0x434
#define QPHY_V4_PCS_PCIE_SIGDET_CNTRL				0x438
#define QPHY_V4_PCS_PCIE_SIGDET_LOW_2_IDLE_TIME			0x43c
#define QPHY_V4_PCS_PCIE_L1P1_WAKEUP_DLY_TIME_AUXCLK_L		0x440
#define QPHY_V4_PCS_PCIE_L1P1_WAKEUP_DLY_TIME_AUXCLK_H		0x444
#define QPHY_V4_PCS_PCIE_L1P2_WAKEUP_DLY_TIME_AUXCLK_L		0x448
#define QPHY_V4_PCS_PCIE_L1P2_WAKEUP_DLY_TIME_AUXCLK_H		0x44c
#define QPHY_V4_PCS_PCIE_INT_AUX_CLK_CONFIG1			0x450
#define QPHY_V4_PCS_PCIE_INT_AUX_CLK_CONFIG2			0x454
#define QPHY_V4_PCS_PCIE_OSC_DTCT_CONFIG1			0x458
#define QPHY_V4_PCS_PCIE_OSC_DTCT_CONFIG2			0x45c
#define QPHY_V4_PCS_PCIE_OSC_DTCT_CONFIG3			0x460
#define QPHY_V4_PCS_PCIE_OSC_DTCT_CONFIG4			0x464
#define QPHY_V4_PCS_PCIE_OSC_DTCT_CONFIG5			0x468
#define QPHY_V4_PCS_PCIE_OSC_DTCT_CONFIG6			0x46c
#define QPHY_V4_PCS_PCIE_OSC_DTCT_CONFIG7			0x470
#define QPHY_V4_PCS_PCIE_OSC_DTCT_MODE2_CONFIG1			0x474
#define QPHY_V4_PCS_PCIE_OSC_DTCT_MODE2_CONFIG2			0x478
#define QPHY_V4_PCS_PCIE_OSC_DTCT_MODE2_CONFIG3			0x47c
#define QPHY_V4_PCS_PCIE_OSC_DTCT_MODE2_CONFIG4			0x480
#define QPHY_V4_PCS_PCIE_OSC_DTCT_MODE2_CONFIG5			0x484
#define QPHY_V4_PCS_PCIE_OSC_DTCT_MODE2_CONFIG6			0x488
#define QPHY_V4_PCS_PCIE_OSC_DTCT_MODE2_CONFIG7			0x48c
#define QPHY_V4_PCS_PCIE_OSC_DTCT_ACTIONS			0x490
#define QPHY_V4_PCS_PCIE_LOCAL_FS				0x494
#define QPHY_V4_PCS_PCIE_LOCAL_LF				0x498
#define QPHY_V4_PCS_PCIE_LOCAL_FS_RS				0x49c
#define QPHY_V4_PCS_PCIE_EQ_CONFIG1				0x4a0
#define QPHY_V4_PCS_PCIE_EQ_CONFIG2				0x4a4
#define QPHY_V4_PCS_PCIE_PRESET_P0_P1_PRE			0x4a8
#define QPHY_V4_PCS_PCIE_PRESET_P2_P3_PRE			0x4ac
#define QPHY_V4_PCS_PCIE_PRESET_P4_P5_PRE			0x4b0
#define QPHY_V4_PCS_PCIE_PRESET_P6_P7_PRE			0x4b4
#define QPHY_V4_PCS_PCIE_PRESET_P8_P9_PRE			0x4b8
#define QPHY_V4_PCS_PCIE_PRESET_P10_PRE				0x4bc
#define QPHY_V4_PCS_PCIE_PRESET_P1_P3_PRE_RS			0x4c0
#define QPHY_V4_PCS_PCIE_PRESET_P4_P5_PRE_RS			0x4c4
#define QPHY_V4_PCS_PCIE_PRESET_P6_P9_PRE_RS			0x4c8
#define QPHY_V4_PCS_PCIE_PRESET_P0_P1_POST			0x4cc
#define QPHY_V4_PCS_PCIE_PRESET_P2_P3_POST			0x4d0
#define QPHY_V4_PCS_PCIE_PRESET_P4_P5_POST			0x4d4
#define QPHY_V4_PCS_PCIE_PRESET_P6_P7_POST			0x4d8
#define QPHY_V4_PCS_PCIE_PRESET_P8_P9_POST			0x4dc
#define QPHY_V4_PCS_PCIE_PRESET_P10_POST			0x4e0
#define QPHY_V4_PCS_PCIE_PRESET_P1_P3_POST_RS			0x4e4
#define QPHY_V4_PCS_PCIE_PRESET_P4_P5_POST_RS			0x4e8
#define QPHY_V4_PCS_PCIE_PRESET_P6_P9_POST_RS			0x4ec
#define QPHY_V4_PCS_PCIE_RXEQEVAL_TIME				0x4f0
#define QPHY_V4_PCS_PCIE_INSIG_SW_CTRL1				0x4f4
#define QPHY_V4_PCS_PCIE_INSIG_MX_CTRL1				0x4f8
#define QPHY_V4_PCS_USB3_POWER_STATE_CONFIG1			0x600
#define QPHY_V4_PCS_USB3_AUTONOMOUS_MODE_STATUS			0x604
#define QPHY_V4_PCS_USB3_AUTONOMOUS_MODE_CTRL			0x608
#define QPHY_V4_PCS_USB3_AUTONOMOUS_MODE_CTRL2			0x60c
#define QPHY_V4_PCS_USB3_LFPS_RXTERM_IRQ_SOURCE_STATUS		0x610
#define QPHY_V4_PCS_USB3_LFPS_RXTERM_IRQ_CLEAR			0x614
#define QPHY_V4_PCS_USB3_LFPS_DET_HIGH_COUNT_VAL		0x618
#define QPHY_V4_PCS_USB3_LFPS_TX_ECSTART			0x61c
#define QPHY_V4_PCS_USB3_LFPS_PER_TIMER_VAL			0x620
#define QPHY_V4_PCS_USB3_LFPS_TX_END_CNT_U3_START		0x624
#define QPHY_V4_PCS_USB3_RXEQTRAINING_LOCK_TIME			0x628
#define QPHY_V4_PCS_USB3_RXEQTRAINING_WAIT_TIME			0x62c
#define QPHY_V4_PCS_USB3_RXEQTRAINING_CTLE_TIME			0x630
#define QPHY_V4_PCS_USB3_RXEQTRAINING_WAIT_TIME_S2		0x634
#define QPHY_V4_PCS_USB3_RXEQTRAINING_DFE_TIME_S2		0x638
#define QPHY_V4_PCS_USB3_RCVR_DTCT_DLY_U3_L			0x63c
#define QPHY_V4_PCS_USB3_RCVR_DTCT_DLY_U3_H			0x640
#define QPHY_V4_PCS_USB3_ARCVR_DTCT_EN_PERIOD			0x644
#define QPHY_V4_PCS_USB3_ARCVR_DTCT_CM_DLY			0x648
#define QPHY_V4_PCS_USB3_TXONESZEROS_RUN_LENGTH			0x64c
#define QPHY_V4_PCS_USB3_ALFPS_DEGLITCH_VAL			0x650
#define QPHY_V4_PCS_USB3_SIGDET_STARTUP_TIMER_VAL		0x654
#define QPHY_V4_PCS_USB3_TEST_CONTROL				0x658
#define QPHY_V4_PCS_USB3_RXTERMINATION_DLY_SEL			0x65c


#endif
