$date
	Sat Oct 22 19:46:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#516104
b100 !
1"
#516106
b100 &
b100 %
1$
#516107
0"
#516110
b10 &
b10 %
#516114
b1 &
b1 %
1#
#516118
b0 &
0#
b0 %
0$
#1516905
b101 !
1"
#1516906
b101 &
b101 %
1$
#1516907
0"
#1516910
b10000 &
b10000 %
#1516914
b1000 &
b1000 %
#1516918
b100 &
b100 %
#1516922
b10 &
b10 %
#1516926
b1 &
1#
b1 %
#1516930
b0 &
b0 %
0#
0$
#2530270
b1110 &
b1110 %
1$
b1110 !
1"
#2530271
0"
#2530274
b111 &
b111 %
#2530278
b10110 &
b10110 %
#2530282
b1011 &
b1011 %
#2530286
b100010 &
b100010 %
#2530290
b10001 &
b10001 %
#2530294
b110100 &
b110100 %
#2530298
b11010 &
b11010 %
#2530302
b1101 &
b1101 %
#2530306
b101000 &
b101000 %
#2530310
b10100 &
b10100 %
#2530314
b1010 &
b1010 %
#2530318
b101 &
b101 %
#2530322
b10000 &
b10000 %
#2530326
b1000 &
b1000 %
#2530330
b100 &
b100 %
#2530334
b10 &
b10 %
#2530338
b1 &
b1 %
1#
#2530342
b0 &
0#
b0 %
0$
#4500012
