<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Preferences to Improve Timing</title><link rel="Prev" href="preferences_and_the_design_flow.htm" title="Previous" /><link rel="Next" href="preferences_for_floorplanning.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/design_imp_1.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pRDpX9iz7NUDiaIbXLQ90Mg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Constraints/preferences_to_improve_timing.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Applying_Design_Constraints.htm#1574594">Applying Design Constraints</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="using%20preferences.htm#1574594">Using Preferences</a> &gt; Preferences to Improve Timing</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1574594" class="Heading2"><span></span>Preferences to Improve Timing</h3><p id="ww1574595" class="BodyAfterHead"><span></span>Timing preferences control the timed paths in an FPGA design. They are essential for good placement and routing results and for complete timing analysis. The following timing preferences are available in Spreadsheet View:</p><h5 id="ww1187099" class="HeadingRunIn"><span></span>Global Preferences Sheet – Block Path</h5><div id="ww1098933" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Block Asynchpaths – Blocks all paths from pads to FF inputs for the frequency and period preferences.</div><div id="ww1187085" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Block Reset Paths – Blocks timing constraints on all asynchronous reset paths in the design.</div><div id="ww1098934" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Block RD During WR Paths – Prevents timing analysis of RAM executing a read-during-write on the same address in a single clock period. This is recommended if your design contains PFU-based RAMs.</div><h5 id="ww1098936" class="HeadingRunIn"><span></span>Timing Preferences Sheet</h5><div id="ww1098938" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>FREQUENCY/PERIOD – Specify a frequency or period requirement on each clock net or clock port in the design. The PAR_ADJ keyword for PERIOD and FREQUENCY allows you to vary timing requirements for place-and-route results versus the requirements reported by TRACE, the timing analysis tool. This allows you to experiment more efficiently with over-constraining your design to achieve the best possible timing results.</div><div id="ww1098941" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>INPUT_SETUP – Each clocked input should have an input setup preference.</div><div id="ww1149354" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>CLOCK_TO_OUT – Each clocked output should have a clock-to-out preference.</div><div id="ww1149355" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Block NET or PATH – All nets or paths specified should be ignored (blocked) by timing analysis.</div><div id="ww1098943" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MULTICYCLE – Specify which paths’ timing constraints can be relaxed.</div><div id="ww1098944" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MAXDELAY – Identify a maximum total delay for a net, bus, or path in the design </div><p id="ww1159114" class="Body"><span></span>After placement and routing, you can experiment with different sets of timing preferences using Timing Analysis View, which provides a <span class="Hyperlink"><a href="../../User%20Guides/Constraints/timing_preference_file.htm#ww1203542" title="Using Timing Preference Files (.tpf)">timing preference file (tpf)</a></span> version of Spreadsheet View. Included in the TPF Spreadsheet View are Global, Timing, and Group preference sheets.</p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1159118" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1159120" class="CellBody"><span></span>The map report (.mrp) contains an “ASIC Components” section that lists the ASIC instances and type used in the design. All other registers in the report are CELLs. There might be times when you need to apply a timing preference, such as MULTICYCLE or MAXDELAY, that requires specification of CELL or ASIC; but you are not sure whether the specific instance is an ASIC or a CELL. In these situations, run the Map Report process.</div></td></tr></table></div><h5 id="ww1159077" class="HeadingRunIn"><span></span>Path Checking on Timing Preferences</h5><p id="ww1098959" class="BodyAfterHead"><span></span>When a timing preference is specified, the software does a path check. The path checked depends upon the preference. The following table illustrates the path checks made for each timing preference:</p><div class="ww_skin_page_overflow"><table class="Format_A" cellspacing="0" summary=""><tr><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1098962" class="CellHeading"><span></span>Timing Preference</div></th><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1098964" class="CellHeading"><span></span>Description</div></th></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1098966" class="CellBody"><span></span>PERIOD/FREQUENCY</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1098968" class="CellBody"><span></span>On a clock net, generates a check for delays on all paths that terminate at a pin that has a setup or hold timing constraint relative to the clock net. </div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1098970" class="CellBody"><span></span>MAXDELAY PATHCLASS</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1098972" class="CellBody"><span></span>Checks the delay of the specified class of paths:</div><div id="ww1098973" class="CellBody"><span></span>OUTPUTPATHS<span class="GUI"> </span><span class="GUI">—</span> all paths to primary output pins of the device</div><div id="ww1098974" class="CellBody"><span></span>CLOCKPATHS — all paths to clock inputs of SLICE/FSLICEs and PICs</div><div id="ww1098975" class="CellBody"><span></span>ENABLEPATHS — all paths to clock enable inputs of SLICE/FSLICEs</div><div id="ww1098976" class="CellBody"><span></span>SYNCPATHS — all paths to SLICE/FSLICE and PIC synchronous inputs</div><div id="ww1098977" class="CellBody"><span></span>ALLPATHS — a superset of these path classes</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1098979" class="CellBody"><span></span>CLOCK_TO_OUT/INPUT_SETUP</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1098981" class="CellBody"><span></span>Specifies the delay offset for an external data input/output relative to an external clock input, and generates delay checks on syncpaths and outputpaths.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1098983" class="CellBody"><span></span>BLOCK</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1098985" class="CellBody"><span></span>Provides a means of blocking timing checks on specific nets, paths (containing the specified net), or path classes reported in the verbose report.</div><div id="ww1098986" class="CellBody"><span></span>RESETPATHS — specifies all asynchronous set/reset paths, through an asynchronous set/reset pin on a design component. </div><div id="ww1098987" class="CellBody"><span></span>ASYNCPATHS — All paths from pads to FF inputs will be blocked for the frequency and period preference.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1098989" class="CellBody"><span></span>MULTICYCLE</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1098991" class="CellBody"><span></span>Allows for relaxation of previously defined PERIOD or FREQUENCY constraints on a path.</div></td></tr></table></div><h5 id="ww1098992" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1159090" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Constraints/auto_generating_timing_preferences.htm#ww1082443" title="Auto Generating Timing Preferences">Auto Generating Timing Preferences</a></span></div><div id="ww1557102" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Constraints/timing_preference_file.htm#ww1203542" title="Using Timing Preference Files (.tpf)">Using Timing Preference Files (.tpf)</a></span></div><div id="ww1557106" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Static%20Timing%20Analysis/analyzing_static_timing.htm#ww1112868" title="Analyzing Static Timing">Analyzing Static Timing</a></span></div><div id="ww1557110" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Constraints/design_imp_1.12.185.htm#ww1564984" title="Achieving Timing Closure">Achieving Timing Closure</a></span></div><div id="ww1098996" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Constraints%20Ref/preference_descriptions.htm#ww1383543" title="Preferences">Preferences</a></span></div><div id="ww1181433" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Constraints%20Ref/hdl_attributes.htm#ww1270828" title="HDL Attributes">HDL Attributes</a></span></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>