
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -411.67

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -1.89

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -1.89

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_imm_a2[11]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_imm_a3[11]$_DFF_P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_imm_a2[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.03    0.27    3.27 ^ core.CPU_imm_a2[11]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_imm_a2[11] (net)
                  0.03    0.00    3.27 ^ core.CPU_imm_a3[11]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  3.27   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                          0.92    3.92   clock uncertainty
                          0.00    3.92   clock reconvergence pessimism
                                  3.92 ^ core.CPU_imm_a3[11]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03    3.89   library hold time
                                  3.89   data required time
-----------------------------------------------------------------------------
                                  3.89   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                 -0.61   slack (VIOLATED)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   256    0.64    5.89    4.39    7.39 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                  5.89    0.00    7.39 ^ _08000_/A (sky130_fd_sc_hd__inv_1)
   283    0.65    1.13    7.27   14.66 v _08000_/Y (sky130_fd_sc_hd__inv_1)
                                         _02630_ (net)
                  1.13    0.00   14.66 v _08421_/B1 (sky130_fd_sc_hd__o21ai_1)
    15    0.04    0.76    0.89   15.55 ^ _08421_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _03034_ (net)
                  0.76    0.00   15.55 ^ _08720_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.17    0.13   15.68 v _08720_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _00594_ (net)
                  0.17    0.00   15.68 v core.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 15.68   data arrival time

                  0.00   11.55   11.55   clock clk (rise edge)
                          3.00   14.55   clock network delay (ideal)
                         -0.58   13.97   clock uncertainty
                          0.00   13.97   clock reconvergence pessimism
                                 13.97 ^ core.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.18   13.79   library setup time
                                 13.79   data required time
-----------------------------------------------------------------------------
                                 13.79   data required time
                                -15.68   data arrival time
-----------------------------------------------------------------------------
                                 -1.89   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          3.00    3.00   clock network delay (ideal)
                  0.00    0.00    3.00 ^ core.CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   256    0.64    5.89    4.39    7.39 ^ core.CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_reset_a3 (net)
                  5.89    0.00    7.39 ^ _08000_/A (sky130_fd_sc_hd__inv_1)
   283    0.65    1.13    7.27   14.66 v _08000_/Y (sky130_fd_sc_hd__inv_1)
                                         _02630_ (net)
                  1.13    0.00   14.66 v _08421_/B1 (sky130_fd_sc_hd__o21ai_1)
    15    0.04    0.76    0.89   15.55 ^ _08421_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _03034_ (net)
                  0.76    0.00   15.55 ^ _08720_/A2 (sky130_fd_sc_hd__o31ai_1)
     1    0.00    0.17    0.13   15.68 v _08720_/Y (sky130_fd_sc_hd__o31ai_1)
                                         _00594_ (net)
                  0.17    0.00   15.68 v core.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 15.68   data arrival time

                  0.00   11.55   11.55   clock clk (rise edge)
                          3.00   14.55   clock network delay (ideal)
                         -0.58   13.97   clock uncertainty
                          0.00   13.97   clock reconvergence pessimism
                                 13.97 ^ core.CPU_Xreg_value_a4[11][26]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.18   13.79   library setup time
                                 13.79   data required time
-----------------------------------------------------------------------------
                                 13.79   data required time
                                -15.68   data arrival time
-----------------------------------------------------------------------------
                                 -1.89   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.85e-03   2.93e-04   1.03e-08   5.15e-03  72.1%
Combinational          8.16e-04   1.17e-03   8.24e-09   1.99e-03  27.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.67e-03   1.47e-03   1.86e-08   7.14e-03 100.0%
                          79.4%      20.6%       0.0%
