strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa216371550>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fa21637d6d0>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa216371390>",
		fillcolor=turquoise,
		label="22:BL
r_reg <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa21637d610>]",
		style=filled,
		typ=Block];
	"Leaf_19:AL"	[def_var="['r_reg']",
		label="Leaf_19:AL"];
	"22:BL" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"19:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fa216371150>",
		clk_sens=True,
		fillcolor=gold,
		label="19:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"19:AL" -> "20:BL"	[cond="[]",
		lineno=None];
	"21:IF" -> "22:BL"	[cond="['reset']",
		label=reset,
		lineno=21];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fa216366750>",
		fillcolor=turquoise,
		label="28:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fa216366850>]",
		style=filled,
		typ=Block];
	"21:IF" -> "28:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=21];
	"34:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fa217b7f450>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="34:AS
r_next = r_reg & ~reset | r_reg & feedback_value;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg', 'reset', 'r_reg', 'feedback_value']"];
	"34:AS" -> "19:AL";
	"Leaf_19:AL" -> "34:AS";
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fa216316750>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="15:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_19:AL" -> "15:AS";
	"28:BL" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"17:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fa21630ee90>",
		def_var="['feedback_value']",
		fillcolor=deepskyblue,
		label="17:AS
feedback_value = q[4] ^ q[2];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['q', 'q']"];
	"15:AS" -> "17:AS";
	"17:AS" -> "34:AS";
}
