/* Generated by Yosys 0.33+6 (git sha1 41b34a193, x86_64-conda-linux-gnu-cc 11.2.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1694128612374/work=/usr/local/src/conda/yosys-0.33_7_g41b34a193 -fdebug-prefix-map=/home/daniel-puentes/miniconda3/envs/digital=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants) */

/* hdlname = "\\BCD" */
/* top =  1  */
/* src = "BCD.v:1.1-92.10" */
module BCD(clk, rst, init, in_BIN, out_UND, out_DEC, out_CEN, out_DONE);
  /* hdlname = "acc N" */
  /* src = "BCD.v:66.7-71.4|acc.v:11.13-11.14" */
  wire [3:0] \acc.N ;
  /* force_downto = 32'd1 */
  /* src = "BCD.v:66.7-71.4|acc.v:16.20-16.25|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/techmap.v:270.26-270.27" */
  wire [3:0] \acc.N_TRELLIS_FF_Q_DI ;
  /* hdlname = "acc add" */
  /* src = "BCD.v:66.7-71.4|acc.v:9.9-9.12" */
  wire \acc.add ;
  /* hdlname = "acc clk" */
  /* src = "BCD.v:66.7-71.4|acc.v:8.9-8.12" */
  wire \acc.clk ;
  /* hdlname = "acc rst" */
  /* src = "BCD.v:66.7-71.4|acc.v:7.9-7.12" */
  wire \acc.rst ;
  /* src = "BCD.v:12.9-12.12" */
  input clk;
  wire clk;
  /* hdlname = "control_BCD clk" */
  /* src = "BCD.v:73.15-87.4|control_BCD.v:16.9-16.12" */
  wire \control_BCD.clk ;
  /* hdlname = "control_BCD in_init" */
  /* src = "BCD.v:73.15-87.4|control_BCD.v:18.9-18.16" */
  wire \control_BCD.in_init ;
  /* hdlname = "control_BCD in_sum_DEC" */
  /* src = "BCD.v:73.15-87.4|control_BCD.v:21.15-21.25" */
  /* unused_bits = "0 1 2" */
  wire [3:0] \control_BCD.in_sum_DEC ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \control_BCD.in_sum_DEC_PFUMX_Z_ALUT ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \control_BCD.in_sum_DEC_PFUMX_Z_BLUT ;
  /* hdlname = "control_BCD in_sum_UND" */
  /* src = "BCD.v:73.15-87.4|control_BCD.v:20.15-20.25" */
  /* unused_bits = "0 1 2" */
  wire [3:0] \control_BCD.in_sum_UND ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \control_BCD.in_sum_UND_PFUMX_Z_ALUT ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \control_BCD.in_sum_UND_PFUMX_Z_BLUT ;
  /* hdlname = "control_BCD out_DONE" */
  /* src = "BCD.v:73.15-87.4|control_BCD.v:28.14-28.22" */
  wire \control_BCD.out_DONE ;
  /* hdlname = "control_BCD out_RST" */
  /* src = "BCD.v:73.15-87.4|control_BCD.v:27.14-27.21" */
  wire \control_BCD.out_RST ;
  /* hdlname = "control_BCD out_S1" */
  /* src = "BCD.v:73.15-87.4|control_BCD.v:22.14-22.20" */
  wire \control_BCD.out_S1 ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \control_BCD.out_S1_PFUMX_Z_ALUT ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \control_BCD.out_S1_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \control_BCD.out_S1_PFUMX_Z_C0 ;
  /* hdlname = "control_BCD out_S2" */
  /* src = "BCD.v:73.15-87.4|control_BCD.v:23.14-23.20" */
  wire \control_BCD.out_S2 ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \control_BCD.out_S2_PFUMX_Z_ALUT ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \control_BCD.out_S2_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \control_BCD.out_S2_PFUMX_Z_C0 ;
  /* hdlname = "control_BCD out_S3" */
  /* src = "BCD.v:73.15-87.4|control_BCD.v:24.14-24.20" */
  wire \control_BCD.out_S3 ;
  wire \control_BCD.out_S3_LUT4_D_Z ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \control_BCD.out_S3_PFUMX_Z_ALUT ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \control_BCD.out_S3_PFUMX_Z_BLUT ;
  /* hdlname = "control_BCD out_S4" */
  /* src = "BCD.v:73.15-87.4|control_BCD.v:25.14-25.20" */
  wire \control_BCD.out_S4 ;
  wire \control_BCD.out_S4_LUT4_D_Z ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \control_BCD.out_S4_PFUMX_Z_ALUT ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \control_BCD.out_S4_PFUMX_Z_BLUT ;
  /* force_downto = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] \control_BCD.out_S4_PFUMX_Z_C0 ;
  /* hdlname = "control_BCD out_S5" */
  /* src = "BCD.v:73.15-87.4|control_BCD.v:26.14-26.20" */
  wire \control_BCD.out_S5 ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \control_BCD.out_S5_PFUMX_Z_ALUT ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \control_BCD.out_S5_PFUMX_Z_BLUT ;
  /* hdlname = "control_BCD rst" */
  /* src = "BCD.v:73.15-87.4|control_BCD.v:17.9-17.12" */
  wire \control_BCD.rst ;
  /* onehot = 32'd1 */
  wire [8:0] \control_BCD.state ;
  wire \control_BCD.state_TRELLIS_FF_Q_1_DI ;
  wire \control_BCD.state_TRELLIS_FF_Q_2_DI ;
  wire \control_BCD.state_TRELLIS_FF_Q_3_DI ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \control_BCD.state_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ;
  wire \control_BCD.state_TRELLIS_FF_Q_4_DI ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire \control_BCD.state_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire \control_BCD.state_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ;
  wire \control_BCD.state_TRELLIS_FF_Q_5_DI ;
  wire \control_BCD.state_TRELLIS_FF_Q_6_DI ;
  wire \control_BCD.state_TRELLIS_FF_Q_7_DI ;
  wire \control_BCD.state_TRELLIS_FF_Q_8_DI ;
  wire \control_BCD.state_TRELLIS_FF_Q_DI ;
  /* src = "BCD.v:14.15-14.21" */
  input [8:0] in_BIN;
  wire [8:0] in_BIN;
  /* src = "BCD.v:13.9-13.13" */
  input init;
  wire init;
  /* force_downto = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] init_LUT4_C_A;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire init_LUT4_C_Z;
  /* hdlname = "lsr_CEN_DEC_UND_BIN clk" */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:14.9-14.12" */
  wire \lsr_CEN_DEC_UND_BIN.clk ;
  /* hdlname = "lsr_CEN_DEC_UND_BIN in_BIN" */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:19.15-19.21" */
  wire [8:0] \lsr_CEN_DEC_UND_BIN.in_BIN ;
  /* hdlname = "lsr_CEN_DEC_UND_BIN in_DEC" */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:21.15-21.21" */
  /* unused_bits = "0 1 2" */
  wire [3:0] \lsr_CEN_DEC_UND_BIN.in_DEC ;
  /* hdlname = "lsr_CEN_DEC_UND_BIN in_UND" */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:20.15-20.21" */
  /* unused_bits = "0 1 2" */
  wire [3:0] \lsr_CEN_DEC_UND_BIN.in_UND ;
  /* hdlname = "lsr_CEN_DEC_UND_BIN load_BIN" */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:15.9-15.17" */
  wire \lsr_CEN_DEC_UND_BIN.load_BIN ;
  /* hdlname = "lsr_CEN_DEC_UND_BIN load_DEC" */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:18.9-18.17" */
  wire \lsr_CEN_DEC_UND_BIN.load_DEC ;
  /* hdlname = "lsr_CEN_DEC_UND_BIN load_UND" */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:17.9-17.17" */
  wire \lsr_CEN_DEC_UND_BIN.load_UND ;
  /* hdlname = "lsr_CEN_DEC_UND_BIN out_CEN" */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:24.20-24.27" */
  wire [3:0] \lsr_CEN_DEC_UND_BIN.out_CEN ;
  /* hdlname = "lsr_CEN_DEC_UND_BIN out_DEC" */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:23.20-23.27" */
  wire [3:0] \lsr_CEN_DEC_UND_BIN.out_DEC ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_1_DI ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_2_DI ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_3_DI ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_DI ;
  /* hdlname = "lsr_CEN_DEC_UND_BIN out_UND" */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:22.20-22.27" */
  wire [3:0] \lsr_CEN_DEC_UND_BIN.out_UND ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_1_DI ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_2_DI ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_3_DI ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_DI ;
  /* hdlname = "lsr_CEN_DEC_UND_BIN reg_BIN" */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:25.13-25.20" */
  wire [8:0] \lsr_CEN_DEC_UND_BIN.reg_BIN ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_1_DI ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_2_DI ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_3_DI ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_4_DI ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_5_DI ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_6_DI ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_7_DI ;
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6" */
  wire \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_8_DI ;
  wire \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_CE ;
  wire \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_LSR ;
  /* hdlname = "lsr_CEN_DEC_UND_BIN shift" */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:16.9-16.14" */
  wire \lsr_CEN_DEC_UND_BIN.shift ;
  /* hdlname = "mux_DEV SELECT" */
  /* src = "BCD.v:50.7-53.4|mux.v:5.9-5.15" */
  wire \mux_DEV.SELECT ;
  /* hdlname = "mux_DEV out" */
  /* src = "BCD.v:50.7-53.4|mux.v:6.20-6.23" */
  /* unused_bits = "3" */
  wire [3:0] \mux_DEV.out ;
  /* hdlname = "mux_UND SELECT" */
  /* src = "BCD.v:46.7-49.4|mux.v:5.9-5.15" */
  wire \mux_UND.SELECT ;
  /* hdlname = "mux_UND out" */
  /* src = "BCD.v:46.7-49.4|mux.v:6.20-6.23" */
  /* unused_bits = "3" */
  wire [3:0] \mux_UND.out ;
  /* src = "BCD.v:17.16-17.23" */
  output [3:0] out_CEN;
  wire [3:0] out_CEN;
  /* src = "BCD.v:16.16-16.23" */
  output [3:0] out_DEC;
  wire [3:0] out_DEC;
  /* src = "BCD.v:18.10-18.18" */
  output out_DONE;
  wire out_DONE;
  /* force_downto = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:108.23-108.24" */
  wire [4:0] out_DONE_LUT4_C_B;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.22-133.24" */
  wire out_DONE_PFUMX_Z_ALUT;
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:133.18-133.20" */
  wire out_DONE_PFUMX_Z_BLUT;
  /* src = "BCD.v:15.16-15.23" */
  output [3:0] out_UND;
  wire [3:0] out_UND;
  /* src = "BCD.v:11.9-11.12" */
  input rst;
  wire rst;
  /* hdlname = "sum_DEC A" */
  /* src = "BCD.v:60.7-64.4|sum.v:6.15-6.16" */
  wire [3:0] \sum_DEC.A ;
  /* hdlname = "sum_DEC B" */
  /* src = "BCD.v:60.7-64.4|sum.v:7.15-7.16" */
  /* unused_bits = "3" */
  wire [3:0] \sum_DEC.B ;
  /* hdlname = "sum_DEC out" */
  /* src = "BCD.v:60.7-64.4|sum.v:8.20-8.23" */
  /* unused_bits = "0 1 2" */
  wire [3:0] \sum_DEC.out ;
  /* hdlname = "sum_UND A" */
  /* src = "BCD.v:55.7-59.4|sum.v:6.15-6.16" */
  wire [3:0] \sum_UND.A ;
  /* hdlname = "sum_UND B" */
  /* src = "BCD.v:55.7-59.4|sum.v:7.15-7.16" */
  /* unused_bits = "3" */
  wire [3:0] \sum_UND.B ;
  /* hdlname = "sum_UND out" */
  /* src = "BCD.v:55.7-59.4|sum.v:8.20-8.23" */
  /* unused_bits = "0 1 2" */
  wire [3:0] \sum_UND.out ;
  /* src = "BCD.v:24.8-24.13" */
  wire w_RST;
  /* src = "BCD.v:19.8-19.12" */
  wire w_S1;
  /* src = "BCD.v:20.8-20.12" */
  wire w_S2;
  /* src = "BCD.v:21.8-21.12" */
  wire w_S3;
  /* src = "BCD.v:22.8-22.12" */
  wire w_S4;
  /* src = "BCD.v:23.8-23.12" */
  wire w_S5;
  /* src = "BCD.v:29.14-29.23" */
  /* unused_bits = "3" */
  wire [3:0] w_mux_DEC;
  /* src = "BCD.v:28.14-28.23" */
  /* unused_bits = "3" */
  wire [3:0] w_mux_UND;
  /* src = "BCD.v:27.14-27.23" */
  /* unused_bits = "0 1 2" */
  wire [3:0] w_sum_DEC;
  /* src = "BCD.v:26.14-26.23" */
  /* unused_bits = "0 1 2" */
  wire [3:0] w_sum_UND;
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:66.7-71.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:82.168-82.227" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("SET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q  (
    .CE(\control_BCD.out_S5 ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [3]),
    .LSR(\control_BCD.out_RST ),
    .Q(\acc.N [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:66.7-71.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_1  (
    .CE(\control_BCD.out_S5 ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [2]),
    .LSR(\control_BCD.out_RST ),
    .Q(\acc.N [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:66.7-71.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_2  (
    .CE(\control_BCD.out_S5 ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [1]),
    .LSR(\control_BCD.out_RST ),
    .Q(\acc.N [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:66.7-71.4|acc.v:13.3-21.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \acc.N_TRELLIS_FF_Q_3  (
    .CE(\control_BCD.out_S5 ),
    .CLK(clk),
    .DI(\acc.N_TRELLIS_FF_Q_DI [0]),
    .LSR(\control_BCD.out_RST ),
    .Q(\acc.N [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:114.33-115.56" */
  LUT4 #(
    .INIT(16'h00ff)
  ) \acc.N_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(\acc.N [0]),
    .Z(\acc.N_TRELLIS_FF_Q_DI [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfe01)
  ) \acc.N_TRELLIS_FF_Q_DI_LUT4_Z_1  (
    .A(\acc.N [2]),
    .B(\acc.N [1]),
    .C(\acc.N [0]),
    .D(\acc.N [3]),
    .Z(\acc.N_TRELLIS_FF_Q_DI [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \acc.N_TRELLIS_FF_Q_DI_LUT4_Z_2  (
    .A(1'h0),
    .B(\acc.N [1]),
    .C(\acc.N [0]),
    .D(\acc.N [2]),
    .Z(\acc.N_TRELLIS_FF_Q_DI [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hf00f)
  ) \acc.N_TRELLIS_FF_Q_DI_LUT4_Z_3  (
    .A(1'h0),
    .B(1'h0),
    .C(\acc.N [1]),
    .D(\acc.N [0]),
    .Z(\acc.N_TRELLIS_FF_Q_DI [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \control_BCD.in_sum_DEC_PFUMX_Z  (
    .ALUT(\control_BCD.in_sum_DEC_PFUMX_Z_ALUT ),
    .BLUT(\control_BCD.in_sum_DEC_PFUMX_Z_BLUT ),
    .C0(\control_BCD.out_S2 ),
    .Z(\control_BCD.in_sum_DEC [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h1fe0)
  ) \control_BCD.in_sum_DEC_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\lsr_CEN_DEC_UND_BIN.out_DEC [0]),
    .B(\lsr_CEN_DEC_UND_BIN.out_DEC [1]),
    .C(\lsr_CEN_DEC_UND_BIN.out_DEC [2]),
    .D(\lsr_CEN_DEC_UND_BIN.out_DEC [3]),
    .Z(\control_BCD.in_sum_DEC_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'he01f)
  ) \control_BCD.in_sum_DEC_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\lsr_CEN_DEC_UND_BIN.out_DEC [0]),
    .B(\lsr_CEN_DEC_UND_BIN.out_DEC [1]),
    .C(\lsr_CEN_DEC_UND_BIN.out_DEC [2]),
    .D(\lsr_CEN_DEC_UND_BIN.out_DEC [3]),
    .Z(\control_BCD.in_sum_DEC_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \control_BCD.in_sum_UND_PFUMX_Z  (
    .ALUT(\control_BCD.in_sum_UND_PFUMX_Z_ALUT ),
    .BLUT(\control_BCD.in_sum_UND_PFUMX_Z_BLUT ),
    .C0(\control_BCD.out_S2 ),
    .Z(\control_BCD.in_sum_UND [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h1fe0)
  ) \control_BCD.in_sum_UND_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\lsr_CEN_DEC_UND_BIN.out_UND [0]),
    .B(\lsr_CEN_DEC_UND_BIN.out_UND [1]),
    .C(\lsr_CEN_DEC_UND_BIN.out_UND [2]),
    .D(\lsr_CEN_DEC_UND_BIN.out_UND [3]),
    .Z(\control_BCD.in_sum_UND_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'he01f)
  ) \control_BCD.in_sum_UND_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\lsr_CEN_DEC_UND_BIN.out_UND [0]),
    .B(\lsr_CEN_DEC_UND_BIN.out_UND [1]),
    .C(\lsr_CEN_DEC_UND_BIN.out_UND [2]),
    .D(\lsr_CEN_DEC_UND_BIN.out_UND [3]),
    .Z(\control_BCD.in_sum_UND_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'he000)
  ) \control_BCD.out_RST_LUT4_Z  (
    .A(\control_BCD.state [0]),
    .B(\control_BCD.out_RST ),
    .C(out_DONE_LUT4_C_B[3]),
    .D(out_DONE_LUT4_C_B[1]),
    .Z(\control_BCD.out_RST )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \control_BCD.out_S1_PFUMX_Z  (
    .ALUT(\control_BCD.out_S1_PFUMX_Z_ALUT ),
    .BLUT(\control_BCD.out_S1_PFUMX_Z_BLUT ),
    .C0(\control_BCD.out_S1_PFUMX_Z_C0 [4]),
    .Z(\control_BCD.out_S1 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \control_BCD.out_S1_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\control_BCD.state [0]),
    .B(out_DONE_LUT4_C_B[3]),
    .C(\control_BCD.out_S1 ),
    .D(out_DONE_LUT4_C_B[1]),
    .Z(\control_BCD.out_S1_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \control_BCD.out_S1_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\control_BCD.out_S1_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \control_BCD.out_S1_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\control_BCD.state [5]),
    .D(\control_BCD.state [8]),
    .Z(\control_BCD.out_S1_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \control_BCD.out_S2_PFUMX_Z  (
    .ALUT(\control_BCD.out_S2_PFUMX_Z_ALUT ),
    .BLUT(\control_BCD.out_S2_PFUMX_Z_BLUT ),
    .C0(\control_BCD.out_S2_PFUMX_Z_C0 [4]),
    .Z(\control_BCD.out_S2 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \control_BCD.out_S2_PFUMX_Z_ALUT_LUT4_Z  (
    .A(\control_BCD.state [0]),
    .B(\control_BCD.state [4]),
    .C(\control_BCD.out_S2 ),
    .D(out_DONE_LUT4_C_B[1]),
    .Z(\control_BCD.out_S2_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \control_BCD.out_S2_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\control_BCD.out_S2_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h0003)
  ) \control_BCD.out_S2_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(\control_BCD.state [2]),
    .C(\control_BCD.state [6]),
    .D(\control_BCD.state [7]),
    .Z(\control_BCD.out_S2_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \control_BCD.out_S3_LUT4_C  (
    .A(\control_BCD.state [0]),
    .B(out_DONE_LUT4_C_B[1]),
    .C(\control_BCD.out_S3 ),
    .D(out_DONE_LUT4_C_B[3]),
    .Z(\control_BCD.out_S3_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \control_BCD.out_S3_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\control_BCD.out_S1 ),
    .D(\control_BCD.out_S3 ),
    .Z(\control_BCD.out_S3_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \control_BCD.out_S3_PFUMX_Z  (
    .ALUT(\control_BCD.out_S3_PFUMX_Z_ALUT ),
    .BLUT(\control_BCD.out_S3_PFUMX_Z_BLUT ),
    .C0(out_DONE_LUT4_C_B[4]),
    .Z(\control_BCD.out_S3 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \control_BCD.out_S3_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\control_BCD.out_S3_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \control_BCD.out_S4_LUT4_C  (
    .A(\control_BCD.state [0]),
    .B(out_DONE_LUT4_C_B[3]),
    .C(\control_BCD.out_S4 ),
    .D(out_DONE_LUT4_C_B[1]),
    .Z(\control_BCD.out_S4_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \control_BCD.out_S4_LUT4_D  (
    .A(1'h0),
    .B(1'h0),
    .C(\control_BCD.out_S1 ),
    .D(\control_BCD.out_S4 ),
    .Z(\control_BCD.out_S4_LUT4_D_Z )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \control_BCD.out_S4_PFUMX_Z  (
    .ALUT(\control_BCD.out_S4_PFUMX_Z_ALUT ),
    .BLUT(\control_BCD.out_S4_PFUMX_Z_BLUT ),
    .C0(\control_BCD.out_S4_PFUMX_Z_C0 [4]),
    .Z(\control_BCD.out_S4 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \control_BCD.out_S4_PFUMX_Z_BLUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\control_BCD.out_S4_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) \control_BCD.out_S4_PFUMX_Z_C0_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\control_BCD.state [2]),
    .D(\control_BCD.state [6]),
    .Z(\control_BCD.out_S4_PFUMX_Z_C0 [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \control_BCD.out_S5_PFUMX_Z  (
    .ALUT(\control_BCD.out_S5_PFUMX_Z_ALUT ),
    .BLUT(\control_BCD.out_S5_PFUMX_Z_BLUT ),
    .C0(\control_BCD.state [4]),
    .Z(\control_BCD.out_S5 )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) \control_BCD.out_S5_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\control_BCD.out_S5_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) \control_BCD.out_S5_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\control_BCD.state [0]),
    .B(out_DONE_LUT4_C_B[1]),
    .C(\control_BCD.out_S5 ),
    .D(\control_BCD.out_S2_PFUMX_Z_C0 [4]),
    .Z(\control_BCD.out_S5_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \control_BCD.state_TRELLIS_FF_Q  (
    .CLK(clk),
    .DI(\control_BCD.state_TRELLIS_FF_Q_DI ),
    .LSR(1'h0),
    .Q(\control_BCD.state [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \control_BCD.state_TRELLIS_FF_Q_1  (
    .CLK(clk),
    .DI(\control_BCD.state_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\control_BCD.state [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \control_BCD.state_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(rst),
    .B(\control_BCD.in_sum_UND [3]),
    .C(\control_BCD.in_sum_DEC [3]),
    .D(\control_BCD.state [3]),
    .Z(\control_BCD.state_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \control_BCD.state_TRELLIS_FF_Q_2  (
    .CLK(clk),
    .DI(\control_BCD.state_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\control_BCD.state [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0100)
  ) \control_BCD.state_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(rst),
    .B(\control_BCD.in_sum_DEC [3]),
    .C(\control_BCD.in_sum_UND [3]),
    .D(\control_BCD.state [3]),
    .Z(\control_BCD.state_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \control_BCD.state_TRELLIS_FF_Q_3  (
    .CLK(clk),
    .DI(\control_BCD.state_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\control_BCD.state [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \control_BCD.state_TRELLIS_FF_Q_3_DI_PFUMX_Z  (
    .ALUT(\control_BCD.state_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT ),
    .BLUT(init_LUT4_C_Z),
    .C0(rst),
    .Z(\control_BCD.state_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \control_BCD.state_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\control_BCD.state_TRELLIS_FF_Q_3_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \control_BCD.state_TRELLIS_FF_Q_4  (
    .CLK(clk),
    .DI(\control_BCD.state_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\control_BCD.state [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX \control_BCD.state_TRELLIS_FF_Q_4_DI_PFUMX_Z  (
    .ALUT(\control_BCD.state_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT ),
    .BLUT(\control_BCD.state_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT ),
    .C0(rst),
    .Z(\control_BCD.state_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'h0000)
  ) \control_BCD.state_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(\control_BCD.state_TRELLIS_FF_Q_4_DI_PFUMX_Z_ALUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h80ff)
  ) \control_BCD.state_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT_LUT4_Z  (
    .A(\control_BCD.in_sum_DEC [3]),
    .B(\control_BCD.in_sum_UND [3]),
    .C(\control_BCD.state [3]),
    .D(\control_BCD.out_S2_PFUMX_Z_C0 [4]),
    .Z(\control_BCD.state_TRELLIS_FF_Q_4_DI_PFUMX_Z_BLUT )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \control_BCD.state_TRELLIS_FF_Q_5  (
    .CLK(clk),
    .DI(\control_BCD.state_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\control_BCD.state [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \control_BCD.state_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(rst),
    .D(\control_BCD.state [5]),
    .Z(\control_BCD.state_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \control_BCD.state_TRELLIS_FF_Q_6  (
    .CLK(clk),
    .DI(\control_BCD.state_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\control_BCD.state [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h1000)
  ) \control_BCD.state_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(rst),
    .B(\control_BCD.in_sum_DEC [3]),
    .C(\control_BCD.state [3]),
    .D(\control_BCD.in_sum_UND [3]),
    .Z(\control_BCD.state_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \control_BCD.state_TRELLIS_FF_Q_7  (
    .CLK(clk),
    .DI(\control_BCD.state_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\control_BCD.state [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \control_BCD.state_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(rst),
    .D(\control_BCD.state [8]),
    .Z(\control_BCD.state_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:16.100-16.154" */
  TRELLIS_FF #(
    .CEMUX("1"),
    .CLKMUX("CLK"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \control_BCD.state_TRELLIS_FF_Q_8  (
    .CLK(clk),
    .DI(\control_BCD.state_TRELLIS_FF_Q_8_DI ),
    .LSR(1'h0),
    .Q(\control_BCD.state [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'h3000)
  ) \control_BCD.state_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(rst),
    .C(\control_BCD.state [4]),
    .D(init_LUT4_C_A[0]),
    .Z(\control_BCD.state_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hfff4)
  ) init_LUT4_A (
    .A(init),
    .B(\control_BCD.state [0]),
    .C(rst),
    .D(\control_BCD.state [1]),
    .Z(\control_BCD.state_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'hf444)
  ) init_LUT4_C (
    .A(init_LUT4_C_A[0]),
    .B(\control_BCD.state [4]),
    .C(init),
    .D(\control_BCD.state [0]),
    .Z(init_LUT4_C_Z)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) init_LUT4_C_A_LUT4_Z (
    .A(\acc.N [2]),
    .B(\acc.N [1]),
    .C(\acc.N [3]),
    .D(\acc.N [0]),
    .Z(init_LUT4_C_A[0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_CEN_DEC_UND_BIN.out_CEN_TRELLIS_FF_Q  (
    .CE(\control_BCD.out_S1 ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.out_CEN [2]),
    .LSR(\control_BCD.out_RST ),
    .Q(\lsr_CEN_DEC_UND_BIN.out_CEN [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_CEN_DEC_UND_BIN.out_CEN_TRELLIS_FF_Q_1  (
    .CE(\control_BCD.out_S1 ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.out_CEN [1]),
    .LSR(\control_BCD.out_RST ),
    .Q(\lsr_CEN_DEC_UND_BIN.out_CEN [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_CEN_DEC_UND_BIN.out_CEN_TRELLIS_FF_Q_2  (
    .CE(\control_BCD.out_S1 ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.out_CEN [0]),
    .LSR(\control_BCD.out_RST ),
    .Q(\lsr_CEN_DEC_UND_BIN.out_CEN [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_CEN_DEC_UND_BIN.out_CEN_TRELLIS_FF_Q_3  (
    .CE(\control_BCD.out_S1 ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.out_DEC [3]),
    .LSR(\control_BCD.out_RST ),
    .Q(\lsr_CEN_DEC_UND_BIN.out_CEN [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q  (
    .CE(\control_BCD.out_S4_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_DI ),
    .LSR(\control_BCD.out_RST ),
    .Q(\lsr_CEN_DEC_UND_BIN.out_DEC [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_1  (
    .CE(\control_BCD.out_S4_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_1_DI ),
    .LSR(\control_BCD.out_RST ),
    .Q(\lsr_CEN_DEC_UND_BIN.out_DEC [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc1ce)
  ) \lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\lsr_CEN_DEC_UND_BIN.out_DEC [0]),
    .B(\lsr_CEN_DEC_UND_BIN.out_DEC [1]),
    .C(\control_BCD.out_S1 ),
    .D(\lsr_CEN_DEC_UND_BIN.out_DEC [2]),
    .Z(\lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_2  (
    .CE(\control_BCD.out_S4_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_2_DI ),
    .LSR(\control_BCD.out_RST ),
    .Q(\lsr_CEN_DEC_UND_BIN.out_DEC [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_CEN_DEC_UND_BIN.out_DEC [1]),
    .C(\control_BCD.out_S1 ),
    .D(\lsr_CEN_DEC_UND_BIN.out_DEC [0]),
    .Z(\lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_3  (
    .CE(\control_BCD.out_S4_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_3_DI ),
    .LSR(\control_BCD.out_RST ),
    .Q(\lsr_CEN_DEC_UND_BIN.out_DEC [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf033)
  ) \lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_CEN_DEC_UND_BIN.out_DEC [0]),
    .C(\lsr_CEN_DEC_UND_BIN.out_UND [3]),
    .D(\control_BCD.out_S1 ),
    .Z(\lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_CEN_DEC_UND_BIN.out_DEC [2]),
    .C(\control_BCD.in_sum_DEC [3]),
    .D(\control_BCD.out_S1 ),
    .Z(\lsr_CEN_DEC_UND_BIN.out_DEC_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q  (
    .CE(\control_BCD.out_S3_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_DI ),
    .LSR(\control_BCD.out_RST ),
    .Q(\lsr_CEN_DEC_UND_BIN.out_UND [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_1  (
    .CE(\control_BCD.out_S3_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_1_DI ),
    .LSR(\control_BCD.out_RST ),
    .Q(\lsr_CEN_DEC_UND_BIN.out_UND [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'hc1ce)
  ) \lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(\lsr_CEN_DEC_UND_BIN.out_UND [0]),
    .B(\lsr_CEN_DEC_UND_BIN.out_UND [1]),
    .C(\control_BCD.out_S1 ),
    .D(\lsr_CEN_DEC_UND_BIN.out_UND [2]),
    .Z(\lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_2  (
    .CE(\control_BCD.out_S3_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_2_DI ),
    .LSR(\control_BCD.out_RST ),
    .Q(\lsr_CEN_DEC_UND_BIN.out_UND [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hfc03)
  ) \lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_CEN_DEC_UND_BIN.out_UND [1]),
    .C(\control_BCD.out_S1 ),
    .D(\lsr_CEN_DEC_UND_BIN.out_UND [0]),
    .Z(\lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_3  (
    .CE(\control_BCD.out_S3_LUT4_D_Z ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_3_DI ),
    .LSR(\control_BCD.out_RST ),
    .Q(\lsr_CEN_DEC_UND_BIN.out_UND [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf033)
  ) \lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_CEN_DEC_UND_BIN.out_UND [0]),
    .C(\lsr_CEN_DEC_UND_BIN.reg_BIN [8]),
    .D(\control_BCD.out_S1 ),
    .Z(\lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hccf0)
  ) \lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_CEN_DEC_UND_BIN.out_UND [2]),
    .C(\control_BCD.in_sum_UND [3]),
    .D(\control_BCD.out_S1 ),
    .Z(\lsr_CEN_DEC_UND_BIN.out_UND_TRELLIS_FF_Q_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:81.170-81.229" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET"),
    .SRMODE("LSR_OVER_CE")
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q  (
    .CE(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(in_BIN[0]),
    .LSR(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_LSR ),
    .Q(\lsr_CEN_DEC_UND_BIN.reg_BIN [0])
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_1  (
    .CE(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_1_DI ),
    .LSR(1'h0),
    .Q(\lsr_CEN_DEC_UND_BIN.reg_BIN [8])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_1_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_CEN_DEC_UND_BIN.reg_BIN [7]),
    .C(in_BIN[8]),
    .D(\control_BCD.out_RST ),
    .Z(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_1_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_2  (
    .CE(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_2_DI ),
    .LSR(1'h0),
    .Q(\lsr_CEN_DEC_UND_BIN.reg_BIN [7])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_2_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_CEN_DEC_UND_BIN.reg_BIN [6]),
    .C(in_BIN[7]),
    .D(\control_BCD.out_RST ),
    .Z(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_2_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_3  (
    .CE(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_3_DI ),
    .LSR(1'h0),
    .Q(\lsr_CEN_DEC_UND_BIN.reg_BIN [6])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_3_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_CEN_DEC_UND_BIN.reg_BIN [5]),
    .C(in_BIN[6]),
    .D(\control_BCD.out_RST ),
    .Z(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_3_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_4  (
    .CE(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_4_DI ),
    .LSR(1'h0),
    .Q(\lsr_CEN_DEC_UND_BIN.reg_BIN [5])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_4_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_CEN_DEC_UND_BIN.reg_BIN [4]),
    .C(in_BIN[5]),
    .D(\control_BCD.out_RST ),
    .Z(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_4_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_5  (
    .CE(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_5_DI ),
    .LSR(1'h0),
    .Q(\lsr_CEN_DEC_UND_BIN.reg_BIN [4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_5_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_CEN_DEC_UND_BIN.reg_BIN [3]),
    .C(in_BIN[4]),
    .D(\control_BCD.out_RST ),
    .Z(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_5_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_6  (
    .CE(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_6_DI ),
    .LSR(1'h0),
    .Q(\lsr_CEN_DEC_UND_BIN.reg_BIN [3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_6_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_CEN_DEC_UND_BIN.reg_BIN [2]),
    .C(in_BIN[3]),
    .D(\control_BCD.out_RST ),
    .Z(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_6_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_7  (
    .CE(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_7_DI ),
    .LSR(1'h0),
    .Q(\lsr_CEN_DEC_UND_BIN.reg_BIN [2])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_7_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_CEN_DEC_UND_BIN.reg_BIN [1]),
    .C(in_BIN[2]),
    .D(\control_BCD.out_RST ),
    .Z(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_7_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "BCD.v:32.23-44.4|lsr_CEN_DEC_UND_BIN.v:26.3-45.6|/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:46.101-46.163" */
  TRELLIS_FF #(
    .CEMUX("CE"),
    .CLKMUX("INV"),
    .GSR("DISABLED"),
    .LSRMUX("LSR"),
    .REGSET("RESET")
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_8  (
    .CE(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_CE ),
    .CLK(clk),
    .DI(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_8_DI ),
    .LSR(1'h0),
    .Q(\lsr_CEN_DEC_UND_BIN.reg_BIN [1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:124.33-125.56" */
  LUT4 #(
    .INIT(16'hf0cc)
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_8_DI_LUT4_Z  (
    .A(1'h0),
    .B(\lsr_CEN_DEC_UND_BIN.reg_BIN [0]),
    .C(in_BIN[1]),
    .D(\control_BCD.out_RST ),
    .Z(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_8_DI )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'hfff0)
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_CE_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\control_BCD.out_S1 ),
    .D(\control_BCD.out_RST ),
    .Z(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_CE )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h0f00)
  ) \lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_LSR_LUT4_Z  (
    .A(1'h0),
    .B(1'h0),
    .C(\control_BCD.out_RST ),
    .D(\control_BCD.out_S1 ),
    .Z(\lsr_CEN_DEC_UND_BIN.reg_BIN_TRELLIS_FF_Q_LSR )
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:134.39-135.56" */
  LUT4 #(
    .INIT(16'h4000)
  ) out_DONE_LUT4_C (
    .A(\control_BCD.state [0]),
    .B(out_DONE_LUT4_C_B[1]),
    .C(out_DONE),
    .D(out_DONE_LUT4_C_B[3]),
    .Z(out_DONE_PFUMX_Z_BLUT)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:119.33-120.56" */
  LUT4 #(
    .INIT(16'h000f)
  ) out_DONE_LUT4_C_B_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(\control_BCD.state [6]),
    .D(\control_BCD.state [7]),
    .Z(out_DONE_LUT4_C_B[4])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) out_DONE_LUT4_C_B_LUT4_Z_1 (
    .A(\control_BCD.state [1]),
    .B(\control_BCD.state [5]),
    .C(\control_BCD.state [8]),
    .D(\control_BCD.state [3]),
    .Z(out_DONE_LUT4_C_B[1])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:128.32-129.56" */
  LUT4 #(
    .INIT(16'h0001)
  ) out_DONE_LUT4_C_B_LUT4_Z_2 (
    .A(\control_BCD.state [4]),
    .B(\control_BCD.state [2]),
    .C(\control_BCD.state [6]),
    .D(\control_BCD.state [7]),
    .Z(out_DONE_LUT4_C_B[3])
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:138.19-138.63" */
  PFUMX out_DONE_PFUMX_Z (
    .ALUT(out_DONE_PFUMX_Z_ALUT),
    .BLUT(out_DONE_PFUMX_Z_BLUT),
    .C0(\control_BCD.state [1]),
    .Z(out_DONE)
  );
  /* module_not_derived = 32'd1 */
  /* src = "/home/daniel-puentes/miniconda3/envs/digital/bin/../share/yosys/ecp5/cells_map.v:136.39-137.56" */
  LUT4 #(
    .INIT(16'hffff)
  ) out_DONE_PFUMX_Z_ALUT_LUT4_Z (
    .A(1'h0),
    .B(1'h0),
    .C(1'h0),
    .D(1'h0),
    .Z(out_DONE_PFUMX_Z_ALUT)
  );
  assign \acc.add  = \control_BCD.out_S5 ;
  assign \acc.clk  = clk;
  assign \acc.rst  = \control_BCD.out_RST ;
  assign \control_BCD.clk  = clk;
  assign \control_BCD.in_init  = init;
  assign \control_BCD.out_DONE  = out_DONE;
  assign \control_BCD.out_S1_PFUMX_Z_C0 [3:0] = { out_DONE_LUT4_C_B[1], \control_BCD.out_S1 , out_DONE_LUT4_C_B[3], \control_BCD.state [0] };
  assign \control_BCD.out_S2_PFUMX_Z_C0 [3:0] = { out_DONE_LUT4_C_B[1], \control_BCD.out_S2 , \control_BCD.state [4], \control_BCD.state [0] };
  assign \control_BCD.out_S4_PFUMX_Z_C0 [3:0] = { out_DONE_LUT4_C_B[1], \control_BCD.out_S4 , out_DONE_LUT4_C_B[3], \control_BCD.state [0] };
  assign \control_BCD.rst  = rst;
  assign init_LUT4_C_A[4:1] = { rst, \control_BCD.state [0], init, \control_BCD.state [4] };
  assign \lsr_CEN_DEC_UND_BIN.clk  = clk;
  assign \lsr_CEN_DEC_UND_BIN.in_BIN  = in_BIN;
  assign \lsr_CEN_DEC_UND_BIN.in_DEC  = \control_BCD.in_sum_DEC ;
  assign \lsr_CEN_DEC_UND_BIN.in_UND  = \control_BCD.in_sum_UND ;
  assign \lsr_CEN_DEC_UND_BIN.load_BIN  = \control_BCD.out_RST ;
  assign \lsr_CEN_DEC_UND_BIN.load_DEC  = \control_BCD.out_S4 ;
  assign \lsr_CEN_DEC_UND_BIN.load_UND  = \control_BCD.out_S3 ;
  assign \lsr_CEN_DEC_UND_BIN.shift  = \control_BCD.out_S1 ;
  assign \mux_DEV.SELECT  = \control_BCD.out_S2 ;
  assign \mux_DEV.out [2:0] = 3'h3;
  assign \mux_UND.SELECT  = \control_BCD.out_S2 ;
  assign \mux_UND.out  = { \mux_DEV.out [3], 3'h3 };
  assign out_CEN = \lsr_CEN_DEC_UND_BIN.out_CEN ;
  assign out_DEC = \lsr_CEN_DEC_UND_BIN.out_DEC ;
  assign { out_DONE_LUT4_C_B[2], out_DONE_LUT4_C_B[0] } = { \control_BCD.out_S3 , \control_BCD.state [0] };
  assign out_UND = \lsr_CEN_DEC_UND_BIN.out_UND ;
  assign \sum_DEC.A  = \lsr_CEN_DEC_UND_BIN.out_DEC ;
  assign \sum_DEC.B  = { \mux_DEV.out [3], 3'h3 };
  assign \sum_DEC.out  = \control_BCD.in_sum_DEC ;
  assign \sum_UND.A  = \lsr_CEN_DEC_UND_BIN.out_UND ;
  assign \sum_UND.B  = { \mux_DEV.out [3], 3'h3 };
  assign \sum_UND.out  = \control_BCD.in_sum_UND ;
  assign w_RST = \control_BCD.out_RST ;
  assign w_S1 = \control_BCD.out_S1 ;
  assign w_S2 = \control_BCD.out_S2 ;
  assign w_S3 = \control_BCD.out_S3 ;
  assign w_S4 = \control_BCD.out_S4 ;
  assign w_S5 = \control_BCD.out_S5 ;
  assign w_mux_DEC = { \mux_DEV.out [3], 3'h3 };
  assign w_mux_UND = { \mux_DEV.out [3], 3'h3 };
  assign w_sum_DEC = \control_BCD.in_sum_DEC ;
  assign w_sum_UND = \control_BCD.in_sum_UND ;
endmodule
