
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP2 for linux64 - Dec 03, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/s267517/.synopsys_dc_gui/preferences.tcl
set GATE_PATH			../output
../output
set LOG_PATH			../log
../log
set REPORT_PATH			../rpt
../rpt
set TECH 			NangateOpenCell
NangateOpenCell
set TOPLEVEL			riscv_core
riscv_core
set search_path [ join "../techlib/ $search_path" ]
../techlib/ . /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/syn_ver /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/sim_ver
set search_path [ join "$GATE_PATH $search_path" ]
../output ../techlib/ . /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/syn_ver /eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/dw/sim_ver
source ../bin/$TECH.dc_setup_scan.tcl
Loading db file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading db file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'
Warning: Overwriting design file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'. (DDB-24)
Loaded 0 designs.
read_ddc $TOPLEVEL.ddc
Reading ddc file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 23 designs.
Current design is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800 cluster_clock_gating riscv_if_stage_2_128_0_1a110800 riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 riscv_load_store_unit riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16 riscv_pmp_N_PMP_ENTRIES16 riscv_prefetch_L0_buffer riscv_hwloop_controller_N_REGS2 riscv_compressed_decoder_FPU0 register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0 riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6 riscv_controller_FPU0 riscv_int_controller_PULP_SECURE1 riscv_hwloop_regs_N_REGS2 riscv_alu_SHARED_INT_DIV0_FPU0 riscv_mult_SHARED_DSP_MULT0 riscv_L0_buffer_RDATA_IN_WIDTH128 riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0 alu_popcnt alu_ff riscv_alu_div
#link
#check_design
create_logic_port -direction in test_mode_tp
test_mode_tp
compile_ultra -incremental -gate_clock -scan -no_autoungroup
Loading db file '/eda/synopsys/2020-21/RHELx86/SYN_2020.09-SP2/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.2 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.2 |     *     |
============================================================================


Information: There are 2098 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'or'. (PWR-1047)

Loaded alib file './alib-52/NangateOpenCellLibrary_typical_ccs_scan.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: Skipping clock gating on design cluster_clock_gating, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_hwloop_controller_N_REGS2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_compressed_decoder_FPU0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design register_file_test_wrap_ADDR_WIDTH6_FPU0_Zfinx0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design riscv_alu_SHARED_INT_DIV0_FPU0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_popcnt, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu_ff, since there are no registers. (PWR-806)
Information: Performing clock-gating on design riscv_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_Zfinx0. (PWR-730)
Information: Performing clock-gating on design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16. (PWR-730)
Information: Performing clock-gating on design riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5. (PWR-730)
Information: Performing clock-gating on design riscv_hwloop_regs_N_REGS2. (PWR-730)
Information: Performing clock-gating on design riscv_L0_buffer_RDATA_IN_WIDTH128. (PWR-730)
Information: Performing clock-gating on design riscv_prefetch_L0_buffer. (PWR-730)
Information: Performing clock-gating on design riscv_load_store_unit. (PWR-730)
Information: Performing clock-gating on design riscv_alu_div. (PWR-730)
Information: Performing clock-gating on design riscv_if_stage_2_128_0_1a110800. (PWR-730)
Information: Performing clock-gating on design riscv_controller_FPU0. (PWR-730)
Information: Performing clock-gating on design riscv_int_controller_PULP_SECURE1. (PWR-730)
Information: Performing clock-gating on design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5. (PWR-730)
Information: Performing clock-gating on design riscv_mult_SHARED_DSP_MULT0. (PWR-730)
Information: Performing clock-gating on design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800. (PWR-730)
Information: Performing clock-gating on design riscv_pmp_N_PMP_ENTRIES16. (PWR-730)
Information: Automatic shift-register identification is enabled for scan. Not all registers will be scan-replaced. (OPT-467)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:25   63914.5      2.57    1398.3   13780.2                           1350836.7500
    0:00:28   63893.2      0.88    1295.9   11757.0                           1356028.0000
    0:00:30   63675.9      0.85    1237.7   11683.1                           1350125.5000
    0:00:33   63338.3      0.85    1195.7   11258.7                           1339229.8750
Information: Complementing port 'instr_addr_o_18__BAR' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'instr_addr_o_18_'. (OPT-319)
Information: Complementing port 'instr_addr_o_14__BAR' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'instr_addr_o_14_'. (OPT-319)
Information: Complementing port 'instr_addr_o_4__BAR' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'instr_addr_o_4_'. (OPT-319)
Information: Complementing port 'data_addr_o_31__BAR' in design 'riscv_pmp_N_PMP_ENTRIES16'.
	 The new name of the port is 'data_addr_o_31_'. (OPT-319)
Information: Complementing port 'is_decoding_i_BAR' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16'.
	 The new name of the port is 'is_decoding_i'. (OPT-319)
Information: Complementing port 'is_decoding_o_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'is_decoding_o'. (OPT-319)
Information: Complementing port 'is_decoding_o_BAR' in design 'riscv_controller_FPU0'.
	 The new name of the port is 'is_decoding_o'. (OPT-319)
Information: Complementing port 'csr_access_i' in design 'riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'csr_access_i_BAR'. (OPT-319)
Information: Complementing port 'csr_access_i' in design 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16'.
	 The new name of the port is 'csr_access_i_BAR'. (OPT-319)
Information: Complementing port 'csr_access_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'csr_access_ex_o_BAR'. (OPT-319)
Information: Complementing port 'data_misaligned_ex_i' in design 'riscv_load_store_unit'.
	 The new name of the port is 'data_misaligned_ex_i_BAR'. (OPT-319)
Information: Complementing port 'data_misaligned_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'data_misaligned_ex_o_BAR'. (OPT-319)
Information: Complementing port 'addr_useincr_ex_i' in design 'riscv_load_store_unit'.
	 The new name of the port is 'addr_useincr_ex_i_BAR'. (OPT-319)
Information: Complementing port 'prepost_useincr_ex_o' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'prepost_useincr_ex_o_BAR'. (OPT-319)
    0:00:38   61651.9      0.84    1217.0    9130.0                           1298050.6250
Information: Complementing port 'mult_imm_mux_o[0]' in design 'riscv_decoder_FPU0_FP_DIVSQRT0_PULP_SECURE1_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6'.
	 The new name of the port is 'mult_imm_mux_o[0]_BAR'. (OPT-319)
Information: Complementing port 'addr_useincr_ex_i_BAR' in design 'riscv_load_store_unit'.
	 The new name of the port is 'addr_useincr_ex_i'. (OPT-319)
Information: Complementing port 'prepost_useincr_ex_o_BAR' in design 'riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'.
	 The new name of the port is 'prepost_useincr_ex_o'. (OPT-319)

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:42   61650.8      0.84    1218.3    9130.0                           1298000.5000

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:42   61650.8      0.84    1218.3    9130.0                           1298000.5000
    0:00:46   61404.0      0.84    1216.0    7975.9                           1291464.1250
    0:00:50   60952.6      0.84    1142.3    6620.0                           1267222.8750
    0:00:50   60952.6      0.84    1142.3    6620.0                           1267222.8750
    0:00:50   60960.8      0.81    1125.9    6620.0                           1267849.5000
    0:00:50   60960.8      0.81    1125.9    6620.0                           1267849.5000
    0:01:09   61213.3      0.73    1027.4    4589.5                           1274373.0000

  Beginning Delay Optimization
  ----------------------------
    0:01:10   61211.4      0.73    1027.4    4589.5                           1274323.6250
    0:01:14   61252.4      0.72    1023.2    4074.9                           1276362.2500
    0:01:14   61251.8      0.72    1023.1    4074.9                           1276370.2500
    0:01:18   61295.2      0.72    1019.4    4239.2                           1278605.1250
    0:01:18   61295.2      0.72    1019.4    4239.2                           1278605.1250
    0:01:21   61305.6      0.72    1023.4    4239.3                           1280328.7500


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:21   61305.6      0.72    1023.4    4239.3                           1280328.7500
    0:01:25   60838.7      0.71     981.8      13.8 instr_req_o               1254351.5000
    0:01:26   60851.8      0.71     977.6      13.8 id_stage_i/registers_i/riscv_register_file_i/mem_reg_24__23_/D 1254418.1250
    0:01:27   60861.9      0.71     976.5       0.0                           1254621.3750
    0:01:30   60808.1      0.71     978.9       0.0                           1251651.3750
    0:01:30   60808.1      0.71     978.9       0.0                           1251651.3750
    0:01:30   60808.7      0.71     978.5       0.0                           1251672.6250
    0:01:30   60808.7      0.71     978.5       0.0                           1251672.6250
    0:01:33   60849.9      0.71     972.7       0.0                           1252828.6250
    0:01:33   60849.9      0.71     972.7       0.0                           1252828.6250
    0:01:34   60849.9      0.71     972.7       0.0                           1252828.6250
    0:01:34   60849.9      0.71     972.7       0.0                           1252828.6250
    0:01:34   60849.9      0.71     972.7       0.0                           1252828.6250
    0:01:36   60872.0      0.70     955.4       0.0                           1253286.8750
    0:01:40   60917.7      0.70     899.7       0.0                           1253998.3750
    0:01:42   60945.1      0.70     881.2       0.0                           1254792.3750
    0:01:43   60965.1      0.70     875.1       0.0                           1255535.2500
    0:01:45   60997.3      0.70     866.1       0.0                           1256727.2500
    0:01:46   61010.6      0.70     861.2       0.0                           1257205.8750
    0:01:47   61035.6      0.70     857.7       0.0                           1258499.7500
    0:01:50   61070.7      0.70     855.1       0.0                           1260329.2500
    0:01:53   61025.7      0.70     871.2       0.0                           1258109.2500
    0:01:53   61025.7      0.70     871.2       0.0                           1258109.2500
    0:01:53   61025.7      0.70     871.2       0.0                           1258109.2500
    0:01:53   61025.7      0.70     871.2       0.0                           1258109.2500
    0:01:55   61031.3      0.70     918.6       0.0                           1258346.0000
    0:01:55   61031.3      0.70     918.6       0.0                           1258346.0000
    0:01:55   61031.3      0.70     918.6       0.0                           1258346.0000
    0:01:55   61031.3      0.70     918.6       0.0                           1258346.0000
    0:01:55   61031.3      0.70     918.6       0.0                           1258346.0000
    0:01:56   61031.3      0.70     918.6       0.0                           1258346.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:57   61031.3      0.70     918.6       0.0                           1258346.0000
    0:02:00   61032.6      0.70     918.6       0.0                           1258350.2500
    0:02:04   60815.6      0.70     945.7       0.0                           1252417.7500
    0:02:09   60660.5      0.70     928.7       0.0                           1246355.7500
    0:02:09   60656.5      0.70     928.7       0.0                           1245938.3750
    0:02:15   60404.9      0.73    1014.7       0.0                           1236268.7500
    0:02:17   60420.0      0.71     980.8       0.0                           1236800.3750
    0:02:18   60418.2      0.71     980.9       0.0                           1236757.3750
    0:02:18   60418.2      0.71     980.9       0.0                           1236757.3750
    0:02:20   60430.4      0.70     979.8       0.0                           1237506.7500
    0:02:20   60430.4      0.70     979.8       0.0                           1237506.7500
    0:02:20   60430.4      0.70     979.8       0.0                           1237506.7500
    0:02:20   60430.4      0.70     979.8       0.0                           1237506.7500
    0:02:20   60430.4      0.70     979.8       0.0                           1237506.7500
    0:02:20   60430.4      0.70     979.8       0.0                           1237506.7500
    0:02:24   60429.3      0.70     979.3      26.0                           1237471.3750
    0:02:26   60427.5      0.70     979.1      26.0                           1237417.0000
    0:02:28   60427.5      0.70     979.0      26.0                           1237407.1250
    0:02:28   60427.5      0.70     979.0      26.0                           1237407.1250
    0:02:28   60427.5      0.70     979.0      26.0                           1237407.1250
    0:02:33   60416.6      0.70     977.9      26.5                           1236558.5000
Loading db file '/home/s267517/assignment/riscv/gate/scan/syn/techlib/NangateOpenCellLibrary_typical_ccs_scan.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'ex_stage_i/alu_i/int_div_div_i/Rst_RBI': 3031 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
set_dft_clock_gating_pin [get_cells * -hierarchical -filter "@ref_name =~ SNPS_CLOCK_GATE*"] -pin_name TE
Accepted clock gating pin specification
1
report_area > ${REPORT_PATH}/area_pre_dft.txt
#set_dft_configuration -scan_compression enable
set_dft_configuration -testability enable
Accepted dft configuration specification.
1
set test_default_scan_style multiplexed_flip_flop
multiplexed_flip_flop
set_scan_element false NangateOpenCellLibrary/DLH_X1
1
### Set pins functionality ###
set_dft_signal  -view existing_dft -type ScanEnable -port test_en_i
Accepted dft signal specification for modes: all_dft
1
set_dft_signal  -view spec -type ScanEnable -port test_en_i 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -view existing_dft -type Constant -active_state 1 -port test_mode_tp
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -view spec -type TestMode -active_state 1 -port test_mode_tp
Accepted dft signal specification for modes: all_dft
1
# Global automatic test point insertion
set_testability_configuration -control_signal test_mode_tp -test_points_per_scan_cell 16
Information: Creating global testability configuration for all targets.
Accepted testability configuration specification for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
1
set_testability_configuration -target core_wrapper
Information: Creating testability configuration for target 'core_wrapper'.
Accepted testability configuration specification for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
1
set_testability_configuration -target random_resistant -random_pattern_count 1024
Information: Creating testability configuration for target 'random_resistant'.
Accepted testability configuration specification for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
1
set_testability_configuration -target x_blocking
Information: Creating testability configuration for target 'x_blocking'.
Accepted testability configuration specification for design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
1
set_scan_configuration -chain_count 10
Accepted scan configuration for modes: all_dft
1
#set_scan_compression_configuration -max_length 100
create_test_protocol -infer_asynch -infer_clock
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...inferring clock signals...
Information: Inferred system/test clock port clk_i (45.0,55.0). (TEST-260)
  ...inferring asynchronous signals...
Information: Inferred active low asynchronous control port rst_ni. (TEST-261)
1
dft_drc
In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Pre-DFT violations...

Warning: Clock gating cell if_stage_i/clk_gate_instr_rdata_id_o_reg_17_ has unconnected test pin. (TEST-130)
Information: There are 96 other cells with the same violation. (TEST-171)

Pre-DFT violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 194

-----------------------------------------------------------------

97 PRE-DFT VIOLATIONS
    97 Test pin of clock gating cell is unconnected violations (TEST-130)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  98 out of 3125 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *  98 cells are clock gating cells
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *3027 cells are valid scan cells

Information: Test design rule checking completed. (TEST-123)
1
run_test_point_analysis
Information: Modelling clock gating cell core_clock_gate_i/cgc. Associated lib cell CLKGATETST_X1 has clock gating attribute.
Information: Starting test point analysis.
Information: Test Point analysis directory is /home/s267517/assignment/riscv/gate/scan/syn/run/_snpDft_s267517.4704.0
Information: SpyGlass run started at 01:26:06 PM on Jan 14 2022 
Information: SpyGlass Predictive Analyzer(R) - Version SpyGlass_vR-2020.12
Information: Synthesis completed.

Estimated stuck-at test coverage: 100.00%

Analysis for 'random_resistant' target started.
 No per-target limit specified.
 Estimated random pattern test coverage: 60.35%
 Analyzing top design
 8 test points found with estimated random pattern coverage: 67.51%
 16 test points found with estimated random pattern coverage: 69.85%
 24 test points found with estimated random pattern coverage: 71.36%
 32 test points found with estimated random pattern coverage: 72.40%
 40 test points found with estimated random pattern coverage: 73.32%
 48 test points found with estimated random pattern coverage: 74.19%
 56 test points found with estimated random pattern coverage: 74.91%
 64 test points found with estimated random pattern coverage: 75.55%
 72 test points found with estimated random pattern coverage: 76.08%
 80 test points found with estimated random pattern coverage: 76.69%
 88 test points found with estimated random pattern coverage: 77.15%
 96 test points found with estimated random pattern coverage: 77.57%
 104 test points found with estimated random pattern coverage: 77.97%
 112 test points found with estimated random pattern coverage: 78.34%
 120 test points found with estimated random pattern coverage: 78.67%
 128 test points found with estimated random pattern coverage: 78.94%
 136 test points found with estimated random pattern coverage: 79.23%
 144 test points found with estimated random pattern coverage: 79.47%
 152 test points found with estimated random pattern coverage: 79.68%
 152 test points found.
Analysis for 'random_resistant' target completed.

Analysis for 'x_blocking' target started.
 0 test points found.
Analysis for 'x_blocking' target completed.

SpyGlass-DFT Technology Summary:
 Random pattern test coverage = 79.68% (initially 60.35%)
 Percentage of scannable flops = 100.0%


SpyGlass Message Summary:
 Reported Messages: 0 Fatals, 0 Errors, 0 Warnings, 22 Infos

Information: SpyGlass critical reports for the current run are present in directory '_snpDft_s267517.4704.0/sg_config/consolidated_reports/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_sg_dft_testpoint_analysis/'.

Information: SpyGlass run completed at 01:41:58 PM on Jan 14 2022
Information: Test point analysis completed.
1
preview_dft > ${REPORT_PATH}/preview_dft.txt
insert_dft
Warning: Design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Starting test design rule checking. (TEST-222)
Warning: Violations occurred during test design rule checking. (TEST-124)
Information: Test design rule checking completed. (TEST-123)
Warning: No valid test points found in test point file for target 'x_blocking'.
Information: DFT core wrapping client disabled; banking anticipates no core wrapping. (TEST-1290)
  Architecting Scan Chains
* "/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7.v" file correctly generated *
Writing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7.ctl'...
Loading verilog file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7.v

Inferred memory devices in process
	in routine riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7 line 32 in file
		'/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dtc_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Removing netlist file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7.v'...
Removing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7.ctl'...
  Structuring 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7'
  Mapping 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7'
* "/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0.v" file correctly generated *
Writing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0.ctl'...
Loading verilog file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0.v

Inferred memory devices in process
	in routine riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0 line 32 in file
		'/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dtc_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Removing netlist file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0.v'...
Removing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0.ctl'...
  Structuring 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0'
  Mapping 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_7_0'
* "/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3.v" file correctly generated *
Writing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3.ctl'...
Loading verilog file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3.v

Inferred memory devices in process
	in routine riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3 line 31 in file
		'/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       dtc_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Removing netlist file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3.v'...
Removing test model file '/home/s267517/assignment/riscv/gate/scan/syn/run/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3.ctl'...
  Structuring 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3'
  Mapping 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800_tp_sdtc_3'
Information: Starting Test Point Routing
Information: Test Point Routing Complete.
  Routing Scan Chains
  Routing Global Signals
Warning: Disconnecting pin 'RISCY_PMP_pmp_unit_i/U_dft_tp_sdtc_ip_0/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'RISCY_PMP_pmp_unit_i/U_dft_tp_sdtc_ip_1/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'RISCY_PMP_pmp_unit_i/U_dft_tp_sdtc_ip_2/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'RISCY_PMP_pmp_unit_i/U_dft_tp_sdtc_ip_3/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'RISCY_PMP_pmp_unit_i/U_dft_tp_sdtc_ip_4/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'RISCY_PMP_pmp_unit_i/U_dft_tp_sdtc_ip_5/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'id_stage_i/U_dft_tp_sdtc_ip_8/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/U_dft_tp_sdtc_ip_6/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/U_dft_tp_sdtc_ip_7/SE' to route scan enable. (TEST-394)
Warning: Disconnecting pin 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/U_dft_tp_sdtc_ip_9/SE' to route scan enable. (TEST-394)
  Mapping New Logic
Resetting current test mode
Warning: Design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:34   65696.9      1.79    3392.8   58092.2 id_stage_i/registers_i/riscv_register_file_i/n9207
    0:00:34   65696.9      1.79    3392.8   58092.2 id_stage_i/registers_i/riscv_register_file_i/n9207
    0:00:34   65696.9      1.79    3392.8   58092.2 id_stage_i/registers_i/riscv_register_file_i/n9207
    0:00:34   65699.6      1.79    3228.3   13444.7 id_stage_i/registers_i/riscv_register_file_i/n9208
    0:00:34   65699.6      1.79    3228.3   13444.7 id_stage_i/registers_i/riscv_register_file_i/n9208
    0:00:34   65699.6      1.79    3228.3   13444.7 id_stage_i/registers_i/riscv_register_file_i/n9208
    0:00:34   65704.9      0.97    2135.5   12912.0 cs_registers_i/n4187     
    0:00:34   65704.9      0.97    2135.5   12912.0 cs_registers_i/n4187     
    0:00:34   65704.9      0.97    2135.5   12912.0 cs_registers_i/n4187     
    0:00:34   65704.9      0.97    2135.5   12912.0 cs_registers_i/n4187     
    0:00:34   65704.9      0.97    2135.5   12912.0 cs_registers_i/n4187     
    0:00:34   65704.9      0.97    2135.5   12912.0 cs_registers_i/n4187     
    0:00:34   65704.9      0.97    2135.5   12912.0 cs_registers_i/n4187     
    0:00:34   65710.2      0.97    1723.3   12383.3 id_stage_i/registers_i/riscv_register_file_i/net46220
    0:00:34   65710.2      0.97    1723.3   12383.3 id_stage_i/registers_i/riscv_register_file_i/net46220
    0:00:34   65710.2      0.97    1723.3   12383.3 id_stage_i/registers_i/riscv_register_file_i/net46220
    0:00:34   65710.2      0.97    1723.3   12383.3 id_stage_i/registers_i/riscv_register_file_i/net46220
    0:00:34   65710.2      0.97    1723.3   12383.3 id_stage_i/registers_i/riscv_register_file_i/net46220
    0:00:34   65710.2      0.97    1723.3   12383.3 id_stage_i/registers_i/riscv_register_file_i/net46220
    0:00:35   65715.6      0.97    1311.1   11854.7 id_stage_i/registers_i/riscv_register_file_i/net46222
    0:00:35   65715.6      0.97    1311.1   11854.7 id_stage_i/registers_i/riscv_register_file_i/net46222
    0:00:35   65715.6      0.97    1311.1   11854.7 id_stage_i/registers_i/riscv_register_file_i/net46222
    0:00:35   65715.6      0.97    1311.1   11854.7 id_stage_i/registers_i/riscv_register_file_i/net46222
    0:00:35   65715.6      0.97    1311.1   11854.7 id_stage_i/registers_i/riscv_register_file_i/net46222
    0:00:35   65715.6      0.97    1311.1   11854.7 id_stage_i/registers_i/riscv_register_file_i/net46222
    0:00:35   65718.2      0.97    1311.1   10855.8 id_stage_i/registers_i/riscv_register_file_i/net46230
    0:00:35   65718.2      0.97    1311.1   10855.8 id_stage_i/registers_i/riscv_register_file_i/net46230
    0:00:35   65718.2      0.97    1311.1   10855.8 id_stage_i/registers_i/riscv_register_file_i/net46230
    0:00:35   65720.9      0.97    1311.1    9857.3 id_stage_i/registers_i/riscv_register_file_i/net46231
    0:00:35   65720.9      0.97    1311.1    9857.3 id_stage_i/registers_i/riscv_register_file_i/net46231
    0:00:35   65720.9      0.97    1311.1    9857.3 id_stage_i/registers_i/riscv_register_file_i/net46231
    0:00:35   65722.0      0.97    1311.1    8034.7 id_stage_i/registers_i/riscv_register_file_i/net46232
    0:00:35   65722.0      0.97    1311.1    8034.7 id_stage_i/registers_i/riscv_register_file_i/net46232
    0:00:35   65722.0      0.97    1311.1    8034.7 id_stage_i/registers_i/riscv_register_file_i/net46232
    0:00:35   65727.3      0.97    1178.5    7502.3 id_stage_i/hwloop_regs_i/n975
    0:00:35   65727.3      0.97    1178.5    7502.3 id_stage_i/hwloop_regs_i/n975
    0:00:35   65727.3      0.97    1178.5    7502.3 id_stage_i/hwloop_regs_i/n975
    0:00:35   65727.3      0.97    1178.5    7502.3 id_stage_i/hwloop_regs_i/n975
    0:00:35   65727.3      0.97    1178.5    7502.3 id_stage_i/hwloop_regs_i/n975
    0:00:35   65727.3      0.97    1178.5    7502.3 id_stage_i/hwloop_regs_i/n975
    0:00:35   65727.3      0.97    1178.5    7502.3 id_stage_i/hwloop_regs_i/n975
    0:00:35   65732.6      0.97    1178.5    6994.8 cs_registers_i/net46242  
    0:00:35   65732.6      0.97    1178.5    6994.8 cs_registers_i/net46242  
    0:00:35   65732.6      0.97    1178.5    6994.8 cs_registers_i/net46242  
    0:00:35   65732.6      0.97    1178.5    6994.8 cs_registers_i/net46242  
    0:00:35   65732.6      0.97    1178.5    6994.8 cs_registers_i/net46242  
    0:00:35   65732.6      0.97    1178.5    6994.8 cs_registers_i/net46242  
    0:00:35   65733.7      0.97    1178.5    6657.9 cs_registers_i/net46240  
    0:00:35   65733.7      0.97    1178.5    6657.9 cs_registers_i/net46240  
    0:00:35   65733.7      0.97    1178.5    6657.9 cs_registers_i/net46240  
    0:00:35   65739.0      0.97    1178.5    6187.3 id_stage_i/net46250      
    0:00:35   65739.0      0.97    1178.5    6187.3 id_stage_i/net46250      
    0:00:35   65739.0      0.97    1178.5    6187.3 id_stage_i/net46250      
    0:00:35   65739.0      0.97    1178.5    6187.3 id_stage_i/net46250      
    0:00:35   65739.0      0.97    1178.5    6187.3 id_stage_i/net46250      
    0:00:35   65739.0      0.97    1178.5    6187.3 id_stage_i/net46250      
    0:00:35   65740.0      0.97    1178.5    5851.0 id_stage_i/net46251      
    0:00:35   65740.0      0.97    1178.5    5851.0 id_stage_i/net46251      
    0:00:35   65740.0      0.97    1178.5    5851.0 id_stage_i/net46251      
    0:00:35   65742.7      0.97    1178.5    5651.0 id_stage_i/registers_i/riscv_register_file_i/net46319
    0:00:35   65742.7      0.97    1178.5    5651.0 id_stage_i/registers_i/riscv_register_file_i/net46319
    0:00:35   65742.7      0.97    1178.5    5651.0 id_stage_i/registers_i/riscv_register_file_i/net46319
    0:00:35   65743.8      0.97    1178.5    5394.0 id_stage_i/registers_i/riscv_register_file_i/net46320
    0:00:35   65743.8      0.97    1178.5    5394.0 id_stage_i/registers_i/riscv_register_file_i/net46320
    0:00:35   65743.8      0.97    1178.5    5394.0 id_stage_i/registers_i/riscv_register_file_i/net46320
    0:00:35   65746.4      0.97    1178.5    5203.6 if_stage_i/prefetch_128_prefetch_buffer_i/n1235
    0:00:35   65746.4      0.97    1178.5    5203.6 if_stage_i/prefetch_128_prefetch_buffer_i/n1235
    0:00:35   65746.4      0.97    1178.5    5203.6 if_stage_i/prefetch_128_prefetch_buffer_i/n1235
    0:00:35   65748.6      0.97    1178.5    5069.3 id_stage_i/registers_i/riscv_register_file_i/net46268
    0:00:35   65748.6      0.97    1178.5    5069.3 id_stage_i/registers_i/riscv_register_file_i/net46268
    0:00:35   65748.6      0.97    1178.5    5069.3 id_stage_i/registers_i/riscv_register_file_i/net46268
    0:00:35   65750.7      0.97    1178.5    4935.1 id_stage_i/registers_i/riscv_register_file_i/net46267
    0:00:35   65750.7      0.97    1178.5    4935.1 id_stage_i/registers_i/riscv_register_file_i/net46267
    0:00:35   65750.7      0.97    1178.5    4935.1 id_stage_i/registers_i/riscv_register_file_i/net46267
    0:00:35   65752.8      0.97    1178.5    4800.8 id_stage_i/registers_i/riscv_register_file_i/net46266
    0:00:35   65752.8      0.97    1178.5    4800.8 id_stage_i/registers_i/riscv_register_file_i/net46266
    0:00:35   65752.8      0.97    1178.5    4800.8 id_stage_i/registers_i/riscv_register_file_i/net46266
    0:00:35   65754.9      0.97    1178.5    4666.5 id_stage_i/registers_i/riscv_register_file_i/net46265
    0:00:35   65754.9      0.97    1178.5    4666.5 id_stage_i/registers_i/riscv_register_file_i/net46265
    0:00:35   65754.9      0.97    1178.5    4666.5 id_stage_i/registers_i/riscv_register_file_i/net46265
    0:00:35   65760.8      0.97    1178.5    4184.8 id_stage_i/registers_i/riscv_register_file_i/net46280
    0:00:35   65760.8      0.97    1178.5    4184.8 id_stage_i/registers_i/riscv_register_file_i/net46280
    0:00:35   65760.8      0.97    1178.5    4184.8 id_stage_i/registers_i/riscv_register_file_i/net46280
    0:00:35   65760.8      0.97    1178.5    4184.8 id_stage_i/registers_i/riscv_register_file_i/net46280
    0:00:35   65760.8      0.97    1178.5    4184.8 id_stage_i/registers_i/riscv_register_file_i/net46280
    0:00:35   65760.8      0.97    1178.5    4184.8 id_stage_i/registers_i/riscv_register_file_i/net46280
    0:00:35   65760.8      0.97    1178.5    4184.8 id_stage_i/registers_i/riscv_register_file_i/net46280
    0:00:35   65760.8      0.97    1178.5    4184.8 id_stage_i/registers_i/riscv_register_file_i/net46280
    0:00:35   65760.8      0.97    1178.5    4184.8 id_stage_i/registers_i/riscv_register_file_i/net46280
    0:00:35   65760.8      0.97    1178.5    4184.8 id_stage_i/registers_i/riscv_register_file_i/net46280
    0:00:35   65762.9      0.97    1178.5    4050.6 id_stage_i/registers_i/riscv_register_file_i/net46263
    0:00:35   65762.9      0.97    1178.5    4050.6 id_stage_i/registers_i/riscv_register_file_i/net46263
    0:00:35   65762.9      0.97    1178.5    4050.6 id_stage_i/registers_i/riscv_register_file_i/net46263
    0:00:35   65765.0      0.97    1178.5    3916.3 id_stage_i/registers_i/riscv_register_file_i/net46262
    0:00:35   65765.0      0.97    1178.5    3916.3 id_stage_i/registers_i/riscv_register_file_i/net46262
    0:00:35   65765.0      0.97    1178.5    3916.3 id_stage_i/registers_i/riscv_register_file_i/net46262
    0:00:35   65767.2      0.97    1178.5    3782.0 id_stage_i/registers_i/riscv_register_file_i/net46261
    0:00:35   65767.2      0.97    1178.5    3782.0 id_stage_i/registers_i/riscv_register_file_i/net46261
    0:00:35   65767.2      0.97    1178.5    3782.0 id_stage_i/registers_i/riscv_register_file_i/net46261
    0:00:35   65769.3      0.97    1178.5    3647.8 id_stage_i/registers_i/riscv_register_file_i/net46260
    0:00:35   65769.3      0.97    1178.5    3647.8 id_stage_i/registers_i/riscv_register_file_i/net46260
    0:00:35   65769.3      0.97    1178.5    3647.8 id_stage_i/registers_i/riscv_register_file_i/net46260
    0:00:35   65771.4      0.97    1178.5    3513.5 id_stage_i/registers_i/riscv_register_file_i/net46288
    0:00:35   65771.4      0.97    1178.5    3513.5 id_stage_i/registers_i/riscv_register_file_i/net46288
    0:00:35   65771.4      0.97    1178.5    3513.5 id_stage_i/registers_i/riscv_register_file_i/net46288
    0:00:35   65773.6      0.97    1178.5    3379.2 id_stage_i/registers_i/riscv_register_file_i/net46287
    0:00:35   65773.6      0.97    1178.5    3379.2 id_stage_i/registers_i/riscv_register_file_i/net46287
    0:00:35   65773.6      0.97    1178.5    3379.2 id_stage_i/registers_i/riscv_register_file_i/net46287
    0:00:35   65775.7      0.97    1178.5    3245.0 id_stage_i/registers_i/riscv_register_file_i/net46286
    0:00:35   65775.7      0.97    1178.5    3245.0 id_stage_i/registers_i/riscv_register_file_i/net46286
    0:00:35   65775.7      0.97    1178.5    3245.0 id_stage_i/registers_i/riscv_register_file_i/net46286
    0:00:35   65777.8      0.97    1178.5    3110.7 id_stage_i/registers_i/riscv_register_file_i/net46285
    0:00:35   65777.8      0.97    1178.5    3110.7 id_stage_i/registers_i/riscv_register_file_i/net46285
    0:00:35   65777.8      0.97    1178.5    3110.7 id_stage_i/registers_i/riscv_register_file_i/net46285
    0:00:35   65779.9      0.97    1178.5    2980.6 id_stage_i/registers_i/riscv_register_file_i/net46303
    0:00:35   65779.9      0.97    1178.5    2980.6 id_stage_i/registers_i/riscv_register_file_i/net46303
    0:00:35   65779.9      0.97    1178.5    2980.6 id_stage_i/registers_i/riscv_register_file_i/net46303
    0:00:35   65781.0      0.97    1178.5    2723.7 id_stage_i/registers_i/riscv_register_file_i/net46302
    0:00:35   65781.0      0.97    1178.5    2723.7 id_stage_i/registers_i/riscv_register_file_i/net46302
    0:00:35   65781.0      0.97    1178.5    2723.7 id_stage_i/registers_i/riscv_register_file_i/net46302
    0:00:36   65783.1      0.97    1178.5    2593.5 id_stage_i/registers_i/riscv_register_file_i/net46313
    0:00:36   65783.1      0.97    1178.5    2593.5 id_stage_i/registers_i/riscv_register_file_i/net46313
    0:00:36   65783.1      0.97    1178.5    2593.5 id_stage_i/registers_i/riscv_register_file_i/net46313
    0:00:36   65784.2      0.97    1178.5    2336.3 id_stage_i/registers_i/riscv_register_file_i/net46312
    0:00:36   65784.2      0.97    1178.5    2336.3 id_stage_i/registers_i/riscv_register_file_i/net46312
    0:00:36   65784.2      0.97    1178.5    2336.3 id_stage_i/registers_i/riscv_register_file_i/net46312
    0:00:36   65786.3      0.97    1178.5    2231.7 id_stage_i/hwloop_regs_i/net46326
    0:00:36   65786.3      0.97    1178.5    2231.7 id_stage_i/hwloop_regs_i/net46326
    0:00:36   65786.3      0.97    1178.5    2231.7 id_stage_i/hwloop_regs_i/net46326
    0:00:36   65786.3      0.97    1178.5    2151.3 id_stage_i/hwloop_regs_i/net46325
    0:00:36   65788.5      0.97    1178.5    2056.3 id_stage_i/registers_i/riscv_register_file_i/net46402
    0:00:36   65788.5      0.97    1178.5    2056.3 id_stage_i/registers_i/riscv_register_file_i/net46402
    0:00:36   65788.5      0.97    1178.5    2056.3 id_stage_i/registers_i/riscv_register_file_i/net46402
    0:00:36   65789.5      0.97    1178.5    1795.6 id_stage_i/registers_i/riscv_register_file_i/net46401
    0:00:36   65789.5      0.97    1178.5    1795.6 id_stage_i/registers_i/riscv_register_file_i/net46401
    0:00:36   65789.5      0.97    1178.5    1795.6 id_stage_i/registers_i/riscv_register_file_i/net46401
    0:00:36   65791.1      0.97    1178.5    1715.2 id_stage_i/hwloop_regs_i/net46327
    0:00:36   65791.1      0.97    1178.5    1715.2 id_stage_i/hwloop_regs_i/net46327
    0:00:36   65791.1      0.97    1178.5    1715.2 id_stage_i/hwloop_regs_i/net46327
    0:00:36   65792.7      0.97    1178.5    1638.6 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net46335
    0:00:36   65792.7      0.97    1178.5    1638.6 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net46335
    0:00:36   65792.7      0.97    1178.5    1638.6 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net46335
    0:00:36   65792.7      0.97    1178.5    1558.3 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net46334
    0:00:36   65793.2      0.97    1178.5    1405.3 id_stage_i/hwloop_regs_i/net46324
    0:00:36   65793.2      0.97    1178.5    1405.3 id_stage_i/hwloop_regs_i/net46324
    0:00:36   65793.2      0.97    1178.5    1405.3 id_stage_i/hwloop_regs_i/net46324
    0:00:36   65794.8      0.97    1178.5    1335.5 if_stage_i/n781          
    0:00:36   65794.8      0.97    1178.5    1335.5 if_stage_i/n781          
    0:00:36   65794.8      0.97    1178.5    1335.5 if_stage_i/n781          
    0:00:36   65796.4      0.97    1178.5    1280.1 id_stage_i/registers_i/riscv_register_file_i/net46281
    0:00:36   65796.4      0.97    1178.5    1280.1 id_stage_i/registers_i/riscv_register_file_i/net46281
    0:00:36   65796.4      0.97    1178.5    1280.1 id_stage_i/registers_i/riscv_register_file_i/net46281
    0:00:36   65798.0      0.97    1178.5    1223.7 cs_registers_i/net46364  
    0:00:36   65798.0      0.97    1178.5    1223.7 cs_registers_i/net46364  
    0:00:36   65798.0      0.97    1178.5    1223.7 cs_registers_i/net46364  
    0:00:36   65798.0      0.97    1178.5    1144.3 cs_registers_i/net46363  
    0:00:36   65799.6      0.97    1178.5    1094.1 load_store_unit_i/n912   
    0:00:36   65799.6      0.97    1178.5    1094.1 load_store_unit_i/n912   
    0:00:36   65799.6      0.97    1178.5    1094.1 load_store_unit_i/n912   
    0:00:36   65801.2      0.97    1178.5    1045.6 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net46337
    0:00:36   65801.2      0.97    1178.5    1045.6 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net46337
    0:00:36   65801.2      0.97    1178.5    1045.6 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net46337
    0:00:36   65801.2      0.97    1178.5     969.8 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net46335
    0:00:36   65802.8      0.97    1178.5     927.6 id_stage_i/registers_i/riscv_register_file_i/net46233
    0:00:36   65802.8      0.97    1178.5     927.6 id_stage_i/registers_i/riscv_register_file_i/net46233
    0:00:36   65802.8      0.97    1178.5     927.6 id_stage_i/registers_i/riscv_register_file_i/net46233
    0:00:36   65803.3      0.97    1178.5     688.2 id_stage_i/registers_i/riscv_register_file_i/net46232
    0:00:36   65803.3      0.97    1178.5     688.2 id_stage_i/registers_i/riscv_register_file_i/net46232
    0:00:36   65803.3      0.97    1178.5     688.2 id_stage_i/registers_i/riscv_register_file_i/net46232
    0:00:36   65803.3      0.97    1178.5     688.2 id_stage_i/registers_i/riscv_register_file_i/net46232
    0:00:37   65806.0      0.97    1178.5     656.4 if_stage_i/hwloop_controller_i/hwlp_dec_cnt_o_0_
    0:00:37   65806.0      0.97    1178.5     656.4 if_stage_i/hwloop_controller_i/hwlp_dec_cnt_o_0_
    0:00:37   65806.0      0.97    1178.5     656.4 if_stage_i/hwloop_controller_i/hwlp_dec_cnt_o_0_
    0:00:37   65807.6      0.97    1178.5     624.9 id_stage_i/net46387      
    0:00:37   65807.6      0.97    1178.5     624.9 id_stage_i/net46387      
    0:00:37   65807.6      0.97    1178.5     624.9 id_stage_i/net46387      
    0:00:37   65807.6      0.97    1178.5     555.6 id_stage_i/net46388      
    0:00:37   65809.2      0.97    1178.5     529.7 ex_stage_i/mult_i/n5615  
    0:00:37   65809.2      0.97    1178.5     529.7 ex_stage_i/mult_i/n5615  
    0:00:37   65809.2      0.97    1178.5     529.7 ex_stage_i/mult_i/n5615  
    0:00:37   65810.8      0.97    1178.5     504.9 id_stage_i/registers_i/riscv_register_file_i/net46302
    0:00:37   65810.8      0.97    1178.5     504.9 id_stage_i/registers_i/riscv_register_file_i/net46302
    0:00:37   65810.8      0.97    1178.5     504.9 id_stage_i/registers_i/riscv_register_file_i/net46302
    0:00:37   65812.4      0.97    1178.5     480.1 id_stage_i/registers_i/riscv_register_file_i/net46312
    0:00:37   65812.4      0.97    1178.5     480.1 id_stage_i/registers_i/riscv_register_file_i/net46312
    0:00:37   65812.4      0.97    1178.5     480.1 id_stage_i/registers_i/riscv_register_file_i/net46312
    0:00:37   65814.0      0.97    1178.5     455.5 cs_registers_i/net46242  
    0:00:37   65814.0      0.97    1178.5     455.5 cs_registers_i/net46242  
    0:00:37   65814.0      0.97    1178.5     455.5 cs_registers_i/net46242  
    0:00:37   65814.0      0.97    1178.5     406.4 cs_registers_i/net46241  
    0:00:37   65814.5      0.97    1178.5     298.0 id_stage_i/registers_i/riscv_register_file_i/net46541
    0:00:37   65814.5      0.97    1178.5     298.0 id_stage_i/registers_i/riscv_register_file_i/net46541
    0:00:37   65814.5      0.97    1178.5     298.0 id_stage_i/registers_i/riscv_register_file_i/net46541
    0:00:37   65815.1      0.97    1178.5     189.6 id_stage_i/registers_i/riscv_register_file_i/net46553
    0:00:37   65815.1      0.97    1178.5     189.6 id_stage_i/registers_i/riscv_register_file_i/net46553
    0:00:37   65815.1      0.97    1178.5     189.6 id_stage_i/registers_i/riscv_register_file_i/net46553
    0:00:37   65816.6      0.97    1178.5     177.4 id_stage_i/registers_i/riscv_register_file_i/net46231
    0:00:37   65816.6      0.97    1178.5     177.4 id_stage_i/registers_i/riscv_register_file_i/net46231
    0:00:37   65816.6      0.97    1178.5     177.4 id_stage_i/registers_i/riscv_register_file_i/net46231
    0:00:37   65817.2      0.97    1178.5      67.2 id_stage_i/registers_i/riscv_register_file_i/net46230
    0:00:37   65817.2      0.97    1178.5      67.2 id_stage_i/registers_i/riscv_register_file_i/net46230
    0:00:37   65817.2      0.97    1178.5      67.2 id_stage_i/registers_i/riscv_register_file_i/net46230
    0:00:37   65818.8      0.97    1178.5      56.9 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net46334
    0:00:37   65818.8      0.97    1178.5      56.9 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net46334
    0:00:37   65818.8      0.97    1178.5      56.9 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net46334
    0:00:37   65818.8      0.97    1178.5      50.1 if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/net46337
    0:00:37   65820.4      0.97    1178.5      43.4 cs_registers_i/net46352  
    0:00:37   65820.4      0.97    1178.5      43.4 cs_registers_i/net46352  
    0:00:37   65820.4      0.97    1178.5      43.4 cs_registers_i/net46352  
    0:00:37   65820.4      0.97    1178.5      30.2 cs_registers_i/net46351  
    0:00:37   65822.0      0.97    1178.5      23.5 cs_registers_i/net46345  
    0:00:37   65822.0      0.97    1178.5      23.5 cs_registers_i/net46345  
    0:00:37   65822.0      0.97    1178.5      23.5 cs_registers_i/net46345  
    0:00:37   65822.0      0.97    1178.5       6.9 cs_registers_i/net46347  
    0:00:37   65823.6      0.97    1178.5       3.7 id_stage_i/net46252      
    0:00:37   65823.6      0.97    1178.5       3.7 id_stage_i/net46252      
    0:00:37   65823.6      0.97    1178.5       3.7 id_stage_i/net46252      
    0:00:37   65823.6      0.97    1178.5       0.6 id_stage_i/net46387      
    0:00:37   65825.2      0.97    1178.5       0.0 ex_stage_i/mult_i/n4731  
    0:00:37   65825.2      0.97    1178.5       0.0 ex_stage_i/mult_i/n4731  
    0:00:37   65825.2      0.97    1178.5       0.0 ex_stage_i/mult_i/n4731  
    0:00:37   65825.2      0.97    1178.5       0.0 ex_stage_i/mult_i/n4731  
    0:00:37   65825.2      0.96    1178.5       0.0 instr_req_o              
    0:00:37   65825.2      0.96    1178.5       0.0 instr_req_o              
    0:00:37   65831.3      0.94    1177.7       6.3 instr_req_o              
    0:00:37   65831.3      0.94    1177.7       6.3 instr_req_o              
    0:00:37   65831.3      0.94    1177.7       6.3 instr_req_o              
    0:00:37   65831.3      0.94    1177.7       6.3 instr_req_o              
    0:00:37   65831.3      0.94    1177.7       6.3 instr_req_o              
    0:00:37   65831.3      0.94    1177.7       6.3 instr_req_o              
    0:00:37   65831.3      0.94    1177.7       6.3 instr_req_o              
    0:00:37   65831.3      0.94    1177.7       6.3 instr_req_o              
    0:00:37   65831.3      0.94    1177.7       6.3 instr_req_o              
    0:00:37   65831.3      0.94    1177.7       6.3 instr_req_o              
    0:00:37   65831.3      0.94    1177.7       6.3 instr_req_o              
    0:00:37   65831.3      0.94    1177.7       6.3 instr_req_o              
    0:00:38   65834.2      0.93    1090.0       6.3 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E
    0:00:38   65834.2      0.93    1090.0       6.3 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E
    0:00:38   65834.2      0.93    1090.0       6.3 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E
    0:00:38   65834.2      0.93    1090.0       6.3 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E
    0:00:38   65834.2      0.93    1090.0       6.3 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E
    0:00:38   65834.2      0.93    1090.0       6.3 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E
    0:00:38   65834.2      0.93    1090.0       6.3 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E
    0:00:38   65834.2      0.93    1090.0       6.3 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E
    0:00:38   65834.2      0.93    1090.0       6.3 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E
    0:00:38   65834.2      0.93    1090.0       6.3 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E
    0:00:38   65834.2      0.93    1090.0       6.3 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E
    0:00:38   65834.2      0.93    1090.0       6.3 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E
    0:00:38   65834.2      0.93    1090.0       6.3 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E
    0:00:38   65834.2      0.93    1090.0       6.3 if_stage_i/prefetch_128_prefetch_buffer_i/clk_gate_rdata_last_q_reg_15_/latch/E
    0:00:38   65834.2      0.93    1090.0       6.3 instr_req_o              
    0:00:38   65834.2      0.93    1090.0       6.3 instr_req_o              
    0:00:38   65834.2      0.93    1090.0       6.3 instr_req_o              
    0:00:38   65834.2      0.93    1090.0       6.3 instr_req_o              
    0:00:39   65846.4      0.90    1083.6       6.3 instr_req_o              
    0:00:39   65846.4      0.90    1083.6       6.3 instr_req_o              
    0:00:39   65846.4      0.90    1083.6       6.3 instr_req_o              
    0:00:39   65846.4      0.90    1083.6       6.3 instr_req_o              
    0:00:39   65846.4      0.90    1083.6       6.3 instr_req_o              
    0:00:39   65846.4      0.90    1083.6       6.3 instr_req_o              
    0:00:39   65846.4      0.90    1083.6       6.3 instr_req_o              
    0:00:39   65846.4      0.90    1083.6       6.3 instr_req_o              
    0:00:39   65846.4      0.90    1083.6       6.3 instr_req_o              
    0:00:39   65846.4      0.90    1083.6       6.3 instr_req_o              
    0:00:39   65846.4      0.90    1083.6       6.3 instr_req_o              
    0:00:39   65850.4      0.89    1083.4       0.0 instr_req_o              
    0:00:39   65850.4      0.89    1083.4       0.0 instr_req_o              
    0:00:39   65850.4      0.89    1083.4       0.0 instr_req_o              
    0:00:39   65850.4      0.89    1083.4       0.0 instr_req_o              
    0:00:39   65850.4      0.89    1083.4       0.0 instr_req_o              
    0:00:39   65850.4      0.89    1083.4       0.0 instr_req_o              
    0:00:39   65850.4      0.89    1083.4       0.0 instr_req_o              
    0:00:39   65850.4      0.89    1083.4       0.0 instr_req_o              
    0:00:39   65850.4      0.89    1083.4       0.0 instr_req_o              
    0:00:39   65850.4      0.89    1083.4       0.0 instr_req_o              
    0:00:39   65854.4      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65854.4      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65854.4      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65854.4      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65854.4      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65854.4      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65854.4      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65854.4      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65854.4      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65854.4      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65854.4      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65856.3      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65856.3      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65856.3      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65856.3      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65856.3      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65856.3      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65856.3      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65857.6      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65857.6      0.88    1083.1       0.0 instr_req_o              
    0:00:39   65857.6      0.88    1083.1       0.0 instr_req_o              
    0:00:40   65857.6      0.87    1081.8       0.0 instr_req_o              
    0:00:40   65857.6      0.87    1081.8       0.0 instr_req_o              
    0:00:40   65857.6      0.87    1081.8       0.0 instr_req_o              
    0:00:40   65860.8      0.87    1080.4       0.0 instr_req_o              
    0:00:40   65860.8      0.87    1080.4       0.0 instr_req_o              
    0:00:40   65860.8      0.87    1080.4       0.0 instr_req_o              
    0:00:40   65860.8      0.87    1080.4       0.0 instr_req_o              
    0:00:40   65860.8      0.87    1080.4       0.0 instr_req_o              
    0:00:40   65860.8      0.87    1080.4       0.0 instr_req_o              
    0:00:40   65860.8      0.87    1080.4       0.0 instr_req_o              
    0:00:40   65860.8      0.87    1080.4       0.0 instr_req_o              
    0:00:40   65862.9      0.87    1080.0       0.0 instr_req_o              
    0:00:40   65862.9      0.87    1080.0       0.0 instr_req_o              
    0:00:40   65862.9      0.87    1080.0       0.0 instr_req_o              
    0:00:40   65862.9      0.87    1080.0       0.0 instr_req_o              
    0:00:40   65862.9      0.87    1080.0       0.0 instr_req_o              
    0:00:40   65862.9      0.87    1080.0       0.0 instr_req_o              
    0:00:40   65862.9      0.87    1080.0       0.0 instr_req_o              
    0:00:40   65862.9      0.87    1080.0       0.0 instr_req_o              
    0:00:40   65862.9      0.87    1080.0       0.0 instr_req_o              
    0:00:40   65862.9      0.87    1080.0       0.0 instr_req_o              
    0:00:40   65862.9      0.87    1080.0       0.0 instr_req_o              
    0:00:40   65863.5      0.87    1080.0       0.0 instr_req_o              
    0:00:40   65863.5      0.87    1080.0       0.0 instr_req_o              
    0:00:40   65863.5      0.86    1080.0       0.0 instr_req_o              
    0:00:40   65863.5      0.86    1080.0       0.0 instr_req_o              
    0:00:40   65863.5      0.86    1080.0       0.0 instr_req_o              
    0:00:40   65863.5      0.86    1080.0       0.0 instr_req_o              
    0:00:40   65864.8      0.86    1080.0       0.0 instr_req_o              
    0:00:40   65864.8      0.86    1080.0       0.0 instr_req_o              
    0:00:40   65864.8      0.86    1080.0       0.0 instr_req_o              
    0:00:40   65864.8      0.86    1080.0       0.0 instr_req_o              
    0:00:40   65865.9      0.86    1079.9       0.0 instr_req_o              
    0:00:40   65865.9      0.86    1079.9       0.0 instr_req_o              
    0:00:40   65865.9      0.86    1079.9       0.0 instr_req_o              
    0:00:40   65865.9      0.86    1079.9       0.0 instr_req_o              
    0:00:40   65865.9      0.86    1079.9       0.0 instr_req_o              
    0:00:40   65865.9      0.86    1079.9       0.0 instr_req_o              
    0:00:40   65865.9      0.86    1079.9       0.0 instr_req_o              
    0:00:40   65865.9      0.86    1079.9       0.0 instr_req_o              
    0:00:40   65865.9      0.86    1079.9       0.0 instr_req_o              
    0:00:40   65865.9      0.86    1079.9       0.0 instr_req_o              
    0:00:40   65865.9      0.86    1079.9       0.0 instr_req_o              
    0:00:41   65868.8      0.86    1079.9       0.0 instr_req_o              
    0:00:41   65868.8      0.86    1079.9       0.0 instr_req_o              
    0:00:41   65868.8      0.86    1079.9       0.0 instr_req_o              
    0:00:41   65868.8      0.86    1079.9       0.0 instr_req_o              
    0:00:41   65868.8      0.86    1079.9       0.0 instr_req_o              
    0:00:41   65868.8      0.86    1079.9       0.0 instr_req_o              
    0:00:41   65868.8      0.86    1079.9       0.0 instr_req_o              
    0:00:41   65868.8      0.86    1079.9       0.0 instr_req_o              
    0:00:41   65868.8      0.86    1079.9       0.0 instr_req_o              
    0:00:41   65869.3      0.86    1079.9       0.0 instr_req_o              
    0:00:41   65869.3      0.86    1079.9       0.0 instr_req_o              
    0:00:41   65869.8      0.86    1079.5       0.0 instr_req_o              
    0:00:41   65869.8      0.86    1079.5       0.0 instr_req_o              
    0:00:41   65869.8      0.86    1079.5       0.0 instr_req_o              
    0:00:41   65871.2      0.86    1079.5       0.0 instr_req_o              
    0:00:41   65871.2      0.86    1079.5       0.0 instr_req_o              
    0:00:41   65871.2      0.86    1079.5       0.0 instr_req_o              
    0:00:41   65871.2      0.86    1079.5       0.0 instr_req_o              
    0:00:41   65872.5      0.86    1079.5       0.0 instr_req_o              
    0:00:41   65872.5      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65872.5      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65873.6      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65873.6      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65876.5      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65876.5      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65876.5      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65876.5      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65876.5      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65876.5      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65876.5      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65876.5      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65876.5      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65876.5      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65877.0      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65877.0      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65877.0      0.86    1080.3       0.0 instr_req_o              
    0:00:41   65877.0      0.86    1080.3       0.0 instr_req_o              
    0:00:42   65885.8      0.86    1080.3       0.0 instr_req_o              
    0:00:42   65885.8      0.86    1080.3       0.0 instr_req_o              
    0:00:42   65888.5      0.86    1080.3       0.0 instr_req_o              
    0:00:42   65888.5      0.86    1080.3       0.0 instr_req_o              
    0:00:42   65888.5      0.86    1080.3       0.0 instr_req_o              
    0:00:42   65887.9      0.86    1080.3       0.0 instr_req_o              
    0:00:42   65887.9      0.86    1080.3       0.0 instr_req_o              
    0:00:42   65889.0      0.86    1080.0       0.0 instr_req_o              
    0:00:42   65889.0      0.86    1080.0       0.0 instr_req_o              
    0:00:42   65889.0      0.86    1080.0       0.0 instr_req_o              
    0:00:42   65889.0      0.86    1080.0       0.0 instr_req_o              
    0:00:42   65889.0      0.86    1080.0       0.0 instr_req_o              
    0:00:42   65889.0      0.86    1080.0       0.0 instr_req_o              
    0:00:42   65889.0      0.86    1080.0       0.0 instr_req_o              
    0:00:42   65889.0      0.86    1080.0       0.0 instr_req_o              
    0:00:42   65889.0      0.86    1080.0       0.0 instr_req_o              
    0:00:42   65889.0      0.86    1080.0       0.0 instr_req_o              
    0:00:42   65889.0      0.86    1080.0       0.0 instr_req_o              
    0:00:42   65889.0      0.86    1080.0       0.0 instr_req_o              
    0:00:42   65888.7      0.86    1079.8       0.0 instr_req_o              
    0:00:42   65888.7      0.85    1079.3       0.0 instr_req_o              
    0:00:42   65888.7      0.85    1079.3       0.0 instr_req_o              
    0:00:42   65888.7      0.85    1079.3       0.0 instr_req_o              
    0:00:42   65889.8      0.85    1079.3       0.0 instr_req_o              
    0:00:42   65889.8      0.85    1079.3       0.0 instr_req_o              
    0:00:42   65891.9      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65891.9      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65891.9      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65891.9      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65891.9      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65891.9      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65891.9      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65891.9      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65891.9      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65891.9      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65893.3      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65893.3      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65894.6      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65894.6      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65898.8      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65898.8      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65898.8      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65898.8      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65898.8      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65898.8      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65898.8      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65898.8      0.85    1079.1       0.0 instr_req_o              
    0:00:42   65898.8      0.85    1079.1       0.0 instr_req_o              
    0:00:43   65898.8      0.85    1078.9       0.0 instr_req_o              
    0:00:43   65898.8      0.84    1078.5       0.0 instr_req_o              
    0:00:43   65898.8      0.84    1078.3       0.0 instr_req_o              
    0:00:43   65898.0      0.84    1076.3       0.0 instr_req_o              
    0:00:43   65898.0      0.84    1076.3       0.0 instr_req_o              
    0:00:43   65898.0      0.84    1076.3       0.0 instr_req_o              
    0:00:43   65901.5      0.84    1076.3       0.0 instr_req_o              
    0:00:43   65901.5      0.84    1076.3       0.0 instr_req_o              
    0:00:43   65901.5      0.84    1076.3       0.0 instr_req_o              
    0:00:43   65901.5      0.84    1076.3       0.0 instr_req_o              
    0:00:43   65901.5      0.84    1076.3       0.0 instr_req_o              
    0:00:43   65901.5      0.84    1076.3       0.0 instr_req_o              
    0:00:43   65901.5      0.84    1076.3       0.0 instr_req_o              
    0:00:43   65901.5      0.84    1076.3       0.0 instr_req_o              
    0:00:43   65901.5      0.84    1076.3       0.0 instr_req_o              
    0:00:43   65901.5      0.84    1076.3       0.0 instr_req_o              
    0:00:43   65901.5      0.84    1076.3       0.0 instr_req_o              
    0:00:43   65901.5      0.84    1076.3       0.0 instr_req_o              
    0:00:43   65901.5      0.84    1076.3       0.0 instr_req_o              
    0:00:44   65902.0      0.84    1076.3       0.0 instr_req_o              
    0:00:44   65902.0      0.84    1076.3       0.0 instr_req_o              
    0:00:44   65902.0      0.84    1076.3       0.0 instr_req_o              
    0:00:44   65902.0      0.84    1076.3       0.0 instr_req_o              
    0:00:44   65902.0      0.84    1076.3       0.0 instr_req_o              
    0:00:44   65902.0      0.84    1076.3       0.0 instr_req_o              
    0:00:44   65902.0      0.84    1076.3       0.0 instr_req_o              
    0:00:44   65902.0      0.84    1076.3       0.0 instr_req_o              
    0:00:44   65902.0      0.84    1076.3       0.0 instr_req_o              
    0:00:44   65902.0      0.84    1076.3       0.0 instr_req_o              
    0:00:44   65902.8      0.84    1076.9       0.0 instr_req_o              
    0:00:44   65902.8      0.84    1076.9       0.0 instr_req_o              
    0:00:44   65902.8      0.84    1076.9       0.0 instr_req_o              
    0:00:44   65902.8      0.84    1076.9       0.0 instr_req_o              
    0:00:44   65902.8      0.84    1076.9       0.0 instr_req_o              
    0:00:44   65902.8      0.84    1076.9       0.0 instr_req_o              
    0:00:44   65905.5      0.83    1076.9       0.0 instr_req_o              
    0:00:44   65905.5      0.83    1076.9       0.0 instr_req_o              
    0:00:44   65905.5      0.83    1076.9       0.0 instr_req_o              
    0:00:44   65905.5      0.83    1076.9       0.0 instr_req_o              
    0:00:44   65905.5      0.83    1076.8       0.0 instr_req_o              
    0:00:44   65905.5      0.83    1076.7       0.0 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1076.3       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1081.1       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1081.1       2.5 instr_req_o              
    0:00:44   65915.1      0.83    1081.1       2.5 instr_req_o              
    0:00:45   65915.1      0.83    1081.1       2.5 instr_req_o              
    0:00:45   65915.1      0.83    1081.1       2.5 instr_req_o              
    0:00:45   65915.3      0.83    1081.1       2.5 instr_req_o              
    0:00:45   65915.3      0.83    1081.1       2.5 instr_req_o              
    0:00:45   65915.3      0.83    1081.1       2.5 instr_req_o              
    0:00:45   65915.3      0.83    1081.1       2.5 instr_req_o              
    0:00:45   65915.3      0.83    1081.1       2.5 instr_req_o              
    0:00:45   65915.9      0.83    1080.9       2.5 instr_req_o              
    0:00:45   65915.9      0.83    1080.9       2.5 instr_req_o              
    0:00:45   65915.9      0.83    1080.9       2.5 instr_req_o              
    0:00:45   65915.9      0.83    1080.9       2.5 instr_req_o              
    0:00:45   65916.9      0.83    1080.9       2.5 instr_req_o              
    0:00:45   65916.9      0.83    1080.9       2.5 instr_req_o              
    0:00:45   65916.9      0.82    1080.9       2.5 instr_req_o              
    0:00:45   65916.9      0.82    1080.9       2.5 instr_req_o              
    0:00:45   65918.0      0.82    1080.9       2.5 instr_req_o              
    0:00:45   65918.0      0.82    1080.9       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1080.3       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1079.9       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1079.9       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1079.9       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1079.9       2.5 instr_req_o              
    0:00:45   65929.2      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65929.2      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65929.2      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65929.2      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65929.2      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65929.2      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65929.2      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65929.2      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65929.2      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65930.5      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65930.5      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65930.5      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65931.8      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65932.9      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65932.9      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65932.9      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65932.9      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65933.4      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65933.4      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65934.0      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65934.0      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65933.2      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65933.2      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65933.2      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65933.2      0.82    1079.9       2.5 instr_req_o              
    0:00:46   65934.2      0.82    1079.7       2.5 instr_req_o              
    0:00:46   65934.2      0.82    1079.7       2.5 instr_req_o              
    0:00:46   65934.2      0.82    1079.7       2.5 instr_req_o              
    0:00:46   65935.0      0.82    1079.7       2.5 instr_req_o              
    0:00:46   65935.0      0.82    1079.7       2.5 instr_req_o              
    0:00:46   65935.0      0.82    1079.7       2.5 instr_req_o              
    0:00:47   65935.0      0.82    1079.7       2.5 instr_req_o              
    0:00:47   65935.0      0.82    1079.7       2.5 instr_req_o              
    0:00:47   65937.1      0.82    1079.6       2.5 instr_req_o              
    0:00:47   65937.1      0.82    1079.6       2.5 instr_req_o              
    0:00:47   65937.1      0.82    1079.6       2.5 instr_req_o              
    0:00:47   65937.1      0.82    1079.6       2.5 instr_req_o              
    0:00:47   65937.1      0.82    1079.6       2.5 instr_req_o              
    0:00:47   65937.1      0.82    1079.6       2.5 instr_req_o              
    0:00:47   65937.1      0.82    1078.8       2.5 instr_req_o              
    0:00:47   65937.1      0.82    1078.8       2.5 instr_req_o              
    0:00:47   65937.1      0.82    1078.8       2.5 instr_req_o              
    0:00:47   65937.1      0.82    1078.8       2.5 instr_req_o              
    0:00:47   65937.1      0.82    1078.8       2.5 instr_req_o              
    0:00:47   65937.1      0.82    1078.8       2.5 instr_req_o              
    0:00:47   65937.1      0.82    1078.8       2.5 instr_req_o              
    0:00:47   65939.5      0.82    1078.5       2.5 instr_req_o              
    0:00:47   65939.5      0.82    1078.5       2.5 instr_req_o              
    0:00:47   65939.5      0.82    1078.5       2.5 instr_req_o              
    0:00:47   65939.5      0.82    1078.5       2.5 instr_req_o              
    0:00:47   65941.9      0.82    1078.5       2.5 instr_req_o              
    0:00:47   65941.9      0.82    1078.5       2.5 instr_req_o              
    0:00:47   65941.9      0.82    1078.5       2.5 instr_req_o              
    0:00:47   65941.9      0.82    1078.5       2.5 instr_req_o              
    0:00:47   65941.9      0.82    1078.5       2.5 instr_req_o              
    0:00:47   65943.3      0.82    1078.5       2.5 instr_req_o              
    0:00:47   65943.3      0.82    1078.5       2.5 instr_req_o              
    0:00:47   65943.3      0.82    1078.5       2.5 instr_req_o              
    0:00:47   65943.3      0.82    1078.5       2.5 instr_req_o              
    0:00:47   65943.3      0.82    1078.5       2.5 instr_req_o              
    0:00:48   65944.3      0.82    1078.4       2.5 instr_req_o              
    0:00:48   65944.3      0.82    1078.4       2.5 instr_req_o              
    0:00:48   65944.3      0.82    1078.4       2.5 instr_req_o              
    0:00:48   65944.3      0.82    1078.4       2.5 instr_req_o              
    0:00:48   65944.9      0.82    1078.4       2.5 instr_req_o              
    0:00:48   65944.9      0.82    1078.4       2.5 instr_req_o              
    0:00:48   65944.9      0.82    1078.4       2.5 instr_req_o              
    0:00:48   65944.9      0.82    1078.4       2.5 instr_req_o              
    0:00:48   65944.9      0.82    1078.4       2.5 instr_req_o              
    0:00:48   65944.9      0.81    1078.4       2.5 instr_req_o              
    0:00:48   65944.9      0.81    1078.4       2.5 instr_req_o              
    0:00:48   65944.9      0.81    1078.4       2.5 instr_req_o              
    0:00:48   65944.9      0.81    1078.4       2.5 instr_req_o              
    0:00:48   65945.4      0.81    1078.2       2.5 instr_req_o              
    0:00:48   65945.4      0.81    1078.2       2.5 instr_req_o              
    0:00:48   65945.4      0.81    1078.2       2.5 instr_req_o              
    0:00:48   65945.4      0.81    1078.2       2.5 instr_req_o              
    0:00:48   65945.4      0.81    1078.2       2.5 instr_req_o              
    0:00:48   65945.4      0.81    1078.2       2.5 instr_req_o              
    0:00:48   65945.4      0.81    1078.5       2.5 instr_req_o              
    0:00:48   65946.2      0.81    1078.5       2.5 instr_req_o              
    0:00:48   65946.2      0.81    1078.5       2.5 instr_req_o              
    0:00:48   65946.2      0.81    1078.5       2.5 instr_req_o              
    0:00:49   65946.2      0.81    1078.4       2.5 instr_req_o              
    0:00:49   65946.7      0.81    1078.4       2.5 instr_req_o              
    0:00:49   65946.7      0.81    1078.4       2.5 instr_req_o              
    0:00:49   65948.6      0.81    1078.4       2.5 instr_req_o              
    0:00:49   65948.6      0.81    1078.4       2.5 instr_req_o              
    0:00:49   65948.6      0.81    1078.4       2.5 instr_req_o              
    0:00:49   65948.6      0.81    1078.4       2.5 instr_req_o              
    0:00:49   65948.6      0.81    1078.4       2.5 instr_req_o              
    0:00:49   65948.6      0.81    1078.4       2.5 instr_req_o              
    0:00:49   65948.6      0.81    1078.4       2.5 instr_req_o              
    0:00:50   65948.6      0.81    1078.4       2.5 instr_req_o              
    0:00:50   65948.6      0.81    1078.2       2.5 instr_req_o              
    0:00:50   65948.6      0.81    1078.2       2.5 instr_req_o              
    0:00:50   65948.6      0.81    1078.2       2.5 instr_req_o              
    0:00:50   65948.6      0.81    1078.2       2.5 instr_req_o              
    0:00:50   65949.9      0.81    1077.9       0.0 id_stage_i/n2428         
    0:00:50   65949.9      0.81    1077.9       0.0 id_stage_i/n2428         
    0:00:50   65949.9      0.81    1077.9       0.0 id_stage_i/n2428         

1
streaming_dft_planner
0
change_names -rules verilog -hierarchy
Warning: In the design riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800, net 'instr_addr_o[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_pmp_N_PMP_ENTRIES16_test_1, net 'data_addr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_id_stage_N_HWLP2_PULP_SECURE1_APU0_FPU0_Zfinx0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'exc_pc_mux_o[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'alu_operand_c_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'lsu_rdata_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_waddr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_FP_DIVSQRT0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1, net 'regfile_alu_we_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'irq_id_ctrl_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'exc_cause_o[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'data_misaligned_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'jr_stall_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'load_stall_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'csr_cause_o_5__BAR' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0_test_1, net 'csr_save_ex_o_BAR' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_load_store_unit_test_1, net 'data_we_ex_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE1_USE_PMP1_N_PMP_ENTRIES16_test_1, net 'priv_lvl_o[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_L0_buffer_RDATA_IN_WIDTH128_test_1, net 'instr_gnt_i' is connecting multiple ports. (UCN-1)
1
report_scan_path -test_mode all > ${REPORT_PATH}/chains.txt
report_area > ${REPORT_PATH}/area_post_dft.txt
write -hierarchy -format verilog -output "${GATE_PATH}/${TOPLEVEL}_scan.v"
Writing verilog file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core_scan.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -hierarchy -format ddc -output "${GATE_PATH}/${TOPLEVEL}_scan.ddc"
Writing ddc file '../output/riscv_core_scan.ddc'.
1
write_sdf -version 3.0 "${GATE_PATH}/${TOPLEVEL}_scan.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core_scan.sdf'. (WT-3)
1
write_sdc "${GATE_PATH}/${TOPLEVEL}_scan.sdc"
1
write_test_protocol -output "${GATE_PATH}/${TOPLEVEL}_scan.spf" -test_mode Internal_scan
Writing test protocol file '/home/s267517/assignment/riscv/gate/scan/syn/output/riscv_core_scan.spf' for mode 'Internal_scan'...
1
#write_test_protocol -output "${GATE_PATH}/${TOPLEVEL}_scancompress.spf" -test_mode ScanCompression_mode
#quit
dc_shell> report_testability_configuration 
 
****************************************
Report : Testability configuration
Design : riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800
Version: R-2020.09-SP2
Date   : Fri Jan 14 13:43:47 2022
****************************************

========================================
TEST MODE: all_dft
VIEW     : Specification
========================================
========================================
DESIGN PARTITION: default_partition
========================================
Target type:                                               global
Control signal:                                            test_mode_tp (TestMode)
Maximum number of test points per scan register:           16

Target type:                                               random_resistant
Maximum number of test points per scan register:           8
Random pattern count:                                      1024
Effort:                                                    medium

Target type:                                               x_blocking
Maximum number of test points per scan register:           8

Target type:                                               core_wrapper
Maximum number of test points per scan register:           8
Register depth threshold:                                  0
Register reuse threshold:                                  0

1
dc_shell> man set_te
set_technology                set_test_assume               set_test_point_configuration  set_test_point_element        set_test_power_modes          set_testability_configuration 
dc_shell> man set_tes
set_test_assume               set_test_point_configuration  set_test_point_element        set_test_power_modes          set_testability_configuration 
dc_shell> man set_testability_configuration 
2.  Synopsys Commands                                        Command Reference
                         set_testability_configuration

NAME
       set_testability_configuration
              Configures  automatic test-point insertion and global test-point
              insertion parameters.

SYNTAX
       status set_testability_configuration
               [-target random_resistant | untestable_logic | x_blocking | multicycle_paths | shadow_wrapper | core_wrapper | user]
               [-test_point_file file_name]
               [-only_from_file false | true]
               [-clock_signal clock_name]
               [-allowed_clock_signals clock_list]
               [-disallowed_clock_signals clock_list]
               [-control_signal control_name]
               [-test_points_per_scan_cell n]
               [-include_elements object_list]
               [-include_fanin_cone object_list]
               [-include_fanout_cone object_list]
               [-exclude_elements object_list]
               [-exclude_fanin_cone object_list]
               [-exclude_fanout_cone object_list]
               [-effort low | medium | high]
               [-isolate_elements cell_list]
               [-max_test_points n]
               [-max_test_point_register_percent test_point_register_percent_value]
               [-random_pattern_count n]
               [-target_test_coverage coverage_value]
               [-reuse_threshold threshold_value]
               [-depth_threshold threshold_value]
               [-sg_command_file file_name]
               [-dedicated_chains observe_only | control_only | observe_and_control]
               Values: random_resistant | untestable_logic | x_blocking | multicycle_paths | core_wrapper | shadow_wrapper | user)

   Data Types
       file_name                             string
       clock_name                            string
       control_name                          string
       n                                     integer
       object_list                           list
       cell_list                             list
       coverage_value                        float
       threshold_value                       integer

ARGUMENTS
       -target random_resistant | untestable_logic  |  x_blocking  |  multicy-
       cle_paths | shadow_wrapper | core_wrapper | user
              Enables and configures an automatic test point insertion target.

              Test points are not inserted for a target until it is enabled by
              this option. Target lists are supported.

              The valid target values are:

               o random_resistant - inserts control_0, control_1, and  observe
                test  points  to improve the testability of hard-to-test (ran-
                dom-pattern-resistant) logic.

               o untestable_logic - inserts force_01 and observe  test  points
                to  to  control  uncontrollable  nets and observe unobservable
                logic, respectively.

               o x_blocking - inserts force_01 test points at unknown-function
                output pins, such as the output pins of black boxes.

               o  multicycle_paths  -  inserts  capture-blocking logic at end-
                points constrained by multicycle paths.

               o shadow_wrapper - inserts a shadow wrapper  around  each  cell
                specified  with  the  -isolate_elements  option  (observe test
                points at input pins, force_01 test points at output pins).

               o core_wrapper - inserts test-point-based core wrapping in  the
                design  (force_01  test  points  at  input ports, observe test
                points at output ports).

               o user - inserts user-supplied test  points  described  in  the
                external file defined by the -test_point_file option

              If the -target option is omitted, the command can only configure
              the following global (non-target-specific) options:

               o -test_point_file
               o -clock_signal
               o -allowed_clock_signals
               o -disallowed_clock_signals
               o -control_signal
               o -test_points_per_scan_cell
               o -sg_command_file

       -test_point_file file_name
              Specifies a file that describes test points to insert.

              Each line contains three whitespace-separated  fields:  a  user-
              defined  label (can be any string), the test point type keyword,
              and the net where the test point should be inserted.   Any  text
              after  the  '#' comment character is ignored, whether in-line or
              on a separate line.

              If a test point comes from a SpyGlass run (with an in-line  Spy-
              Glass  comment),  it  belongs  to  that  target.   Otherwise, it
              belongs to the user target.

              Note that file-based test points are not implemented unless  the
              target is enabled (just as with analysis-based test points). For
              more information, see the DESCRIPTION section.

              Supported scopes: global

       -only_from_file false | true
              Specifies whether  file-based  test  points  should  augment  or
              replace analysis-based test points.

              When  set to false (the default) for a target, the tool performs
              analysis for it, then implements both analysis-based  and  file-
              based test points for it.

              When  set to true for a target, the tool does not perform analy-
              sis for it; it implements only file-based test  points  for  it.
              Any  options  that  affect analysis for that target will have no
              effect.

              This option is valid only when the  -test_point_file  option  is
              also set.  For more information, see the DESCRIPTION section.

              Supported scopes: all targets

       -clock_signal clock_name
              Specifies  the  name of a previously defined ScanClock signal to
              use for DFT-inserted test point registers.

              The default is to use the dominant clock of the logic  surround-
              ing each test point.

              Supported scopes: global, all targets

       -allowed_clock_signals clock_list
              specifies  the list of a previously defined scanclock signals to
              use for dft-inserted test point registers.

              supported scopes: global, all targets

       -disallowed_clock_signals clock_list
              specifies the list of a previously defined scanclock signals not
              to be used for dft-inserted test point registers.

              supported scopes: global, all targets

       -control_signal control_name
              Specifies  the  name  of control signal to use for enabling test
              points.  The signal must have a type of TestMode or lbistEnable.

              The default is to use an available TestMode signal, or if one is
              not found, to create a new TestMode signal.

              Supported scopes: global, all targets

       -test_points_per_scan_cell n
              Specifies the number of test points that can be shared by a sin-
              gle test-point register.

              The default is 8.

              Supported scopes: global, all targets

       -include_elements object_list
              Specifies hierarchical cells that should be fixed. Wildcards and
              collections are supported.

              The default is to perform fixing across the entire design.

              Supported scopes: global, random_resistant, untestable_logic

       -include_fanin_cone object_list
              Specifies ports or pins whose fanin logic should be fixed. Wild-
              cards and collections are supported.

              The default is to perform fixing across the entire design.

              Supported scopes: global, random_resistant, untestable_logic

       -include_fanout_cone object_list
              Specifies  ports  or  pins  whose  fanout logic should be fixed.
              Wildcards and collections are supported.

              The default is to perform fixing across the entire design.

              Supported scopes: global, random_resistant, untestable_logic

       -exclude_elements object_list
              Specifies objects that should be excluded from fixing. Wildcards
              and collections are supported.

              The default is not to exclude any objects from fixing.

              Supported  scopes: global (hierarchical cells), random_resistant
              (hierarchical  cells),  untestable_logic  (hierarchical  cells),
              core_wrapper (ports)

       -exclude_fanin_cone object_list
              Specifies  ports  or  pins  whose fanin logic should be excluded
              from fixing. Wildcards and collections are supported.

              The default is not to exclude any objects from fixing.

              Supported scopes: global, random_resistant, untestable_logic

       -exclude_fanout_cone object_list
              Specifies ports or pins whose fanout logic  should  be  excluded
              from fixing. Wildcards and collections are supported.

              The default is not to exclude any objects from fixing.

              Supported scopes: global, random_resistant, untestable_logic

       -effort low | medium | high
              Specifies  the  effort  level  used  to compute the optimal test
              points for hard-to-test logic. Higher effort levels  yield  more
              efficient test points, but at the expense of analysis runtime.

              The default is medium.

              Supported scopes: random_resistant

       -isolate_elements cell_list
              Specifies  hierarchical,  black-box,  or CTL-modeled cells to be
              isolated with a test-point shadow wrapper. Wildcards and collec-
              tions are supported.

              The default is an empty list.

              Supported scopes: shadow_wrapper

       -max_test_points n
              Specifies the maximum number of test points to be inserted.

              This   limit   applies   to   the  global  random_resistant  and
              untestable_logic targets.  When applied globally, the tool allo-
              cates the limit across both targets. You can also apply per-tar-
              get limits, which takes precedence.

              The default is 5% of the register count of the design.

              Supported scopes: global, random_resistant, untestable_logic

       -max_test_point_register_percent test_point_register_percent_value
              Specified the maximum number  of  test  point  registers  to  be
              inserted be equal to the percent value of total number of regis-
              ters (only flip-flop) in the design times the  test  points  per
              scan cell.

              This   limit   applies   to  the  global,  random_resistant  and
              untestable_logic targets.  Value per-target takes the precedence
              over global.

              Supported scopes: global, random_resistant, untestable_logic

       -random_pattern_count n
              Specifies  the  number of random patterns to statistically model
              when  performing  random-resistant  analysis.   Coverage  values
              specified  with the -target_test_coverage option are interpreted
              according to this value.

              The default is 8000.

              Supported scopes: random_resistant

       -target_test_coverage coverage_value
              Specifies the random-pattern target test coverage in  percentage
              points  that,  when  reached,  prevents further test points from
              being generated.

              The default is 100.

              Supported scopes: random_resistant

       -reuse_threshold threshold_value
              Specifies the maximum number of I/O registers that can be reused
              as  shared  wrapper  cells  when  wrapping  the design with test
              points.

              The default is 0.

              Supported scopes: core_wrapper

       -depth_threshold threshold_value
              Specifies the maximum combinational depth of I/O registers  that
              can  be  reused as shared wrapper cells when wrapping the design
              with test points.

              The default is 1.

              Supported scopes: core_wrapper

       -sg_command_file file_name
              Specifies a file of SpyGlass Tcl commands file to be applied  to
              the test-point analysis.

              This  options file is an unordered list of SpyGlass Tcl commands
              that you want to apply.  The tool automatically applies the  Tcl
              commands at the proper point in the analysis based on their type
              (design read, setup, goal definitions, etc.).

              Supported scopes: global

DESCRIPTION
       The set_testability_configuration command enables and configures  auto-
       matic test-point insertion for one or more targets.

       To use this feature, you must first enable the testability DFT client:

         prompt> set_dft_configuration -testability enable

       Issue this command without the -target option to configure global test-
       point insertion parameters. These global options are noted above.

       Issue this command with the -target option to configure  the  specified
       target(s).  Each  target supports a particular subset of this command's
       options, described above. Warning messages are issued  if  you  specify
       unsupported options for a target.

       Specify the global configuration first, followed by the per-target con-
       figurations.

       The following global options can also be  specified  per-target,  which
       takes precedence over their global value:

        o -clock_signal
        o -control_signal
        o -test_points_per_scan_cell

       By  default,  analysis-based  test  points are implemented for a target
       when it is enabled.  If you specify the  -test_point_file  option,  any
       file-based  test  points are also implemented for that target.  To sup-
       press analysis and implement only the file-based test points,  set  the
       -only_from_file option to true for that target.

       The following set_testability_configuration options can be specified on
       a per-partition basis:
              [-target random_resistant | untestable_logic | x_blocking | multicycle_paths | shadow_wrapper | core_wrapper | user]
              [-test_point_types control_0 | control_1 | control | observe | force_01]
              [-clock_signal clock_name]
              [-control_signal control_name]
              [-allowed_clock_signals clock_list]
              [-disallowed_clock_signals clock_list]
              [-test_points_per_scan_cell n]
              [-max_test_points n]

EXAMPLES
       The following example configures three automatic  test-point  insertion
       targets:

         prompt> # global settings
         prompt> set_testability_configuration \
                   -test_points_per_scan_cell 20 \
                   -control_signal TM_TP

         prompt> # target-specific settings
         prompt> set_testability_configuration -target random_resistant \
                   -random_pattern_count 1000 -target_test_coverage 95

         prompt> set_testability_configuration -target {x_blocking core_wrapper}

       The  following  example  configures  insertion  of only file-based test
       points for two targets from a previous SpyGlass run, without  rerunning
       analysis:

         prompt> # global settings
         prompt> set_testability_configuration \
                   -control_signal TM_TP \
                   -test_point_file spyglass.txt

         prompt> # enable targets for file-based insertion only
         prompt> set_testability_configuration -only_from_file true \
                   -target {random_resistant x_blocking}

SEE ALSO
       report_testability_configuration(2)
       reset_testability_configuration(2)
       run_test_point_analysis(2)
       set_dft_configuration(2)

                          Version R-2020.09-SP2
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> man set_testability_configuration[33D[Prepor[27C[32D[1@man se[27C[33D[Kman-gui [K[K[K[K_[K-[K _gu[K[K[K[K[K[Kgui
gui_bin                        gui_eval_command               gui_get_pref_value             gui_get_window_presets         gui_set_setting                
gui_change_highlight           gui_execute_menu_item          gui_get_presets                gui_get_window_types           gui_set_task_list              
gui_create_attrgroup           gui_exist_pref_category        gui_get_setting                gui_list_attrgroups            gui_set_window_pref_key        
gui_create_pref_category       gui_exist_pref_key             gui_get_task_list              gui_remove_pref_key            gui_set_window_preset          
gui_create_pref_key            gui_get_current_task           gui_get_task_page              gui_report_task                gui_show_man_page              
gui_create_task                gui_get_doc_browser_page       gui_get_window_ids             gui_set_current_task           gui_start                      
gui_create_task_item           gui_get_highlight              gui_get_window_pref_categories gui_set_highlight_options      gui_stop                       
gui_create_tk_palette_type     gui_get_highlight_options      gui_get_window_pref_keys       gui_set_pref_value             gui_update_attrgroup           
gui_delete_attrgroup           gui_get_pref_keys              gui_get_window_pref_value      gui_set_preset                 gui_update_pref_file           
dc_shell> gui_
gui_bin                        gui_eval_command               gui_get_pref_value             gui_get_window_presets         gui_set_setting                
gui_change_highlight           gui_execute_menu_item          gui_get_presets                gui_get_window_types           gui_set_task_list              
gui_create_attrgroup           gui_exist_pref_category        gui_get_setting                gui_list_attrgroups            gui_set_window_pref_key        
gui_create_pref_category       gui_exist_pref_key             gui_get_task_list              gui_remove_pref_key            gui_set_window_preset          
gui_create_pref_key            gui_get_current_task           gui_get_task_page              gui_report_task                gui_show_man_page              
gui_create_task                gui_get_doc_browser_page       gui_get_window_ids             gui_set_current_task           gui_start                      
gui_create_task_item           gui_get_highlight              gui_get_window_pref_categories gui_set_highlight_options      gui_stop                       
gui_create_tk_palette_type     gui_get_highlight_options      gui_get_window_pref_keys       gui_set_pref_value             gui_update_attrgroup           
gui_delete_attrgroup           gui_get_pref_keys              gui_get_window_pref_value      gui_set_preset                 gui_update_pref_file           
dc_shell> gui__[Kman[K[K[Kshow_man_page set_t[K[K[Kt_te[K[K[K[K[K[K[1@mg[1@ag[1@ng[1@ g
2.  Synopsys Commands                                        Command Reference
                               gui_show_man_page

NAME
       gui_show_man_page
              Show a man page in the man browser

SYNTAX
       string gui_show_man_page
               topic [-apropos]
               [-html]

   Data Types
       topic     string

ARGUMENTS
       topic  Man page topic to be shown.

DESCRIPTION
       This command will launch or raise the man page browser, and display the
       topic specified in it. If no topic is specified, then the HOME page for
       man  page  indexes  will  be  shown.   If  the specified topic does not
       exactly match a given man page, then additional searching will be  done
       for commands.  If the topic matches one or more commands, then an index
       page will be generated showing all of  the  commands  which  match  the
       specified topic pattern.  If the topic doesn't match any commands, then
       we will use the topic as the initial part of a command and add a  *  to
       it  and  do  command matching.  Any completions for the command will be
       shown on an index page that can then be used to select a man  page  for
       viewing.   If  the -apropos option is specified, then the topic will be
       searched via the apropos command and the topics returned will be  shown
       with thier brief help strings, and provide links the the man pages ref-
       erenced.

EXAMPLES
       To show the man page for the find command:
       gui_show_man_page find To show the man page for all commands containing
       the word cell:
       gui_show_man_page  *cell*  To  show  the man page for the get_attribute
       command using command completion:
       gui_show_man_page get_attr

SEE ALSO
       man(2)
       apropos(2)

                          Version R-2020.09-SP2
            Copyright (c) 2020 Synopsys, Inc. All rights reserved.
dc_shell> man gui_show_man_pagean [Pg[Pg[Pg[Pggui_show_man_page set_testability_configurations
dc_shell> Current design is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
dc_shell> Current design is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
dc_shell> preview_dft
Warning: Design 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Starting test design rule checking. (TEST-222)
Test Design rule checking did not find violations
Information: Test design rule checking completed. (TEST-123)
Warning: Skipping test point insertion at location ex_stage_i/alu_i/div_valid. Net not found.
Warning: Skipping test point insertion at location ex_stage_i/n103. Net not found.
Warning: Skipping test point insertion at location id_stage_i/decoder_i/n250. Net not found.
Warning: Skipping test point insertion at location id_stage_i/decoder_i/n195. Net not found.
Warning: Skipping test point insertion at location ex_stage_i/alu_i/n504. Net not found.
Warning: Skipping test point insertion at location id_stage_i/controller_i/n204. Net not found.
Warning: Skipping test point insertion at location id_stage_i/decoder_i/n572. Net not found.
Warning: Skipping test point insertion at location id_stage_i/controller_i/n359. Net not found.
Warning: Skipping test point insertion at location load_store_unit_i/n576. Net not found.
Warning: Skipping test point insertion at location if_stage_i/hwloop_controller_i/n201. Net not found.
Warning: Skipping test point insertion at location cs_registers_i/n813. Net not found.
Warning: Skipping test point insertion at location if_stage_i/prefetch_128_prefetch_buffer_i/L0_buffer_i/n103. Net not found.
Warning: Skipping test point insertion at location cs_registers_i/n156. Net not found.
Warning: Skipping test point insertion at location id_stage_i/decoder_i/n575. Net not found.
Warning: Skipping test point insertion at location ex_stage_i/alu_i/n3387. Net not found.
Warning: Skipping test point insertion at location cs_registers_i/n1224. Net not found.
Warning: Skipping test point insertion at location ex_stage_i/alu_i/n2646. Net not found.
Warning: Skipping test point insertion at location id_stage_i/n2424. Net not found.
Warning: Skipping test point insertion at location id_stage_i/decoder_i/n560. Net not found.
Warning: Skipping test point insertion at location id_stage_i/n739. Net not found.
Warning: Skipping test point insertion at location ex_stage_i/alu_i/n3380. Net not found.
Warning: Skipping test point insertion at location id_stage_i/controller_i/n378. Net not found.
Warning: Skipping test point insertion at location ex_stage_i/alu_i/n2647. Net not found.
Warning: Skipping test point insertion at location if_stage_i/n140. Net not found.
Warning: Skipping test point insertion at location ex_stage_i/alu_i/n2662. Net not found.
Warning: Skipping test point insertion at location id_stage_i/controller_i/n196. Net not found.
Warning: Skipping test point insertion at location csr_addr[9]. Net not found.
Warning: Skipping test point insertion at location csr_addr[8]. Net not found.
Warning: Skipping test point insertion at location ex_stage_i/alu_i/n2642. Net not found.
Warning: Skipping test point insertion at location id_stage_i/decoder_i/n225. Net not found.
Warning: Skipping test point insertion at location id_stage_i/decoder_i/n411. Net not found.
Warning: Skipping test point insertion at location id_stage_i/n90. Net not found.
Warning: Skipping test point insertion at location ex_stage_i/alu_i/n2740. Net not found.
Warning: Skipping test point insertion at location id_stage_i/decoder_i/n88. Net not found.
Warning: Skipping test point insertion at location id_stage_i/n801. Net not found.
Warning: Skipping test point insertion at location id_stage_i/decoder_i/n551. Net not found.
Warning: Skipping test point insertion at location ex_stage_i/n114. Net not found.
Warning: Skipping test point insertion at location if_stage_i/prefetch_128_prefetch_buffer_i/n63. Net not found.
Warning: Skipping test point insertion at location id_stage_i/decoder_i/n304. Net not found.
Warning: Skipping test point insertion at location RISCY_PMP_pmp_unit_i/n5730. Net not found.
Warning: Skipping test point insertion at location RISCY_PMP_pmp_unit_i/n5728. Net not found.
Warning: Skipping test point insertion at location RISCY_PMP_pmp_unit_i/n161. Net not found.
Warning: Skipping test point insertion at location RISCY_PMP_pmp_unit_i/n7923. Net not found.
Warning: Skipping test point insertion at location id_stage_i/decoder_i/n76. Net not found.
Warning: Skipping test point insertion at location RISCY_PMP_pmp_unit_i/n3407. Net not found.
Warning: Skipping test point insertion at location RISCY_PMP_pmp_unit_i/n7551. Net not found.
Warning: Skipping test point insertion at location RISCY_PMP_pmp_unit_i/n6624. Net not found.
Warning: Skipping test point insertion at location RISCY_PMP_pmp_unit_i/n5662. Net not found.
Warning: Skipping test point insertion at location RISCY_PMP_pmp_unit_i/n10256. Net not found.
Warning: Skipping test point insertion at location RISCY_PMP_pmp_unit_i/n9911. Net not found.
Warning: No valid test points found in test point file for target 'x_blocking'.
Information: DFT core wrapping client disabled; banking anticipates no core wrapping. (TEST-1290)
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800
Version: R-2020.09-SP2
Date   : Fri Jan 14 13:49:13 2022
****************************************

Number of chains: 10
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix
Scan enable: test_en_i (no hookup pin)


Scan chain '1' (test_si1 --> test_so1) contains 339 cells


Scan chain '2' (test_si2 --> test_so2) contains 6 cells


Scan chain '3' (test_si3 --> test_so3) contains 339 cells


Scan chain '4' (test_si4 --> test_so4) contains 338 cells


Scan chain '5' (test_si5 --> test_so6) contains 338 cells


Scan chain '6' (test_si6 --> test_so7) contains 338 cells


Scan chain '7' (test_si7 --> irq_id_o[4]) contains 338 cells


Scan chain '8' (test_si8 --> test_so8) contains 338 cells


Scan chain '9' (test_si9 --> test_so9) contains 338 cells


Scan chain '10' (test_si10 --> test_so10) contains 338 cells



****************** Test Point Summary *******************
 Number of testability control_0 test points:       3
 Number of testability control_1 test points:       4
 Number of testability observe test points:         95
 Number of reused registers:                        2230

 Total number of test points:                       2332
 Total number of DFT-inserted test point registers: 13
**********************************************************

1
Current design is 'riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800'.
dc_shell> dc_shell> exit

Memory usage for this session 399 Mbytes.
Memory usage for this session including child processes 399 Mbytes.
CPU usage for this session 1797 seconds ( 0.50 hours ).
Elapsed time for this session 1596 seconds ( 0.44 hours ).

Thank you...
