/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [22:0] _02_;
  wire celloutsig_0_0z;
  reg [18:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [10:0] celloutsig_0_25z;
  wire [22:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [43:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = !(celloutsig_1_0z[0] ? celloutsig_1_17z : in_data[171]);
  assign celloutsig_1_8z = ~((in_data[165] | _01_) & (celloutsig_1_4z | celloutsig_1_5z[17]));
  assign celloutsig_0_3z = { celloutsig_0_2z[2:0], celloutsig_0_1z } + { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[59:54] + { in_data[38:34], celloutsig_0_1z };
  assign celloutsig_1_5z = { _02_[22:20], _00_, _02_[18], celloutsig_1_3z, _02_[16:15], _01_, _02_[22:20], _00_, _02_[18], _02_[16:15], _01_, _02_[22:20], _00_, _02_[18], celloutsig_1_4z } + { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  reg [7:0] _08_;
  always_ff @(posedge clkin_data[160], negedge clkin_data[96])
    if (!clkin_data[96]) _08_ <= 8'h00;
    else _08_ <= in_data[164:157];
  assign { _02_[16:15], _01_, _02_[22:20], _00_, _02_[18] } = _08_;
  assign celloutsig_0_16z = { celloutsig_0_15z[4:0], celloutsig_0_0z, celloutsig_0_0z } & in_data[54:48];
  assign celloutsig_0_21z = { celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_19z } === { celloutsig_0_8z[9:8], celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_24z = { celloutsig_0_2z[4:3], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_1z } === { celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_8z[11:3], celloutsig_0_0z };
  assign celloutsig_0_5z = { in_data[38:34], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } >= { celloutsig_0_2z[0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[14] & ~(in_data[13]);
  assign celloutsig_1_9z = _02_[16] & ~(celloutsig_1_2z);
  assign celloutsig_1_17z = celloutsig_1_8z & ~(celloutsig_1_3z);
  assign celloutsig_0_9z = celloutsig_0_2z[3] & ~(celloutsig_0_5z);
  assign celloutsig_1_2z = celloutsig_1_0z[4] & ~(celloutsig_1_0z[2]);
  assign celloutsig_1_12z = celloutsig_1_5z[9:0] % { 1'h1, celloutsig_1_6z[8:0] };
  assign celloutsig_0_25z = { in_data[14:6], celloutsig_0_21z, celloutsig_0_24z } % { 1'h1, celloutsig_0_4z[13:4] };
  assign celloutsig_0_26z = in_data[9] ? { celloutsig_0_10z[13:1], celloutsig_0_8z[11:3], celloutsig_0_0z } : { celloutsig_0_4z[11:0], celloutsig_0_25z };
  assign celloutsig_1_11z = - { celloutsig_1_0z[5:3], celloutsig_1_10z };
  assign celloutsig_1_0z = - in_data[113:106];
  assign celloutsig_0_1z = { in_data[44:36], celloutsig_0_0z } !== in_data[65:56];
  assign celloutsig_0_4z = ~ { in_data[91:77], celloutsig_0_0z };
  assign celloutsig_0_8z = ~ { celloutsig_0_4z[14:1], celloutsig_0_5z };
  assign celloutsig_0_7z = & celloutsig_0_2z[4:0];
  assign celloutsig_1_10z = | celloutsig_1_6z[9:2];
  assign celloutsig_1_4z = | in_data[183:175];
  assign celloutsig_0_19z = celloutsig_0_15z[1] & in_data[43];
  assign celloutsig_1_3z = | { _00_, _01_, _02_[22:20], _02_[16:15] };
  assign celloutsig_1_6z = { celloutsig_1_5z[16], celloutsig_1_0z, celloutsig_1_4z } - { _02_[20], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_5z[12:8] - { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_5z[21:8], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z } ~^ { celloutsig_1_6z[7:2], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_18z = celloutsig_1_12z[9:7] ~^ { celloutsig_1_13z[10:9], celloutsig_1_9z };
  assign celloutsig_0_6z = { in_data[32:27], celloutsig_0_5z } ~^ celloutsig_0_4z[8:2];
  assign celloutsig_0_15z = { celloutsig_0_10z[5:4], celloutsig_0_5z, celloutsig_0_3z } ~^ { celloutsig_0_2z, celloutsig_0_9z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_10z = 19'h00000;
    else if (clkin_data[0]) celloutsig_0_10z = in_data[47:29];
  assign { _02_[19], _02_[17], _02_[14:0] } = { _00_, celloutsig_1_3z, _01_, _02_[22:20], _00_, _02_[18], _02_[16:15], _01_, _02_[22:20], _00_, _02_[18], celloutsig_1_4z };
  assign { out_data[130:128], out_data[96], out_data[42:32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
