library verilog;
use verilog.vl_types.all;
entity detection is
    port(
        stall           : out    vl_logic;
        ena_data_out    : in     vl_logic;
        addr_dst_out    : in     vl_logic_vector(4 downto 0);
        addr1           : in     vl_logic_vector(4 downto 0);
        addr2           : in     vl_logic_vector(4 downto 0)
    );
end detection;
