15:44:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\2021-FPGA-System-Design\Lab4-BlockRAM\Lab4-1_BRAM_Generator\project_2\temp_xsdb_launch_script.tcl
15:44:16 INFO  : Registering command handlers for Vitis TCF services
15:44:19 INFO  : Platform repository initialization has completed.
15:44:19 INFO  : XSCT server has started successfully.
15:44:19 INFO  : plnx-install-location is set to ''
15:44:19 INFO  : Successfully done setting XSCT server connection channel  
15:44:19 INFO  : Successfully done query RDI_DATADIR 
15:44:19 INFO  : Successfully done setting workspace for the tool. 
15:45:12 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:45:12 INFO  : Result from executing command 'getPlatforms': 
15:45:12 WARN  : An unexpected exception occurred in the module 'platform project logging'
15:45:12 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
15:45:21 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
15:49:01 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:49:01 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
15:49:01 INFO  : Checking for BSP changes to sync application flags for project 'lab4_1'...
15:49:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:18 INFO  : 'jtag frequency' command is executed.
15:49:18 INFO  : Context for 'APU' is selected.
15:49:18 INFO  : System reset is completed.
15:49:21 INFO  : 'after 3000' command is executed.
15:49:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:49:23 INFO  : Device configured successfully with "D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/bitstream/design_1_wrapper.bit"
15:49:23 INFO  : Context for 'APU' is selected.
15:49:23 INFO  : Hardware design and registers information is loaded from 'D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:49:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:23 INFO  : Context for 'APU' is selected.
15:49:23 INFO  : Sourcing of 'D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/psinit/ps7_init.tcl' is done.
15:49:24 INFO  : 'ps7_init' command is executed.
15:49:24 INFO  : 'ps7_post_config' command is executed.
15:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:24 INFO  : The application 'D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/Debug/lab4_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/Debug/lab4_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:24 INFO  : 'con' command is executed.
15:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:49:24 INFO  : Disconnected from the channel tcfchan#2.
15:50:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:50:24 INFO  : 'jtag frequency' command is executed.
15:50:24 INFO  : Context for 'APU' is selected.
15:50:24 INFO  : System reset is completed.
15:50:27 INFO  : 'after 3000' command is executed.
15:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:50:29 INFO  : Device configured successfully with "D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/bitstream/design_1_wrapper.bit"
15:50:29 INFO  : Context for 'APU' is selected.
15:50:29 INFO  : Hardware design and registers information is loaded from 'D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:50:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:29 INFO  : Context for 'APU' is selected.
15:50:29 INFO  : Sourcing of 'D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/psinit/ps7_init.tcl' is done.
15:50:30 INFO  : 'ps7_init' command is executed.
15:50:30 INFO  : 'ps7_post_config' command is executed.
15:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:30 INFO  : The application 'D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/Debug/lab4_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/Debug/lab4_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:30 INFO  : 'con' command is executed.
15:50:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:50:30 INFO  : Disconnected from the channel tcfchan#3.
15:50:51 INFO  : Checking for BSP changes to sync application flags for project 'lab4_1'...
15:51:17 INFO  : Checking for BSP changes to sync application flags for project 'lab4_1'...
15:51:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:51:23 INFO  : 'jtag frequency' command is executed.
15:51:23 INFO  : Context for 'APU' is selected.
15:51:23 INFO  : System reset is completed.
15:51:26 INFO  : 'after 3000' command is executed.
15:51:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:51:28 INFO  : Device configured successfully with "D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/bitstream/design_1_wrapper.bit"
15:51:28 INFO  : Context for 'APU' is selected.
15:51:28 INFO  : Hardware design and registers information is loaded from 'D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:51:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:51:28 INFO  : Context for 'APU' is selected.
15:51:28 INFO  : Sourcing of 'D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/psinit/ps7_init.tcl' is done.
15:51:29 INFO  : 'ps7_init' command is executed.
15:51:29 INFO  : 'ps7_post_config' command is executed.
15:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:29 INFO  : The application 'D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/Debug/lab4_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:51:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:51:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/Debug/lab4_1.elf
configparams force-mem-access 0
----------------End of Script----------------

15:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:51:29 INFO  : 'con' command is executed.
15:51:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:51:29 INFO  : Disconnected from the channel tcfchan#4.
16:56:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:56:18 INFO  : 'jtag frequency' command is executed.
16:56:18 INFO  : Context for 'APU' is selected.
16:56:18 INFO  : System reset is completed.
16:56:21 INFO  : 'after 3000' command is executed.
16:56:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
16:56:23 INFO  : Device configured successfully with "D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/bitstream/design_1_wrapper.bit"
16:56:23 INFO  : Context for 'APU' is selected.
16:56:23 INFO  : Hardware design and registers information is loaded from 'D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:56:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:24 INFO  : Context for 'APU' is selected.
16:56:24 INFO  : Sourcing of 'D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/psinit/ps7_init.tcl' is done.
16:56:24 INFO  : 'ps7_init' command is executed.
16:56:24 INFO  : 'ps7_post_config' command is executed.
16:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:24 INFO  : The application 'D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/Debug/lab4_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/2021-FPGA-System-Design/Lab4-BlockRAM/Lab4-1_BRAM_Generator/project_2/lab4_1/Debug/lab4_1.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:24 INFO  : 'con' command is executed.
16:56:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:56:24 INFO  : Disconnected from the channel tcfchan#5.
20:18:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\2021-FPGA-System-Design\Lab4-BlockRAM\Lab4-1_BRAM_Generator\project_2\temp_xsdb_launch_script.tcl
20:18:24 INFO  : XSCT server has started successfully.
20:18:24 INFO  : Successfully done setting XSCT server connection channel  
20:18:24 INFO  : plnx-install-location is set to ''
20:18:24 INFO  : Successfully done setting workspace for the tool. 
20:18:29 INFO  : Platform repository initialization has completed.
20:18:29 INFO  : Registering command handlers for Vitis TCF services
20:18:33 INFO  : Successfully done query RDI_DATADIR 
