0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/new/tb_full_adder.v,1562833776,verilog,,,,tb_full_adder,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/imports/sources_1/clk_gen.v,1562235364,verilog,,,,clk_gen,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sim_1/new/tb_DCT_int.v,1562924694,verilog,,,,tb_DCT_int,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/imports/new/full_adder.v,1562834170,verilog,,,,full_adder,,,,,,,,
C:/Users/lsneler/Desktop/Repository/DCT/DCT/DCT.srcs/sources_1/new/DCT_int.v,1562924857,verilog,,,,DCT_int,,,,,,,,
