// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_fadd_32fYi.h"
#include "matmul_hw_fmul_32g8j.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 69
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > a_2_Addr_A;
    sc_out< sc_logic > a_2_EN_A;
    sc_out< sc_lv<4> > a_2_WEN_A;
    sc_out< sc_lv<32> > a_2_Din_A;
    sc_in< sc_lv<32> > a_2_Dout_A;
    sc_out< sc_logic > a_2_Clk_A;
    sc_out< sc_logic > a_2_Rst_A;
    sc_out< sc_lv<32> > a_3_Addr_A;
    sc_out< sc_logic > a_3_EN_A;
    sc_out< sc_lv<4> > a_3_WEN_A;
    sc_out< sc_lv<32> > a_3_Din_A;
    sc_in< sc_lv<32> > a_3_Dout_A;
    sc_out< sc_logic > a_3_Clk_A;
    sc_out< sc_logic > a_3_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > b_2_Addr_A;
    sc_out< sc_logic > b_2_EN_A;
    sc_out< sc_lv<4> > b_2_WEN_A;
    sc_out< sc_lv<32> > b_2_Din_A;
    sc_in< sc_lv<32> > b_2_Dout_A;
    sc_out< sc_logic > b_2_Clk_A;
    sc_out< sc_logic > b_2_Rst_A;
    sc_out< sc_lv<32> > b_3_Addr_A;
    sc_out< sc_logic > b_3_EN_A;
    sc_out< sc_lv<4> > b_3_WEN_A;
    sc_out< sc_lv<32> > b_3_Din_A;
    sc_in< sc_lv<32> > b_3_Dout_A;
    sc_out< sc_logic > b_3_Clk_A;
    sc_out< sc_logic > b_3_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_fadd_32fYi<1,5,32,32,32>* matmul_hw_fadd_32fYi_U1;
    matmul_hw_fmul_32g8j<1,4,32,32,32>* matmul_hw_fmul_32g8j_U2;
    sc_signal< sc_lv<34> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<11> > indvar_flatten_reg_682;
    sc_signal< sc_lv<6> > i_reg_694;
    sc_signal< sc_lv<6> > j_reg_705;
    sc_signal< sc_lv<12> > grp_fu_716_p2;
    sc_signal< sc_lv<9> > reg_727;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1306;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<11> > indvar_flatten_next_reg_732;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<6> > j_1_reg_751;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<12> > tmp_27_reg_758;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_lv<12> > ap_pipeline_reg_pp0_iter1_tmp_27_reg_758;
    sc_signal< sc_lv<12> > ap_pipeline_reg_pp0_iter2_tmp_27_reg_758;
    sc_signal< sc_lv<12> > ap_pipeline_reg_pp0_iter3_tmp_27_reg_758;
    sc_signal< sc_lv<12> > ap_pipeline_reg_pp0_iter4_tmp_27_reg_758;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage8;
    sc_signal< sc_lv<32> > grp_fu_867_p2;
    sc_signal< sc_lv<32> > reg_1005;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage9;
    sc_signal< sc_lv<32> > grp_fu_762_p2;
    sc_signal< sc_lv<32> > reg_1011;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage14;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage19;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage24;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage29;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1306;
    sc_signal< sc_lv<32> > reg_1016;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage12;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage17;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage22;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage27;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<32> > reg_1021;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1306;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage10;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage15;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage20;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage25;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage30;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1306;
    sc_signal< sc_lv<32> > reg_1027;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1306;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage13;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage18;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage23;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage28;
    sc_signal< sc_lv<32> > reg_1032;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1306;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage11;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage16;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage21;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage26;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1037_p2;
    sc_signal< sc_lv<6> > j_mid2_fu_1049_p3;
    sc_signal< sc_lv<6> > j_mid2_reg_1310;
    sc_signal< sc_lv<6> > tmp_mid2_v_fu_1057_p3;
    sc_signal< sc_lv<6> > tmp_mid2_v_reg_1322;
    sc_signal< sc_lv<9> > tmp_fu_1065_p3;
    sc_signal< sc_lv<9> > tmp_reg_1328;
    sc_signal< sc_lv<32> > a_1_load_reg_1419;
    sc_signal< sc_lv<32> > b_1_load_reg_1424;
    sc_signal< sc_lv<32> > a_2_load_reg_1429;
    sc_signal< sc_lv<32> > b_2_load_reg_1434;
    sc_signal< sc_lv<32> > a_3_load_reg_1439;
    sc_signal< sc_lv<32> > b_3_load_reg_1444;
    sc_signal< sc_lv<8> > tmp_2_cast3_fu_1135_p1;
    sc_signal< sc_lv<8> > tmp_2_cast3_reg_1469;
    sc_signal< sc_lv<32> > a_1_load_1_reg_1494;
    sc_signal< sc_lv<32> > b_1_load_1_reg_1499;
    sc_signal< sc_lv<32> > a_2_load_1_reg_1504;
    sc_signal< sc_lv<32> > b_2_load_1_reg_1509;
    sc_signal< sc_lv<32> > a_3_load_1_reg_1514;
    sc_signal< sc_lv<32> > b_3_load_1_reg_1519;
    sc_signal< sc_lv<32> > a_1_load_2_reg_1564;
    sc_signal< sc_lv<32> > b_1_load_2_reg_1569;
    sc_signal< sc_lv<32> > a_2_load_2_reg_1574;
    sc_signal< sc_lv<32> > b_2_load_2_reg_1579;
    sc_signal< sc_lv<32> > a_3_load_2_reg_1584;
    sc_signal< sc_lv<32> > b_3_load_2_reg_1589;
    sc_signal< sc_lv<32> > a_1_load_3_reg_1634;
    sc_signal< sc_lv<32> > b_1_load_3_reg_1639;
    sc_signal< sc_lv<32> > a_2_load_3_reg_1644;
    sc_signal< sc_lv<32> > b_2_load_3_reg_1649;
    sc_signal< sc_lv<32> > a_3_load_3_reg_1654;
    sc_signal< sc_lv<32> > b_3_load_3_reg_1659;
    sc_signal< sc_lv<32> > tmp_6_1_reg_1704;
    sc_signal< sc_lv<32> > a_1_load_4_reg_1709;
    sc_signal< sc_lv<32> > b_1_load_4_reg_1714;
    sc_signal< sc_lv<32> > a_2_load_4_reg_1719;
    sc_signal< sc_lv<32> > b_2_load_4_reg_1724;
    sc_signal< sc_lv<32> > a_3_load_4_reg_1729;
    sc_signal< sc_lv<32> > b_3_load_4_reg_1734;
    sc_signal< sc_lv<32> > tmp_6_2_reg_1779;
    sc_signal< sc_lv<32> > a_1_load_5_reg_1784;
    sc_signal< sc_lv<32> > b_1_load_5_reg_1789;
    sc_signal< sc_lv<32> > a_2_load_5_reg_1794;
    sc_signal< sc_lv<32> > b_2_load_5_reg_1799;
    sc_signal< sc_lv<32> > a_3_load_5_reg_1804;
    sc_signal< sc_lv<32> > b_3_load_5_reg_1809;
    sc_signal< sc_lv<32> > tmp_6_3_reg_1854;
    sc_signal< sc_lv<32> > a_1_load_6_reg_1859;
    sc_signal< sc_lv<32> > b_1_load_6_reg_1864;
    sc_signal< sc_lv<32> > a_2_load_6_reg_1869;
    sc_signal< sc_lv<32> > b_2_load_6_reg_1874;
    sc_signal< sc_lv<32> > a_3_load_6_reg_1879;
    sc_signal< sc_lv<32> > b_3_load_6_reg_1884;
    sc_signal< sc_lv<32> > tmp_6_4_reg_1889;
    sc_signal< sc_lv<32> > a_1_load_7_reg_1894;
    sc_signal< sc_lv<32> > b_1_load_7_reg_1899;
    sc_signal< sc_lv<32> > a_2_load_7_reg_1904;
    sc_signal< sc_lv<32> > b_2_load_7_reg_1909;
    sc_signal< sc_lv<32> > a_3_load_7_reg_1914;
    sc_signal< sc_lv<32> > b_3_load_7_reg_1919;
    sc_signal< sc_lv<32> > tmp_6_6_reg_1924;
    sc_signal< sc_lv<32> > tmp_6_7_reg_1929;
    sc_signal< sc_lv<32> > tmp_6_8_reg_1934;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_8_reg_1934;
    sc_signal< sc_lv<32> > tmp_6_9_reg_1939;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_9_reg_1939;
    sc_signal< sc_lv<32> > tmp_6_s_reg_1944;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_s_reg_1944;
    sc_signal< sc_lv<32> > tmp_6_10_reg_1949;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_10_reg_1949;
    sc_signal< sc_lv<32> > tmp_6_11_reg_1954;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_11_reg_1954;
    sc_signal< sc_lv<32> > tmp_6_12_reg_1959;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_12_reg_1959;
    sc_signal< sc_lv<32> > tmp_6_13_reg_1964;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_13_reg_1964;
    sc_signal< sc_lv<32> > tmp_6_14_reg_1969;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_14_reg_1969;
    sc_signal< sc_lv<32> > tmp_6_15_reg_1974;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_15_reg_1974;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_15_reg_1974;
    sc_signal< sc_lv<32> > tmp_6_16_reg_1979;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_16_reg_1979;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_16_reg_1979;
    sc_signal< sc_lv<32> > tmp_6_17_reg_1984;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_17_reg_1984;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_17_reg_1984;
    sc_signal< sc_lv<32> > tmp_6_18_reg_1989;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_18_reg_1989;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_18_reg_1989;
    sc_signal< sc_lv<32> > tmp_6_19_reg_1994;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_19_reg_1994;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_19_reg_1994;
    sc_signal< sc_lv<32> > tmp_6_20_reg_1999;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_20_reg_1999;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_20_reg_1999;
    sc_signal< sc_lv<32> > tmp_6_21_reg_2004;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_21_reg_2004;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_21_reg_2004;
    sc_signal< sc_lv<32> > tmp_6_22_reg_2009;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_22_reg_2009;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_22_reg_2009;
    sc_signal< sc_lv<32> > tmp_6_23_reg_2014;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_23_reg_2014;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_23_reg_2014;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_23_reg_2014;
    sc_signal< sc_lv<32> > tmp_6_24_reg_2019;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_24_reg_2019;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_24_reg_2019;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_24_reg_2019;
    sc_signal< sc_lv<32> > tmp_6_25_reg_2024;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_25_reg_2024;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_25_reg_2024;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_25_reg_2024;
    sc_signal< sc_lv<32> > tmp_6_26_reg_2029;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage31;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter1_tmp_6_26_reg_2029;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_26_reg_2029;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_26_reg_2029;
    sc_signal< sc_lv<32> > tmp_6_27_reg_2034;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_27_reg_2034;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_27_reg_2034;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_27_reg_2034;
    sc_signal< sc_lv<32> > tmp_6_28_reg_2039;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_28_reg_2039;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_28_reg_2039;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_28_reg_2039;
    sc_signal< sc_lv<32> > tmp_6_29_reg_2044;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_29_reg_2044;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_29_reg_2044;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_29_reg_2044;
    sc_signal< sc_lv<32> > tmp_6_30_reg_2049;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter2_tmp_6_30_reg_2049;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter3_tmp_6_30_reg_2049;
    sc_signal< sc_lv<32> > ap_pipeline_reg_pp0_iter4_tmp_6_30_reg_2049;
    sc_signal< sc_lv<32> > tmp_1_29_reg_2054;
    sc_signal< sc_lv<11> > indvar_flatten_phi_fu_686_p4;
    sc_signal< sc_lv<6> > i_phi_fu_698_p4;
    sc_signal< sc_lv<6> > j_phi_fu_709_p4;
    sc_signal< sc_lv<64> > tmp_3_fu_1073_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_1081_p1;
    sc_signal< sc_lv<64> > tmp_5_fu_1094_p3;
    sc_signal< sc_lv<64> > tmp_21_cast_fu_1110_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_1123_p3;
    sc_signal< sc_lv<64> > tmp_21_fu_1139_p3;
    sc_signal< sc_lv<64> > tmp_10_fu_1155_p3;
    sc_signal< sc_lv<64> > tmp_23_cast_fu_1167_p1;
    sc_signal< sc_lv<64> > tmp_12_fu_1180_p3;
    sc_signal< sc_lv<64> > tmp_23_fu_1192_p3;
    sc_signal< sc_lv<64> > tmp_14_fu_1208_p3;
    sc_signal< sc_lv<64> > tmp_25_cast_fu_1220_p1;
    sc_signal< sc_lv<64> > tmp_16_fu_1233_p3;
    sc_signal< sc_lv<64> > tmp_25_fu_1249_p3;
    sc_signal< sc_lv<64> > tmp_18_fu_1265_p3;
    sc_signal< sc_lv<64> > tmp_27_cast_fu_1293_p1;
    sc_signal< sc_lv<64> > tmp_28_cast_fu_1301_p1;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > a_2_Addr_A_orig;
    sc_signal< sc_lv<32> > b_2_Addr_A_orig;
    sc_signal< sc_lv<32> > a_3_Addr_A_orig;
    sc_signal< sc_lv<32> > b_3_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<12> > grp_fu_716_p0;
    sc_signal< sc_lv<7> > tmp_2_cast_fu_1106_p1;
    sc_signal< sc_lv<9> > tmp_2_cast4_fu_1245_p1;
    sc_signal< sc_lv<12> > tmp_2_cast5_fu_1289_p1;
    sc_signal< sc_lv<12> > grp_fu_716_p1;
    sc_signal< sc_lv<12> > tmp_20_cast_fu_1284_p1;
    sc_signal< sc_lv<32> > grp_fu_762_p0;
    sc_signal< sc_lv<32> > grp_fu_762_p1;
    sc_signal< sc_lv<32> > grp_fu_867_p0;
    sc_signal< sc_lv<32> > grp_fu_867_p1;
    sc_signal< sc_lv<1> > exitcond_fu_1043_p2;
    sc_signal< sc_lv<6> > tmp_mid2_v_fu_1057_p1;
    sc_signal< sc_lv<9> > tmp_4_fu_1089_p2;
    sc_signal< sc_lv<7> > tmp_21_cast_fu_1110_p0;
    sc_signal< sc_lv<9> > tmp_7_fu_1118_p2;
    sc_signal< sc_lv<9> > tmp_9_fu_1150_p2;
    sc_signal< sc_lv<8> > tmp_23_cast_fu_1167_p0;
    sc_signal< sc_lv<9> > tmp_11_fu_1175_p2;
    sc_signal< sc_lv<9> > tmp_13_fu_1203_p2;
    sc_signal< sc_lv<8> > tmp_25_cast_fu_1220_p0;
    sc_signal< sc_lv<9> > tmp_15_fu_1228_p2;
    sc_signal< sc_lv<9> > tmp_17_fu_1260_p2;
    sc_signal< sc_lv<11> > tmp_19_fu_1277_p3;
    sc_signal< sc_lv<1> > ap_CS_fsm_state168;
    sc_signal< sc_lv<34> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<34> ap_ST_fsm_state1;
    static const sc_lv<34> ap_ST_fsm_pp0_stage0;
    static const sc_lv<34> ap_ST_fsm_pp0_stage1;
    static const sc_lv<34> ap_ST_fsm_pp0_stage2;
    static const sc_lv<34> ap_ST_fsm_pp0_stage3;
    static const sc_lv<34> ap_ST_fsm_pp0_stage4;
    static const sc_lv<34> ap_ST_fsm_pp0_stage5;
    static const sc_lv<34> ap_ST_fsm_pp0_stage6;
    static const sc_lv<34> ap_ST_fsm_pp0_stage7;
    static const sc_lv<34> ap_ST_fsm_pp0_stage8;
    static const sc_lv<34> ap_ST_fsm_pp0_stage9;
    static const sc_lv<34> ap_ST_fsm_pp0_stage10;
    static const sc_lv<34> ap_ST_fsm_pp0_stage11;
    static const sc_lv<34> ap_ST_fsm_pp0_stage12;
    static const sc_lv<34> ap_ST_fsm_pp0_stage13;
    static const sc_lv<34> ap_ST_fsm_pp0_stage14;
    static const sc_lv<34> ap_ST_fsm_pp0_stage15;
    static const sc_lv<34> ap_ST_fsm_pp0_stage16;
    static const sc_lv<34> ap_ST_fsm_pp0_stage17;
    static const sc_lv<34> ap_ST_fsm_pp0_stage18;
    static const sc_lv<34> ap_ST_fsm_pp0_stage19;
    static const sc_lv<34> ap_ST_fsm_pp0_stage20;
    static const sc_lv<34> ap_ST_fsm_pp0_stage21;
    static const sc_lv<34> ap_ST_fsm_pp0_stage22;
    static const sc_lv<34> ap_ST_fsm_pp0_stage23;
    static const sc_lv<34> ap_ST_fsm_pp0_stage24;
    static const sc_lv<34> ap_ST_fsm_pp0_stage25;
    static const sc_lv<34> ap_ST_fsm_pp0_stage26;
    static const sc_lv<34> ap_ST_fsm_pp0_stage27;
    static const sc_lv<34> ap_ST_fsm_pp0_stage28;
    static const sc_lv<34> ap_ST_fsm_pp0_stage29;
    static const sc_lv<34> ap_ST_fsm_pp0_stage30;
    static const sc_lv<34> ap_ST_fsm_pp0_stage31;
    static const sc_lv<34> ap_ST_fsm_state168;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<8> ap_const_lv8_60;
    static const sc_lv<8> ap_const_lv8_A0;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<9> ap_const_lv9_E0;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<55> ap_const_lv55_0;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<58> ap_const_lv58_1;
    static const sc_lv<9> ap_const_lv9_3;
    static const sc_lv<9> ap_const_lv9_4;
    static const sc_lv<58> ap_const_lv58_2;
    static const sc_lv<9> ap_const_lv9_5;
    static const sc_lv<9> ap_const_lv9_6;
    static const sc_lv<58> ap_const_lv58_3;
    static const sc_lv<9> ap_const_lv9_7;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_21;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_a_2_Addr_A();
    void thread_a_2_Addr_A_orig();
    void thread_a_2_Clk_A();
    void thread_a_2_Din_A();
    void thread_a_2_EN_A();
    void thread_a_2_Rst_A();
    void thread_a_2_WEN_A();
    void thread_a_3_Addr_A();
    void thread_a_3_Addr_A_orig();
    void thread_a_3_Clk_A();
    void thread_a_3_Din_A();
    void thread_a_3_EN_A();
    void thread_a_3_Rst_A();
    void thread_a_3_WEN_A();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage18();
    void thread_ap_CS_fsm_pp0_stage19();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage20();
    void thread_ap_CS_fsm_pp0_stage21();
    void thread_ap_CS_fsm_pp0_stage22();
    void thread_ap_CS_fsm_pp0_stage23();
    void thread_ap_CS_fsm_pp0_stage24();
    void thread_ap_CS_fsm_pp0_stage25();
    void thread_ap_CS_fsm_pp0_stage26();
    void thread_ap_CS_fsm_pp0_stage27();
    void thread_ap_CS_fsm_pp0_stage28();
    void thread_ap_CS_fsm_pp0_stage29();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage30();
    void thread_ap_CS_fsm_pp0_stage31();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state168();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_b_2_Addr_A();
    void thread_b_2_Addr_A_orig();
    void thread_b_2_Clk_A();
    void thread_b_2_Din_A();
    void thread_b_2_EN_A();
    void thread_b_2_Rst_A();
    void thread_b_2_WEN_A();
    void thread_b_3_Addr_A();
    void thread_b_3_Addr_A_orig();
    void thread_b_3_Clk_A();
    void thread_b_3_Din_A();
    void thread_b_3_EN_A();
    void thread_b_3_Rst_A();
    void thread_b_3_WEN_A();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_1037_p2();
    void thread_exitcond_fu_1043_p2();
    void thread_grp_fu_716_p0();
    void thread_grp_fu_716_p1();
    void thread_grp_fu_716_p2();
    void thread_grp_fu_762_p0();
    void thread_grp_fu_762_p1();
    void thread_grp_fu_867_p0();
    void thread_grp_fu_867_p1();
    void thread_i_phi_fu_698_p4();
    void thread_indvar_flatten_phi_fu_686_p4();
    void thread_j_mid2_fu_1049_p3();
    void thread_j_phi_fu_709_p4();
    void thread_tmp_10_fu_1155_p3();
    void thread_tmp_11_fu_1175_p2();
    void thread_tmp_12_fu_1180_p3();
    void thread_tmp_13_fu_1203_p2();
    void thread_tmp_14_fu_1208_p3();
    void thread_tmp_15_fu_1228_p2();
    void thread_tmp_16_fu_1233_p3();
    void thread_tmp_17_fu_1260_p2();
    void thread_tmp_18_fu_1265_p3();
    void thread_tmp_19_fu_1277_p3();
    void thread_tmp_20_cast_fu_1284_p1();
    void thread_tmp_21_cast_fu_1110_p0();
    void thread_tmp_21_cast_fu_1110_p1();
    void thread_tmp_21_fu_1139_p3();
    void thread_tmp_23_cast_fu_1167_p0();
    void thread_tmp_23_cast_fu_1167_p1();
    void thread_tmp_23_fu_1192_p3();
    void thread_tmp_25_cast_fu_1220_p0();
    void thread_tmp_25_cast_fu_1220_p1();
    void thread_tmp_25_fu_1249_p3();
    void thread_tmp_27_cast_fu_1293_p1();
    void thread_tmp_28_cast_fu_1301_p1();
    void thread_tmp_2_cast3_fu_1135_p1();
    void thread_tmp_2_cast4_fu_1245_p1();
    void thread_tmp_2_cast5_fu_1289_p1();
    void thread_tmp_2_cast_fu_1106_p1();
    void thread_tmp_2_fu_1081_p1();
    void thread_tmp_3_fu_1073_p1();
    void thread_tmp_4_fu_1089_p2();
    void thread_tmp_5_fu_1094_p3();
    void thread_tmp_7_fu_1118_p2();
    void thread_tmp_8_fu_1123_p3();
    void thread_tmp_9_fu_1150_p2();
    void thread_tmp_fu_1065_p3();
    void thread_tmp_mid2_v_fu_1057_p1();
    void thread_tmp_mid2_v_fu_1057_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
