# Synopsys Constraint Checker(syntax only), version mapact, Build 1920R, built Nov 17 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Mon Dec 02 19:59:26 2019


##### DESIGN INFO #######################################################

Top View:                "Handshake"
Constraint File(s):      "C:\Microsemi_Prj\hw9\p1b\synthesis\Handshake.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start              Requested     Requested     Clock        Clock                Clock
Clock              Frequency     Period        Type         Group                Load 
--------------------------------------------------------------------------------------
Handshake|aclk     37.5 MHz      26.667        declared     default_clkgroup     21   
Handshake|bclk     25.0 MHz      40.000        declared     default_clkgroup     14   
======================================================================================
