# Reading pref.tcl
# OpenFile C:/Users/steve/OneDrive/Documents/GitHub/TCES330_Project/TCES330_Project/ALU/ALU.sv
cd C:/Users/steve/OneDrive/Documents/SV_projects/TCES_330/HW6/Q1
do runFSM.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc +cover "./Q1FSM.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:01:37 on May 23,2023
# vlog -reportprogress 300 -work work "+acc" "+cover" ./Q1FSM.sv 
# ** Error: (vlog-13069) ./Q1FSM.sv(16): near "input": syntax error, unexpected input, expecting IDENTIFIER or TYPE_IDENTIFIER or NETTYPE_IDENTIFIER.
# ** Error (suppressible): ./Q1FSM.sv(19): (vlog-2388) 'z' already declared in this scope (Q1FSM) at ./Q1FSM.sv(17).
# ** Error (suppressible): ./Q1FSM.sv(31): (vlog-13299) Undefined variable: 'w'.
# ** Error (suppressible): ./Q1FSM.sv(35): (vlog-13299) Undefined variable: 'w'.
# ** Error (suppressible): ./Q1FSM.sv(39): (vlog-13299) Undefined variable: 'w'.
# ** Error (suppressible): ./Q1FSM.sv(43): (vlog-13299) Undefined variable: 'w'.
# ** Error (suppressible): ./Q1FSM.sv(47): (vlog-13299) Undefined variable: 'w'.
# ** Error (suppressible): ./Q1FSM.sv(51): (vlog-13299) Undefined variable: 'w'.
# ** Error (suppressible): ./Q1FSM.sv(55): (vlog-13299) Undefined variable: 'w'.
# ** Error (suppressible): ./Q1FSM.sv(59): (vlog-13299) Undefined variable: 'w'.
# ** Error (suppressible): ./Q1FSM.sv(63): (vlog-13299) Undefined variable: 'w'.
# ** Error: ./Q1FSM.sv(72): (vlog-2730) Undefined variable: 'State'.
# ** Error: ./Q1FSM.sv(12): (vlog-2730) Undefined variable: 'w'.
# ** Error: ./Q1FSM.sv(12): (vlog-13294) Identifier must be declared with a port mode: w.
# ** Error: (vlog-13069) ./Q1FSM.sv(95): near "Q1FSM": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# End time: 12:01:37 on May 23,2023, Elapsed time: 0:00:00
# Errors: 15, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runFSM.do line 16
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work +acc +cover "./Q1FSM.sv""
do runFSM.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc +cover "./Q1FSM.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:01:59 on May 23,2023
# vlog -reportprogress 300 -work work "+acc" "+cover" ./Q1FSM.sv 
# ** Error (suppressible): ./Q1FSM.sv(19): (vlog-2388) 'z' already declared in this scope (Q1FSM) at ./Q1FSM.sv(17).
# ** Error: ./Q1FSM.sv(72): (vlog-2730) Undefined variable: 'State'.
# ** Error: (vlog-13069) ./Q1FSM.sv(95): near "Q1FSM": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# End time: 12:01:59 on May 23,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runFSM.do line 16
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work +acc +cover "./Q1FSM.sv""
do runFSM.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc +cover "./Q1FSM.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:02:33 on May 23,2023
# vlog -reportprogress 300 -work work "+acc" "+cover" ./Q1FSM.sv 
# ** Error (suppressible): ./Q1FSM.sv(19): (vlog-2388) 'z' already declared in this scope (Q1FSM) at ./Q1FSM.sv(17).
# End time: 12:02:33 on May 23,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runFSM.do line 16
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work +acc +cover "./Q1FSM.sv""
do runFSM.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc +cover "./Q1FSM.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:02:56 on May 23,2023
# vlog -reportprogress 300 -work work "+acc" "+cover" ./Q1FSM.sv 
# -- Compiling package Q1FSM_sv_unit
# -- Compiling module Q1FSM
# ** Error (suppressible): ./Q1FSM.sv(65): (vlog-8386) An enum variable 'NextState' of type 'StateType' may only be assigned the same enum typed variable or one of its values. Value '0' requires an explicit cast.
# -- Compiling module Q1FSM_tb
# End time: 12:02:57 on May 23,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runFSM.do line 16
# C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work +acc +cover "./Q1FSM.sv""
do runFSM.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc +cover "./Q1FSM.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:03:54 on May 23,2023
# vlog -reportprogress 300 -work work "+acc" "+cover" ./Q1FSM.sv 
# -- Compiling package Q1FSM_sv_unit
# -- Compiling module Q1FSM
# ** Note: (vlog-143) Recognized 1 FSM in module "Q1FSM(verilog)".
# -- Compiling module Q1FSM_tb
# 
# Top level modules:
# 	Q1FSM_tb
# End time: 12:03:54 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Q1FSM_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Q1FSM_tb 
# Start time: 12:03:54 on May 23,2023
# Loading sv_std.std
# Loading work.Q1FSM_sv_unit
# Loading work.Q1FSM_tb
# Loading work.Q1FSM
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do waveFSM.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Q1FSM_tb/Clk
# add wave -noupdate /Q1FSM_tb/w
# add wave -noupdate /Q1FSM_tb/z
# add wave -noupdate /Q1FSM_tb/Reset
# add wave -noupdate /Q1FSM_tb/CurrentState
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# En = 0, Reset = 0 	 w = 0 	 z = 0 	 Current = x
# En = 0, Reset = 0 	 w = 0 	 z = 0 	 Current = 0
# En = 0, Reset = 0 	 w = 0 	 z = 0 	 Current = 1
# En = 0, Reset = 0 	 w = 1 	 z = 0 	 Current = 2
# En = 0, Reset = 0 	 w = 0 	 z = 0 	 Current = 5
# En = 0, Reset = 0 	 w = 0 	 z = 0 	 Current = 1
# En = 0, Reset = 0 	 w = 0 	 z = 0 	 Current = 2
# En = 0, Reset = 0 	 w = 0 	 z = 0 	 Current = 3
# En = 0, Reset = 0 	 w = 1 	 z = 1 	 Current = 4
# En = 0, Reset = 0 	 w = 1 	 z = 0 	 Current = 5
# En = 0, Reset = 0 	 w = 1 	 z = 0 	 Current = 6
# En = 0, Reset = 0 	 w = 1 	 z = 0 	 Current = 7
# En = 0, Reset = 0 	 w = 1 	 z = 1 	 Current = 8
# En = 0, Reset = 0 	 w = 0 	 z = 1 	 Current = 8
# En = 0, Reset = 0 	 w = 0 	 z = 0 	 Current = 1
# ** Note: $stop    : ./Q1FSM.sv(107)
#    Time: 290 ps  Iteration: 0  Instance: /Q1FSM_tb
# Break in Module Q1FSM_tb at ./Q1FSM.sv line 107
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 305 ps
# 
# End
do runFSM.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc +cover "./Q1FSM.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:07:22 on May 23,2023
# vlog -reportprogress 300 -work work "+acc" "+cover" ./Q1FSM.sv 
# -- Compiling package Q1FSM_sv_unit
# -- Compiling module Q1FSM
# ** Note: (vlog-143) Recognized 1 FSM in module "Q1FSM(verilog)".
# -- Compiling module Q1FSM_tb
# 
# Top level modules:
# 	Q1FSM_tb
# End time: 12:07:22 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Q1FSM_tb
# End time: 12:07:23 on May 23,2023, Elapsed time: 0:03:29
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Q1FSM_tb 
# Start time: 12:07:23 on May 23,2023
# Loading sv_std.std
# Loading work.Q1FSM_sv_unit
# Loading work.Q1FSM_tb
# Loading work.Q1FSM
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do waveFSM.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Q1FSM_tb/Clk
# add wave -noupdate /Q1FSM_tb/w
# add wave -noupdate /Q1FSM_tb/z
# add wave -noupdate /Q1FSM_tb/Reset
# add wave -noupdate /Q1FSM_tb/CurrentState
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = x
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 0
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 1
# En = 1, Reset = 0 	 w = 1 	 z = 0 	 Current = 2
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 5
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 1
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 2
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 3
# En = 1, Reset = 0 	 w = 1 	 z = 1 	 Current = 4
# En = 1, Reset = 0 	 w = 1 	 z = 0 	 Current = 5
# En = 1, Reset = 0 	 w = 1 	 z = 0 	 Current = 6
# En = 1, Reset = 0 	 w = 1 	 z = 0 	 Current = 7
# En = 1, Reset = 0 	 w = 1 	 z = 1 	 Current = 8
# En = 1, Reset = 0 	 w = 0 	 z = 1 	 Current = 8
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 1
# En = 1, Reset = 1 	 w = 0 	 z = 0 	 Current = 0
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 1
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 2
# En = 0, Reset = 0 	 w = 0 	 z = 0 	 Current = 2
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 3
# En = 1, Reset = 0 	 w = 0 	 z = 1 	 Current = 4
# ** Note: $stop    : ./Q1FSM.sv(111)
#    Time: 450 ps  Iteration: 0  Instance: /Q1FSM_tb
# Break in Module Q1FSM_tb at ./Q1FSM.sv line 111
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 473 ps
# 
# End
do runFSM.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc +cover "./Q1FSM.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:08:44 on May 23,2023
# vlog -reportprogress 300 -work work "+acc" "+cover" ./Q1FSM.sv 
# -- Compiling package Q1FSM_sv_unit
# -- Compiling module Q1FSM
# ** Note: (vlog-143) Recognized 1 FSM in module "Q1FSM(verilog)".
# -- Compiling module Q1FSM_tb
# 
# Top level modules:
# 	Q1FSM_tb
# End time: 12:08:44 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Q1FSM_tb
# End time: 12:08:45 on May 23,2023, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Q1FSM_tb 
# Start time: 12:08:45 on May 23,2023
# Loading sv_std.std
# Loading work.Q1FSM_sv_unit
# Loading work.Q1FSM_tb
# Loading work.Q1FSM
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do waveFSM.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Q1FSM_tb/Clk
# add wave -noupdate /Q1FSM_tb/w
# add wave -noupdate /Q1FSM_tb/z
# add wave -noupdate /Q1FSM_tb/Reset
# add wave -noupdate /Q1FSM_tb/En
# add wave -noupdate /Q1FSM_tb/CurrentState
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 0
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = x
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 0
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 1
# En = 1, Reset = 0 	 w = 1 	 z = 0 	 Current = 2
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 5
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 1
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 2
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 3
# En = 1, Reset = 0 	 w = 1 	 z = 1 	 Current = 4
# En = 1, Reset = 0 	 w = 1 	 z = 0 	 Current = 5
# En = 1, Reset = 0 	 w = 1 	 z = 0 	 Current = 6
# En = 1, Reset = 0 	 w = 1 	 z = 0 	 Current = 7
# En = 1, Reset = 0 	 w = 1 	 z = 1 	 Current = 8
# En = 1, Reset = 0 	 w = 0 	 z = 1 	 Current = 8
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 1
# En = 1, Reset = 1 	 w = 0 	 z = 0 	 Current = 0
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 1
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 2
# En = 0, Reset = 0 	 w = 0 	 z = 0 	 Current = 2
# En = 1, Reset = 0 	 w = 0 	 z = 0 	 Current = 3
# En = 1, Reset = 0 	 w = 0 	 z = 1 	 Current = 4
# ** Note: $stop    : ./Q1FSM.sv(111)
#    Time: 450 ps  Iteration: 0  Instance: /Q1FSM_tb
# Break in Module Q1FSM_tb at ./Q1FSM.sv line 111
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 473 ps
# 
# End
quit -sim
# End time: 12:32:55 on May 23,2023, Elapsed time: 0:24:10
# Errors: 0, Warnings: 0
