VPR FPGA Placement and Routing.
Version: 8.0.0-rc1+unkown
Revision: v8.0.0-rc1-978-g80ae77e
Compiled: 2019-09-25T16:06:48
Compiler: GNU 4.9.2 on Linux-3.10.0-1062.1.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/cunxi/cunxi/tools/vtr-verilog-to-routing/vtr_flow/../vpr/vpr k6_frac_N10_tileable_adder_chain_frac_mem32K_frac_dsp36_40nm.xml syn2 --circuit_file syn2.pre-vpr.blif --route --route_chan_width 92


Architecture file: k6_frac_N10_tileable_adder_chain_frac_mem32K_frac_dsp36_40nm.xml
Circuit name: syn2

# Loading Architecture Description
# Loading Architecture Description took 0.02 seconds (max_rss 3.2 MiB, delta_rss +1.1 MiB)
# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.07 seconds (max_rss 9.3 MiB, delta_rss +6.1 MiB)
# Load circuit
Found constant-zero generator 'syn2.add1_add.u1^fracta_out~0_FF'
Found constant-zero generator 'syn2.add1_add.u1^fracta_out~1_FF'
Found constant-zero generator 'syn2.add1_add.u1^fracta_out~2_FF'
Found constant-zero generator 'gnd'
Found constant-zero generator 'unconn'
Found constant-one generator 'vcc'
Found constant-zero generator 'syn2.add2_add.u1^fracta_out~0_FF'
Found constant-zero generator 'syn2.add2_add.u1^fracta_out~1_FF'
Found constant-zero generator 'syn2.add2_add.u1^fracta_out~2_FF'
Found constant-zero generator 'syn2.add3_add.u1^fracta_out~0_FF'
Found constant-zero generator 'syn2.add3_add.u1^fracta_out~1_FF'
Found constant-zero generator 'syn2.add3_add.u1^fracta_out~2_FF'
Found constant-zero generator 'syn2.add4_add.u1^fracta_out~0_FF'
Found constant-zero generator 'syn2.add4_add.u1^fracta_out~1_FF'
Found constant-zero generator 'syn2.add4_add.u1^fracta_out~2_FF'
Found constant-zero generator 'syn2.add5_add.u1^fracta_out~0_FF'
Found constant-zero generator 'syn2.add5_add.u1^fracta_out~1_FF'
Found constant-zero generator 'syn2.add5_add.u1^fracta_out~2_FF'
Found constant-one generator 'n8955'
# Load circuit took 0.38 seconds (max_rss 49.4 MiB, delta_rss +40.1 MiB)
# Clean circuit
Absorbing 2130 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  522 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3618
Swept block(s)      : 1818
Constant Pins Marked: 522
# Clean circuit took 0.31 seconds (max_rss 49.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.05 seconds (max_rss 49.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.01 seconds (max_rss 49.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 14730
    .input  :     161
    .latch  :    2207
    .output :     128
    0-LUT   :      18
    6-LUT   :   11055
    adder   :    1157
    multiply:       4
  Nets  : 15769
    Avg Fanout:     3.8
    Max Fanout:  2207.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 75293
  Timing Graph Edges: 130881
  Timing Graph Levels: 114
# Build Timing Graph took 0.13 seconds (max_rss 56.8 MiB, delta_rss +7.4 MiB)
Netlist contains 1 clocks
  Netlist Clock 'syn2^clock' Fanout: 2207 pins (2.9%), 2207 blocks (15.0%)
# Load Timing Constraints

SDC file 'syn2.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'syn2^clock'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'syn2^clock' Source: 'syn2^clock.inpad[0]'

# Load Timing Constraints took 0.01 seconds (max_rss 56.8 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: syn2.net
Circuit placement file: syn2.place
Circuit routing file: syn2.route
Circuit SDC file: syn2.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 92
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 92
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'syn2.net'.
Detected 18 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 1.93 seconds).
Warning 2: Treated 18 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load Packing took 2.01 seconds (max_rss 154.4 MiB, delta_rss +97.6 MiB)
Warning 3: Netlist contains 234 global net to non-global architecture pin connections

Netlist num_nets: 8581
Netlist num_blocks: 1462
Netlist EMPTY blocks: 0.
Netlist io blocks: 289.
Netlist clb blocks: 1169.
Netlist mult_36 blocks: 4.
Netlist memory blocks: 0.
Netlist inputs pins: 161
Netlist output pins: 128

# Create Device
## Build Device Grid
FPGA sized to 42 x 42: 1764 grid tiles (auto)

Resource usage...
	Netlist      0	blocks of type: EMPTY
	Architecture 0	blocks of type: EMPTY
	Netlist      289	blocks of type: io
	Architecture 1280	blocks of type: io
	Netlist      1169	blocks of type: clb
	Architecture 1200	blocks of type: clb
	Netlist      4	blocks of type: mult_36
	Architecture 50	blocks of type: mult_36
	Netlist      0	blocks of type: memory
	Architecture 30	blocks of type: memory

Device Utilization: 0.69 (target 1.00)
	Block Utilization: 0.00 Type: EMPTY
	Block Utilization: 0.23 Type: io
	Block Utilization: 0.97 Type: clb
	Block Utilization: 0.08 Type: mult_36
	Block Utilization: 0.00 Type: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.01 seconds (max_rss 154.4 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
Warning 4: in check_rr_node: RR node: 5005 type: OPIN location: (1,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 5: in check_rr_node: RR node: 10897 type: OPIN location: (3,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 6: in check_rr_node: RR node: 14617 type: OPIN location: (4,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 7: in check_rr_node: RR node: 18337 type: OPIN location: (5,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 8: in check_rr_node: RR node: 25177 type: OPIN location: (7,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 9: in check_rr_node: RR node: 28897 type: OPIN location: (8,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 10: in check_rr_node: RR node: 32617 type: OPIN location: (9,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 11: in check_rr_node: RR node: 38509 type: OPIN location: (11,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 12: in check_rr_node: RR node: 42229 type: OPIN location: (12,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 13: in check_rr_node: RR node: 45949 type: OPIN location: (13,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 14: in check_rr_node: RR node: 52789 type: OPIN location: (15,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 15: in check_rr_node: RR node: 56509 type: OPIN location: (16,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 16: in check_rr_node: RR node: 60229 type: OPIN location: (17,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 17: in check_rr_node: RR node: 66121 type: OPIN location: (19,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 18: in check_rr_node: RR node: 69841 type: OPIN location: (20,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 19: in check_rr_node: RR node: 73561 type: OPIN location: (21,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 20: in check_rr_node: RR node: 80401 type: OPIN location: (23,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 21: in check_rr_node: RR node: 84121 type: OPIN location: (24,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 22: in check_rr_node: RR node: 87841 type: OPIN location: (25,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 23: in check_rr_node: RR node: 93733 type: OPIN location: (27,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 24: in check_rr_node: RR node: 97453 type: OPIN location: (28,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 25: in check_rr_node: RR node: 101173 type: OPIN location: (29,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 26: in check_rr_node: RR node: 108013 type: OPIN location: (31,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 27: in check_rr_node: RR node: 111733 type: OPIN location: (32,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 28: in check_rr_node: RR node: 115453 type: OPIN location: (33,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 29: in check_rr_node: RR node: 121345 type: OPIN location: (35,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 30: in check_rr_node: RR node: 125065 type: OPIN location: (36,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 31: in check_rr_node: RR node: 128785 type: OPIN location: (37,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 32: in check_rr_node: RR node: 135625 type: OPIN location: (39,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 33: in check_rr_node: RR node: 139345 type: OPIN location: (40,1) pin: 61 pin_name: clb.cout[0] has no out-going edges.
Warning 34: in check_rr_graph: fringe node 24 IPIN at (0,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build routing resource graph took 1.46 seconds (max_rss 170.8 MiB, delta_rss +16.4 MiB)
  RR Graph Nodes: 228756
  RR Graph Edges: 1750672
# Create Device took 1.48 seconds (max_rss 170.8 MiB, delta_rss +16.4 MiB)

# Load Placement
# Load Placement took 0.01 seconds (max_rss 170.8 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    1.1     0.0    0 1681704    8562   32373   16305 ( 7.128%)  140090 (46.4%)   18.646 -1.162e+04    -18.646      0.000      0.000      N/A
   2    0.5     0.5   44 1536638    6909   29371    8804 ( 3.849%)  133499 (44.2%)   18.652 -1.167e+04    -18.652      0.000      0.000      N/A
   3    0.4     0.6   22 1286954    5241   23405    7771 ( 3.397%)  134767 (44.7%)   18.639 -1.168e+04    -18.639      0.000      0.000      N/A
   4    0.4     0.8   18 1177935    4532   21197    6648 ( 2.906%)  136097 (45.1%)   18.639 -1.171e+04    -18.639      0.000      0.000      N/A
   5    0.3     1.1    9 1109533    3875   19193    5218 ( 2.281%)  138070 (45.8%)   18.653 -1.173e+04    -18.653      0.000      0.000      N/A
   6    0.3     1.4   10  941278    3187   16273    3928 ( 1.717%)  140425 (46.5%)   18.657 -1.174e+04    -18.657      0.000      0.000      N/A
   7    0.3     1.9   11  766312    2601   13297    2843 ( 1.243%)  142427 (47.2%)   18.657 -1.174e+04    -18.657      0.000      0.000      N/A
   8    0.3     2.4    3  608511    2031   10375    2000 ( 0.874%)  144744 (48.0%)   18.657 -1.176e+04    -18.657      0.000      0.000      N/A
   9    0.3     3.1    5  465489    1531    7683    1245 ( 0.544%)  146638 (48.6%)   18.657 -1.177e+04    -18.657      0.000      0.000      N/A
  10    0.2     4.1    6  317415    1129    5401     794 ( 0.347%)  148171 (49.1%)   18.657 -1.177e+04    -18.657      0.000      0.000       29
  11    0.2     5.3    6  207807     761    3334     462 ( 0.202%)  149385 (49.5%)   18.657 -1.177e+04    -18.657      0.000      0.000       27
  12    0.2     6.9    2  121413     487    1892     232 ( 0.101%)  150147 (49.8%)   18.648 -1.178e+04    -18.648      0.000      0.000       26
  13    0.1     9.0    0   64900     288     910     100 ( 0.044%)  150771 (50.0%)   18.648 -1.178e+04    -18.648      0.000      0.000       23
  14    0.1    11.6    4   22165     139     320      51 ( 0.022%)  150954 (50.0%)   18.648 -1.178e+04    -18.648      0.000      0.000       22
  15    0.1    15.1    1   10321      75     142      29 ( 0.013%)  150996 (50.0%)   18.648 -1.178e+04    -18.648      0.000      0.000       21
  16    0.1    19.7    1    7916      43     100      11 ( 0.005%)  151112 (50.1%)   18.648 -1.178e+04    -18.648      0.000      0.000       20
  17    0.1    25.6    1    2551      17      30       6 ( 0.003%)  151130 (50.1%)   18.648 -1.178e+04    -18.648      0.000      0.000       20
  18    0.1    33.3    0    1128       7      18       2 ( 0.001%)  151141 (50.1%)   18.648 -1.178e+04    -18.648      0.000      0.000       20
  19    0.2    43.3    0     955       5      16       2 ( 0.001%)  151141 (50.1%)   18.648 -1.178e+04    -18.648      0.000      0.000       19
  20    0.1    56.2    0     347       3       3       0 ( 0.000%)  151149 (50.1%)   18.648 -1.178e+04    -18.648      0.000      0.000       20
Restoring best routing
Critical path: 18.6479 ns
Successfully routed after 20 routing iterations.
Router Stats: total_nets_routed: 41423 total_connections_routed: 185333 total_heap_pushes: 10331272 total_heap_pops: 1811122
# Routing took 5.64 seconds (max_rss 212.0 MiB, delta_rss +29.2 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1958522033
Circuit successfully routed with a channel width factor of 92.

Average number of bends per net: 2.51834  Maximum # of bends: 47

Number of global nets: 19
Number of routed nets (nonglobal): 8562
Wire length results (in units of 1 clb segments)...
	Total wirelength: 151149, average net length: 17.6535
	Maximum net length: 225

Wire length results in terms of physical segments...
	Total wiring segments used: 38697, average wire segments per net: 4.51962
	Maximum segments used by a net: 59
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 ( 0.0%) |
[      0.9:        1)    0 ( 0.0%) |
[      0.8:      0.9)    6 ( 0.2%) |
[      0.7:      0.8)  762 (22.7%) |***********************************
[      0.5:      0.6) 1012 (30.1%) |**********************************************
[      0.4:      0.5)  824 (24.5%) |*************************************
[      0.3:      0.4)  334 ( 9.9%) |***************
[      0.2:      0.3)  202 ( 6.0%) |*********
[      0.1:      0.2)   92 ( 2.7%) |****
[        0:      0.1)  130 ( 3.9%) |******
Maximum routing channel utilization:      0.84 at (10,20)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      58  32.143       92
                         1      51  31.405       92
                         2      54  38.190       92
                         3      65  43.000       92
                         4      61  43.786       92
                         5      66  44.833       92
                         6      61  44.429       92
                         7      71  40.095       92
                         8      65  40.167       92
                         9      63  41.929       92
                        10      60  42.881       92
                        11      63  44.048       92
                        12      67  41.452       92
                        13      69  42.405       92
                        14      60  42.524       92
                        15      62  46.690       92
                        16      67  47.024       92
                        17      65  48.786       92
                        18      71  50.190       92
                        19      74  49.810       92
                        20      77  47.476       92
                        21      72  44.810       92
                        22      68  46.714       92
                        23      71  45.810       92
                        24      69  44.024       92
                        25      70  50.333       92
                        26      64  47.548       92
                        27      66  46.619       92
                        28      68  51.857       92
                        29      65  49.500       92
                        30      62  47.786       92
                        31      67  46.667       92
                        32      69  47.071       92
                        33      71  46.500       92
                        34      71  51.024       92
                        35      68  48.881       92
                        36      62  46.000       92
                        37      62  44.810       92
                        38      56  38.286       92
                        39      54  30.095       92
                        40      33  16.024       92
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      33  15.500       92
                         1      39  19.476       92
                         2      35  25.286       92
                         3      64  46.643       92
                         4      68  50.524       92
                         5      48  35.857       92
                         6      53  38.190       92
                         7      72  53.667       92
                         8      74  53.643       92
                         9      58  40.571       92
                        10      60  42.310       92
                        11      69  53.214       92
                        12      72  52.143       92
                        13      68  43.286       92
                        14      71  44.452       92
                        15      73  52.810       92
                        16      76  53.952       92
                        17      61  41.143       92
                        18      51  39.381       92
                        19      71  49.262       92
                        20      70  48.429       92
                        21      53  37.405       92
                        22      61  39.857       92
                        23      68  53.048       92
                        24      69  53.238       92
                        25      58  40.881       92
                        26      58  44.024       92
                        27      74  54.119       92
                        28      74  51.167       92
                        29      71  42.429       92
                        30      67  42.810       92
                        31      76  52.738       92
                        32      75  54.548       92
                        33      59  43.167       92
                        34      60  43.952       92
                        35      69  51.786       92
                        36      73  51.381       92
                        37      57  36.690       92
                        38      65  37.405       92
                        39      70  44.357       92
                        40      53  30.429       92

Total tracks in x-direction: 3772, in y-direction: 3772

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.00914e+08
	Total used logic block area: 6.45872e+07

Routing area (in minimum width transistor areas)...
	Total routing area: 1.05988e+07, per logic tile: 6008.38

Segment usage by type (index): type utilization
                               ---- -----------
                                  0       0.477

Segment usage by length: length utilization
                         ------ -----------
                              4       0.477


Hold Worst Negative Slack (hWNS): 0 ns
Hold Total Negative Slack (hTNS): 0 ns

Hold slack histogram:
[  2.9e-10:  5.6e-10) 878 (37.6%) |***********************************************
[  5.6e-10:  8.4e-10) 437 (18.7%) |***********************
[  8.4e-10:  1.1e-09) 397 (17.0%) |*********************
[  1.1e-09:  1.4e-09) 254 (10.9%) |**************
[  1.4e-09:  1.6e-09) 135 ( 5.8%) |*******
[  1.6e-09:  1.9e-09)  93 ( 4.0%) |*****
[  1.9e-09:  2.2e-09)  50 ( 2.1%) |***
[  2.2e-09:  2.5e-09)  81 ( 3.5%) |****
[  2.5e-09:  2.7e-09)   7 ( 0.3%) |
[  2.7e-09:    3e-09)   2 ( 0.1%) |

Final critical path: 18.6479 ns, Fmax: 53.6255 MHz
Setup Worst Negative Slack (sWNS): -18.6479 ns
Setup Total Negative Slack (sTNS): -11778.6 ns

Setup slack histogram:
[ -1.9e-08: -1.7e-08)  125 ( 5.4%) |****
[ -1.7e-08: -1.5e-08)  132 ( 5.7%) |*****
[ -1.5e-08: -1.3e-08)  129 ( 5.5%) |****
[ -1.3e-08: -1.1e-08)  138 ( 5.9%) |*****
[ -1.1e-08: -9.6e-09)   12 ( 0.5%) |
[ -9.6e-09: -7.8e-09)  124 ( 5.3%) |****
[ -7.8e-09:   -6e-09)   71 ( 3.0%) |**
[   -6e-09: -4.1e-09)   80 ( 3.4%) |***
[ -4.1e-09: -2.3e-09)  202 ( 8.7%) |*******
[ -2.3e-09: -5.1e-10) 1321 (56.6%) |**********************************************

Timing analysis took 3.39654 seconds (3.07464 STA, 0.321894 slack) (21 full updates: 0 setup, 0 hold, 21 combined).
VPR suceeded
The entire flow of VPR took 11.79 seconds (max_rss 212.1 MiB)
