$date
	Wed Apr 30 11:29:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' sel $end
$var reg 1 ( y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1#
1&
#20
1(
1!
0#
0&
1"
1%
#30
1#
1&
#40
0(
0!
1$
1'
0#
0&
0"
0%
#50
1(
1!
1#
1&
#60
0(
0!
0#
0&
1"
1%
#70
1(
1!
1#
1&
#80
