Path 1: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_
reg[0] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[0] /SD (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[7] /Q  (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.318
- Setup                         1.235
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.983
- Arrival Time                 16.536
= Slack Time                    0.447
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 0.000 |       |   5.000 |    5.447 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 0.339 | 0.768 |   5.768 |    6.215 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^  | INCX20  | 0.317 | 0.840 |   6.608 |    7.056 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v  | SDFRX4  | 0.191 | 0.730 |   7.339 |    7.786 | 
     | [7]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC30_fsm_op | A v -> Q ^  | INX6    | 0.116 | 0.115 |   7.454 |    7.901 | 
     | code_7_                                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC31_fsm_op | A ^ -> Q v  | INX8    | 0.200 | 0.130 |   7.584 |    8.032 | 
     | code_7_                                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0637D65450    | A v -> Q ^  | INX8    | 0.112 | 0.208 |   7.793 |    8.240 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC117_n_24  | A ^ -> Q ^  | BUX3    | 0.583 | 0.411 |   8.204 |    8.651 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0743DT         | A ^ -> Q v  | NA2X4   | 0.370 | 0.391 |   8.595 |    9.042 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4023A          | A v -> Q ^  | NO2X1   | 2.699 | 1.614 |  10.208 |   10.656 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p10696A         | A ^ -> Q v  | NA2X0   | 1.340 | 1.065 |  11.273 |   11.721 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11327A         | C v -> Q ^  | ON211X0 | 0.897 | 0.873 |  12.147 |   12.594 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11448A         | B ^ -> Q v  | NO3X1   | 0.422 | 0.386 |  12.533 |   12.981 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11706A         | B v -> Q ^  | NA3X2   | 0.268 | 0.251 |  12.784 |   13.231 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC221_fsm_mem_c | A ^ -> Q v  | INX1    | 0.134 | 0.143 |  12.926 |   13.374 | 
     | trl_ram_wr_b                                       |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC222_fsm_mem_c | A v -> Q ^  | INX16   | 0.152 | 0.391 |  13.317 |   13.765 | 
     | trl_ram_wr_b                                       |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/p11789A    | A ^ -> Q v  | NA2X1   | 0.174 | 0.177 |  13.494 |   13.941 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/p11899A    | A v -> Q v  | AND2X4  | 0.146 | 0.289 |  13.783 |   14.231 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/p11972A    | A v -> Q ^  | NO2X4   | 0.283 | 0.190 |  13.973 |   14.421 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/p0904D     | A ^ -> Q v  | NA2X4   | 0.372 | 0.204 |  14.177 |   14.624 | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/p1392D       | BN v -> Q v | NO3I2X2 | 0.227 | 0.428 |  14.605 |   15.052 | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/FE_OFC262_n_ | A v -> Q ^  | INX3    | 0.262 | 0.212 |  14.817 |   15.265 | 
     | 57                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/FE_OFC263_n_ | A ^ -> Q v  | INX8    | 0.198 | 0.177 |  14.994 |   15.442 | 
     | 57                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/p1233D       | B v -> Q ^  | NO2X4   | 0.240 | 0.227 |  15.221 |   15.669 | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/FE_OFC267_to | A ^ -> Q v  | INX4    | 0.107 | 0.116 |  15.337 |   15.785 | 
     | p_psen_b_o                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/FE_OFC270_to | A v -> Q ^  | INX4    | 0.161 | 0.125 |  15.462 |   15.910 | 
     | p_psen_b_o                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/Fp1606A857   | A ^ -> Q v  | INX3    | 0.123 | 0.132 |  15.595 |   16.042 | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/p1785D832    | C v -> Q v  | AO22X2  | 0.162 | 0.414 |  16.009 |   16.456 | 
     | EMC_TOP_INSTANCE/DFT_shared_out_mux_5              | A v -> Q v  | AO22X4  | 0.149 | 0.524 |  16.533 |   16.980 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | SD v        | SDFFQX2 | 0.149 | 0.003 |  16.536 |   16.983 | 
     | [0]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 0.000 |       |  17.500 |   17.053 | 
     | top_clock_mem_i__L1_I1                             | A v -> Q v | BUCX4   | 0.505 | 0.800 |  18.300 |   17.853 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX2 | 0.519 | 0.018 |  18.318 |   17.871 | 
     | [0]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_
reg[15] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[15] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[6] /Q  (^) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.325
- Setup                         0.644
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.581
- Arrival Time                 17.080
= Slack Time                    0.500
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    5.500 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    6.268 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 0.317 | 0.840 |   6.608 |    7.108 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q ^ | SDFRQX4 | 0.211 | 0.719 |   7.328 |    7.828 | 
     | [6]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC32_n_78   | A ^ -> Q ^ | BUX12   | 0.317 | 0.269 |   7.597 |    8.097 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0420D65133    | A ^ -> Q v | INX8    | 0.124 | 0.300 |   7.896 |    8.396 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC135_n_255 | A v -> Q v | BUX8    | 0.231 | 0.267 |   8.163 |    8.663 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0410A          | B v -> Q ^ | NA2X4   | 0.400 | 0.352 |   8.515 |    9.015 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0454A64506    | A ^ -> Q v | INX4    | 0.169 | 0.190 |   8.706 |    9.206 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0604A          | B v -> Q ^ | NA2X4   | 0.502 | 0.350 |   9.055 |    9.555 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0642A64440    | A ^ -> Q v | INX6    | 0.214 | 0.228 |   9.283 |    9.783 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0785A          | A v -> Q ^ | NA2X4   | 0.253 | 0.206 |   9.489 |    9.989 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0792A         | A ^ -> Q v | INX2    | 0.082 | 0.093 |   9.583 |   10.083 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1048A          | C v -> Q ^ | AN21X1  | 0.325 | 0.221 |   9.804 |   10.304 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1088A64334     | A ^ -> Q v | NO2X1   | 0.229 | 0.144 |   9.948 |   10.448 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1089A          | E v -> Q ^ | AN221X1 | 0.672 | 0.433 |  10.380 |   10.880 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1092A          | C ^ -> Q v | ON21X1  | 0.375 | 0.382 |  10.762 |   11.262 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1000A          | A v -> Q ^ | NO2X2   | 0.257 | 0.227 |  10.989 |   11.489 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0840A          | C ^ -> Q v | ON21X1  | 0.286 | 0.245 |  11.234 |   11.734 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0861D          | A v -> Q ^ | NO3X4   | 0.421 | 0.263 |  11.497 |   11.997 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0804D          | A ^ -> Q v | NA3X4   | 0.366 | 0.299 |  11.796 |   12.296 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0906D         | A v -> Q ^ | NA2X4   | 0.175 | 0.182 |  11.978 |   12.478 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0896D         | A ^ -> Q v | ON21X1  | 0.265 | 0.210 |  12.189 |   12.689 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0811D         | A v -> Q ^ | NA2X2   | 0.207 | 0.190 |  12.379 |   12.879 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0803D         | A ^ -> Q v | NA2X4   | 0.149 | 0.121 |  12.500 |   13.000 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0814D2087     | A v -> Q ^ | NA2X4   | 0.166 | 0.134 |  12.634 |   13.134 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0808D         | A ^ -> Q v | NA2X4   | 0.121 | 0.098 |  12.732 |   13.232 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D2085     | A v -> Q ^ | AN21X1  | 0.460 | 0.336 |  13.068 |   13.568 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0787D         | A ^ -> Q v | NO2X2   | 0.155 | 0.164 |  13.231 |   13.732 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D         | A v -> Q ^ | NO2X4   | 0.235 | 0.176 |  13.407 |   13.907 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0781D         | A ^ -> Q v | NO2X4   | 0.163 | 0.105 |  13.512 |   14.012 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0810D         | B v -> Q ^ | NO2I1X4 | 0.234 | 0.177 |  13.689 |   14.189 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0669DT        | A ^ -> Q v | ON21X1  | 0.386 | 0.225 |  13.914 |   14.414 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0825D         | A v -> Q ^ | AN21X1  | 0.455 | 0.393 |  14.307 |   14.807 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0832D         | B ^ -> Q v | NO2X2   | 0.222 | 0.214 |  14.521 |   15.021 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0785D         | B v -> Q ^ | NO2X4   | 0.265 | 0.224 |  14.744 |   15.245 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0796D         | B ^ -> Q v | NA2I1X4 | 0.135 | 0.137 |  14.881 |   15.382 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0815D         | A v -> Q v | AO21X4  | 0.123 | 0.422 |  15.303 |   15.803 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0876D         | A v -> Q ^ | NA2X4   | 0.343 | 0.141 |  15.444 |   15.944 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0881D         | A ^ -> Q v | NA2X4   | 0.234 | 0.130 |  15.573 |   16.074 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0874D         | A v -> Q ^ | NA2X4   | 0.287 | 0.132 |  15.705 |   16.205 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0877D         | C ^ -> Q v | ON21X1  | 0.357 | 0.230 |  15.935 |   16.435 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0903D         | A v -> Q ^ | NA2X2   | 0.311 | 0.195 |  16.130 |   16.630 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0953D         | A ^ -> Q v | NA2X2   | 0.208 | 0.123 |  16.253 |   16.753 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1042D         | A v -> Q ^ | NA2X2   | 0.274 | 0.132 |  16.385 |   16.885 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1059D         | C ^ -> Q v | ON21X1  | 0.303 | 0.211 |  16.596 |   17.096 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1264D         | A v -> Q ^ | EO3X1   | 0.301 | 0.310 |  16.906 |   17.406 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1337D         | A ^ -> Q v | ON21X1  | 0.238 | 0.174 |  17.080 |   17.580 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFX1  | 0.238 | 0.000 |  17.080 |   17.581 | 
     | [15]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |            |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+--------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |        | 0.000 |       |  17.500 |   17.000 | 
     | top_clock_mem_i__L1_I0                             | A v -> Q v | BUCX4  | 0.510 | 0.811 |  18.311 |   17.811 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFX1 | 0.522 | 0.014 |  18.325 |   17.825 | 
     | [15]                                               |            |        |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_
reg[13] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[13] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[6] /Q  (^) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.322
- Setup                         0.648
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.574
- Arrival Time                 17.060
= Slack Time                    0.514
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 0.000 |       |   5.000 |    5.514 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 0.339 | 0.768 |   5.768 |    6.282 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^  | INCX20  | 0.317 | 0.840 |   6.608 |    7.122 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q ^  | SDFRQX4 | 0.211 | 0.719 |   7.328 |    7.842 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC32_n_78   | A ^ -> Q ^  | BUX12   | 0.317 | 0.269 |   7.597 |    8.111 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0420D65133    | A ^ -> Q v  | INX8    | 0.124 | 0.300 |   7.896 |    8.411 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC135_n_255 | A v -> Q v  | BUX8    | 0.231 | 0.267 |   8.163 |    8.677 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0410A          | B v -> Q ^  | NA2X4   | 0.400 | 0.352 |   8.515 |    9.030 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0454A64506    | A ^ -> Q v  | INX4    | 0.169 | 0.190 |   8.706 |    9.220 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0604A          | B v -> Q ^  | NA2X4   | 0.502 | 0.350 |   9.055 |    9.570 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0642A64440    | A ^ -> Q v  | INX6    | 0.214 | 0.228 |   9.283 |    9.797 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0785A          | A v -> Q ^  | NA2X4   | 0.253 | 0.206 |   9.489 |   10.004 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0792A         | A ^ -> Q v  | INX2    | 0.082 | 0.093 |   9.583 |   10.097 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1048A          | C v -> Q ^  | AN21X1  | 0.325 | 0.221 |   9.804 |   10.318 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1088A64334     | A ^ -> Q v  | NO2X1   | 0.229 | 0.144 |   9.948 |   10.462 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1089A          | E v -> Q ^  | AN221X1 | 0.672 | 0.433 |  10.380 |   10.895 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1092A          | C ^ -> Q v  | ON21X1  | 0.375 | 0.382 |  10.762 |   11.276 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1000A          | A v -> Q ^  | NO2X2   | 0.257 | 0.227 |  10.989 |   11.503 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0840A          | C ^ -> Q v  | ON21X1  | 0.286 | 0.245 |  11.234 |   11.748 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0861D          | A v -> Q ^  | NO3X4   | 0.421 | 0.263 |  11.497 |   12.011 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0804D          | A ^ -> Q v  | NA3X4   | 0.366 | 0.299 |  11.796 |   12.310 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0906D         | A v -> Q ^  | NA2X4   | 0.175 | 0.182 |  11.978 |   12.493 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0896D         | A ^ -> Q v  | ON21X1  | 0.265 | 0.210 |  12.189 |   12.703 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0811D         | A v -> Q ^  | NA2X2   | 0.207 | 0.190 |  12.379 |   12.893 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0803D         | A ^ -> Q v  | NA2X4   | 0.149 | 0.121 |  12.500 |   13.014 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0814D2087     | A v -> Q ^  | NA2X4   | 0.166 | 0.134 |  12.634 |   13.148 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0808D         | A ^ -> Q v  | NA2X4   | 0.121 | 0.098 |  12.732 |   13.246 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D2085     | A v -> Q ^  | AN21X1  | 0.460 | 0.336 |  13.068 |   13.582 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0787D         | A ^ -> Q v  | NO2X2   | 0.155 | 0.164 |  13.231 |   13.746 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D         | A v -> Q ^  | NO2X4   | 0.235 | 0.176 |  13.407 |   13.922 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0781D         | A ^ -> Q v  | NO2X4   | 0.163 | 0.105 |  13.512 |   14.026 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0810D         | B v -> Q ^  | NO2I1X4 | 0.234 | 0.177 |  13.689 |   14.203 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0669DT        | A ^ -> Q v  | ON21X1  | 0.386 | 0.225 |  13.914 |   14.428 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0825D         | A v -> Q ^  | AN21X1  | 0.455 | 0.393 |  14.307 |   14.821 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0832D         | B ^ -> Q v  | NO2X2   | 0.222 | 0.214 |  14.521 |   15.035 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0785D         | B v -> Q ^  | NO2X4   | 0.265 | 0.224 |  14.744 |   15.259 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0796D         | B ^ -> Q v  | NA2I1X4 | 0.135 | 0.137 |  14.881 |   15.396 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0815D         | A v -> Q v  | AO21X4  | 0.123 | 0.422 |  15.303 |   15.817 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0876D         | A v -> Q ^  | NA2X4   | 0.343 | 0.141 |  15.444 |   15.958 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0881D         | A ^ -> Q v  | NA2X4   | 0.234 | 0.130 |  15.573 |   16.088 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0874D         | A v -> Q ^  | NA2X4   | 0.287 | 0.132 |  15.705 |   16.220 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0877D         | C ^ -> Q v  | ON21X1  | 0.357 | 0.230 |  15.935 |   16.450 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0903D         | A v -> Q ^  | NA2X2   | 0.311 | 0.195 |  16.130 |   16.644 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1199D         | AN ^ -> Q ^ | NO2I1X1 | 0.386 | 0.386 |  16.516 |   17.030 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1391D         | A ^ -> Q ^  | EO2X1   | 0.416 | 0.359 |  16.875 |   17.390 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1533D         | A ^ -> Q v  | ON21X1  | 0.253 | 0.184 |  17.059 |   17.574 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v         | SDFFQX1 | 0.253 | 0.000 |  17.060 |   17.574 | 
     | [13]                                               |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 0.000 |       |  17.500 |   16.986 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 0.506 | 0.756 |  18.256 |   17.742 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX1 | 0.536 | 0.066 |  18.322 |   17.807 | 
     | [13]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_
reg[0] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[0] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.870
- Setup                         0.508
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.262
- Arrival Time                 29.740
= Slack Time                    0.521
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 0.000 |       |  17.500 |   18.021 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 0.506 | 0.756 |  18.256 |   18.777 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.181 |  19.437 |   19.958 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  19.634 |   20.155 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.806 |   20.327 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.357 | 0.417 |  20.222 |   20.744 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.276 |  20.499 |   21.020 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.794 |   21.316 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.919 |   21.441 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.172 | 0.146 |  21.065 |   21.586 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  21.354 |   21.876 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.304 | 0.293 |  21.647 |   22.168 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.121 | 0.148 |  21.795 |   22.317 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.995 |   22.516 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.274 | 0.198 |  22.193 |   22.714 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X0   | 0.658 | 0.441 |  22.634 |   23.155 | 
     | v_337_53/p1038D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.203 | 0.235 |  22.869 |   23.390 | 
     | v_337_53/p0794D5161                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X1 | 0.785 | 0.533 |  23.402 |   23.923 | 
     | v_337_53/p0800D5158                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | OA21X0  | 1.022 | 0.925 |  24.327 |   24.848 | 
     | v_337_53/p0824D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | AN ^ -> Q ^ | NO2I1X2 | 0.509 | 0.631 |  24.958 |   25.479 | 
     | v_337_53/p0765D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X1   | 0.221 | 0.215 |  25.173 |   25.694 | 
     | v_337_53/p0831D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q ^  | ON211X0 | 0.882 | 0.535 |  25.708 |   26.229 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.290 | 0.294 |  26.002 |   26.523 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NA2I1X2 | 0.229 | 0.228 |  26.230 |   26.751 | 
     | v_337_53/p0826D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D ^ -> Q ^  | AND4X2  | 0.216 | 0.377 |  26.607 |   27.128 | 
     | v_337_53/p0827D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X2  | 0.198 | 0.292 |  26.899 |   27.421 | 
     | v_337_53/p0847D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.090 | 0.118 |  27.017 |   27.538 | 
     | v_337_53/p0752D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.238 | 0.147 |  27.164 |   27.685 | 
     | v_337_53/p0754D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2I1X2 | 0.113 | 0.101 |  27.265 |   27.786 | 
     | v_337_53/p0751D5115                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | AN21X1  | 0.517 | 0.343 |  27.608 |   28.130 | 
     | v_337_53/p0751D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | ON21X4  | 0.099 | 0.447 |  28.056 |   28.577 | 
     | v_337_53/p0674DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.548 | 0.326 |  28.381 |   28.903 | 
     | v_337_53/p0834D5109                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NA3X2   | 0.185 | 0.200 |  28.582 |   29.103 | 
     | v_337_53/p0834D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q v  | AO22X4  | 0.143 | 0.521 |  29.103 |   29.624 | 
     | v_337_53/p0866D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1156D          | B v -> Q v  | AO221X4 | 0.193 | 0.636 |  29.739 |   30.260 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX4 | 0.193 | 0.002 |  29.740 |   30.262 | 
     | [0]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    4.479 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 0.685 | 0.819 |   5.819 |    5.297 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX4 | 0.730 | 0.052 |   5.870 |    5.349 | 
     | [0]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_
reg[0] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[0] /D      (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /Q (v) 
triggered by  leading edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          6.660
- Setup                         0.660
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.900
- Arrival Time                 30.349
= Slack Time                    0.551
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^         |         | 0.000 |       |   5.000 |    5.551 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^  | BUCX4   | 0.666 | 0.794 |   5.794 |    6.345 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^ -> Q v  | SDFRQX0 | 1.004 | 1.371 |   7.165 |    7.717 | 
     | 1][2]                                              |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/FE_OFCC295 | A v -> Q v  | BUX1    | 0.389 | 0.647 |   7.812 |    8.363 | 
     | _core_interrupt_ie_o_2_                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6588A         | A v -> Q ^  | NA2X0   | 1.240 | 0.808 |   8.620 |    9.172 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6732A         | B ^ -> Q v  | NO2I1X0 | 0.468 | 0.366 |   8.986 |    9.537 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6921A         | A v -> Q ^  | NO3X0   | 1.182 | 0.776 |   9.762 |   10.313 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6863A         | A ^ -> Q v  | NA2X0   | 0.686 | 0.550 |  10.312 |   10.864 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7118A         | AN v -> Q v | NA3I1X0 | 0.714 | 0.809 |  11.122 |   11.673 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7614A         | AN v -> Q v | NA3I1X0 | 0.553 | 0.712 |  11.833 |   12.385 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7831A         | AN v -> Q v | NA2I1X0 | 0.537 | 0.694 |  12.527 |   13.079 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8314A         | AN v -> Q v | NA3I1X0 | 0.872 | 0.816 |  13.344 |   13.895 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8638A         | B v -> Q ^  | NO3I1X0 | 1.384 | 1.029 |  14.372 |   14.924 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8690A         | A ^ -> Q v  | AN22X0  | 0.875 | 0.672 |  15.045 |   15.596 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/Fp9017A        | A v -> Q ^  | INX0    | 0.372 | 0.409 |  15.454 |   16.005 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9087A         | E ^ -> Q v  | AN221X0 | 0.902 | 0.241 |  15.695 |   16.247 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9527A         | A v -> Q ^  | NA3X0   | 2.899 | 1.860 |  17.555 |   18.106 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9736A         | A ^ -> Q ^  | AND2X0  | 2.803 | 1.886 |  19.441 |   19.992 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11559A         | A ^ -> Q v  | INX0    | 0.613 | 0.341 |  19.782 |   20.333 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56166     | B v -> Q ^  | NA2I1X0 | 1.672 | 1.137 |  20.919 |   21.470 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56143     | A ^ -> Q ^  | OA21X0  | 1.967 | 1.449 |  22.368 |   22.919 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8541A          | AN ^ -> Q ^ | NO2I1X1 | 1.394 | 1.103 |  23.471 |   24.022 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A          | B ^ -> Q v  | NO2I1X0 | 0.479 | 0.364 |  23.835 |   24.386 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8544A          | A v -> Q ^  | NA2X0   | 1.979 | 1.243 |  25.078 |   25.630 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9081A          | A ^ -> Q v  | NA2X0   | 2.121 | 1.572 |  26.650 |   27.202 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9069A          | A v -> Q ^  | ON21X0  | 2.115 | 1.811 |  28.461 |   29.013 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9894A          | A ^ -> Q v  | AN21X0  | 0.637 | 0.469 |  28.930 |   29.481 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4258A          | C v -> Q ^  | ON21X0  | 2.946 | 1.414 |  30.345 |   30.896 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[0] | D ^         | SDFRQX1 | 2.946 | 0.004 |  30.349 |   30.900 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    4.449 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    5.216 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 0.317 | 0.840 |   6.608 |    6.057 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[0] | C ^        | SDFRQX1 | 0.351 | 0.051 |   6.660 |    6.108 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_
reg[6] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[6] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.851
- Setup                         0.482
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.269
- Arrival Time                 29.716
= Slack Time                    0.553
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 0.000 |       |  17.500 |   18.053 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 0.506 | 0.756 |  18.256 |   18.809 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.181 |  19.437 |   19.990 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  19.634 |   20.187 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.806 |   20.359 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.357 | 0.417 |  20.222 |   20.776 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.276 |  20.499 |   21.052 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.794 |   21.347 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.919 |   21.472 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.172 | 0.146 |  21.065 |   21.618 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  21.354 |   21.907 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.304 | 0.293 |  21.647 |   22.200 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.121 | 0.148 |  21.795 |   22.348 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.995 |   22.548 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.274 | 0.198 |  22.193 |   22.746 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X0   | 1.050 | 0.677 |  22.870 |   23.423 | 
     | v_337_53/p1067D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.281 | 0.304 |  23.174 |   23.727 | 
     | v_337_53/p0739D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA3X4   | 0.409 | 0.289 |  23.463 |   24.016 | 
     | v_337_53/p0783DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.214 | 0.235 |  23.698 |   24.251 | 
     | v_337_53/p0816D5145                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X2   | 0.263 | 0.238 |  23.936 |   24.489 | 
     | v_337_53/p0711D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2I1X4 | 0.128 | 0.121 |  24.057 |   24.610 | 
     | v_337_53/p0709D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | ON21X1  | 0.368 | 0.274 |  24.331 |   24.884 | 
     | v_337_53/p0692D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.170 | 0.163 |  24.494 |   25.048 | 
     | v_337_53/p0652D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X4   | 0.466 | 0.252 |  24.746 |   25.299 | 
     | v_337_53/p0663D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | INX2    | 0.138 | 0.148 |  24.894 |   25.447 | 
     | v_337_53/Fp0663D                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X4   | 0.259 | 0.178 |  25.073 |   25.626 | 
     | v_337_53/p0754D5131                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2I1X0 | 0.198 | 0.169 |  25.242 |   25.795 | 
     | v_337_53/p0813D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X1   | 0.280 | 0.228 |  25.470 |   26.023 | 
     | v_337_53/p0661DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X1   | 0.711 | 0.261 |  25.730 |   26.283 | 
     | v_337_53/p0780D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NA2X2   | 0.240 | 0.305 |  26.035 |   26.588 | 
     | v_337_53/p0762D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.136 | 0.127 |  26.162 |   26.715 | 
     | v_337_53/p0756D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X1   | 0.217 | 0.162 |  26.324 |   26.877 | 
     | v_337_53/p0754D5118                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.146 | 0.123 |  26.447 |   27.000 | 
     | v_337_53/p0757D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X1   | 0.214 | 0.163 |  26.610 |   27.163 | 
     | v_337_53/p0767D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.153 | 0.132 |  26.742 |   27.295 | 
     | v_337_53/p0754D5117                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X0   | 0.722 | 0.460 |  27.203 |   27.756 | 
     | v_337_53/p0942D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | EO2X0   | 0.443 | 0.783 |  27.985 |   28.538 | 
     | v_337_53/p0969D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | AN222X1 | 0.612 | 0.578 |  28.563 |   29.116 | 
     | v_337_53/p1005D5108                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C ^ -> Q v  | ON21X1  | 0.246 | 0.262 |  28.824 |   29.378 | 
     | v_337_53/p1425D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1096D          | B v -> Q v  | AO221X4 | 0.208 | 0.675 |  29.499 |   30.052 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC293_alu_f | A v -> Q ^  | INX3    | 0.118 | 0.121 |  29.620 |   30.173 | 
     | sm_result_temp_6_                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC294_alu_f | A ^ -> Q v  | INX4    | 0.095 | 0.092 |  29.712 |   30.265 | 
     | sm_result_temp_6_                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX1 | 0.095 | 0.004 |  29.716 |   30.269 | 
     | [6]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    4.447 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 0.685 | 0.819 |   5.819 |    5.266 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX1 | 0.718 | 0.033 |   5.851 |    5.298 | 
     | [6]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_
reg[12] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[12] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[3] /Q  (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.326
- Setup                         0.631
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.595
- Arrival Time                 17.012
= Slack Time                    0.583
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    5.583 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    6.351 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 0.317 | 0.840 |   6.608 |    7.191 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.265 | 0.803 |   7.411 |    7.994 | 
     | [3]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC37_n_692  | A v -> Q v | BUX12   | 0.226 | 0.294 |   7.705 |    8.288 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0725D          | B v -> Q ^ | NO2X4   | 0.323 | 0.407 |   8.111 |    8.694 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC146_n_134 | A ^ -> Q ^ | BUX12   | 0.286 | 0.281 |   8.392 |    8.975 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0955D          | A ^ -> Q v | NA2X1   | 0.281 | 0.320 |   8.712 |    9.295 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC175_n_322 | A v -> Q v | BUX6    | 0.308 | 0.349 |   9.060 |    9.644 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0894D64556     | A v -> Q ^ | NO2X1   | 0.306 | 0.331 |   9.391 |    9.974 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC190_n_628 | A ^ -> Q ^ | BUX2    | 0.596 | 0.498 |   9.889 |   10.473 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678D          | B ^ -> Q v | NA2X1   | 0.216 | 0.253 |  10.142 |   10.725 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0697D          | B v -> Q ^ | NA2X2   | 0.357 | 0.252 |  10.394 |   10.978 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0700D          | B ^ -> Q v | NO2I1X4 | 0.134 | 0.142 |  10.536 |   11.119 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0698D          | A v -> Q ^ | ON21X4  | 0.183 | 0.567 |  11.103 |   11.686 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0714D64303     | B ^ -> Q v | NO2I1X2 | 0.123 | 0.104 |  11.206 |   11.789 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0714D          | A v -> Q ^ | ON21X4  | 0.208 | 0.575 |  11.782 |   12.365 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0913D         | A ^ -> Q v | NO2X4   | 0.213 | 0.096 |  11.878 |   12.461 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0896D         | B v -> Q ^ | ON21X1  | 0.490 | 0.399 |  12.277 |   12.860 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0811D         | A ^ -> Q v | NA2X2   | 0.193 | 0.185 |  12.462 |   13.045 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0803D         | A v -> Q ^ | NA2X4   | 0.200 | 0.152 |  12.615 |   13.198 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0814D2087     | A ^ -> Q v | NA2X4   | 0.114 | 0.115 |  12.730 |   13.313 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0808D         | A v -> Q ^ | NA2X4   | 0.170 | 0.110 |  12.839 |   13.422 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D2085     | A ^ -> Q v | AN21X1  | 0.252 | 0.214 |  13.053 |   13.636 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0787D         | A v -> Q ^ | NO2X2   | 0.286 | 0.225 |  13.278 |   13.861 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D         | A ^ -> Q v | NO2X4   | 0.130 | 0.123 |  13.401 |   13.984 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0781D         | A v -> Q ^ | NO2X4   | 0.210 | 0.151 |  13.552 |   14.135 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0810D         | B ^ -> Q v | NO2I1X4 | 0.125 | 0.110 |  13.662 |   14.245 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0669DT        | A v -> Q ^ | ON21X1  | 0.498 | 0.346 |  14.008 |   14.591 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0825D         | A ^ -> Q v | AN21X1  | 0.282 | 0.295 |  14.302 |   14.885 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0832D         | B v -> Q ^ | NO2X2   | 0.389 | 0.306 |  14.608 |   15.191 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0785D         | B ^ -> Q v | NO2X4   | 0.135 | 0.165 |  14.773 |   15.356 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0796D         | B v -> Q ^ | NA2I1X4 | 0.170 | 0.146 |  14.919 |   15.502 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0684DT        | A ^ -> Q v | AN21X1  | 0.317 | 0.217 |  15.136 |   15.719 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0806D         | A v -> Q v | AND2X4  | 0.098 | 0.287 |  15.423 |   16.006 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0994D         | A v -> Q ^ | ON21X1  | 0.615 | 0.360 |  15.783 |   16.366 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0938D         | A ^ -> Q v | EN2X1   | 0.237 | 0.502 |  16.285 |   16.868 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1092D         | B v -> Q v | AO222X2 | 0.164 | 0.727 |  17.012 |   17.595 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX1 | 0.164 | 0.000 |  17.012 |   17.595 | 
     | [12]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 0.000 |       |  17.500 |   16.917 | 
     | top_clock_mem_i__L1_I0                             | A v -> Q v | BUCX4   | 0.510 | 0.811 |  18.311 |   17.728 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX1 | 0.523 | 0.016 |  18.326 |   17.743 | 
     | [12]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_
reg[5] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[5] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.851
- Setup                         0.509
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.242
- Arrival Time                 29.631
= Slack Time                    0.611
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 0.000 |       |  17.500 |   18.111 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 0.506 | 0.756 |  18.256 |   18.867 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.181 |  19.437 |   20.048 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  19.634 |   20.245 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.806 |   20.417 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.357 | 0.417 |  20.222 |   20.833 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.276 |  20.499 |   21.110 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.794 |   21.405 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.919 |   21.530 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.172 | 0.146 |  21.065 |   21.676 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  21.354 |   21.965 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.304 | 0.293 |  21.647 |   22.258 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.121 | 0.148 |  21.795 |   22.406 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.995 |   22.606 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.274 | 0.198 |  22.193 |   22.804 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X0   | 0.658 | 0.441 |  22.634 |   23.245 | 
     | v_337_53/p1038D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.203 | 0.235 |  22.869 |   23.480 | 
     | v_337_53/p0794D5161                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X1 | 0.785 | 0.533 |  23.402 |   24.013 | 
     | v_337_53/p0800D5158                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | OA21X0  | 1.022 | 0.925 |  24.327 |   24.938 | 
     | v_337_53/p0824D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | AN ^ -> Q ^ | NO2I1X2 | 0.509 | 0.631 |  24.958 |   25.569 | 
     | v_337_53/p0765D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X1   | 0.221 | 0.215 |  25.173 |   25.784 | 
     | v_337_53/p0831D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q ^  | ON211X0 | 0.882 | 0.535 |  25.708 |   26.319 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.290 | 0.294 |  26.002 |   26.613 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NA2I1X2 | 0.229 | 0.228 |  26.230 |   26.841 | 
     | v_337_53/p0826D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D ^ -> Q ^  | AND4X2  | 0.216 | 0.377 |  26.607 |   27.218 | 
     | v_337_53/p0827D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X2  | 0.198 | 0.292 |  26.899 |   27.510 | 
     | v_337_53/p0847D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.090 | 0.118 |  27.017 |   27.628 | 
     | v_337_53/p0752D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.238 | 0.147 |  27.164 |   27.775 | 
     | v_337_53/p0754D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2I1X2 | 0.113 | 0.101 |  27.265 |   27.876 | 
     | v_337_53/p0751D5115                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | AN21X1  | 0.517 | 0.343 |  27.608 |   28.219 | 
     | v_337_53/p0751D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | ON21X4  | 0.099 | 0.447 |  28.056 |   28.667 | 
     | v_337_53/p0674DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.548 | 0.326 |  28.381 |   28.993 | 
     | v_337_53/p0834D5109                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | ON221X1 | 0.541 | 0.490 |  28.871 |   29.482 | 
     | v_337_53/p1394D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_RC_121_0     | B v -> Q v  | AO221X4 | 0.218 | 0.756 |  29.628 |   30.239 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX1 | 0.218 | 0.004 |  29.631 |   30.242 | 
     | [5]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    4.389 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 0.685 | 0.819 |   5.819 |    5.208 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX1 | 0.718 | 0.032 |   5.851 |    5.240 | 
     | [5]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_
reg[8] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[8] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.851
- Setup                         0.497
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.254
- Arrival Time                 29.614
= Slack Time                    0.640
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 0.000 |       |  17.500 |   18.140 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 0.506 | 0.756 |  18.256 |   18.896 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.181 |  19.437 |   20.077 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  19.634 |   20.274 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.806 |   20.446 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.357 | 0.417 |  20.222 |   20.863 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.276 |  20.499 |   21.139 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.794 |   21.434 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.919 |   21.560 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.172 | 0.146 |  21.065 |   21.705 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  21.354 |   21.994 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.304 | 0.293 |  21.647 |   22.287 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.121 | 0.148 |  21.795 |   22.435 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.995 |   22.635 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.274 | 0.198 |  22.193 |   22.833 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X0   | 1.050 | 0.677 |  22.870 |   23.510 | 
     | v_337_53/p1067D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.281 | 0.304 |  23.174 |   23.814 | 
     | v_337_53/p0739D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA3X4   | 0.409 | 0.289 |  23.463 |   24.103 | 
     | v_337_53/p0783DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.214 | 0.235 |  23.698 |   24.338 | 
     | v_337_53/p0816D5145                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X0 | 0.530 | 0.399 |  24.096 |   24.737 | 
     | v_337_53/p1001D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | EO2X0   | 1.200 | 0.895 |  24.991 |   25.632 | 
     | v_337_53/p1065D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | ON211X0 | 0.653 | 0.535 |  25.527 |   26.167 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.489 | 0.440 |  25.967 |   26.607 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NA2I1X2 | 0.179 | 0.191 |  26.158 |   26.798 | 
     | v_337_53/p0826D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q v  | AND4X2  | 0.126 | 0.366 |  26.524 |   27.164 | 
     | v_337_53/p0827D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q v  | AND2X2  | 0.119 | 0.270 |  26.794 |   27.434 | 
     | v_337_53/p0847D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X2   | 0.195 | 0.179 |  26.973 |   27.613 | 
     | v_337_53/p0752D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.173 | 0.102 |  27.075 |   27.715 | 
     | v_337_53/p0754D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X2 | 0.195 | 0.154 |  27.229 |   27.869 | 
     | v_337_53/p0751D5115                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C ^ -> Q v  | AN21X1  | 0.514 | 0.153 |  27.382 |   28.022 | 
     | v_337_53/p0751D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | ON21X4  | 0.151 | 0.650 |  28.032 |   28.672 | 
     | v_337_53/p0674DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NA2X2   | 0.238 | 0.189 |  28.220 |   28.860 | 
     | v_337_53/p0822D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1427D          | B v -> Q v  | AO221X0 | 0.394 | 1.033 |  29.253 |   29.893 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC289_alu_f | A v -> Q ^  | INX1    | 0.194 | 0.200 |  29.453 |   30.093 | 
     | sm_result_temp_8_                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC290_alu_f | A ^ -> Q v  | INX2    | 0.165 | 0.157 |  29.610 |   30.250 | 
     | sm_result_temp_8_                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX1 | 0.165 | 0.004 |  29.614 |   30.254 | 
     | [8]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    4.360 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 0.685 | 0.819 |   5.819 |    5.178 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX1 | 0.718 | 0.033 |   5.851 |    5.211 | 
     | [8]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[3] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[3] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.858
- Setup                         0.515
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.243
- Arrival Time                 29.590
= Slack Time                    0.653
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 0.000 |       |  17.500 |   18.153 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 0.506 | 0.756 |  18.256 |   18.909 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.181 |  19.437 |   20.090 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  19.634 |   20.287 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.806 |   20.459 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.357 | 0.417 |  20.222 |   20.875 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.276 |  20.499 |   21.152 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.794 |   21.447 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.919 |   21.572 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.172 | 0.146 |  21.065 |   21.718 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  21.354 |   22.007 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.304 | 0.293 |  21.647 |   22.300 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.121 | 0.148 |  21.795 |   22.448 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.995 |   22.648 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.274 | 0.198 |  22.193 |   22.846 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X0   | 1.050 | 0.677 |  22.870 |   23.523 | 
     | v_337_53/p1067D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.281 | 0.304 |  23.174 |   23.827 | 
     | v_337_53/p0739D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA3X4   | 0.409 | 0.289 |  23.463 |   24.116 | 
     | v_337_53/p0783DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.214 | 0.235 |  23.698 |   24.351 | 
     | v_337_53/p0816D5145                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X0 | 0.530 | 0.399 |  24.096 |   24.749 | 
     | v_337_53/p1001D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | EO2X0   | 1.200 | 0.895 |  24.991 |   25.645 | 
     | v_337_53/p1065D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | ON211X0 | 0.653 | 0.535 |  25.527 |   26.180 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.489 | 0.440 |  25.967 |   26.620 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NA2I1X2 | 0.179 | 0.191 |  26.158 |   26.811 | 
     | v_337_53/p0826D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q v  | AND4X2  | 0.126 | 0.366 |  26.524 |   27.177 | 
     | v_337_53/p0827D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q v  | AND2X2  | 0.119 | 0.270 |  26.794 |   27.447 | 
     | v_337_53/p0847D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X2   | 0.195 | 0.179 |  26.973 |   27.626 | 
     | v_337_53/p0752D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.173 | 0.102 |  27.075 |   27.728 | 
     | v_337_53/p0754D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X2 | 0.195 | 0.154 |  27.229 |   27.882 | 
     | v_337_53/p0751D5115                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C ^ -> Q v  | AN21X1  | 0.514 | 0.153 |  27.382 |   28.035 | 
     | v_337_53/p0751D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.251 | 0.240 |  27.622 |   28.275 | 
     | v_337_53/p0793D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2I1X2 | 0.251 | 0.195 |  27.817 |   28.470 | 
     | v_337_53/p0822D5111                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q ^  | AN222X4 | 0.119 | 0.796 |  28.612 |   29.266 | 
     | v_337_53/p1005D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C ^ -> Q v  | ON21X1  | 0.372 | 0.252 |  28.864 |   29.517 | 
     | v_337_53/p1428D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1104D          | B v -> Q v  | AO221X2 | 0.254 | 0.723 |  29.588 |   30.241 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX1 | 0.254 | 0.002 |  29.590 |   30.243 | 
     | [3]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    4.347 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 0.685 | 0.819 |   5.819 |    5.166 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX1 | 0.724 | 0.040 |   5.858 |    5.205 | 
     | [3]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[14] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[14] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[3] /Q  (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.322
- Setup                         0.679
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.543
- Arrival Time                 16.873
= Slack Time                    0.670
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    5.670 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    6.438 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 0.317 | 0.840 |   6.608 |    7.278 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.265 | 0.803 |   7.411 |    8.081 | 
     | [3]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC37_n_692  | A v -> Q v | BUX12   | 0.226 | 0.294 |   7.704 |    8.374 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0725D          | B v -> Q ^ | NO2X4   | 0.323 | 0.407 |   8.111 |    8.781 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC146_n_134 | A ^ -> Q ^ | BUX12   | 0.286 | 0.281 |   8.392 |    9.062 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0955D          | A ^ -> Q v | NA2X1   | 0.281 | 0.320 |   8.712 |    9.382 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC175_n_322 | A v -> Q v | BUX6    | 0.308 | 0.349 |   9.060 |    9.730 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0894D64556     | A v -> Q ^ | NO2X1   | 0.306 | 0.331 |   9.391 |   10.061 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC190_n_628 | A ^ -> Q ^ | BUX2    | 0.596 | 0.498 |   9.889 |   10.559 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678D          | B ^ -> Q v | NA2X1   | 0.216 | 0.253 |  10.142 |   10.812 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0697D          | B v -> Q ^ | NA2X2   | 0.357 | 0.252 |  10.394 |   11.064 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0700D          | B ^ -> Q v | NO2I1X4 | 0.134 | 0.142 |  10.536 |   11.206 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0698D          | A v -> Q ^ | ON21X4  | 0.183 | 0.567 |  11.103 |   11.773 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0714D64303     | B ^ -> Q v | NO2I1X2 | 0.123 | 0.104 |  11.206 |   11.876 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0714D          | A v -> Q ^ | ON21X4  | 0.208 | 0.575 |  11.781 |   12.451 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0913D         | A ^ -> Q v | NO2X4   | 0.213 | 0.096 |  11.878 |   12.548 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0896D         | B v -> Q ^ | ON21X1  | 0.490 | 0.399 |  12.277 |   12.947 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0811D         | A ^ -> Q v | NA2X2   | 0.193 | 0.185 |  12.462 |   13.132 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0803D         | A v -> Q ^ | NA2X4   | 0.200 | 0.152 |  12.615 |   13.285 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0814D2087     | A ^ -> Q v | NA2X4   | 0.114 | 0.115 |  12.729 |   13.399 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0808D         | A v -> Q ^ | NA2X4   | 0.170 | 0.110 |  12.839 |   13.509 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D2085     | A ^ -> Q v | AN21X1  | 0.252 | 0.214 |  13.053 |   13.723 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0787D         | A v -> Q ^ | NO2X2   | 0.286 | 0.225 |  13.278 |   13.948 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D         | A ^ -> Q v | NO2X4   | 0.130 | 0.123 |  13.401 |   14.071 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0781D         | A v -> Q ^ | NO2X4   | 0.210 | 0.151 |  13.552 |   14.222 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0810D         | B ^ -> Q v | NO2I1X4 | 0.125 | 0.110 |  13.662 |   14.332 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0669DT        | A v -> Q ^ | ON21X1  | 0.498 | 0.346 |  14.008 |   14.678 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0825D         | A ^ -> Q v | AN21X1  | 0.282 | 0.295 |  14.302 |   14.972 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0832D         | B v -> Q ^ | NO2X2   | 0.389 | 0.306 |  14.608 |   15.278 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0785D         | B ^ -> Q v | NO2X4   | 0.135 | 0.165 |  14.773 |   15.443 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0796D         | B v -> Q ^ | NA2I1X4 | 0.170 | 0.146 |  14.919 |   15.589 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0684DT        | A ^ -> Q v | AN21X1  | 0.317 | 0.217 |  15.136 |   15.806 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0806D         | A v -> Q v | AND2X4  | 0.098 | 0.287 |  15.423 |   16.093 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0994D         | A v -> Q ^ | ON21X1  | 0.615 | 0.360 |  15.783 |   16.453 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1361D         | A ^ -> Q v | NA2X1   | 0.197 | 0.189 |  15.972 |   16.642 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1378D         | C v -> Q ^ | ON21X1  | 0.405 | 0.182 |  16.154 |   16.824 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1580D         | A ^ -> Q ^ | EO3X0   | 0.491 | 0.465 |  16.619 |   17.289 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1450D         | A ^ -> Q v | ON21X0  | 0.400 | 0.254 |  16.873 |   17.543 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX1 | 0.400 | 0.000 |  16.873 |   17.543 | 
     | [14]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 0.000 |       |  17.500 |   16.830 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 0.506 | 0.756 |  18.256 |   17.586 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX1 | 0.536 | 0.066 |  18.322 |   17.652 | 
     | [14]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[4] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[4] /D (^) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.858
- Setup                         0.441
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.317
- Arrival Time                 29.638
= Slack Time                    0.679
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 0.000 |       |  17.500 |   18.179 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 0.506 | 0.756 |  18.256 |   18.935 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.181 |  19.437 |   20.116 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  19.634 |   20.312 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.806 |   20.484 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.357 | 0.417 |  20.222 |   20.901 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.276 |  20.499 |   21.178 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.794 |   21.473 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.919 |   21.598 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.172 | 0.146 |  21.065 |   21.744 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  21.354 |   22.033 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.304 | 0.293 |  21.647 |   22.326 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.121 | 0.148 |  21.795 |   22.474 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.995 |   22.674 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.274 | 0.198 |  22.193 |   22.872 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X0   | 0.658 | 0.441 |  22.634 |   23.313 | 
     | v_337_53/p1038D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.203 | 0.235 |  22.869 |   23.547 | 
     | v_337_53/p0794D5161                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X1 | 0.785 | 0.533 |  23.402 |   24.081 | 
     | v_337_53/p0800D5158                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | OA21X0  | 1.022 | 0.925 |  24.327 |   25.006 | 
     | v_337_53/p0824D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | AN ^ -> Q ^ | NO2I1X2 | 0.509 | 0.631 |  24.958 |   25.637 | 
     | v_337_53/p0765D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X1   | 0.221 | 0.215 |  25.173 |   25.851 | 
     | v_337_53/p0831D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q ^  | ON211X0 | 0.882 | 0.535 |  25.708 |   26.387 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.290 | 0.294 |  26.002 |   26.680 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NA2I1X2 | 0.229 | 0.228 |  26.230 |   26.909 | 
     | v_337_53/p0826D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D ^ -> Q ^  | AND4X2  | 0.216 | 0.377 |  26.607 |   27.286 | 
     | v_337_53/p0827D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X2  | 0.198 | 0.292 |  26.899 |   27.578 | 
     | v_337_53/p0847D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.090 | 0.118 |  27.017 |   27.696 | 
     | v_337_53/p0752D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.238 | 0.147 |  27.164 |   27.843 | 
     | v_337_53/p0754D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2I1X2 | 0.113 | 0.101 |  27.265 |   27.944 | 
     | v_337_53/p0751D5115                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | AN21X1  | 0.517 | 0.343 |  27.608 |   28.287 | 
     | v_337_53/p0751D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.162 | 0.142 |  27.750 |   28.429 | 
     | v_337_53/p0793D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X2 | 0.607 | 0.386 |  28.136 |   28.815 | 
     | v_337_53/p0822D5111                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D ^ -> Q v  | AN222X1 | 0.406 | 0.352 |  28.488 |   29.167 | 
     | v_337_53/p1005D5106                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | ON21X0  | 0.693 | 0.391 |  28.880 |   29.559 | 
     | v_337_53/p1430D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1107D          | B ^ -> Q ^  | AO221X2 | 0.475 | 0.750 |  29.630 |   30.309 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D ^         | SDFRQX4 | 0.475 | 0.009 |  29.638 |   30.317 | 
     | [4]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    4.321 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 0.685 | 0.819 |   5.819 |    5.140 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX4 | 0.724 | 0.040 |   5.858 |    5.179 | 
     | [4]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[13] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[13] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[3] /Q  (v) 
triggered by trailing edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.825
- Setup                         0.713
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.011
- Arrival Time                 29.328
= Slack Time                    0.684
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 0.000 |       |  17.500 |   18.184 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 0.506 | 0.756 |  18.256 |   18.940 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX2 | 0.165 | 0.972 |  19.228 |   19.912 | 
     | [3]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC13_pcau_ | A v -> Q ^  | INX1    | 0.261 | 0.205 |  19.433 |   20.116 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC14_pcau_ | A ^ -> Q v  | INX4    | 0.255 | 0.216 |  19.649 |   20.332 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0041D          | B v -> Q ^  | NA2X1   | 0.240 | 0.238 |  19.887 |   20.571 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0047D          | B ^ -> Q v  | NA2X1   | 0.335 | 0.161 |  20.048 |   20.732 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC256_fsm_alu_o | A v -> Q ^  | INX1    | 0.309 | 0.275 |  20.322 |   21.006 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC257_fsm_alu_o | A ^ -> Q v  | INX4    | 0.401 | 0.285 |  20.608 |   21.292 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B v -> Q ^  | NA2X0   | 1.082 | 0.807 |  21.415 |   22.098 | 
     | 9_43/p0084D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> CO ^ | FAX1    | 0.361 | 0.679 |  22.094 |   22.777 | 
     | 9_43/p0139D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX1    | 0.250 | 0.836 |  22.929 |   23.613 | 
     | 9_43/n0016D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX0    | 0.857 | 1.267 |  24.196 |   24.880 | 
     | 9_43/p0415D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> S ^  | FAX0    | 0.623 | 1.330 |  25.526 |   26.210 | 
     | 9_43/p0946D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | A ^ -> Q v  | INX1    | 0.298 | 0.314 |  25.840 |   26.524 | 
     | 9_43/Fp1609A                                       |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B v -> Q ^  | NA2X1   | 0.438 | 0.353 |  26.194 |   26.878 | 
     | _309_43/FE_RC_78_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B ^ -> Q v  | ON21X1  | 0.346 | 0.333 |  26.526 |   27.210 | 
     | _309_43/FE_RC_76_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A v -> Q ^  | ON21X1  | 0.415 | 0.353 |  26.879 |   27.563 | 
     | _309_43/FE_RC_75_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B ^ -> Q v  | NA3X2   | 0.294 | 0.264 |  27.143 |   27.827 | 
     | _309_43/FE_RC_62_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A v -> S v  | FAX2    | 0.140 | 0.729 |  27.873 |   28.556 | 
     | _309_43/p1789D                                     |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2976A          | B v -> Q v  | AO221X0 | 0.395 | 1.007 |  28.880 |   29.563 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC274_alu_f | A v -> Q ^  | INX1    | 0.154 | 0.165 |  29.044 |   29.728 | 
     | sm_result_temp_13_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC275_alu_f | A ^ -> Q v  | INX1    | 0.389 | 0.277 |  29.322 |   30.005 | 
     | sm_result_temp_13_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX0 | 0.389 | 0.006 |  29.328 |   30.011 | 
     | [13]                                               |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    4.316 | 
     | top_clock_mem_i__L1_I3                             | A ^ -> Q ^ | BUCX4   | 0.594 | 0.792 |   5.792 |    5.109 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX0 | 0.605 | 0.032 |   5.825 |    5.141 | 
     | [13]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[1] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[1] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.870
- Setup                         0.528
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.243
- Arrival Time                 29.554
= Slack Time                    0.688
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 0.000 |       |  17.500 |   18.188 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 0.506 | 0.756 |  18.256 |   18.944 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.181 |  19.437 |   20.125 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  19.634 |   20.322 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.806 |   20.494 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.357 | 0.417 |  20.222 |   20.911 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.276 |  20.499 |   21.187 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.794 |   21.482 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.919 |   21.608 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.172 | 0.146 |  21.065 |   21.753 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  21.354 |   22.042 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.304 | 0.293 |  21.647 |   22.335 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.121 | 0.148 |  21.795 |   22.483 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.995 |   22.683 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.274 | 0.198 |  22.193 |   22.881 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X0   | 0.658 | 0.441 |  22.634 |   23.322 | 
     | v_337_53/p1038D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.203 | 0.235 |  22.869 |   23.557 | 
     | v_337_53/p0794D5161                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X1 | 0.785 | 0.533 |  23.402 |   24.090 | 
     | v_337_53/p0800D5158                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | OA21X0  | 1.022 | 0.925 |  24.327 |   25.015 | 
     | v_337_53/p0824D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | AN ^ -> Q ^ | NO2I1X2 | 0.509 | 0.631 |  24.958 |   25.646 | 
     | v_337_53/p0765D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X1   | 0.221 | 0.215 |  25.173 |   25.861 | 
     | v_337_53/p0831D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q ^  | ON211X0 | 0.882 | 0.535 |  25.708 |   26.396 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.290 | 0.294 |  26.002 |   26.690 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NA2I1X2 | 0.229 | 0.228 |  26.230 |   26.918 | 
     | v_337_53/p0826D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D ^ -> Q ^  | AND4X2  | 0.216 | 0.377 |  26.607 |   27.295 | 
     | v_337_53/p0827D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X2  | 0.198 | 0.292 |  26.899 |   27.587 | 
     | v_337_53/p0847D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.090 | 0.118 |  27.017 |   27.705 | 
     | v_337_53/p0752D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.238 | 0.147 |  27.164 |   27.852 | 
     | v_337_53/p0754D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2I1X2 | 0.113 | 0.101 |  27.265 |   27.953 | 
     | v_337_53/p0751D5115                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | AN21X1  | 0.517 | 0.343 |  27.608 |   28.297 | 
     | v_337_53/p0751D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | ON21X4  | 0.099 | 0.447 |  28.056 |   28.744 | 
     | v_337_53/p0674DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.548 | 0.326 |  28.381 |   29.070 | 
     | v_337_53/p0834D5109                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | ON21X1  | 0.478 | 0.342 |  28.724 |   29.412 | 
     | v_337_53/p1364D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1019D          | A v -> Q v  | AO211X1 | 0.280 | 0.829 |  29.553 |   30.241 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX4 | 0.280 | 0.001 |  29.554 |   30.243 | 
     | [1]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    4.312 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 0.685 | 0.819 |   5.819 |    5.130 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX4 | 0.730 | 0.052 |   5.870 |    5.182 | 
     | [1]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[10] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[10] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[3] /Q  (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.326
- Setup                         0.643
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.583
- Arrival Time                 16.838
= Slack Time                    0.745
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 0.000 |       |   5.000 |    5.745 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 0.339 | 0.768 |   5.768 |    6.513 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^  | INCX20  | 0.317 | 0.840 |   6.608 |    7.353 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v  | SDFRQX4 | 0.265 | 0.803 |   7.411 |    8.156 | 
     | [3]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC37_n_692  | A v -> Q v  | BUX12   | 0.226 | 0.294 |   7.705 |    8.449 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0725D          | B v -> Q ^  | NO2X4   | 0.323 | 0.407 |   8.111 |    8.856 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC146_n_134 | A ^ -> Q ^  | BUX12   | 0.286 | 0.281 |   8.392 |    9.137 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0955D          | A ^ -> Q v  | NA2X1   | 0.281 | 0.320 |   8.712 |    9.457 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC175_n_322 | A v -> Q v  | BUX6    | 0.308 | 0.349 |   9.060 |    9.805 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0894D64556     | A v -> Q ^  | NO2X1   | 0.306 | 0.331 |   9.391 |   10.136 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC190_n_628 | A ^ -> Q ^  | BUX2    | 0.596 | 0.498 |   9.889 |   10.634 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678D          | B ^ -> Q v  | NA2X1   | 0.216 | 0.253 |  10.142 |   10.887 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0697D          | B v -> Q ^  | NA2X2   | 0.357 | 0.252 |  10.394 |   11.139 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0700D          | B ^ -> Q v  | NO2I1X4 | 0.134 | 0.142 |  10.536 |   11.281 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0698D          | A v -> Q ^  | ON21X4  | 0.183 | 0.567 |  11.103 |   11.848 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0714D64303     | B ^ -> Q v  | NO2I1X2 | 0.123 | 0.104 |  11.206 |   11.951 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0714D          | A v -> Q ^  | ON21X4  | 0.208 | 0.575 |  11.782 |   12.526 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0913D         | A ^ -> Q v  | NO2X4   | 0.213 | 0.096 |  11.878 |   12.623 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0896D         | B v -> Q ^  | ON21X1  | 0.490 | 0.399 |  12.277 |   13.022 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0811D         | A ^ -> Q v  | NA2X2   | 0.193 | 0.185 |  12.462 |   13.207 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0803D         | A v -> Q ^  | NA2X4   | 0.200 | 0.152 |  12.615 |   13.360 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0814D2087     | A ^ -> Q v  | NA2X4   | 0.114 | 0.115 |  12.730 |   13.474 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0808D         | A v -> Q ^  | NA2X4   | 0.170 | 0.110 |  12.839 |   13.584 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D2085     | A ^ -> Q v  | AN21X1  | 0.252 | 0.214 |  13.053 |   13.798 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0787D         | A v -> Q ^  | NO2X2   | 0.286 | 0.225 |  13.278 |   14.023 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D         | A ^ -> Q v  | NO2X4   | 0.130 | 0.123 |  13.401 |   14.146 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0781D         | A v -> Q ^  | NO2X4   | 0.210 | 0.151 |  13.552 |   14.297 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0810D         | B ^ -> Q v  | NO2I1X4 | 0.125 | 0.110 |  13.662 |   14.407 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0669DT        | A v -> Q ^  | ON21X1  | 0.498 | 0.346 |  14.008 |   14.753 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0825D         | A ^ -> Q v  | AN21X1  | 0.282 | 0.295 |  14.302 |   15.047 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0832D         | B v -> Q ^  | NO2X2   | 0.389 | 0.306 |  14.608 |   15.353 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0785D         | B ^ -> Q v  | NO2X4   | 0.135 | 0.165 |  14.773 |   15.518 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0799D         | B v -> Q ^  | NO2I1X2 | 0.285 | 0.192 |  14.965 |   15.710 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1103D         | AN ^ -> Q ^ | NA2I1X0 | 0.428 | 0.406 |  15.371 |   16.116 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_RC_119_0    | A ^ -> Q v  | EN2X0   | 0.385 | 0.552 |  15.923 |   16.668 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1606D         | B v -> Q v  | AO222X1 | 0.222 | 0.914 |  16.838 |   17.583 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v         | SDFFQX1 | 0.222 | 0.000 |  16.838 |   17.583 | 
     | [10]                                               |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 0.000 |       |  17.500 |   16.755 | 
     | top_clock_mem_i__L1_I0                             | A v -> Q v | BUCX4   | 0.510 | 0.811 |  18.311 |   17.566 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX1 | 0.523 | 0.016 |  18.326 |   17.581 | 
     | [10]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[0] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[0] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.318
- Setup                         0.717
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.501
- Arrival Time                 16.743
= Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    5.759 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    6.527 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 0.317 | 0.840 |   6.608 |    7.367 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.715 |   7.323 |    8.082 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.242 | 0.281 |   7.604 |    8.363 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.236 |   7.840 |    8.599 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.349 | 0.300 |   8.140 |    8.899 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.194 | 0.244 |   8.384 |    9.143 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.552 | 0.514 |   8.898 |    9.657 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.328 | 0.915 |   9.813 |   10.572 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.830 | 0.701 |  10.514 |   11.273 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |  11.132 |   11.891 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.109 | 1.143 |  12.275 |   13.034 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.463 | 0.389 |  12.664 |   13.422 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.506 | 0.951 |  13.615 |   14.374 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.931 | 0.825 |  14.440 |   15.199 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.670 | 0.905 |  15.346 |   16.105 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4646A         | B v -> Q v | AO222X0 | 0.435 | 1.396 |  16.742 |   17.501 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX2 | 0.435 | 0.001 |  16.743 |   17.501 | 
     | [0]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 0.000 |       |  17.500 |   16.741 | 
     | top_clock_mem_i__L1_I1                             | A v -> Q v | BUCX4   | 0.505 | 0.800 |  18.300 |   17.542 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX2 | 0.519 | 0.018 |  18.318 |   17.559 | 
     | [0]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[15] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[15] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[3] /Q  (v) 
triggered by trailing edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.825
- Setup                         0.709
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.016
- Arrival Time                 29.254
= Slack Time                    0.762
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v          |         | 0.000 |       |  17.500 |   18.262 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v   | BUCX4   | 0.506 | 0.756 |  18.256 |   19.018 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v  | SDFFQX2 | 0.165 | 0.972 |  19.228 |   19.990 | 
     | [3]                                                |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC13_pcau_ | A v -> Q ^   | INX1    | 0.261 | 0.205 |  19.433 |   20.195 | 
     | fsm_pc_3_                                          |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC14_pcau_ | A ^ -> Q v   | INX4    | 0.255 | 0.216 |  19.649 |   20.411 | 
     | fsm_pc_3_                                          |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0041D          | B v -> Q ^   | NA2X1   | 0.240 | 0.238 |  19.887 |   20.649 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0047D          | B ^ -> Q v   | NA2X1   | 0.335 | 0.161 |  20.048 |   20.810 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC256_fsm_alu_o | A v -> Q ^   | INX1    | 0.309 | 0.275 |  20.322 |   21.085 | 
     | perand1_3_                                         |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC257_fsm_alu_o | A ^ -> Q v   | INX4    | 0.401 | 0.285 |  20.608 |   21.370 | 
     | perand1_3_                                         |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B v -> Q ^   | NA2X0   | 1.082 | 0.807 |  21.415 |   22.177 | 
     | 9_43/p0084D                                        |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> CO ^  | FAX1    | 0.361 | 0.679 |  22.094 |   22.856 | 
     | 9_43/p0139D                                        |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^  | FAX1    | 0.250 | 0.836 |  22.929 |   23.691 | 
     | 9_43/n0016D                                        |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^  | FAX0    | 0.857 | 1.267 |  24.196 |   24.958 | 
     | 9_43/p0415D                                        |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> S ^   | FAX0    | 0.623 | 1.330 |  25.526 |   26.288 | 
     | 9_43/p0946D                                        |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | A ^ -> Q v   | INX1    | 0.298 | 0.314 |  25.840 |   26.603 | 
     | 9_43/Fp1609A                                       |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B v -> Q ^   | NA2X1   | 0.438 | 0.353 |  26.194 |   26.956 | 
     | _309_43/FE_RC_78_0                                 |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B ^ -> Q v   | ON21X1  | 0.346 | 0.333 |  26.526 |   27.289 | 
     | _309_43/FE_RC_76_0                                 |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A v -> Q ^   | ON21X1  | 0.415 | 0.353 |  26.879 |   27.641 | 
     | _309_43/FE_RC_75_0                                 |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B ^ -> Q v   | NA3X2   | 0.294 | 0.264 |  27.143 |   27.905 | 
     | _309_43/FE_RC_62_0                                 |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A v -> CO v  | FAX2    | 0.190 | 0.627 |  27.770 |   28.532 | 
     | _309_43/p1789D                                     |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | CI v -> CO v | FAX1    | 0.183 | 0.507 |  28.278 |   29.040 | 
     | _309_43/p2131D                                     |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2738A          | B v -> Q v   | AO221X4 | 0.151 | 0.604 |  28.881 |   29.644 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC276_alu_f | A v -> Q ^   | INX1    | 0.114 | 0.112 |  28.993 |   29.755 | 
     | sm_result_temp_15_                                 |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC277_alu_f | A ^ -> Q v   | INX1    | 0.371 | 0.255 |  29.248 |   30.010 | 
     | sm_result_temp_15_                                 |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v          | SDFRQX0 | 0.371 | 0.005 |  29.254 |   30.016 | 
     | [15]                                               |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    4.238 | 
     | top_clock_mem_i__L1_I3                             | A ^ -> Q ^ | BUCX4   | 0.594 | 0.792 |   5.792 |    5.030 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX0 | 0.605 | 0.032 |   5.825 |    5.063 | 
     | [15]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[3] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[3] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.317
- Setup                         0.712
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.504
- Arrival Time                 16.736
= Slack Time                    0.768
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    5.768 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    6.536 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 0.317 | 0.840 |   6.608 |    7.376 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.715 |   7.323 |    8.091 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.242 | 0.281 |   7.604 |    8.372 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.236 |   7.840 |    8.608 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.349 | 0.300 |   8.140 |    8.908 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.194 | 0.244 |   8.384 |    9.152 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.552 | 0.514 |   8.898 |    9.666 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.328 | 0.915 |   9.813 |   10.581 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.830 | 0.701 |  10.514 |   11.282 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |  11.132 |   11.900 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.109 | 1.143 |  12.275 |   13.043 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.463 | 0.389 |  12.664 |   13.432 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.506 | 0.951 |  13.615 |   14.383 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.931 | 0.825 |  14.440 |   15.208 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.670 | 0.905 |  15.346 |   16.114 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p3639A         | B v -> Q v | AO222X0 | 0.428 | 1.390 |  16.736 |   17.503 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX2 | 0.428 | 0.001 |  16.736 |   17.504 | 
     | [3]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 0.000 |       |  17.500 |   16.732 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 0.506 | 0.756 |  18.256 |   17.488 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX2 | 0.536 | 0.061 |  18.317 |   17.549 | 
     | [3]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[7] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[7] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.851
- Setup                         0.581
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.170
- Arrival Time                 29.395
= Slack Time                    0.775
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 0.000 |       |  17.500 |   18.275 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 0.506 | 0.756 |  18.256 |   19.031 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.181 |  19.437 |   20.212 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  19.634 |   20.409 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.806 |   20.581 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.357 | 0.417 |  20.222 |   20.998 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.276 |  20.499 |   21.274 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.794 |   21.569 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.919 |   21.695 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.172 | 0.146 |  21.065 |   21.840 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  21.354 |   22.129 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.304 | 0.293 |  21.647 |   22.422 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.121 | 0.148 |  21.795 |   22.571 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.995 |   22.770 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.274 | 0.198 |  22.193 |   22.968 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X0   | 1.050 | 0.677 |  22.870 |   23.645 | 
     | v_337_53/p1067D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.281 | 0.304 |  23.174 |   23.949 | 
     | v_337_53/p0739D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA3X4   | 0.409 | 0.289 |  23.463 |   24.238 | 
     | v_337_53/p0783DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.214 | 0.235 |  23.698 |   24.473 | 
     | v_337_53/p0816D5145                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X0 | 0.530 | 0.399 |  24.096 |   24.872 | 
     | v_337_53/p1001D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | EO2X0   | 1.200 | 0.895 |  24.991 |   25.767 | 
     | v_337_53/p1065D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | ON211X0 | 0.653 | 0.535 |  25.527 |   26.302 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.489 | 0.440 |  25.967 |   26.742 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NA2I1X2 | 0.179 | 0.191 |  26.158 |   26.933 | 
     | v_337_53/p0826D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q v  | AND4X2  | 0.126 | 0.366 |  26.524 |   27.299 | 
     | v_337_53/p0827D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q v  | AND2X2  | 0.119 | 0.270 |  26.794 |   27.569 | 
     | v_337_53/p0847D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X2   | 0.195 | 0.179 |  26.973 |   27.748 | 
     | v_337_53/p0752D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.173 | 0.102 |  27.075 |   27.850 | 
     | v_337_53/p0754D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X2 | 0.195 | 0.154 |  27.229 |   28.004 | 
     | v_337_53/p0751D5115                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C ^ -> Q v  | AN21X1  | 0.514 | 0.153 |  27.382 |   28.157 | 
     | v_337_53/p0751D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | ON21X4  | 0.151 | 0.650 |  28.032 |   28.807 | 
     | v_337_53/p0674DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C ^ -> Q v  | ON22X1  | 0.413 | 0.301 |  28.333 |   29.108 | 
     | v_337_53/p1692D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1401D          | B v -> Q v  | AO221X1 | 0.558 | 1.056 |  29.389 |   30.164 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX1 | 0.558 | 0.006 |  29.395 |   30.170 | 
     | [7]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    4.225 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 0.685 | 0.819 |   5.819 |    5.043 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX1 | 0.718 | 0.032 |   5.851 |    5.076 | 
     | [7]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[5] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[5] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.317
- Setup                         0.757
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.460
- Arrival Time                 16.682
= Slack Time                    0.778
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |          | 0.000 |       |   5.000 |    5.778 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20   | 0.339 | 0.768 |   5.768 |    6.546 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20   | 0.317 | 0.840 |   6.608 |    7.386 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4  | 0.181 | 0.715 |   7.323 |    8.102 | 
     | [1]                                                |            |          |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8     | 0.242 | 0.281 |   7.604 |    8.383 | 
     | code_1_                                            |            |          |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6     | 0.129 | 0.236 |   7.840 |    8.619 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4     | 0.349 | 0.300 |   8.140 |    8.918 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2    | 0.194 | 0.244 |   8.384 |    9.163 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2     | 0.552 | 0.514 |   8.898 |    9.676 | 
     | 4                                                  |            |          |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0    | 1.328 | 0.915 |   9.813 |   10.592 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0     | 0.830 | 0.701 |  10.514 |   11.292 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0   | 0.724 | 0.618 |  11.132 |   11.910 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0  | 1.109 | 1.143 |  12.275 |   13.053 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0   | 0.463 | 0.389 |  12.664 |   13.442 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0    | 1.506 | 0.951 |  13.615 |   14.393 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1    | 0.931 | 0.825 |  14.440 |   15.219 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1   | 0.670 | 0.905 |  15.346 |   16.124 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p3082A         | B v -> Q v | AO222X0  | 0.370 | 1.335 |  16.681 |   17.460 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFSQX2 | 0.370 | 0.000 |  16.682 |   17.460 | 
     | [5]                                                |            |          |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |          | 0.000 |       |  17.500 |   16.722 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4    | 0.506 | 0.756 |  18.256 |   17.478 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFSQX2 | 0.536 | 0.061 |  18.317 |   17.539 | 
     | [5]                                                |            |          |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[11] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[11] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[6] /Q  (^) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.325
- Setup                         0.641
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.584
- Arrival Time                 16.802
= Slack Time                    0.782
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    5.782 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    6.550 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 0.317 | 0.840 |   6.608 |    7.390 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q ^ | SDFRQX4 | 0.211 | 0.719 |   7.328 |    8.110 | 
     | [6]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC32_n_78   | A ^ -> Q ^ | BUX12   | 0.317 | 0.269 |   7.597 |    8.379 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0420D65133    | A ^ -> Q v | INX8    | 0.124 | 0.300 |   7.896 |    8.678 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC135_n_255 | A v -> Q v | BUX8    | 0.231 | 0.267 |   8.163 |    8.945 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0410A          | B v -> Q ^ | NA2X4   | 0.400 | 0.352 |   8.515 |    9.297 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0454A64506    | A ^ -> Q v | INX4    | 0.169 | 0.190 |   8.706 |    9.488 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0604A          | B v -> Q ^ | NA2X4   | 0.502 | 0.350 |   9.055 |    9.837 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0642A64440    | A ^ -> Q v | INX6    | 0.214 | 0.228 |   9.283 |   10.065 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0785A          | A v -> Q ^ | NA2X4   | 0.253 | 0.206 |   9.489 |   10.271 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0792A         | A ^ -> Q v | INX2    | 0.082 | 0.093 |   9.583 |   10.365 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1048A          | C v -> Q ^ | AN21X1  | 0.325 | 0.221 |   9.804 |   10.586 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1088A64334     | A ^ -> Q v | NO2X1   | 0.229 | 0.144 |   9.948 |   10.730 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1089A          | E v -> Q ^ | AN221X1 | 0.672 | 0.433 |  10.380 |   11.162 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1092A          | C ^ -> Q v | ON21X1  | 0.375 | 0.382 |  10.762 |   11.544 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1000A          | A v -> Q ^ | NO2X2   | 0.257 | 0.227 |  10.989 |   11.771 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0840A          | C ^ -> Q v | ON21X1  | 0.286 | 0.245 |  11.234 |   12.016 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0861D          | A v -> Q ^ | NO3X4   | 0.421 | 0.263 |  11.497 |   12.279 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0804D          | A ^ -> Q v | NA3X4   | 0.366 | 0.299 |  11.796 |   12.578 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0906D         | A v -> Q ^ | NA2X4   | 0.175 | 0.182 |  11.978 |   12.760 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0896D         | A ^ -> Q v | ON21X1  | 0.265 | 0.210 |  12.189 |   12.971 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0811D         | A v -> Q ^ | NA2X2   | 0.207 | 0.190 |  12.379 |   13.161 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0803D         | A ^ -> Q v | NA2X4   | 0.149 | 0.121 |  12.500 |   13.282 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0814D2087     | A v -> Q ^ | NA2X4   | 0.166 | 0.134 |  12.634 |   13.416 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0808D         | A ^ -> Q v | NA2X4   | 0.121 | 0.098 |  12.732 |   13.514 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D2085     | A v -> Q ^ | AN21X1  | 0.460 | 0.336 |  13.068 |   13.850 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0787D         | A ^ -> Q v | NO2X2   | 0.155 | 0.164 |  13.231 |   14.013 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D         | A v -> Q ^ | NO2X4   | 0.235 | 0.176 |  13.407 |   14.189 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0781D         | A ^ -> Q v | NO2X4   | 0.163 | 0.105 |  13.512 |   14.294 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0810D         | B v -> Q ^ | NO2I1X4 | 0.234 | 0.177 |  13.689 |   14.471 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0669DT        | A ^ -> Q v | ON21X1  | 0.386 | 0.225 |  13.914 |   14.696 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0825D         | A v -> Q ^ | AN21X1  | 0.455 | 0.393 |  14.307 |   15.089 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0832D         | B ^ -> Q v | NO2X2   | 0.222 | 0.214 |  14.521 |   15.303 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0785D         | B v -> Q ^ | NO2X4   | 0.265 | 0.224 |  14.744 |   15.526 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0796D         | B ^ -> Q v | NA2I1X4 | 0.135 | 0.137 |  14.881 |   15.663 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0684DT        | A v -> Q ^ | AN21X1  | 0.515 | 0.345 |  15.226 |   16.008 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1170D         | A ^ -> Q v | EO3X0   | 0.444 | 0.662 |  15.889 |   16.671 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1215D         | B v -> Q v | AO222X1 | 0.209 | 0.914 |  16.802 |   17.584 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX1 | 0.209 | 0.000 |  16.802 |   17.584 | 
     | [11]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 0.000 |       |  17.500 |   16.718 | 
     | top_clock_mem_i__L1_I0                             | A v -> Q v | BUCX4   | 0.510 | 0.811 |  18.311 |   17.529 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX1 | 0.522 | 0.014 |  18.325 |   17.543 | 
     | [11]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[4] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[4] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.317
- Setup                         0.750
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.466
- Arrival Time                 16.668
= Slack Time                    0.798
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    5.798 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    6.566 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 0.317 | 0.840 |   6.608 |    7.406 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.715 |   7.323 |    8.122 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.242 | 0.281 |   7.604 |    8.403 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.236 |   7.840 |    8.639 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.349 | 0.300 |   8.140 |    8.938 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.194 | 0.244 |   8.384 |    9.182 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.552 | 0.514 |   8.898 |    9.696 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.328 | 0.915 |   9.813 |   10.612 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.830 | 0.701 |  10.514 |   11.312 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |  11.132 |   11.930 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.109 | 1.143 |  12.275 |   13.073 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.463 | 0.389 |  12.664 |   13.462 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.506 | 0.951 |  13.615 |   14.413 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.931 | 0.825 |  14.440 |   15.239 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.670 | 0.905 |  15.346 |   16.144 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p3341A         | B v -> Q v | AO222X0 | 0.357 | 1.322 |  16.668 |   17.466 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFSX4 | 0.357 | 0.000 |  16.668 |   17.466 | 
     | [4]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 0.000 |       |  17.500 |   16.702 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 0.506 | 0.756 |  18.256 |   17.458 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFSX4 | 0.536 | 0.061 |  18.317 |   17.518 | 
     | [4]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[2] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[2] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.864
- Setup                         0.561
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.203
- Arrival Time                 29.391
= Slack Time                    0.812
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 0.000 |       |  17.500 |   18.312 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 0.506 | 0.756 |  18.256 |   19.068 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.181 |  19.437 |   20.249 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  19.634 |   20.445 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.806 |   20.617 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.357 | 0.417 |  20.222 |   21.034 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.276 |  20.499 |   21.311 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.794 |   21.606 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.919 |   21.731 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.172 | 0.146 |  21.065 |   21.877 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  21.354 |   22.166 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.304 | 0.293 |  21.647 |   22.459 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.121 | 0.148 |  21.795 |   22.607 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.995 |   22.807 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.274 | 0.198 |  22.193 |   23.005 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X0   | 0.658 | 0.441 |  22.634 |   23.446 | 
     | v_337_53/p1038D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.203 | 0.235 |  22.869 |   23.680 | 
     | v_337_53/p0794D5161                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X1 | 0.785 | 0.533 |  23.402 |   24.214 | 
     | v_337_53/p0800D5158                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | OA21X0  | 1.022 | 0.925 |  24.327 |   25.139 | 
     | v_337_53/p0824D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | AN ^ -> Q ^ | NO2I1X2 | 0.509 | 0.631 |  24.958 |   25.770 | 
     | v_337_53/p0765D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X1   | 0.221 | 0.215 |  25.173 |   25.984 | 
     | v_337_53/p0831D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q ^  | ON211X0 | 0.882 | 0.535 |  25.708 |   26.520 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.290 | 0.294 |  26.002 |   26.813 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.318 | 0.273 |  26.274 |   27.086 | 
     | v_337_53/Fp0836D5124                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.508 | 0.330 |  26.604 |   27.416 | 
     | v_337_53/p1489D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NA2X2   | 0.244 | 0.280 |  26.883 |   27.695 | 
     | v_337_53/p0799D5112                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.146 | 0.141 |  27.024 |   27.836 | 
     | v_337_53/p0795D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X4   | 0.243 | 0.134 |  27.157 |   27.969 | 
     | v_337_53/p0799D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X4   | 0.207 | 0.115 |  27.272 |   28.084 | 
     | v_337_53/p0800D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X4   | 0.322 | 0.204 |  27.477 |   28.289 | 
     | v_337_53/p0792D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | AN ^ -> Q ^ | NA2I1X4 | 0.264 | 0.305 |  27.782 |   28.594 | 
     | v_337_53/p0808D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | INX4    | 0.129 | 0.139 |  27.921 |   28.733 | 
     | v_337_53/Fp0808D5110                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | AN222X1 | 0.745 | 0.644 |  28.566 |   29.377 | 
     | v_337_53/p1425D5107                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C ^ -> Q v  | ON21X1  | 0.372 | 0.393 |  28.958 |   29.770 | 
     | v_337_53/p1975D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/Fp1711D         | A v -> Q ^  | INX2    | 0.154 | 0.161 |  29.120 |   29.932 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1719D          | A ^ -> Q v  | ON211X1 | 0.472 | 0.269 |  29.389 |   30.201 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX1 | 0.472 | 0.002 |  29.391 |   30.203 | 
     | [2]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    4.188 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 0.685 | 0.819 |   5.819 |    5.007 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX1 | 0.727 | 0.045 |   5.864 |    5.052 | 
     | [2]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[14] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[14] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[3] /Q  (v) 
triggered by trailing edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.825
- Setup                         0.519
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.205
- Arrival Time                 29.386
= Slack Time                    0.819
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 0.000 |       |  17.500 |   18.319 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 0.506 | 0.756 |  18.256 |   19.075 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX2 | 0.165 | 0.972 |  19.228 |   20.047 | 
     | [3]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC13_pcau_ | A v -> Q ^  | INX1    | 0.261 | 0.205 |  19.433 |   20.252 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC14_pcau_ | A ^ -> Q v  | INX4    | 0.255 | 0.216 |  19.649 |   20.468 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0041D          | B v -> Q ^  | NA2X1   | 0.240 | 0.238 |  19.887 |   20.706 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0047D          | B ^ -> Q v  | NA2X1   | 0.335 | 0.161 |  20.048 |   20.867 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC256_fsm_alu_o | A v -> Q ^  | INX1    | 0.309 | 0.275 |  20.322 |   21.142 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC257_fsm_alu_o | A ^ -> Q v  | INX4    | 0.401 | 0.285 |  20.608 |   21.427 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B v -> Q ^  | NA2X0   | 1.082 | 0.807 |  21.415 |   22.234 | 
     | 9_43/p0084D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> CO ^ | FAX1    | 0.361 | 0.679 |  22.094 |   22.913 | 
     | 9_43/p0139D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX1    | 0.250 | 0.836 |  22.929 |   23.748 | 
     | 9_43/n0016D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX0    | 0.857 | 1.267 |  24.196 |   25.015 | 
     | 9_43/p0415D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> S ^  | FAX0    | 0.623 | 1.330 |  25.526 |   26.345 | 
     | 9_43/p0946D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | A ^ -> Q v  | INX1    | 0.298 | 0.314 |  25.840 |   26.660 | 
     | 9_43/Fp1609A                                       |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B v -> Q ^  | NA2X1   | 0.438 | 0.353 |  26.194 |   27.013 | 
     | _309_43/FE_RC_78_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B ^ -> Q v  | ON21X1  | 0.346 | 0.333 |  26.526 |   27.346 | 
     | _309_43/FE_RC_76_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A v -> Q ^  | ON21X1  | 0.415 | 0.353 |  26.879 |   27.699 | 
     | _309_43/FE_RC_75_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B ^ -> Q v  | NA3X2   | 0.294 | 0.264 |  27.143 |   27.962 | 
     | _309_43/FE_RC_62_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A v -> CO v | FAX2    | 0.190 | 0.627 |  27.770 |   28.590 | 
     | _309_43/p1789D                                     |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | CI v -> S v | FAX1    | 0.202 | 0.689 |  28.459 |   29.278 | 
     | _309_43/p2131D                                     |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2680A          | B v -> Q v  | AO221X4 | 0.150 | 0.607 |  29.066 |   29.885 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC278_alu_f | A v -> Q ^  | INX1    | 0.189 | 0.160 |  29.226 |   30.045 | 
     | sm_result_temp_14_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC279_alu_f | A ^ -> Q v  | INX3    | 0.165 | 0.154 |  29.380 |   30.199 | 
     | sm_result_temp_14_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX1 | 0.165 | 0.006 |  29.386 |   30.205 | 
     | [14]                                               |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    4.181 | 
     | top_clock_mem_i__L1_I3                             | A ^ -> Q ^ | BUCX4   | 0.594 | 0.792 |   5.792 |    4.973 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX1 | 0.605 | 0.033 |   5.825 |    5.006 | 
     | [14]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[1] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[1] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.322
- Setup                         0.700
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.522
- Arrival Time                 16.680
= Slack Time                    0.842
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    5.842 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    6.610 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 0.317 | 0.840 |   6.608 |    7.450 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.715 |   7.323 |    8.166 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.242 | 0.281 |   7.604 |    8.447 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.236 |   7.840 |    8.683 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.349 | 0.300 |   8.140 |    8.983 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.194 | 0.244 |   8.384 |    9.227 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.552 | 0.514 |   8.898 |    9.740 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.328 | 0.915 |   9.813 |   10.656 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.830 | 0.701 |  10.514 |   11.356 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |  11.132 |   11.974 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.109 | 1.143 |  12.275 |   13.117 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.463 | 0.389 |  12.664 |   13.506 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.506 | 0.951 |  13.615 |   14.457 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.931 | 0.825 |  14.440 |   15.283 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.670 | 0.905 |  15.346 |   16.188 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4400A         | B v -> Q v | AO222X0 | 0.371 | 1.334 |  16.679 |   17.522 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX2 | 0.371 | 0.000 |  16.680 |   17.522 | 
     | [1]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 0.000 |       |  17.500 |   16.658 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 0.506 | 0.756 |  18.256 |   17.414 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX2 | 0.536 | 0.066 |  18.322 |   17.480 | 
     | [1]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[8] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[8] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.322
- Setup                         0.677
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.545
- Arrival Time                 16.689
= Slack Time                    0.855
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    5.855 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    6.623 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 0.317 | 0.840 |   6.608 |    7.463 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.715 |   7.323 |    8.178 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.242 | 0.281 |   7.604 |    8.459 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.236 |   7.840 |    8.696 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.349 | 0.300 |   8.140 |    8.995 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.194 | 0.244 |   8.384 |    9.239 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.552 | 0.514 |   8.898 |    9.753 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.328 | 0.915 |   9.813 |   10.668 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.830 | 0.701 |  10.514 |   11.369 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |  11.132 |   11.987 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.109 | 1.143 |  12.275 |   13.130 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.463 | 0.389 |  12.664 |   13.519 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.506 | 0.951 |  13.615 |   14.470 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.931 | 0.825 |  14.440 |   15.295 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.670 | 0.905 |  15.346 |   16.201 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p2741A         | B v -> Q v | AO222X0 | 0.394 | 1.343 |  16.689 |   17.544 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX1 | 0.394 | 0.000 |  16.689 |   17.545 | 
     | [8]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 0.000 |       |  17.500 |   16.645 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 0.506 | 0.756 |  18.256 |   17.401 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX1 | 0.536 | 0.066 |  18.322 |   17.467 | 
     | [8]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_
reg[4] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[4] /D      (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /Q (v) 
triggered by  leading edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          6.653
- Setup                         0.497
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                31.056
- Arrival Time                 30.194
= Slack Time                    0.861
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^         |         | 0.000 |       |   5.000 |    5.861 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^  | BUCX4   | 0.666 | 0.794 |   5.794 |    6.655 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^ -> Q v  | SDFRQX0 | 1.004 | 1.371 |   7.165 |    8.027 | 
     | 1][2]                                              |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/FE_OFCC295 | A v -> Q v  | BUX1    | 0.389 | 0.647 |   7.812 |    8.673 | 
     | _core_interrupt_ie_o_2_                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6588A         | A v -> Q ^  | NA2X0   | 1.240 | 0.808 |   8.620 |    9.482 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6732A         | B ^ -> Q v  | NO2I1X0 | 0.468 | 0.366 |   8.986 |    9.847 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6921A         | A v -> Q ^  | NO3X0   | 1.182 | 0.776 |   9.762 |   10.623 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6863A         | A ^ -> Q v  | NA2X0   | 0.686 | 0.550 |  10.312 |   11.174 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7118A         | AN v -> Q v | NA3I1X0 | 0.714 | 0.809 |  11.122 |   11.983 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7614A         | AN v -> Q v | NA3I1X0 | 0.553 | 0.712 |  11.833 |   12.695 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7831A         | AN v -> Q v | NA2I1X0 | 0.537 | 0.694 |  12.527 |   13.389 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8314A         | AN v -> Q v | NA3I1X0 | 0.872 | 0.816 |  13.344 |   14.205 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8638A         | B v -> Q ^  | NO3I1X0 | 1.384 | 1.029 |  14.372 |   15.234 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8690A         | A ^ -> Q v  | AN22X0  | 0.875 | 0.672 |  15.045 |   15.906 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/Fp9017A        | A v -> Q ^  | INX0    | 0.372 | 0.409 |  15.454 |   16.315 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9087A         | E ^ -> Q v  | AN221X0 | 0.902 | 0.241 |  15.695 |   16.556 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9527A         | A v -> Q ^  | NA3X0   | 2.899 | 1.860 |  17.555 |   18.416 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9736A         | A ^ -> Q ^  | AND2X0  | 2.803 | 1.886 |  19.441 |   20.302 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11559A         | A ^ -> Q v  | INX0    | 0.613 | 0.341 |  19.782 |   20.643 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56166     | B v -> Q ^  | NA2I1X0 | 1.672 | 1.137 |  20.919 |   21.780 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56143     | A ^ -> Q ^  | OA21X0  | 1.967 | 1.449 |  22.368 |   23.229 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8541A          | AN ^ -> Q ^ | NO2I1X1 | 1.394 | 1.103 |  23.471 |   24.332 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A          | B ^ -> Q v  | NO2I1X0 | 0.479 | 0.364 |  23.835 |   24.696 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8544A          | A v -> Q ^  | NA2X0   | 1.979 | 1.243 |  25.078 |   25.940 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9388A          | A ^ -> Q v  | INX0    | 0.704 | 0.527 |  25.605 |   26.467 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8901A          | A v -> Q ^  | NO2X0   | 2.929 | 1.843 |  27.448 |   28.309 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8904A56038     | C ^ -> Q v  | AN32X0  | 0.961 | 0.771 |  28.219 |   29.081 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8903A56022     | B v -> Q ^  | NA3X0   | 1.242 | 0.998 |  29.218 |   30.079 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p5000A56003     | E ^ -> Q v  | AN221X0 | 1.031 | 0.301 |  29.518 |   30.380 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4430A55997     | C v -> Q ^  | ON211X0 | 0.895 | 0.676 |  30.194 |   31.055 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[4] | D ^         | SDFRQX1 | 0.895 | 0.000 |  30.194 |   31.056 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    4.139 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    4.906 | 
     | top_clock_i__L2_I1                                 | A v -> Q ^ | INCX20  | 0.328 | 0.859 |   6.627 |    5.766 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[4] | C ^        | SDFRQX1 | 0.331 | 0.026 |   6.653 |    5.792 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[7] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[7] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.322
- Setup                         0.691
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.531
- Arrival Time                 16.651
= Slack Time                    0.880
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    5.880 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    6.648 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 0.317 | 0.840 |   6.608 |    7.488 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.715 |   7.323 |    8.203 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.242 | 0.281 |   7.604 |    8.484 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.236 |   7.840 |    8.721 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.349 | 0.300 |   8.140 |    9.020 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.194 | 0.244 |   8.384 |    9.264 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.552 | 0.514 |   8.898 |    9.778 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.328 | 0.915 |   9.813 |   10.693 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.830 | 0.701 |  10.514 |   11.394 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |  11.132 |   12.012 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.109 | 1.143 |  12.275 |   13.155 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.463 | 0.389 |  12.664 |   13.544 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.506 | 0.951 |  13.615 |   14.495 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.931 | 0.825 |  14.440 |   15.320 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.670 | 0.905 |  15.346 |   16.226 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p2916A         | B v -> Q v | AO222X0 | 0.347 | 1.305 |  16.650 |   17.531 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX4 | 0.347 | 0.000 |  16.651 |   17.531 | 
     | [7]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 0.000 |       |  17.500 |   16.620 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 0.506 | 0.756 |  18.256 |   17.376 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX4 | 0.536 | 0.066 |  18.322 |   17.442 | 
     | [7]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[6] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.319
- Setup                         0.687
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.533
- Arrival Time                 16.633
= Slack Time                    0.900
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    5.900 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    6.668 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 0.317 | 0.840 |   6.608 |    7.508 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.715 |   7.323 |    8.224 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.242 | 0.281 |   7.604 |    8.505 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.236 |   7.840 |    8.741 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.349 | 0.300 |   8.140 |    9.040 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.194 | 0.244 |   8.384 |    9.284 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.552 | 0.514 |   8.898 |    9.798 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.328 | 0.915 |   9.813 |   10.714 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.830 | 0.701 |  10.514 |   11.414 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |  11.132 |   12.032 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.109 | 1.143 |  12.275 |   13.175 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.463 | 0.389 |  12.664 |   13.564 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.506 | 0.951 |  13.615 |   14.515 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.931 | 0.825 |  14.440 |   15.341 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.670 | 0.905 |  15.346 |   16.246 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p3165A         | B v -> Q v | AO222X0 | 0.325 | 1.287 |  16.632 |   17.533 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX4 | 0.325 | 0.000 |  16.633 |   17.533 | 
     | [6]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 0.000 |       |  17.500 |   16.600 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 0.506 | 0.756 |  18.256 |   17.356 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX4 | 0.536 | 0.064 |  18.319 |   17.419 | 
     | [6]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[2] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[2] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.322
- Setup                         0.685
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.537
- Arrival Time                 16.630
= Slack Time                    0.907
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    5.907 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    6.675 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 0.317 | 0.840 |   6.608 |    7.515 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.715 |   7.323 |    8.230 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.242 | 0.281 |   7.604 |    8.511 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.236 |   7.840 |    8.747 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.349 | 0.300 |   8.140 |    9.047 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.194 | 0.244 |   8.384 |    9.291 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.552 | 0.514 |   8.898 |    9.805 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.328 | 0.915 |   9.813 |   10.720 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.830 | 0.701 |  10.514 |   11.421 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |  11.132 |   12.039 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.109 | 1.143 |  12.275 |   13.182 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.463 | 0.389 |  12.664 |   13.571 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.506 | 0.951 |  13.615 |   14.522 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.931 | 0.825 |  14.440 |   15.347 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.670 | 0.905 |  15.346 |   16.253 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4186A         | B v -> Q v | AO222X0 | 0.320 | 1.284 |  16.630 |   17.537 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX4 | 0.320 | 0.000 |  16.630 |   17.537 | 
     | [2]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 0.000 |       |  17.500 |   16.593 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 0.506 | 0.756 |  18.256 |   17.349 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX4 | 0.536 | 0.066 |  18.322 |   17.415 | 
     | [2]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_
reg[5] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[5] /D      (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /Q (v) 
triggered by  leading edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          6.647
- Setup                         0.512
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                31.035
- Arrival Time                 30.117
= Slack Time                    0.918
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^         |         | 0.000 |       |   5.000 |    5.918 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^  | BUCX4   | 0.666 | 0.794 |   5.794 |    6.712 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^ -> Q v  | SDFRQX0 | 1.004 | 1.371 |   7.165 |    8.083 | 
     | 1][2]                                              |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/FE_OFCC295 | A v -> Q v  | BUX1    | 0.389 | 0.647 |   7.812 |    8.730 | 
     | _core_interrupt_ie_o_2_                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6588A         | A v -> Q ^  | NA2X0   | 1.240 | 0.808 |   8.620 |    9.538 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6732A         | B ^ -> Q v  | NO2I1X0 | 0.468 | 0.366 |   8.986 |    9.904 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6921A         | A v -> Q ^  | NO3X0   | 1.182 | 0.776 |   9.762 |   10.680 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6863A         | A ^ -> Q v  | NA2X0   | 0.686 | 0.550 |  10.312 |   11.230 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7118A         | AN v -> Q v | NA3I1X0 | 0.714 | 0.809 |  11.122 |   12.039 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7614A         | AN v -> Q v | NA3I1X0 | 0.553 | 0.712 |  11.833 |   12.751 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7831A         | AN v -> Q v | NA2I1X0 | 0.537 | 0.694 |  12.527 |   13.445 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8314A         | AN v -> Q v | NA3I1X0 | 0.872 | 0.816 |  13.344 |   14.261 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8638A         | B v -> Q ^  | NO3I1X0 | 1.384 | 1.029 |  14.372 |   15.290 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8690A         | A ^ -> Q v  | AN22X0  | 0.875 | 0.672 |  15.045 |   15.962 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/Fp9017A        | A v -> Q ^  | INX0    | 0.372 | 0.409 |  15.454 |   16.371 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9087A         | E ^ -> Q v  | AN221X0 | 0.902 | 0.241 |  15.695 |   16.613 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9527A         | A v -> Q ^  | NA3X0   | 2.899 | 1.860 |  17.555 |   18.472 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9736A         | A ^ -> Q ^  | AND2X0  | 2.803 | 1.886 |  19.441 |   20.358 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11559A         | A ^ -> Q v  | INX0    | 0.613 | 0.341 |  19.782 |   20.700 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56166     | B v -> Q ^  | NA2I1X0 | 1.672 | 1.137 |  20.919 |   21.836 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56143     | A ^ -> Q ^  | OA21X0  | 1.967 | 1.449 |  22.368 |   23.285 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8541A          | AN ^ -> Q ^ | NO2I1X1 | 1.394 | 1.103 |  23.471 |   24.389 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A          | B ^ -> Q v  | NO2I1X0 | 0.479 | 0.364 |  23.835 |   24.753 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8544A          | A v -> Q ^  | NA2X0   | 1.979 | 1.243 |  25.078 |   25.996 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9081A          | A ^ -> Q v  | NA2X0   | 2.121 | 1.572 |  26.650 |   27.568 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9069A          | A v -> Q ^  | ON21X0  | 2.115 | 1.811 |  28.461 |   29.379 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9201A          | A ^ -> Q v  | NO2X0   | 0.632 | 0.393 |  28.854 |   29.772 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9200A          | A v -> Q ^  | INX0    | 0.309 | 0.332 |  29.186 |   30.104 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8890A          | E ^ -> Q v  | AN32X0  | 0.909 | 0.215 |  29.401 |   30.318 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4472A          | D v -> Q ^  | ON211X0 | 0.995 | 0.716 |  30.117 |   31.034 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[5] | D ^         | SDFRQX1 | 0.995 | 0.000 |  30.117 |   31.035 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    4.082 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    4.850 | 
     | top_clock_i__L2_I1                                 | A v -> Q ^ | INCX20  | 0.328 | 0.859 |   6.627 |    5.709 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[5] | C ^        | SDFRQX1 | 0.331 | 0.020 |   6.647 |    5.729 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_
reg[3] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[3] /D      (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /Q (v) 
triggered by  leading edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          6.617
- Setup                         0.499
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                31.017
- Arrival Time                 30.084
= Slack Time                    0.933
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^         |         | 0.000 |       |   5.000 |    5.933 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^  | BUCX4   | 0.666 | 0.794 |   5.794 |    6.727 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^ -> Q v  | SDFRQX0 | 1.004 | 1.371 |   7.165 |    8.098 | 
     | 1][2]                                              |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/FE_OFCC295 | A v -> Q v  | BUX1    | 0.389 | 0.647 |   7.812 |    8.745 | 
     | _core_interrupt_ie_o_2_                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6588A         | A v -> Q ^  | NA2X0   | 1.240 | 0.808 |   8.620 |    9.554 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6732A         | B ^ -> Q v  | NO2I1X0 | 0.468 | 0.366 |   8.986 |    9.919 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6921A         | A v -> Q ^  | NO3X0   | 1.182 | 0.776 |   9.762 |   10.695 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6863A         | A ^ -> Q v  | NA2X0   | 0.686 | 0.550 |  10.312 |   11.246 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7118A         | AN v -> Q v | NA3I1X0 | 0.714 | 0.809 |  11.122 |   12.055 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7614A         | AN v -> Q v | NA3I1X0 | 0.553 | 0.712 |  11.833 |   12.766 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7831A         | AN v -> Q v | NA2I1X0 | 0.537 | 0.694 |  12.527 |   13.460 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8314A         | AN v -> Q v | NA3I1X0 | 0.872 | 0.816 |  13.344 |   14.277 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8638A         | B v -> Q ^  | NO3I1X0 | 1.384 | 1.029 |  14.372 |   15.305 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8690A         | A ^ -> Q v  | AN22X0  | 0.875 | 0.672 |  15.045 |   15.978 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/Fp9017A        | A v -> Q ^  | INX0    | 0.372 | 0.409 |  15.454 |   16.387 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9087A         | E ^ -> Q v  | AN221X0 | 0.902 | 0.241 |  15.695 |   16.628 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9527A         | A v -> Q ^  | NA3X0   | 2.899 | 1.860 |  17.555 |   18.488 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9736A         | A ^ -> Q ^  | AND2X0  | 2.803 | 1.886 |  19.441 |   20.374 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11559A         | A ^ -> Q v  | INX0    | 0.613 | 0.341 |  19.782 |   20.715 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56166     | B v -> Q ^  | NA2I1X0 | 1.672 | 1.137 |  20.919 |   21.852 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56143     | A ^ -> Q ^  | OA21X0  | 1.967 | 1.449 |  22.368 |   23.301 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8541A          | AN ^ -> Q ^ | NO2I1X1 | 1.394 | 1.103 |  23.471 |   24.404 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A          | B ^ -> Q v  | NO2I1X0 | 0.479 | 0.364 |  23.835 |   24.768 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8544A          | A v -> Q ^  | NA2X0   | 1.979 | 1.243 |  25.078 |   26.012 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9081A          | A ^ -> Q v  | NA2X0   | 2.121 | 1.572 |  26.650 |   27.584 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9213A          | A v -> Q ^  | NO2X0   | 1.532 | 1.430 |  28.081 |   29.014 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9220A          | A ^ -> Q v  | NA2X0   | 0.473 | 0.314 |  28.395 |   29.328 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8903A          | A v -> Q ^  | NA3X0   | 1.037 | 0.700 |  29.095 |   30.028 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p5000A          | E ^ -> Q v  | AN221X0 | 1.038 | 0.310 |  29.405 |   30.338 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4430A          | C v -> Q ^  | ON211X0 | 0.898 | 0.679 |  30.084 |   31.017 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[3] | D ^         | SDFRQX1 | 0.898 | 0.000 |  30.084 |   31.017 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    4.067 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    4.835 | 
     | top_clock_i__L2_I11                                | A v -> Q ^ | INCX20  | 0.310 | 0.840 |   6.608 |    5.675 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[3] | C ^        | SDFRQX1 | 0.310 | 0.009 |   6.617 |    5.684 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[9] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[9] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.852
- Setup                         0.673
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.079
- Arrival Time                 29.086
= Slack Time                    0.993
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 0.000 |       |  17.500 |   18.493 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 0.506 | 0.756 |  18.256 |   19.249 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.181 |  19.437 |   20.430 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  19.634 |   20.627 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.806 |   20.799 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.357 | 0.417 |  20.222 |   21.216 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.276 |  20.499 |   21.492 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.794 |   21.787 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.919 |   21.913 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.172 | 0.146 |  21.065 |   22.058 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  21.354 |   22.347 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.304 | 0.293 |  21.647 |   22.640 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.121 | 0.148 |  21.795 |   22.788 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.995 |   22.988 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.274 | 0.198 |  22.193 |   23.186 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X0   | 1.050 | 0.677 |  22.870 |   23.863 | 
     | v_337_53/p1067D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.281 | 0.304 |  23.174 |   24.167 | 
     | v_337_53/p0739D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA3X4   | 0.409 | 0.289 |  23.463 |   24.456 | 
     | v_337_53/p0783DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NA2X1   | 0.216 | 0.199 |  23.662 |   24.655 | 
     | v_337_53/p0918D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | AN v -> Q v | NO2I1X2 | 0.166 | 0.367 |  24.029 |   25.022 | 
     | v_337_53/p0776D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.216 | 0.162 |  24.191 |   25.185 | 
     | v_337_53/p0773D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2I1X2 | 0.114 | 0.099 |  24.290 |   25.283 | 
     | v_337_53/p0790D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X2 | 0.265 | 0.181 |  24.471 |   25.464 | 
     | v_337_53/p0791D5132                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2I1X4 | 0.154 | 0.139 |  24.610 |   25.603 | 
     | v_337_53/p0794D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X0   | 0.588 | 0.373 |  24.984 |   25.977 | 
     | v_337_53/p0651DT5130                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X1   | 0.196 | 0.187 |  25.171 |   26.164 | 
     | v_337_53/p0651DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X1   | 0.466 | 0.348 |  25.519 |   26.512 | 
     | v_337_53/p0671DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NA2I1X2 | 0.296 | 0.274 |  25.793 |   26.786 | 
     | v_337_53/p0821D5123                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X0   | 1.262 | 0.794 |  26.587 |   27.580 | 
     | v_337_53/p1267D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NA2X2   | 0.230 | 0.207 |  26.794 |   27.787 | 
     | v_337_53/p0626DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.155 | 0.147 |  26.942 |   27.935 | 
     | v_337_53/p0796D5114                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.216 | 0.117 |  27.059 |   28.052 | 
     | v_337_53/p0799D5112                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.209 | 0.176 |  27.235 |   28.228 | 
     | v_337_53/p0795D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X4   | 0.238 | 0.117 |  27.351 |   28.344 | 
     | v_337_53/p0799D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X4   | 0.204 | 0.149 |  27.500 |   28.494 | 
     | v_337_53/p0800D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X4   | 0.306 | 0.156 |  27.657 |   28.650 | 
     | v_337_53/p0792D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1804D          | B v -> Q v  | AO221X0 | 0.380 | 1.040 |  28.697 |   29.690 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC287_alu_f | A v -> Q ^  | INX1    | 0.152 | 0.161 |  28.858 |   29.851 | 
     | sm_result_temp_9_                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC288_alu_f | A ^ -> Q v  | INX1    | 0.291 | 0.223 |  29.082 |   30.075 | 
     | sm_result_temp_9_                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX0 | 0.291 | 0.004 |  29.086 |   30.079 | 
     | [9]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    4.007 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 0.685 | 0.819 |   5.819 |    4.826 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX0 | 0.718 | 0.033 |   5.852 |    4.859 | 
     | [9]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[34][2] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][2] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[3] /Q   (v) 
triggered by trailing edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.849
- Setup                         0.681
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.067
- Arrival Time                 29.041
= Slack Time                    1.027
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 0.000 |       |  17.500 |   18.527 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 0.506 | 0.756 |  18.256 |   19.283 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX2 | 0.165 | 0.972 |  19.228 |   20.255 | 
     | [3]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC13_pcau_ | A v -> Q ^  | INX1    | 0.261 | 0.205 |  19.433 |   20.459 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC14_pcau_ | A ^ -> Q v  | INX4    | 0.255 | 0.216 |  19.649 |   20.675 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0041D          | B v -> Q ^  | NA2X1   | 0.240 | 0.238 |  19.887 |   20.914 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0047D          | B ^ -> Q v  | NA2X1   | 0.335 | 0.161 |  20.048 |   21.075 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC256_fsm_alu_o | A v -> Q ^  | INX1    | 0.309 | 0.275 |  20.322 |   21.349 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC257_fsm_alu_o | A ^ -> Q v  | INX4    | 0.401 | 0.285 |  20.608 |   21.635 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B v -> Q ^  | NA2X0   | 1.082 | 0.807 |  21.415 |   22.441 | 
     | 9_43/p0084D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> CO ^ | FAX1    | 0.361 | 0.679 |  22.094 |   23.120 | 
     | 9_43/p0139D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX1    | 0.250 | 0.836 |  22.929 |   23.956 | 
     | 9_43/n0016D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX0    | 0.857 | 1.267 |  24.196 |   25.222 | 
     | 9_43/p0415D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> S ^  | FAX0    | 0.623 | 1.330 |  25.526 |   26.553 | 
     | 9_43/p0946D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | A ^ -> Q v  | INX1    | 0.298 | 0.314 |  25.840 |   26.867 | 
     | 9_43/Fp1609A                                       |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_RC_115_0     | B v -> Q v  | OR5X1   | 0.291 | 0.556 |  26.396 |   27.423 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p3845A          | C v -> Q ^  | AN211X0 | 1.624 | 1.067 |  27.464 |   28.490 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p4108A          | A ^ -> Q v  | ON221X4 | 0.114 | 0.842 |  28.305 |   29.332 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p4097A     | A v -> Q v  | AO22X0  | 0.326 | 0.735 |  29.040 |   30.067 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3 | D v         | SDFRQX0 | 0.326 | 0.000 |  29.041 |   30.067 | 
     | 4][2]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    3.973 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 0.685 | 0.819 |   5.819 |    4.792 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3 | C ^        | SDFRQX0 | 0.717 | 0.030 |   5.849 |    4.822 | 
     | 4][2]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_
reg[7] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[7] /D      (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /Q (v) 
triggered by  leading edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          6.651
- Setup                         0.565
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.985
- Arrival Time                 29.929
= Slack Time                    1.057
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^         |         | 0.000 |       |   5.000 |    6.057 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^  | BUCX4   | 0.666 | 0.794 |   5.794 |    6.851 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^ -> Q v  | SDFRQX0 | 1.004 | 1.371 |   7.165 |    8.222 | 
     | 1][2]                                              |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/FE_OFCC295 | A v -> Q v  | BUX1    | 0.389 | 0.647 |   7.812 |    8.869 | 
     | _core_interrupt_ie_o_2_                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6588A         | A v -> Q ^  | NA2X0   | 1.240 | 0.808 |   8.621 |    9.677 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6732A         | B ^ -> Q v  | NO2I1X0 | 0.468 | 0.366 |   8.986 |   10.043 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6921A         | A v -> Q ^  | NO3X0   | 1.182 | 0.776 |   9.762 |   10.819 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6863A         | A ^ -> Q v  | NA2X0   | 0.686 | 0.550 |  10.313 |   11.369 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7118A         | AN v -> Q v | NA3I1X0 | 0.714 | 0.809 |  11.122 |   12.178 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7614A         | AN v -> Q v | NA3I1X0 | 0.553 | 0.712 |  11.833 |   12.890 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7831A         | AN v -> Q v | NA2I1X0 | 0.537 | 0.694 |  12.527 |   13.584 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8314A         | AN v -> Q v | NA3I1X0 | 0.872 | 0.816 |  13.344 |   14.400 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8638A         | B v -> Q ^  | NO3I1X0 | 1.384 | 1.029 |  14.372 |   15.429 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8690A         | A ^ -> Q v  | AN22X0  | 0.875 | 0.672 |  15.045 |   16.101 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/Fp9017A        | A v -> Q ^  | INX0    | 0.372 | 0.409 |  15.454 |   16.511 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9087A         | E ^ -> Q v  | AN221X0 | 0.902 | 0.241 |  15.695 |   16.752 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9527A         | A v -> Q ^  | NA3X0   | 2.899 | 1.860 |  17.555 |   18.611 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9736A         | A ^ -> Q ^  | AND2X0  | 2.803 | 1.886 |  19.441 |   20.497 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11559A         | A ^ -> Q v  | INX0    | 0.613 | 0.341 |  19.782 |   20.839 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56166     | B v -> Q ^  | NA2I1X0 | 1.672 | 1.137 |  20.919 |   21.975 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56143     | A ^ -> Q ^  | OA21X0  | 1.967 | 1.449 |  22.368 |   23.424 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8541A          | AN ^ -> Q ^ | NO2I1X1 | 1.394 | 1.103 |  23.471 |   24.528 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A          | B ^ -> Q v  | NO2I1X0 | 0.479 | 0.364 |  23.835 |   24.892 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8544A          | A v -> Q ^  | NA2X0   | 1.979 | 1.243 |  25.078 |   26.135 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9081A          | A ^ -> Q v  | NA2X0   | 2.121 | 1.572 |  26.650 |   27.707 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9185A          | A v -> Q ^  | NO2X0   | 1.957 | 1.678 |  28.328 |   29.385 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4492A56037     | A ^ -> Q v  | AN22X0  | 1.025 | 0.881 |  29.209 |   30.265 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4494A56013     | E v -> Q ^  | ON221X0 | 1.359 | 0.719 |  29.928 |   30.985 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[7] | D ^         | SDFRQX1 | 1.359 | 0.001 |  29.929 |   30.985 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    3.943 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    4.711 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 0.317 | 0.840 |   6.608 |    5.551 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[7] | C ^        | SDFRQX1 | 0.340 | 0.043 |   6.651 |    5.594 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_
reg[6] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[6] /D      (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /Q (v) 
triggered by  leading edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          6.642
- Setup                         0.581
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.961
- Arrival Time                 29.880
= Slack Time                    1.081
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^         |         | 0.000 |       |   5.000 |    6.081 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^  | BUCX4   | 0.666 | 0.794 |   5.794 |    6.875 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^ -> Q v  | SDFRQX0 | 1.004 | 1.371 |   7.165 |    8.246 | 
     | 1][2]                                              |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/FE_OFCC295 | A v -> Q v  | BUX1    | 0.389 | 0.647 |   7.812 |    8.893 | 
     | _core_interrupt_ie_o_2_                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6588A         | A v -> Q ^  | NA2X0   | 1.240 | 0.808 |   8.621 |    9.701 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6732A         | B ^ -> Q v  | NO2I1X0 | 0.468 | 0.366 |   8.986 |   10.067 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6921A         | A v -> Q ^  | NO3X0   | 1.182 | 0.776 |   9.762 |   10.843 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6863A         | A ^ -> Q v  | NA2X0   | 0.686 | 0.550 |  10.313 |   11.393 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7118A         | AN v -> Q v | NA3I1X0 | 0.714 | 0.809 |  11.122 |   12.203 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7614A         | AN v -> Q v | NA3I1X0 | 0.553 | 0.712 |  11.833 |   12.914 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7831A         | AN v -> Q v | NA2I1X0 | 0.537 | 0.694 |  12.527 |   13.608 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8314A         | AN v -> Q v | NA3I1X0 | 0.872 | 0.816 |  13.344 |   14.425 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8638A         | B v -> Q ^  | NO3I1X0 | 1.384 | 1.029 |  14.372 |   15.453 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8690A         | A ^ -> Q v  | AN22X0  | 0.875 | 0.672 |  15.045 |   16.126 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/Fp9017A        | A v -> Q ^  | INX0    | 0.372 | 0.409 |  15.454 |   16.535 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9087A         | E ^ -> Q v  | AN221X0 | 0.902 | 0.241 |  15.695 |   16.776 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9527A         | A v -> Q ^  | NA3X0   | 2.899 | 1.860 |  17.555 |   18.636 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9736A         | A ^ -> Q ^  | AND2X0  | 2.803 | 1.886 |  19.441 |   20.521 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11559A         | A ^ -> Q v  | INX0    | 0.613 | 0.341 |  19.782 |   20.863 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56166     | B v -> Q ^  | NA2I1X0 | 1.672 | 1.137 |  20.919 |   22.000 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56143     | A ^ -> Q ^  | OA21X0  | 1.967 | 1.449 |  22.368 |   23.449 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8541A          | AN ^ -> Q ^ | NO2I1X1 | 1.394 | 1.103 |  23.471 |   24.552 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A          | B ^ -> Q v  | NO2I1X0 | 0.479 | 0.364 |  23.835 |   24.916 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8544A          | A v -> Q ^  | NA2X0   | 1.979 | 1.243 |  25.078 |   26.159 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9081A          | A ^ -> Q v  | NA2X0   | 2.121 | 1.572 |  26.650 |   27.731 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9185A          | A v -> Q ^  | NO2X0   | 1.957 | 1.678 |  28.328 |   29.409 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4492A          | A ^ -> Q v  | AN22X0  | 1.098 | 0.772 |  29.101 |   30.181 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4494A          | E v -> Q ^  | ON221X0 | 1.460 | 0.778 |  29.879 |   30.960 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[6] | D ^         | SDFRQX1 | 1.460 | 0.001 |  29.880 |   30.961 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    3.919 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    4.687 | 
     | top_clock_i__L2_I1                                 | A v -> Q ^ | INCX20  | 0.328 | 0.859 |   6.627 |    5.546 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[6] | C ^        | SDFRQX1 | 0.330 | 0.015 |   6.642 |    5.561 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_
reg[2] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[2] /D      (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /Q (v) 
triggered by  leading edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          6.653
- Setup                         0.511
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                31.042
- Arrival Time                 29.904
= Slack Time                    1.139
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^         |         | 0.000 |       |   5.000 |    6.139 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^  | BUCX4   | 0.666 | 0.794 |   5.794 |    6.933 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^ -> Q v  | SDFRQX0 | 1.004 | 1.371 |   7.165 |    8.304 | 
     | 1][2]                                              |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/FE_OFCC295 | A v -> Q v  | BUX1    | 0.389 | 0.647 |   7.812 |    8.951 | 
     | _core_interrupt_ie_o_2_                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6588A         | A v -> Q ^  | NA2X0   | 1.240 | 0.808 |   8.621 |    9.759 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6732A         | B ^ -> Q v  | NO2I1X0 | 0.468 | 0.366 |   8.986 |   10.125 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6921A         | A v -> Q ^  | NO3X0   | 1.182 | 0.776 |   9.762 |   10.901 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6863A         | A ^ -> Q v  | NA2X0   | 0.686 | 0.550 |  10.313 |   11.451 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7118A         | AN v -> Q v | NA3I1X0 | 0.714 | 0.809 |  11.122 |   12.261 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7614A         | AN v -> Q v | NA3I1X0 | 0.553 | 0.712 |  11.833 |   12.972 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7831A         | AN v -> Q v | NA2I1X0 | 0.537 | 0.694 |  12.527 |   13.666 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8314A         | AN v -> Q v | NA3I1X0 | 0.872 | 0.816 |  13.344 |   14.482 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8638A         | B v -> Q ^  | NO3I1X0 | 1.384 | 1.029 |  14.372 |   15.511 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8690A         | A ^ -> Q v  | AN22X0  | 0.875 | 0.672 |  15.045 |   16.184 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/Fp9017A        | A v -> Q ^  | INX0    | 0.372 | 0.409 |  15.454 |   16.593 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9087A         | E ^ -> Q v  | AN221X0 | 0.902 | 0.241 |  15.695 |   16.834 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9527A         | A v -> Q ^  | NA3X0   | 2.899 | 1.860 |  17.555 |   18.694 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9736A         | A ^ -> Q ^  | AND2X0  | 2.803 | 1.886 |  19.441 |   20.579 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11559A         | A ^ -> Q v  | INX0    | 0.613 | 0.341 |  19.782 |   20.921 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56166     | B v -> Q ^  | NA2I1X0 | 1.672 | 1.137 |  20.919 |   22.058 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56143     | A ^ -> Q ^  | OA21X0  | 1.967 | 1.449 |  22.368 |   23.506 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8541A          | AN ^ -> Q ^ | NO2I1X1 | 1.394 | 1.103 |  23.471 |   24.610 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A          | B ^ -> Q v  | NO2I1X0 | 0.479 | 0.364 |  23.835 |   24.974 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8544A          | A v -> Q ^  | NA2X0   | 1.979 | 1.243 |  25.078 |   26.217 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9081A          | A ^ -> Q v  | NA2X0   | 2.121 | 1.572 |  26.650 |   27.789 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9069A          | A v -> Q ^  | ON21X0  | 2.115 | 1.811 |  28.461 |   29.600 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p5138A          | B ^ -> Q v  | AN222X0 | 0.923 | 0.758 |  29.220 |   30.358 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4432A          | C v -> Q ^  | ON211X0 | 0.987 | 0.683 |  29.903 |   31.042 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[2] | D ^         | SDFRQX1 | 0.987 | 0.001 |  29.904 |   31.042 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    3.861 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    4.629 | 
     | top_clock_i__L2_I1                                 | A v -> Q ^ | INCX20  | 0.328 | 0.859 |   6.627 |    5.488 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[2] | C ^        | SDFRQX1 | 0.331 | 0.026 |   6.653 |    5.514 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[11] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[11] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[3] /Q  (v) 
triggered by trailing edge of 'MEMCLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.915
- Setup                         0.698
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.117
- Arrival Time                 28.940
= Slack Time                    1.178
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 0.000 |       |  17.500 |   18.678 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 0.506 | 0.756 |  18.256 |   19.434 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX2 | 0.165 | 0.972 |  19.228 |   20.406 | 
     | [3]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC13_pcau_ | A v -> Q ^  | INX1    | 0.261 | 0.205 |  19.433 |   20.610 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC14_pcau_ | A ^ -> Q v  | INX4    | 0.255 | 0.216 |  19.649 |   20.826 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0041D          | B v -> Q ^  | NA2X1   | 0.240 | 0.238 |  19.887 |   21.065 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0047D          | B ^ -> Q v  | NA2X1   | 0.335 | 0.161 |  20.048 |   21.226 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC256_fsm_alu_o | A v -> Q ^  | INX1    | 0.309 | 0.275 |  20.322 |   21.500 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC257_fsm_alu_o | A ^ -> Q v  | INX4    | 0.401 | 0.285 |  20.608 |   21.786 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B v -> Q ^  | NA2X0   | 1.082 | 0.807 |  21.415 |   22.592 | 
     | 9_43/p0084D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> CO ^ | FAX1    | 0.361 | 0.679 |  22.094 |   23.271 | 
     | 9_43/p0139D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX1    | 0.250 | 0.836 |  22.929 |   24.107 | 
     | 9_43/n0016D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX0    | 0.857 | 1.267 |  24.196 |   25.374 | 
     | 9_43/p0415D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> S ^  | FAX0    | 0.623 | 1.330 |  25.526 |   26.704 | 
     | 9_43/p0946D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | A ^ -> Q v  | INX1    | 0.298 | 0.314 |  25.840 |   27.018 | 
     | 9_43/Fp1609A                                       |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | AN v -> Q v | NA2I1X4 | 0.169 | 0.316 |  26.157 |   27.335 | 
     | _309_43/FE_RC_71_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A v -> Q v  | AND2X1  | 0.189 | 0.341 |  26.498 |   27.675 | 
     | _309_43/FE_RC_73_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B v -> Q ^  | ON31X0  | 0.979 | 0.731 |  27.228 |   28.406 | 
     | _309_43/FE_RC_87_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A ^ -> Q v  | NA2X1   | 0.267 | 0.240 |  27.468 |   28.646 | 
     | _309_43/FE_RC_86_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p3230A          | B v -> Q v  | AO221X0 | 0.371 | 1.019 |  28.487 |   29.665 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC281_alu_f | A v -> Q ^  | INX1    | 0.150 | 0.159 |  28.646 |   29.824 | 
     | sm_result_temp_11_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC282_alu_f | A ^ -> Q v  | INX1    | 0.413 | 0.285 |  28.931 |   30.109 | 
     | sm_result_temp_11_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX0 | 0.413 | 0.009 |  28.940 |   30.117 | 
     | [11]                                               |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    3.822 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 0.685 | 0.819 |   5.819 |    4.641 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX0 | 0.736 | 0.097 |   5.915 |    4.737 | 
     | [11]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[9] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[9] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time         18.325
- Setup                         0.686
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                17.539
- Arrival Time                 16.345
= Slack Time                    1.194
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 0.000 |       |   5.000 |    6.194 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 0.339 | 0.768 |   5.768 |    6.962 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 0.317 | 0.840 |   6.608 |    7.802 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.715 |   7.323 |    8.517 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.242 | 0.281 |   7.604 |    8.798 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.236 |   7.840 |    9.035 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.349 | 0.300 |   8.140 |    9.334 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.194 | 0.244 |   8.384 |    9.578 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.552 | 0.514 |   8.898 |   10.092 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.328 | 0.915 |   9.813 |   11.007 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.830 | 0.701 |  10.514 |   11.708 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |  11.132 |   12.326 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.109 | 1.143 |  12.275 |   13.469 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.463 | 0.389 |  12.664 |   13.858 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.506 | 0.951 |  13.615 |   14.809 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.931 | 0.825 |  14.440 |   15.634 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.670 | 0.905 |  15.346 |   16.540 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p5210A         | A v -> Q ^ | AN22X0  | 0.693 | 0.623 |  15.969 |   17.163 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p2919A         | C ^ -> Q v | ON21X0  | 0.424 | 0.375 |  16.345 |   17.539 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX1 | 0.424 | 0.000 |  16.345 |   17.539 | 
     | [9]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 0.000 |       |  17.500 |   16.306 | 
     | top_clock_mem_i__L1_I0                             | A v -> Q v | BUCX4   | 0.510 | 0.811 |  18.311 |   17.117 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX1 | 0.522 | 0.014 |  18.325 |   17.131 | 
     | [9]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[11][3] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][3] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /Q  (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.697
- Setup                         0.688
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.908
- Arrival Time                 28.647
= Slack Time                    1.261
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 0.000 |       |   5.000 |    6.261 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 0.339 | 0.768 |   5.768 |    7.029 | 
     | top_clock_i__L2_I4                                 | A v -> Q ^  | INCX20  | 0.334 | 0.885 |   6.653 |    7.914 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | C ^ -> Q v  | SDFRQX2 | 0.198 | 0.738 |   7.390 |    8.652 | 
     | g[1]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC25_n_19   | A v -> Q ^  | INX2    | 0.224 | 0.191 |   7.581 |    8.842 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC26_n_19   | A ^ -> Q v  | INX8    | 0.198 | 0.163 |   7.744 |    9.005 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fopt65465       | A v -> Q ^  | INX8    | 0.105 | 0.142 |   7.886 |    9.147 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0314D          | B ^ -> Q v  | NO2X4   | 0.232 | 0.174 |   8.060 |    9.321 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0422A          | A v -> Q ^  | NA2X4   | 0.328 | 0.256 |   8.316 |    9.578 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0458A64510    | A ^ -> Q v  | INX4    | 0.164 | 0.173 |   8.489 |    9.751 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1491A          | B v -> Q ^  | NA2X2   | 1.477 | 0.856 |   9.345 |   10.607 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p6619A          | A ^ -> Q v  | NO2X0   | 0.659 | 0.599 |   9.945 |   11.206 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11091A         | A v -> Q ^  | NA2X0   | 4.259 | 2.543 |  12.488 |   13.749 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp11186A        | A ^ -> Q v  | INX0    | 1.478 | 1.077 |  13.565 |   14.827 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11429A         | E v -> Q v  | AO221X0 | 0.434 | 1.272 |  14.838 |   16.099 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11855A         | C v -> Q v  | OR3X0   | 0.467 | 1.001 |  15.839 |   17.100 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12203A         | D v -> Q ^  | AN211X0 | 0.690 | 0.506 |  16.345 |   17.606 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12397A         | C ^ -> Q v  | NA3X0   | 2.426 | 1.461 |  17.806 |   19.067 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12266A    | A v -> Q ^  | NO2X0   | 2.651 | 2.174 |  19.979 |   21.241 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13155A    | AN ^ -> Q ^ | NO2I1X0 | 1.784 | 1.196 |  21.175 |   22.437 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13862A    | AN ^ -> Q ^ | NO2I1X2 | 0.670 | 0.657 |  21.832 |   23.093 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14360A    | A ^ -> Q ^  | AND2X0  | 1.452 | 1.076 |  22.908 |   24.169 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15572A    | A ^ -> Q ^  | AND2X0  | 3.085 | 2.020 |  24.928 |   26.189 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15883A    | A ^ -> Q ^  | OR2X0   | 2.325 | 1.492 |  26.420 |   27.681 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14944A227 | B ^ -> Q v  | NA2X0   | 1.467 | 1.109 |  27.529 |   28.790 | 
     | 01                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15179A225 | B v -> Q v  | AO22X0  | 0.338 | 1.117 |  28.646 |   29.908 | 
     | 04                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1 | D v         | SDFRQX0 | 0.338 | 0.001 |  28.647 |   29.908 | 
     | 1][3]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    3.739 | 
     | top_clock_mem_i__L1_I2                             | A ^ -> Q ^ | BUCX4   | 0.678 | 0.679 |   5.680 |    4.418 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1 | C ^        | SDFRQX0 | 0.689 | 0.017 |   5.697 |    4.435 | 
     | 1][3]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[27][1] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][1] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /Q  (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.870
- Setup                         0.675
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.094
- Arrival Time                 28.821
= Slack Time                    1.274
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 0.000 |       |   5.000 |    6.274 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 0.339 | 0.768 |   5.768 |    7.042 | 
     | top_clock_i__L2_I4                                 | A v -> Q ^  | INCX20  | 0.334 | 0.885 |   6.653 |    7.926 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | C ^ -> Q v  | SDFRQX2 | 0.198 | 0.738 |   7.390 |    8.664 | 
     | g[1]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC25_n_19   | A v -> Q ^  | INX2    | 0.224 | 0.191 |   7.581 |    8.854 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC26_n_19   | A ^ -> Q v  | INX8    | 0.198 | 0.163 |   7.744 |    9.018 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fopt65465       | A v -> Q ^  | INX8    | 0.105 | 0.142 |   7.886 |    9.159 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0314D          | B ^ -> Q v  | NO2X4   | 0.232 | 0.174 |   8.060 |    9.334 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0422A          | A v -> Q ^  | NA2X4   | 0.328 | 0.256 |   8.316 |    9.590 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0458A64510    | A ^ -> Q v  | INX4    | 0.164 | 0.173 |   8.489 |    9.763 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1491A          | B v -> Q ^  | NA2X2   | 1.477 | 0.856 |   9.345 |   10.619 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p6619A          | A ^ -> Q v  | NO2X0   | 0.659 | 0.599 |   9.945 |   11.218 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11091A         | A v -> Q ^  | NA2X0   | 4.259 | 2.543 |  12.488 |   13.762 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp11186A        | A ^ -> Q v  | INX0    | 1.478 | 1.077 |  13.565 |   14.839 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11429A         | E v -> Q v  | AO221X0 | 0.434 | 1.272 |  14.838 |   16.112 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11855A         | C v -> Q v  | OR3X0   | 0.467 | 1.001 |  15.839 |   17.112 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12203A         | D v -> Q ^  | AN211X0 | 0.690 | 0.506 |  16.345 |   17.618 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12397A         | C ^ -> Q v  | NA3X0   | 2.426 | 1.461 |  17.806 |   19.079 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12266A    | A v -> Q ^  | NO2X0   | 2.651 | 2.174 |  19.979 |   21.253 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13155A    | AN ^ -> Q ^ | NO2I1X0 | 1.784 | 1.196 |  21.175 |   22.449 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13862A    | AN ^ -> Q ^ | NO2I1X2 | 0.670 | 0.657 |  21.832 |   23.106 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14360A    | A ^ -> Q ^  | AND2X0  | 1.452 | 1.076 |  22.908 |   24.181 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15572A    | A ^ -> Q ^  | AND2X0  | 3.085 | 2.020 |  24.928 |   26.202 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15883A    | A ^ -> Q ^  | OR2X0   | 2.325 | 1.492 |  26.420 |   27.693 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p16135A226 | A ^ -> Q v  | NA2X0   | 1.626 | 1.292 |  27.711 |   28.985 | 
     | 98                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15775A224 | B v -> Q v  | AO22X0  | 0.287 | 1.109 |  28.820 |   30.094 | 
     | 40                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | D v         | SDFRQX0 | 0.287 | 0.000 |  28.821 |   30.094 | 
     | 7][1]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    3.726 | 
     | top_clock_mem_i__L1_I5                             | A ^ -> Q ^ | BUCX4   | 0.681 | 0.832 |   5.832 |    4.558 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^        | SDFRQX0 | 0.698 | 0.038 |   5.870 |    4.596 | 
     | 7][1]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[27][0] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][0] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /Q  (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.855
- Setup                         0.673
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.082
- Arrival Time                 28.807
= Slack Time                    1.275
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 0.000 |       |   5.000 |    6.276 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 0.339 | 0.768 |   5.768 |    7.043 | 
     | top_clock_i__L2_I4                                 | A v -> Q ^  | INCX20  | 0.334 | 0.885 |   6.653 |    7.928 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | C ^ -> Q v  | SDFRQX2 | 0.198 | 0.738 |   7.390 |    8.666 | 
     | g[1]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC25_n_19   | A v -> Q ^  | INX2    | 0.224 | 0.191 |   7.581 |    8.856 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC26_n_19   | A ^ -> Q v  | INX8    | 0.198 | 0.163 |   7.744 |    9.019 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fopt65465       | A v -> Q ^  | INX8    | 0.105 | 0.142 |   7.886 |    9.161 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0314D          | B ^ -> Q v  | NO2X4   | 0.232 | 0.174 |   8.060 |    9.335 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0422A          | A v -> Q ^  | NA2X4   | 0.328 | 0.256 |   8.316 |    9.592 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0458A64510    | A ^ -> Q v  | INX4    | 0.164 | 0.173 |   8.489 |    9.765 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1491A          | B v -> Q ^  | NA2X2   | 1.477 | 0.856 |   9.345 |   10.621 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p6619A          | A ^ -> Q v  | NO2X0   | 0.659 | 0.599 |   9.945 |   11.220 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11091A         | A v -> Q ^  | NA2X0   | 4.259 | 2.543 |  12.488 |   13.763 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp11186A        | A ^ -> Q v  | INX0    | 1.478 | 1.077 |  13.565 |   14.841 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11429A         | E v -> Q v  | AO221X0 | 0.434 | 1.272 |  14.838 |   16.113 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11855A         | C v -> Q v  | OR3X0   | 0.467 | 1.001 |  15.839 |   17.114 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12203A         | D v -> Q ^  | AN211X0 | 0.690 | 0.506 |  16.345 |   17.620 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12397A         | C ^ -> Q v  | NA3X0   | 2.426 | 1.461 |  17.806 |   19.081 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12266A    | A v -> Q ^  | NO2X0   | 2.651 | 2.174 |  19.979 |   21.255 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13155A    | AN ^ -> Q ^ | NO2I1X0 | 1.784 | 1.196 |  21.175 |   22.451 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13862A    | AN ^ -> Q ^ | NO2I1X2 | 0.670 | 0.657 |  21.832 |   23.108 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14360A    | A ^ -> Q ^  | AND2X0  | 1.452 | 1.076 |  22.908 |   24.183 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15572A    | A ^ -> Q ^  | AND2X0  | 3.085 | 2.020 |  24.928 |   26.203 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15883A    | A ^ -> Q ^  | OR2X0   | 2.325 | 1.492 |  26.420 |   27.695 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p16135A226 | A ^ -> Q v  | NA2X0   | 1.626 | 1.292 |  27.711 |   28.987 | 
     | 98                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15775A224 | B v -> Q v  | AO22X0  | 0.274 | 1.095 |  28.807 |   30.082 | 
     | 39                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | D v         | SDFRQX0 | 0.274 | 0.000 |  28.807 |   30.082 | 
     | 7][0]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    3.725 | 
     | top_clock_mem_i__L1_I5                             | A ^ -> Q ^ | BUCX4   | 0.681 | 0.832 |   5.832 |    4.557 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^        | SDFRQX0 | 0.694 | 0.023 |   5.855 |    4.580 | 
     | 7][0]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[27][6] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][6] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /Q  (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.860
- Setup                         0.669
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.091
- Arrival Time                 28.814
= Slack Time                    1.277
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 0.000 |       |   5.000 |    6.277 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 0.339 | 0.768 |   5.768 |    7.045 | 
     | top_clock_i__L2_I4                                 | A v -> Q ^  | INCX20  | 0.334 | 0.885 |   6.653 |    7.930 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | C ^ -> Q v  | SDFRQX2 | 0.198 | 0.738 |   7.390 |    8.667 | 
     | g[1]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC25_n_19   | A v -> Q ^  | INX2    | 0.224 | 0.191 |   7.581 |    8.858 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC26_n_19   | A ^ -> Q v  | INX8    | 0.198 | 0.163 |   7.744 |    9.021 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fopt65465       | A v -> Q ^  | INX8    | 0.105 | 0.142 |   7.886 |    9.163 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0314D          | B ^ -> Q v  | NO2X4   | 0.232 | 0.174 |   8.060 |    9.337 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0422A          | A v -> Q ^  | NA2X4   | 0.328 | 0.256 |   8.316 |    9.593 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0458A64510    | A ^ -> Q v  | INX4    | 0.164 | 0.173 |   8.489 |    9.766 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1491A          | B v -> Q ^  | NA2X2   | 1.477 | 0.856 |   9.345 |   10.622 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p6619A          | A ^ -> Q v  | NO2X0   | 0.659 | 0.599 |   9.945 |   11.222 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11091A         | A v -> Q ^  | NA2X0   | 4.259 | 2.543 |  12.488 |   13.765 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp11186A        | A ^ -> Q v  | INX0    | 1.478 | 1.077 |  13.565 |   14.842 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11429A         | E v -> Q v  | AO221X0 | 0.434 | 1.272 |  14.838 |   16.115 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11855A         | C v -> Q v  | OR3X0   | 0.467 | 1.001 |  15.839 |   17.116 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12203A         | D v -> Q ^  | AN211X0 | 0.690 | 0.506 |  16.345 |   17.622 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12397A         | C ^ -> Q v  | NA3X0   | 2.426 | 1.461 |  17.806 |   19.083 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12266A    | A v -> Q ^  | NO2X0   | 2.651 | 2.174 |  19.979 |   21.256 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13155A    | AN ^ -> Q ^ | NO2I1X0 | 1.784 | 1.196 |  21.175 |   22.452 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13862A    | AN ^ -> Q ^ | NO2I1X2 | 0.670 | 0.657 |  21.832 |   23.109 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14360A    | A ^ -> Q ^  | AND2X0  | 1.452 | 1.076 |  22.908 |   24.185 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15572A    | A ^ -> Q ^  | AND2X0  | 3.085 | 2.020 |  24.928 |   26.205 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15883A    | A ^ -> Q ^  | OR2X0   | 2.325 | 1.492 |  26.420 |   27.697 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p16135A226 | A ^ -> Q v  | NA2X0   | 1.626 | 1.292 |  27.711 |   28.988 | 
     | 98                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15775A224 | B v -> Q v  | AO22X0  | 0.259 | 1.103 |  28.814 |   30.091 | 
     | 45                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | D v         | SDFRQX0 | 0.259 | 0.000 |  28.814 |   30.091 | 
     | 7][6]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    3.723 | 
     | top_clock_mem_i__L1_I5                             | A ^ -> Q ^ | BUCX4   | 0.681 | 0.832 |   5.832 |    4.555 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^        | SDFRQX0 | 0.696 | 0.028 |   5.860 |    4.583 | 
     | 7][6]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[27][2] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][2] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /Q  (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.870
- Setup                         0.674
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.095
- Arrival Time                 28.815
= Slack Time                    1.280
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 0.000 |       |   5.000 |    6.280 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 0.339 | 0.768 |   5.768 |    7.048 | 
     | top_clock_i__L2_I4                                 | A v -> Q ^  | INCX20  | 0.334 | 0.885 |   6.653 |    7.933 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | C ^ -> Q v  | SDFRQX2 | 0.198 | 0.738 |   7.390 |    8.671 | 
     | g[1]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC25_n_19   | A v -> Q ^  | INX2    | 0.224 | 0.191 |   7.581 |    8.861 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC26_n_19   | A ^ -> Q v  | INX8    | 0.198 | 0.163 |   7.744 |    9.024 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fopt65465       | A v -> Q ^  | INX8    | 0.105 | 0.142 |   7.886 |    9.166 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0314D          | B ^ -> Q v  | NO2X4   | 0.232 | 0.174 |   8.060 |    9.340 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0422A          | A v -> Q ^  | NA2X4   | 0.328 | 0.256 |   8.316 |    9.597 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0458A64510    | A ^ -> Q v  | INX4    | 0.164 | 0.173 |   8.489 |    9.770 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1491A          | B v -> Q ^  | NA2X2   | 1.477 | 0.856 |   9.345 |   10.626 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p6619A          | A ^ -> Q v  | NO2X0   | 0.659 | 0.599 |   9.945 |   11.225 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11091A         | A v -> Q ^  | NA2X0   | 4.259 | 2.543 |  12.488 |   13.768 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp11186A        | A ^ -> Q v  | INX0    | 1.478 | 1.077 |  13.565 |   14.846 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11429A         | E v -> Q v  | AO221X0 | 0.434 | 1.272 |  14.838 |   16.118 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11855A         | C v -> Q v  | OR3X0   | 0.467 | 1.001 |  15.839 |   17.119 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12203A         | D v -> Q ^  | AN211X0 | 0.690 | 0.506 |  16.345 |   17.625 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12397A         | C ^ -> Q v  | NA3X0   | 2.426 | 1.461 |  17.806 |   19.086 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12266A    | A v -> Q ^  | NO2X0   | 2.651 | 2.174 |  19.979 |   21.260 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13155A    | AN ^ -> Q ^ | NO2I1X0 | 1.784 | 1.196 |  21.175 |   22.456 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13862A    | AN ^ -> Q ^ | NO2I1X2 | 0.670 | 0.657 |  21.832 |   23.112 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14360A    | A ^ -> Q ^  | AND2X0  | 1.452 | 1.076 |  22.908 |   24.188 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15572A    | A ^ -> Q ^  | AND2X0  | 3.085 | 2.020 |  24.928 |   26.208 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15883A    | A ^ -> Q ^  | OR2X0   | 2.325 | 1.492 |  26.420 |   27.700 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p16135A226 | A ^ -> Q v  | NA2X0   | 1.626 | 1.292 |  27.711 |   28.992 | 
     | 98                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15775A224 | B v -> Q v  | AO22X0  | 0.282 | 1.104 |  28.815 |   30.095 | 
     | 41                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | D v         | SDFRQX0 | 0.282 | 0.000 |  28.815 |   30.095 | 
     | 7][2]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    3.720 | 
     | top_clock_mem_i__L1_I5                             | A ^ -> Q ^ | BUCX4   | 0.681 | 0.832 |   5.832 |    4.552 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^        | SDFRQX0 | 0.698 | 0.038 |   5.870 |    4.589 | 
     | 7][2]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[27][3] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][3] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /Q  (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.858
- Setup                         0.674
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.084
- Arrival Time                 28.803
= Slack Time                    1.282
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 0.000 |       |   5.000 |    6.282 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 0.339 | 0.768 |   5.768 |    7.049 | 
     | top_clock_i__L2_I4                                 | A v -> Q ^  | INCX20  | 0.334 | 0.885 |   6.653 |    7.934 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | C ^ -> Q v  | SDFRQX2 | 0.198 | 0.738 |   7.390 |    8.672 | 
     | g[1]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC25_n_19   | A v -> Q ^  | INX2    | 0.224 | 0.191 |   7.581 |    8.862 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC26_n_19   | A ^ -> Q v  | INX8    | 0.198 | 0.163 |   7.744 |    9.026 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fopt65465       | A v -> Q ^  | INX8    | 0.105 | 0.142 |   7.886 |    9.167 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0314D          | B ^ -> Q v  | NO2X4   | 0.232 | 0.174 |   8.060 |    9.342 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0422A          | A v -> Q ^  | NA2X4   | 0.328 | 0.256 |   8.316 |    9.598 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0458A64510    | A ^ -> Q v  | INX4    | 0.164 | 0.173 |   8.489 |    9.771 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1491A          | B v -> Q ^  | NA2X2   | 1.477 | 0.856 |   9.345 |   10.627 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p6619A          | A ^ -> Q v  | NO2X0   | 0.659 | 0.599 |   9.945 |   11.226 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11091A         | A v -> Q ^  | NA2X0   | 4.259 | 2.543 |  12.488 |   13.770 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp11186A        | A ^ -> Q v  | INX0    | 1.478 | 1.077 |  13.565 |   14.847 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11429A         | E v -> Q v  | AO221X0 | 0.434 | 1.272 |  14.838 |   16.120 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11855A         | C v -> Q v  | OR3X0   | 0.467 | 1.001 |  15.839 |   17.120 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12203A         | D v -> Q ^  | AN211X0 | 0.690 | 0.506 |  16.345 |   17.626 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12397A         | C ^ -> Q v  | NA3X0   | 2.426 | 1.461 |  17.806 |   19.087 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12266A    | A v -> Q ^  | NO2X0   | 2.651 | 2.174 |  19.979 |   21.261 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13155A    | AN ^ -> Q ^ | NO2I1X0 | 1.784 | 1.196 |  21.175 |   22.457 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13862A    | AN ^ -> Q ^ | NO2I1X2 | 0.670 | 0.657 |  21.832 |   23.114 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14360A    | A ^ -> Q ^  | AND2X0  | 1.452 | 1.076 |  22.908 |   24.189 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15572A    | A ^ -> Q ^  | AND2X0  | 3.085 | 2.020 |  24.928 |   26.210 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15883A    | A ^ -> Q ^  | OR2X0   | 2.325 | 1.492 |  26.420 |   27.701 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p16135A226 | A ^ -> Q v  | NA2X0   | 1.626 | 1.292 |  27.711 |   28.993 | 
     | 98                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15775A224 | B v -> Q v  | AO22X0  | 0.279 | 1.091 |  28.802 |   30.084 | 
     | 42                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | D v         | SDFRQX0 | 0.279 | 0.000 |  28.803 |   30.084 | 
     | 7][3]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    3.718 | 
     | top_clock_mem_i__L1_I5                             | A ^ -> Q ^ | BUCX4   | 0.681 | 0.832 |   5.832 |    4.550 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^        | SDFRQX0 | 0.695 | 0.026 |   5.858 |    4.576 | 
     | 7][3]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[27][5] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][5] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /Q  (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.852
- Setup                         0.667
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.085
- Arrival Time                 28.802
= Slack Time                    1.284
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 0.000 |       |   5.000 |    6.284 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 0.339 | 0.768 |   5.768 |    7.051 | 
     | top_clock_i__L2_I4                                 | A v -> Q ^  | INCX20  | 0.334 | 0.885 |   6.653 |    7.936 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | C ^ -> Q v  | SDFRQX2 | 0.198 | 0.738 |   7.390 |    8.674 | 
     | g[1]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC25_n_19   | A v -> Q ^  | INX2    | 0.224 | 0.191 |   7.581 |    8.864 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC26_n_19   | A ^ -> Q v  | INX8    | 0.198 | 0.163 |   7.744 |    9.027 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fopt65465       | A v -> Q ^  | INX8    | 0.105 | 0.142 |   7.886 |    9.169 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0314D          | B ^ -> Q v  | NO2X4   | 0.232 | 0.174 |   8.060 |    9.343 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0422A          | A v -> Q ^  | NA2X4   | 0.328 | 0.256 |   8.316 |    9.600 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0458A64510    | A ^ -> Q v  | INX4    | 0.164 | 0.173 |   8.489 |    9.773 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1491A          | B v -> Q ^  | NA2X2   | 1.477 | 0.856 |   9.345 |   10.629 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p6619A          | A ^ -> Q v  | NO2X0   | 0.659 | 0.599 |   9.945 |   11.228 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11091A         | A v -> Q ^  | NA2X0   | 4.259 | 2.543 |  12.488 |   13.771 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp11186A        | A ^ -> Q v  | INX0    | 1.478 | 1.077 |  13.565 |   14.849 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11429A         | E v -> Q v  | AO221X0 | 0.434 | 1.272 |  14.838 |   16.121 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11855A         | C v -> Q v  | OR3X0   | 0.467 | 1.001 |  15.839 |   17.122 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12203A         | D v -> Q ^  | AN211X0 | 0.690 | 0.506 |  16.345 |   17.628 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12397A         | C ^ -> Q v  | NA3X0   | 2.426 | 1.461 |  17.806 |   19.089 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12266A    | A v -> Q ^  | NO2X0   | 2.651 | 2.174 |  19.979 |   21.263 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13155A    | AN ^ -> Q ^ | NO2I1X0 | 1.784 | 1.196 |  21.175 |   22.459 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13862A    | AN ^ -> Q ^ | NO2I1X2 | 0.670 | 0.657 |  21.832 |   23.116 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14360A    | A ^ -> Q ^  | AND2X0  | 1.452 | 1.076 |  22.908 |   24.191 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15572A    | A ^ -> Q ^  | AND2X0  | 3.085 | 2.020 |  24.928 |   26.212 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15883A    | A ^ -> Q ^  | OR2X0   | 2.325 | 1.492 |  26.420 |   27.703 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p16135A226 | A ^ -> Q v  | NA2X0   | 1.626 | 1.292 |  27.711 |   28.995 | 
     | 98                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15775A224 | B v -> Q v  | AO22X0  | 0.247 | 1.090 |  28.801 |   30.085 | 
     | 44                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | D v         | SDFRQX0 | 0.247 | 0.000 |  28.802 |   30.085 | 
     | 7][5]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    3.716 | 
     | top_clock_mem_i__L1_I5                             | A ^ -> Q ^ | BUCX4   | 0.681 | 0.832 |   5.832 |    4.549 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^        | SDFRQX0 | 0.693 | 0.020 |   5.852 |    4.569 | 
     | 7][5]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[11][0] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][0] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /Q  (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.694
- Setup                         0.681
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.913
- Arrival Time                 28.623
= Slack Time                    1.290
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 0.000 |       |   5.000 |    6.290 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 0.339 | 0.768 |   5.768 |    7.058 | 
     | top_clock_i__L2_I4                                 | A v -> Q ^  | INCX20  | 0.334 | 0.885 |   6.653 |    7.943 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | C ^ -> Q v  | SDFRQX2 | 0.198 | 0.738 |   7.390 |    8.680 | 
     | g[1]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC25_n_19   | A v -> Q ^  | INX2    | 0.224 | 0.191 |   7.581 |    8.871 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC26_n_19   | A ^ -> Q v  | INX8    | 0.198 | 0.163 |   7.744 |    9.034 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fopt65465       | A v -> Q ^  | INX8    | 0.105 | 0.142 |   7.886 |    9.176 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0314D          | B ^ -> Q v  | NO2X4   | 0.232 | 0.174 |   8.060 |    9.350 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0422A          | A v -> Q ^  | NA2X4   | 0.328 | 0.256 |   8.316 |    9.606 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0458A64510    | A ^ -> Q v  | INX4    | 0.164 | 0.173 |   8.489 |    9.779 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1491A          | B v -> Q ^  | NA2X2   | 1.477 | 0.856 |   9.345 |   10.635 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p6619A          | A ^ -> Q v  | NO2X0   | 0.659 | 0.599 |   9.945 |   11.235 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11091A         | A v -> Q ^  | NA2X0   | 4.259 | 2.543 |  12.488 |   13.778 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp11186A        | A ^ -> Q v  | INX0    | 1.478 | 1.077 |  13.565 |   14.855 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11429A         | E v -> Q v  | AO221X0 | 0.434 | 1.272 |  14.838 |   16.128 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11855A         | C v -> Q v  | OR3X0   | 0.467 | 1.001 |  15.839 |   17.129 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12203A         | D v -> Q ^  | AN211X0 | 0.690 | 0.506 |  16.345 |   17.635 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12397A         | C ^ -> Q v  | NA3X0   | 2.426 | 1.461 |  17.806 |   19.096 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12266A    | A v -> Q ^  | NO2X0   | 2.651 | 2.174 |  19.979 |   21.269 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13155A    | AN ^ -> Q ^ | NO2I1X0 | 1.784 | 1.196 |  21.175 |   22.465 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13862A    | AN ^ -> Q ^ | NO2I1X2 | 0.670 | 0.657 |  21.832 |   23.122 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14360A    | A ^ -> Q ^  | AND2X0  | 1.452 | 1.076 |  22.908 |   24.198 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15572A    | A ^ -> Q ^  | AND2X0  | 3.085 | 2.020 |  24.928 |   26.218 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15883A    | A ^ -> Q ^  | OR2X0   | 2.325 | 1.492 |  26.420 |   27.710 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14944A227 | B ^ -> Q v  | NA2X0   | 1.467 | 1.109 |  27.529 |   28.819 | 
     | 01                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15179A225 | B v -> Q v  | AO22X0  | 0.304 | 1.093 |  28.622 |   29.912 | 
     | 01                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1 | D v         | SDFRQX0 | 0.304 | 0.000 |  28.623 |   29.913 | 
     | 1][0]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    3.710 | 
     | top_clock_mem_i__L1_I2                             | A ^ -> Q ^ | BUCX4   | 0.678 | 0.679 |   5.680 |    4.389 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1 | C ^        | SDFRQX0 | 0.687 | 0.014 |   5.694 |    4.404 | 
     | 1][0]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[11][7] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[11][7] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /Q  (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.706
- Setup                         0.677
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.929
- Arrival Time                 28.635
= Slack Time                    1.294
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 0.000 |       |   5.000 |    6.294 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 0.339 | 0.768 |   5.768 |    7.062 | 
     | top_clock_i__L2_I4                                 | A v -> Q ^  | INCX20  | 0.334 | 0.885 |   6.653 |    7.947 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | C ^ -> Q v  | SDFRQX2 | 0.198 | 0.738 |   7.390 |    8.685 | 
     | g[1]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC25_n_19   | A v -> Q ^  | INX2    | 0.224 | 0.191 |   7.581 |    8.875 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC26_n_19   | A ^ -> Q v  | INX8    | 0.198 | 0.163 |   7.744 |    9.038 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fopt65465       | A v -> Q ^  | INX8    | 0.105 | 0.142 |   7.886 |    9.180 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0314D          | B ^ -> Q v  | NO2X4   | 0.232 | 0.174 |   8.060 |    9.354 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0422A          | A v -> Q ^  | NA2X4   | 0.328 | 0.256 |   8.316 |    9.611 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0458A64510    | A ^ -> Q v  | INX4    | 0.164 | 0.173 |   8.489 |    9.784 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1491A          | B v -> Q ^  | NA2X2   | 1.477 | 0.856 |   9.345 |   10.640 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p6619A          | A ^ -> Q v  | NO2X0   | 0.659 | 0.599 |   9.945 |   11.239 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11091A         | A v -> Q ^  | NA2X0   | 4.259 | 2.543 |  12.488 |   13.782 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp11186A        | A ^ -> Q v  | INX0    | 1.478 | 1.077 |  13.565 |   14.860 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11429A         | E v -> Q v  | AO221X0 | 0.434 | 1.272 |  14.838 |   16.132 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11855A         | C v -> Q v  | OR3X0   | 0.467 | 1.001 |  15.839 |   17.133 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12203A         | D v -> Q ^  | AN211X0 | 0.690 | 0.506 |  16.345 |   17.639 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12397A         | C ^ -> Q v  | NA3X0   | 2.426 | 1.461 |  17.806 |   19.100 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12266A    | A v -> Q ^  | NO2X0   | 2.651 | 2.174 |  19.979 |   21.274 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13155A    | AN ^ -> Q ^ | NO2I1X0 | 1.784 | 1.196 |  21.175 |   22.470 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13862A    | AN ^ -> Q ^ | NO2I1X2 | 0.670 | 0.657 |  21.832 |   23.126 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14360A    | A ^ -> Q ^  | AND2X0  | 1.452 | 1.076 |  22.908 |   24.202 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15572A    | A ^ -> Q ^  | AND2X0  | 3.085 | 2.020 |  24.928 |   26.222 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15883A    | A ^ -> Q ^  | OR2X0   | 2.325 | 1.492 |  26.420 |   27.714 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14944A227 | B ^ -> Q v  | NA2X0   | 1.467 | 1.109 |  27.529 |   28.823 | 
     | 01                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15179A225 | B v -> Q v  | AO22X0  | 0.291 | 1.105 |  28.634 |   29.929 | 
     | 15                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1 | D v         | SDFRQX0 | 0.291 | 0.000 |  28.635 |   29.929 | 
     | 1][7]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    3.706 | 
     | top_clock_mem_i__L1_I2                             | A ^ -> Q ^ | BUCX4   | 0.678 | 0.679 |   5.680 |    4.385 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[1 | C ^        | SDFRQX0 | 0.692 | 0.027 |   5.706 |    4.412 | 
     | 1][7]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[27][7] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][7] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /Q  (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.856
- Setup                         0.665
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.091
- Arrival Time                 28.794
= Slack Time                    1.297
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 0.000 |       |   5.000 |    6.297 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 0.339 | 0.768 |   5.768 |    7.065 | 
     | top_clock_i__L2_I4                                 | A v -> Q ^  | INCX20  | 0.334 | 0.885 |   6.653 |    7.949 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | C ^ -> Q v  | SDFRQX2 | 0.198 | 0.738 |   7.390 |    8.687 | 
     | g[1]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC25_n_19   | A v -> Q ^  | INX2    | 0.224 | 0.191 |   7.581 |    8.878 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC26_n_19   | A ^ -> Q v  | INX8    | 0.198 | 0.163 |   7.744 |    9.041 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fopt65465       | A v -> Q ^  | INX8    | 0.105 | 0.142 |   7.886 |    9.182 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0314D          | B ^ -> Q v  | NO2X4   | 0.232 | 0.174 |   8.060 |    9.357 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0422A          | A v -> Q ^  | NA2X4   | 0.328 | 0.256 |   8.316 |    9.613 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0458A64510    | A ^ -> Q v  | INX4    | 0.164 | 0.173 |   8.489 |    9.786 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1491A          | B v -> Q ^  | NA2X2   | 1.477 | 0.856 |   9.345 |   10.642 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p6619A          | A ^ -> Q v  | NO2X0   | 0.659 | 0.599 |   9.945 |   11.241 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11091A         | A v -> Q ^  | NA2X0   | 4.259 | 2.543 |  12.488 |   13.785 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp11186A        | A ^ -> Q v  | INX0    | 1.478 | 1.077 |  13.565 |   14.862 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11429A         | E v -> Q v  | AO221X0 | 0.434 | 1.272 |  14.838 |   16.135 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11855A         | C v -> Q v  | OR3X0   | 0.467 | 1.001 |  15.839 |   17.136 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12203A         | D v -> Q ^  | AN211X0 | 0.690 | 0.506 |  16.345 |   17.642 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12397A         | C ^ -> Q v  | NA3X0   | 2.426 | 1.461 |  17.806 |   19.102 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12266A    | A v -> Q ^  | NO2X0   | 2.651 | 2.174 |  19.979 |   21.276 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13155A    | AN ^ -> Q ^ | NO2I1X0 | 1.784 | 1.196 |  21.175 |   22.472 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13862A    | AN ^ -> Q ^ | NO2I1X2 | 0.670 | 0.657 |  21.832 |   23.129 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14360A    | A ^ -> Q ^  | AND2X0  | 1.452 | 1.076 |  22.908 |   24.204 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15572A    | A ^ -> Q ^  | AND2X0  | 3.085 | 2.020 |  24.928 |   26.225 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15883A    | A ^ -> Q ^  | OR2X0   | 2.325 | 1.492 |  26.420 |   27.716 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p16135A226 | A ^ -> Q v  | NA2X0   | 1.626 | 1.292 |  27.711 |   29.008 | 
     | 98                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15775A224 | B v -> Q v  | AO22X0  | 0.239 | 1.083 |  28.794 |   30.091 | 
     | 46                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | D v         | SDFRQX0 | 0.239 | 0.000 |  28.794 |   30.091 | 
     | 7][7]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    3.703 | 
     | top_clock_mem_i__L1_I5                             | A ^ -> Q ^ | BUCX4   | 0.681 | 0.832 |   5.832 |    4.535 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^        | SDFRQX0 | 0.695 | 0.024 |   5.856 |    4.559 | 
     | 7][7]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[27][4] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][4] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /Q  (v) 
triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Other End Arrival Time          5.870
- Setup                         0.665
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                30.105
- Arrival Time                 28.796
= Slack Time                    1.309
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 0.000 |       |   5.000 |    6.309 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 0.339 | 0.768 |   5.768 |    7.077 | 
     | top_clock_i__L2_I4                                 | A v -> Q ^  | INCX20  | 0.334 | 0.885 |   6.653 |    7.962 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | C ^ -> Q v  | SDFRQX2 | 0.198 | 0.738 |   7.390 |    8.700 | 
     | g[1]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC25_n_19   | A v -> Q ^  | INX2    | 0.224 | 0.191 |   7.581 |    8.890 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC26_n_19   | A ^ -> Q v  | INX8    | 0.198 | 0.163 |   7.744 |    9.053 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fopt65465       | A v -> Q ^  | INX8    | 0.105 | 0.142 |   7.886 |    9.195 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0314D          | B ^ -> Q v  | NO2X4   | 0.232 | 0.174 |   8.060 |    9.369 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0422A          | A v -> Q ^  | NA2X4   | 0.328 | 0.256 |   8.316 |    9.626 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0458A64510    | A ^ -> Q v  | INX4    | 0.164 | 0.173 |   8.489 |    9.799 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1491A          | B v -> Q ^  | NA2X2   | 1.477 | 0.856 |   9.345 |   10.655 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p6619A          | A ^ -> Q v  | NO2X0   | 0.659 | 0.599 |   9.945 |   11.254 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11091A         | A v -> Q ^  | NA2X0   | 4.259 | 2.543 |  12.488 |   13.797 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp11186A        | A ^ -> Q v  | INX0    | 1.478 | 1.077 |  13.565 |   14.875 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11429A         | E v -> Q v  | AO221X0 | 0.434 | 1.272 |  14.838 |   16.147 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11855A         | C v -> Q v  | OR3X0   | 0.467 | 1.001 |  15.839 |   17.148 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12203A         | D v -> Q ^  | AN211X0 | 0.690 | 0.506 |  16.345 |   17.654 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12397A         | C ^ -> Q v  | NA3X0   | 2.426 | 1.461 |  17.806 |   19.115 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12266A    | A v -> Q ^  | NO2X0   | 2.651 | 2.174 |  19.979 |   21.288 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13155A    | AN ^ -> Q ^ | NO2I1X0 | 1.784 | 1.196 |  21.175 |   22.485 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13862A    | AN ^ -> Q ^ | NO2I1X2 | 0.670 | 0.657 |  21.832 |   23.141 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14360A    | A ^ -> Q ^  | AND2X0  | 1.452 | 1.076 |  22.908 |   24.217 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15572A    | A ^ -> Q ^  | AND2X0  | 3.085 | 2.020 |  24.928 |   26.237 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15883A    | A ^ -> Q ^  | OR2X0   | 2.325 | 1.492 |  26.420 |   27.729 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p16135A226 | A ^ -> Q v  | NA2X0   | 1.626 | 1.292 |  27.711 |   29.021 | 
     | 98                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15775A224 | B v -> Q v  | AO22X0  | 0.241 | 1.084 |  28.796 |   30.105 | 
     | 43                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | D v         | SDFRQX0 | 0.241 | 0.000 |  28.796 |   30.105 | 
     | 7][4]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 0.000 |       |   5.000 |    3.691 | 
     | top_clock_mem_i__L1_I5                             | A ^ -> Q ^ | BUCX4   | 0.681 | 0.832 |   5.832 |    4.523 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^        | SDFRQX0 | 0.698 | 0.038 |   5.870 |    4.560 | 
     | 7][4]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 

