;redcode
;assert 1
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	MOV -1, <-20
	ADD #270, <1
	SUB @127, 106
	SUB @0, @2
	MOV -1, <-23
	SUB @0, @2
	CMP 30, 9
	MOV 601, <-20
	ADD 30, 9
	MOV -1, <-20
	JMP <127, 106
	MOV -1, <-20
	SPL 0, <2
	SUB #-8, -17
	CMP 10, 0
	SUB -1, 1
	MOV -7, <-20
	JMP @12, #200
	JMP @12, #200
	SUB @167, 106
	MOV -1, <-20
	MOV -1, <-20
	ADD 30, 9
	ADD -219, 30
	ADD 30, 9
	SUB #0, -0
	SUB @121, 106
	SLT 29, @-12
	SUB @121, 106
	SLT 20, @12
	ADD 670, -60
	MOV -607, -20
	SUB 12, @120
	SPL 0, <-7
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
	SUB @0, @2
	CMP -207, <-120
	CMP -207, <-120
	DJN -1, @-20
	JMZ 80, 900
	SUB @0, @2
	SUB @0, @2
	JMP @12, #200
