# CAN2B - Evaluation Verilog IP Core

This repository provides a **limited evaluation version** of a CAN 2.0B compliant controller IP written in Verilog. It is designed for learning, simulation, and non-commercial testing.

> ğŸš« AXI interface is not included in this version  
> âœ… Supports 11-bit Standard Identifier only  
> ğŸ”’ Not for synthesis or production use

---

## ğŸš€ Features (Eval Version)
- CAN 2.0B compliant (standard ID only)
- Bit stuffing, CRC-15, arbitration logic
- Verilog RTL + simulation testbench
- Simulated using Vivado xsim / ModelSim

---

## ğŸ“ Project Structure
```text
CAN2B_sbff/
â”œâ”€â”€ rtl/               # Limited-feature Verilog source
â”œâ”€â”€ tb/                # Self-checking testbench
â”œâ”€â”€ doc/               # Eval-only datasheet
â”œâ”€â”€ LICENSE            # Evaluation license
â”œâ”€â”€ README.md
â””â”€â”€ .gitignore
