# Compile of fifo.v was successful.
# Compile of framing.v was successful.
# Compile of SizedFIFO.v was successful.
# Compile of t_framing.v failed with 1 errors.
# 4 compiles, 1 failed with 1 error.
# Compile of fifo.v was successful.
# Compile of framing.v was successful.
# Compile of SizedFIFO.v was successful.
# Compile of t_framing.v failed with 1 errors.
# 4 compiles, 1 failed with 1 error.
# Compile of fifo.v was successful.
# Compile of framing.v was successful.
# Compile of SizedFIFO.v was successful.
# Compile of t_framing.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.t_framing
# vsim work.t_framing 
# Start time: 22:16:25 on Dec 02,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:\Users\kawada\Desktop\log-mel-spectrogram\framing\t_framing.v(34): (vopt-2732) Module parameter 'CANDENCE_CYC' not found for override.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 22:16:27 on Dec 02,2023, Elapsed time: 0:00:02
# Errors: 1, Warnings: 8
# Compile of fifo.v was successful.
# Compile of framing.v was successful.
# Compile of SizedFIFO.v was successful.
# Compile of t_framing.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.t_framing
# vsim work.t_framing 
# Start time: 22:18:06 on Dec 02,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:\Users\kawada\Desktop\log-mel-spectrogram\framing\t_framing.v(35): (vopt-8884) Illegal output port connection for 'data_o' (5th connection) to reg type. 
# ** Error (suppressible): C:\Users\kawada\Desktop\log-mel-spectrogram\framing\t_framing.v(35): (vopt-8884) Illegal output port connection for 'valid_o' (6th connection) to reg type. 
# ** Error (suppressible): C:\Users\kawada\Desktop\log-mel-spectrogram\framing\t_framing.v(35): (vopt-8884) Illegal output port connection for 'last_o' (7th connection) to reg type. 
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
# End time: 22:18:07 on Dec 02,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 2
# Compile of fifo.v was successful.
# Compile of framing.v was successful.
# Compile of SizedFIFO.v was successful.
# Compile of t_framing.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.t_framing
# vsim work.t_framing 
# Start time: 22:20:08 on Dec 02,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:\Users\kawada\Desktop\log-mel-spectrogram\framing\t_framing.v(35): (vopt-2241) Connection width does not match width of port 'data_o'. The port definition is at: C:/Users/kawada/Desktop/log-mel-spectrogram/framing/framing.v(19).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.t_framing(fast)
run
run -all
# Break key hit
# Simulation stop requested.
# Compile of fifo.v was successful.
# Compile of framing.v was successful.
# Compile of SizedFIFO.v was successful.
# Compile of t_framing.v was successful.
# 4 compiles, 0 failed with no errors.
# Compile of fifo.v was successful.
# Compile of framing.v was successful.
# Compile of SizedFIFO.v was successful.
# Compile of t_framing.v was successful.
# 4 compiles, 0 failed with no errors.
# Compile of fifo.v was successful.
# Compile of framing.v was successful.
# Compile of SizedFIFO.v was successful.
# Compile of t_framing.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.t_framing
# End time: 22:25:04 on Dec 02,2023, Elapsed time: 0:04:56
# Errors: 0, Warnings: 6
# vsim work.t_framing 
# Start time: 22:25:04 on Dec 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): C:\Users\kawada\Desktop\log-mel-spectrogram\framing\t_framing.v(38): (vopt-2732) Module parameter 'CANDENCE_CYC' not found for override.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 22:25:06 on Dec 02,2023, Elapsed time: 0:00:02
# Errors: 1, Warnings: 1
# Compile of fifo.v was successful.
# Compile of framing.v was successful.
# Compile of SizedFIFO.v was successful.
# Compile of t_framing.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.t_framing
# vsim work.t_framing 
# Start time: 22:26:23 on Dec 02,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): C:\Users\kawada\Desktop\log-mel-spectrogram\framing\t_framing.v(39): (vopt-8884) Illegal output port connection for 'data_o' (5th connection) to reg type. 
# ** Error (suppressible): C:\Users\kawada\Desktop\log-mel-spectrogram\framing\t_framing.v(39): (vopt-8884) Illegal output port connection for 'valid_o' (6th connection) to reg type. 
# ** Error (suppressible): C:\Users\kawada\Desktop\log-mel-spectrogram\framing\t_framing.v(39): (vopt-8884) Illegal output port connection for 'last_o' (7th connection) to reg type. 
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=0.
# Error loading design
# End time: 22:26:24 on Dec 02,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 2
# Compile of fifo.v was successful.
# Compile of framing.v was successful.
# Compile of SizedFIFO.v was successful.
# Compile of t_framing.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.t_framing
# vsim work.t_framing 
# Start time: 22:28:00 on Dec 02,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:\Users\kawada\Desktop\log-mel-spectrogram\framing\t_framing.v(39): (vopt-2241) Connection width does not match width of port 'data_o'. The port definition is at: C:/Users/kawada/Desktop/log-mel-spectrogram/framing/framing.v(19).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.t_framing(fast)
# Compile of fifo.v was successful.
# Compile of framing.v was successful.
# Compile of SizedFIFO.v was successful.
# Compile of t_framing.v was successful.
# 4 compiles, 0 failed with no errors.
vsim work.t_framing
# End time: 22:29:49 on Dec 02,2023, Elapsed time: 0:01:49
# Errors: 0, Warnings: 4
# vsim work.t_framing 
# Start time: 22:29:49 on Dec 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.t_framing(fast)
run
#          0rst_n = 1, clk = 0, valid_i = x, counter =          x, data_i = xxxxxxxxxxxxxxxx, valid_o = x, data_o =11111111010101010101010, last_o =x
#         10rst_n = 0, clk = 0, valid_i = 0, counter =          0, data_i = 0000000000000000, valid_o = x, data_o =11111111010101010101010, last_o =x
#         30rst_n = 1, clk = 0, valid_i = 0, counter =          0, data_i = 0000000000000000, valid_o = x, data_o =11111111010101010101010, last_o =x
#         40rst_n = 1, clk = 0, valid_i = 1, counter =          0, data_i = 0000000000000000, valid_o = x, data_o =11111111010101010101010, last_o =x
#         50rst_n = 1, clk = 1, valid_i = 1, counter =          1, data_i = 0000000000000000, valid_o = 0, data_o =11111111010101010101010, last_o =0
