{"Source Block": ["hdl/library/axi_ad9963/axi_ad9963_tx_channel.v@91:101@HdlIdDef", "\n  // internal signals\n\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9739a/axi_ad9739a.v@102:112", "\n  // internal signals\n\n  wire    [ 15:0]   dac_data_00_s;\n  wire    [ 15:0]   dac_data_01_s;\n  wire    [ 15:0]   dac_data_02_s;\n  wire    [ 15:0]   dac_data_03_s;\n  wire    [ 15:0]   dac_data_04_s;\n  wire    [ 15:0]   dac_data_05_s;\n  wire    [ 15:0]   dac_data_06_s;\n  wire    [ 15:0]   dac_data_07_s;\n"], ["hdl/library/axi_adrv9009/axi_adrv9009_tx_channel.v@87:97", "  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n  wire    [15:0]  dac_iqcor_coeff_1_s;\n  wire    [15:0]  dac_iqcor_coeff_2_s;\n\n"], ["hdl/library/axi_adrv9009/axi_adrv9009_tx_channel.v@85:95", "  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n  wire    [15:0]  dac_iqcor_coeff_1_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_channel.v@90:100", "  wire    [255:0]   dac_dds_data_s;\n  wire    [ 15:0]   dac_dds_scale_1_s;\n  wire    [ 15:0]   dac_dds_init_1_s;\n  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n  wire    [ 15:0]   dac_dds_incr_2_s;\n  wire    [ 15:0]   dac_pat_data_1_s;\n  wire    [ 15:0]   dac_pat_data_2_s;\n  wire    [  3:0]   dac_data_sel_s;\n\n"], ["hdl/library/axi_ad9162/axi_ad9162_channel.v@115:125", "  wire    [ 15:0]   dac_dds_scale_1_s;\n  wire    [ 15:0]   dac_dds_init_1_s;\n  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n  wire    [ 15:0]   dac_dds_incr_2_s;\n  wire    [ 15:0]   dac_pat_data_1_s;\n  wire    [ 15:0]   dac_pat_data_2_s;\n  wire    [  3:0]   dac_data_sel_s;\n  wire    [  1:0]   dac_iq_mode_s;\n  wire    [255:0]   dac_pat_data_s;\n"], ["hdl/library/axi_adrv9009/axi_adrv9009_tx_channel.v@81:91", "\n  // internal signals\n\n  wire    [31:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122_channel.v@73:83", "\n  // internal signals\n\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n"], ["hdl/library/axi_adrv9001/axi_adrv9001_tx_channel.v@84:94", "  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n"], ["hdl/library/axi_adrv9001/axi_adrv9001_tx_channel.v@82:92", "  // internal signals\n\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@101:111", "\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [11:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_channel.v@92:102", "  wire    [ 15:0]   dac_dds_init_1_s;\n  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n  wire    [ 15:0]   dac_dds_incr_2_s;\n  wire    [ 15:0]   dac_pat_data_1_s;\n  wire    [ 15:0]   dac_pat_data_2_s;\n  wire    [  3:0]   dac_data_sel_s;\n\n  // dac data select\n\n"], ["hdl/library/axi_adrv9009/axi_adrv9009_tx_channel.v@84:94", "  wire    [31:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n"], ["hdl/library/axi_ad9371/axi_ad9371_tx_channel.v@78:88", "  reg     [31:0]  dac_pat_data = 'd0;\n\n  // internal signals\n\n  wire    [31:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n"], ["hdl/library/axi_adrv9009/axi_adrv9009_tx_channel.v@89:99", "  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n  wire    [15:0]  dac_iqcor_coeff_1_s;\n  wire    [15:0]  dac_iqcor_coeff_2_s;\n\n  // dac iq correction\n\n"], ["hdl/library/axi_ad9963/axi_ad9963_tx_channel.v@100:110", "  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n  wire    [15:0]  dac_iqcor_coeff_1_s;\n  wire    [15:0]  dac_iqcor_coeff_2_s;\n\n  // dac iq correction\n"], ["hdl/library/axi_adrv9009/axi_adrv9009_tx_channel.v@80:90", "  reg     [31:0]  dac_pat_data = 'd0;\n\n  // internal signals\n\n  wire    [31:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a.v@103:113", "  // internal signals\n\n  wire    [ 15:0]   dac_data_00_s;\n  wire    [ 15:0]   dac_data_01_s;\n  wire    [ 15:0]   dac_data_02_s;\n  wire    [ 15:0]   dac_data_03_s;\n  wire    [ 15:0]   dac_data_04_s;\n  wire    [ 15:0]   dac_data_05_s;\n  wire    [ 15:0]   dac_data_06_s;\n  wire    [ 15:0]   dac_data_07_s;\n  wire    [ 15:0]   dac_data_08_s;\n"], ["hdl/library/axi_adrv9001/axi_adrv9001_tx_channel.v@83:93", "\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n"], ["hdl/library/axi_adrv9001/axi_adrv9001_tx_channel.v@79:89", "  reg     [15:0]  dac_pat_data = 'd0;\n  reg     [15:0]  full_ramp_counter = 'd0;\n\n  // internal signals\n\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_channel.v@91:101", "  wire    [ 15:0]   dac_dds_scale_1_s;\n  wire    [ 15:0]   dac_dds_init_1_s;\n  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n  wire    [ 15:0]   dac_dds_incr_2_s;\n  wire    [ 15:0]   dac_pat_data_1_s;\n  wire    [ 15:0]   dac_pat_data_2_s;\n  wire    [  3:0]   dac_data_sel_s;\n\n  // dac data select\n"], ["hdl/library/axi_adrv9009/axi_adrv9009_tx_channel.v@83:93", "\n  wire    [31:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n"], ["hdl/library/axi_ad9963/axi_ad9963_tx_channel.v@97:107", "  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n  wire    [15:0]  dac_iqcor_coeff_1_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_channel.v@89:99", "\n  wire    [255:0]   dac_dds_data_s;\n  wire    [ 15:0]   dac_dds_scale_1_s;\n  wire    [ 15:0]   dac_dds_init_1_s;\n  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n  wire    [ 15:0]   dac_dds_incr_2_s;\n  wire    [ 15:0]   dac_pat_data_1_s;\n  wire    [ 15:0]   dac_pat_data_2_s;\n  wire    [  3:0]   dac_data_sel_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@97:107", "  reg     [11:0]  dac_pn_data = 'd0;\n  reg     [15:0]  dac_pat_data = 'd0;\n\n  // internal signals\n\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [11:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n"], ["hdl/library/axi_ad9371/axi_ad9371_tx_channel.v@85:95", "  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n  wire    [15:0]  dac_iqcor_coeff_1_s;\n  wire    [15:0]  dac_iqcor_coeff_2_s;\n\n"], ["hdl/library/axi_ad9162/axi_ad9162_channel.v@111:121", "  reg     [255:0]   dac_dds_data = 'd0;\n\n  // internal signals\n\n  wire    [ 15:0]   dac_dds_scale_1_s;\n  wire    [ 15:0]   dac_dds_init_1_s;\n  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n  wire    [ 15:0]   dac_dds_incr_2_s;\n  wire    [ 15:0]   dac_pat_data_1_s;\n"], ["hdl/library/axi_ad9371/axi_ad9371_tx_channel.v@80:90", "  // internal signals\n\n  wire    [31:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n"], ["hdl/library/axi_adrv9001/axi_adrv9001_tx_channel.v@80:90", "  reg     [15:0]  full_ramp_counter = 'd0;\n\n  // internal signals\n\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122_channel.v@77:87", "  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n\n  // dac data select\n"], ["hdl/library/axi_ad9963/axi_ad9963_tx_channel.v@89:99", "  reg     [15:0]  dac_test_counter = 'd0;\n  reg     [15:0]  dac_pat_data = 'd0;\n\n  // internal signals\n\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n"], ["hdl/library/axi_ad9371/axi_ad9371_tx_channel.v@86:96", "  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n  wire    [15:0]  dac_iqcor_coeff_1_s;\n  wire    [15:0]  dac_iqcor_coeff_2_s;\n\n  // dac iq correction\n"], ["hdl/library/axi_ad9122/axi_ad9122_channel.v@72:82", "  output                  up_rack);\n\n  // internal signals\n\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_channel.v@87:97", "\n  // internal signals\n\n  wire    [255:0]   dac_dds_data_s;\n  wire    [ 15:0]   dac_dds_scale_1_s;\n  wire    [ 15:0]   dac_dds_init_1_s;\n  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n  wire    [ 15:0]   dac_dds_incr_2_s;\n  wire    [ 15:0]   dac_pat_data_1_s;\n"], ["hdl/library/axi_ad9963/axi_ad9963_tx_channel.v@93:103", "\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n"], ["hdl/library/axi_ad9963/axi_ad9963_tx_channel.v@96:106", "  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@99:109", "\n  // internal signals\n\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [11:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n"], ["hdl/library/axi_adrv9009/axi_adrv9009_tx_channel.v@82:92", "  // internal signals\n\n  wire    [31:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@102:112", "  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [11:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@100:110", "  // internal signals\n\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [11:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n"], ["hdl/library/axi_adrv9009/axi_adrv9009_tx_channel.v@79:89", "\n  reg     [31:0]  dac_pat_data = 'd0;\n\n  // internal signals\n\n  wire    [31:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@105:115", "  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n  wire    [15:0]  dac_iqcor_coeff_1_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122_channel.v@74:84", "  // internal signals\n\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n"], ["hdl/library/axi_adrv9009/axi_adrv9009_tx_channel.v@88:98", "  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n  wire    [15:0]  dac_iqcor_coeff_1_s;\n  wire    [15:0]  dac_iqcor_coeff_2_s;\n\n  // dac iq correction\n"], ["hdl/library/axi_ad9122/axi_ad9122_channel.v@71:81", "  output      [31:0]      up_rdata,\n  output                  up_rack);\n\n  // internal signals\n\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@104:114", "  wire    [11:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122_channel.v@75:85", "\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162_channel.v@112:122", "\n  // internal signals\n\n  wire    [ 15:0]   dac_dds_scale_1_s;\n  wire    [ 15:0]   dac_dds_init_1_s;\n  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n  wire    [ 15:0]   dac_dds_incr_2_s;\n  wire    [ 15:0]   dac_pat_data_1_s;\n  wire    [ 15:0]   dac_pat_data_2_s;\n"], ["hdl/library/axi_ad9963/axi_ad9963_tx_channel.v@101:111", "  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n  wire    [15:0]  dac_iqcor_coeff_1_s;\n  wire    [15:0]  dac_iqcor_coeff_2_s;\n\n  // dac iq correction\n\n"], ["hdl/library/axi_ad9371/axi_ad9371_tx_channel.v@81:91", "\n  wire    [31:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361_tx_channel.v@98:108", "  reg     [15:0]  dac_pat_data = 'd0;\n\n  // internal signals\n\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [11:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n"], ["hdl/library/axi_ad9371/axi_ad9371_tx_channel.v@83:93", "  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n  wire    [15:0]  dac_iqcor_coeff_1_s;\n"], ["hdl/library/axi_ad9371/axi_ad9371_tx_channel.v@77:87", "\n  reg     [31:0]  dac_pat_data = 'd0;\n\n  // internal signals\n\n  wire    [31:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n"], ["hdl/library/axi_ad9963/axi_ad9963_tx_channel.v@94:104", "  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n"], ["hdl/library/axi_ad9371/axi_ad9371_tx_channel.v@79:89", "\n  // internal signals\n\n  wire    [31:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122_channel.v@76:86", "  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n\n"], ["hdl/library/axi_ad9371/axi_ad9371_tx_channel.v@82:92", "  wire    [31:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162_channel.v@113:123", "  // internal signals\n\n  wire    [ 15:0]   dac_dds_scale_1_s;\n  wire    [ 15:0]   dac_dds_init_1_s;\n  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n  wire    [ 15:0]   dac_dds_incr_2_s;\n  wire    [ 15:0]   dac_pat_data_1_s;\n  wire    [ 15:0]   dac_pat_data_2_s;\n  wire    [  3:0]   dac_data_sel_s;\n"], ["hdl/library/axi_ad9963/axi_ad9963_tx_channel.v@90:100", "  reg     [15:0]  dac_pat_data = 'd0;\n\n  // internal signals\n\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162_channel.v@110:120", "  reg     [ 15:0]   dac_dds_incr_1 = 'd0;\n  reg     [255:0]   dac_dds_data = 'd0;\n\n  // internal signals\n\n  wire    [ 15:0]   dac_dds_scale_1_s;\n  wire    [ 15:0]   dac_dds_init_1_s;\n  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n  wire    [ 15:0]   dac_dds_incr_2_s;\n"], ["hdl/library/axi_ad9162/axi_ad9162_channel.v@114:124", "\n  wire    [ 15:0]   dac_dds_scale_1_s;\n  wire    [ 15:0]   dac_dds_init_1_s;\n  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n  wire    [ 15:0]   dac_dds_incr_2_s;\n  wire    [ 15:0]   dac_pat_data_1_s;\n  wire    [ 15:0]   dac_pat_data_2_s;\n  wire    [  3:0]   dac_data_sel_s;\n  wire    [  1:0]   dac_iq_mode_s;\n"], ["hdl/library/axi_adrv9001/axi_adrv9001_tx_channel.v@81:91", "\n  // internal signals\n\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_channel.v@86:96", "\n\n  // internal signals\n\n  wire    [255:0]   dac_dds_data_s;\n  wire    [ 15:0]   dac_dds_scale_1_s;\n  wire    [ 15:0]   dac_dds_init_1_s;\n  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n  wire    [ 15:0]   dac_dds_incr_2_s;\n"], ["hdl/library/axi_ad9963/axi_ad9963_tx_channel.v@99:109", "  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n  wire    [15:0]  dac_iqcor_coeff_1_s;\n  wire    [15:0]  dac_iqcor_coeff_2_s;\n\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_channel.v@93:103", "  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n  wire    [ 15:0]   dac_dds_incr_2_s;\n  wire    [ 15:0]   dac_pat_data_1_s;\n  wire    [ 15:0]   dac_pat_data_2_s;\n  wire    [  3:0]   dac_data_sel_s;\n\n  // dac data select\n\n  always @(posedge dac_div_clk) begin\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_channel.v@88:98", "  // internal signals\n\n  wire    [255:0]   dac_dds_data_s;\n  wire    [ 15:0]   dac_dds_scale_1_s;\n  wire    [ 15:0]   dac_dds_init_1_s;\n  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n  wire    [ 15:0]   dac_dds_incr_2_s;\n  wire    [ 15:0]   dac_pat_data_1_s;\n  wire    [ 15:0]   dac_pat_data_2_s;\n"], ["hdl/library/axi_ad9371/axi_ad9371_tx_channel.v@87:97", "  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n  wire    [15:0]  dac_iqcor_coeff_1_s;\n  wire    [15:0]  dac_iqcor_coeff_2_s;\n\n  // dac iq correction\n\n"], ["hdl/library/axi_ad9122/axi_ad9122_channel.v@79:89", "  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n\n  // dac data select\n\n  always @(posedge dac_div_clk) begin\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_channel.v@85:95", "  output                  up_rack);\n\n\n  // internal signals\n\n  wire    [255:0]   dac_dds_data_s;\n  wire    [ 15:0]   dac_dds_scale_1_s;\n  wire    [ 15:0]   dac_dds_init_1_s;\n  wire    [ 15:0]   dac_dds_incr_1_s;\n  wire    [ 15:0]   dac_dds_scale_2_s;\n  wire    [ 15:0]   dac_dds_init_2_s;\n"], ["hdl/library/axi_ad9122/axi_ad9122_channel.v@78:88", "  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n\n  // dac data select\n\n"], ["hdl/library/axi_ad9963/axi_ad9963_tx_channel.v@92:102", "  // internal signals\n\n  wire            dac_iqcor_valid_s;\n  wire    [15:0]  dac_iqcor_data_s;\n  wire    [15:0]  dac_dds_data_s;\n  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n"], ["hdl/library/axi_adrv9001/axi_adrv9001_tx_channel.v@85:95", "  wire    [15:0]  dac_dds_scale_1_s;\n  wire    [15:0]  dac_dds_init_1_s;\n  wire    [15:0]  dac_dds_incr_1_s;\n  wire    [15:0]  dac_dds_scale_2_s;\n  wire    [15:0]  dac_dds_init_2_s;\n  wire    [15:0]  dac_dds_incr_2_s;\n  wire    [15:0]  dac_pat_data_1_s;\n  wire    [15:0]  dac_pat_data_2_s;\n  wire    [ 3:0]  dac_data_sel_s;\n  wire            dac_iqcor_enb_s;\n  wire    [15:0]  dac_iqcor_coeff_1_s;\n"]], "Diff Content": {"Delete": [[96, "  wire    [15:0]  dac_dds_data_s;\n"]], "Add": [[96, "  wire    [11:0]  dac_dds_data_s;\n"]]}}