Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Dec 26 17:01:50 2020
| Host         : DESKTOP-PS7LJIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Inmultire_mainn_CPA_16_timing_summary_routed.rpt -rpx Inmultire_mainn_CPA_16_timing_summary_routed.rpx
| Design       : Inmultire_mainn_CPA_16
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.937     -158.725                     21                  165        0.183        0.000                      0                  165        4.500        0.000                       0                    97  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.937     -158.725                     21                  165        0.183        0.000                      0                  165        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           21  Failing Endpoints,  Worst Slack      -10.937ns,  Total Violation     -158.725ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.937ns  (required time - arrival time)
  Source:                 nr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.906ns  (logic 3.556ns (17.010%)  route 17.350ns (82.990%))
  Logic Levels:           25  (LUT4=1 LUT6=24)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.640     5.192    Clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  nr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  nr2_reg[0]/Q
                         net (fo=38, routed)          0.961     6.609    nr2[0]
    SLICE_X1Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.733 r  Data_aux[4]_i_8/O
                         net (fo=4, routed)           0.520     7.253    mul_CPA1/INITIALIZ/cout_cin_2
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  Data_aux[8]_i_16/O
                         net (fo=4, routed)           0.660     8.037    mul_CPA1/INITIALIZ/cout_cin_4
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.161 r  Data_aux[8]_i_13/O
                         net (fo=4, routed)           1.105     9.266    mul_CPA1/dummy_prod[1][7]
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Data_aux[10]_i_29/O
                         net (fo=2, routed)           0.600     9.990    mul_CPA1/MULTIPLY[2].MTP/cout_cin_7
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.114 r  Data_aux[12]_i_37/O
                         net (fo=2, routed)           0.606    10.720    mul_CPA1/MULTIPLY[2].MTP/cout_cin_9
    SLICE_X14Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.844 r  Data_aux[15]_i_75/O
                         net (fo=2, routed)           0.554    11.398    mul_CPA1/MULTIPLY[2].MTP/cout_cin_11
    SLICE_X15Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.522 r  Data_aux[15]_i_64/O
                         net (fo=3, routed)           0.592    12.114    mul_CPA1/dummy_prod[2][14]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.238 r  Data_aux[16]_i_35/O
                         net (fo=4, routed)           0.487    12.725    mul_CPA1/MULTIPLY[3].MTP/cout_cin_13
    SLICE_X12Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.849 r  Data_aux[16]_i_31/O
                         net (fo=4, routed)           0.899    13.748    mul_CPA1/dummy_prod[3][16]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 r  Data_aux[16]_i_25/O
                         net (fo=6, routed)           0.964    14.836    mul_CPA1/dummy_prod[4][16]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    14.960 r  Data_aux[16]_i_22/O
                         net (fo=3, routed)           0.597    15.557    mul_CPA1/dummy_prod[6][16]
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    15.681 r  Data_aux[16]_i_19/O
                         net (fo=4, routed)           0.817    16.498    mul_CPA1/dummy_prod[7][16]
    SLICE_X9Y41          LUT6 (Prop_lut6_I1_O)        0.124    16.622 r  Data_aux[20]_i_23/O
                         net (fo=2, routed)           0.623    17.245    mul_CPA1/MULTIPLY[8].MTP/cout_cin_16
    SLICE_X10Y41         LUT6 (Prop_lut6_I2_O)        0.124    17.369 r  Data_aux[22]_i_58/O
                         net (fo=2, routed)           0.871    18.240    mul_CPA1/MULTIPLY[8].MTP/cout_cin_18
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.124    18.364 r  Data_aux[31]_i_41/O
                         net (fo=1, routed)           0.403    18.767    mul_CPA1/MULTIPLY[8].MTP/cout_cin_20
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.124    18.891 r  Data_aux[31]_i_35/O
                         net (fo=3, routed)           0.691    19.582    mul_CPA1/dummy_prod[8][23]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124    19.706 r  Data_aux[24]_i_25/O
                         net (fo=1, routed)           0.891    20.597    Data_aux[24]_i_25_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I0_O)        0.124    20.721 r  Data_aux[24]_i_18/O
                         net (fo=3, routed)           0.548    21.269    mul_CPA1/dummy_prod[10][24]
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.124    21.393 r  Data_aux[26]_i_19/O
                         net (fo=3, routed)           0.817    22.210    mul_CPA1/MULTIPLY[11].MTP/cout_cin_23
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    22.334 r  Data_aux[26]_i_10/O
                         net (fo=2, routed)           0.580    22.914    mul_CPA1/dummy_prod[11][26]
    SLICE_X7Y38          LUT6 (Prop_lut6_I0_O)        0.124    23.038 r  Data_aux[26]_i_7/O
                         net (fo=6, routed)           0.711    23.749    mul_CPA1/dummy_prod[12][26]
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.124    23.873 r  Data_aux[26]_i_3/O
                         net (fo=3, routed)           0.471    24.345    mul_CPA1/dummy_prod[13][26]
    SLICE_X4Y39          LUT6 (Prop_lut6_I5_O)        0.124    24.469 r  Data_aux[27]_i_2/O
                         net (fo=3, routed)           0.806    25.275    mul_CPA1/dummy_prod[14][27]
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.124    25.399 r  Data_aux[31]_i_7/O
                         net (fo=3, routed)           0.575    25.974    mul_CPA1/MULTIPLY[15].MTP/cout_cin_27
    SLICE_X3Y38          LUT6 (Prop_lut6_I4_O)        0.124    26.098 r  Data_aux[31]_i_2/O
                         net (fo=1, routed)           0.000    26.098    mul_CPA1/MULTIPLY[15].MTP/cout_cin_29
    SLICE_X3Y38          FDRE                                         r  Data_aux_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.519    14.891    Clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  Data_aux_reg[31]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)        0.032    15.160    Data_aux_reg[31]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -26.098    
  -------------------------------------------------------------------
                         slack                                -10.937    

Slack (VIOLATED) :        -10.808ns  (required time - arrival time)
  Source:                 nr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.776ns  (logic 3.556ns (17.116%)  route 17.220ns (82.884%))
  Logic Levels:           25  (LUT4=1 LUT6=24)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.640     5.192    Clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  nr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  nr2_reg[0]/Q
                         net (fo=38, routed)          0.961     6.609    nr2[0]
    SLICE_X1Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.733 r  Data_aux[4]_i_8/O
                         net (fo=4, routed)           0.520     7.253    mul_CPA1/INITIALIZ/cout_cin_2
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  Data_aux[8]_i_16/O
                         net (fo=4, routed)           0.660     8.037    mul_CPA1/INITIALIZ/cout_cin_4
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.161 r  Data_aux[8]_i_13/O
                         net (fo=4, routed)           1.105     9.266    mul_CPA1/dummy_prod[1][7]
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Data_aux[10]_i_29/O
                         net (fo=2, routed)           0.600     9.990    mul_CPA1/MULTIPLY[2].MTP/cout_cin_7
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.114 r  Data_aux[12]_i_37/O
                         net (fo=2, routed)           0.606    10.720    mul_CPA1/MULTIPLY[2].MTP/cout_cin_9
    SLICE_X14Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.844 r  Data_aux[15]_i_75/O
                         net (fo=2, routed)           0.554    11.398    mul_CPA1/MULTIPLY[2].MTP/cout_cin_11
    SLICE_X15Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.522 r  Data_aux[15]_i_64/O
                         net (fo=3, routed)           0.592    12.114    mul_CPA1/dummy_prod[2][14]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.238 r  Data_aux[16]_i_35/O
                         net (fo=4, routed)           0.487    12.725    mul_CPA1/MULTIPLY[3].MTP/cout_cin_13
    SLICE_X12Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.849 r  Data_aux[16]_i_31/O
                         net (fo=4, routed)           0.899    13.748    mul_CPA1/dummy_prod[3][16]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 r  Data_aux[16]_i_25/O
                         net (fo=6, routed)           0.964    14.836    mul_CPA1/dummy_prod[4][16]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    14.960 r  Data_aux[16]_i_22/O
                         net (fo=3, routed)           0.597    15.557    mul_CPA1/dummy_prod[6][16]
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    15.681 r  Data_aux[16]_i_19/O
                         net (fo=4, routed)           0.817    16.498    mul_CPA1/dummy_prod[7][16]
    SLICE_X9Y41          LUT6 (Prop_lut6_I1_O)        0.124    16.622 r  Data_aux[20]_i_23/O
                         net (fo=2, routed)           0.623    17.245    mul_CPA1/MULTIPLY[8].MTP/cout_cin_16
    SLICE_X10Y41         LUT6 (Prop_lut6_I2_O)        0.124    17.369 r  Data_aux[22]_i_58/O
                         net (fo=2, routed)           0.871    18.240    mul_CPA1/MULTIPLY[8].MTP/cout_cin_18
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.124    18.364 r  Data_aux[31]_i_41/O
                         net (fo=1, routed)           0.403    18.767    mul_CPA1/MULTIPLY[8].MTP/cout_cin_20
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.124    18.891 r  Data_aux[31]_i_35/O
                         net (fo=3, routed)           0.691    19.582    mul_CPA1/dummy_prod[8][23]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124    19.706 r  Data_aux[24]_i_25/O
                         net (fo=1, routed)           0.891    20.597    Data_aux[24]_i_25_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I0_O)        0.124    20.721 r  Data_aux[24]_i_18/O
                         net (fo=3, routed)           0.548    21.269    mul_CPA1/dummy_prod[10][24]
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.124    21.393 r  Data_aux[26]_i_19/O
                         net (fo=3, routed)           0.817    22.210    mul_CPA1/MULTIPLY[11].MTP/cout_cin_23
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    22.334 r  Data_aux[26]_i_10/O
                         net (fo=2, routed)           0.580    22.914    mul_CPA1/dummy_prod[11][26]
    SLICE_X7Y38          LUT6 (Prop_lut6_I0_O)        0.124    23.038 r  Data_aux[26]_i_7/O
                         net (fo=6, routed)           0.711    23.749    mul_CPA1/dummy_prod[12][26]
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.124    23.873 r  Data_aux[26]_i_3/O
                         net (fo=3, routed)           0.471    24.345    mul_CPA1/dummy_prod[13][26]
    SLICE_X4Y39          LUT6 (Prop_lut6_I5_O)        0.124    24.469 r  Data_aux[27]_i_2/O
                         net (fo=3, routed)           0.806    25.275    mul_CPA1/dummy_prod[14][27]
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.124    25.399 r  Data_aux[31]_i_7/O
                         net (fo=3, routed)           0.445    25.843    mul_CPA1/MULTIPLY[15].MTP/cout_cin_27
    SLICE_X0Y38          LUT6 (Prop_lut6_I2_O)        0.124    25.967 r  Data_aux[30]_i_1/O
                         net (fo=1, routed)           0.000    25.967    prod[30]
    SLICE_X0Y38          FDRE                                         r  Data_aux_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.519    14.891    Clk_IBUF_BUFG
    SLICE_X0Y38          FDRE                                         r  Data_aux_reg[30]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)        0.031    15.159    Data_aux_reg[30]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -25.967    
  -------------------------------------------------------------------
                         slack                                -10.808    

Slack (VIOLATED) :        -10.788ns  (required time - arrival time)
  Source:                 nr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.758ns  (logic 3.556ns (17.131%)  route 17.202ns (82.869%))
  Logic Levels:           25  (LUT4=2 LUT6=23)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.640     5.192    Clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  nr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  nr2_reg[0]/Q
                         net (fo=38, routed)          0.961     6.609    nr2[0]
    SLICE_X1Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.733 r  Data_aux[4]_i_8/O
                         net (fo=4, routed)           0.520     7.253    mul_CPA1/INITIALIZ/cout_cin_2
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  Data_aux[8]_i_16/O
                         net (fo=4, routed)           0.660     8.037    mul_CPA1/INITIALIZ/cout_cin_4
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.161 r  Data_aux[8]_i_13/O
                         net (fo=4, routed)           1.105     9.266    mul_CPA1/dummy_prod[1][7]
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Data_aux[10]_i_29/O
                         net (fo=2, routed)           0.600     9.990    mul_CPA1/MULTIPLY[2].MTP/cout_cin_7
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.114 r  Data_aux[12]_i_37/O
                         net (fo=2, routed)           0.606    10.720    mul_CPA1/MULTIPLY[2].MTP/cout_cin_9
    SLICE_X14Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.844 r  Data_aux[15]_i_75/O
                         net (fo=2, routed)           0.554    11.398    mul_CPA1/MULTIPLY[2].MTP/cout_cin_11
    SLICE_X15Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.522 r  Data_aux[15]_i_64/O
                         net (fo=3, routed)           0.592    12.114    mul_CPA1/dummy_prod[2][14]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.238 r  Data_aux[16]_i_35/O
                         net (fo=4, routed)           0.487    12.725    mul_CPA1/MULTIPLY[3].MTP/cout_cin_13
    SLICE_X12Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.849 r  Data_aux[16]_i_31/O
                         net (fo=4, routed)           0.899    13.748    mul_CPA1/dummy_prod[3][16]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 r  Data_aux[16]_i_25/O
                         net (fo=6, routed)           0.964    14.836    mul_CPA1/dummy_prod[4][16]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    14.960 r  Data_aux[16]_i_22/O
                         net (fo=3, routed)           0.597    15.557    mul_CPA1/dummy_prod[6][16]
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    15.681 r  Data_aux[16]_i_19/O
                         net (fo=4, routed)           0.817    16.498    mul_CPA1/dummy_prod[7][16]
    SLICE_X9Y41          LUT6 (Prop_lut6_I1_O)        0.124    16.622 r  Data_aux[20]_i_23/O
                         net (fo=2, routed)           0.623    17.245    mul_CPA1/MULTIPLY[8].MTP/cout_cin_16
    SLICE_X10Y41         LUT6 (Prop_lut6_I2_O)        0.124    17.369 r  Data_aux[22]_i_58/O
                         net (fo=2, routed)           0.871    18.240    mul_CPA1/MULTIPLY[8].MTP/cout_cin_18
    SLICE_X9Y39          LUT6 (Prop_lut6_I2_O)        0.124    18.364 r  Data_aux[31]_i_41/O
                         net (fo=1, routed)           0.403    18.767    mul_CPA1/MULTIPLY[8].MTP/cout_cin_20
    SLICE_X9Y38          LUT6 (Prop_lut6_I2_O)        0.124    18.891 r  Data_aux[31]_i_35/O
                         net (fo=3, routed)           0.691    19.582    mul_CPA1/dummy_prod[8][23]
    SLICE_X8Y39          LUT6 (Prop_lut6_I0_O)        0.124    19.706 r  Data_aux[24]_i_25/O
                         net (fo=1, routed)           0.891    20.597    Data_aux[24]_i_25_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I0_O)        0.124    20.721 r  Data_aux[24]_i_18/O
                         net (fo=3, routed)           0.548    21.269    mul_CPA1/dummy_prod[10][24]
    SLICE_X8Y38          LUT6 (Prop_lut6_I5_O)        0.124    21.393 r  Data_aux[26]_i_19/O
                         net (fo=3, routed)           0.817    22.210    mul_CPA1/MULTIPLY[11].MTP/cout_cin_23
    SLICE_X7Y37          LUT6 (Prop_lut6_I2_O)        0.124    22.334 r  Data_aux[26]_i_10/O
                         net (fo=2, routed)           0.580    22.914    mul_CPA1/dummy_prod[11][26]
    SLICE_X7Y38          LUT6 (Prop_lut6_I0_O)        0.124    23.038 r  Data_aux[26]_i_7/O
                         net (fo=6, routed)           0.711    23.749    mul_CPA1/dummy_prod[12][26]
    SLICE_X2Y38          LUT4 (Prop_lut4_I0_O)        0.124    23.873 r  Data_aux[26]_i_3/O
                         net (fo=3, routed)           0.471    24.345    mul_CPA1/dummy_prod[13][26]
    SLICE_X4Y39          LUT6 (Prop_lut6_I5_O)        0.124    24.469 r  Data_aux[27]_i_2/O
                         net (fo=3, routed)           0.806    25.275    mul_CPA1/dummy_prod[14][27]
    SLICE_X1Y40          LUT6 (Prop_lut6_I1_O)        0.124    25.399 r  Data_aux[31]_i_7/O
                         net (fo=3, routed)           0.427    25.826    mul_CPA1/MULTIPLY[15].MTP/cout_cin_27
    SLICE_X1Y39          LUT4 (Prop_lut4_I3_O)        0.124    25.950 r  Data_aux[29]_i_1/O
                         net (fo=1, routed)           0.000    25.950    prod[29]
    SLICE_X1Y39          FDRE                                         r  Data_aux_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.520    14.892    Clk_IBUF_BUFG
    SLICE_X1Y39          FDRE                                         r  Data_aux_reg[29]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X1Y39          FDRE (Setup_fdre_C_D)        0.032    15.161    Data_aux_reg[29]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -25.950    
  -------------------------------------------------------------------
                         slack                                -10.788    

Slack (VIOLATED) :        -10.667ns  (required time - arrival time)
  Source:                 nr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.669ns  (logic 3.556ns (17.204%)  route 17.113ns (82.796%))
  Logic Levels:           25  (LUT4=1 LUT6=24)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.640     5.192    Clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  nr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  nr2_reg[0]/Q
                         net (fo=38, routed)          0.961     6.609    nr2[0]
    SLICE_X1Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.733 r  Data_aux[4]_i_8/O
                         net (fo=4, routed)           0.520     7.253    mul_CPA1/INITIALIZ/cout_cin_2
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  Data_aux[8]_i_16/O
                         net (fo=4, routed)           0.660     8.037    mul_CPA1/INITIALIZ/cout_cin_4
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.161 r  Data_aux[8]_i_13/O
                         net (fo=4, routed)           1.105     9.266    mul_CPA1/dummy_prod[1][7]
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Data_aux[10]_i_29/O
                         net (fo=2, routed)           0.600     9.990    mul_CPA1/MULTIPLY[2].MTP/cout_cin_7
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.114 r  Data_aux[12]_i_37/O
                         net (fo=2, routed)           0.606    10.720    mul_CPA1/MULTIPLY[2].MTP/cout_cin_9
    SLICE_X14Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.844 r  Data_aux[15]_i_75/O
                         net (fo=2, routed)           0.554    11.398    mul_CPA1/MULTIPLY[2].MTP/cout_cin_11
    SLICE_X15Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.522 r  Data_aux[15]_i_64/O
                         net (fo=3, routed)           0.592    12.114    mul_CPA1/dummy_prod[2][14]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.238 r  Data_aux[16]_i_35/O
                         net (fo=4, routed)           0.487    12.725    mul_CPA1/MULTIPLY[3].MTP/cout_cin_13
    SLICE_X12Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.849 r  Data_aux[16]_i_31/O
                         net (fo=4, routed)           0.899    13.748    mul_CPA1/dummy_prod[3][16]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 r  Data_aux[16]_i_25/O
                         net (fo=6, routed)           0.964    14.836    mul_CPA1/dummy_prod[4][16]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    14.960 r  Data_aux[16]_i_22/O
                         net (fo=3, routed)           0.708    15.668    mul_CPA1/dummy_prod[6][16]
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    15.792 r  Data_aux[18]_i_25/O
                         net (fo=2, routed)           0.667    16.459    Data_aux[18]_i_25_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124    16.583 r  Data_aux[18]_i_24/O
                         net (fo=3, routed)           0.625    17.208    mul_CPA1/dummy_prod[8][17]
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.124    17.332 r  Data_aux[19]_i_17/O
                         net (fo=2, routed)           0.851    18.183    Data_aux[19]_i_17_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124    18.307 r  Data_aux[19]_i_16/O
                         net (fo=3, routed)           0.574    18.881    mul_CPA1/dummy_prod[10][18]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    19.005 r  Data_aux[19]_i_14/O
                         net (fo=4, routed)           1.042    20.047    mul_CPA1/dummy_prod[11][18]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124    20.171 r  Data_aux[22]_i_24/O
                         net (fo=2, routed)           0.567    20.738    mul_CPA1/MULTIPLY[12].MTP/cout_cin_18
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124    20.862 r  Data_aux[22]_i_13/O
                         net (fo=3, routed)           0.619    21.481    mul_CPA1/dummy_prod[12][21]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124    21.605 r  Data_aux[23]_i_5/O
                         net (fo=2, routed)           0.869    22.474    Data_aux[23]_i_5_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124    22.598 r  Data_aux[23]_i_4/O
                         net (fo=1, routed)           0.563    23.161    mul_CPA1/dummy_prod[14][22]
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    23.285 r  Data_aux[23]_i_3/O
                         net (fo=3, routed)           0.575    23.860    mul_CPA1/MULTIPLY[15].MTP/cout_cin_21
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124    23.984 r  Data_aux[25]_i_3/O
                         net (fo=3, routed)           0.575    24.559    mul_CPA1/MULTIPLY[15].MTP/cout_cin_23
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.124    24.683 r  Data_aux[27]_i_3/O
                         net (fo=3, routed)           0.635    25.318    mul_CPA1/MULTIPLY[15].MTP/cout_cin_25
    SLICE_X5Y40          LUT4 (Prop_lut4_I2_O)        0.124    25.442 r  Data_aux[28]_i_5/O
                         net (fo=1, routed)           0.295    25.737    mul_CPA1/MULTIPLY[15].MTP/cout_cin_26
    SLICE_X6Y40          LUT6 (Prop_lut6_I5_O)        0.124    25.861 r  Data_aux[28]_i_1/O
                         net (fo=1, routed)           0.000    25.861    prod[28]
    SLICE_X6Y40          FDRE                                         r  Data_aux_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.518    14.890    Clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  Data_aux_reg[28]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X6Y40          FDRE (Setup_fdre_C_D)        0.081    15.194    Data_aux_reg[28]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -25.861    
  -------------------------------------------------------------------
                         slack                                -10.667    

Slack (VIOLATED) :        -10.619ns  (required time - arrival time)
  Source:                 nr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.293ns  (logic 3.333ns (16.424%)  route 16.960ns (83.576%))
  Logic Levels:           23  (LUT4=1 LUT6=22)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.640     5.192    Clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  nr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  nr2_reg[0]/Q
                         net (fo=38, routed)          0.961     6.609    nr2[0]
    SLICE_X1Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.733 r  Data_aux[4]_i_8/O
                         net (fo=4, routed)           0.520     7.253    mul_CPA1/INITIALIZ/cout_cin_2
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  Data_aux[8]_i_16/O
                         net (fo=4, routed)           0.660     8.037    mul_CPA1/INITIALIZ/cout_cin_4
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.161 r  Data_aux[8]_i_13/O
                         net (fo=4, routed)           1.105     9.266    mul_CPA1/dummy_prod[1][7]
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Data_aux[10]_i_29/O
                         net (fo=2, routed)           0.600     9.990    mul_CPA1/MULTIPLY[2].MTP/cout_cin_7
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.114 r  Data_aux[12]_i_37/O
                         net (fo=2, routed)           0.606    10.720    mul_CPA1/MULTIPLY[2].MTP/cout_cin_9
    SLICE_X14Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.844 r  Data_aux[15]_i_75/O
                         net (fo=2, routed)           0.554    11.398    mul_CPA1/MULTIPLY[2].MTP/cout_cin_11
    SLICE_X15Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.522 r  Data_aux[15]_i_64/O
                         net (fo=3, routed)           0.592    12.114    mul_CPA1/dummy_prod[2][14]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.238 r  Data_aux[16]_i_35/O
                         net (fo=4, routed)           0.487    12.725    mul_CPA1/MULTIPLY[3].MTP/cout_cin_13
    SLICE_X12Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.849 r  Data_aux[16]_i_31/O
                         net (fo=4, routed)           0.899    13.748    mul_CPA1/dummy_prod[3][16]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 r  Data_aux[16]_i_25/O
                         net (fo=6, routed)           0.964    14.836    mul_CPA1/dummy_prod[4][16]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    14.960 r  Data_aux[16]_i_22/O
                         net (fo=3, routed)           0.708    15.668    mul_CPA1/dummy_prod[6][16]
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    15.792 r  Data_aux[18]_i_25/O
                         net (fo=2, routed)           0.667    16.459    Data_aux[18]_i_25_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124    16.583 r  Data_aux[18]_i_24/O
                         net (fo=3, routed)           0.625    17.208    mul_CPA1/dummy_prod[8][17]
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.124    17.332 r  Data_aux[19]_i_17/O
                         net (fo=2, routed)           0.851    18.183    Data_aux[19]_i_17_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124    18.307 r  Data_aux[19]_i_16/O
                         net (fo=3, routed)           0.574    18.881    mul_CPA1/dummy_prod[10][18]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    19.005 r  Data_aux[19]_i_14/O
                         net (fo=4, routed)           1.042    20.047    mul_CPA1/dummy_prod[11][18]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124    20.171 r  Data_aux[22]_i_24/O
                         net (fo=2, routed)           0.567    20.738    mul_CPA1/MULTIPLY[12].MTP/cout_cin_18
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124    20.862 r  Data_aux[22]_i_13/O
                         net (fo=3, routed)           0.619    21.481    mul_CPA1/dummy_prod[12][21]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124    21.605 r  Data_aux[23]_i_5/O
                         net (fo=2, routed)           0.869    22.474    Data_aux[23]_i_5_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124    22.598 r  Data_aux[23]_i_4/O
                         net (fo=1, routed)           0.563    23.161    mul_CPA1/dummy_prod[14][22]
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    23.285 r  Data_aux[23]_i_3/O
                         net (fo=3, routed)           0.575    23.860    mul_CPA1/MULTIPLY[15].MTP/cout_cin_21
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124    23.984 r  Data_aux[25]_i_3/O
                         net (fo=3, routed)           0.829    24.813    mul_CPA1/MULTIPLY[15].MTP/cout_cin_23
    SLICE_X2Y37          LUT4 (Prop_lut4_I3_O)        0.149    24.962 r  Data_aux[25]_i_1/O
                         net (fo=1, routed)           0.523    25.485    prod[25]
    SLICE_X2Y38          FDRE                                         r  Data_aux_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.519    14.891    Clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  Data_aux_reg[25]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X2Y38          FDRE (Setup_fdre_C_D)       -0.262    14.866    Data_aux_reg[25]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -25.485    
  -------------------------------------------------------------------
                         slack                                -10.619    

Slack (VIOLATED) :        -10.328ns  (required time - arrival time)
  Source:                 nr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.294ns  (logic 3.432ns (16.911%)  route 16.862ns (83.089%))
  Logic Levels:           24  (LUT4=1 LUT6=23)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.640     5.192    Clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  nr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  nr2_reg[0]/Q
                         net (fo=38, routed)          0.961     6.609    nr2[0]
    SLICE_X1Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.733 r  Data_aux[4]_i_8/O
                         net (fo=4, routed)           0.520     7.253    mul_CPA1/INITIALIZ/cout_cin_2
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  Data_aux[8]_i_16/O
                         net (fo=4, routed)           0.660     8.037    mul_CPA1/INITIALIZ/cout_cin_4
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.161 r  Data_aux[8]_i_13/O
                         net (fo=4, routed)           1.105     9.266    mul_CPA1/dummy_prod[1][7]
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Data_aux[10]_i_29/O
                         net (fo=2, routed)           0.600     9.990    mul_CPA1/MULTIPLY[2].MTP/cout_cin_7
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.114 r  Data_aux[12]_i_37/O
                         net (fo=2, routed)           0.606    10.720    mul_CPA1/MULTIPLY[2].MTP/cout_cin_9
    SLICE_X14Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.844 r  Data_aux[15]_i_75/O
                         net (fo=2, routed)           0.554    11.398    mul_CPA1/MULTIPLY[2].MTP/cout_cin_11
    SLICE_X15Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.522 r  Data_aux[15]_i_64/O
                         net (fo=3, routed)           0.592    12.114    mul_CPA1/dummy_prod[2][14]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.238 r  Data_aux[16]_i_35/O
                         net (fo=4, routed)           0.487    12.725    mul_CPA1/MULTIPLY[3].MTP/cout_cin_13
    SLICE_X12Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.849 r  Data_aux[16]_i_31/O
                         net (fo=4, routed)           0.899    13.748    mul_CPA1/dummy_prod[3][16]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 r  Data_aux[16]_i_25/O
                         net (fo=6, routed)           0.964    14.836    mul_CPA1/dummy_prod[4][16]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    14.960 r  Data_aux[16]_i_22/O
                         net (fo=3, routed)           0.708    15.668    mul_CPA1/dummy_prod[6][16]
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    15.792 r  Data_aux[18]_i_25/O
                         net (fo=2, routed)           0.667    16.459    Data_aux[18]_i_25_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124    16.583 r  Data_aux[18]_i_24/O
                         net (fo=3, routed)           0.625    17.208    mul_CPA1/dummy_prod[8][17]
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.124    17.332 r  Data_aux[19]_i_17/O
                         net (fo=2, routed)           0.851    18.183    Data_aux[19]_i_17_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124    18.307 r  Data_aux[19]_i_16/O
                         net (fo=3, routed)           0.574    18.881    mul_CPA1/dummy_prod[10][18]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    19.005 r  Data_aux[19]_i_14/O
                         net (fo=4, routed)           1.042    20.047    mul_CPA1/dummy_prod[11][18]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124    20.171 r  Data_aux[22]_i_24/O
                         net (fo=2, routed)           0.567    20.738    mul_CPA1/MULTIPLY[12].MTP/cout_cin_18
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124    20.862 r  Data_aux[22]_i_13/O
                         net (fo=3, routed)           0.619    21.481    mul_CPA1/dummy_prod[12][21]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124    21.605 r  Data_aux[23]_i_5/O
                         net (fo=2, routed)           0.869    22.474    Data_aux[23]_i_5_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124    22.598 r  Data_aux[23]_i_4/O
                         net (fo=1, routed)           0.563    23.161    mul_CPA1/dummy_prod[14][22]
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    23.285 r  Data_aux[23]_i_3/O
                         net (fo=3, routed)           0.575    23.860    mul_CPA1/MULTIPLY[15].MTP/cout_cin_21
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124    23.984 r  Data_aux[25]_i_3/O
                         net (fo=3, routed)           0.829    24.813    mul_CPA1/MULTIPLY[15].MTP/cout_cin_23
    SLICE_X2Y37          LUT4 (Prop_lut4_I2_O)        0.124    24.937 r  Data_aux[26]_i_5/O
                         net (fo=1, routed)           0.425    25.362    mul_CPA1/MULTIPLY[15].MTP/cout_cin_24
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124    25.486 r  Data_aux[26]_i_1/O
                         net (fo=1, routed)           0.000    25.486    prod[26]
    SLICE_X1Y37          FDRE                                         r  Data_aux_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.518    14.890    Clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  Data_aux_reg[26]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)        0.031    15.158    Data_aux_reg[26]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -25.486    
  -------------------------------------------------------------------
                         slack                                -10.328    

Slack (VIOLATED) :        -10.307ns  (required time - arrival time)
  Source:                 nr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.276ns  (logic 3.458ns (17.055%)  route 16.818ns (82.945%))
  Logic Levels:           24  (LUT4=1 LUT6=23)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.640     5.192    Clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  nr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  nr2_reg[0]/Q
                         net (fo=38, routed)          0.961     6.609    nr2[0]
    SLICE_X1Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.733 r  Data_aux[4]_i_8/O
                         net (fo=4, routed)           0.520     7.253    mul_CPA1/INITIALIZ/cout_cin_2
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  Data_aux[8]_i_16/O
                         net (fo=4, routed)           0.660     8.037    mul_CPA1/INITIALIZ/cout_cin_4
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.161 r  Data_aux[8]_i_13/O
                         net (fo=4, routed)           1.105     9.266    mul_CPA1/dummy_prod[1][7]
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Data_aux[10]_i_29/O
                         net (fo=2, routed)           0.600     9.990    mul_CPA1/MULTIPLY[2].MTP/cout_cin_7
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.114 r  Data_aux[12]_i_37/O
                         net (fo=2, routed)           0.606    10.720    mul_CPA1/MULTIPLY[2].MTP/cout_cin_9
    SLICE_X14Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.844 r  Data_aux[15]_i_75/O
                         net (fo=2, routed)           0.554    11.398    mul_CPA1/MULTIPLY[2].MTP/cout_cin_11
    SLICE_X15Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.522 r  Data_aux[15]_i_64/O
                         net (fo=3, routed)           0.592    12.114    mul_CPA1/dummy_prod[2][14]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.238 r  Data_aux[16]_i_35/O
                         net (fo=4, routed)           0.487    12.725    mul_CPA1/MULTIPLY[3].MTP/cout_cin_13
    SLICE_X12Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.849 r  Data_aux[16]_i_31/O
                         net (fo=4, routed)           0.899    13.748    mul_CPA1/dummy_prod[3][16]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 r  Data_aux[16]_i_25/O
                         net (fo=6, routed)           0.964    14.836    mul_CPA1/dummy_prod[4][16]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    14.960 r  Data_aux[16]_i_22/O
                         net (fo=3, routed)           0.708    15.668    mul_CPA1/dummy_prod[6][16]
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    15.792 r  Data_aux[18]_i_25/O
                         net (fo=2, routed)           0.667    16.459    Data_aux[18]_i_25_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124    16.583 r  Data_aux[18]_i_24/O
                         net (fo=3, routed)           0.625    17.208    mul_CPA1/dummy_prod[8][17]
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.124    17.332 r  Data_aux[19]_i_17/O
                         net (fo=2, routed)           0.851    18.183    Data_aux[19]_i_17_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124    18.307 r  Data_aux[19]_i_16/O
                         net (fo=3, routed)           0.574    18.881    mul_CPA1/dummy_prod[10][18]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    19.005 r  Data_aux[19]_i_14/O
                         net (fo=4, routed)           1.042    20.047    mul_CPA1/dummy_prod[11][18]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124    20.171 r  Data_aux[22]_i_24/O
                         net (fo=2, routed)           0.567    20.738    mul_CPA1/MULTIPLY[12].MTP/cout_cin_18
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124    20.862 r  Data_aux[22]_i_13/O
                         net (fo=3, routed)           0.619    21.481    mul_CPA1/dummy_prod[12][21]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124    21.605 r  Data_aux[23]_i_5/O
                         net (fo=2, routed)           0.869    22.474    Data_aux[23]_i_5_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124    22.598 r  Data_aux[23]_i_4/O
                         net (fo=1, routed)           0.563    23.161    mul_CPA1/dummy_prod[14][22]
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    23.285 r  Data_aux[23]_i_3/O
                         net (fo=3, routed)           0.575    23.860    mul_CPA1/MULTIPLY[15].MTP/cout_cin_21
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.124    23.984 r  Data_aux[25]_i_3/O
                         net (fo=3, routed)           0.575    24.559    mul_CPA1/MULTIPLY[15].MTP/cout_cin_23
    SLICE_X4Y40          LUT6 (Prop_lut6_I2_O)        0.124    24.683 r  Data_aux[27]_i_3/O
                         net (fo=3, routed)           0.635    25.318    mul_CPA1/MULTIPLY[15].MTP/cout_cin_25
    SLICE_X5Y40          LUT4 (Prop_lut4_I3_O)        0.150    25.468 r  Data_aux[27]_i_1/O
                         net (fo=1, routed)           0.000    25.468    prod[27]
    SLICE_X5Y40          FDRE                                         r  Data_aux_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.518    14.890    Clk_IBUF_BUFG
    SLICE_X5Y40          FDRE                                         r  Data_aux_reg[27]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X5Y40          FDRE (Setup_fdre_C_D)        0.047    15.160    Data_aux_reg[27]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -25.468    
  -------------------------------------------------------------------
                         slack                                -10.307    

Slack (VIOLATED) :        -9.599ns  (required time - arrival time)
  Source:                 nr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.296ns  (logic 3.213ns (16.651%)  route 16.083ns (83.349%))
  Logic Levels:           22  (LUT4=1 LUT6=21)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.640     5.192    Clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  nr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  nr2_reg[0]/Q
                         net (fo=38, routed)          0.961     6.609    nr2[0]
    SLICE_X1Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.733 r  Data_aux[4]_i_8/O
                         net (fo=4, routed)           0.520     7.253    mul_CPA1/INITIALIZ/cout_cin_2
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  Data_aux[8]_i_16/O
                         net (fo=4, routed)           0.660     8.037    mul_CPA1/INITIALIZ/cout_cin_4
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.161 r  Data_aux[8]_i_13/O
                         net (fo=4, routed)           1.105     9.266    mul_CPA1/dummy_prod[1][7]
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Data_aux[10]_i_29/O
                         net (fo=2, routed)           0.600     9.990    mul_CPA1/MULTIPLY[2].MTP/cout_cin_7
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.114 r  Data_aux[12]_i_37/O
                         net (fo=2, routed)           0.606    10.720    mul_CPA1/MULTIPLY[2].MTP/cout_cin_9
    SLICE_X14Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.844 r  Data_aux[15]_i_75/O
                         net (fo=2, routed)           0.554    11.398    mul_CPA1/MULTIPLY[2].MTP/cout_cin_11
    SLICE_X15Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.522 r  Data_aux[15]_i_64/O
                         net (fo=3, routed)           0.592    12.114    mul_CPA1/dummy_prod[2][14]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.238 r  Data_aux[16]_i_35/O
                         net (fo=4, routed)           0.487    12.725    mul_CPA1/MULTIPLY[3].MTP/cout_cin_13
    SLICE_X12Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.849 r  Data_aux[16]_i_31/O
                         net (fo=4, routed)           0.899    13.748    mul_CPA1/dummy_prod[3][16]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 r  Data_aux[16]_i_25/O
                         net (fo=6, routed)           0.964    14.836    mul_CPA1/dummy_prod[4][16]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    14.960 r  Data_aux[16]_i_22/O
                         net (fo=3, routed)           0.708    15.668    mul_CPA1/dummy_prod[6][16]
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    15.792 r  Data_aux[18]_i_25/O
                         net (fo=2, routed)           0.667    16.459    Data_aux[18]_i_25_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124    16.583 r  Data_aux[18]_i_24/O
                         net (fo=3, routed)           0.625    17.208    mul_CPA1/dummy_prod[8][17]
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.124    17.332 r  Data_aux[19]_i_17/O
                         net (fo=2, routed)           0.851    18.183    Data_aux[19]_i_17_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124    18.307 r  Data_aux[19]_i_16/O
                         net (fo=3, routed)           0.574    18.881    mul_CPA1/dummy_prod[10][18]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    19.005 r  Data_aux[19]_i_14/O
                         net (fo=4, routed)           1.042    20.047    mul_CPA1/dummy_prod[11][18]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124    20.171 r  Data_aux[22]_i_24/O
                         net (fo=2, routed)           0.567    20.738    mul_CPA1/MULTIPLY[12].MTP/cout_cin_18
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124    20.862 r  Data_aux[22]_i_13/O
                         net (fo=3, routed)           0.619    21.481    mul_CPA1/dummy_prod[12][21]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124    21.605 r  Data_aux[23]_i_5/O
                         net (fo=2, routed)           0.869    22.474    Data_aux[23]_i_5_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124    22.598 r  Data_aux[23]_i_4/O
                         net (fo=1, routed)           0.563    23.161    mul_CPA1/dummy_prod[14][22]
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    23.285 r  Data_aux[23]_i_3/O
                         net (fo=3, routed)           0.668    23.953    mul_CPA1/MULTIPLY[15].MTP/cout_cin_21
    SLICE_X2Y37          LUT4 (Prop_lut4_I3_O)        0.153    24.106 r  Data_aux[23]_i_1/O
                         net (fo=1, routed)           0.382    24.488    prod[23]
    SLICE_X2Y37          FDRE                                         r  Data_aux_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.518    14.890    Clk_IBUF_BUFG
    SLICE_X2Y37          FDRE                                         r  Data_aux_reg[23]/C
                         clock pessimism              0.273    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X2Y37          FDRE (Setup_fdre_C_D)       -0.238    14.889    Data_aux_reg[23]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -24.488    
  -------------------------------------------------------------------
                         slack                                 -9.599    

Slack (VIOLATED) :        -9.338ns  (required time - arrival time)
  Source:                 nr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.304ns  (logic 3.308ns (17.136%)  route 15.996ns (82.864%))
  Logic Levels:           23  (LUT4=1 LUT6=22)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.640     5.192    Clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  nr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  nr2_reg[0]/Q
                         net (fo=38, routed)          0.961     6.609    nr2[0]
    SLICE_X1Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.733 r  Data_aux[4]_i_8/O
                         net (fo=4, routed)           0.520     7.253    mul_CPA1/INITIALIZ/cout_cin_2
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  Data_aux[8]_i_16/O
                         net (fo=4, routed)           0.660     8.037    mul_CPA1/INITIALIZ/cout_cin_4
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.161 r  Data_aux[8]_i_13/O
                         net (fo=4, routed)           1.105     9.266    mul_CPA1/dummy_prod[1][7]
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Data_aux[10]_i_29/O
                         net (fo=2, routed)           0.600     9.990    mul_CPA1/MULTIPLY[2].MTP/cout_cin_7
    SLICE_X11Y47         LUT6 (Prop_lut6_I2_O)        0.124    10.114 r  Data_aux[12]_i_37/O
                         net (fo=2, routed)           0.606    10.720    mul_CPA1/MULTIPLY[2].MTP/cout_cin_9
    SLICE_X14Y46         LUT6 (Prop_lut6_I2_O)        0.124    10.844 r  Data_aux[15]_i_75/O
                         net (fo=2, routed)           0.554    11.398    mul_CPA1/MULTIPLY[2].MTP/cout_cin_11
    SLICE_X15Y42         LUT6 (Prop_lut6_I4_O)        0.124    11.522 r  Data_aux[15]_i_64/O
                         net (fo=3, routed)           0.592    12.114    mul_CPA1/dummy_prod[2][14]
    SLICE_X13Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.238 r  Data_aux[16]_i_35/O
                         net (fo=4, routed)           0.487    12.725    mul_CPA1/MULTIPLY[3].MTP/cout_cin_13
    SLICE_X12Y44         LUT6 (Prop_lut6_I4_O)        0.124    12.849 r  Data_aux[16]_i_31/O
                         net (fo=4, routed)           0.899    13.748    mul_CPA1/dummy_prod[3][16]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.124    13.872 r  Data_aux[16]_i_25/O
                         net (fo=6, routed)           0.964    14.836    mul_CPA1/dummy_prod[4][16]
    SLICE_X8Y43          LUT6 (Prop_lut6_I1_O)        0.124    14.960 r  Data_aux[16]_i_22/O
                         net (fo=3, routed)           0.708    15.668    mul_CPA1/dummy_prod[6][16]
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    15.792 r  Data_aux[18]_i_25/O
                         net (fo=2, routed)           0.667    16.459    Data_aux[18]_i_25_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I0_O)        0.124    16.583 r  Data_aux[18]_i_24/O
                         net (fo=3, routed)           0.625    17.208    mul_CPA1/dummy_prod[8][17]
    SLICE_X8Y40          LUT6 (Prop_lut6_I0_O)        0.124    17.332 r  Data_aux[19]_i_17/O
                         net (fo=2, routed)           0.851    18.183    Data_aux[19]_i_17_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124    18.307 r  Data_aux[19]_i_16/O
                         net (fo=3, routed)           0.574    18.881    mul_CPA1/dummy_prod[10][18]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.124    19.005 r  Data_aux[19]_i_14/O
                         net (fo=4, routed)           1.042    20.047    mul_CPA1/dummy_prod[11][18]
    SLICE_X2Y39          LUT6 (Prop_lut6_I1_O)        0.124    20.171 r  Data_aux[22]_i_24/O
                         net (fo=2, routed)           0.567    20.738    mul_CPA1/MULTIPLY[12].MTP/cout_cin_18
    SLICE_X7Y37          LUT6 (Prop_lut6_I4_O)        0.124    20.862 r  Data_aux[22]_i_13/O
                         net (fo=3, routed)           0.619    21.481    mul_CPA1/dummy_prod[12][21]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124    21.605 r  Data_aux[23]_i_5/O
                         net (fo=2, routed)           0.869    22.474    Data_aux[23]_i_5_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.124    22.598 r  Data_aux[23]_i_4/O
                         net (fo=1, routed)           0.563    23.161    mul_CPA1/dummy_prod[14][22]
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    23.285 r  Data_aux[23]_i_3/O
                         net (fo=3, routed)           0.668    23.953    mul_CPA1/MULTIPLY[15].MTP/cout_cin_21
    SLICE_X2Y37          LUT4 (Prop_lut4_I2_O)        0.124    24.077 r  Data_aux[24]_i_5/O
                         net (fo=1, routed)           0.295    24.372    mul_CPA1/MULTIPLY[15].MTP/cout_cin_22
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.124    24.496 r  Data_aux[24]_i_1/O
                         net (fo=1, routed)           0.000    24.496    prod[24]
    SLICE_X3Y38          FDRE                                         r  Data_aux_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.519    14.891    Clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  Data_aux_reg[24]/C
                         clock pessimism              0.273    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X3Y38          FDRE (Setup_fdre_C_D)        0.029    15.157    Data_aux_reg[24]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -24.496    
  -------------------------------------------------------------------
                         slack                                 -9.338    

Slack (VIOLATED) :        -9.249ns  (required time - arrival time)
  Source:                 nr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_aux_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.950ns  (logic 3.082ns (16.264%)  route 15.868ns (83.736%))
  Logic Levels:           21  (LUT4=1 LUT6=20)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.640     5.192    Clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  nr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  nr2_reg[0]/Q
                         net (fo=38, routed)          0.961     6.609    nr2[0]
    SLICE_X1Y43          LUT6 (Prop_lut6_I2_O)        0.124     6.733 r  Data_aux[4]_i_8/O
                         net (fo=4, routed)           0.520     7.253    mul_CPA1/INITIALIZ/cout_cin_2
    SLICE_X0Y44          LUT6 (Prop_lut6_I2_O)        0.124     7.377 r  Data_aux[8]_i_16/O
                         net (fo=4, routed)           0.660     8.037    mul_CPA1/INITIALIZ/cout_cin_4
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.124     8.161 r  Data_aux[8]_i_13/O
                         net (fo=4, routed)           1.105     9.266    mul_CPA1/dummy_prod[1][7]
    SLICE_X9Y43          LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  Data_aux[10]_i_29/O
                         net (fo=2, routed)           0.310     9.700    mul_CPA1/MULTIPLY[2].MTP/cout_cin_7
    SLICE_X11Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.824 r  Data_aux[10]_i_23/O
                         net (fo=3, routed)           0.637    10.461    mul_CPA1/dummy_prod[2][10]
    SLICE_X8Y44          LUT6 (Prop_lut6_I0_O)        0.124    10.585 r  Data_aux[11]_i_17/O
                         net (fo=2, routed)           0.895    11.480    Data_aux[11]_i_17_n_0
    SLICE_X7Y44          LUT6 (Prop_lut6_I0_O)        0.124    11.604 r  Data_aux[11]_i_15/O
                         net (fo=3, routed)           0.864    12.468    mul_CPA1/dummy_prod[4][11]
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.124    12.592 r  Data_aux[12]_i_19/O
                         net (fo=2, routed)           0.653    13.245    Data_aux[12]_i_19_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124    13.369 r  Data_aux[12]_i_12/O
                         net (fo=3, routed)           0.636    14.005    mul_CPA1/dummy_prod[6][12]
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124    14.129 r  Data_aux[12]_i_8/O
                         net (fo=6, routed)           0.486    14.615    mul_CPA1/dummy_prod[7][12]
    SLICE_X6Y42          LUT6 (Prop_lut6_I2_O)        0.124    14.739 r  Data_aux[13]_i_8/O
                         net (fo=3, routed)           0.855    15.594    mul_CPA1/MULTIPLY[9].MTP/cout_cin_11
    SLICE_X8Y41          LUT6 (Prop_lut6_I1_O)        0.124    15.718 r  Data_aux[15]_i_24/O
                         net (fo=6, routed)           0.919    16.637    mul_CPA1/MULTIPLY[9].MTP/cout_cin_12
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.124    16.761 r  Data_aux[15]_i_16/O
                         net (fo=2, routed)           0.983    17.744    Data_aux[15]_i_16_n_0
    SLICE_X1Y40          LUT6 (Prop_lut6_I0_O)        0.124    17.868 r  Data_aux[15]_i_7/O
                         net (fo=6, routed)           0.862    18.730    mul_CPA1/dummy_prod[11][15]
    SLICE_X1Y38          LUT6 (Prop_lut6_I1_O)        0.124    18.854 r  Data_aux[18]_i_14/O
                         net (fo=1, routed)           0.414    19.268    Data_aux[18]_i_14_n_0
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.124    19.392 r  Data_aux[18]_i_6/O
                         net (fo=1, routed)           0.961    20.353    mul_CPA1/MULTIPLY[15].MTP/cout_cin_15
    SLICE_X4Y35          LUT6 (Prop_lut6_I1_O)        0.124    20.477 r  Data_aux[18]_i_3/O
                         net (fo=2, routed)           0.507    20.984    mul_CPA1/MULTIPLY[15].MTP/cout_cin_16
    SLICE_X5Y35          LUT6 (Prop_lut6_I1_O)        0.124    21.108 r  Data_aux[19]_i_3/O
                         net (fo=2, routed)           0.587    21.696    mul_CPA1/MULTIPLY[15].MTP/cout_cin_17
    SLICE_X4Y36          LUT6 (Prop_lut6_I1_O)        0.124    21.820 r  Data_aux[20]_i_3/O
                         net (fo=2, routed)           0.594    22.414    mul_CPA1/MULTIPLY[15].MTP/cout_cin_18
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.124    22.538 r  Data_aux[21]_i_3/O
                         net (fo=3, routed)           0.886    23.424    mul_CPA1/MULTIPLY[15].MTP/cout_cin_19
    SLICE_X2Y36          LUT4 (Prop_lut4_I3_O)        0.146    23.570 r  Data_aux[21]_i_1/O
                         net (fo=1, routed)           0.572    24.142    prod[21]
    SLICE_X2Y36          FDRE                                         r  Data_aux_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.517    14.889    Clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  Data_aux_reg[21]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y36          FDRE (Setup_fdre_C_D)       -0.234    14.892    Data_aux_reg[21]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -24.142    
  -------------------------------------------------------------------
                         slack                                 -9.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 MPG_start/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPG_start/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.401%)  route 0.128ns (47.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.597     1.510    MPG_start/Clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  MPG_start/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  MPG_start/Q1_reg/Q
                         net (fo=3, routed)           0.128     1.779    MPG_start/Q1_0
    SLICE_X1Y45          FDRE                                         r  MPG_start/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.868     2.026    MPG_start/Clk_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  MPG_start/Q2_reg/C
                         clock pessimism             -0.500     1.526    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.070     1.596    MPG_start/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display1/Num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display1/Num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.587     1.500    display1/Clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  display1/Num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  display1/Num_reg[11]/Q
                         net (fo=2, routed)           0.125     1.790    display1/Num_reg_n_0_[11]
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  display1/Num0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.900    display1/data0[11]
    SLICE_X2Y27          FDRE                                         r  display1/Num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.855     2.013    display1/Clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  display1/Num_reg[11]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.134     1.634    display1/Num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display1/Num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display1/Num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.588     1.501    display1/Clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  display1/Num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  display1/Num_reg[19]/Q
                         net (fo=17, routed)          0.127     1.792    display1/sel0[2]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  display1/Num0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.902    display1/data0[19]
    SLICE_X2Y29          FDRE                                         r  display1/Num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     2.015    display1/Clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  display1/Num_reg[19]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134     1.635    display1/Num_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display1/Num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display1/Num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.587     1.500    display1/Clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  display1/Num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  display1/Num_reg[15]/Q
                         net (fo=2, routed)           0.127     1.791    display1/Num_reg_n_0_[15]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  display1/Num0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.901    display1/data0[15]
    SLICE_X2Y28          FDRE                                         r  display1/Num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.856     2.014    display1/Clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  display1/Num_reg[15]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134     1.634    display1/Num_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display1/Num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display1/Num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.498    display1/Clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  display1/Num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  display1/Num_reg[7]/Q
                         net (fo=2, routed)           0.127     1.789    display1/Num_reg_n_0_[7]
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.899 r  display1/Num0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.899    display1/data0[7]
    SLICE_X2Y26          FDRE                                         r  display1/Num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853     2.011    display1/Clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  display1/Num_reg[7]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.134     1.632    display1/Num_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 display1/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display1/Num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.498    display1/Clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  display1/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  display1/Num_reg[0]/Q
                         net (fo=3, routed)           0.180     1.820    display1/Num_reg_n_0_[0]
    SLICE_X3Y26          LUT1 (Prop_lut1_I0_O)        0.045     1.865 r  display1/Num[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    display1/Num[0]
    SLICE_X3Y26          FDRE                                         r  display1/Num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853     2.011    display1/Clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  display1/Num_reg[0]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.091     1.589    display1/Num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 display1/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display1/Num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.299ns (69.174%)  route 0.133ns (30.826%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.498    display1/Clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  display1/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  display1/Num_reg[0]/Q
                         net (fo=3, routed)           0.133     1.773    display1/Num_reg_n_0_[0]
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.931 r  display1/Num0_carry/O[0]
                         net (fo=1, routed)           0.000     1.931    display1/data0[1]
    SLICE_X2Y25          FDRE                                         r  display1/Num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     2.010    display1/Clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  display1/Num_reg[1]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.134     1.644    display1/Num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 display1/Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display1/Num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.313ns (70.141%)  route 0.133ns (29.859%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.498    display1/Clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  display1/Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  display1/Num_reg[0]/Q
                         net (fo=3, routed)           0.133     1.773    display1/Num_reg_n_0_[0]
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     1.945 r  display1/Num0_carry/O[2]
                         net (fo=1, routed)           0.000     1.945    display1/data0[3]
    SLICE_X2Y25          FDRE                                         r  display1/Num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     2.010    display1/Clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  display1/Num_reg[3]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.134     1.644    display1/Num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 display1/Num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display1/Num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.587     1.500    display1/Clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  display1/Num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  display1/Num_reg[11]/Q
                         net (fo=2, routed)           0.125     1.790    display1/Num_reg_n_0_[11]
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.936 r  display1/Num0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.936    display1/data0[12]
    SLICE_X2Y27          FDRE                                         r  display1/Num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.855     2.013    display1/Clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  display1/Num_reg[12]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.134     1.634    display1/Num_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 display1/Num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display1/Num_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.498    display1/Clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  display1/Num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  display1/Num_reg[7]/Q
                         net (fo=2, routed)           0.127     1.789    display1/Num_reg_n_0_[7]
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.935 r  display1/Num0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.935    display1/data0[8]
    SLICE_X2Y26          FDRE                                         r  display1/Num_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853     2.011    display1/Clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  display1/Num_reg[8]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.134     1.632    display1/Num_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y34     Data_aux_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35     Data_aux_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y35     Data_aux_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y36     Data_aux_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34     Data_aux_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y35     Data_aux_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34     Data_aux_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38     Data_aux_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37     Data_aux_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     Data_aux_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y35     Data_aux_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y36     Data_aux_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y35     Data_aux_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     Data_aux_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y36     Data_aux_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35     Data_aux_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     Data_aux_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36     Data_aux_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46     MPG_start/Q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38     Data_aux_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y46     MPG_start/Q1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45     MPG_start/Q2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y45     MPG_start/Q3_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     display1/Num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     display1/Num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     display1/Num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25     display1/Num_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     nr1_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44     nr1_reg[6]/C



