#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec 10 14:24:25 2021
# Process ID: 13152
# Current directory: S:/Courses/EE365/FE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32580 S:\Courses\EE365\FE\final_exam.xpr
# Log file: S:/Courses/EE365/FE/vivado.log
# Journal file: S:/Courses/EE365/FE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/Courses/EE365/FE/final_exam.xpr
update_compile_order -fileset sources_1
file copy -force S:/Courses/EE365/FE/final_exam.runs/impl_1/design_1_wrapper.sysdef S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper.hdf

launch_sdk -workspace S:/Courses/EE365/FE/final_exam.sdk -hwspec S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper.hdf
open_bd_design {S:/Courses/EE365/FE/final_exam.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_2bits ( 2 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout
undo
regenerate_bd_layout
save_bd_design
validate_bd_design
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_IS_DUAL {0} CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_2bits]
undo
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_2bits]
startgroup
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins axi_gpio_0/GPIO] [get_bd_intf_ports GPIO]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports GPIO]
startgroup
endgroup
save_bd_design
startgroup
create_bd_port -dir I -from 3 -to 0 BTN
connect_bd_net [get_bd_pins /axi_gpio_0/gpio_io_i] [get_bd_ports BTN]
endgroup
regenerate_bd_layout
regenerate_bd_layout
set_property location {1185 238} [get_bd_ports BTN]
regenerate_bd_layout
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force S:/Courses/EE365/FE/final_exam.runs/impl_1/design_1_wrapper.sysdef S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
file copy -force S:/Courses/EE365/FE/final_exam.runs/impl_1/design_1_wrapper.sysdef S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper.hdf

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {S:/Courses/EE365/FE/final_exam.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
file copy -force S:/Courses/EE365/FE/final_exam.runs/impl_1/design_1_wrapper.sysdef S:/Courses/EE365/FE/final_exam.sdk/design_1_wrapper.hdf

