$date
	Thu Mar 13 16:41:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module program_counter_tb $end
$var wire 32 ! PCPlus4 [31:0] $end
$var wire 32 " PC [31:0] $end
$var reg 32 # ALUResult [31:0] $end
$var reg 1 $ CLK $end
$var reg 2 % PCSrc [1:0] $end
$var reg 32 & PCTarget [31:0] $end
$var reg 1 ' Reset $end
$scope module dut $end
$var wire 32 ( ALUResult [31:0] $end
$var wire 1 $ CLK $end
$var wire 32 ) PC [31:0] $end
$var wire 2 * PCSrc [1:0] $end
$var wire 32 + PCTarget [31:0] $end
$var wire 1 ' Reset $end
$var wire 32 , PCPlus4 [31:0] $end
$var reg 32 - pc_reg [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
b10000 +
b0 *
bx )
b1000000 (
1'
b10000 &
b0 %
0$
b1000000 #
bx "
bx !
$end
#5000
b100 !
b100 ,
b0 "
b0 )
b0 -
1$
#10000
0$
0'
#15000
b1000 !
b1000 ,
b100 "
b100 )
b100 -
1$
#20000
0$
#25000
b1100 !
b1100 ,
b1000 "
b1000 )
b1000 -
1$
#30000
0$
b1 %
b1 *
#35000
b10100 !
b10100 ,
b10000 "
b10000 )
b10000 -
1$
#40000
0$
b100000 &
b100000 +
#45000
b100100 !
b100100 ,
b100000 "
b100000 )
b100000 -
1$
#50000
0$
b10 %
b10 *
#55000
b1000100 !
b1000100 ,
b1000000 "
b1000000 )
b1000000 -
1$
#60000
0$
#65000
1$
#70000
0$
