// Seed: 1287792988
module module_0 (
    output tri id_0,
    output wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    output tri id_5,
    input tri0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    output supply1 id_10,
    input wire id_11
);
  id_13(
      1, 1'h0
  );
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  wire  id_3,
    input  tri   id_4,
    output tri0  id_5,
    input  wand  id_6,
    input  tri0  id_7
);
  wire id_9;
  tri0 id_10 = ~id_10, id_11;
  wire id_12;
  logic [7:0][1] id_13;
  logic [7:0][1] id_14;
  module_0(
      id_5, id_5, id_4, id_6, id_4, id_5, id_3, id_4, id_3, id_2, id_5, id_2
  ); id_15(
      1'b0
  );
  wire id_16;
endmodule
