library ieee;
use ieee.std_logic_1164.all;

package clock_pack is


omponent clk_div is
    port (
			clk : in std_logic;
			clk_hz : out std_logic
    );
  end component;
  
  entity bin2dec is
	port (
		binario: in std_logic_vector(3 downto 0);
		display: out std_logic_vector(6 downto 0)
	);
end bin2dec;

entity dec2bin is
	port (
			display: in std_logic_vector(6 downto 0);
			binario: out std_logic_vector(3 downto 0)
	);
end dec2bin;









end lclock_pack;