NDSummary.OnToolTipsLoaded("SystemVerilogClass:uvm_reg_bus_op",{582:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"TTSummary\">Struct that defines a generic bus transaction for register and memory accesses, having ~kind~ (read or write), ~address~, ~data~, and ~byte enable~ information.&nbsp; If the bus is narrower than the register or memory location being accessed, there will be multiple of these bus operations for every abstract uvm_reg_item transaction. In this case, ~data~ represents the portion of uvm_reg_item::value being transferred during this bus cycle.&nbsp; If the bus is wide enough to perform the register or memory operation in a single cycle, ~data~ will be the same as uvm_reg_item::value.</div></div>",584:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype584\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_access_e kind</div></div><div class=\"TTSummary\">Kind of access: READ or WRITE.</div></div>",585:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype585\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_reg_addr_t addr</div></div><div class=\"TTSummary\">The bus address.</div></div>",586:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype586\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_reg_data_t data</div></div><div class=\"TTSummary\">The data to write. If the bus width is smaller than the register or memory width, ~data~ represents only the portion of ~value~ that is being transferred this bus cycle.</div></div>",587:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype587\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">int</span> n_bits</div></div><div class=\"TTSummary\">The number of bits of uvm_reg_item::value being transferred by this transaction.</div></div>",588:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype588\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_reg_byte_en_t byte_en</div></div><div class=\"TTSummary\">Enables for the byte lanes on the bus. Meaningful only when the bus supports byte enables and the operation originates from a field write/read.</div></div>",589:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype589\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_status_e status</div></div><div class=\"TTSummary\">The result of the transaction: UVM_IS_OK, UVM_HAS_X, UVM_NOT_OK.&nbsp; See uvm_status_e.</div></div>"});