;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN @42, #200
	MOV <0, 0
	SUB @-127, 100
	SUB #12, @200
	SUB @-127, 100
	ADD 210, 30
	ADD <130, 9
	ADD <130, 9
	SUB 12, @10
	SLT 121, 0
	SUB 12, @10
	ADD <130, 9
	MOV <-0, 0
	SUB 12, @10
	DJN 0, 0
	MOV <0, 0
	SUB @127, 106
	SUB 0, 336
	MOV -7, <-20
	SUB 90, 836
	SUB 0, 33
	MOV <0, 0
	SLT 121, 0
	ADD -208, -125
	SUB #42, <200
	JMN @42, 200
	JMN 12, 10
	SUB @121, 106
	MOV <0, 0
	MOV <0, 0
	SUB <0, @2
	MOV <0, 0
	SUB 0, 336
	MOV <0, 0
	MOV <-0, 0
	JMP <-198, 107
	SPL @300, 90
	SUB 12, @10
	SUB 12, @10
	JMN 82, 10
	SPL @300, 90
	SUB 900, 360
	JMN @42, #200
	JMN 12, #10
	MOV -1, <-20
	MOV -1, <-20
