// Seed: 341020718
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input wire id_2,
    output tri id_3,
    output wor id_4
);
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output wor id_2,
    output supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input wand id_6,
    output tri id_7,
    input supply0 id_8,
    input tri1 id_9,
    input uwire id_10,
    output tri1 id_11
    , id_15,
    input tri0 id_12,
    input supply0 id_13
);
  assign id_15 = 1;
  assign id_3  = id_1;
  assign id_15 = id_15;
  module_0(
      id_3, id_6, id_4, id_11, id_2
  ); id_16(
      .id_0(1), .id_1(id_0), .id_2(1), .id_3(1), .id_4(id_7)
  );
endmodule
