Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_val0_0'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_val0_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_proto2_0'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_proto2_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_proto1_0'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_proto1_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_drive1_0'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_drive1_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_drive0_0'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_drive0_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_6_0'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_6_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_5_0'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_5_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_4_0'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_4_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_3_1'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_3_1 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_3_0'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_3_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_2_pciebusreq_0'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_2_pciebusreq_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_2_0'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_2_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_1_5'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_1_5 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_1_4'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_1_4 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_1_3'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_1_3 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_1_2'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_1_2 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_1_1'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_1_1 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_1_0'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_1_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_0_9'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_0_9 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_0_8'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_0_8 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_0_3'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_0_3 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_0_2'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_0_2 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_0_14'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_0_14 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_0_13'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_0_13 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_0_12'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_0_12 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_0_11'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_0_11 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_0_10'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_0_10 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xlconstant_0_1'

1. Summary
----------

SUCCESS in the update of saturn_top_xlconstant_0_1 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_xdma_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of saturn_top_xdma_0_0 (xilinx.com:ip:xdma:4.1) from (Rev. 14) to (Rev. 23)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Upgrade messages
-------------------

Failed to execute command 'namespace eval ::ipgen_xdma_v4_1_utils {::xcoUpgradeLib::upgradeXCI xdma_v4_1 xdma_v4_1 ::ipgen_xdma_v4_1_utils ::xcoUpgradeLib::xciArray}' :
	can't read "elementArray(parameter:l_link_cap_max_link_speed)": no such element in array
WARNING: there are only case-insensitive matches l_link_cap_max_link_speed for parameter PL_LINK_CAP_MAX_LINK_SPEED

3. Customization warnings
-------------------------

Parameter 'broadcom_sbr_wa' is no longer present on the upgraded IP 'saturn_top_xdma_0_0', and cannot be set to 'false'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:xdma:4.1 -user_name saturn_top_xdma_0_0
set_property -dict "\
  CONFIG.BASEADDR {0x00001000} \
  CONFIG.CLK.SYS_CLK.ASSOCIATED_BUSIF {} \
  CONFIG.CLK.SYS_CLK.ASSOCIATED_PORT {} \
  CONFIG.CLK.SYS_CLK.ASSOCIATED_RESET {} \
  CONFIG.CLK.SYS_CLK.CLK_DOMAIN {saturn_top_pci_clk_buf_0_IBUF_OUT} \
  CONFIG.CLK.SYS_CLK.FREQ_HZ {100000000} \
  CONFIG.CLK.SYS_CLK.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.SYS_CLK.INSERT_VIP {0} \
  CONFIG.CLK.SYS_CLK.PHASE {0.0} \
  CONFIG.CLK.axi_aclk.ASSOCIATED_BUSIF {M_AXI:S_AXI_B:M_AXI_LITE:S_AXI_LITE:M_AXI_BYPASS:M_AXI_B:S_AXIS_C2H_0:S_AXIS_C2H_1:S_AXIS_C2H_2:S_AXIS_C2H_3:M_AXIS_H2C_0:M_AXIS_H2C_1:M_AXIS_H2C_2:M_AXIS_H2C_3:sc0_ats_m_axis_cq:sc0_ats_m_axis_rc:sc0_ats_s_axis_cc:sc0_ats_s_axis_rq:sc1_ats_m_axis_cq:sc1_ats_m_axis_rc:sc1_ats_s_axis_cc:sc1_ats_s_axis_rq:cxs_tx:cxs_rx} \
  CONFIG.CLK.axi_aclk.ASSOCIATED_PORT {} \
  CONFIG.CLK.axi_aclk.ASSOCIATED_RESET {axi_aresetn} \
  CONFIG.CLK.axi_aclk.CLK_DOMAIN {saturn_top_xdma_0_0_axi_aclk} \
  CONFIG.CLK.axi_aclk.FREQ_HZ {125000000} \
  CONFIG.CLK.axi_aclk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLK.axi_aclk.INSERT_VIP {0} \
  CONFIG.CLK.axi_aclk.PHASE {0.0} \
  CONFIG.Component_Name {saturn_top_xdma_0_0} \
  CONFIG.HIGHADDR {0x00001FFF} \
  CONFIG.INS_LOSS_NYQ {15} \
  CONFIG.MSI_X_OPTIONS {None} \
  CONFIG.M_AXI.ADDR_WIDTH {64} \
  CONFIG.M_AXI.ARUSER_WIDTH {0} \
  CONFIG.M_AXI.AWUSER_WIDTH {0} \
  CONFIG.M_AXI.BUSER_WIDTH {0} \
  CONFIG.M_AXI.CLK_DOMAIN {saturn_top_xdma_0_0_axi_aclk} \
  CONFIG.M_AXI.DATA_WIDTH {128} \
  CONFIG.M_AXI.FREQ_HZ {125000000} \
  CONFIG.M_AXI.HAS_BRESP {1} \
  CONFIG.M_AXI.HAS_BURST {0} \
  CONFIG.M_AXI.HAS_BURST.VALUE_SRC {CONSTANT} \
  CONFIG.M_AXI.HAS_CACHE {1} \
  CONFIG.M_AXI.HAS_LOCK {1} \
  CONFIG.M_AXI.HAS_PROT {1} \
  CONFIG.M_AXI.HAS_QOS {0} \
  CONFIG.M_AXI.HAS_REGION {0} \
  CONFIG.M_AXI.HAS_RRESP {1} \
  CONFIG.M_AXI.HAS_WSTRB {1} \
  CONFIG.M_AXI.ID_WIDTH {4} \
  CONFIG.M_AXI.INSERT_VIP {0} \
  CONFIG.M_AXI.MAX_BURST_LENGTH {256} \
  CONFIG.M_AXI.NUM_READ_OUTSTANDING {32} \
  CONFIG.M_AXI.NUM_READ_THREADS {2} \
  CONFIG.M_AXI.NUM_WRITE_OUTSTANDING {16} \
  CONFIG.M_AXI.NUM_WRITE_THREADS {2} \
  CONFIG.M_AXI.PHASE {0.0} \
  CONFIG.M_AXI.PROTOCOL {AXI4} \
  CONFIG.M_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.RUSER_WIDTH {0} \
  CONFIG.M_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI.WUSER_WIDTH {0} \
  CONFIG.M_AXI_LITE.ADDR_WIDTH {32} \
  CONFIG.M_AXI_LITE.ARUSER_WIDTH {0} \
  CONFIG.M_AXI_LITE.AWUSER_WIDTH {0} \
  CONFIG.M_AXI_LITE.BUSER_WIDTH {0} \
  CONFIG.M_AXI_LITE.CLK_DOMAIN {saturn_top_xdma_0_0_axi_aclk} \
  CONFIG.M_AXI_LITE.DATA_WIDTH {32} \
  CONFIG.M_AXI_LITE.FREQ_HZ {125000000} \
  CONFIG.M_AXI_LITE.HAS_BRESP {1} \
  CONFIG.M_AXI_LITE.HAS_BURST {0} \
  CONFIG.M_AXI_LITE.HAS_CACHE {0} \
  CONFIG.M_AXI_LITE.HAS_LOCK {0} \
  CONFIG.M_AXI_LITE.HAS_PROT {1} \
  CONFIG.M_AXI_LITE.HAS_QOS {0} \
  CONFIG.M_AXI_LITE.HAS_REGION {0} \
  CONFIG.M_AXI_LITE.HAS_RRESP {1} \
  CONFIG.M_AXI_LITE.HAS_WSTRB {1} \
  CONFIG.M_AXI_LITE.ID_WIDTH {0} \
  CONFIG.M_AXI_LITE.INSERT_VIP {0} \
  CONFIG.M_AXI_LITE.MAX_BURST_LENGTH {1} \
  CONFIG.M_AXI_LITE.NUM_READ_OUTSTANDING {1} \
  CONFIG.M_AXI_LITE.NUM_READ_THREADS {1} \
  CONFIG.M_AXI_LITE.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.M_AXI_LITE.NUM_WRITE_THREADS {1} \
  CONFIG.M_AXI_LITE.PHASE {0.0} \
  CONFIG.M_AXI_LITE.PROTOCOL {AXI4LITE} \
  CONFIG.M_AXI_LITE.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.M_AXI_LITE.RUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_LITE.RUSER_WIDTH {0} \
  CONFIG.M_AXI_LITE.SUPPORTS_NARROW_BURST {0} \
  CONFIG.M_AXI_LITE.WUSER_BITS_PER_BYTE {0} \
  CONFIG.M_AXI_LITE.WUSER_WIDTH {0} \
  CONFIG.PCIE_BOARD_INTERFACE {Custom} \
  CONFIG.PF0_DEVICE_ID_mqdma {9024} \
  CONFIG.PF0_MSIX_CAP_PBA_BIR_mqdma {BAR_0} \
  CONFIG.PF0_MSIX_CAP_PBA_OFFSET_mqdma {00000000} \
  CONFIG.PF0_MSIX_CAP_TABLE_BIR_mqdma {BAR_0} \
  CONFIG.PF0_MSIX_CAP_TABLE_OFFSET_mqdma {00000000} \
  CONFIG.PF0_MSIX_CAP_TABLE_SIZE_mqdma {000} \
  CONFIG.PF0_REVISION_ID_mqdma {00} \
  CONFIG.PF0_SRIOV_CAP_INITIAL_VF {0} \
  CONFIG.PF0_SRIOV_FIRST_VF_OFFSET {0} \
  CONFIG.PF0_SRIOV_FUNC_DEP_LINK {0000} \
  CONFIG.PF0_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
  CONFIG.PF0_SRIOV_VF_DEVICE_ID {A034} \
  CONFIG.PF0_SUBSYSTEM_ID_mqdma {0007} \
  CONFIG.PF0_SUBSYSTEM_VENDOR_ID_mqdma {10EE} \
  CONFIG.PF1_DEVICE_ID_mqdma {0007} \
  CONFIG.PF1_INTERRUPT_PIN {NONE} \
  CONFIG.PF1_MSIX_CAP_PBA_BIR_mqdma {BAR_0} \
  CONFIG.PF1_MSIX_CAP_PBA_OFFSET_mqdma {00000000} \
  CONFIG.PF1_MSIX_CAP_TABLE_BIR_mqdma {BAR_0} \
  CONFIG.PF1_MSIX_CAP_TABLE_OFFSET_mqdma {00000000} \
  CONFIG.PF1_MSIX_CAP_TABLE_SIZE_mqdma {000} \
  CONFIG.PF1_MSI_CAP_MULTIMSGCAP {1_vector} \
  CONFIG.PF1_REVISION_ID {00} \
  CONFIG.PF1_REVISION_ID_mqdma {00} \
  CONFIG.PF1_SRIOV_CAP_INITIAL_VF {0} \
  CONFIG.PF1_SRIOV_CAP_VER {1} \
  CONFIG.PF1_SRIOV_FIRST_VF_OFFSET {0} \
  CONFIG.PF1_SRIOV_FUNC_DEP_LINK {0001} \
  CONFIG.PF1_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
  CONFIG.PF1_SRIOV_VF_DEVICE_ID {A134} \
  CONFIG.PF1_SUBSYSTEM_ID {0007} \
  CONFIG.PF1_SUBSYSTEM_ID_mqdma {0007} \
  CONFIG.PF1_SUBSYSTEM_VENDOR_ID {10EE} \
  CONFIG.PF1_SUBSYSTEM_VENDOR_ID_mqdma {10EE} \
  CONFIG.PF1_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.PF2_DEVICE_ID_mqdma {9224} \
  CONFIG.PF2_INTERRUPT_PIN {NONE} \
  CONFIG.PF2_MSIX_CAP_PBA_BIR_mqdma {BAR_0} \
  CONFIG.PF2_MSIX_CAP_PBA_OFFSET_mqdma {00000000} \
  CONFIG.PF2_MSIX_CAP_TABLE_BIR_mqdma {BAR_0} \
  CONFIG.PF2_MSIX_CAP_TABLE_OFFSET_mqdma {00000000} \
  CONFIG.PF2_MSIX_CAP_TABLE_SIZE_mqdma {000} \
  CONFIG.PF2_MSI_CAP_MULTIMSGCAP {1_vector} \
  CONFIG.PF2_REVISION_ID {00} \
  CONFIG.PF2_REVISION_ID_mqdma {00} \
  CONFIG.PF2_SRIOV_CAP_INITIAL_VF {0} \
  CONFIG.PF2_SRIOV_CAP_VER {1} \
  CONFIG.PF2_SRIOV_FIRST_VF_OFFSET {0} \
  CONFIG.PF2_SRIOV_FUNC_DEP_LINK {0002} \
  CONFIG.PF2_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
  CONFIG.PF2_SRIOV_VF_DEVICE_ID {A234} \
  CONFIG.PF2_SUBSYSTEM_ID {0007} \
  CONFIG.PF2_SUBSYSTEM_ID_mqdma {0007} \
  CONFIG.PF2_SUBSYSTEM_VENDOR_ID {10EE} \
  CONFIG.PF2_SUBSYSTEM_VENDOR_ID_mqdma {10EE} \
  CONFIG.PF2_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.PF3_DEVICE_ID_mqdma {9324} \
  CONFIG.PF3_INTERRUPT_PIN {NONE} \
  CONFIG.PF3_MSIX_CAP_PBA_BIR_mqdma {BAR_0} \
  CONFIG.PF3_MSIX_CAP_PBA_OFFSET_mqdma {00000000} \
  CONFIG.PF3_MSIX_CAP_TABLE_BIR_mqdma {BAR_0} \
  CONFIG.PF3_MSIX_CAP_TABLE_OFFSET_mqdma {00000000} \
  CONFIG.PF3_MSIX_CAP_TABLE_SIZE_mqdma {000} \
  CONFIG.PF3_MSI_CAP_MULTIMSGCAP {1_vector} \
  CONFIG.PF3_REVISION_ID {00} \
  CONFIG.PF3_REVISION_ID_mqdma {00} \
  CONFIG.PF3_SRIOV_CAP_INITIAL_VF {0} \
  CONFIG.PF3_SRIOV_CAP_VER {1} \
  CONFIG.PF3_SRIOV_FIRST_VF_OFFSET {0} \
  CONFIG.PF3_SRIOV_FUNC_DEP_LINK {0003} \
  CONFIG.PF3_SRIOV_SUPPORTED_PAGE_SIZE {00000553} \
  CONFIG.PF3_SRIOV_VF_DEVICE_ID {A334} \
  CONFIG.PF3_SUBSYSTEM_ID {0007} \
  CONFIG.PF3_SUBSYSTEM_ID_mqdma {0007} \
  CONFIG.PF3_SUBSYSTEM_VENDOR_ID {10EE} \
  CONFIG.PF3_SUBSYSTEM_VENDOR_ID_mqdma {10EE} \
  CONFIG.PF3_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.PHY_LP_TXPRESET {4} \
  CONFIG.RST.axi_aresetn.INSERT_VIP {0} \
  CONFIG.RST.axi_aresetn.POLARITY {ACTIVE_LOW} \
  CONFIG.RST.sys_rst_n.BOARD.ASSOCIATED_PARAM {SYS_RST_N_BOARD_INTERFACE} \
  CONFIG.RST.sys_rst_n.INSERT_VIP {0} \
  CONFIG.RST.sys_rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.RST.sys_rst_n.TYPE {PCIE_PERST} \
  CONFIG.RST.user_reset.INSERT_VIP {0} \
  CONFIG.RST.user_reset.POLARITY {ACTIVE_HIGH} \
  CONFIG.RX_PPM_OFFSET {0} \
  CONFIG.RX_SSC_PPM {0} \
  CONFIG.SRIOV_CAP_ENABLE {false} \
  CONFIG.SRIOV_FIRST_VF_OFFSET {1} \
  CONFIG.SYS_RST_N_BOARD_INTERFACE {Custom} \
  CONFIG.Shared_Logic {1} \
  CONFIG.Shared_Logic_Both {false} \
  CONFIG.Shared_Logic_Both_7xG2 {false} \
  CONFIG.Shared_Logic_Clk {false} \
  CONFIG.Shared_Logic_Clk_7xG2 {false} \
  CONFIG.Shared_Logic_Gtc {false} \
  CONFIG.Shared_Logic_Gtc_7xG2 {false} \
  CONFIG.acs_ext_cap_enable {false} \
  CONFIG.aspm_support {No_ASPM} \
  CONFIG.axi_aclk_loopback {false} \
  CONFIG.axi_addr_width {64} \
  CONFIG.axi_bypass_64bit_en {false} \
  CONFIG.axi_bypass_prefetchable {false} \
  CONFIG.axi_data_width {128_bit} \
  CONFIG.axi_id_width {4} \
  CONFIG.axi_vip_in_exdes {false} \
  CONFIG.axibar2pciebar_0 {0x0000000000000000} \
  CONFIG.axibar2pciebar_1 {0x0000000000000000} \
  CONFIG.axibar2pciebar_2 {0x0000000000000000} \
  CONFIG.axibar2pciebar_3 {0x0000000000000000} \
  CONFIG.axibar2pciebar_4 {0x0000000000000000} \
  CONFIG.axibar2pciebar_5 {0x0000000000000000} \
  CONFIG.axibar_0 {0x0000000000000000} \
  CONFIG.axibar_1 {0x0000000000000000} \
  CONFIG.axibar_2 {0x0000000000000000} \
  CONFIG.axibar_3 {0x0000000000000000} \
  CONFIG.axibar_4 {0x0000000000000000} \
  CONFIG.axibar_5 {0x0000000000000000} \
  CONFIG.axibar_highaddr_0 {0x0000000000000000} \
  CONFIG.axibar_highaddr_1 {0x0000000000000000} \
  CONFIG.axibar_highaddr_2 {0x0000000000000000} \
  CONFIG.axibar_highaddr_3 {0x0000000000000000} \
  CONFIG.axibar_highaddr_4 {0x0000000000000000} \
  CONFIG.axibar_highaddr_5 {0x0000000000000000} \
  CONFIG.axibar_num {1} \
  CONFIG.axil_master_64bit_en {false} \
  CONFIG.axil_master_prefetchable {false} \
  CONFIG.axilite_master_en {true} \
  CONFIG.axilite_master_scale {Megabytes} \
  CONFIG.axilite_master_size {1} \
  CONFIG.axis_pipe_line_stage {0} \
  CONFIG.axist_bypass_en {false} \
  CONFIG.axist_bypass_scale {Megabytes} \
  CONFIG.axist_bypass_size {1} \
  CONFIG.axisten_freq {125} \
  CONFIG.axisten_if_enable_msg_route {27FFF} \
  CONFIG.axsize_byte_access_en {false} \
  CONFIG.bar0_indicator {1} \
  CONFIG.bar1_indicator {0} \
  CONFIG.bar2_indicator {0} \
  CONFIG.bar3_indicator {0} \
  CONFIG.bar4_indicator {0} \
  CONFIG.bar5_indicator {0} \
  CONFIG.bar_indicator {BAR_0} \
  CONFIG.barlite2 {7} \
  CONFIG.bridge_burst {false} \
  CONFIG.bridge_registers_offset_enable {false} \
  CONFIG.c_ats_enable {false} \
  CONFIG.c_ats_switch_unique_bdf {1} \
  CONFIG.c_m_axi_num_read {8} \
  CONFIG.c_m_axi_num_readq {2} \
  CONFIG.c_m_axi_num_write {8} \
  CONFIG.c_pri_enable {false} \
  CONFIG.c_s_axi_num_read {8} \
  CONFIG.c_s_axi_num_write {8} \
  CONFIG.c_s_axi_supports_narrow_burst {false} \
  CONFIG.c_smmu_en {0} \
  CONFIG.cfg_ext_if {false} \
  CONFIG.cfg_mgmt_if {false} \
  CONFIG.cfg_space_enable {false} \
  CONFIG.comp_timeout {50ms} \
  CONFIG.copy_pf0 {false} \
  CONFIG.copy_sriov_pf0 {true} \
  CONFIG.coreclk_freq {500} \
  CONFIG.ctrl_skip_mask {true} \
  CONFIG.dedicate_perst {true} \
  CONFIG.descriptor_bypass_exdes {false} \
  CONFIG.device_port_type {PCI_Express_Endpoint_device} \
  CONFIG.disable_bram_pipeline {false} \
  CONFIG.disable_eq_synchronizer {false} \
  CONFIG.disable_gt_loc {false} \
  CONFIG.disable_user_clock_root {true} \
  CONFIG.dma_2rp {false} \
  CONFIG.dma_reset_source_sel {User_Reset} \
  CONFIG.drp_clk_sel {Internal} \
  CONFIG.dsc_bypass_rd {0000} \
  CONFIG.dsc_bypass_rd_out {0000} \
  CONFIG.dsc_bypass_wr {0000} \
  CONFIG.dsc_bypass_wr_out {0000} \
  CONFIG.ecc_en {false} \
  CONFIG.en_axi_master_if {true} \
  CONFIG.en_axi_mm_mqdma {true} \
  CONFIG.en_axi_slave_if {true} \
  CONFIG.en_axi_st_mqdma {false} \
  CONFIG.en_bridge {false} \
  CONFIG.en_bridge_slv {false} \
  CONFIG.en_coreclk_es1 {false} \
  CONFIG.en_dbg_descramble {false} \
  CONFIG.en_debug_ports {false} \
  CONFIG.en_dma_and_bridge {false} \
  CONFIG.en_ext_ch_gt_drp {false} \
  CONFIG.en_gt_selection {false} \
  CONFIG.en_l23_entry {false} \
  CONFIG.en_mqdma {false} \
  CONFIG.en_pcie_drp {false} \
  CONFIG.en_slot_cap_reg {false} \
  CONFIG.en_transceiver_status_ports {false} \
  CONFIG.enable_ats_switch {FALSE} \
  CONFIG.enable_auto_rxeq {False} \
  CONFIG.enable_ccix {FALSE} \
  CONFIG.enable_clock_delay_grp {true} \
  CONFIG.enable_code {0000} \
  CONFIG.enable_dvsec {FALSE} \
  CONFIG.enable_epyc_chipset_fix {false} \
  CONFIG.enable_error_injection {false} \
  CONFIG.enable_gen4 {true} \
  CONFIG.enable_ibert {false} \
  CONFIG.enable_jtag_dbg {false} \
  CONFIG.enable_lane_reversal {false} \
  CONFIG.enable_ltssm_dbg {false} \
  CONFIG.enable_mark_debug {false} \
  CONFIG.enable_more_clk {false} \
  CONFIG.enable_multi_pcie {false} \
  CONFIG.enable_pcie_debug {False} \
  CONFIG.enable_pcie_debug_axi4_st {False} \
  CONFIG.enable_resource_reduction {false} \
  CONFIG.enable_slave_read_64os {false} \
  CONFIG.example_design_type {RTL} \
  CONFIG.ext_startup_primitive {false} \
  CONFIG.ext_sys_clk_bufg {false} \
  CONFIG.ext_xvc_vsec_enable {false} \
  CONFIG.flr_enable {false} \
  CONFIG.free_run_freq {100_MHz} \
  CONFIG.functional_mode {DMA} \
  CONFIG.gen4_eieos_0s7 {true} \
  CONFIG.gen_pipe_debug {false} \
  CONFIG.gt_loc_num {X99Y99} \
  CONFIG.gtcom_in_core_usp {2} \
  CONFIG.gtwiz_in_core_us {1} \
  CONFIG.gtwiz_in_core_usp {1} \
  CONFIG.include_baroffset_reg {true} \
  CONFIG.ins_loss_profile {Add-in_Card} \
  CONFIG.insert_cips {false} \
  CONFIG.intx_rx_pin_en {true} \
  CONFIG.lane_order {Bottom} \
  CONFIG.legacy_cfg_ext_if {false} \
  CONFIG.local_test {false} \
  CONFIG.m_axib_num_write_scale {1} \
  CONFIG.master_cal_only {false} \
  CONFIG.mcap_enablement {None} \
  CONFIG.mcap_fpga_bitstream_version {00000000} \
  CONFIG.mode_selection {Basic} \
  CONFIG.mpsoc_pl_rp_enable {false} \
  CONFIG.msi_rx_pin_en {FALSE} \
  CONFIG.msix_pcie_internal {false} \
  CONFIG.msix_rx_decode_en {FALSE} \
  CONFIG.msix_rx_pin_en {TRUE} \
  CONFIG.msix_type {HARD} \
  CONFIG.mult_pf_des {false} \
  CONFIG.num_queues {1} \
  CONFIG.old_bridge_timeout {false} \
  CONFIG.parity_settings {None} \
  CONFIG.pcie_blk_locn {X0Y0} \
  CONFIG.pcie_extended_tag {true} \
  CONFIG.pcie_id_if {FALSE} \
  CONFIG.pcie_mgt.BOARD.ASSOCIATED_PARAM {PCIE_BOARD_INTERFACE} \
  CONFIG.pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pciebar2axibar_6 {0x0000000000000000} \
  CONFIG.pciebar2axibar_axil_master {0x00000000} \
  CONFIG.pciebar2axibar_axist_bypass {0x0000000000000000} \
  CONFIG.pciebar2axibar_xdma {0x0000000000000000} \
  CONFIG.performance {false} \
  CONFIG.performance_exdes {false} \
  CONFIG.pf0_Use_Class_Code_Lookup_Assistant {false} \
  CONFIG.pf0_Use_Class_Code_Lookup_Assistant_mqdma {false} \
  CONFIG.pf0_aer_cap_ecrc_gen_and_check_capable {false} \
  CONFIG.pf0_ari_enabled {false} \
  CONFIG.pf0_ats_enabled {false} \
  CONFIG.pf0_bar0_64bit {false} \
  CONFIG.pf0_bar0_64bit_mqdma {false} \
  CONFIG.pf0_bar0_enabled {true} \
  CONFIG.pf0_bar0_enabled_mqdma {true} \
  CONFIG.pf0_bar0_index {0} \
  CONFIG.pf0_bar0_prefetchable {false} \
  CONFIG.pf0_bar0_prefetchable_mqdma {false} \
  CONFIG.pf0_bar0_scale {Kilobytes} \
  CONFIG.pf0_bar0_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar0_size {128} \
  CONFIG.pf0_bar0_size_mqdma {128} \
  CONFIG.pf0_bar0_type {Memory} \
  CONFIG.pf0_bar0_type_mqdma {DMA} \
  CONFIG.pf0_bar1_64bit {false} \
  CONFIG.pf0_bar1_64bit_mqdma {false} \
  CONFIG.pf0_bar1_enabled {false} \
  CONFIG.pf0_bar1_enabled_mqdma {false} \
  CONFIG.pf0_bar1_index {7} \
  CONFIG.pf0_bar1_prefetchable {false} \
  CONFIG.pf0_bar1_prefetchable_mqdma {false} \
  CONFIG.pf0_bar1_scale {Kilobytes} \
  CONFIG.pf0_bar1_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar1_size {4} \
  CONFIG.pf0_bar1_size_mqdma {128} \
  CONFIG.pf0_bar1_type {Memory} \
  CONFIG.pf0_bar1_type_mqdma {N/A} \
  CONFIG.pf0_bar2_64bit {false} \
  CONFIG.pf0_bar2_64bit_mqdma {false} \
  CONFIG.pf0_bar2_enabled {false} \
  CONFIG.pf0_bar2_enabled_mqdma {false} \
  CONFIG.pf0_bar2_index {7} \
  CONFIG.pf0_bar2_prefetchable {false} \
  CONFIG.pf0_bar2_prefetchable_mqdma {false} \
  CONFIG.pf0_bar2_scale {Kilobytes} \
  CONFIG.pf0_bar2_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar2_size {4} \
  CONFIG.pf0_bar2_size_mqdma {128} \
  CONFIG.pf0_bar2_type {Memory} \
  CONFIG.pf0_bar2_type_mqdma {N/A} \
  CONFIG.pf0_bar3_64bit {false} \
  CONFIG.pf0_bar3_64bit_mqdma {false} \
  CONFIG.pf0_bar3_enabled {false} \
  CONFIG.pf0_bar3_enabled_mqdma {false} \
  CONFIG.pf0_bar3_index {7} \
  CONFIG.pf0_bar3_prefetchable {false} \
  CONFIG.pf0_bar3_prefetchable_mqdma {false} \
  CONFIG.pf0_bar3_scale {Kilobytes} \
  CONFIG.pf0_bar3_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar3_size {4} \
  CONFIG.pf0_bar3_size_mqdma {128} \
  CONFIG.pf0_bar3_type {Memory} \
  CONFIG.pf0_bar3_type_mqdma {N/A} \
  CONFIG.pf0_bar4_64bit {false} \
  CONFIG.pf0_bar4_64bit_mqdma {false} \
  CONFIG.pf0_bar4_enabled {false} \
  CONFIG.pf0_bar4_enabled_mqdma {false} \
  CONFIG.pf0_bar4_index {7} \
  CONFIG.pf0_bar4_prefetchable {false} \
  CONFIG.pf0_bar4_prefetchable_mqdma {false} \
  CONFIG.pf0_bar4_scale {Kilobytes} \
  CONFIG.pf0_bar4_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar4_size {4} \
  CONFIG.pf0_bar4_size_mqdma {128} \
  CONFIG.pf0_bar4_type {Memory} \
  CONFIG.pf0_bar4_type_mqdma {N/A} \
  CONFIG.pf0_bar5_64bit {false} \
  CONFIG.pf0_bar5_enabled {false} \
  CONFIG.pf0_bar5_enabled_mqdma {false} \
  CONFIG.pf0_bar5_index {7} \
  CONFIG.pf0_bar5_prefetchable {false} \
  CONFIG.pf0_bar5_prefetchable_mqdma {false} \
  CONFIG.pf0_bar5_scale {Kilobytes} \
  CONFIG.pf0_bar5_scale_mqdma {Kilobytes} \
  CONFIG.pf0_bar5_size {4} \
  CONFIG.pf0_bar5_size_mqdma {128} \
  CONFIG.pf0_bar5_type {Memory} \
  CONFIG.pf0_bar5_type_mqdma {N/A} \
  CONFIG.pf0_base_class_menu {Simple_communication_controllers} \
  CONFIG.pf0_base_class_menu_mqdma {Memory_controller} \
  CONFIG.pf0_class_code {070001} \
  CONFIG.pf0_class_code_base {07} \
  CONFIG.pf0_class_code_base_mqdma {05} \
  CONFIG.pf0_class_code_interface {01} \
  CONFIG.pf0_class_code_interface_mqdma {00} \
  CONFIG.pf0_class_code_mqdma {058000} \
  CONFIG.pf0_class_code_sub {00} \
  CONFIG.pf0_class_code_sub_mqdma {80} \
  CONFIG.pf0_device_id {7024} \
  CONFIG.pf0_expansion_rom_enabled {false} \
  CONFIG.pf0_expansion_rom_scale {Kilobytes} \
  CONFIG.pf0_expansion_rom_size {4} \
  CONFIG.pf0_expansion_rom_type {N/A} \
  CONFIG.pf0_interrupt_pin {INTA} \
  CONFIG.pf0_link_status_slot_clock_config {true} \
  CONFIG.pf0_msi_cap_multimsgcap {1_vector} \
  CONFIG.pf0_msi_enabled {true} \
  CONFIG.pf0_msix_cap_pba_bir {BAR_3:2} \
  CONFIG.pf0_msix_cap_pba_offset {00000000} \
  CONFIG.pf0_msix_cap_table_bir {BAR_3:2} \
  CONFIG.pf0_msix_cap_table_offset {00000000} \
  CONFIG.pf0_msix_cap_table_size {000} \
  CONFIG.pf0_msix_enabled {false} \
  CONFIG.pf0_msix_enabled_mqdma {false} \
  CONFIG.pf0_msix_impl_locn {Internal} \
  CONFIG.pf0_pri_enabled {false} \
  CONFIG.pf0_rbar_cap_bar0 {0x00000000fff0} \
  CONFIG.pf0_rbar_cap_bar1 {0x000000000000} \
  CONFIG.pf0_rbar_cap_bar2 {0x000000000000} \
  CONFIG.pf0_rbar_cap_bar3 {0x000000000000} \
  CONFIG.pf0_rbar_cap_bar4 {0x000000000000} \
  CONFIG.pf0_rbar_cap_bar5 {0x000000000000} \
  CONFIG.pf0_rbar_num {1} \
  CONFIG.pf0_revision_id {00} \
  CONFIG.pf0_sriov_bar0_64bit {false} \
  CONFIG.pf0_sriov_bar0_enabled {true} \
  CONFIG.pf0_sriov_bar0_prefetchable {false} \
  CONFIG.pf0_sriov_bar0_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar0_size {2} \
  CONFIG.pf0_sriov_bar0_type {DMA} \
  CONFIG.pf0_sriov_bar1_64bit {false} \
  CONFIG.pf0_sriov_bar1_enabled {false} \
  CONFIG.pf0_sriov_bar1_prefetchable {false} \
  CONFIG.pf0_sriov_bar1_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar1_size {2} \
  CONFIG.pf0_sriov_bar1_type {N/A} \
  CONFIG.pf0_sriov_bar2_64bit {false} \
  CONFIG.pf0_sriov_bar2_enabled {false} \
  CONFIG.pf0_sriov_bar2_prefetchable {false} \
  CONFIG.pf0_sriov_bar2_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar2_size {2} \
  CONFIG.pf0_sriov_bar2_type {N/A} \
  CONFIG.pf0_sriov_bar3_64bit {false} \
  CONFIG.pf0_sriov_bar3_enabled {false} \
  CONFIG.pf0_sriov_bar3_prefetchable {false} \
  CONFIG.pf0_sriov_bar3_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar3_size {2} \
  CONFIG.pf0_sriov_bar3_type {N/A} \
  CONFIG.pf0_sriov_bar4_64bit {false} \
  CONFIG.pf0_sriov_bar4_enabled {false} \
  CONFIG.pf0_sriov_bar4_prefetchable {false} \
  CONFIG.pf0_sriov_bar4_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar4_size {2} \
  CONFIG.pf0_sriov_bar4_type {N/A} \
  CONFIG.pf0_sriov_bar5_64bit {false} \
  CONFIG.pf0_sriov_bar5_enabled {false} \
  CONFIG.pf0_sriov_bar5_prefetchable {false} \
  CONFIG.pf0_sriov_bar5_scale {Kilobytes} \
  CONFIG.pf0_sriov_bar5_size {2} \
  CONFIG.pf0_sriov_bar5_type {N/A} \
  CONFIG.pf0_sriov_cap_ver {1} \
  CONFIG.pf0_sub_class_interface_menu {16450_compatible_serial_controller} \
  CONFIG.pf0_sub_class_interface_menu_mqdma {Other_memory_controller} \
  CONFIG.pf0_subsystem_id {0007} \
  CONFIG.pf0_subsystem_vendor_id {10EE} \
  CONFIG.pf0_vendor_id_mqdma {10EE} \
  CONFIG.pf1_Use_Class_Code_Lookup_Assistant_mqdma {false} \
  CONFIG.pf1_bar0_64bit {false} \
  CONFIG.pf1_bar0_64bit_mqdma {false} \
  CONFIG.pf1_bar0_enabled {true} \
  CONFIG.pf1_bar0_enabled_mqdma {true} \
  CONFIG.pf1_bar0_index {0} \
  CONFIG.pf1_bar0_prefetchable {false} \
  CONFIG.pf1_bar0_prefetchable_mqdma {false} \
  CONFIG.pf1_bar0_scale {Megabytes} \
  CONFIG.pf1_bar0_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar0_size {32} \
  CONFIG.pf1_bar0_size_mqdma {128} \
  CONFIG.pf1_bar0_type {Memory} \
  CONFIG.pf1_bar0_type_mqdma {DMA} \
  CONFIG.pf1_bar1_64bit {false} \
  CONFIG.pf1_bar1_64bit_mqdma {false} \
  CONFIG.pf1_bar1_enabled {true} \
  CONFIG.pf1_bar1_enabled_mqdma {false} \
  CONFIG.pf1_bar1_index {7} \
  CONFIG.pf1_bar1_prefetchable {false} \
  CONFIG.pf1_bar1_prefetchable_mqdma {false} \
  CONFIG.pf1_bar1_scale {Kilobytes} \
  CONFIG.pf1_bar1_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar1_size {128} \
  CONFIG.pf1_bar1_size_mqdma {128} \
  CONFIG.pf1_bar1_type {Memory} \
  CONFIG.pf1_bar1_type_mqdma {N/A} \
  CONFIG.pf1_bar2_64bit {true} \
  CONFIG.pf1_bar2_64bit_mqdma {false} \
  CONFIG.pf1_bar2_enabled {true} \
  CONFIG.pf1_bar2_enabled_mqdma {false} \
  CONFIG.pf1_bar2_index {7} \
  CONFIG.pf1_bar2_prefetchable {false} \
  CONFIG.pf1_bar2_prefetchable_mqdma {false} \
  CONFIG.pf1_bar2_scale {Kilobytes} \
  CONFIG.pf1_bar2_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar2_size {128} \
  CONFIG.pf1_bar2_size_mqdma {128} \
  CONFIG.pf1_bar2_type {Memory} \
  CONFIG.pf1_bar2_type_mqdma {N/A} \
  CONFIG.pf1_bar3_64bit {false} \
  CONFIG.pf1_bar3_64bit_mqdma {false} \
  CONFIG.pf1_bar3_enabled {false} \
  CONFIG.pf1_bar3_enabled_mqdma {false} \
  CONFIG.pf1_bar3_index {7} \
  CONFIG.pf1_bar3_prefetchable {false} \
  CONFIG.pf1_bar3_prefetchable_mqdma {false} \
  CONFIG.pf1_bar3_scale {Kilobytes} \
  CONFIG.pf1_bar3_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar3_size {128} \
  CONFIG.pf1_bar3_size_mqdma {128} \
  CONFIG.pf1_bar3_type {Memory} \
  CONFIG.pf1_bar3_type_mqdma {N/A} \
  CONFIG.pf1_bar4_64bit {true} \
  CONFIG.pf1_bar4_64bit_mqdma {false} \
  CONFIG.pf1_bar4_enabled {true} \
  CONFIG.pf1_bar4_enabled_mqdma {false} \
  CONFIG.pf1_bar4_index {7} \
  CONFIG.pf1_bar4_prefetchable {false} \
  CONFIG.pf1_bar4_prefetchable_mqdma {false} \
  CONFIG.pf1_bar4_scale {Kilobytes} \
  CONFIG.pf1_bar4_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar4_size {128} \
  CONFIG.pf1_bar4_size_mqdma {128} \
  CONFIG.pf1_bar4_type {Memory} \
  CONFIG.pf1_bar4_type_mqdma {N/A} \
  CONFIG.pf1_bar5_enabled {false} \
  CONFIG.pf1_bar5_enabled_mqdma {false} \
  CONFIG.pf1_bar5_index {7} \
  CONFIG.pf1_bar5_prefetchable {false} \
  CONFIG.pf1_bar5_prefetchable_mqdma {false} \
  CONFIG.pf1_bar5_scale {Kilobytes} \
  CONFIG.pf1_bar5_scale_mqdma {Kilobytes} \
  CONFIG.pf1_bar5_size {128} \
  CONFIG.pf1_bar5_size_mqdma {128} \
  CONFIG.pf1_bar5_type {Memory} \
  CONFIG.pf1_bar5_type_mqdma {N/A} \
  CONFIG.pf1_base_class_menu {Simple_communication_controllers} \
  CONFIG.pf1_base_class_menu_mqdma {Memory_controller} \
  CONFIG.pf1_class_code {070001} \
  CONFIG.pf1_class_code_base {07} \
  CONFIG.pf1_class_code_base_mqdma {05} \
  CONFIG.pf1_class_code_interface {01} \
  CONFIG.pf1_class_code_interface_mqdma {00} \
  CONFIG.pf1_class_code_mqdma {058000} \
  CONFIG.pf1_class_code_sub {00} \
  CONFIG.pf1_class_code_sub_mqdma {80} \
  CONFIG.pf1_device_id {1041} \
  CONFIG.pf1_expansion_rom_enabled {false} \
  CONFIG.pf1_expansion_rom_scale {Kilobytes} \
  CONFIG.pf1_expansion_rom_size {4} \
  CONFIG.pf1_expansion_rom_type {N/A} \
  CONFIG.pf1_msi_enabled {false} \
  CONFIG.pf1_msix_cap_pba_bir {BAR_0} \
  CONFIG.pf1_msix_cap_pba_offset {00000000} \
  CONFIG.pf1_msix_cap_table_bir {BAR_0} \
  CONFIG.pf1_msix_cap_table_offset {00000000} \
  CONFIG.pf1_msix_cap_table_size {000} \
  CONFIG.pf1_msix_enabled {false} \
  CONFIG.pf1_msix_enabled_mqdma {false} \
  CONFIG.pf1_pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pf1_pciebar2axibar_6 {0x0000000000000000} \
  CONFIG.pf1_rbar_cap_bar0 {0x00000000fff0} \
  CONFIG.pf1_rbar_cap_bar1 {0x000000000000} \
  CONFIG.pf1_rbar_cap_bar2 {0x000000000000} \
  CONFIG.pf1_rbar_cap_bar3 {0x000000000000} \
  CONFIG.pf1_rbar_cap_bar4 {0x000000000000} \
  CONFIG.pf1_rbar_cap_bar5 {0x000000000000} \
  CONFIG.pf1_rbar_num {1} \
  CONFIG.pf1_sriov_bar0_64bit {false} \
  CONFIG.pf1_sriov_bar0_enabled {true} \
  CONFIG.pf1_sriov_bar0_prefetchable {false} \
  CONFIG.pf1_sriov_bar0_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar0_size {2} \
  CONFIG.pf1_sriov_bar0_type {DMA} \
  CONFIG.pf1_sriov_bar1_64bit {false} \
  CONFIG.pf1_sriov_bar1_enabled {false} \
  CONFIG.pf1_sriov_bar1_prefetchable {false} \
  CONFIG.pf1_sriov_bar1_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar1_size {2} \
  CONFIG.pf1_sriov_bar1_type {N/A} \
  CONFIG.pf1_sriov_bar2_64bit {false} \
  CONFIG.pf1_sriov_bar2_enabled {false} \
  CONFIG.pf1_sriov_bar2_prefetchable {false} \
  CONFIG.pf1_sriov_bar2_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar2_size {2} \
  CONFIG.pf1_sriov_bar2_type {N/A} \
  CONFIG.pf1_sriov_bar3_64bit {false} \
  CONFIG.pf1_sriov_bar3_enabled {false} \
  CONFIG.pf1_sriov_bar3_prefetchable {false} \
  CONFIG.pf1_sriov_bar3_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar3_size {2} \
  CONFIG.pf1_sriov_bar3_type {N/A} \
  CONFIG.pf1_sriov_bar4_64bit {false} \
  CONFIG.pf1_sriov_bar4_enabled {false} \
  CONFIG.pf1_sriov_bar4_prefetchable {false} \
  CONFIG.pf1_sriov_bar4_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar4_size {2} \
  CONFIG.pf1_sriov_bar4_type {N/A} \
  CONFIG.pf1_sriov_bar5_64bit {false} \
  CONFIG.pf1_sriov_bar5_enabled {false} \
  CONFIG.pf1_sriov_bar5_prefetchable {false} \
  CONFIG.pf1_sriov_bar5_scale {Kilobytes} \
  CONFIG.pf1_sriov_bar5_size {2} \
  CONFIG.pf1_sriov_bar5_type {N/A} \
  CONFIG.pf1_sub_class_interface_menu {16450_compatible_serial_controller} \
  CONFIG.pf1_sub_class_interface_menu_mqdma {Other_memory_controller} \
  CONFIG.pf1_vendor_id {10EE} \
  CONFIG.pf1_vendor_id_mqdma {10EE} \
  CONFIG.pf2_Use_Class_Code_Lookup_Assistant_mqdma {false} \
  CONFIG.pf2_bar0_64bit {false} \
  CONFIG.pf2_bar0_64bit_mqdma {false} \
  CONFIG.pf2_bar0_enabled {true} \
  CONFIG.pf2_bar0_enabled_mqdma {true} \
  CONFIG.pf2_bar0_index {0} \
  CONFIG.pf2_bar0_prefetchable {false} \
  CONFIG.pf2_bar0_prefetchable_mqdma {false} \
  CONFIG.pf2_bar0_scale {Kilobytes} \
  CONFIG.pf2_bar0_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar0_size {128} \
  CONFIG.pf2_bar0_size_mqdma {128} \
  CONFIG.pf2_bar0_type {Memory} \
  CONFIG.pf2_bar0_type_mqdma {DMA} \
  CONFIG.pf2_bar1_64bit {false} \
  CONFIG.pf2_bar1_64bit_mqdma {false} \
  CONFIG.pf2_bar1_enabled {true} \
  CONFIG.pf2_bar1_enabled_mqdma {false} \
  CONFIG.pf2_bar1_index {7} \
  CONFIG.pf2_bar1_prefetchable {false} \
  CONFIG.pf2_bar1_prefetchable_mqdma {false} \
  CONFIG.pf2_bar1_scale {Kilobytes} \
  CONFIG.pf2_bar1_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar1_size {128} \
  CONFIG.pf2_bar1_size_mqdma {128} \
  CONFIG.pf2_bar1_type {Memory} \
  CONFIG.pf2_bar1_type_mqdma {N/A} \
  CONFIG.pf2_bar2_64bit {false} \
  CONFIG.pf2_bar2_64bit_mqdma {false} \
  CONFIG.pf2_bar2_enabled {true} \
  CONFIG.pf2_bar2_enabled_mqdma {false} \
  CONFIG.pf2_bar2_index {7} \
  CONFIG.pf2_bar2_prefetchable {false} \
  CONFIG.pf2_bar2_prefetchable_mqdma {false} \
  CONFIG.pf2_bar2_scale {Kilobytes} \
  CONFIG.pf2_bar2_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar2_size {128} \
  CONFIG.pf2_bar2_size_mqdma {128} \
  CONFIG.pf2_bar2_type {Memory} \
  CONFIG.pf2_bar2_type_mqdma {N/A} \
  CONFIG.pf2_bar3_64bit {false} \
  CONFIG.pf2_bar3_64bit_mqdma {false} \
  CONFIG.pf2_bar3_enabled {true} \
  CONFIG.pf2_bar3_enabled_mqdma {false} \
  CONFIG.pf2_bar3_index {7} \
  CONFIG.pf2_bar3_prefetchable {false} \
  CONFIG.pf2_bar3_prefetchable_mqdma {false} \
  CONFIG.pf2_bar3_scale {Kilobytes} \
  CONFIG.pf2_bar3_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar3_size {128} \
  CONFIG.pf2_bar3_size_mqdma {128} \
  CONFIG.pf2_bar3_type {Memory} \
  CONFIG.pf2_bar3_type_mqdma {N/A} \
  CONFIG.pf2_bar4_64bit {false} \
  CONFIG.pf2_bar4_64bit_mqdma {false} \
  CONFIG.pf2_bar4_enabled {true} \
  CONFIG.pf2_bar4_enabled_mqdma {false} \
  CONFIG.pf2_bar4_index {7} \
  CONFIG.pf2_bar4_prefetchable {false} \
  CONFIG.pf2_bar4_prefetchable_mqdma {false} \
  CONFIG.pf2_bar4_scale {Kilobytes} \
  CONFIG.pf2_bar4_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar4_size {128} \
  CONFIG.pf2_bar4_size_mqdma {128} \
  CONFIG.pf2_bar4_type {Memory} \
  CONFIG.pf2_bar4_type_mqdma {N/A} \
  CONFIG.pf2_bar5_enabled {true} \
  CONFIG.pf2_bar5_enabled_mqdma {false} \
  CONFIG.pf2_bar5_index {7} \
  CONFIG.pf2_bar5_prefetchable {false} \
  CONFIG.pf2_bar5_prefetchable_mqdma {false} \
  CONFIG.pf2_bar5_scale {Kilobytes} \
  CONFIG.pf2_bar5_scale_mqdma {Kilobytes} \
  CONFIG.pf2_bar5_size {128} \
  CONFIG.pf2_bar5_size_mqdma {128} \
  CONFIG.pf2_bar5_type {Memory} \
  CONFIG.pf2_bar5_type_mqdma {N/A} \
  CONFIG.pf2_base_class_menu {Memory_controller} \
  CONFIG.pf2_base_class_menu_mqdma {Memory_controller} \
  CONFIG.pf2_class_code {058000} \
  CONFIG.pf2_class_code_base {05} \
  CONFIG.pf2_class_code_base_mqdma {05} \
  CONFIG.pf2_class_code_interface {00} \
  CONFIG.pf2_class_code_interface_mqdma {00} \
  CONFIG.pf2_class_code_mqdma {058000} \
  CONFIG.pf2_class_code_sub {80} \
  CONFIG.pf2_class_code_sub_mqdma {80} \
  CONFIG.pf2_device_id {1040} \
  CONFIG.pf2_expansion_rom_enabled {false} \
  CONFIG.pf2_expansion_rom_scale {Kilobytes} \
  CONFIG.pf2_expansion_rom_size {4} \
  CONFIG.pf2_expansion_rom_type {N/A} \
  CONFIG.pf2_msi_enabled {false} \
  CONFIG.pf2_msix_enabled_mqdma {false} \
  CONFIG.pf2_pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pf2_pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pf2_rbar_cap_bar0 {0x00000000fff0} \
  CONFIG.pf2_rbar_cap_bar1 {0x000000000000} \
  CONFIG.pf2_rbar_cap_bar2 {0x000000000000} \
  CONFIG.pf2_rbar_cap_bar3 {0x000000000000} \
  CONFIG.pf2_rbar_cap_bar4 {0x000000000000} \
  CONFIG.pf2_rbar_cap_bar5 {0x000000000000} \
  CONFIG.pf2_rbar_num {1} \
  CONFIG.pf2_sriov_bar0_64bit {false} \
  CONFIG.pf2_sriov_bar0_enabled {true} \
  CONFIG.pf2_sriov_bar0_prefetchable {false} \
  CONFIG.pf2_sriov_bar0_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar0_size {2} \
  CONFIG.pf2_sriov_bar0_type {DMA} \
  CONFIG.pf2_sriov_bar1_64bit {false} \
  CONFIG.pf2_sriov_bar1_enabled {false} \
  CONFIG.pf2_sriov_bar1_prefetchable {false} \
  CONFIG.pf2_sriov_bar1_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar1_size {2} \
  CONFIG.pf2_sriov_bar1_type {N/A} \
  CONFIG.pf2_sriov_bar2_64bit {false} \
  CONFIG.pf2_sriov_bar2_enabled {false} \
  CONFIG.pf2_sriov_bar2_prefetchable {false} \
  CONFIG.pf2_sriov_bar2_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar2_size {2} \
  CONFIG.pf2_sriov_bar2_type {N/A} \
  CONFIG.pf2_sriov_bar3_64bit {false} \
  CONFIG.pf2_sriov_bar3_enabled {false} \
  CONFIG.pf2_sriov_bar3_prefetchable {false} \
  CONFIG.pf2_sriov_bar3_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar3_size {2} \
  CONFIG.pf2_sriov_bar3_type {N/A} \
  CONFIG.pf2_sriov_bar4_64bit {false} \
  CONFIG.pf2_sriov_bar4_enabled {false} \
  CONFIG.pf2_sriov_bar4_prefetchable {false} \
  CONFIG.pf2_sriov_bar4_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar4_size {2} \
  CONFIG.pf2_sriov_bar4_type {N/A} \
  CONFIG.pf2_sriov_bar5_64bit {false} \
  CONFIG.pf2_sriov_bar5_enabled {false} \
  CONFIG.pf2_sriov_bar5_prefetchable {false} \
  CONFIG.pf2_sriov_bar5_scale {Kilobytes} \
  CONFIG.pf2_sriov_bar5_size {2} \
  CONFIG.pf2_sriov_bar5_type {N/A} \
  CONFIG.pf2_sub_class_interface_menu {Other_memory_controller} \
  CONFIG.pf2_sub_class_interface_menu_mqdma {Other_memory_controller} \
  CONFIG.pf2_vendor_id_mqdma {10EE} \
  CONFIG.pf3_Use_Class_Code_Lookup_Assistant_mqdma {false} \
  CONFIG.pf3_bar0_64bit {false} \
  CONFIG.pf3_bar0_64bit_mqdma {false} \
  CONFIG.pf3_bar0_enabled {true} \
  CONFIG.pf3_bar0_enabled_mqdma {true} \
  CONFIG.pf3_bar0_index {0} \
  CONFIG.pf3_bar0_prefetchable {false} \
  CONFIG.pf3_bar0_prefetchable_mqdma {false} \
  CONFIG.pf3_bar0_scale {Kilobytes} \
  CONFIG.pf3_bar0_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar0_size {128} \
  CONFIG.pf3_bar0_size_mqdma {128} \
  CONFIG.pf3_bar0_type {Memory} \
  CONFIG.pf3_bar0_type_mqdma {DMA} \
  CONFIG.pf3_bar1_64bit {false} \
  CONFIG.pf3_bar1_64bit_mqdma {false} \
  CONFIG.pf3_bar1_enabled {true} \
  CONFIG.pf3_bar1_enabled_mqdma {false} \
  CONFIG.pf3_bar1_index {7} \
  CONFIG.pf3_bar1_prefetchable {false} \
  CONFIG.pf3_bar1_prefetchable_mqdma {false} \
  CONFIG.pf3_bar1_scale {Kilobytes} \
  CONFIG.pf3_bar1_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar1_size {128} \
  CONFIG.pf3_bar1_size_mqdma {128} \
  CONFIG.pf3_bar1_type {Memory} \
  CONFIG.pf3_bar1_type_mqdma {N/A} \
  CONFIG.pf3_bar2_64bit {false} \
  CONFIG.pf3_bar2_64bit_mqdma {false} \
  CONFIG.pf3_bar2_enabled {true} \
  CONFIG.pf3_bar2_enabled_mqdma {false} \
  CONFIG.pf3_bar2_index {7} \
  CONFIG.pf3_bar2_prefetchable {false} \
  CONFIG.pf3_bar2_prefetchable_mqdma {false} \
  CONFIG.pf3_bar2_scale {Kilobytes} \
  CONFIG.pf3_bar2_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar2_size {128} \
  CONFIG.pf3_bar2_size_mqdma {128} \
  CONFIG.pf3_bar2_type {Memory} \
  CONFIG.pf3_bar2_type_mqdma {N/A} \
  CONFIG.pf3_bar3_64bit {false} \
  CONFIG.pf3_bar3_64bit_mqdma {false} \
  CONFIG.pf3_bar3_enabled {true} \
  CONFIG.pf3_bar3_enabled_mqdma {false} \
  CONFIG.pf3_bar3_index {7} \
  CONFIG.pf3_bar3_prefetchable {false} \
  CONFIG.pf3_bar3_prefetchable_mqdma {false} \
  CONFIG.pf3_bar3_scale {Kilobytes} \
  CONFIG.pf3_bar3_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar3_size {128} \
  CONFIG.pf3_bar3_size_mqdma {128} \
  CONFIG.pf3_bar3_type {Memory} \
  CONFIG.pf3_bar3_type_mqdma {N/A} \
  CONFIG.pf3_bar4_64bit {false} \
  CONFIG.pf3_bar4_64bit_mqdma {false} \
  CONFIG.pf3_bar4_enabled {true} \
  CONFIG.pf3_bar4_enabled_mqdma {false} \
  CONFIG.pf3_bar4_index {7} \
  CONFIG.pf3_bar4_prefetchable {false} \
  CONFIG.pf3_bar4_prefetchable_mqdma {false} \
  CONFIG.pf3_bar4_scale {Kilobytes} \
  CONFIG.pf3_bar4_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar4_size {128} \
  CONFIG.pf3_bar4_size_mqdma {128} \
  CONFIG.pf3_bar4_type {Memory} \
  CONFIG.pf3_bar4_type_mqdma {N/A} \
  CONFIG.pf3_bar5_enabled {true} \
  CONFIG.pf3_bar5_enabled_mqdma {false} \
  CONFIG.pf3_bar5_index {7} \
  CONFIG.pf3_bar5_prefetchable {false} \
  CONFIG.pf3_bar5_prefetchable_mqdma {false} \
  CONFIG.pf3_bar5_scale {Kilobytes} \
  CONFIG.pf3_bar5_scale_mqdma {Kilobytes} \
  CONFIG.pf3_bar5_size {128} \
  CONFIG.pf3_bar5_size_mqdma {128} \
  CONFIG.pf3_bar5_type {Memory} \
  CONFIG.pf3_bar5_type_mqdma {N/A} \
  CONFIG.pf3_base_class_menu {Memory_controller} \
  CONFIG.pf3_base_class_menu_mqdma {Memory_controller} \
  CONFIG.pf3_class_code {058000} \
  CONFIG.pf3_class_code_base {05} \
  CONFIG.pf3_class_code_base_mqdma {05} \
  CONFIG.pf3_class_code_interface {00} \
  CONFIG.pf3_class_code_interface_mqdma {00} \
  CONFIG.pf3_class_code_mqdma {058000} \
  CONFIG.pf3_class_code_sub {80} \
  CONFIG.pf3_class_code_sub_mqdma {80} \
  CONFIG.pf3_device_id {1039} \
  CONFIG.pf3_expansion_rom_enabled {false} \
  CONFIG.pf3_expansion_rom_scale {Kilobytes} \
  CONFIG.pf3_expansion_rom_size {4} \
  CONFIG.pf3_expansion_rom_type {N/A} \
  CONFIG.pf3_msi_enabled {false} \
  CONFIG.pf3_msix_enabled_mqdma {false} \
  CONFIG.pf3_pciebar2axibar_0 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_1 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_2 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_3 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_4 {0x0000000000000000} \
  CONFIG.pf3_pciebar2axibar_5 {0x0000000000000000} \
  CONFIG.pf3_rbar_cap_bar0 {0x00000000fff0} \
  CONFIG.pf3_rbar_cap_bar1 {0x000000000000} \
  CONFIG.pf3_rbar_cap_bar2 {0x000000000000} \
  CONFIG.pf3_rbar_cap_bar3 {0x000000000000} \
  CONFIG.pf3_rbar_cap_bar4 {0x000000000000} \
  CONFIG.pf3_rbar_cap_bar5 {0x000000000000} \
  CONFIG.pf3_rbar_num {1} \
  CONFIG.pf3_sriov_bar0_64bit {false} \
  CONFIG.pf3_sriov_bar0_enabled {true} \
  CONFIG.pf3_sriov_bar0_prefetchable {false} \
  CONFIG.pf3_sriov_bar0_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar0_size {2} \
  CONFIG.pf3_sriov_bar0_type {DMA} \
  CONFIG.pf3_sriov_bar1_64bit {false} \
  CONFIG.pf3_sriov_bar1_enabled {false} \
  CONFIG.pf3_sriov_bar1_prefetchable {false} \
  CONFIG.pf3_sriov_bar1_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar1_size {2} \
  CONFIG.pf3_sriov_bar1_type {N/A} \
  CONFIG.pf3_sriov_bar2_64bit {false} \
  CONFIG.pf3_sriov_bar2_enabled {false} \
  CONFIG.pf3_sriov_bar2_prefetchable {false} \
  CONFIG.pf3_sriov_bar2_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar2_size {2} \
  CONFIG.pf3_sriov_bar2_type {N/A} \
  CONFIG.pf3_sriov_bar3_64bit {false} \
  CONFIG.pf3_sriov_bar3_enabled {false} \
  CONFIG.pf3_sriov_bar3_prefetchable {false} \
  CONFIG.pf3_sriov_bar3_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar3_size {2} \
  CONFIG.pf3_sriov_bar3_type {N/A} \
  CONFIG.pf3_sriov_bar4_64bit {false} \
  CONFIG.pf3_sriov_bar4_enabled {false} \
  CONFIG.pf3_sriov_bar4_prefetchable {false} \
  CONFIG.pf3_sriov_bar4_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar4_size {2} \
  CONFIG.pf3_sriov_bar4_type {N/A} \
  CONFIG.pf3_sriov_bar5_64bit {false} \
  CONFIG.pf3_sriov_bar5_enabled {false} \
  CONFIG.pf3_sriov_bar5_prefetchable {false} \
  CONFIG.pf3_sriov_bar5_scale {Kilobytes} \
  CONFIG.pf3_sriov_bar5_size {2} \
  CONFIG.pf3_sriov_bar5_type {N/A} \
  CONFIG.pf3_sub_class_interface_menu {Other_memory_controller} \
  CONFIG.pf3_sub_class_interface_menu_mqdma {Other_memory_controller} \
  CONFIG.pf3_vendor_id_mqdma {10EE} \
  CONFIG.pf_swap {false} \
  CONFIG.pipe_line_stage {2} \
  CONFIG.pipe_sim {false} \
  CONFIG.pl_link_cap_max_link_speed {5.0_GT/s} \
  CONFIG.pl_link_cap_max_link_width {X4} \
  CONFIG.plltype {QPLL1} \
  CONFIG.post_synth_sim_en {false} \
  CONFIG.prog_usr_irq_vec_map {false} \
  CONFIG.rbar_enable {false} \
  CONFIG.rcfg_nph_fix_en {false} \
  CONFIG.ref_clk_freq {100_MHz} \
  CONFIG.runbit_fix {false} \
  CONFIG.rx_detect {Default} \
  CONFIG.s_axi_id_width {4} \
  CONFIG.select_quad {GTH_Quad_128} \
  CONFIG.set_finite_credit {false} \
  CONFIG.shell_bridge {false} \
  CONFIG.silicon_rev {Pre-Production} \
  CONFIG.sim_model {NO} \
  CONFIG.slot_cap_reg {00000040} \
  CONFIG.soft_reset_en {false} \
  CONFIG.split_dma {false} \
  CONFIG.split_dma_single_pf {false} \
  CONFIG.sys_reset_polarity {ACTIVE_LOW} \
  CONFIG.tandem_enable_rfsoc {false} \
  CONFIG.timeout0_sel {14} \
  CONFIG.timeout1_sel {15} \
  CONFIG.timeout_mult {3} \
  CONFIG.tl_credits_cd {15} \
  CONFIG.tl_credits_ch {15} \
  CONFIG.tl_pf_enable_reg {1} \
  CONFIG.tl_tx_mux_strict_priority {false} \
  CONFIG.two_bypass_bar {false} \
  CONFIG.type1_membase_memlimit_enable {Disabled} \
  CONFIG.type1_prefetchable_membase_memlimit {Disabled} \
  CONFIG.use_standard_interfaces {false} \
  CONFIG.user_pf_two_axilite_bar_en {false} \
  CONFIG.usplus_es1_seqnum_bypass {false} \
  CONFIG.usr_irq_exdes {false} \
  CONFIG.usrint_expn {false} \
  CONFIG.vcu118_board {false} \
  CONFIG.vcu1525_ddr_ex {false} \
  CONFIG.vdm_en {false} \
  CONFIG.vendor_id {10EE} \
  CONFIG.versal {false} \
  CONFIG.virtio_exdes {false} \
  CONFIG.virtio_perf_exdes {false} \
  CONFIG.vu9p_board {false} \
  CONFIG.vu9p_tul_ex {false} \
  CONFIG.xdma_axi_intf_mm {AXI_Memory_Mapped} \
  CONFIG.xdma_axilite_slave {false} \
  CONFIG.xdma_dsc_bypass {false} \
  CONFIG.xdma_en {true} \
  CONFIG.xdma_non_incremental_exdes {false} \
  CONFIG.xdma_num_usr_irq {1} \
  CONFIG.xdma_pcie_64bit_en {true} \
  CONFIG.xdma_pcie_prefetchable {true} \
  CONFIG.xdma_rnum_chnl {2} \
  CONFIG.xdma_rnum_rids {32} \
  CONFIG.xdma_scale {Kilobytes} \
  CONFIG.xdma_size {64} \
  CONFIG.xdma_st_infinite_desc_exdes {false} \
  CONFIG.xdma_sts_ports {false} \
  CONFIG.xdma_wnum_chnl {2} \
  CONFIG.xdma_wnum_rids {16} \
  CONFIG.xlnx_ref_board {None} " [get_ips saturn_top_xdma_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_util_vector_logic_3_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_util_vector_logic_3_0 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_util_vector_logic_2_1'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_util_vector_logic_2_1 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_util_vector_logic_2_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_util_vector_logic_2_0 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_util_vector_logic_1_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_util_vector_logic_1_0 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_util_vector_logic_0_2'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_util_vector_logic_0_2 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_util_vector_logic_0_15'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_util_vector_logic_0_15 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_util_vector_logic_0_14'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_util_vector_logic_0_14 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_util_vector_logic_0_13'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_util_vector_logic_0_13 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_util_vector_logic_0_11'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_util_vector_logic_0_11 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_util_vector_logic_0_10'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_util_vector_logic_0_10 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_util_vector_logic_0_1'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_util_vector_logic_0_1 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_util_vector_logic_0_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_util_vector_logic_0_0 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_util_ds_buf_5_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_util_ds_buf_5_0 (xilinx.com:ip:util_ds_buf:2.2) from (Rev. 27) to (Rev. 30)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_util_ds_buf_4_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_util_ds_buf_4_0 (xilinx.com:ip:util_ds_buf:2.2) from (Rev. 27) to (Rev. 30)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_selectio_wiz_2_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_selectio_wiz_2_0 (xilinx.com:ip:selectio_wiz:5.1) from (Rev. 16) to (Rev. 17)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_selectio_wiz_0_3'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_selectio_wiz_0_3 (xilinx.com:ip:selectio_wiz:5.1) from (Rev. 16) to (Rev. 17)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_selectio_wiz_0_2'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_selectio_wiz_0_2 (xilinx.com:ip:selectio_wiz:5.1) from (Rev. 16) to (Rev. 17)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_selectio_wiz_0_1'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_selectio_wiz_0_1 (xilinx.com:ip:selectio_wiz:5.1) from (Rev. 16) to (Rev. 17)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_selectio_wiz_0_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_selectio_wiz_0_0 (xilinx.com:ip:selectio_wiz:5.1) from (Rev. 16) to (Rev. 17)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_pci_clk_buf_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_pci_clk_buf_0 (xilinx.com:ip:util_ds_buf:2.2) from (Rev. 27) to (Rev. 30)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_fir_compiler_0_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_fir_compiler_0_0 (xilinx.com:ip:fir_compiler:7.2) from (Rev. 17) to (Rev. 19)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_dds_compiler_0_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_dds_compiler_0_0 (xilinx.com:ip:dds_compiler:6.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_cordic_0_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_cordic_0_0 (xilinx.com:ip:cordic:6.0) from (Rev. 17) to (Rev. 19)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_clk_wiz_0_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_clk_wiz_0_0 (xilinx.com:ip:clk_wiz:6.0) from (Rev. 9) to (Rev. 12)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_cic_compiler_1_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_cic_compiler_1_0 (xilinx.com:ip:cic_compiler:4.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_cic_compiler_0_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_cic_compiler_0_0 (xilinx.com:ip:cic_compiler:4.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_dwidth_converter_fir_to_IQ_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_dwidth_converter_fir_to_IQ_0 (xilinx.com:ip:axis_dwidth_converter:1.1) from (Rev. 24) to (Rev. 27)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_dwidth_converter_64to32bit_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_dwidth_converter_64to32bit_0 (xilinx.com:ip:axis_dwidth_converter:1.1) from (Rev. 24) to (Rev. 27)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_dwidth_converter_1_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_dwidth_converter_1_0 (xilinx.com:ip:axis_dwidth_converter:1.1) from (Rev. 24) to (Rev. 27)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_dwidth_converter_0_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_dwidth_converter_0_0 (xilinx.com:ip:axis_dwidth_converter:1.1) from (Rev. 24) to (Rev. 27)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_data_fifo_codecspk_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_data_fifo_codecspk_0 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 7) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_data_fifo_codecmic_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_data_fifo_codecmic_0 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 7) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_data_fifo_DUC_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_data_fifo_DUC_0 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 7) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_data_fifo_DDC0_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_data_fifo_DDC0_0 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 7) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_data_fifo_1_3'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_data_fifo_1_3 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 7) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_data_fifo_1_2'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_data_fifo_1_2 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 7) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_data_fifo_1_1'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_data_fifo_1_1 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 7) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_data_fifo_1_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_data_fifo_1_0 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 7) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_data_fifo_0_6'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_data_fifo_0_6 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 7) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_data_fifo_0_5'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_data_fifo_0_5 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 7) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_data_fifo_0_4'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_data_fifo_0_4 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 7) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_data_fifo_0_3'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_data_fifo_0_3 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 7) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_data_fifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_data_fifo_0_2 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 7) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_data_fifo_0_1'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_data_fifo_0_1 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 7) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_data_fifo_0_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_data_fifo_0_0 (xilinx.com:ip:axis_data_fifo:2.0) from (Rev. 7) to (Rev. 10)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_combiner_0_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_combiner_0_0 (xilinx.com:ip:axis_combiner:1.1) from (Rev. 23) to (Rev. 26)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axis_broadcaster_cic_path_split_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axis_broadcaster_cic_path_split_0 (xilinx.com:ip:axis_broadcaster:1.1) from (Rev. 24) to (Rev. 27)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axi_quad_spi_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of saturn_top_axi_quad_spi_0_0 (xilinx.com:ip:axi_quad_spi:3.2) from (Rev. 24) to (Rev. 27)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S_AXI4_ID_WIDTH' from '4' to '0' has been ignored for IP 'saturn_top_axi_quad_spi_0_0'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 -user_name saturn_top_axi_quad_spi_0_0
set_property -dict "\
  CONFIG.AXI_LITE.ADDR_WIDTH {7} \
  CONFIG.AXI_LITE.ARUSER_WIDTH {0} \
  CONFIG.AXI_LITE.AWUSER_WIDTH {0} \
  CONFIG.AXI_LITE.BUSER_WIDTH {0} \
  CONFIG.AXI_LITE.CLK_DOMAIN {saturn_top_xdma_0_0_axi_aclk} \
  CONFIG.AXI_LITE.DATA_WIDTH {32} \
  CONFIG.AXI_LITE.FREQ_HZ {125000000} \
  CONFIG.AXI_LITE.HAS_BRESP {1} \
  CONFIG.AXI_LITE.HAS_BURST {0} \
  CONFIG.AXI_LITE.HAS_CACHE {0} \
  CONFIG.AXI_LITE.HAS_LOCK {0} \
  CONFIG.AXI_LITE.HAS_PROT {0} \
  CONFIG.AXI_LITE.HAS_QOS {0} \
  CONFIG.AXI_LITE.HAS_REGION {0} \
  CONFIG.AXI_LITE.HAS_RRESP {1} \
  CONFIG.AXI_LITE.HAS_WSTRB {1} \
  CONFIG.AXI_LITE.ID_WIDTH {0} \
  CONFIG.AXI_LITE.INSERT_VIP {0} \
  CONFIG.AXI_LITE.MAX_BURST_LENGTH {1} \
  CONFIG.AXI_LITE.NUM_READ_OUTSTANDING {2} \
  CONFIG.AXI_LITE.NUM_READ_THREADS {1} \
  CONFIG.AXI_LITE.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.AXI_LITE.NUM_WRITE_THREADS {1} \
  CONFIG.AXI_LITE.PHASE {0.0} \
  CONFIG.AXI_LITE.PROTOCOL {AXI4LITE} \
  CONFIG.AXI_LITE.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.AXI_LITE.RUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_LITE.RUSER_WIDTH {0} \
  CONFIG.AXI_LITE.SUPPORTS_NARROW_BURST {0} \
  CONFIG.AXI_LITE.WUSER_BITS_PER_BYTE {0} \
  CONFIG.AXI_LITE.WUSER_WIDTH {0} \
  CONFIG.Async_Clk {0} \
  CONFIG.C_BYTE_LEVEL_INTERRUPT_EN {0} \
  CONFIG.C_DUAL_QUAD_MODE {0} \
  CONFIG.C_FAMILY {artix7} \
  CONFIG.C_FIFO_DEPTH {256} \
  CONFIG.C_INSTANCE {axi_quad_spi_inst} \
  CONFIG.C_NUM_SS_BITS {1} \
  CONFIG.C_NUM_TRANSFER_BITS {8} \
  CONFIG.C_SCK_RATIO {2} \
  CONFIG.C_SCK_RATIO1 {1} \
  CONFIG.C_SELECT_XPM {0} \
  CONFIG.C_SHARED_STARTUP {0} \
  CONFIG.C_SPI_MEMORY {3} \
  CONFIG.C_SPI_MEM_ADDR_BITS {24} \
  CONFIG.C_SPI_MODE {2} \
  CONFIG.C_SUB_FAMILY {artix7} \
  CONFIG.C_S_AXI4_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S_AXI4_HIGHADDR {0x00000000} \
  CONFIG.C_S_AXI4_ID_WIDTH {0} \
  CONFIG.C_TYPE_OF_AXI4_INTERFACE {0} \
  CONFIG.C_USE_STARTUP {1} \
  CONFIG.C_USE_STARTUP_INT {1} \
  CONFIG.C_XIP_MODE {0} \
  CONFIG.C_XIP_PERF_MODE {1} \
  CONFIG.Component_Name {saturn_top_axi_quad_spi_0_0} \
  CONFIG.FIFO_INCLUDED {1} \
  CONFIG.Master_mode {1} \
  CONFIG.Multiples16 {1} \
  CONFIG.QSPI_BOARD_INTERFACE {Custom} \
  CONFIG.SPI_0.BOARD.ASSOCIATED_PARAM {QSPI_BOARD_INTERFACE} \
  CONFIG.UC_FAMILY {0} \
  CONFIG.USE_BOARD_FLOW {false} \
  CONFIG.interrupt.PortWidth {1} \
  CONFIG.interrupt.SENSITIVITY {EDGE_RISING} \
  CONFIG.lite_clk.ASSOCIATED_BUSIF {AXI_LITE} \
  CONFIG.lite_clk.ASSOCIATED_PORT {} \
  CONFIG.lite_clk.ASSOCIATED_RESET {s_axi_aresetn} \
  CONFIG.lite_clk.CLK_DOMAIN {saturn_top_xdma_0_0_axi_aclk} \
  CONFIG.lite_clk.FREQ_HZ {125000000} \
  CONFIG.lite_clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.lite_clk.INSERT_VIP {0} \
  CONFIG.lite_clk.PHASE {0.0} \
  CONFIG.lite_reset.INSERT_VIP {0} \
  CONFIG.lite_reset.POLARITY {ACTIVE_LOW} \
  CONFIG.spi_clk.ASSOCIATED_BUSIF {SPI_0} \
  CONFIG.spi_clk.ASSOCIATED_PORT {} \
  CONFIG.spi_clk.ASSOCIATED_RESET {} \
  CONFIG.spi_clk.CLK_DOMAIN {saturn_top_xdma_0_0_axi_aclk} \
  CONFIG.spi_clk.FREQ_HZ {125000000} \
  CONFIG.spi_clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.spi_clk.INSERT_VIP {0} \
  CONFIG.spi_clk.PHASE {0.0} " [get_ips saturn_top_axi_quad_spi_0_0]







Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axi_interconnect_lite_125_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axi_interconnect_lite_125_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 26) to (Rev. 29)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axi_interconnect_lite_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axi_interconnect_lite_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 26) to (Rev. 29)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axi_interconnect_122_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axi_interconnect_122_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 26) to (Rev. 29)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:15:06 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'saturn_top_axi_interconnect_0_0'

1. Summary
----------

SUCCESS in the upgrade of saturn_top_axi_interconnect_0_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 26) to (Rev. 29)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:01:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'audio_codec_dds_compiler_0_0'

1. Summary
----------

SUCCESS in the upgrade of audio_codec_dds_compiler_0_0 (xilinx.com:ip:dds_compiler:6.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:01:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'audio_codec_axis_subset_converter_0_0'

1. Summary
----------

SUCCESS in the upgrade of audio_codec_axis_subset_converter_0_0 (xilinx.com:ip:axis_subset_converter:1.1) from (Rev. 25) to (Rev. 28)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:01:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'audio_codec_axis_combiner_0_0'

1. Summary
----------

SUCCESS in the upgrade of audio_codec_axis_combiner_0_0 (xilinx.com:ip:axis_combiner:1.1) from (Rev. 23) to (Rev. 26)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:01:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'audio_codec_axis_broadcaster_1_0'

1. Summary
----------

SUCCESS in the upgrade of audio_codec_axis_broadcaster_1_0 (xilinx.com:ip:axis_broadcaster:1.1) from (Rev. 24) to (Rev. 27)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 13:01:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'audio_codec_axis_broadcaster_0_0'

1. Summary
----------

SUCCESS in the upgrade of audio_codec_axis_broadcaster_0_0 (xilinx.com:ip:axis_broadcaster:1.1) from (Rev. 24) to (Rev. 27)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:59:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'TX_DUC_xlconstant_16x0_0'

1. Summary
----------

SUCCESS in the update of TX_DUC_xlconstant_16x0_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:59:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'TX_DUC_mult_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of TX_DUC_mult_gen_0_0 (xilinx.com:ip:mult_gen:12.0) from (Rev. 17) to (Rev. 18)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:59:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'TX_DUC_fir_compiler_0_0'

1. Summary
----------

SUCCESS in the upgrade of TX_DUC_fir_compiler_0_0 (xilinx.com:ip:fir_compiler:7.2) from (Rev. 17) to (Rev. 19)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:59:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'TX_DUC_dds_compiler_txfreq_0'

1. Summary
----------

SUCCESS in the upgrade of TX_DUC_dds_compiler_txfreq_0 (xilinx.com:ip:dds_compiler:6.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:59:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'TX_DUC_cmpy_0_0'

1. Summary
----------

SUCCESS in the upgrade of TX_DUC_cmpy_0_0 (xilinx.com:ip:cmpy:6.0) from (Rev. 20) to (Rev. 21)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:59:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'TX_DUC_cic_compiler_1_0'

1. Summary
----------

SUCCESS in the upgrade of TX_DUC_cic_compiler_1_0 (xilinx.com:ip:cic_compiler:4.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:59:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'TX_DUC_cic_compiler_0_0'

1. Summary
----------

SUCCESS in the upgrade of TX_DUC_cic_compiler_0_0 (xilinx.com:ip:cic_compiler:4.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:59:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'TX_DUC_axis_dwidth_converter_fir_to_IQ_0'

1. Summary
----------

SUCCESS in the upgrade of TX_DUC_axis_dwidth_converter_fir_to_IQ_0 (xilinx.com:ip:axis_dwidth_converter:1.1) from (Rev. 24) to (Rev. 27)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:59:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'TX_DUC_axis_dwidth_converter_0_0'

1. Summary
----------

SUCCESS in the upgrade of TX_DUC_axis_dwidth_converter_0_0 (xilinx.com:ip:axis_dwidth_converter:1.1) from (Rev. 24) to (Rev. 27)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:59:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'TX_DUC_axis_combiner_0_0'

1. Summary
----------

SUCCESS in the upgrade of TX_DUC_axis_combiner_0_0 (xilinx.com:ip:axis_combiner:1.1) from (Rev. 23) to (Rev. 26)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:59:09 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'TX_DUC_axis_broadcaster_cic_path_split_0'

1. Summary
----------

SUCCESS in the upgrade of TX_DUC_axis_broadcaster_cic_path_split_0 (xilinx.com:ip:axis_broadcaster:1.1) from (Rev. 24) to (Rev. 27)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:55:40 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'IQ_Modulation_Select_xlconst_amplQ_0'

1. Summary
----------

SUCCESS in the update of IQ_Modulation_Select_xlconst_amplQ_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:55:40 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'IQ_Modulation_Select_util_vector_TXgate1_0'

1. Summary
----------

SUCCESS in the upgrade of IQ_Modulation_Select_util_vector_TXgate1_0 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:55:40 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'IQ_Modulation_Select_util_vector_OR_TXgate_0'

1. Summary
----------

SUCCESS in the upgrade of IQ_Modulation_Select_util_vector_OR_TXgate_0 (xilinx.com:ip:util_vector_logic:2.0) from (Rev. 1) to (Rev. 2)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:55:40 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'IQ_Modulation_Select_dds_compiler_testsource_0'

1. Summary
----------

SUCCESS in the upgrade of IQ_Modulation_Select_dds_compiler_testsource_0 (xilinx.com:ip:dds_compiler:6.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:55:40 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'IQ_Modulation_Select_blk_mem_gen_0_0'

1. Summary
----------

SUCCESS in the upgrade of IQ_Modulation_Select_blk_mem_gen_0_0 (xilinx.com:ip:blk_mem_gen:8.4) from (Rev. 5) to (Rev. 6)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:55:40 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'IQ_Modulation_Select_axis_subset_converter_32to48bit_0'

1. Summary
----------

SUCCESS in the upgrade of IQ_Modulation_Select_axis_subset_converter_32to48bit_0 (xilinx.com:ip:axis_subset_converter:1.1) from (Rev. 25) to (Rev. 28)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:55:40 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'IQ_Modulation_Select_axi_bram_ctrl_0_0'

1. Summary
----------

SUCCESS in the upgrade of IQ_Modulation_Select_axi_bram_ctrl_0_0 (xilinx.com:ip:axi_bram_ctrl:4.1) from (Rev. 6) to (Rev. 8)

2. Upgrade messages
-------------------

WARNING: upgrade cannot remove parameter C_SELECT_XPM : there is no parameter called C_SELECT_XPM in axi_bram_ctrl_v4_1






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_xlconstant_80_0'

1. Summary
----------

SUCCESS in the update of DDC_Block_xlconstant_80_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_xlconstant_7bits0_0'

1. Summary
----------

SUCCESS in the update of DDC_Block_xlconstant_7bits0_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_xlconstant_40_0'

1. Summary
----------

SUCCESS in the update of DDC_Block_xlconstant_40_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_xlconstant_320_0'

1. Summary
----------

SUCCESS in the update of DDC_Block_xlconstant_320_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_xlconstant_20_0'

1. Summary
----------

SUCCESS in the update of DDC_Block_xlconstant_20_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_xlconstant_16bits0_0'

1. Summary
----------

SUCCESS in the update of DDC_Block_xlconstant_16bits0_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_xlconstant_160_0'

1. Summary
----------

SUCCESS in the update of DDC_Block_xlconstant_160_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_xlconstant_10_0'

1. Summary
----------

SUCCESS in the update of DDC_Block_xlconstant_10_0 (xilinx.com:ip:xlconstant:1.1 (Rev. 7)) to current project options.






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_fir_compiler_0_0'

1. Summary
----------

SUCCESS in the upgrade of DDC_Block_fir_compiler_0_0 (xilinx.com:ip:fir_compiler:7.2) from (Rev. 17) to (Rev. 19)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_dds_compiler_0_0'

1. Summary
----------

SUCCESS in the upgrade of DDC_Block_dds_compiler_0_0 (xilinx.com:ip:dds_compiler:6.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_cmpy_0_0'

1. Summary
----------

SUCCESS in the upgrade of DDC_Block_cmpy_0_0 (xilinx.com:ip:cmpy:6.0) from (Rev. 20) to (Rev. 21)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_cic_compiler_1_0'

1. Summary
----------

SUCCESS in the upgrade of DDC_Block_cic_compiler_1_0 (xilinx.com:ip:cic_compiler:4.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_cic_compiler_0_0'

1. Summary
----------

SUCCESS in the upgrade of DDC_Block_cic_compiler_0_0 (xilinx.com:ip:cic_compiler:4.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_axis_subset_converter_1_1'

1. Summary
----------

SUCCESS in the upgrade of DDC_Block_axis_subset_converter_1_1 (xilinx.com:ip:axis_subset_converter:1.1) from (Rev. 25) to (Rev. 28)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_axis_subset_converter_1_0'

1. Summary
----------

SUCCESS in the upgrade of DDC_Block_axis_subset_converter_1_0 (xilinx.com:ip:axis_subset_converter:1.1) from (Rev. 25) to (Rev. 28)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_axis_subset_converter_0_0'

1. Summary
----------

SUCCESS in the upgrade of DDC_Block_axis_subset_converter_0_0 (xilinx.com:ip:axis_subset_converter:1.1) from (Rev. 25) to (Rev. 28)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_axis_dwidth_converter_1_0'

1. Summary
----------

SUCCESS in the upgrade of DDC_Block_axis_dwidth_converter_1_0 (xilinx.com:ip:axis_dwidth_converter:1.1) from (Rev. 24) to (Rev. 27)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_axis_dwidth_converter_0_0'

1. Summary
----------

SUCCESS in the upgrade of DDC_Block_axis_dwidth_converter_0_0 (xilinx.com:ip:axis_dwidth_converter:1.1) from (Rev. 24) to (Rev. 27)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_axis_combiner_0_0'

1. Summary
----------

SUCCESS in the upgrade of DDC_Block_axis_combiner_0_0 (xilinx.com:ip:axis_combiner:1.1) from (Rev. 23) to (Rev. 26)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_axis_broadcaster_1_0'

1. Summary
----------

SUCCESS in the upgrade of DDC_Block_axis_broadcaster_1_0 (xilinx.com:ip:axis_broadcaster:1.1) from (Rev. 24) to (Rev. 27)






Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 27 12:53:44 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
---------------------------------------------------------------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_axis_broadcaster_0_0'

1. Summary
----------

SUCCESS in the upgrade of DDC_Block_axis_broadcaster_0_0 (xilinx.com:ip:axis_broadcaster:1.1) from (Rev. 24) to (Rev. 27)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr  4 17:52:51 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_fir_compiler_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DDC_Block_fir_compiler_0_0 (xilinx.com:ip:fir_compiler:7.2 (Rev. 17)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DDC_Block_fir_compiler_0_0'. These changes may impact your design.


-Upgraded port 's_axis_data_tdata' width 32 differs from original width 24


3. Customization warnings
-------------------------

Parameter 'TDATA_NUM_BYTES' is no longer present on the upgraded IP 'DDC_Block_fir_compiler_0_0', and cannot be set to '4'

Parameter 'LAYERED_METADATA' is no longer present on the upgraded IP 'DDC_Block_fir_compiler_0_0', and cannot be set to 'xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 59} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 27} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 27} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:fir_compiler:7.2 -user_name DDC_Block_fir_compiler_0_0
set_property -dict "\
  CONFIG.BestPrecision {false} \
  CONFIG.Blank_Output {false} \
  CONFIG.Channel_Sequence {Basic} \
  CONFIG.Clock_Frequency {122.88} \
  CONFIG.CoefficientSource {COE_File} \
  CONFIG.CoefficientVector {6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6} \
  CONFIG.Coefficient_Buffer_Type {Automatic} \
  CONFIG.Coefficient_Fanout {true} \
  CONFIG.Coefficient_File {../../../../../../../sources/coefficientfiles/tx1024cfirImpulse.coe} \
  CONFIG.Coefficient_Fractional_Bits {20} \
  CONFIG.Coefficient_Reload {false} \
  CONFIG.Coefficient_Sets {1} \
  CONFIG.Coefficient_Sign {Signed} \
  CONFIG.Coefficient_Structure {Inferred} \
  CONFIG.Coefficient_Width {18} \
  CONFIG.ColumnConfig {13} \
  CONFIG.Component_Name {DDC_Block_fir_compiler_0_0} \
  CONFIG.Control_Broadcast_Fanout {true} \
  CONFIG.Control_Column_Fanout {true} \
  CONFIG.Control_LUT_Pipeline {true} \
  CONFIG.Control_Path_Fanout {true} \
  CONFIG.DATA_Has_TLAST {Not_Required} \
  CONFIG.DATA_TUSER_Width {1} \
  CONFIG.Data_Buffer_Type {Automatic} \
  CONFIG.Data_Fractional_Bits {0} \
  CONFIG.Data_Path_Broadcast {false} \
  CONFIG.Data_Path_Fanout {true} \
  CONFIG.Data_Sign {Signed} \
  CONFIG.Data_Width {25} \
  CONFIG.Decimation_Rate {8} \
  CONFIG.Disable_Half_Band_Centre_Tap {false} \
  CONFIG.DisplayReloadOrder {false} \
  CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} \
  CONFIG.Filter_Selection {1} \
  CONFIG.Filter_Type {Decimation} \
  CONFIG.GUI_Behaviour {Coregen} \
  CONFIG.Gen_MIF_Files {false} \
  CONFIG.Gen_MIF_from_COE {false} \
  CONFIG.Gen_MIF_from_Spec {false} \
  CONFIG.HardwareOversamplingRate {1} \
  CONFIG.Has_ACLKEN {false} \
  CONFIG.Has_ARESETn {true} \
  CONFIG.Input_Buffer_Type {Automatic} \
  CONFIG.Inter_Column_Pipe_Length {4} \
  CONFIG.Interpolation_Rate {1} \
  CONFIG.M_AXIS_DATA.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.M_AXIS_DATA.FREQ_HZ {122880000} \
  CONFIG.M_AXIS_DATA.HAS_TKEEP {0} \
  CONFIG.M_AXIS_DATA.HAS_TLAST {0} \
  CONFIG.M_AXIS_DATA.HAS_TREADY {1} \
  CONFIG.M_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.M_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.M_AXIS_DATA.LAYERED_METADATA {xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 60} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 8} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}} \
  CONFIG.M_AXIS_DATA.PHASE {0.0} \
  CONFIG.M_AXIS_DATA.TDATA_NUM_BYTES {4} \
  CONFIG.M_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.M_DATA_Has_TREADY {true} \
  CONFIG.M_DATA_Has_TUSER {Not_Required} \
  CONFIG.Multi_Column_Support {Automatic} \
  CONFIG.No_BRAM_Read_First_Mode {true} \
  CONFIG.No_SRL_Attributes {false} \
  CONFIG.Num_Reload_Slots {1} \
  CONFIG.Number_Channels {2} \
  CONFIG.Number_Paths {1} \
  CONFIG.Optimal_Column_Lengths {true} \
  CONFIG.Optimization_Goal {Speed} \
  CONFIG.Optimization_List {Data_Path_Fanout,Pre-Adder_Pipeline,Coefficient_Fanout,Control_Path_Fanout,Control_Column_Fanout,Control_Broadcast_Fanout,Control_LUT_Pipeline,No_BRAM_Read_First_Mode,Optimal_Column_Lengths,Other} \
  CONFIG.Optimization_Selection {All} \
  CONFIG.Other {true} \
  CONFIG.Output_Buffer_Type {Automatic} \
  CONFIG.Output_Rounding_Mode {Truncate_LSBs} \
  CONFIG.Output_Width {27} \
  CONFIG.Passband_Max {0.5} \
  CONFIG.Passband_Min {0.0} \
  CONFIG.Pattern_List {P4-0,P4-1,P4-2,P4-3,P4-4} \
  CONFIG.Pre_Adder_Pipeline {true} \
  CONFIG.Preference_For_Other_Storage {Automatic} \
  CONFIG.Quantization {Quantize_Only} \
  CONFIG.RateSpecification {Frequency_Specification} \
  CONFIG.Rate_Change_Type {Integer} \
  CONFIG.Reload_File {no_coe_file_loaded} \
  CONFIG.Reset_Data_Vector {true} \
  CONFIG.S_AXIS_DATA.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.S_AXIS_DATA.FREQ_HZ {122880000} \
  CONFIG.S_AXIS_DATA.HAS_TKEEP {0} \
  CONFIG.S_AXIS_DATA.HAS_TLAST {0} \
  CONFIG.S_AXIS_DATA.HAS_TREADY {1} \
  CONFIG.S_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.S_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.S_AXIS_DATA.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS_DATA.PHASE {0.0} \
  CONFIG.S_AXIS_DATA.TDATA_NUM_BYTES {3} \
  CONFIG.S_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.S_CONFIG_Method {Single} \
  CONFIG.S_CONFIG_Sync_Mode {On_Vector} \
  CONFIG.S_DATA_Has_FIFO {true} \
  CONFIG.S_DATA_Has_TUSER {Not_Required} \
  CONFIG.SamplePeriod {1} \
  CONFIG.Sample_Frequency {12.288} \
  CONFIG.Select_Pattern {All} \
  CONFIG.Stopband_Max {1.0} \
  CONFIG.Stopband_Min {0.5} \
  CONFIG.Zero_Pack_Factor {1} \
  CONFIG.aclk_intf.ASSOCIATED_BUSIF {S_AXIS_CONFIG:M_AXIS_DATA:S_AXIS_DATA:S_AXIS_RELOAD} \
  CONFIG.aclk_intf.ASSOCIATED_CLKEN {aclken} \
  CONFIG.aclk_intf.ASSOCIATED_PORT {} \
  CONFIG.aclk_intf.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk_intf.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.aclk_intf.FREQ_HZ {122880000} \
  CONFIG.aclk_intf.FREQ_TOLERANCE_HZ {0} \
  CONFIG.aclk_intf.INSERT_VIP {0} \
  CONFIG.aclk_intf.PHASE {0.0} \
  CONFIG.aclken_intf.POLARITY {ACTIVE_HIGH} \
  CONFIG.aresetn_intf.INSERT_VIP {0} \
  CONFIG.aresetn_intf.POLARITY {ACTIVE_LOW} \
  CONFIG.event_s_config_tlast_missing_intf.PortWidth {1} \
  CONFIG.event_s_config_tlast_missing_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_config_tlast_unexpected_intf.PortWidth {1} \
  CONFIG.event_s_config_tlast_unexpected_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_data_chanid_incorrect_intf.PortWidth {1} \
  CONFIG.event_s_data_chanid_incorrect_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_data_tlast_missing_intf.PortWidth {1} \
  CONFIG.event_s_data_tlast_missing_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_data_tlast_unexpected_intf.PortWidth {1} \
  CONFIG.event_s_data_tlast_unexpected_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_reload_tlast_missing_intf.PortWidth {1} \
  CONFIG.event_s_reload_tlast_missing_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_s_reload_tlast_unexpected_intf.PortWidth {1} \
  CONFIG.event_s_reload_tlast_unexpected_intf.SENSITIVITY {EDGE_RISING} " [get_ips DDC_Block_fir_compiler_0_0]







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr  4 17:52:51 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_cmpy_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DDC_Block_cmpy_0_0 (xilinx.com:ip:cmpy:6.0 (Rev. 20)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DDC_Block_cmpy_0_0'. These changes may impact your design.


-Upgraded port 'm_axis_dout_tdata' width 48 differs from original width 32


3. Customization warnings
-------------------------

Parameter 'TDATA_NUM_BYTES' is no longer present on the upgraded IP 'DDC_Block_cmpy_0_0', and cannot be set to '6'

Parameter 'LAYERED_METADATA' is no longer present on the upgraded IP 'DDC_Block_cmpy_0_0', and cannot be set to 'xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency set_width format long minimum {} maximum {}} value 24} stride {attribs {resolve_type generated dependency set_stride format long minimum {} maximum {}} value 24} real {fixed {fractwidth {attribs {resolve_type generated dependency set_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_a_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated dependency a_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency a_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency b_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency b_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency b_offset format long minimum {} maximum {}} value 0}}} field_ctrl_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ctrl_tuser} enabled {attribs {resolve_type generated dependency ctrl_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency ctrl_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency ctrl_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:cmpy:6.0 -user_name DDC_Block_cmpy_0_0
set_property -dict "\
  CONFIG.ACLKEN {false} \
  CONFIG.APortWidth {16} \
  CONFIG.ARESETN {false} \
  CONFIG.ATUSERWidth {1} \
  CONFIG.BPortWidth {16} \
  CONFIG.BTUSERWidth {1} \
  CONFIG.CTRLTUSERWidth {1} \
  CONFIG.Component_Name {DDC_Block_cmpy_0_0} \
  CONFIG.FlowControl {NonBlocking} \
  CONFIG.HasATLAST {false} \
  CONFIG.HasATUSER {false} \
  CONFIG.HasBTLAST {false} \
  CONFIG.HasBTUSER {false} \
  CONFIG.HasCTRLTLAST {false} \
  CONFIG.HasCTRLTUSER {false} \
  CONFIG.LatencyConfig {Automatic} \
  CONFIG.M_AXIS_DOUT.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.M_AXIS_DOUT.FREQ_HZ {122880000} \
  CONFIG.M_AXIS_DOUT.HAS_TKEEP {0} \
  CONFIG.M_AXIS_DOUT.HAS_TLAST {0} \
  CONFIG.M_AXIS_DOUT.HAS_TREADY {0} \
  CONFIG.M_AXIS_DOUT.HAS_TSTRB {0} \
  CONFIG.M_AXIS_DOUT.INSERT_VIP {0} \
  CONFIG.M_AXIS_DOUT.LAYERED_METADATA {xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency set_width format long minimum {} maximum {}} value 16} stride {attribs {resolve_type generated dependency set_stride format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency set_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_a_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated dependency a_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency a_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency b_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency b_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency b_offset format long minimum {} maximum {}} value 0}}} field_ctrl_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ctrl_tuser} enabled {attribs {resolve_type generated dependency ctrl_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency ctrl_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency ctrl_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}} \
  CONFIG.M_AXIS_DOUT.PHASE {0.0} \
  CONFIG.M_AXIS_DOUT.TDATA_NUM_BYTES {4} \
  CONFIG.M_AXIS_DOUT.TDEST_WIDTH {0} \
  CONFIG.M_AXIS_DOUT.TID_WIDTH {0} \
  CONFIG.M_AXIS_DOUT.TUSER_WIDTH {0} \
  CONFIG.MinimumLatency {6} \
  CONFIG.MultType {Use_Mults} \
  CONFIG.OptimizeGoal {Resources} \
  CONFIG.OutTLASTBehv {Null} \
  CONFIG.OutputWidth {24} \
  CONFIG.RoundMode {Truncate} \
  CONFIG.S_AXIS_A.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.S_AXIS_A.FREQ_HZ {122880000} \
  CONFIG.S_AXIS_A.HAS_TKEEP {0} \
  CONFIG.S_AXIS_A.HAS_TLAST {0} \
  CONFIG.S_AXIS_A.HAS_TREADY {0} \
  CONFIG.S_AXIS_A.HAS_TSTRB {0} \
  CONFIG.S_AXIS_A.INSERT_VIP {0} \
  CONFIG.S_AXIS_A.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS_A.PHASE {0.0} \
  CONFIG.S_AXIS_A.TDATA_NUM_BYTES {4} \
  CONFIG.S_AXIS_A.TDEST_WIDTH {0} \
  CONFIG.S_AXIS_A.TID_WIDTH {0} \
  CONFIG.S_AXIS_A.TUSER_WIDTH {0} \
  CONFIG.S_AXIS_B.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.S_AXIS_B.FREQ_HZ {122880000} \
  CONFIG.S_AXIS_B.HAS_TKEEP {0} \
  CONFIG.S_AXIS_B.HAS_TLAST {0} \
  CONFIG.S_AXIS_B.HAS_TREADY {0} \
  CONFIG.S_AXIS_B.HAS_TSTRB {0} \
  CONFIG.S_AXIS_B.INSERT_VIP {0} \
  CONFIG.S_AXIS_B.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS_B.PHASE {0.0} \
  CONFIG.S_AXIS_B.TDATA_NUM_BYTES {4} \
  CONFIG.S_AXIS_B.TDEST_WIDTH {0} \
  CONFIG.S_AXIS_B.TID_WIDTH {0} \
  CONFIG.S_AXIS_B.TUSER_WIDTH {0} \
  CONFIG.aclk_intf.ASSOCIATED_BUSIF {S_AXIS_CTRL:S_AXIS_B:S_AXIS_A:M_AXIS_DOUT} \
  CONFIG.aclk_intf.ASSOCIATED_CLKEN {aclken} \
  CONFIG.aclk_intf.ASSOCIATED_PORT {} \
  CONFIG.aclk_intf.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk_intf.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.aclk_intf.FREQ_HZ {122880000} \
  CONFIG.aclk_intf.FREQ_TOLERANCE_HZ {0} \
  CONFIG.aclk_intf.INSERT_VIP {0} \
  CONFIG.aclk_intf.PHASE {0.0} \
  CONFIG.aclken_intf.POLARITY {ACTIVE_HIGH} \
  CONFIG.aresetn_intf.INSERT_VIP {0} \
  CONFIG.aresetn_intf.POLARITY {ACTIVE_LOW} " [get_ips DDC_Block_cmpy_0_0]







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr  4 17:52:51 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_cic_compiler_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DDC_Block_cic_compiler_1_0 (xilinx.com:ip:cic_compiler:4.0 (Rev. 15)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DDC_Block_cic_compiler_1_0'. These changes may impact your design.


-Upgraded port 'm_axis_data_tdata' width 32 differs from original width 24

-Upgraded port 's_axis_data_tdata' width 24 differs from original width 16


3. Customization warnings
-------------------------

Parameter 'TDATA_NUM_BYTES' is no longer present on the upgraded IP 'DDC_Block_cic_compiler_1_0', and cannot be set to '3'

Parameter 'LAYERED_METADATA' is no longer present on the upgraded IP 'DDC_Block_cic_compiler_1_0', and cannot be set to 'xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_width format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency data_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chan_out {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan_out} enabled {attribs {resolve_type generated dependency enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chan_out_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_chan_sync {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan_sync} enabled {attribs {resolve_type generated dependency enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chan_sync_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chan_sync_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:cic_compiler:4.0 -user_name DDC_Block_cic_compiler_1_0
set_property -dict "\
  CONFIG.Clock_Frequency {122.88} \
  CONFIG.Component_Name {DDC_Block_cic_compiler_1_0} \
  CONFIG.Differential_Delay {1} \
  CONFIG.Filter_Type {Decimation} \
  CONFIG.Fixed_Or_Initial_Rate {40} \
  CONFIG.GUI_Behaviour {Coregen} \
  CONFIG.HAS_ACLKEN {false} \
  CONFIG.HAS_ARESETN {true} \
  CONFIG.HAS_DOUT_TREADY {false} \
  CONFIG.HardwareOversamplingRate {1} \
  CONFIG.Input_Data_Width {24} \
  CONFIG.Input_Sample_Frequency {122.88} \
  CONFIG.M_AXIS_DATA.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.M_AXIS_DATA.FREQ_HZ {122880000} \
  CONFIG.M_AXIS_DATA.HAS_TKEEP {0} \
  CONFIG.M_AXIS_DATA.HAS_TLAST {0} \
  CONFIG.M_AXIS_DATA.HAS_TREADY {0} \
  CONFIG.M_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.M_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.M_AXIS_DATA.LAYERED_METADATA {xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 18} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_width format long minimum {} maximum {}} value 18} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency data_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chan_out {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan_out} enabled {attribs {resolve_type generated dependency enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chan_out_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_chan_sync {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan_sync} enabled {attribs {resolve_type generated dependency enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chan_sync_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chan_sync_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}} \
  CONFIG.M_AXIS_DATA.PHASE {0.0} \
  CONFIG.M_AXIS_DATA.TDATA_NUM_BYTES {3} \
  CONFIG.M_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.Maximum_Rate {320} \
  CONFIG.Minimum_Rate {10} \
  CONFIG.Number_Of_Channels {1} \
  CONFIG.Number_Of_Stages {6} \
  CONFIG.Output_Data_Width {32} \
  CONFIG.Passband_Max {0.5} \
  CONFIG.Passband_Min {0.0} \
  CONFIG.Quantization {Truncation} \
  CONFIG.RateSpecification {Frequency_Specification} \
  CONFIG.Response_Magnitude {Normalized} \
  CONFIG.S_AXIS_CONFIG.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.S_AXIS_CONFIG.FREQ_HZ {122880000} \
  CONFIG.S_AXIS_CONFIG.HAS_TKEEP {0} \
  CONFIG.S_AXIS_CONFIG.HAS_TLAST {0} \
  CONFIG.S_AXIS_CONFIG.HAS_TREADY {1} \
  CONFIG.S_AXIS_CONFIG.HAS_TSTRB {0} \
  CONFIG.S_AXIS_CONFIG.INSERT_VIP {0} \
  CONFIG.S_AXIS_CONFIG.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS_CONFIG.PHASE {0.0} \
  CONFIG.S_AXIS_CONFIG.TDATA_NUM_BYTES {2} \
  CONFIG.S_AXIS_CONFIG.TDEST_WIDTH {0} \
  CONFIG.S_AXIS_CONFIG.TID_WIDTH {0} \
  CONFIG.S_AXIS_CONFIG.TUSER_WIDTH {0} \
  CONFIG.S_AXIS_DATA.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.S_AXIS_DATA.FREQ_HZ {122880000} \
  CONFIG.S_AXIS_DATA.HAS_TKEEP {0} \
  CONFIG.S_AXIS_DATA.HAS_TLAST {0} \
  CONFIG.S_AXIS_DATA.HAS_TREADY {1} \
  CONFIG.S_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.S_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.S_AXIS_DATA.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS_DATA.PHASE {0.0} \
  CONFIG.S_AXIS_DATA.TDATA_NUM_BYTES {2} \
  CONFIG.S_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.SamplePeriod {1} \
  CONFIG.Sample_Rate_Changes {Programmable} \
  CONFIG.Stopband_Max {1.0} \
  CONFIG.Stopband_Min {0.5} \
  CONFIG.Use_Streaming_Interface {true} \
  CONFIG.Use_Xtreme_DSP_Slice {false} \
  CONFIG.aclk_intf.ASSOCIATED_BUSIF {S_AXIS_CONFIG:M_AXIS_DATA:S_AXIS_DATA} \
  CONFIG.aclk_intf.ASSOCIATED_CLKEN {aclken} \
  CONFIG.aclk_intf.ASSOCIATED_PORT {} \
  CONFIG.aclk_intf.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk_intf.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.aclk_intf.FREQ_HZ {122880000} \
  CONFIG.aclk_intf.FREQ_TOLERANCE_HZ {0} \
  CONFIG.aclk_intf.INSERT_VIP {0} \
  CONFIG.aclk_intf.PHASE {0.0} \
  CONFIG.aclken_intf.POLARITY {ACTIVE_HIGH} \
  CONFIG.aresetn_intf.INSERT_VIP {0} \
  CONFIG.aresetn_intf.POLARITY {ACTIVE_LOW} \
  CONFIG.event_halted_intf.PortWidth {1} \
  CONFIG.event_halted_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_tlast_missing_intf.PortWidth {1} \
  CONFIG.event_tlast_missing_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_tlast_unexpected_intf.PortWidth {1} \
  CONFIG.event_tlast_unexpected_intf.SENSITIVITY {EDGE_RISING} " [get_ips DDC_Block_cic_compiler_1_0]







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr  4 17:52:51 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_cic_compiler_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DDC_Block_cic_compiler_0_0 (xilinx.com:ip:cic_compiler:4.0 (Rev. 15)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DDC_Block_cic_compiler_0_0'. These changes may impact your design.


-Upgraded port 'm_axis_data_tdata' width 32 differs from original width 24

-Upgraded port 's_axis_data_tdata' width 24 differs from original width 16


3. Customization warnings
-------------------------

Parameter 'TDATA_NUM_BYTES' is no longer present on the upgraded IP 'DDC_Block_cic_compiler_0_0', and cannot be set to '3'

Parameter 'LAYERED_METADATA' is no longer present on the upgraded IP 'DDC_Block_cic_compiler_0_0', and cannot be set to 'xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_width format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency data_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chan_out {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan_out} enabled {attribs {resolve_type generated dependency enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chan_out_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_chan_sync {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan_sync} enabled {attribs {resolve_type generated dependency enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chan_sync_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chan_sync_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:cic_compiler:4.0 -user_name DDC_Block_cic_compiler_0_0
set_property -dict "\
  CONFIG.Clock_Frequency {122.88} \
  CONFIG.Component_Name {DDC_Block_cic_compiler_0_0} \
  CONFIG.Differential_Delay {1} \
  CONFIG.Filter_Type {Decimation} \
  CONFIG.Fixed_Or_Initial_Rate {40} \
  CONFIG.GUI_Behaviour {Coregen} \
  CONFIG.HAS_ACLKEN {false} \
  CONFIG.HAS_ARESETN {true} \
  CONFIG.HAS_DOUT_TREADY {false} \
  CONFIG.HardwareOversamplingRate {1} \
  CONFIG.Input_Data_Width {24} \
  CONFIG.Input_Sample_Frequency {122.88} \
  CONFIG.M_AXIS_DATA.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.M_AXIS_DATA.FREQ_HZ {122880000} \
  CONFIG.M_AXIS_DATA.HAS_TKEEP {0} \
  CONFIG.M_AXIS_DATA.HAS_TLAST {0} \
  CONFIG.M_AXIS_DATA.HAS_TREADY {0} \
  CONFIG.M_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.M_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.M_AXIS_DATA.LAYERED_METADATA {xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 18} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_width format long minimum {} maximum {}} value 18} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency data_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chan_out {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan_out} enabled {attribs {resolve_type generated dependency enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chan_out_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_chan_sync {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan_sync} enabled {attribs {resolve_type generated dependency enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chan_sync_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chan_sync_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}} \
  CONFIG.M_AXIS_DATA.PHASE {0.0} \
  CONFIG.M_AXIS_DATA.TDATA_NUM_BYTES {3} \
  CONFIG.M_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.M_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.Maximum_Rate {320} \
  CONFIG.Minimum_Rate {10} \
  CONFIG.Number_Of_Channels {1} \
  CONFIG.Number_Of_Stages {6} \
  CONFIG.Output_Data_Width {32} \
  CONFIG.Passband_Max {0.5} \
  CONFIG.Passband_Min {0.0} \
  CONFIG.Quantization {Truncation} \
  CONFIG.RateSpecification {Frequency_Specification} \
  CONFIG.Response_Magnitude {Normalized} \
  CONFIG.S_AXIS_CONFIG.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.S_AXIS_CONFIG.FREQ_HZ {122880000} \
  CONFIG.S_AXIS_CONFIG.HAS_TKEEP {0} \
  CONFIG.S_AXIS_CONFIG.HAS_TLAST {0} \
  CONFIG.S_AXIS_CONFIG.HAS_TREADY {1} \
  CONFIG.S_AXIS_CONFIG.HAS_TSTRB {0} \
  CONFIG.S_AXIS_CONFIG.INSERT_VIP {0} \
  CONFIG.S_AXIS_CONFIG.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS_CONFIG.PHASE {0.0} \
  CONFIG.S_AXIS_CONFIG.TDATA_NUM_BYTES {2} \
  CONFIG.S_AXIS_CONFIG.TDEST_WIDTH {0} \
  CONFIG.S_AXIS_CONFIG.TID_WIDTH {0} \
  CONFIG.S_AXIS_CONFIG.TUSER_WIDTH {0} \
  CONFIG.S_AXIS_DATA.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.S_AXIS_DATA.FREQ_HZ {122880000} \
  CONFIG.S_AXIS_DATA.HAS_TKEEP {0} \
  CONFIG.S_AXIS_DATA.HAS_TLAST {0} \
  CONFIG.S_AXIS_DATA.HAS_TREADY {1} \
  CONFIG.S_AXIS_DATA.HAS_TSTRB {0} \
  CONFIG.S_AXIS_DATA.INSERT_VIP {0} \
  CONFIG.S_AXIS_DATA.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS_DATA.PHASE {0.0} \
  CONFIG.S_AXIS_DATA.TDATA_NUM_BYTES {2} \
  CONFIG.S_AXIS_DATA.TDEST_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TID_WIDTH {0} \
  CONFIG.S_AXIS_DATA.TUSER_WIDTH {0} \
  CONFIG.SamplePeriod {1} \
  CONFIG.Sample_Rate_Changes {Programmable} \
  CONFIG.Stopband_Max {1.0} \
  CONFIG.Stopband_Min {0.5} \
  CONFIG.Use_Streaming_Interface {true} \
  CONFIG.Use_Xtreme_DSP_Slice {false} \
  CONFIG.aclk_intf.ASSOCIATED_BUSIF {S_AXIS_CONFIG:M_AXIS_DATA:S_AXIS_DATA} \
  CONFIG.aclk_intf.ASSOCIATED_CLKEN {aclken} \
  CONFIG.aclk_intf.ASSOCIATED_PORT {} \
  CONFIG.aclk_intf.ASSOCIATED_RESET {aresetn} \
  CONFIG.aclk_intf.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.aclk_intf.FREQ_HZ {122880000} \
  CONFIG.aclk_intf.FREQ_TOLERANCE_HZ {0} \
  CONFIG.aclk_intf.INSERT_VIP {0} \
  CONFIG.aclk_intf.PHASE {0.0} \
  CONFIG.aclken_intf.POLARITY {ACTIVE_HIGH} \
  CONFIG.aresetn_intf.INSERT_VIP {0} \
  CONFIG.aresetn_intf.POLARITY {ACTIVE_LOW} \
  CONFIG.event_halted_intf.PortWidth {1} \
  CONFIG.event_halted_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_tlast_missing_intf.PortWidth {1} \
  CONFIG.event_tlast_missing_intf.SENSITIVITY {EDGE_RISING} \
  CONFIG.event_tlast_unexpected_intf.PortWidth {1} \
  CONFIG.event_tlast_unexpected_intf.SENSITIVITY {EDGE_RISING} " [get_ips DDC_Block_cic_compiler_0_0]







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr  4 17:52:51 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_axis_subset_converter_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DDC_Block_axis_subset_converter_0_0 (xilinx.com:ip:axis_subset_converter:1.1 (Rev. 25)) to Vivado generation flows.

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

Parameter 'LAYERED_METADATA' is no longer present on the upgraded IP 'DDC_Block_axis_subset_converter_0_0', and cannot be set to 'xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 59} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 27} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 27} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 -user_name DDC_Block_axis_subset_converter_0_0
set_property -dict "\
  CONFIG.CLKIF.ASSOCIATED_BUSIF {S_AXIS:M_AXIS} \
  CONFIG.CLKIF.ASSOCIATED_PORT {} \
  CONFIG.CLKIF.ASSOCIATED_RESET {aresetn} \
  CONFIG.CLKIF.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.CLKIF.FREQ_HZ {122880000} \
  CONFIG.CLKIF.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLKIF.INSERT_VIP {0} \
  CONFIG.CLKIF.PHASE {0.0} \
  CONFIG.Component_Name {DDC_Block_axis_subset_converter_0_0} \
  CONFIG.DEFAULT_TLAST {0} \
  CONFIG.HAS_ACLKEN {0} \
  CONFIG.M_AXIS.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.M_AXIS.FREQ_HZ {122880000} \
  CONFIG.M_AXIS.HAS_TKEEP {0} \
  CONFIG.M_AXIS.HAS_TLAST {0} \
  CONFIG.M_AXIS.HAS_TREADY {1} \
  CONFIG.M_AXIS.HAS_TSTRB {0} \
  CONFIG.M_AXIS.INSERT_VIP {0} \
  CONFIG.M_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M_AXIS.PHASE {0.0} \
  CONFIG.M_AXIS.TDATA_NUM_BYTES {3} \
  CONFIG.M_AXIS.TDEST_WIDTH {0} \
  CONFIG.M_AXIS.TID_WIDTH {0} \
  CONFIG.M_AXIS.TUSER_WIDTH {0} \
  CONFIG.M_HAS_TKEEP {0} \
  CONFIG.M_HAS_TLAST {0} \
  CONFIG.M_HAS_TREADY {1} \
  CONFIG.M_HAS_TSTRB {0} \
  CONFIG.M_TDATA_NUM_BYTES {3} \
  CONFIG.M_TDEST_WIDTH {0} \
  CONFIG.M_TID_WIDTH {0} \
  CONFIG.M_TUSER_WIDTH {0} \
  CONFIG.RSTIF.INSERT_VIP {0} \
  CONFIG.RSTIF.POLARITY {ACTIVE_LOW} \
  CONFIG.S_AXIS.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.S_AXIS.FREQ_HZ {122880000} \
  CONFIG.S_AXIS.HAS_TKEEP {0} \
  CONFIG.S_AXIS.HAS_TLAST {0} \
  CONFIG.S_AXIS.HAS_TREADY {1} \
  CONFIG.S_AXIS.HAS_TSTRB {0} \
  CONFIG.S_AXIS.INSERT_VIP {0} \
  CONFIG.S_AXIS.LAYERED_METADATA {xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 60} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 2} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value path} size {attribs {resolve_type generated dependency path_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency path_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency out_width format long minimum {} maximum {}} value 28} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency out_fractwidth format long minimum {} maximum {}} value 8} signed {attribs {resolve_type generated dependency out_signed format bool minimum {} maximum {}} value true}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_data_valid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_valid} enabled {attribs {resolve_type generated dependency data_valid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_valid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chanid_bitoffset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_bitwidth format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_bitoffset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}} \
  CONFIG.S_AXIS.PHASE {0.0} \
  CONFIG.S_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S_AXIS.TDEST_WIDTH {0} \
  CONFIG.S_AXIS.TID_WIDTH {0} \
  CONFIG.S_AXIS.TUSER_WIDTH {0} \
  CONFIG.S_HAS_TKEEP {0} \
  CONFIG.S_HAS_TLAST {0} \
  CONFIG.S_HAS_TREADY {1} \
  CONFIG.S_HAS_TSTRB {0} \
  CONFIG.S_TDATA_NUM_BYTES {4} \
  CONFIG.S_TDEST_WIDTH {0} \
  CONFIG.S_TID_WIDTH {0} \
  CONFIG.S_TUSER_WIDTH {0} \
  CONFIG.TDATA_REMAP {tdata[23:0]} \
  CONFIG.TDEST_REMAP {1'b0} \
  CONFIG.TID_REMAP {1'b0} \
  CONFIG.TKEEP_REMAP {1'b0} \
  CONFIG.TLAST_REMAP {1'b0} \
  CONFIG.TSTRB_REMAP {1'b0} \
  CONFIG.TUSER_REMAP {1'b0} " [get_ips DDC_Block_axis_subset_converter_0_0]







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr  4 17:52:51 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_axis_dwidth_converter_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DDC_Block_axis_dwidth_converter_0_0 (xilinx.com:ip:axis_dwidth_converter:1.1 (Rev. 24)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DDC_Block_axis_dwidth_converter_0_0'. These changes may impact your design.


-Upgraded port 'm_axis_tdata' width 32 differs from original width 24

-Upgraded port 's_axis_tdata' width 64 differs from original width 48


3. Customization warnings
-------------------------

Parameter 'TDATA_NUM_BYTES' is no longer present on the upgraded IP 'DDC_Block_axis_dwidth_converter_0_0', and cannot be set to '8'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 -user_name DDC_Block_axis_dwidth_converter_0_0
set_property -dict "\
  CONFIG.CLKIF.ASSOCIATED_BUSIF {S_AXIS:M_AXIS} \
  CONFIG.CLKIF.ASSOCIATED_PORT {} \
  CONFIG.CLKIF.ASSOCIATED_RESET {aresetn} \
  CONFIG.CLKIF.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.CLKIF.FREQ_HZ {122880000} \
  CONFIG.CLKIF.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLKIF.INSERT_VIP {0} \
  CONFIG.CLKIF.PHASE {0.0} \
  CONFIG.Component_Name {DDC_Block_axis_dwidth_converter_0_0} \
  CONFIG.HAS_ACLKEN {0} \
  CONFIG.HAS_MI_TKEEP {0} \
  CONFIG.HAS_TKEEP {0} \
  CONFIG.HAS_TLAST {0} \
  CONFIG.HAS_TREADY {1} \
  CONFIG.HAS_TSTRB {0} \
  CONFIG.M_AXIS.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.M_AXIS.FREQ_HZ {122880000} \
  CONFIG.M_AXIS.HAS_TKEEP {0} \
  CONFIG.M_AXIS.HAS_TLAST {0} \
  CONFIG.M_AXIS.HAS_TREADY {1} \
  CONFIG.M_AXIS.HAS_TSTRB {0} \
  CONFIG.M_AXIS.INSERT_VIP {0} \
  CONFIG.M_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M_AXIS.PHASE {0.0} \
  CONFIG.M_AXIS.TDATA_NUM_BYTES {3} \
  CONFIG.M_AXIS.TDEST_WIDTH {0} \
  CONFIG.M_AXIS.TID_WIDTH {0} \
  CONFIG.M_AXIS.TUSER_WIDTH {0} \
  CONFIG.M_TDATA_NUM_BYTES {4} \
  CONFIG.RSTIF.INSERT_VIP {0} \
  CONFIG.RSTIF.POLARITY {ACTIVE_LOW} \
  CONFIG.S_AXIS.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.S_AXIS.FREQ_HZ {122880000} \
  CONFIG.S_AXIS.HAS_TKEEP {0} \
  CONFIG.S_AXIS.HAS_TLAST {0} \
  CONFIG.S_AXIS.HAS_TREADY {1} \
  CONFIG.S_AXIS.HAS_TSTRB {0} \
  CONFIG.S_AXIS.INSERT_VIP {0} \
  CONFIG.S_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S_AXIS.PHASE {0.0} \
  CONFIG.S_AXIS.TDATA_NUM_BYTES {6} \
  CONFIG.S_AXIS.TDEST_WIDTH {0} \
  CONFIG.S_AXIS.TID_WIDTH {0} \
  CONFIG.S_AXIS.TUSER_WIDTH {0} \
  CONFIG.S_TDATA_NUM_BYTES {8} \
  CONFIG.TDEST_WIDTH {0} \
  CONFIG.TID_WIDTH {0} \
  CONFIG.TUSER_BITS_PER_BYTE {0} " [get_ips DDC_Block_axis_dwidth_converter_0_0]







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr  4 17:52:51 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_axis_combiner_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DDC_Block_axis_combiner_0_0 (xilinx.com:ip:axis_combiner:1.1 (Rev. 23)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DDC_Block_axis_combiner_0_0'. These changes may impact your design.


-Upgraded port 'm_axis_tdata' width 64 differs from original width 48

-Upgraded port 's_axis_tdata' width 64 differs from original width 48


3. Customization warnings
-------------------------

Parameter 'LAYERED_METADATA' is no longer present on the upgraded IP 'DDC_Block_axis_combiner_0_0', and cannot be set to 'undef'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axis_combiner:1.1 -user_name DDC_Block_axis_combiner_0_0
set_property -dict "\
  CONFIG.CLKIF.ASSOCIATED_BUSIF {S00_AXIS:S01_AXIS:S02_AXIS:S03_AXIS:S04_AXIS:S05_AXIS:S06_AXIS:S07_AXIS:S08_AXIS:S09_AXIS:S10_AXIS:S11_AXIS:S12_AXIS:S13_AXIS:S14_AXIS:S15_AXIS:M_AXIS} \
  CONFIG.CLKIF.ASSOCIATED_PORT {} \
  CONFIG.CLKIF.ASSOCIATED_RESET {aresetn} \
  CONFIG.CLKIF.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.CLKIF.FREQ_HZ {122880000} \
  CONFIG.CLKIF.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLKIF.INSERT_VIP {0} \
  CONFIG.CLKIF.PHASE {0.0} \
  CONFIG.Component_Name {DDC_Block_axis_combiner_0_0} \
  CONFIG.HAS_ACLKEN {0} \
  CONFIG.HAS_CMD_ERR {0} \
  CONFIG.HAS_TKEEP {0} \
  CONFIG.HAS_TLAST {0} \
  CONFIG.HAS_TSTRB {0} \
  CONFIG.MASTER_PORT_NUM {0} \
  CONFIG.M_AXIS.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.M_AXIS.FREQ_HZ {122880000} \
  CONFIG.M_AXIS.HAS_TKEEP {0} \
  CONFIG.M_AXIS.HAS_TLAST {0} \
  CONFIG.M_AXIS.HAS_TREADY {1} \
  CONFIG.M_AXIS.HAS_TSTRB {0} \
  CONFIG.M_AXIS.INSERT_VIP {0} \
  CONFIG.M_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M_AXIS.PHASE {0.0} \
  CONFIG.M_AXIS.TDATA_NUM_BYTES {6} \
  CONFIG.M_AXIS.TDEST_WIDTH {0} \
  CONFIG.M_AXIS.TID_WIDTH {0} \
  CONFIG.M_AXIS.TUSER_WIDTH {0} \
  CONFIG.NUM_SI {2} \
  CONFIG.RSTIF.INSERT_VIP {0} \
  CONFIG.RSTIF.POLARITY {ACTIVE_LOW} \
  CONFIG.S00_AXIS.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.S00_AXIS.FREQ_HZ {122880000} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {0} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {0} \
  CONFIG.S00_AXIS.INSERT_VIP {0} \
  CONFIG.S00_AXIS.LAYERED_METADATA {xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 18} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_width format long minimum {} maximum {}} value 18} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency data_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chan_out {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan_out} enabled {attribs {resolve_type generated dependency enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chan_out_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_chan_sync {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan_sync} enabled {attribs {resolve_type generated dependency enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chan_sync_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chan_sync_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}} \
  CONFIG.S00_AXIS.PHASE {0.0} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {3} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S01_AXIS.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.S01_AXIS.FREQ_HZ {122880000} \
  CONFIG.S01_AXIS.HAS_TKEEP {0} \
  CONFIG.S01_AXIS.HAS_TLAST {0} \
  CONFIG.S01_AXIS.HAS_TREADY {1} \
  CONFIG.S01_AXIS.HAS_TSTRB {0} \
  CONFIG.S01_AXIS.INSERT_VIP {0} \
  CONFIG.S01_AXIS.LAYERED_METADATA {xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 18} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 24} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency data_width format long minimum {} maximum {}} value 18} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency data_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chan_out {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan_out} enabled {attribs {resolve_type generated dependency enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chan_out_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_chan_sync {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan_sync} enabled {attribs {resolve_type generated dependency enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chan_sync_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency chan_sync_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}} \
  CONFIG.S01_AXIS.PHASE {0.0} \
  CONFIG.S01_AXIS.TDATA_NUM_BYTES {3} \
  CONFIG.S01_AXIS.TDEST_WIDTH {0} \
  CONFIG.S01_AXIS.TID_WIDTH {0} \
  CONFIG.S01_AXIS.TUSER_WIDTH {0} \
  CONFIG.TDATA_NUM_BYTES {4} \
  CONFIG.TDEST_WIDTH {0} \
  CONFIG.TID_WIDTH {0} \
  CONFIG.TUSER_WIDTH {0} " [get_ips DDC_Block_axis_combiner_0_0]







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Apr  4 17:52:51 2023
| Host         : CCLDesktop running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a200tfbg676-2
------------------------------------------------------------------------------------

Upgrade Log for IP 'DDC_Block_axis_broadcaster_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of DDC_Block_axis_broadcaster_1_0 (xilinx.com:ip:axis_broadcaster:1.1 (Rev. 24)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'DDC_Block_axis_broadcaster_1_0'. These changes may impact your design.


-Upgraded port 'm_axis_tdata' width 48 differs from original width 32

-Upgraded port 's_axis_tdata' width 48 differs from original width 32


3. Customization warnings
-------------------------

Parameter 'TDATA_NUM_BYTES' is no longer present on the upgraded IP 'DDC_Block_axis_broadcaster_1_0', and cannot be set to '6'

Parameter 'LAYERED_METADATA' is no longer present on the upgraded IP 'DDC_Block_axis_broadcaster_1_0', and cannot be set to 'xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 48} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency set_width format long minimum {} maximum {}} value 24} stride {attribs {resolve_type generated dependency set_stride format long minimum {} maximum {}} value 24} real {fixed {fractwidth {attribs {resolve_type generated dependency set_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_a_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated dependency a_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency a_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency b_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency b_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency b_offset format long minimum {} maximum {}} value 0}}} field_ctrl_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ctrl_tuser} enabled {attribs {resolve_type generated dependency ctrl_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency ctrl_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency ctrl_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 -user_name DDC_Block_axis_broadcaster_1_0
set_property -dict "\
  CONFIG.CLKIF.ASSOCIATED_BUSIF {M00_AXIS:M01_AXIS:M02_AXIS:M03_AXIS:M04_AXIS:M05_AXIS:M06_AXIS:M07_AXIS:M08_AXIS:M09_AXIS:M10_AXIS:M11_AXIS:M12_AXIS:M13_AXIS:M14_AXIS:M15_AXIS:S_AXIS} \
  CONFIG.CLKIF.ASSOCIATED_PORT {} \
  CONFIG.CLKIF.ASSOCIATED_RESET {aresetn} \
  CONFIG.CLKIF.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.CLKIF.FREQ_HZ {122880000} \
  CONFIG.CLKIF.FREQ_TOLERANCE_HZ {0} \
  CONFIG.CLKIF.INSERT_VIP {0} \
  CONFIG.CLKIF.PHASE {0.0} \
  CONFIG.Component_Name {DDC_Block_axis_broadcaster_1_0} \
  CONFIG.HAS_ACLKEN {0} \
  CONFIG.HAS_SPLITTER {0} \
  CONFIG.HAS_TKEEP {0} \
  CONFIG.HAS_TLAST {0} \
  CONFIG.HAS_TREADY {0} \
  CONFIG.HAS_TSTRB {0} \
  CONFIG.M00_AXIS.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.M00_AXIS.FREQ_HZ {122880000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {0} \
  CONFIG.M00_AXIS.HAS_TREADY {0} \
  CONFIG.M00_AXIS.HAS_TSTRB {0} \
  CONFIG.M00_AXIS.INSERT_VIP {0} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.0} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {2} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_TDATA_REMAP {tdata[23:0]} \
  CONFIG.M00_TUSER_REMAP {1'b0} \
  CONFIG.M01_AXIS.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.M01_AXIS.FREQ_HZ {122880000} \
  CONFIG.M01_AXIS.HAS_TKEEP {0} \
  CONFIG.M01_AXIS.HAS_TLAST {0} \
  CONFIG.M01_AXIS.HAS_TREADY {0} \
  CONFIG.M01_AXIS.HAS_TSTRB {0} \
  CONFIG.M01_AXIS.INSERT_VIP {0} \
  CONFIG.M01_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M01_AXIS.PHASE {0.0} \
  CONFIG.M01_AXIS.TDATA_NUM_BYTES {2} \
  CONFIG.M01_AXIS.TDEST_WIDTH {0} \
  CONFIG.M01_AXIS.TID_WIDTH {0} \
  CONFIG.M01_AXIS.TUSER_WIDTH {0} \
  CONFIG.M01_TDATA_REMAP {tdata[47:24]} \
  CONFIG.M01_TUSER_REMAP {1'b0} \
  CONFIG.M02_TDATA_REMAP {TDATA[7:0]} \
  CONFIG.M02_TUSER_REMAP {1'b0} \
  CONFIG.M03_TDATA_REMAP {TDATA[7:0]} \
  CONFIG.M03_TUSER_REMAP {1'b0} \
  CONFIG.M04_TDATA_REMAP {TDATA[7:0]} \
  CONFIG.M04_TUSER_REMAP {1'b0} \
  CONFIG.M05_TDATA_REMAP {TDATA[7:0]} \
  CONFIG.M05_TUSER_REMAP {1'b0} \
  CONFIG.M06_TDATA_REMAP {TDATA[7:0]} \
  CONFIG.M06_TUSER_REMAP {1'b0} \
  CONFIG.M07_TDATA_REMAP {TDATA[7:0]} \
  CONFIG.M07_TUSER_REMAP {1'b0} \
  CONFIG.M08_TDATA_REMAP {TDATA[7:0]} \
  CONFIG.M08_TUSER_REMAP {1'b0} \
  CONFIG.M09_TDATA_REMAP {TDATA[7:0]} \
  CONFIG.M09_TUSER_REMAP {1'b0} \
  CONFIG.M10_TDATA_REMAP {TDATA[7:0]} \
  CONFIG.M10_TUSER_REMAP {1'b0} \
  CONFIG.M11_TDATA_REMAP {TDATA[7:0]} \
  CONFIG.M11_TUSER_REMAP {1'b0} \
  CONFIG.M12_TDATA_REMAP {TDATA[7:0]} \
  CONFIG.M12_TUSER_REMAP {1'b0} \
  CONFIG.M13_TDATA_REMAP {TDATA[7:0]} \
  CONFIG.M13_TUSER_REMAP {1'b0} \
  CONFIG.M14_TDATA_REMAP {TDATA[7:0]} \
  CONFIG.M14_TUSER_REMAP {1'b0} \
  CONFIG.M15_TDATA_REMAP {TDATA[7:0]} \
  CONFIG.M15_TUSER_REMAP {1'b0} \
  CONFIG.M16_TDATA_REMAP {TDATA[7:0]} \
  CONFIG.M16_TUSER_REMAP {1'b0} \
  CONFIG.M_TDATA_NUM_BYTES {3} \
  CONFIG.M_TUSER_WIDTH {0} \
  CONFIG.NUM_MI {2} \
  CONFIG.RSTIF.INSERT_VIP {0} \
  CONFIG.RSTIF.POLARITY {ACTIVE_LOW} \
  CONFIG.S_AXIS.CLK_DOMAIN {DDC_Block_aclk} \
  CONFIG.S_AXIS.FREQ_HZ {122880000} \
  CONFIG.S_AXIS.HAS_TKEEP {0} \
  CONFIG.S_AXIS.HAS_TLAST {0} \
  CONFIG.S_AXIS.HAS_TREADY {0} \
  CONFIG.S_AXIS.HAS_TSTRB {0} \
  CONFIG.S_AXIS.INSERT_VIP {0} \
  CONFIG.S_AXIS.LAYERED_METADATA {xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency set_width format long minimum {} maximum {}} value 16} stride {attribs {resolve_type generated dependency set_stride format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency set_fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_a_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value a_tuser} enabled {attribs {resolve_type generated dependency a_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency a_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} field_b_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value b_tuser} enabled {attribs {resolve_type generated dependency b_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency b_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency b_offset format long minimum {} maximum {}} value 0}}} field_ctrl_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ctrl_tuser} enabled {attribs {resolve_type generated dependency ctrl_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency ctrl_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency ctrl_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}} \
  CONFIG.S_AXIS.PHASE {0.0} \
  CONFIG.S_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S_AXIS.TDEST_WIDTH {0} \
  CONFIG.S_AXIS.TID_WIDTH {0} \
  CONFIG.S_AXIS.TUSER_WIDTH {0} \
  CONFIG.S_TDATA_NUM_BYTES {6} \
  CONFIG.S_TUSER_WIDTH {0} \
  CONFIG.TDEST_WIDTH {0} \
  CONFIG.TID_WIDTH {0} " [get_ips DDC_Block_axis_broadcaster_1_0]


