{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676444170953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676444170954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 07:56:10 2023 " "Processing started: Wed Feb 15 07:56:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676444170954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676444170954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARP -c ARP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676444170954 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676444171344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_1 " "Found entity 1: add_1" {  } { { "arithmetic/add_1.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_8 " "Found entity 1: add_8" {  } { { "arithmetic/add_8.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_16 " "Found entity 1: add_16" {  } { { "arithmetic/add_16.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_32 " "Found entity 1: add_32" {  } { { "arithmetic/add_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/add_sub_32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/add_sub_32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_32 " "Found entity 1: add_sub_32" {  } { { "arithmetic/add_sub_32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/add_sub_32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/xor32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/xor32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xor32 " "Found entity 1: xor32" {  } { { "arithmetic/xor32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/xor32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/or32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/or32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "arithmetic/or32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/or32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/and32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/and32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "arithmetic/and32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/and32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shftl32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shftl32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shftl32 " "Found entity 1: shftl32" {  } { { "arithmetic/shftl32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shftl32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft16l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft16l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft16l32 " "Found entity 1: shft16l32" {  } { { "arithmetic/shft16l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft16l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft8l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft8l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft8l32 " "Found entity 1: shft8l32" {  } { { "arithmetic/shft8l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft8l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft4l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft4l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft4l32 " "Found entity 1: shft4l32" {  } { { "arithmetic/shft4l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft4l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft2l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft2l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft2l32 " "Found entity 1: shft2l32" {  } { { "arithmetic/shft2l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft2l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft1l32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft1l32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft1l32 " "Found entity 1: shft1l32" {  } { { "arithmetic/shft1l32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft1l32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shftr32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shftr32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shftr32 " "Found entity 1: shftr32" {  } { { "arithmetic/shftr32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shftr32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft16r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft16r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft16r32 " "Found entity 1: shft16r32" {  } { { "arithmetic/shft16r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft16r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft8r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft8r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft8r32 " "Found entity 1: shft8r32" {  } { { "arithmetic/shft8r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft8r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft4r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft4r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft4r32 " "Found entity 1: shft4r32" {  } { { "arithmetic/shft4r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft4r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft2r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft2r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft2r32 " "Found entity 1: shft2r32" {  } { { "arithmetic/shft2r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft2r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/shft1r32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/shft1r32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shft1r32 " "Found entity 1: shft1r32" {  } { { "arithmetic/shft1r32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/shft1r32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp4 " "Found entity 1: cmp4" {  } { { "arithmetic/cmp4.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp8 " "Found entity 1: cmp8" {  } { { "arithmetic/cmp8.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp16 " "Found entity 1: cmp16" {  } { { "arithmetic/cmp16.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp32 " "Found entity 1: cmp32" {  } { { "arithmetic/cmp32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/cmp32s.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/cmp32s.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmp32s " "Found entity 1: cmp32s" {  } { { "arithmetic/cmp32s.bdf" "" { Schematic "C:/projects/ARP/arithmetic/cmp32s.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/slt32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/slt32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 slt32 " "Found entity 1: slt32" {  } { { "arithmetic/slt32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/slt32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic/sltu32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arithmetic/sltu32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sltu32 " "Found entity 1: sltu32" {  } { { "arithmetic/sltu32.bdf" "" { Schematic "C:/projects/ARP/arithmetic/sltu32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/dc2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/dc2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dc2_4 " "Found entity 1: dc2_4" {  } { { "logic/dc2_4.bdf" "" { Schematic "C:/projects/ARP/logic/dc2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/dc3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/dc3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dc3_8 " "Found entity 1: dc3_8" {  } { { "logic/dc3_8.bdf" "" { Schematic "C:/projects/ARP/logic/dc3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx2_1b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx2_1b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_1b " "Found entity 1: mx2_1b" {  } { { "logic/mx2_1b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_1b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx2_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx2_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_32b " "Found entity 1: mx2_32b" {  } { { "logic/mx2_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx2_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx4_4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx4_4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx4_4b " "Found entity 1: mx4_4b" {  } { { "logic/mx4_4b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx4_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx4_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx4_32b " "Found entity 1: mx4_32b" {  } { { "logic/mx4_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx4_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic/mx8_32b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logic/mx8_32b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx8_32b " "Found entity 1: mx8_32b" {  } { { "logic/mx8_32b.bdf" "" { Schematic "C:/projects/ARP/logic/mx8_32b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg1_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg1_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1_ld_clr " "Found entity 1: reg1_ld_clr" {  } { { "registers/reg1_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg1_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg1_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg1_ld_clr_inc " "Found entity 1: reg1_ld_clr_inc" {  } { { "registers/reg1_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg1_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg4_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg4_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4_ld_clr " "Found entity 1: reg4_ld_clr" {  } { { "registers/reg4_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg4_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg8_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg8_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg8_ld_clr " "Found entity 1: reg8_ld_clr" {  } { { "registers/reg8_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg8_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg10_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg10_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg10_ld_clr_inc " "Found entity 1: reg10_ld_clr_inc" {  } { { "registers/reg10_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg10_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg11_ld_clr_inc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg11_ld_clr_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg11_ld_clr_inc " "Found entity 1: reg11_ld_clr_inc" {  } { { "registers/reg11_ld_clr_inc.bdf" "" { Schematic "C:/projects/ARP/registers/reg11_ld_clr_inc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg16_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg16_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg16_ld_clr " "Found entity 1: reg16_ld_clr" {  } { { "registers/reg16_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg16_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg20_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg20_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg20_ld_clr " "Found entity 1: reg20_ld_clr" {  } { { "registers/reg20_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg20_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/reg32_ld_clr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registers/reg32_ld_clr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg32_ld_clr " "Found entity 1: reg32_ld_clr" {  } { { "registers/reg32_ld_clr.bdf" "" { Schematic "C:/projects/ARP/registers/reg32_ld_clr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "rv32i/regfile.bdf" "" { Schematic "C:/projects/ARP/rv32i/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/rv32i.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/rv32i.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i " "Found entity 1: rv32i" {  } { { "rv32i/rv32i.bdf" "" { Schematic "C:/projects/ARP/rv32i/rv32i.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "rv32i/alu.bdf" "" { Schematic "C:/projects/ARP/rv32i/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/instrreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/instrreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instrreg " "Found entity 1: instrreg" {  } { { "rv32i/instrreg.bdf" "" { Schematic "C:/projects/ARP/rv32i/instrreg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/regimm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/regimm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regimm " "Found entity 1: regimm" {  } { { "rv32i/regimm.bdf" "" { Schematic "C:/projects/ARP/rv32i/regimm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rv32i/instrdc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rv32i/instrdc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instrdc " "Found entity 1: instrdc" {  } { { "rv32i/instrdc.bdf" "" { Schematic "C:/projects/ARP/rv32i/instrdc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sram/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-SYN " "Found design unit 1: sram-SYN" {  } { { "sram/sram.vhd" "" { Text "C:/projects/ARP/sram/sram.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171931 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram/sram.vhd" "" { Text "C:/projects/ARP/sram/sram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/sram_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sram/sram_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hsp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hsp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hsp " "Found entity 1: vga_hsp" {  } { { "gpu/vga_hsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hsp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hfp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hfp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hfp " "Found entity 1: vga_hfp" {  } { { "gpu/vga_hfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hfp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/dif.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/dif.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dif " "Found entity 1: dif" {  } { { "gpu/dif.bdf" "" { Schematic "C:/projects/ARP/gpu/dif.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants/zero32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file constants/zero32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zero32 " "Found entity 1: zero32" {  } { { "constants/zero32.bdf" "" { Schematic "C:/projects/ARP/constants/zero32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants/true32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file constants/true32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 true32 " "Found entity 1: true32" {  } { { "constants/true32.bdf" "" { Schematic "C:/projects/ARP/constants/true32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hbp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hbp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hbp " "Found entity 1: vga_hbp" {  } { { "gpu/vga_hbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hbp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_hva.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_hva.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_hva " "Found entity 1: vga_hva" {  } { { "gpu/vga_hva.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_hva.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vva.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vva.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vva " "Found entity 1: vga_vva" {  } { { "gpu/vga_vva.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vva.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vfp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vfp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vfp " "Found entity 1: vga_vfp" {  } { { "gpu/vga_vfp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vfp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vsp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vsp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vsp " "Found entity 1: vga_vsp" {  } { { "gpu/vga_vsp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vsp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu/vga_vbp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gpu/vga_vbp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vga_vbp " "Found entity 1: vga_vbp" {  } { { "gpu/vga_vbp.bdf" "" { Schematic "C:/projects/ARP/gpu/vga_vbp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ARP " "Found entity 1: ARP" {  } { { "ARP.bdf" "" { Schematic "C:/projects/ARP/ARP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444171959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444171959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram_controller " "Elaborating entity \"sram_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676444172067 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 464 464 528 480 "ADDR\[30\]" "" } { 432 464 528 448 "ADDR\[31\]" "" } { 624 464 480 624 "ABUS\[1..0\]" "" } { 768 464 480 768 "ABUS\[1..0\]" "" } { 512 464 800 528 "ADDR\[14..2\]" "" } { 480 464 464 528 "" "" } { 528 464 464 624 "" "" } { 456 800 848 456 "" "" } { 456 800 800 528 "" "" } { 360 426 489 376 "ADDR\[31..0\]" "" } { 376 464 464 448 "" "" } { 448 464 464 480 "" "" } { 912 464 480 912 "ABUS\[1..0\]" "" } { 624 464 464 768 "" "" } { 768 464 464 912 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1676444172072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:inst " "Elaborating entity \"sram\" for hierarchy \"sram:inst\"" {  } { { "sram/sram_controller.bdf" "inst" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 392 848 1064 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sram:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sram:inst\|altsyncram:altsyncram_component\"" {  } { { "sram/sram.vhd" "altsyncram_component" { Text "C:/projects/ARP/sram/sram.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sram:inst\|altsyncram:altsyncram_component\"" {  } { { "sram/sram.vhd" "" { Text "C:/projects/ARP/sram/sram.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444172150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"sram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172151 ""}  } { { "sram/sram.vhd" "" { Text "C:/projects/ARP/sram/sram.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1676444172151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlp3 " "Found entity 1: altsyncram_vlp3" {  } { { "db/altsyncram_vlp3.tdf" "" { Text "C:/projects/ARP/db/altsyncram_vlp3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676444172230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676444172230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlp3 sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated " "Elaborating entity \"altsyncram_vlp3\" for hierarchy \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programdata/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx4_4b mx4_4b:inst10 " "Elaborating entity \"mx4_4b\" for hierarchy \"mx4_4b:inst10\"" {  } { { "sram/sram_controller.bdf" "inst10" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 880 480 608 1008 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc2_4 mx4_4b:inst10\|dc2_4:inst " "Elaborating entity \"dc2_4\" for hierarchy \"mx4_4b:inst10\|dc2_4:inst\"" {  } { { "logic/mx4_4b.bdf" "inst" { Schematic "C:/projects/ARP/logic/mx4_4b.bdf" { { 256 1088 1184 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676444172238 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[31\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[31\] " "Converted the fan-out from the tri-state buffer \"inst16\[31\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[31\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[30\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[30\] " "Converted the fan-out from the tri-state buffer \"inst16\[30\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[30\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[29\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[29\] " "Converted the fan-out from the tri-state buffer \"inst16\[29\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[29\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[28\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[28\] " "Converted the fan-out from the tri-state buffer \"inst16\[28\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[28\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[27\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[27\] " "Converted the fan-out from the tri-state buffer \"inst16\[27\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[27\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[26\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[26\] " "Converted the fan-out from the tri-state buffer \"inst16\[26\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[26\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[25\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[25\] " "Converted the fan-out from the tri-state buffer \"inst16\[25\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[25\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[24\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[24\] " "Converted the fan-out from the tri-state buffer \"inst16\[24\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[24\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[23\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[23\] " "Converted the fan-out from the tri-state buffer \"inst16\[23\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[23\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[22\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[22\] " "Converted the fan-out from the tri-state buffer \"inst16\[22\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[22\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[21\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[21\] " "Converted the fan-out from the tri-state buffer \"inst16\[21\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[21\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[20\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[20\] " "Converted the fan-out from the tri-state buffer \"inst16\[20\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[20\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[19\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[19\] " "Converted the fan-out from the tri-state buffer \"inst16\[19\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[19\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[18\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[18\] " "Converted the fan-out from the tri-state buffer \"inst16\[18\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[18\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[17\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[17\] " "Converted the fan-out from the tri-state buffer \"inst16\[17\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[17\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[16\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[16\] " "Converted the fan-out from the tri-state buffer \"inst16\[16\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[16\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[15\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[15\] " "Converted the fan-out from the tri-state buffer \"inst16\[15\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[14\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[14\] " "Converted the fan-out from the tri-state buffer \"inst16\[14\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[13\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[13\] " "Converted the fan-out from the tri-state buffer \"inst16\[13\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[12\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[12\] " "Converted the fan-out from the tri-state buffer \"inst16\[12\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[11\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[11\] " "Converted the fan-out from the tri-state buffer \"inst16\[11\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[10\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[10\] " "Converted the fan-out from the tri-state buffer \"inst16\[10\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[9\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[9\] " "Converted the fan-out from the tri-state buffer \"inst16\[9\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[8\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"inst16\[8\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[7\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"inst16\[7\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[6\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"inst16\[6\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[5\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"inst16\[5\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[4\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"inst16\[4\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[3\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"inst16\[3\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[2\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"inst16\[2\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[1\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"inst16\[1\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[0\] sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"inst16\[0\]\" to the node \"sram:inst\|altsyncram:altsyncram_component\|altsyncram_vlp3:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 360 816 848 408 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1676444172682 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1676444172682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676444172795 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676444173157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173157 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[29\] " "No output dependent on input pin \"ABUS\[29\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[28\] " "No output dependent on input pin \"ABUS\[28\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[27\] " "No output dependent on input pin \"ABUS\[27\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[26\] " "No output dependent on input pin \"ABUS\[26\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[25\] " "No output dependent on input pin \"ABUS\[25\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[24\] " "No output dependent on input pin \"ABUS\[24\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[23\] " "No output dependent on input pin \"ABUS\[23\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[22\] " "No output dependent on input pin \"ABUS\[22\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[21\] " "No output dependent on input pin \"ABUS\[21\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[20\] " "No output dependent on input pin \"ABUS\[20\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[19\] " "No output dependent on input pin \"ABUS\[19\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[18\] " "No output dependent on input pin \"ABUS\[18\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[17\] " "No output dependent on input pin \"ABUS\[17\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[16\] " "No output dependent on input pin \"ABUS\[16\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[15\] " "No output dependent on input pin \"ABUS\[15\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[1\] " "No output dependent on input pin \"ABUS\[1\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ABUS\[0\] " "No output dependent on input pin \"ABUS\[0\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|ABUS[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEN\[1\] " "No output dependent on input pin \"LEN\[1\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 568 480 648 584 "LEN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|LEN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEN\[0\] " "No output dependent on input pin \"LEN\[0\]\"" {  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 568 480 648 584 "LEN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676444173221 "|sram_controller|LEN[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1676444173221 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676444173223 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676444173223 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1676444173223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676444173223 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1676444173223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676444173223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676444173256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 07:56:13 2023 " "Processing ended: Wed Feb 15 07:56:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676444173256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676444173256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676444173256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676444173256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676444174814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676444174815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 07:56:14 2023 " "Processing started: Wed Feb 15 07:56:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676444174815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676444174815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ARP -c ARP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676444174815 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676444174921 ""}
{ "Info" "0" "" "Project  = ARP" {  } {  } 0 0 "Project  = ARP" 0 0 "Fitter" 0 0 1676444174921 ""}
{ "Info" "0" "" "Revision = ARP" {  } {  } 0 0 "Revision = ARP" 0 0 "Fitter" 0 0 1676444174921 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1676444174988 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ARP EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"ARP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676444174997 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676444175034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676444175035 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676444175106 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676444175115 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676444175418 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676444175418 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676444175418 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676444175418 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 887 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676444175421 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 889 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676444175421 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 891 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676444175421 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 893 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676444175421 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676444175421 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676444175422 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1676444175424 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 69 " "No exact pin location assignment(s) for 68 pins of 69 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[29\] " "Pin ABUS\[29\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[29] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[28\] " "Pin ABUS\[28\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[28] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[27\] " "Pin ABUS\[27\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[27] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[26\] " "Pin ABUS\[26\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[26] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[25\] " "Pin ABUS\[25\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[25] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[24\] " "Pin ABUS\[24\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[24] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[23\] " "Pin ABUS\[23\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[23] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[22\] " "Pin ABUS\[22\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[22] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[21\] " "Pin ABUS\[21\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[21] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[20\] " "Pin ABUS\[20\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[20] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[19\] " "Pin ABUS\[19\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[19] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[18\] " "Pin ABUS\[18\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[18] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[17\] " "Pin ABUS\[17\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[17] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[16\] " "Pin ABUS\[16\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[16] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[15\] " "Pin ABUS\[15\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[15] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[1\] " "Pin ABUS\[1\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[1] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[0\] " "Pin ABUS\[0\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[0] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEN\[1\] " "Pin LEN\[1\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { LEN[1] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 568 480 648 584 "LEN" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEN\[0\] " "Pin LEN\[0\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { LEN[0] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 568 480 648 584 "LEN" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[31\] " "Pin DBUS\[31\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[31] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[30\] " "Pin DBUS\[30\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[30] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[29\] " "Pin DBUS\[29\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[29] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[28\] " "Pin DBUS\[28\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[28] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[27\] " "Pin DBUS\[27\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[27] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[26\] " "Pin DBUS\[26\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[26] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[25\] " "Pin DBUS\[25\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[25] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[24\] " "Pin DBUS\[24\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[24] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[23\] " "Pin DBUS\[23\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[23] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[22\] " "Pin DBUS\[22\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[22] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[21\] " "Pin DBUS\[21\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[21] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[20\] " "Pin DBUS\[20\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[20] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[19\] " "Pin DBUS\[19\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[19] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[18\] " "Pin DBUS\[18\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[18] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[17\] " "Pin DBUS\[17\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[17] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[16\] " "Pin DBUS\[16\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[16] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[15\] " "Pin DBUS\[15\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[15] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[14\] " "Pin DBUS\[14\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[14] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[13\] " "Pin DBUS\[13\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[13] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[12\] " "Pin DBUS\[12\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[12] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[11\] " "Pin DBUS\[11\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[11] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[10\] " "Pin DBUS\[10\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[10] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[9\] " "Pin DBUS\[9\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[9] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[8\] " "Pin DBUS\[8\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[8] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[7\] " "Pin DBUS\[7\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[7] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[6\] " "Pin DBUS\[6\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[6] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[5\] " "Pin DBUS\[5\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[5] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[4\] " "Pin DBUS\[4\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[4] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[3\] " "Pin DBUS\[3\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[3] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[2\] " "Pin DBUS\[2\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[2] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[1\] " "Pin DBUS\[1\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[1] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS\[0\] " "Pin DBUS\[0\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { DBUS[0] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 296 1096 1272 312 "DBUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DBUS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD " "Pin RD not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { RD } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 488 264 432 504 "RD" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[31\] " "Pin ABUS\[31\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[31] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[30\] " "Pin ABUS\[30\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[30] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WR " "Pin WR not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { WR } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 424 264 432 440 "WR" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[2\] " "Pin ABUS\[2\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[2] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[3\] " "Pin ABUS\[3\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[3] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[4\] " "Pin ABUS\[4\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[4] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[5\] " "Pin ABUS\[5\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[5] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[6\] " "Pin ABUS\[6\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[6] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[7\] " "Pin ABUS\[7\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[7] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[8\] " "Pin ABUS\[8\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[8] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[9\] " "Pin ABUS\[9\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[9] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[10\] " "Pin ABUS\[10\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[10] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[11\] " "Pin ABUS\[11\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[11] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[12\] " "Pin ABUS\[12\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[12] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[13\] " "Pin ABUS\[13\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[13] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ABUS\[14\] " "Pin ABUS\[14\] not assigned to an exact location on the device" {  } { { "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programdata/altera/13.1/quartus/bin64/pin_planner.ppl" { ABUS[14] } } } { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 368 264 432 384 "ABUS" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ABUS[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676444176051 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1676444176051 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARP.sdc " "Synopsys Design Constraints File file not found: 'ARP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676444176213 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676444176213 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1676444176216 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1676444176216 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1676444176217 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676444176228 ""}  } { { "sram/sram_controller.bdf" "" { Schematic "C:/projects/ARP/sram/sram_controller.bdf" { { 544 848 1016 560 "CLK" "" } } } } { "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/programdata/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/projects/ARP/" { { 0 { 0 ""} 0 869 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676444176228 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676444176435 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676444176436 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676444176436 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676444176437 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676444176438 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676444176439 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676444176439 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676444176439 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676444176439 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1676444176440 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676444176440 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "68 unused 2.5V 36 0 32 " "Number of I/O pins in group: 68 (unused VREF, 2.5V VCCIO, 36 input, 0 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1676444176444 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1676444176444 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1676444176444 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676444176445 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676444176445 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676444176445 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676444176445 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676444176445 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676444176445 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676444176445 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676444176445 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1676444176445 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1676444176445 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676444176520 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676444176520 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676444176520 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676444176520 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676444176520 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676444176520 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676444176520 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676444176520 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676444176520 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676444176520 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676444176520 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676444176520 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676444176520 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programdata/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1676444176520 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1676444176520 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676444176521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676444177459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676444177526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676444177536 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676444178351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676444178351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676444178545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y0 X30_Y9 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9" {  } { { "loc" "" { Generic "C:/projects/ARP/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} 21 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1676444179151 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676444179151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676444179276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1676444179277 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1676444179277 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676444179277 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1676444179289 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676444179326 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676444179652 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676444179684 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676444180043 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676444180424 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1676444180936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projects/ARP/output_files/ARP.fit.smsg " "Generated suppressed messages file C:/projects/ARP/output_files/ARP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676444181021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676444181278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 07:56:21 2023 " "Processing ended: Wed Feb 15 07:56:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676444181278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676444181278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676444181278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676444181278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676444182534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676444182534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 07:56:22 2023 " "Processing started: Wed Feb 15 07:56:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676444182534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676444182534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ARP -c ARP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676444182535 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676444183297 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676444183318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676444183623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 07:56:23 2023 " "Processing ended: Wed Feb 15 07:56:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676444183623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676444183623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676444183623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676444183623 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676444184237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676444185261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676444185262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 07:56:24 2023 " "Processing started: Wed Feb 15 07:56:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676444185262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676444185262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ARP -c ARP " "Command: quartus_sta ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676444185263 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1676444185378 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676444185558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676444185598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676444185598 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ARP.sdc " "Synopsys Design Constraints File file not found: 'ARP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1676444185764 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1676444185764 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676444185765 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676444185765 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1676444185767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1676444185767 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1676444185768 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1676444185776 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1676444185785 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676444185785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.756 " "Worst-case setup slack is -1.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444185787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444185787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.756             -56.192 CLK  " "   -1.756             -56.192 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444185787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676444185787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.351 " "Worst-case hold slack is 2.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444185790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444185790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.351               0.000 CLK  " "    2.351               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444185790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676444185790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676444185792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676444185795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444185797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444185797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -350.840 CLK  " "   -3.000            -350.840 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444185797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676444185797 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1676444185838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1676444185858 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1676444186413 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186449 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1676444186455 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676444186455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.484 " "Worst-case setup slack is -1.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.484             -47.488 CLK  " "   -1.484             -47.488 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676444186458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.108 " "Worst-case hold slack is 2.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.108               0.000 CLK  " "    2.108               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676444186462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676444186467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676444186471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -350.840 CLK  " "   -3.000            -350.840 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676444186474 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1676444186518 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186615 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1676444186616 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676444186616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.324 " "Worst-case setup slack is -0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324             -10.368 CLK  " "   -0.324             -10.368 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676444186621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.049 " "Worst-case hold slack is 1.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.049               0.000 CLK  " "    1.049               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676444186626 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676444186631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676444186635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -182.234 CLK  " "   -3.000            -182.234 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676444186640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676444186640 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676444186843 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676444186845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676444186922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 07:56:26 2023 " "Processing ended: Wed Feb 15 07:56:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676444186922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676444186922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676444186922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676444186922 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676444188211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676444188211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 07:56:28 2023 " "Processing started: Wed Feb 15 07:56:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676444188211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676444188211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ARP -c ARP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ARP -c ARP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676444188212 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARP.vo C:/projects/ARP/simulation/qsim// simulation " "Generated file ARP.vo in folder \"C:/projects/ARP/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676444188548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676444188585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 07:56:28 2023 " "Processing ended: Wed Feb 15 07:56:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676444188585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676444188585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676444188585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676444188585 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 81 s " "Quartus II Full Compilation was successful. 0 errors, 81 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676444189178 ""}
