#-----------------------------------------------------------
# Vivado v2015.4.1 (64-bit)
# SW Build 1431336 on Fri Dec 11 14:52:39 MST 2015
# IP Build 1427053 on Mon Dec  7 12:56:29 MST 2015
# Start of session at: Thu Sep 28 14:39:44 2017
# Process ID: 24757
# Current directory: /nethome/wsutton8/ECE6276/ECE6276/HW4/lab_4/run/vivado_run/mac_pipelined/mac_pipelined.runs/synth_1
# Command line: vivado -log processor_top.vds -mode batch -messageDb vivado.pb -notrace -source processor_top.tcl
# Log file: /nethome/wsutton8/ECE6276/ECE6276/HW4/lab_4/run/vivado_run/mac_pipelined/mac_pipelined.runs/synth_1/processor_top.vds
# Journal file: /nethome/wsutton8/ECE6276/ECE6276/HW4/lab_4/run/vivado_run/mac_pipelined/mac_pipelined.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source processor_top.tcl -notrace
Command: synth_design -top processor_top -part xcku115-flva2104-3-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -516 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1110.938 ; gain = 174.961 ; free physical = 134 ; free virtual = 4402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor_top' [/nethome/wsutton8/ECE6276/ECE6276/HW4/lab_4/src/processor_top.vhd:21]
INFO: [Synth 8-638] synthesizing module 'stage1' [/nethome/wsutton8/ECE6276/ECE6276/HW4/lab_4/src/stage1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'stage1' (1#1) [/nethome/wsutton8/ECE6276/ECE6276/HW4/lab_4/src/stage1.vhd:22]
INFO: [Synth 8-638] synthesizing module 'mac' [/nethome/wsutton8/ECE6276/ECE6276/HW4/lab_4/src/mac_updated.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mac' (2#1) [/nethome/wsutton8/ECE6276/ECE6276/HW4/lab_4/src/mac_updated.vhd:20]
INFO: [Synth 8-638] synthesizing module 'stage2' [/nethome/wsutton8/ECE6276/ECE6276/HW4/lab_4/src/stage2.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'stage2' (3#1) [/nethome/wsutton8/ECE6276/ECE6276/HW4/lab_4/src/stage2.vhd:20]
INFO: [Synth 8-638] synthesizing module 'stage3' [/nethome/wsutton8/ECE6276/ECE6276/HW4/lab_4/src/stage3.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'stage3' (4#1) [/nethome/wsutton8/ECE6276/ECE6276/HW4/lab_4/src/stage3.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'processor_top' (5#1) [/nethome/wsutton8/ECE6276/ECE6276/HW4/lab_4/src/processor_top.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1152.312 ; gain = 216.336 ; free physical = 115 ; free virtual = 4355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1152.312 ; gain = 216.336 ; free physical = 117 ; free virtual = 4356
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku115-flva2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/wsutton8/ECE6276/ECE6276/HW4/constraints_lab4.xdc]
create_clock: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:06 . Memory (MB): peak = 1775.477 ; gain = 9.000 ; free physical = 85 ; free virtual = 3867
Finished Parsing XDC File [/nethome/wsutton8/ECE6276/ECE6276/HW4/constraints_lab4.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1775.477 ; gain = 0.000 ; free physical = 84 ; free virtual = 3868
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24792 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1775.477 ; gain = 839.500 ; free physical = 85 ; free virtual = 3868
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva2104-3-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1775.477 ; gain = 839.500 ; free physical = 85 ; free virtual = 3867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1775.477 ; gain = 839.500 ; free physical = 85 ; free virtual = 3867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1775.477 ; gain = 839.500 ; free physical = 87 ; free virtual = 3866
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module stage1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
Module stage2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module stage3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:01:33 . Memory (MB): peak = 1775.477 ; gain = 839.500 ; free physical = 86 ; free virtual = 3865
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP MAC/ARG, operation Mode is: A*B.
DSP Report: operator MAC/ARG is absorbed into DSP MAC/ARG.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:33 . Memory (MB): peak = 1775.477 ; gain = 839.500 ; free physical = 86 ; free virtual = 3861
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:28 ; elapsed = 00:01:33 . Memory (MB): peak = 1775.477 ; gain = 839.500 ; free physical = 86 ; free virtual = 3861

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mac         | A*B         | No           | 17     | 17     | 48     | 25     | 34     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+-------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:34 . Memory (MB): peak = 1775.477 ; gain = 839.500 ; free physical = 84 ; free virtual = 3853
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:28 ; elapsed = 00:01:34 . Memory (MB): peak = 1775.477 ; gain = 839.500 ; free physical = 86 ; free virtual = 3855

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:03:36 . Memory (MB): peak = 1991.004 ; gain = 1055.027 ; free physical = 85 ; free virtual = 3530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:03:39 . Memory (MB): peak = 2001.020 ; gain = 1065.043 ; free physical = 85 ; free virtual = 3531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:03:44 . Memory (MB): peak = 2011.035 ; gain = 1075.059 ; free physical = 84 ; free virtual = 3533
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:03:44 . Memory (MB): peak = 2011.035 ; gain = 1075.059 ; free physical = 85 ; free virtual = 3533

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:03:44 . Memory (MB): peak = 2011.035 ; gain = 1075.059 ; free physical = 85 ; free virtual = 3533
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:03:46 . Memory (MB): peak = 2011.035 ; gain = 1075.059 ; free physical = 85 ; free virtual = 3533
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:03:46 . Memory (MB): peak = 2011.035 ; gain = 1075.059 ; free physical = 85 ; free virtual = 3533
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:03:47 . Memory (MB): peak = 2011.035 ; gain = 1075.059 ; free physical = 85 ; free virtual = 3533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:03:47 . Memory (MB): peak = 2011.035 ; gain = 1075.059 ; free physical = 85 ; free virtual = 3533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:03:55 . Memory (MB): peak = 2011.035 ; gain = 1075.059 ; free physical = 86 ; free virtual = 3527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:03:55 . Memory (MB): peak = 2011.035 ; gain = 1075.059 ; free physical = 85 ; free virtual = 3527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |     3|
|3     |DSP_ALU         |     1|
|4     |DSP_A_B_DATA    |     1|
|5     |DSP_C_DATA      |     1|
|6     |DSP_MULTIPLIER  |     1|
|7     |DSP_M_DATA      |     1|
|8     |DSP_OUTPUT      |     1|
|9     |DSP_PREADD      |     1|
|10    |DSP_PREADD_DATA |     1|
|11    |LUT1            |     1|
|12    |LUT3            |    33|
|13    |FDCE            |     5|
|14    |FDPE            |    58|
|15    |IBUF            |    29|
|16    |OBUF            |    18|
+------+----------------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   156|
|2     |  MAC    |mac               |    36|
|3     |    ARG  |\MAC/ARG _funnel  |     8|
|4     |  ST1    |stage1            |    36|
|5     |  ST2    |stage2            |    18|
|6     |  ST3    |stage3            |    18|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:03:55 . Memory (MB): peak = 2011.035 ; gain = 1075.059 ; free physical = 85 ; free virtual = 3527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:02:42 . Memory (MB): peak = 2011.035 ; gain = 336.934 ; free physical = 85 ; free virtual = 3541
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:03:58 . Memory (MB): peak = 2011.035 ; gain = 1075.059 ; free physical = 85 ; free virtual = 3541
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 31 instances were transformed.
  BUFG => BUFGCE: 1 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 29 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:04:51 . Memory (MB): peak = 2021.039 ; gain = 1012.723 ; free physical = 85 ; free virtual = 3516
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:06 . Memory (MB): peak = 2061.055 ; gain = 0.000 ; free physical = 86 ; free virtual = 3522
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:06 . Memory (MB): peak = 2061.055 ; gain = 0.000 ; free physical = 85 ; free virtual = 3521
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 14:45:00 2017...
