// Seed: 2133507213
`default_nettype wire
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3
);
  logic id_4;
  initial begin
    id_2 <= id_1;
  end
  defparam id_5.id_6 = id_6;
endmodule
