m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.1 2024.04, Apr 19 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS
T_opt
!s11d rv32i_alu_tb_sv_unit /home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/work 1 alu_if 1 /home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/work 
!s110 1739930325
VPiaSU0JYT_bcDeNFF``ma2
04 12 4 work rv32i_alu_tb fast 0
=1-1a953504933e-67b53ad4-b7928-bc792
R0
!s12f OEM100
!s12b OEM100
!s124 OEM25U3 
o-quiet -auto_acc_if_foreign -work work
Z2 tCvgOpt 0
n@_opt
OL;O;2024.1;79
R1
Yalu_if
Z3 2/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/coverage.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/driver.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/generator.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/interface.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/monitor.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu_header.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu_tb.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/scoreboard.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/transaction.sv
Z4 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z5 DXx4 work 20 rv32i_alu_tb_sv_unit 0 22 eD:jb5za2Sz4nGW_hG6zn3
Z6 !s110 1739930441
Z7 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 2NU>Qed2=GFK`_5IV`?F@0
I1z?]WKgg[XdHW<T;lSMWT3
Z8 !s105 rv32i_alu_tb_sv_unit
S1
R1
w1739921256
8interface.sv
Z9 Finterface.sv
!i122 1
L0 7 0
Z10 OL;L;2024.1;79
31
Z11 !s108 1739930440.000000
!s107 coverage.sv|scoreboard.sv|monitor.sv|driver.sv|generator.sv|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|interface.sv|transaction.sv|rv32i_alu_header.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/transaction.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/scoreboard.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu_tb.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu_header.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/monitor.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/interface.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/generator.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/driver.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/coverage.sv|
Z12 !s90 -reportprogress|300|-work|work|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/coverage.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/driver.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/generator.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/interface.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/monitor.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu_header.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu_tb.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/scoreboard.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/transaction.sv|
!i113 0
Z13 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
Xcoverage_sv_unit
R3
Z14 !s115 alu_if
R4
Z15 !s110 1739930440
Vf[Gh73``fjY?W5hV9Qic40
r1
!s85 0
!i10b 1
!s100 hfQ5XiNDCGN:aGInEz=GF1
If[Gh73``fjY?W5hV9Qic40
!i103 1
S1
R1
Z16 w1739930316
8/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/coverage.sv
F/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/coverage.sv
Z17 Frv32i_alu_header.sv
Z18 Ftransaction.sv
R9
!i122 1
Z19 L0 14 0
R10
31
R11
Z20 !s107 coverage.sv|scoreboard.sv|monitor.sv|driver.sv|generator.sv|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|interface.sv|transaction.sv|rv32i_alu_header.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/transaction.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/scoreboard.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu_tb.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu_header.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/monitor.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/interface.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/generator.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/driver.sv|/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/coverage.sv|
R12
!i113 0
R13
R2
Xdriver_sv_unit
R3
R14
R4
R15
VSAENWOZeX75J34X^>4NRQ3
r1
!s85 0
!i10b 1
!s100 4<a9[K=T=ZPgm>RSFdY7b3
ISAENWOZeX75J34X^>4NRQ3
!i103 1
S1
R1
Z21 w1739927090
8/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/driver.sv
F/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/driver.sv
R17
R18
!i122 1
R19
R10
31
R11
R20
R12
!i113 0
R13
R2
Xgenerator_sv_unit
R3
R4
R15
V]05:WCP1of^>EQCR3eV]K0
r1
!s85 0
!i10b 1
!s100 0laZFPfE<K_NAnPeQK>m00
I]05:WCP1of^>EQCR3eV]K0
!i103 1
S1
R1
R21
8/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/generator.sv
F/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/generator.sv
R18
R17
!i122 1
R19
R10
31
R11
R20
R12
!i113 0
R13
R2
Xmonitor_sv_unit
R3
R14
R4
R15
VYCLo?3l;Ohc]eTJziB1me0
r1
!s85 0
!i10b 1
!s100 KaG1Jeh^b39kODMh2U8I>2
IYCLo?3l;Ohc]eTJziB1me0
!i103 1
S1
R1
R21
8/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/monitor.sv
F/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/monitor.sv
R17
R18
!i122 1
R19
R10
31
R11
R20
R12
!i113 0
R13
R2
vrv32i_alu
R3
R4
Z22 DXx6 mtiUvm 7 uvm_pkg 0 22 MiVhEBb9cnBN5^J=<XBKI2
DXx4 work 17 rv32i_alu_sv_unit 0 22 R3U6]2@LMlaOF];cj<MoK3
R15
R7
r1
!s85 0
!i10b 1
!s100 MoU<XfS?1U@fUTj8V[3@l0
IAWBH1JN]d8efjdH1c^LmA0
!s105 rv32i_alu_sv_unit
S1
R1
w1739926269
Z23 8/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu.sv
Z24 F/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu.sv
!i122 1
L0 52 304
R10
31
R11
R20
R12
!i113 0
R13
R2
Xrv32i_alu_sv_unit
R3
R4
R22
R15
VR3U6]2@LMlaOF];cj<MoK3
r1
!s85 0
!i10b 1
!s100 4_>e[TQmIXiIO9Fb[=V8O0
IR3U6]2@LMlaOF];cj<MoK3
!i103 1
S1
R1
w1739926331
R23
R24
R17
F/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
F/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
F/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
F/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
F/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
F/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
F/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
F/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
F/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
F/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
F/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
F/home/niko/intelFPGA_pro/24.3.1/questa_fe/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
!i122 1
L0 49 0
R10
31
R11
R20
R12
!i113 0
R13
R2
vrv32i_alu_tb
R3
R4
R5
R6
R7
r1
!s85 0
!i10b 1
!s100 O?I3Jc6IXKP4:FAnAN:Z12
IelG8UHYCP4^?ieh_`X?ej0
R8
S1
R1
w1739929901
Z25 8/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu_tb.sv
Z26 F/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/rv32i_alu_tb.sv
!i122 1
L0 47 236
R10
31
R11
R20
R12
!i113 0
R13
R2
Xrv32i_alu_tb_sv_unit
R3
R14
R4
R6
VeD:jb5za2Sz4nGW_hG6zn3
r1
!s85 0
!i10b 1
!s100 @=ddlF@P?`[k<fT[S[N]80
IeD:jb5za2Sz4nGW_hG6zn3
!i103 1
S1
R1
R16
R25
R26
R17
Fgenerator.sv
R18
R9
Fdriver.sv
Fmonitor.sv
Fscoreboard.sv
Fcoverage.sv
!i122 1
R19
R10
31
R11
R20
R12
!i113 0
R13
R2
Xscoreboard_sv_unit
R3
R4
R6
VTYT:Q0Ja7SKd9h]1>PmWe2
r1
!s85 0
!i10b 1
!s100 iGJ7cEf=JeI7mjD7QnTj>0
ITYT:Q0Ja7SKd9h]1>PmWe2
!i103 1
S1
R1
R21
8/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/scoreboard.sv
F/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/scoreboard.sv
R17
R18
!i122 1
R19
R10
31
R11
R20
R12
!i113 0
R13
R2
Xtransaction_sv_unit
R3
R4
R6
VNihVRj@k_FNiS@LRdo5U:1
r1
!s85 0
!i10b 1
!s100 =O_9c:SWEdi=3:=fT[_U[3
INihVRj@k_FNiS@LRdo5U:1
!i103 1
S1
R1
R21
8/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/transaction.sv
F/home/niko/Dev/RISC-V-ALU-Design-and-Verification/team_3_RiscV_ALU/M2/CLASS/transaction.sv
R17
!i122 1
R19
R10
31
R11
R20
R12
!i113 0
R13
R2
