------- FILE bomber.asm LEVEL 1 PASS 2
      1  fffe					      processor	6502
      2  10000 ????
      3  10000 ????						;include required files
------- FILE vcs.h LEVEL 2 PASS 2
      0  10000 ????				       include	"vcs.h"
      1  10000 ????						; VCS.H
      2  10000 ????						; Version 1.07, 08/OCT/2021
      3  10000 ????
      4  10000 ????		00 6b	    VERSION_VCS =	107
      5  10000 ????
      6  10000 ????						; THIS IS *THE* "STANDARD" VCS.H
      7  10000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  10000 ????						; The latest version can be found at https://dasm-assembler.github.io/
      9  10000 ????						;
     10  10000 ????						; This file defines hardware registers and memory mapping for the
     11  10000 ????						; Atari 2600. It is distributed as a companion machine-specific support package
     12  10000 ????						; for the DASM compiler. Updates to this file, DASM, and associated tools are
     13  10000 ????						; available at at https://dasm-assembler.github.io/
     14  10000 ????						;
     15  10000 ????						; Many thanks to the people who have contributed. If you find an issue with the
     16  10000 ????						; contents, or would like ot add something, please report as an issue at...
     17  10000 ????						; https://github.com/dasm-assembler/dasm/issues
     18  10000 ????
     19  10000 ????						;
     20  10000 ????						; Latest Revisions...
     21  10000 ????						; 1.07  08/OCT/2021	 Added timer interrupt registers
     22  10000 ????						; 1.06  05/SEP/2020	 Modified header/license and links to new versions
     23  10000 ????						; 1.05  13/NOV/2003	  - Correction to 1.04 - now functions as requested by MR.
     24  10000 ????						;			  - Added VERSION_VCS equate (which will reflect 100x version #)
     25  10000 ????						;			    This will allow conditional code to verify VCS.H being
     26  10000 ????						;			    used for code assembly.
     27  10000 ????						; 1.04  12/NOV/2003	 Added TIA_BASE_WRITE_ADDRESS and TIA_BASE_READ_ADDRESS for
     28  10000 ????						;			 convenient disassembly/reassembly compatibility for hardware
     29  10000 ????						;			 mirrored reading/writing differences.	This is more a
     30  10000 ????						;			 readability issue, and binary compatibility with disassembled
     31  10000 ????						;			 and reassembled sources.  Per Manuel Rotschkar's suggestion.
     32  10000 ????						; 1.03  12/MAY/2003	 Added SEG segment at end of file to fix old-code compatibility
     33  10000 ????						;			 which was broken by the use of segments in this file, as
     34  10000 ????						;			 reported by Manuel Polik on [stella] 11/MAY/2003
     35  10000 ????						; 1.02  22/MAR/2003	 Added TIMINT($285)
     36  10000 ????						; 1.01 		 Constant offset added to allow use for 3F-style bankswitching
     37  10000 ????						;			  - define TIA_BASE_ADDRESS as $40 for Tigervision carts, otherwise
     38  10000 ????						;			    it is safe to leave it undefined, and the base address will
     39  10000 ????						;			    be set to 0.  Thanks to Eckhard Stolberg for the suggestion.
     40  10000 ????						;			    Note, may use -DLABEL=EXPRESSION to define TIA_BASE_ADDRESS
     41  10000 ????						;			  - register definitions are now generated through assignment
     42  10000 ????						;			    in uninitialised segments.	This allows a changeable base
     43  10000 ????						;			    address architecture.
     44  10000 ????						; 1.0	 22/MAR/2003	 Initial release
     45  10000 ????
     46  10000 ????
     47  10000 ????						;-------------------------------------------------------------------------------
     48  10000 ????
     49  10000 ????						; TIA_BASE_ADDRESS
     50  10000 ????						; The TIA_BASE_ADDRESS defines the base address of access to TIA registers.
     51  10000 ????						; Normally 0, the base address should (externally, before including this file)
     52  10000 ????						; be set to $40 when creating 3F-bankswitched (and other?) cartridges.
     53  10000 ????						; The reason is that this bankswitching scheme treats any access to locations
     54  10000 ????						; < $40 as a bankswitch.
     55  10000 ????
     56  10000 ????			   -	       IFNCONST	TIA_BASE_ADDRESS
     57  10000 ????			   -TIA_BASE_ADDRESS =	0
     58  10000 ????				       ENDIF
     59  10000 ????
     60  10000 ????						; Note: The address may be defined on the command-line using the -D switch, eg:
     61  10000 ????						; dasm.exe code.asm -DTIA_BASE_ADDRESS=$40 -f3 -v5 -ocode.bin
     62  10000 ????						; *OR* by declaring the label before including this file, eg:
     63  10000 ????						; TIA_BASE_ADDRESS = $40
     64  10000 ????						;   include "vcs.h"
     65  10000 ????
     66  10000 ????						; Alternate read/write address capability - allows for some disassembly compatibility
     67  10000 ????						; usage ; to allow reassembly to binary perfect copies).  This is essentially catering
     68  10000 ????						; for the mirrored ROM hardware registers.
     69  10000 ????
     70  10000 ????						; Usage: As per above, define the TIA_BASE_READ_ADDRESS and/or TIA_BASE_WRITE_ADDRESS
     71  10000 ????						; using the -D command-line switch, as required.  If the addresses are not defined,
     72  10000 ????						; they defaut to the TIA_BASE_ADDRESS.
     73  10000 ????
     74  10000 ????			   -	       IFNCONST	TIA_BASE_READ_ADDRESS
     75  10000 ????			   -TIA_BASE_READ_ADDRESS =	TIA_BASE_ADDRESS
     76  10000 ????				       ENDIF
     77  10000 ????
     78  10000 ????			   -	       IFNCONST	TIA_BASE_WRITE_ADDRESS
     79  10000 ????			   -TIA_BASE_WRITE_ADDRESS =	TIA_BASE_ADDRESS
     80  10000 ????				       ENDIF
     81  10000 ????
     82  10000 ????						;-------------------------------------------------------------------------------
     83  10000 ????
     84 U002d ????				      SEG.U	TIA_REGISTERS_WRITE
     85 U0000					      ORG	TIA_BASE_WRITE_ADDRESS
     86 U0000
     87 U0000							; DO NOT CHANGE THE RELATIVE ORDERING OF REGISTERS!
     88 U0000
     89 U0000		       00	   VSYNC      ds	1	; $00	 0000 00x0   Vertical Sync Set-Clear
     90 U0001		       00	   VBLANK     ds	1	; $01	 xx00 00x0   Vertical Blank Set-Clear
     91 U0002		       00	   WSYNC      ds	1	; $02	 ---- ----   Wait for Horizontal Blank
     92 U0003		       00	   RSYNC      ds	1	; $03	 ---- ----   Reset Horizontal Sync Counter
     93 U0004		       00	   NUSIZ0     ds	1	; $04	 00xx 0xxx   Number-Size player/missle 0
     94 U0005		       00	   NUSIZ1     ds	1	; $05	 00xx 0xxx   Number-Size player/missle 1
     95 U0006		       00	   COLUP0     ds	1	; $06	 xxxx xxx0   Color-Luminance Player 0
     96 U0007		       00	   COLUP1     ds	1	; $07	 xxxx xxx0   Color-Luminance Player 1
     97 U0008		       00	   COLUPF     ds	1	; $08	 xxxx xxx0   Color-Luminance Playfield
     98 U0009		       00	   COLUBK     ds	1	; $09	 xxxx xxx0   Color-Luminance Background
     99 U000a		       00	   CTRLPF     ds	1	; $0A	 00xx 0xxx   Control Playfield, Ball, Collisions
    100 U000b		       00	   REFP0      ds	1	; $0B	 0000 x000   Reflection Player 0
    101 U000c		       00	   REFP1      ds	1	; $0C	 0000 x000   Reflection Player 1
    102 U000d		       00	   PF0	      ds	1	; $0D	 xxxx 0000   Playfield Register Byte 0
    103 U000e		       00	   PF1	      ds	1	; $0E	 xxxx xxxx   Playfield Register Byte 1
    104 U000f		       00	   PF2	      ds	1	; $0F	 xxxx xxxx   Playfield Register Byte 2
    105 U0010		       00	   RESP0      ds	1	; $10	 ---- ----   Reset Player 0
    106 U0011		       00	   RESP1      ds	1	; $11	 ---- ----   Reset Player 1
    107 U0012		       00	   RESM0      ds	1	; $12	 ---- ----   Reset Missle 0
    108 U0013		       00	   RESM1      ds	1	; $13	 ---- ----   Reset Missle 1
    109 U0014		       00	   RESBL      ds	1	; $14	 ---- ----   Reset Ball
    110 U0015		       00	   AUDC0      ds	1	; $15	 0000 xxxx   Audio Control 0
    111 U0016		       00	   AUDC1      ds	1	; $16	 0000 xxxx   Audio Control 1
    112 U0017		       00	   AUDF0      ds	1	; $17	 000x xxxx   Audio Frequency 0
    113 U0018		       00	   AUDF1      ds	1	; $18	 000x xxxx   Audio Frequency 1
    114 U0019		       00	   AUDV0      ds	1	; $19	 0000 xxxx   Audio Volume 0
    115 U001a		       00	   AUDV1      ds	1	; $1A	 0000 xxxx   Audio Volume 1
    116 U001b		       00	   GRP0       ds	1	; $1B	 xxxx xxxx   Graphics Register Player 0
    117 U001c		       00	   GRP1       ds	1	; $1C	 xxxx xxxx   Graphics Register Player 1
    118 U001d		       00	   ENAM0      ds	1	; $1D	 0000 00x0   Graphics Enable Missle 0
    119 U001e		       00	   ENAM1      ds	1	; $1E	 0000 00x0   Graphics Enable Missle 1
    120 U001f		       00	   ENABL      ds	1	; $1F	 0000 00x0   Graphics Enable Ball
    121 U0020		       00	   HMP0       ds	1	; $20	 xxxx 0000   Horizontal Motion Player 0
    122 U0021		       00	   HMP1       ds	1	; $21	 xxxx 0000   Horizontal Motion Player 1
    123 U0022		       00	   HMM0       ds	1	; $22	 xxxx 0000   Horizontal Motion Missle 0
    124 U0023		       00	   HMM1       ds	1	; $23	 xxxx 0000   Horizontal Motion Missle 1
    125 U0024		       00	   HMBL       ds	1	; $24	 xxxx 0000   Horizontal Motion Ball
    126 U0025		       00	   VDELP0     ds	1	; $25	 0000 000x   Vertical Delay Player 0
    127 U0026		       00	   VDELP1     ds	1	; $26	 0000 000x   Vertical Delay Player 1
    128 U0027		       00	   VDELBL     ds	1	; $27	 0000 000x   Vertical Delay Ball
    129 U0028		       00	   RESMP0     ds	1	; $28	 0000 00x0   Reset Missle 0 to Player 0
    130 U0029		       00	   RESMP1     ds	1	; $29	 0000 00x0   Reset Missle 1 to Player 1
    131 U002a		       00	   HMOVE      ds	1	; $2A	 ---- ----   Apply Horizontal Motion
    132 U002b		       00	   HMCLR      ds	1	; $2B	 ---- ----   Clear Horizontal Move Registers
    133 U002c		       00	   CXCLR      ds	1	; $2C	 ---- ----   Clear Collision Latches
    134 U002d
    135 U002d							;-------------------------------------------------------------------------------
    136 U002d
    137 U000e ????				      SEG.U	TIA_REGISTERS_READ
    138 U0000					      ORG	TIA_BASE_READ_ADDRESS
    139 U0000
    140 U0000							;					     bit 7   bit 6
    141 U0000		       00	   CXM0P      ds	1	; $00	     xx00 0000	     Read Collision  M0-P1   M0-P0
    142 U0001		       00	   CXM1P      ds	1	; $01	     xx00 0000			     M1-P0   M1-P1
    143 U0002		       00	   CXP0FB     ds	1	; $02	     xx00 0000			     P0-PF   P0-BL
    144 U0003		       00	   CXP1FB     ds	1	; $03	     xx00 0000			     P1-PF   P1-BL
    145 U0004		       00	   CXM0FB     ds	1	; $04	     xx00 0000			     M0-PF   M0-BL
    146 U0005		       00	   CXM1FB     ds	1	; $05	     xx00 0000			     M1-PF   M1-BL
    147 U0006		       00	   CXBLPF     ds	1	; $06	     x000 0000			     BL-PF   -----
    148 U0007		       00	   CXPPMM     ds	1	; $07	     xx00 0000			     P0-P1   M0-M1
    149 U0008		       00	   INPT0      ds	1	; $08	     x000 0000	     Read Pot Port 0
    150 U0009		       00	   INPT1      ds	1	; $09	     x000 0000	     Read Pot Port 1
    151 U000a		       00	   INPT2      ds	1	; $0A	     x000 0000	     Read Pot Port 2
    152 U000b		       00	   INPT3      ds	1	; $0B	     x000 0000	     Read Pot Port 3
    153 U000c		       00	   INPT4      ds	1	; $0C	     x000 0000	     Read Input (Trigger) 0
    154 U000d		       00	   INPT5      ds	1	; $0D	     x000 0000	     Read Input (Trigger) 1
    155 U000e
    156 U000e							;-------------------------------------------------------------------------------
    157 U000e
    158 U02a0 ????				      SEG.U	RIOT
    159 U0280					      ORG	$280
    160 U0280
    161 U0280							; RIOT MEMORY MAP
    162 U0280
    163 U0280		       00	   SWCHA      ds	1	; $280      Port A data register for joysticks:
    164 U0281							;	     Bits 4-7 for player 1.  Bits 0-3 for player 2.
    165 U0281
    166 U0281		       00	   SWACNT     ds	1	; $281      Port A data direction register (DDR)
    167 U0282		       00	   SWCHB      ds	1	; $282      Port B data (console switches)
    168 U0283		       00	   SWBCNT     ds	1	; $283      Port B DDR
    169 U0284		       00	   INTIM      ds	1	; $284      Timer output (and disable timer interrupt)
    170 U0285
    171 U0285		       00	   TIMINT     ds	1	; $285      Read the interrupt flags
    172 U0286
    173 U0286							; Mirrored registers, part 1 ($285-$294)
    174 U0286
    175 U0286		       00		      ds	1	; $286      Mirror of INTIM
    176 U0287		       00		      ds	1	; $287      Mirror of TIMINT
    177 U0288		       00		      ds	1	; $288      Mirror of SWCHA
    178 U0289		       00		      ds	1	; $289      Mirror of SWACNT
    179 U028a		       00		      ds	1	; $28A      Mirror of SWCHB
    180 U028b		       00		      ds	1	; $28B      Mirror of SWBCNT
    181 U028c		       00		      ds	1	; $28C      Timer output (and enable timer interrupt)
    182 U028d		       00		      ds	1	; $28D      Mirror of TIMINT
    183 U028e		       00		      ds	1	; $28E      Mirror of $28C
    184 U028f		       00		      ds	1	; $28F      Mirror of TIMINT
    185 U0290		       00		      ds	1	; $290      Mirror of SWCHA
    186 U0291		       00		      ds	1	; $291      Mirror of SWACNT
    187 U0292		       00		      ds	1	; $292      Mirror of SWCHB
    188 U0293		       00		      ds	1	; $293      Mirror of SWBCNT
    189 U0294
    190 U0294		       00	   TIM1T      ds	1	; $294      set 1 clock interval (and disable timer interrupt)
    191 U0295		       00	   TIM8T      ds	1	; $295      set 8 clock interval (and disable timer interrupt)
    192 U0296		       00	   TIM64T     ds	1	; $296      set 64 clock interval (and disable timer interrupt)
    193 U0297		       00	   T1024T     ds	1	; $297      set 1024 clock interval (and disable timer interrupt)
    194 U0298
    195 U0298							; Mirrored registers, part 2 ($298-$29b)
    196 U0298
    197 U0298		       00		      ds	1	; $298      Mirror of SWCHA
    198 U0299		       00		      ds	1	; $299      Mirror of SWACNT
    199 U029a		       00		      ds	1	; $29A      Mirror of SWCHB
    200 U029b		       00		      ds	1	; $29B      Mirror of SWBCNT
    201 U029c
    202 U029c		       00	   TIM1I      ds	1	; $29C      set 1 clock interval (and enable timer interrupt)
    203 U029d		       00	   TIM8I      ds	1	; $29D      set 8 clock interval (and enable timer interrupt)
    204 U029e		       00	   TIM64I     ds	1	; $29E      set 64 clock interval (and enable timer interrupt)
    205 U029f		       00	   T1024I     ds	1	; $29F      set 1024 clock interval (and enable timer interrupt)
    206 U02a0
    207 U02a0
    208 U02a0							;-------------------------------------------------------------------------------
    209 U02a0							; The following required for back-compatibility with code which does not use
    210 U02a0							; segments.
    211 U02a0
    212  0000 ????				      SEG
    213  0000 ????
    214  0000 ????						; EOF
------- FILE bomber.asm
------- FILE macro.h LEVEL 2 PASS 2
      0  0000 ????				      include	"macro.h"
      1  0000 ????						; MACRO.H
      2  0000 ????						; Version 1.09, 05/SEP/2020
      3  0000 ????
      4  0000 ????	       00 6d	   VERSION_MACRO =	109
      5  0000 ????
      6  0000 ????						;
      7  0000 ????						; THIS FILE IS EXPLICITLY SUPPORTED AS A DASM-PREFERRED COMPANION FILE
      8  0000 ????						; The latest version can be found at https://dasm-assembler.github.io/
      9  0000 ????						;
     10  0000 ????						; This file defines DASM macros useful for development for the Atari 2600.
     11  0000 ????						; It is distributed as a companion machine-specific support package
     12  0000 ????						; for the DASM compiler.
     13  0000 ????						;
     14  0000 ????						; Many thanks to the people who have contributed. If you find an issue with the
     15  0000 ????						; contents, or would like ot add something, please report as an issue at...
     16  0000 ????						; https://github.com/dasm-assembler/dasm/issues
     17  0000 ????
     18  0000 ????
     19  0000 ????						; Latest Revisions...
     20  0000 ????						; 1.09  05/SEP/2020	 - updated license/links
     21  0000 ????
     22  0000 ????						; 1.08  13/JUL/2020	 - added use of LXA to CLEAN_START
     23  0000 ????						; 1.07  19/JAN/2020	 - correction to comment VERTICAL_SYNC
     24  0000 ????						; 1.06  03/SEP/2004	 - nice revision of VERTICAL_SYNC (Edwin Blink)
     25  0000 ????						; 1.05  14/NOV/2003	 - Added VERSION_MACRO equate (which will reflect 100x version #)
     26  0000 ????						;			   This will allow conditional code to verify MACRO.H being
     27  0000 ????						;			   used for code assembly.
     28  0000 ????						; 1.04  13/NOV/2003	 - SET_POINTER macro added (16-bit address load)
     29  0000 ????						;
     30  0000 ????						; 1.03  23/JUN/2003	 - CLEAN_START macro added - clears TIA, RAM, registers
     31  0000 ????						;
     32  0000 ????						; 1.02  14/JUN/2003	 - VERTICAL_SYNC macro added
     33  0000 ????						;			   (standardised macro for vertical synch code)
     34  0000 ????						; 1.01  22/MAR/2003	 - SLEEP macro added.
     35  0000 ????						;			 - NO_ILLEGAL_OPCODES switch implemented
     36  0000 ????						; 1.0	22/MAR/2003		Initial release
     37  0000 ????
     38  0000 ????						; Note: These macros use illegal opcodes.  To disable illegal opcode usage,
     39  0000 ????						;   define the symbol NO_ILLEGAL_OPCODES (-DNO_ILLEGAL_OPCODES=1 on command-line).
     40  0000 ????						;   If you do not allow illegal opcode usage, you must include this file
     41  0000 ????						;   *after* including VCS.H (as the non-illegal opcodes access hardware
     42  0000 ????						;   registers and require them to be defined first).
     43  0000 ????
     44  0000 ????						; Available macros...
     45  0000 ????						;   SLEEP n		 - sleep for n cycles
     46  0000 ????						;   VERTICAL_SYNC	 - correct 3 scanline vertical synch code
     47  0000 ????						;   CLEAN_START	 - set machine to known state on startup
     48  0000 ????						;   SET_POINTER	 - load a 16-bit absolute to a 16-bit variable
     49  0000 ????
     50  0000 ????						;-------------------------------------------------------------------------------
     51  0000 ????						; SLEEP duration
     52  0000 ????						; Original author: Thomas Jentzsch
     53  0000 ????						; Inserts code which takes the specified number of cycles to execute.	This is
     54  0000 ????						; useful for code where precise timing is required.
     55  0000 ????						; ILLEGAL-OPCODE VERSION DOES NOT AFFECT FLAGS OR REGISTERS.
     56  0000 ????						; LEGAL OPCODE VERSION MAY AFFECT FLAGS
     57  0000 ????						; Uses illegal opcode (DASM 2.20.01 onwards).
     58  0000 ????
     59  0000 ????				      MAC	sleep
     60  0000 ????			   .CYCLES    SET	{1}
     61  0000 ????
     62  0000 ????				      IF	.CYCLES < 2
     63  0000 ????				      ECHO	"MACRO ERROR: 'SLEEP': Duration must be > 1"
     64  0000 ????				      ERR
     65  0000 ????				      ENDIF
     66  0000 ????
     67  0000 ????				      IF	.CYCLES & 1
     68  0000 ????				      IFNCONST	NO_ILLEGAL_OPCODES
     69  0000 ????				      nop	0
     70  0000 ????				      ELSE
     71  0000 ????				      bit	VSYNC
     72  0000 ????				      ENDIF
     73  0000 ????			   .CYCLES    SET	.CYCLES - 3
     74  0000 ????				      ENDIF
     75  0000 ????
     76  0000 ????				      REPEAT	.CYCLES / 2
     77  0000 ????				      nop
     78  0000 ????				      REPEND
     79  0000 ????				      ENDM		;usage: SLEEP n (n>1)
     80  0000 ????
     81  0000 ????						;-------------------------------------------------------------------------------
     82  0000 ????						; VERTICAL_SYNC
     83  0000 ????						; revised version by Edwin Blink -- saves bytes!
     84  0000 ????						; Inserts the code required for a proper 3 scanline vertical sync sequence
     85  0000 ????						; Note: Alters the accumulator
     86  0000 ????
     87  0000 ????						; OUT: A = 0
     88  0000 ????
     89  0000 ????				      MAC	vertical_sync
     90  0000 ????				      lda	#%1110	; each '1' bits generate a VSYNC ON line (bits 1..3)
     91  0000 ????			   .VSLP1     sta	WSYNC	; 1st '0' bit resets Vsync, 2nd '0' bit exit loop
     92  0000 ????				      sta	VSYNC
     93  0000 ????				      lsr
     94  0000 ????				      bne	.VSLP1	; branch until VYSNC has been reset
     95  0000 ????				      ENDM
     96  0000 ????
     97  0000 ????						;-------------------------------------------------------------------------------
     98  0000 ????						; CLEAN_START
     99  0000 ????						; Original author: Andrew Davie
    100  0000 ????						; Standardised start-up code, clears stack, all TIA registers and RAM to 0
    101  0000 ????						; Sets stack pointer to $FF, and all registers to 0
    102  0000 ????						; Sets decimal mode off, sets interrupt flag (kind of un-necessary)
    103  0000 ????						; Use as very first section of code on boot (ie: at reset)
    104  0000 ????						; Code written to minimise total ROM usage - uses weird 6502 knowledge :)
    105  0000 ????
    106  0000 ????				      MAC	clean_start
    107  0000 ????				      sei
    108  0000 ????				      cld
    109  0000 ????
    110  0000 ????				      IFNCONST	NO_ILLEGAL_OPCODES
    111  0000 ????				      lxa	#0
    112  0000 ????				      ELSE
    113  0000 ????				      ldx	#0
    114  0000 ????				      txa
    115  0000 ????				      ENDIF
    116  0000 ????				      tay
    117  0000 ????			   .CLEAR_STACK dex
    118  0000 ????				      txs
    119  0000 ????				      pha
    120  0000 ????				      bne	.CLEAR_STACK	; SP=$FF, X = A = Y = 0
    121  0000 ????
    122  0000 ????				      ENDM
    123  0000 ????
    124  0000 ????						;-------------------------------------------------------
    125  0000 ????						; SET_POINTER
    126  0000 ????						; Original author: Manuel Rotschkar
    127  0000 ????						;
    128  0000 ????						; Sets a 2 byte RAM pointer to an absolute address.
    129  0000 ????						;
    130  0000 ????						; Usage: SET_POINTER pointer, address
    131  0000 ????						; Example: SET_POINTER SpritePTR, SpriteData
    132  0000 ????						;
    133  0000 ????						; Note: Alters the accumulator, NZ flags
    134  0000 ????						; IN 1: 2 byte RAM location reserved for pointer
    135  0000 ????						; IN 2: absolute address
    136  0000 ????
    137  0000 ????				      MAC	set_pointer
    138  0000 ????			   .POINTER   SET	{1}
    139  0000 ????			   .ADDRESS   SET	{2}
    140  0000 ????
    141  0000 ????				      LDA	#<.ADDRESS	; Get Lowbyte of Address
    142  0000 ????				      STA	.POINTER	; Store in pointer
    143  0000 ????				      LDA	#>.ADDRESS	; Get Hibyte of Address
    144  0000 ????				      STA	.POINTER+1	; Store in pointer+1
    145  0000 ????
    146  0000 ????				      ENDM
    147  0000 ????
    148  0000 ????						;-------------------------------------------------------
    149  0000 ????						; BOUNDARY byte#
    150  0000 ????						; Original author: Denis Debro (borrowed from Bob Smith / Thomas)
    151  0000 ????						;
    152  0000 ????						; Push data to a certain position inside a page and keep count of how
    153  0000 ????						; many free bytes the programmer will have.
    154  0000 ????						;
    155  0000 ????						; eg: BOUNDARY 5    ; position at byte #5 in page
    156  0000 ????
    157  0000 ????			   .FREE_BYTES SET	0
    158  0000 ????				      MAC	boundary
    159  0000 ????				      REPEAT	256
    160  0000 ????				      IF	<. % {1} = 0
    161  0000 ????				      MEXIT
    162  0000 ????				      ELSE
    163  0000 ????			   .FREE_BYTES SET	.FREE_BYTES + 1
    164  0000 ????				      .byte	$00
    165  0000 ????				      ENDIF
    166  0000 ????				      REPEND
    167  0000 ????				      ENDM
    168  0000 ????
    169  0000 ????
    170  0000 ????						; EOF
------- FILE bomber.asm
      6  0000 ????
      7  0000 ????						;segment for uninitialized variables starting at $80
      8 U008c ????				      seg.u	variables
      9 U0080					      org	$80
     10 U0080
     11 U0080		       00	   JetXPos    byte.b		;player 0 X position
     12 U0081		       00	   JetYPos    byte.b		;player 0 Y position
     13 U0082		       00	   BomberXPos byte.b		;player 1 X position
     14 U0083		       00	   BomberYPos byte.b		;player 1 Y position
     15 U0084		       00 00	   JetSpritePtr word.w		;Player 0 sprite pointer
     16 U0086		       00 00	   JetColourPtr word.w		;player 0 colour pointer
     17 U0088		       00 00	   BomberSpritePtr word.w		;Player 1 sprite pointer
     18 U008a		       00 00	   BomberColourPtr word.w		;player 1 colour pointer
     19 U008c
     20 U008c							;define constants
     21 U008c		       00 08	   JET_HEIGHT =	8	;Player 0 sprite height
     22 U008c		       00 08	   BOMBER_HEIGHT =	8	;PLayer 1 sprite height
     23 U008c
     24 U008c
     25 U008c							;start of ROM at $F000
     26  10000 ????				       seg	code
     27  f000					      org	$F000
     28  f000
     29  f000				   reset
      0  f000					      CLEAN_START		;call macro to reset memory and registers
      1  f000		       78		      sei
      2  f001		       d8		      cld
      3  f002
      4  f002					      IFNCONST	NO_ILLEGAL_OPCODES
      5  f002		       ab 00		      lxa	#0
      6  f004				  -	      ELSE
      7  f004				  -	      ldx	#0
      8  f004				  -	      txa
      9  f004					      ENDIF
     10  f004		       a8		      tay
     11  f005		       ca	   .CLEAR_STACK dex
     12  f006		       9a		      txs
     13  f007		       48		      pha
     14  f008		       d0 fb		      bne	.CLEAR_STACK
     15  f00a
     31  f00a
     32  f00a							;initialize variables
     33  f00a		       a9 0a		      lda	#10
     34  f00c		       85 80		      sta	JetXPos	;JetXPos = 10
     35  f00e		       a9 3c		      lda	#60
     36  f010		       85 81		      sta	JetYPos	;JetYPos = 60
     37  f012		       a9 53		      lda	#83
     38  f014		       85 83		      sta	BomberYPos	;BomberYPos = 83
     39  f016		       a9 36		      lda	#54
     40  f018		       85 82		      sta	BomberXPos	;BomberXPos = 54
     41  f01a
     42  f01a							;initialize pointers
     43  f01a		       a9 fe		      lda	#<JetSprite
     44  f01c		       85 84		      sta	JetSpritePtr	;low byte pointer to jet sprite lookup table
     45  f01e		       a9 f0		      lda	#>JetSprite
     46  f020		       85 85		      sta	JetSpritePtr+1	;high byte pointer to jet sprite lookup table (plus one)
     47  f022
     48  f022		       a9 0e		      lda	#<JetColour
     49  f024		       85 86		      sta	JetColourPtr	;low byte pointer to jet colour lookup table
     50  f026		       a9 f1		      lda	#>JetColour
     51  f028		       85 87		      sta	JetColourPtr+1	;high byte pointer to jet colour lookup table (plus one)
     52  f02a
     53  f02a		       a9 06		      lda	#<BomberSprite
     54  f02c		       85 88		      sta	BomberSpritePtr	;low byte pointer to jet sprite lookup table
     55  f02e		       a9 f1		      lda	#>BomberSprite
     56  f030		       85 89		      sta	BomberSpritePtr+1	;high byte pointer to jet sprite lookup table (plus one)
     57  f032
     58  f032		       a9 16		      lda	#<BomberColour
     59  f034		       85 8a		      sta	BomberColourPtr	;low byte pointer to jet colour lookup table
     60  f036		       a9 f1		      lda	#>BomberColour
     61  f038		       85 8b		      sta	BomberColourPtr+1	;high byte pointer to jet colour lookup table (plus one)
     62  f03a
     63  f03a
     64  f03a
     65  f03a							;start main display loop
     66  f03a				   StartFrame
     67  f03a
     68  f03a							;display VSYNC and VBLANK
     69  f03a		       a9 02		      lda	#2
     70  f03c		       85 00		      sta	VSYNC
     71  f03e		       85 01		      sta	VBLANK
     72  f040
     73  f040							;generate 3 lines of VSYNC
     74  f040					      REPEAT	3
     75  f040		       85 02		      sta	WSYNC
     74  f040					      REPEND
     75  f042		       85 02		      sta	WSYNC
     74  f042					      REPEND
     75  f044		       85 02		      sta	WSYNC
     76  f046					      REPEND
     77  f046
     78  f046							;turn off VSYNC
     79  f046		       a9 00		      lda	#0
     80  f048		       85 00		      sta	VSYNC
     81  f04a
     82  f04a							;generate 37 lines of VBLANK
     83  f04a					      REPEAT	37
     84  f04a		       85 02		      sta	WSYNC
     83  f04a					      REPEND
     84  f04c		       85 02		      sta	WSYNC
     83  f04c					      REPEND
     84  f04e		       85 02		      sta	WSYNC
     83  f04e					      REPEND
     84  f050		       85 02		      sta	WSYNC
     83  f050					      REPEND
     84  f052		       85 02		      sta	WSYNC
     83  f052					      REPEND
     84  f054		       85 02		      sta	WSYNC
     83  f054					      REPEND
     84  f056		       85 02		      sta	WSYNC
     83  f056					      REPEND
     84  f058		       85 02		      sta	WSYNC
     83  f058					      REPEND
     84  f05a		       85 02		      sta	WSYNC
     83  f05a					      REPEND
     84  f05c		       85 02		      sta	WSYNC
     83  f05c					      REPEND
     84  f05e		       85 02		      sta	WSYNC
     83  f05e					      REPEND
     84  f060		       85 02		      sta	WSYNC
     83  f060					      REPEND
     84  f062		       85 02		      sta	WSYNC
     83  f062					      REPEND
     84  f064		       85 02		      sta	WSYNC
     83  f064					      REPEND
     84  f066		       85 02		      sta	WSYNC
     83  f066					      REPEND
     84  f068		       85 02		      sta	WSYNC
     83  f068					      REPEND
     84  f06a		       85 02		      sta	WSYNC
     83  f06a					      REPEND
     84  f06c		       85 02		      sta	WSYNC
     83  f06c					      REPEND
     84  f06e		       85 02		      sta	WSYNC
     83  f06e					      REPEND
     84  f070		       85 02		      sta	WSYNC
     83  f070					      REPEND
     84  f072		       85 02		      sta	WSYNC
     83  f072					      REPEND
     84  f074		       85 02		      sta	WSYNC
     83  f074					      REPEND
     84  f076		       85 02		      sta	WSYNC
     83  f076					      REPEND
     84  f078		       85 02		      sta	WSYNC
     83  f078					      REPEND
     84  f07a		       85 02		      sta	WSYNC
     83  f07a					      REPEND
     84  f07c		       85 02		      sta	WSYNC
     83  f07c					      REPEND
     84  f07e		       85 02		      sta	WSYNC
     83  f07e					      REPEND
     84  f080		       85 02		      sta	WSYNC
     83  f080					      REPEND
     84  f082		       85 02		      sta	WSYNC
     83  f082					      REPEND
     84  f084		       85 02		      sta	WSYNC
     83  f084					      REPEND
     84  f086		       85 02		      sta	WSYNC
     83  f086					      REPEND
     84  f088		       85 02		      sta	WSYNC
     83  f088					      REPEND
     84  f08a		       85 02		      sta	WSYNC
     83  f08a					      REPEND
     84  f08c		       85 02		      sta	WSYNC
     83  f08c					      REPEND
     84  f08e		       85 02		      sta	WSYNC
     83  f08e					      REPEND
     84  f090		       85 02		      sta	WSYNC
     83  f090					      REPEND
     84  f092		       85 02		      sta	WSYNC
     85  f094					      REPEND
     86  f094
     87  f094							;turn off VBLANK
     88  f094		       a9 00		      lda	#0
     89  f096		       85 01		      sta	VBLANK
     90  f098
     91  f098
     92  f098							;display 192 visible scanlines
     93  f098				   VisibleLine
     94  f098		       a9 84		      lda	#$84
     95  f09a		       85 09		      sta	COLUBK	;set background to pale blue
     96  f09c
     97  f09c		       a9 c2		      lda	#$C2
     98  f09e		       85 08		      sta	COLUPF	;set playfield to green
     99  f0a0
    100  f0a0		       a5 01		      lda	%00000001
    101  f0a2		       85 0a		      sta	CTRLPF	;enable playfield reflection
    102  f0a4
    103  f0a4		       a9 f0		      lda	#$F0
    104  f0a6		       85 0d		      sta	PF0
    105  f0a8							; setting PF0 bit pattern
    106  f0a8		       a9 fc		      lda	#$FC
    107  f0aa		       85 0e		      sta	PF1
    108  f0ac							; setting PF1 bit pattern
    109  f0ac		       a9 00		      lda	#0
    110  f0ae		       85 0f		      sta	PF2	; setting PF2 bit pattern
    111  f0b0
    112  f0b0		       a2 c0		      ldx	#192	;X counts the remaining number of scanlines
    113  f0b2				   LineLoop
    114  f0b2		       85 02		      sta	WSYNC
    115  f0b4		       ca		      dex		;X--
    116  f0b5		       d0 fb		      bne	LineLoop	;repeat next visible scanline until finished
    117  f0b7
    118  f0b7							;display 30 lines of overscan
    119  f0b7		       a9 02		      lda	#2
    120  f0b9		       85 01		      sta	VBLANK	;turn on VBLANK
    121  f0bb
    122  f0bb					      REPEAT	30
    123  f0bb		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0bb					      REPEND
    123  f0bd		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0bd					      REPEND
    123  f0bf		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0bf					      REPEND
    123  f0c1		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0c1					      REPEND
    123  f0c3		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0c3					      REPEND
    123  f0c5		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0c5					      REPEND
    123  f0c7		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0c7					      REPEND
    123  f0c9		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0c9					      REPEND
    123  f0cb		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0cb					      REPEND
    123  f0cd		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0cd					      REPEND
    123  f0cf		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0cf					      REPEND
    123  f0d1		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0d1					      REPEND
    123  f0d3		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0d3					      REPEND
    123  f0d5		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0d5					      REPEND
    123  f0d7		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0d7					      REPEND
    123  f0d9		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0d9					      REPEND
    123  f0db		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0db					      REPEND
    123  f0dd		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0dd					      REPEND
    123  f0df		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0df					      REPEND
    123  f0e1		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0e1					      REPEND
    123  f0e3		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0e3					      REPEND
    123  f0e5		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0e5					      REPEND
    123  f0e7		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0e7					      REPEND
    123  f0e9		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0e9					      REPEND
    123  f0eb		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0eb					      REPEND
    123  f0ed		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0ed					      REPEND
    123  f0ef		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0ef					      REPEND
    123  f0f1		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0f1					      REPEND
    123  f0f3		       85 02		      sta	WSYNC	;display 30 lines of overscan
    122  f0f3					      REPEND
    123  f0f5		       85 02		      sta	WSYNC	;display 30 lines of overscan
    124  f0f7					      REPEND
    125  f0f7
    126  f0f7		       a9 00		      lda	#0
    127  f0f9		       85 01		      sta	VBLANK	;turn off VBLANK
    128  f0fb
    129  f0fb							;loop new frame
    130  f0fb		       4c 3a f0 	      jmp	StartFrame
    131  f0fe
    132  f0fe							;ROM lookup tables
    133  f0fe				   JetSprite
    134  f0fe		       00		      .byte.b	#%00000000
    135  f0ff		       44		      .byte.b	#%01000100
    136  f100		       6c		      .byte.b	#%01101100
    137  f101		       7c		      .byte.b	#%01111100
    138  f102		       28		      .byte.b	#%00101000
    139  f103		       28		      .byte.b	#%00101000
    140  f104		       10		      .byte.b	#%00010000
    141  f105		       10		      .byte.b	#%00010000
    142  f106
    143  f106				   BomberSprite
    144  f106		       00		      .byte.b	#%00000000
    145  f107		       08		      .byte.b	#%00001000
    146  f108		       14		      .byte.b	#%00010100
    147  f109		       2a		      .byte.b	#%00101010
    148  f10a		       2a		      .byte.b	#%00101010
    149  f10b		       7f		      .byte.b	#%01111111
    150  f10c		       49		      .byte.b	#%01001001
    151  f10d		       49		      .byte.b	#%01001001
    152  f10e
    153  f10e				   JetColour
    154  f10e		       40		      .byte.b	#$40
    155  f10f		       40		      .byte.b	#$40
    156  f110		       40		      .byte.b	#$40
    157  f111		       40		      .byte.b	#$40
    158  f112		       40		      .byte.b	#$40
    159  f113		       40		      .byte.b	#$40
    160  f114		       40		      .byte.b	#$40
    161  f115		       40		      .byte.b	#$40
    162  f116
    163  f116				   BomberColour
    164  f116		       1e		      .byte.b	#$1E
    165  f117		       1e		      .byte.b	#$1E
    166  f118		       1e		      .byte.b	#$1E
    167  f119		       1e		      .byte.b	#$1E
    168  f11a		       1e		      .byte.b	#$1E
    169  f11b		       1e		      .byte.b	#$1E
    170  f11c		       1e		      .byte.b	#$1E
    171  f11d		       1e		      .byte.b	#$1E
    172  f11e
    173  f11e
    174  f11e
    175  f11e							;end of ROM
    176  fffc					      org	$FFFC
    177  fffc		       00 f0		      .word.w	reset
    178  fffe		       00 f0		      .word.w	reset
