*----------------------------------------------------------------------------------------
*	First Encounter 08.10-p004_1 (32bit) 11/04/2008 14:34 (Linux 2.6)
*	
*
* 	Date & Time:	2025-Oct-31 01:23:59 (2025-Oct-30 23:23:59 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: SYS_TOP
*
*	Liberty Libraries used: 
*	        ../std_cells/libs/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib
*
*	Power Domain used: 
*		Rail:        VDD 	Voltage:       1.08 
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Clock Gates Enable Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile report/power.rpt
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:       1.154      69.39%
Total Switching Power:      0.486      29.23%
Total Leakage Power:      0.02301      1.384%
Total Power:                1.663 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.8005     0.05774    0.007909      0.8661       52.09 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                     0.3533      0.4283      0.0151      0.7966       47.91 
-----------------------------------------------------------------------------------------
Total                              1.154       0.486     0.02301       1.663         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                      1.08      1.154       0.486     0.02301       1.663         100 


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
RX_CLOCK                       0.0004735   0.0007705   0.0001203    0.001364     0.08205 
TX_CLOCK                       2.986e-05   4.429e-05   0.0001986   0.0002727      0.0164 
ALU_CLK                          0.03772     0.04187   0.0002076      0.0798       4.799 
DFTCLK                            0.1995      0.3899    0.002842      0.5922       35.62 
UART_CLK1                        0.00327    0.001898   0.0006048    0.005773      0.3472 
REF_CLK1                          0.1199      0.2037   0.0009238      0.3245       19.51 
-----------------------------------------------------------------------------------------
Total                             0.3608      0.6382    0.004897       1.004       60.38 
-----------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:            CLK_R_M__L5_I7 (CLKINVX40M): 	   0.02163 
* 		Highest Leakage Power: U0_ALU/div_29/u_div/u_fa_PartRem_0_0_7 (ADDFHX2M): 	 5.911e-05 
* 		Total Cap: 	3.16663e-11 F
* 		Total instances in design:  2354
* 		Total instances in design with no power:     8
*          Total instances in design with no activty:     8
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

