$date
	Sun Oct 23 08:05:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#916803
b100 !
1"
#916806
b100 &
b100 %
1$
#916807
0"
#916810
b10 &
b10 %
#916814
b1 &
1#
b1 %
#916818
b0 &
b0 %
0#
0$
#1889063
b1011 !
1"
#1889066
b1011 &
b1011 %
1$
#1889067
0"
#1889070
b100010 &
b100010 %
#1889074
b10001 &
b10001 %
#1889078
b110100 &
b110100 %
#1889082
b11010 &
b11010 %
#1889086
b1101 &
b1101 %
#1889090
b101000 &
b101000 %
#1889094
b10100 &
b10100 %
#1889098
b1010 &
b1010 %
#1889102
b101 &
b101 %
#1889106
b10000 &
b10000 %
#1889110
b1000 &
b1000 %
#1889114
b100 &
b100 %
#1889118
b10 &
b10 %
#1889122
b1 &
b1 %
1#
#1889126
b0 &
0#
b0 %
0$
#2966844
b1100 !
1"
#2966846
b1100 &
b1100 %
1$
#2966847
0"
#2966850
b110 &
b110 %
#2966854
b11 &
b11 %
#2966858
b1010 &
b1010 %
#2966862
b101 &
b101 %
#2966866
b10000 &
b10000 %
#2966870
b1000 &
b1000 %
#2966874
b100 &
b100 %
#2966878
b10 &
b10 %
#2966882
b1 &
b1 %
1#
#2966886
b0 &
0#
b0 %
0$
#4500012
