{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 13:46:15 2019 " "Info: Processing started: Wed May 29 13:46:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off proj2 -c proj2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off proj2 -c proj2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controle:controller\|auxX\[1\] " "Warning: Node \"controle:controller\|auxX\[1\]\" is a latch" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle:controller\|auxX\[0\] " "Warning: Node \"controle:controller\|auxX\[0\]\" is a latch" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memoria:comb_4\|valor\[1\] " "Warning: Node \"memoria:comb_4\|valor\[1\]\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memoria:comb_4\|saida\[1\] " "Warning: Node \"memoria:comb_4\|saida\[1\]\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memoria:comb_4\|saida\[2\] " "Warning: Node \"memoria:comb_4\|saida\[2\]\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memoria:comb_4\|saida\[0\] " "Warning: Node \"memoria:comb_4\|saida\[0\]\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memoria:comb_4\|valor\[2\] " "Warning: Node \"memoria:comb_4\|valor\[2\]\" is a latch" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle:controller\|auxY\[0\] " "Warning: Node \"controle:controller\|auxY\[0\]\" is a latch" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle:controller\|auxY\[2\] " "Warning: Node \"controle:controller\|auxY\[2\]\" is a latch" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle:controller\|auxZ\[1\] " "Warning: Node \"controle:controller\|auxZ\[1\]\" is a latch" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controle:controller\|auxZ\[0\] " "Warning: Node \"controle:controller\|auxZ\[0\]\" is a latch" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 3 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "memoria:comb_4\|saida\[0\] " "Info: Detected ripple clock \"memoria:comb_4\|saida\[0\]\" as buffer" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "memoria:comb_4\|saida\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "memoria:comb_4\|saida\[2\] " "Info: Detected ripple clock \"memoria:comb_4\|saida\[2\]\" as buffer" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "memoria:comb_4\|saida\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "memoria:comb_4\|saida\[1\] " "Info: Detected ripple clock \"memoria:comb_4\|saida\[1\]\" as buffer" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "memoria:comb_4\|saida\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador:comb_3\|saida\[3\] " "Info: Detected ripple clock \"contador:comb_3\|saida\[3\]\" as buffer" {  } { { "contador.v" "" { Text "C:/Users/lssa/Desktop/sd2/contador.v" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:comb_3\|saida\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador:comb_3\|saida\[2\] " "Info: Detected ripple clock \"contador:comb_3\|saida\[2\]\" as buffer" {  } { { "contador.v" "" { Text "C:/Users/lssa/Desktop/sd2/contador.v" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:comb_3\|saida\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador:comb_3\|saida\[0\] " "Info: Detected ripple clock \"contador:comb_3\|saida\[0\]\" as buffer" {  } { { "contador.v" "" { Text "C:/Users/lssa/Desktop/sd2/contador.v" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:comb_3\|saida\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controle:controller\|Mux6~0 " "Info: Detected gated clock \"controle:controller\|Mux6~0\" as buffer" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "controle:controller\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "memoria:comb_4\|Mux2~0 " "Info: Detected gated clock \"memoria:comb_4\|Mux2~0\" as buffer" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "memoria:comb_4\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "contador:comb_3\|saida\[1\] " "Info: Detected ripple clock \"contador:comb_3\|saida\[1\]\" as buffer" {  } { { "contador.v" "" { Text "C:/Users/lssa/Desktop/sd2/contador.v" 7 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "contador:comb_3\|saida\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register controle:controller\|auxY\[0\] register Y:regY\|saida\[1\] 102.1 MHz 9.794 ns Internal " "Info: Clock \"clk\" has Internal fmax of 102.1 MHz between source register \"controle:controller\|auxY\[0\]\" and destination register \"Y:regY\|saida\[1\]\" (period= 9.794 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.435 ns + Longest register register " "Info: + Longest register to register delay is 1.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controle:controller\|auxY\[0\] 1 REG LCCOMB_X1_Y9_N0 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y9_N0; Fanout = 6; REG Node = 'controle:controller\|auxY\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { controle:controller|auxY[0] } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.228 ns) 0.474 ns Y:regY\|saida\[1\]~1 2 COMB LCCOMB_X1_Y9_N30 2 " "Info: 2: + IC(0.246 ns) + CELL(0.228 ns) = 0.474 ns; Loc. = LCCOMB_X1_Y9_N30; Fanout = 2; COMB Node = 'Y:regY\|saida\[1\]~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { controle:controller|auxY[0] Y:regY|saida[1]~1 } "NODE_NAME" } } { "Y.v" "" { Text "C:/Users/lssa/Desktop/sd2/Y.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.746 ns) 1.435 ns Y:regY\|saida\[1\] 3 REG LCFF_X1_Y9_N29 7 " "Info: 3: + IC(0.215 ns) + CELL(0.746 ns) = 1.435 ns; Loc. = LCFF_X1_Y9_N29; Fanout = 7; REG Node = 'Y:regY\|saida\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { Y:regY|saida[1]~1 Y:regY|saida[1] } "NODE_NAME" } } { "Y.v" "" { Text "C:/Users/lssa/Desktop/sd2/Y.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.974 ns ( 67.87 % ) " "Info: Total cell delay = 0.974 ns ( 67.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.461 ns ( 32.13 % ) " "Info: Total interconnect delay = 0.461 ns ( 32.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { controle:controller|auxY[0] Y:regY|saida[1]~1 Y:regY|saida[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "1.435 ns" { controle:controller|auxY[0] {} Y:regY|saida[1]~1 {} Y:regY|saida[1] {} } { 0.000ns 0.246ns 0.215ns } { 0.000ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.372 ns - Smallest " "Info: - Smallest clock skew is -3.372 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.467 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 10 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns Y:regY\|saida\[1\] 3 REG LCFF_X1_Y9_N29 7 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X1_Y9_N29; Fanout = 7; REG Node = 'Y:regY\|saida\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl Y:regY|saida[1] } "NODE_NAME" } } { "Y.v" "" { Text "C:/Users/lssa/Desktop/sd2/Y.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl Y:regY|saida[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} Y:regY|saida[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.839 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.712 ns) 2.143 ns contador:comb_3\|saida\[0\] 2 REG LCFF_X1_Y10_N25 9 " "Info: 2: + IC(0.577 ns) + CELL(0.712 ns) = 2.143 ns; Loc. = LCFF_X1_Y10_N25; Fanout = 9; REG Node = 'contador:comb_3\|saida\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk contador:comb_3|saida[0] } "NODE_NAME" } } { "contador.v" "" { Text "C:/Users/lssa/Desktop/sd2/contador.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.346 ns) 3.098 ns memoria:comb_4\|Mux2~0 3 COMB LCCOMB_X1_Y11_N10 4 " "Info: 3: + IC(0.609 ns) + CELL(0.346 ns) = 3.098 ns; Loc. = LCCOMB_X1_Y11_N10; Fanout = 4; COMB Node = 'memoria:comb_4\|Mux2~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { contador:comb_3|saida[0] memoria:comb_4|Mux2~0 } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 3.388 ns memoria:comb_4\|saida\[0\] 4 REG LCCOMB_X1_Y11_N14 5 " "Info: 4: + IC(0.237 ns) + CELL(0.053 ns) = 3.388 ns; Loc. = LCCOMB_X1_Y11_N14; Fanout = 5; REG Node = 'memoria:comb_4\|saida\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { memoria:comb_4|Mux2~0 memoria:comb_4|saida[0] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.228 ns) 3.894 ns controle:controller\|Mux6~0 5 COMB LCCOMB_X1_Y11_N2 1 " "Info: 5: + IC(0.278 ns) + CELL(0.228 ns) = 3.894 ns; Loc. = LCCOMB_X1_Y11_N2; Fanout = 1; COMB Node = 'controle:controller\|Mux6~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { memoria:comb_4|saida[0] controle:controller|Mux6~0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.000 ns) 4.880 ns controle:controller\|Mux6~0clkctrl 6 COMB CLKCTRL_G1 6 " "Info: 6: + IC(0.986 ns) + CELL(0.000 ns) = 4.880 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'controle:controller\|Mux6~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { controle:controller|Mux6~0 controle:controller|Mux6~0clkctrl } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.053 ns) 5.839 ns controle:controller\|auxY\[0\] 7 REG LCCOMB_X1_Y9_N0 6 " "Info: 7: + IC(0.906 ns) + CELL(0.053 ns) = 5.839 ns; Loc. = LCCOMB_X1_Y9_N0; Fanout = 6; REG Node = 'controle:controller\|auxY\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { controle:controller|Mux6~0clkctrl controle:controller|auxY[0] } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.246 ns ( 38.47 % ) " "Info: Total cell delay = 2.246 ns ( 38.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.593 ns ( 61.53 % ) " "Info: Total interconnect delay = 3.593 ns ( 61.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.839 ns" { clk contador:comb_3|saida[0] memoria:comb_4|Mux2~0 memoria:comb_4|saida[0] controle:controller|Mux6~0 controle:controller|Mux6~0clkctrl controle:controller|auxY[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.839 ns" { clk {} clk~combout {} contador:comb_3|saida[0] {} memoria:comb_4|Mux2~0 {} memoria:comb_4|saida[0] {} controle:controller|Mux6~0 {} controle:controller|Mux6~0clkctrl {} controle:controller|auxY[0] {} } { 0.000ns 0.000ns 0.577ns 0.609ns 0.237ns 0.278ns 0.986ns 0.906ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl Y:regY|saida[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} Y:regY|saida[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.839 ns" { clk contador:comb_3|saida[0] memoria:comb_4|Mux2~0 memoria:comb_4|saida[0] controle:controller|Mux6~0 controle:controller|Mux6~0clkctrl controle:controller|auxY[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.839 ns" { clk {} clk~combout {} contador:comb_3|saida[0] {} memoria:comb_4|Mux2~0 {} memoria:comb_4|saida[0] {} controle:controller|Mux6~0 {} controle:controller|Mux6~0clkctrl {} controle:controller|auxY[0] {} } { 0.000ns 0.000ns 0.577ns 0.609ns 0.237ns 0.278ns 0.986ns 0.906ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Y.v" "" { Text "C:/Users/lssa/Desktop/sd2/Y.v" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } } { "Y.v" "" { Text "C:/Users/lssa/Desktop/sd2/Y.v" 13 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { controle:controller|auxY[0] Y:regY|saida[1]~1 Y:regY|saida[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "1.435 ns" { controle:controller|auxY[0] {} Y:regY|saida[1]~1 {} Y:regY|saida[1] {} } { 0.000ns 0.246ns 0.215ns } { 0.000ns 0.228ns 0.746ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl Y:regY|saida[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} Y:regY|saida[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.839 ns" { clk contador:comb_3|saida[0] memoria:comb_4|Mux2~0 memoria:comb_4|saida[0] controle:controller|Mux6~0 controle:controller|Mux6~0clkctrl controle:controller|auxY[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.839 ns" { clk {} clk~combout {} contador:comb_3|saida[0] {} memoria:comb_4|Mux2~0 {} memoria:comb_4|saida[0] {} controle:controller|Mux6~0 {} controle:controller|Mux6~0clkctrl {} controle:controller|auxY[0] {} } { 0.000ns 0.000ns 0.577ns 0.609ns 0.237ns 0.278ns 0.986ns 0.906ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 18 " "Warning: Circuit may not operate. Detected 18 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "memoria:comb_4\|saida\[2\] controle:controller\|auxZ\[0\] clk 2.057 ns " "Info: Found hold time violation between source  pin or register \"memoria:comb_4\|saida\[2\]\" and destination pin or register \"controle:controller\|auxZ\[0\]\" for clock \"clk\" (Hold time is 2.057 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.847 ns + Largest " "Info: + Largest clock skew is 2.847 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.828 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.712 ns) 2.143 ns contador:comb_3\|saida\[0\] 2 REG LCFF_X1_Y10_N25 9 " "Info: 2: + IC(0.577 ns) + CELL(0.712 ns) = 2.143 ns; Loc. = LCFF_X1_Y10_N25; Fanout = 9; REG Node = 'contador:comb_3\|saida\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk contador:comb_3|saida[0] } "NODE_NAME" } } { "contador.v" "" { Text "C:/Users/lssa/Desktop/sd2/contador.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.346 ns) 3.098 ns memoria:comb_4\|Mux2~0 3 COMB LCCOMB_X1_Y11_N10 4 " "Info: 3: + IC(0.609 ns) + CELL(0.346 ns) = 3.098 ns; Loc. = LCCOMB_X1_Y11_N10; Fanout = 4; COMB Node = 'memoria:comb_4\|Mux2~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { contador:comb_3|saida[0] memoria:comb_4|Mux2~0 } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 3.388 ns memoria:comb_4\|saida\[0\] 4 REG LCCOMB_X1_Y11_N14 5 " "Info: 4: + IC(0.237 ns) + CELL(0.053 ns) = 3.388 ns; Loc. = LCCOMB_X1_Y11_N14; Fanout = 5; REG Node = 'memoria:comb_4\|saida\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { memoria:comb_4|Mux2~0 memoria:comb_4|saida[0] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.228 ns) 3.894 ns controle:controller\|Mux6~0 5 COMB LCCOMB_X1_Y11_N2 1 " "Info: 5: + IC(0.278 ns) + CELL(0.228 ns) = 3.894 ns; Loc. = LCCOMB_X1_Y11_N2; Fanout = 1; COMB Node = 'controle:controller\|Mux6~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { memoria:comb_4|saida[0] controle:controller|Mux6~0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.000 ns) 4.880 ns controle:controller\|Mux6~0clkctrl 6 COMB CLKCTRL_G1 6 " "Info: 6: + IC(0.986 ns) + CELL(0.000 ns) = 4.880 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'controle:controller\|Mux6~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { controle:controller|Mux6~0 controle:controller|Mux6~0clkctrl } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.053 ns) 5.828 ns controle:controller\|auxZ\[0\] 7 REG LCCOMB_X1_Y11_N28 5 " "Info: 7: + IC(0.895 ns) + CELL(0.053 ns) = 5.828 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 5; REG Node = 'controle:controller\|auxZ\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { controle:controller|Mux6~0clkctrl controle:controller|auxZ[0] } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.246 ns ( 38.54 % ) " "Info: Total cell delay = 2.246 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.582 ns ( 61.46 % ) " "Info: Total interconnect delay = 3.582 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { clk contador:comb_3|saida[0] memoria:comb_4|Mux2~0 memoria:comb_4|saida[0] controle:controller|Mux6~0 controle:controller|Mux6~0clkctrl controle:controller|auxZ[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.828 ns" { clk {} clk~combout {} contador:comb_3|saida[0] {} memoria:comb_4|Mux2~0 {} memoria:comb_4|saida[0] {} controle:controller|Mux6~0 {} controle:controller|Mux6~0clkctrl {} controle:controller|auxZ[0] {} } { 0.000ns 0.000ns 0.577ns 0.609ns 0.237ns 0.278ns 0.986ns 0.895ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.981 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.712 ns) 2.408 ns contador:comb_3\|saida\[1\] 2 REG LCFF_X1_Y11_N27 8 " "Info: 2: + IC(0.842 ns) + CELL(0.712 ns) = 2.408 ns; Loc. = LCFF_X1_Y11_N27; Fanout = 8; REG Node = 'contador:comb_3\|saida\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clk contador:comb_3|saida[1] } "NODE_NAME" } } { "contador.v" "" { Text "C:/Users/lssa/Desktop/sd2/contador.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 2.690 ns memoria:comb_4\|Mux2~0 3 COMB LCCOMB_X1_Y11_N10 4 " "Info: 3: + IC(0.229 ns) + CELL(0.053 ns) = 2.690 ns; Loc. = LCCOMB_X1_Y11_N10; Fanout = 4; COMB Node = 'memoria:comb_4\|Mux2~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { contador:comb_3|saida[1] memoria:comb_4|Mux2~0 } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.053 ns) 2.981 ns memoria:comb_4\|saida\[2\] 4 REG LCCOMB_X1_Y11_N12 4 " "Info: 4: + IC(0.238 ns) + CELL(0.053 ns) = 2.981 ns; Loc. = LCCOMB_X1_Y11_N12; Fanout = 4; REG Node = 'memoria:comb_4\|saida\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.291 ns" { memoria:comb_4|Mux2~0 memoria:comb_4|saida[2] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 56.09 % ) " "Info: Total cell delay = 1.672 ns ( 56.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.309 ns ( 43.91 % ) " "Info: Total interconnect delay = 1.309 ns ( 43.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { clk contador:comb_3|saida[1] memoria:comb_4|Mux2~0 memoria:comb_4|saida[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.981 ns" { clk {} clk~combout {} contador:comb_3|saida[1] {} memoria:comb_4|Mux2~0 {} memoria:comb_4|saida[2] {} } { 0.000ns 0.000ns 0.842ns 0.229ns 0.238ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { clk contador:comb_3|saida[0] memoria:comb_4|Mux2~0 memoria:comb_4|saida[0] controle:controller|Mux6~0 controle:controller|Mux6~0clkctrl controle:controller|auxZ[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.828 ns" { clk {} clk~combout {} contador:comb_3|saida[0] {} memoria:comb_4|Mux2~0 {} memoria:comb_4|saida[0] {} controle:controller|Mux6~0 {} controle:controller|Mux6~0clkctrl {} controle:controller|auxZ[0] {} } { 0.000ns 0.000ns 0.577ns 0.609ns 0.237ns 0.278ns 0.986ns 0.895ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { clk contador:comb_3|saida[1] memoria:comb_4|Mux2~0 memoria:comb_4|saida[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.981 ns" { clk {} clk~combout {} contador:comb_3|saida[1] {} memoria:comb_4|Mux2~0 {} memoria:comb_4|saida[2] {} } { 0.000ns 0.000ns 0.842ns 0.229ns 0.238ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.790 ns - Shortest register register " "Info: - Shortest register to register delay is 0.790 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memoria:comb_4\|saida\[2\] 1 REG LCCOMB_X1_Y11_N12 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y11_N12; Fanout = 4; REG Node = 'memoria:comb_4\|saida\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { memoria:comb_4|saida[2] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.228 ns) 0.790 ns controle:controller\|auxZ\[0\] 2 REG LCCOMB_X1_Y11_N28 5 " "Info: 2: + IC(0.562 ns) + CELL(0.228 ns) = 0.790 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 5; REG Node = 'controle:controller\|auxZ\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { memoria:comb_4|saida[2] controle:controller|auxZ[0] } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 28.86 % ) " "Info: Total cell delay = 0.228 ns ( 28.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.562 ns ( 71.14 % ) " "Info: Total interconnect delay = 0.562 ns ( 71.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { memoria:comb_4|saida[2] controle:controller|auxZ[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.790 ns" { memoria:comb_4|saida[2] {} controle:controller|auxZ[0] {} } { 0.000ns 0.562ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } } { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { clk contador:comb_3|saida[0] memoria:comb_4|Mux2~0 memoria:comb_4|saida[0] controle:controller|Mux6~0 controle:controller|Mux6~0clkctrl controle:controller|auxZ[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.828 ns" { clk {} clk~combout {} contador:comb_3|saida[0] {} memoria:comb_4|Mux2~0 {} memoria:comb_4|saida[0] {} controle:controller|Mux6~0 {} controle:controller|Mux6~0clkctrl {} controle:controller|auxZ[0] {} } { 0.000ns 0.000ns 0.577ns 0.609ns 0.237ns 0.278ns 0.986ns 0.895ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { clk contador:comb_3|saida[1] memoria:comb_4|Mux2~0 memoria:comb_4|saida[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.981 ns" { clk {} clk~combout {} contador:comb_3|saida[1] {} memoria:comb_4|Mux2~0 {} memoria:comb_4|saida[2] {} } { 0.000ns 0.000ns 0.842ns 0.229ns 0.238ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { memoria:comb_4|saida[2] controle:controller|auxZ[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "0.790 ns" { memoria:comb_4|saida[2] {} controle:controller|auxZ[0] {} } { 0.000ns 0.562ns } { 0.000ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk auxZ\[0\] controle:controller\|auxZ\[0\] 11.046 ns register " "Info: tco from clock \"clk\" to destination pin \"auxZ\[0\]\" through register \"controle:controller\|auxZ\[0\]\" is 11.046 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.828 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.712 ns) 2.143 ns contador:comb_3\|saida\[0\] 2 REG LCFF_X1_Y10_N25 9 " "Info: 2: + IC(0.577 ns) + CELL(0.712 ns) = 2.143 ns; Loc. = LCFF_X1_Y10_N25; Fanout = 9; REG Node = 'contador:comb_3\|saida\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk contador:comb_3|saida[0] } "NODE_NAME" } } { "contador.v" "" { Text "C:/Users/lssa/Desktop/sd2/contador.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.346 ns) 3.098 ns memoria:comb_4\|Mux2~0 3 COMB LCCOMB_X1_Y11_N10 4 " "Info: 3: + IC(0.609 ns) + CELL(0.346 ns) = 3.098 ns; Loc. = LCCOMB_X1_Y11_N10; Fanout = 4; COMB Node = 'memoria:comb_4\|Mux2~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { contador:comb_3|saida[0] memoria:comb_4|Mux2~0 } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.053 ns) 3.388 ns memoria:comb_4\|saida\[0\] 4 REG LCCOMB_X1_Y11_N14 5 " "Info: 4: + IC(0.237 ns) + CELL(0.053 ns) = 3.388 ns; Loc. = LCCOMB_X1_Y11_N14; Fanout = 5; REG Node = 'memoria:comb_4\|saida\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.290 ns" { memoria:comb_4|Mux2~0 memoria:comb_4|saida[0] } "NODE_NAME" } } { "memoria.v" "" { Text "C:/Users/lssa/Desktop/sd2/memoria.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.228 ns) 3.894 ns controle:controller\|Mux6~0 5 COMB LCCOMB_X1_Y11_N2 1 " "Info: 5: + IC(0.278 ns) + CELL(0.228 ns) = 3.894 ns; Loc. = LCCOMB_X1_Y11_N2; Fanout = 1; COMB Node = 'controle:controller\|Mux6~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { memoria:comb_4|saida[0] controle:controller|Mux6~0 } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.000 ns) 4.880 ns controle:controller\|Mux6~0clkctrl 6 COMB CLKCTRL_G1 6 " "Info: 6: + IC(0.986 ns) + CELL(0.000 ns) = 4.880 ns; Loc. = CLKCTRL_G1; Fanout = 6; COMB Node = 'controle:controller\|Mux6~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { controle:controller|Mux6~0 controle:controller|Mux6~0clkctrl } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.053 ns) 5.828 ns controle:controller\|auxZ\[0\] 7 REG LCCOMB_X1_Y11_N28 5 " "Info: 7: + IC(0.895 ns) + CELL(0.053 ns) = 5.828 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 5; REG Node = 'controle:controller\|auxZ\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { controle:controller|Mux6~0clkctrl controle:controller|auxZ[0] } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.246 ns ( 38.54 % ) " "Info: Total cell delay = 2.246 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.582 ns ( 61.46 % ) " "Info: Total interconnect delay = 3.582 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { clk contador:comb_3|saida[0] memoria:comb_4|Mux2~0 memoria:comb_4|saida[0] controle:controller|Mux6~0 controle:controller|Mux6~0clkctrl controle:controller|auxZ[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.828 ns" { clk {} clk~combout {} contador:comb_3|saida[0] {} memoria:comb_4|Mux2~0 {} memoria:comb_4|saida[0] {} controle:controller|Mux6~0 {} controle:controller|Mux6~0clkctrl {} controle:controller|auxZ[0] {} } { 0.000ns 0.000ns 0.577ns 0.609ns 0.237ns 0.278ns 0.986ns 0.895ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.218 ns + Longest register pin " "Info: + Longest register to pin delay is 5.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controle:controller\|auxZ\[0\] 1 REG LCCOMB_X1_Y11_N28 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y11_N28; Fanout = 5; REG Node = 'controle:controller\|auxZ\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { controle:controller|auxZ[0] } "NODE_NAME" } } { "controle.v" "" { Text "C:/Users/lssa/Desktop/sd2/controle.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.074 ns) + CELL(2.144 ns) 5.218 ns auxZ\[0\] 2 PIN PIN_L3 0 " "Info: 2: + IC(3.074 ns) + CELL(2.144 ns) = 5.218 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'auxZ\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { controle:controller|auxZ[0] auxZ[0] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/lssa/Desktop/sd2/cpu.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 41.09 % ) " "Info: Total cell delay = 2.144 ns ( 41.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.074 ns ( 58.91 % ) " "Info: Total interconnect delay = 3.074 ns ( 58.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { controle:controller|auxZ[0] auxZ[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.218 ns" { controle:controller|auxZ[0] {} auxZ[0] {} } { 0.000ns 3.074ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { clk contador:comb_3|saida[0] memoria:comb_4|Mux2~0 memoria:comb_4|saida[0] controle:controller|Mux6~0 controle:controller|Mux6~0clkctrl controle:controller|auxZ[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.828 ns" { clk {} clk~combout {} contador:comb_3|saida[0] {} memoria:comb_4|Mux2~0 {} memoria:comb_4|saida[0] {} controle:controller|Mux6~0 {} controle:controller|Mux6~0clkctrl {} controle:controller|auxZ[0] {} } { 0.000ns 0.000ns 0.577ns 0.609ns 0.237ns 0.278ns 0.986ns 0.895ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.218 ns" { controle:controller|auxZ[0] auxZ[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.218 ns" { controle:controller|auxZ[0] {} auxZ[0] {} } { 0.000ns 3.074ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 13:46:16 2019 " "Info: Processing ended: Wed May 29 13:46:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
