{:input (genetic.crossover/dumb-crossover 855400067 (genetic.mutation/change-names-remove-clause 652428994 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")) (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_9_:missing , \\wire1_9_:missing , \\wire2_:missing , wire3_20, \\wire:missing_edge , \\wire26_35_36_:missing , \\wire27_:missing , wire28_37);\n  wire \\:missing_edge ;\n  input \\wire0_9_:missing ;\n  wire \\wire0_9_:missing ;\n  wire wire11_18;\n  wire \\wire11_:missing_14 ;\n  wire \\wire11_:missing_20 ;\n  wire wire12_13_17;\n  input \\wire1_9_:missing ;\n  wire \\wire1_9_:missing ;\n  wire wire22_37;\n  wire wire23;\n  wire wire24;\n  input \\wire26_35_36_:missing ;\n  wire \\wire26_35_36_:missing ;\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  output wire28_37;\n  wire wire28_37;\n  wire \\wire29_38_:missing_43 ;\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  wire \\wire30_:missing_44 ;\n  wire wire32_36;\n  wire \\wire32_:missing ;\n  wire \\wire33_37_:missing ;\n  wire \\wire33_:missing ;\n  output wire3_20;\n  wire wire3_20;\n  wire wire44;\n  wire wire5_37;\n  wire \\wire5_:missing ;\n  wire \\wire6_10_:missing ;\n  wire \\wire6_:missing ;\n  wire wire7_19;\n  wire wire8_10;\n  wire wire8_12;\n  wire wire8_14;\n  wire wire8_15_21_23;\n  wire \\wire8_16_:missing_24 ;\n  wire wire8_17;\n  wire wire8_25;\n  wire \\wire8_35_36_:missing ;\n  wire wire8_40;\n  wire \\wire8_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_37_20 ;\n  wire \\wire:missing_37_45 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_41 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire5_:missing  = 2'h1 >> wire5_37;\n  assign wire23 = 2'hx >> wire8_15_21_23;\n  assign \\wire6_:missing  = 2'h1 >> \\wire6_10_:missing ;\n  assign \\wire32_:missing  = 2'h1 >> wire32_36;\n  assign \\wire33_:missing  = 2'h1 >> \\wire33_37_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire26_35_36_:missing , \\wire8_35_36_:missing  };\n  assign wire32_36 = 4'h8 >> { \\wire26_35_36_:missing , \\wire8_35_36_:missing  };\n  assign wire5_37 = 4'h8 >> { \\wire:missing_37_20 , \\wire:missing_37_20  };\n  assign wire7_19 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire8_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire9_:missing  = 4'h6 >> { \\wire1_9_:missing , \\wire0_9_:missing  };\n  assign \\wire6_10_:missing  = 4'h8 >> { wire8_10, wire8_10 };\n  assign wire11_18 = 4'h6 >> { \\wire11_:missing_20 , \\wire11_:missing_14  };\n  assign \\wire:missing_edge  = 4'h6 >> { wire8_12, wire12_13_17 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire12_13_17, \\wire:missing_edge  };\n  assign \\wire29_38_:missing_43  = 1'h0;\n  assign \\wire30_:missing_44  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_37_45 ;\n  assign wire44 = \\wire30_:missing_44 ;\n  assign \\wire:missing_edge  = \\wire29_38_:missing_43 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_41  = \\wire:missing_edge ;\n  assign \\wire:missing_40  = wire8_40;\n  assign \\wire:missing_39  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire29_38_:missing_43 ;\n  assign \\wire:missing_edge  = wire8_25;\n  assign wire24 = \\wire8_16_:missing_24 ;\n  assign \\wire:missing_22  = wire22_37;\n  assign \\wire:missing_edge  = wire8_15_21_23;\n  assign wire3_20 = \\wire:missing_edge ;\n  assign \\wire:missing_19  = wire7_19;\n  assign \\wire:missing_edge  = wire11_18;\n  assign wire12_13_17 = wire8_17;\n  assign \\wire:missing_edge  = \\wire8_16_:missing_24 ;\n  assign \\wire:missing_edge  = wire8_15_21_23;\n  assign \\wire11_:missing_14  = wire8_14;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:3.1-97.10\" *)\nmodule postsynth(\\wire0_9_:missing , \\wire1_9_:missing , \\wire2_:missing , wire3_20, \\wire:missing_edge , \\wire26_35_36_:missing , \\wire27_:missing , wire28_37);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:5.9-5.26\" *)\n  input \\wire0_9_:missing ;\n  wire \\wire0_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:7.8-7.17\" *)\n  wire wire11_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:11.9-11.26\" *)\n  input \\wire1_9_:missing ;\n  wire \\wire1_9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:14.8-14.14\" *)\n  wire wire23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:15.8-15.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:16.9-16.31\" *)\n  input \\wire26_35_36_:missing ;\n  wire \\wire26_35_36_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:18.9-18.25\" *)\n  input \\wire27_:missing ;\n  wire \\wire27_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:20.10-20.19\" *)\n  output wire28_37;\n  wire wire28_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:22.8-22.30\" *)\n  wire \\wire29_38_:missing_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:23.9-23.24\" *)\n  input \\wire2_:missing ;\n  wire \\wire2_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:25.8-25.27\" *)\n  wire \\wire30_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:30.10-30.18\" *)\n  output wire3_20;\n  wire wire3_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:32.8-32.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:37.8-37.16\" *)\n  wire wire7_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:41.8-41.22\" *)\n  wire wire8_15_21_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:42.8-42.29\" *)\n  wire \\wire8_16_:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:44.8-44.16\" *)\n  wire wire8_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:47.8-47.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:49.8-49.24\" *)\n  wire \\wire:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:52.8-52.27\" *)\n  wire \\wire:missing_37_45 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:53.8-53.24\" *)\n  wire \\wire:missing_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:55.8-55.24\" *)\n  wire \\wire:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:56.10-56.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire11_18 = 1'h0;\n  assign wire23 = 1'hx;\n  assign wire24 = 1'h0;\n  assign wire28_37 = 1'hx;\n  assign \\wire29_38_:missing_43  = 1'h0;\n  assign \\wire30_:missing_44  = 1'h1;\n  assign wire3_20 = 1'h0;\n  assign wire44 = 1'h1;\n  assign wire7_19 = 1'h1;\n  assign wire8_15_21_23 = 1'h0;\n  assign \\wire8_16_:missing_24  = 1'h0;\n  assign wire8_25 = 1'h0;\n  assign \\wire8_:missing  = 1'h1;\n  assign \\wire:missing_19  = 1'h1;\n  assign \\wire:missing_37_45  = 1'h0;\n  assign \\wire:missing_39  = 1'h0;\n  assign \\wire:missing_41  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:32:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t/src/top.v'.\nSBY  1:32:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] Copy '/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t/src/4FAD2BDB.v'.\nSBY  1:32:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] Copy '/tmp/fuzzmount2DDF5D8C/4FAD2BDB.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t/src/4FAD2BDB.post.v'.\nSBY  1:32:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] engine_0: abc pdr\nSBY  1:32:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:32:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:71$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:71$36.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:32:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:64$29_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:64$29.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:32:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:72$37_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:72$37.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:32:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:73$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/4FAD2BDB.v:73$38.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:32:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] base: Warning: Wire presynth.\\wire28_37 is used but has no driver.\nSBY  1:32:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] base: finished (returncode=0)\nSBY  1:32:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:32:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] aig: Warning: Wire presynth.\\wire28_37 is used but has no driver.\nSBY  1:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] aig: finished (returncode=0)\nSBY  1:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] engine_0: Warning: The network has no constraints.\nSBY  1:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] engine_0: Output 2 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] engine_0: finished (returncode=0)\nSBY  1:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] engine_0: Status returned by engine: FAIL\nSBY  1:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  1:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t'.\nSBY  1:32:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpuvt2y56t] DONE (FAIL, rc=2)\n", :err ""}}}