Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 27 21:41:43 2023
| Host         : DESKTOP-HONQQA2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
TIMING-16  Warning   Large setup violation             8           
TIMING-18  Warning   Missing input or output delay     18          
TIMING-20  Warning   Non-clocked latch                 52          
LATCH-1    Advisory  Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (104)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (17)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (104)
--------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: signal_generator/active_freq_reg[4]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: signal_generator/active_freq_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -18.767     -148.186                      8                  226        0.134        0.000                      0                  226        4.500        0.000                       0                   106  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -18.767     -148.186                      8                  226        0.134        0.000                      0                  226        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            8  Failing Endpoints,  Worst Slack      -18.767ns,  Total Violation     -148.186ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -18.767ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.751ns  (logic 13.949ns (48.516%)  route 14.802ns (51.484%))
  Logic Levels:           44  (CARRY4=32 LUT1=1 LUT2=1 LUT3=3 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.550     5.102    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  signal_generator/combined_signal_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  signal_generator/combined_signal_reg[0]_replica/Q
                         net (fo=1, routed)           0.161     5.719    signal_generator/combined_signal__0[0]_repN
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.843 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.351     6.194    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X31Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.774 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.774    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.888    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.002    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.451     7.787    signal_generator/L3[14]
    SLICE_X33Y29         LUT6 (Prop_lut6_I4_O)        0.303     8.090 r  signal_generator/L0__5_carry_i_5_comp/O
                         net (fo=1, routed)           0.738     8.828    signal_generator/L0__5_carry_i_5_n_1
    SLICE_X30Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     9.449 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.449    signal_generator/L0__5_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.678 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.469    10.148    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.310    10.458 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.458    signal_generator/i__carry__0_i_89_n_1
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.008 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.008    signal_generator/i__carry__0_i_73_n_1
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.122 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          1.050    12.171    signal_generator/i__carry__0_i_72_n_1
    SLICE_X30Y28         LUT3 (Prop_lut3_I0_O)        0.124    12.295 r  signal_generator/i__carry__0_i_80/O
                         net (fo=1, routed)           0.000    12.295    signal_generator/i__carry__0_i_80_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.675 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.675    signal_generator/i__carry__0_i_63_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.792 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.913    13.705    signal_generator/i__carry__0_i_62_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.285 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.285    signal_generator/i__carry__0_i_53_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.939    15.339    signal_generator/i__carry__0_i_52_n_1
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.124    15.463 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.463    signal_generator/i__carry__0_i_61_n_1
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.013 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.013    signal_generator/i__carry__0_i_35_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.127 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.920    17.047    signal_generator/i__carry__0_i_34_n_1
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.627 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.627    signal_generator/i__carry__0_i_11_n_1
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.980    18.720    signal_generator/i__carry__0_i_10_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.300 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.300    signal_generator/i__carry__0_i_9_n_1
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.414 r  signal_generator/i__carry__0_i_5/CO[3]
                         net (fo=10, routed)          0.956    20.370    signal_generator/i__carry__0_i_5_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I0_O)        0.124    20.494 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    20.494    signal_generator/i__carry__0_i_47_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.044 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.044    signal_generator/i__carry__0_i_16_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  signal_generator/i__carry__0_i_6/CO[3]
                         net (fo=10, routed)          0.977    22.135    signal_generator/i__carry__0_i_6_n_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.847 r  signal_generator/i__carry__0_i_7/CO[3]
                         net (fo=10, routed)          1.031    23.878    signal_generator/i__carry__0_i_7_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.002 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.002    signal_generator/i__carry_i_14_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.535 r  signal_generator/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.535    signal_generator/i__carry_i_6_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.652 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          1.070    25.722    signal_generator/i__carry__0_i_8_n_1
    SLICE_X29Y32         LUT2 (Prop_lut2_I0_O)        0.124    25.846 r  signal_generator/i__carry_i_7/O
                         net (fo=1, routed)           0.000    25.846    signal_generator/i__carry_i_7_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.247 r  signal_generator/i__carry_i_5/CO[3]
                         net (fo=10, routed)          0.979    27.226    signal_generator/i__carry_i_5_n_1
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.124    27.350 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    27.350    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.900 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.900    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    28.945    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X28Y34         LUT3 (Prop_lut3_I0_O)        0.124    29.069 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    29.069    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.619 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.964    30.583    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X29Y33         LUT3 (Prop_lut3_I0_O)        0.124    30.707 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    30.707    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.239 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    31.239    signal_generator/L0__343_carry_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.467 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.496    31.963    signal_generator/L0__343_carry__0_n_2
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.845    32.808 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.808    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.121 r  signal_generator/plusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.426    33.547    signal_generator/plusOp_inferred__0/i__carry__0_n_5
    SLICE_X28Y37         LUT6 (Prop_lut6_I5_O)        0.306    33.853 r  signal_generator/combined_signal_unsigned[7]_i_1_comp/O
                         net (fo=1, routed)           0.000    33.853    signal_generator/combined_signal_unsigned[7]_i_1_n_1
    SLICE_X28Y37         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.446    14.818    signal_generator/CLK_IBUF_BUFG
    SLICE_X28Y37         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[7]/C
                         clock pessimism              0.273    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X28Y37         FDRE (Setup_fdre_C_D)        0.031    15.086    signal_generator/combined_signal_unsigned_reg[7]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -33.853    
  -------------------------------------------------------------------
                         slack                                -18.767    

Slack (VIOLATED) :        -18.733ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.715ns  (logic 13.851ns (48.237%)  route 14.864ns (51.763%))
  Logic Levels:           44  (CARRY4=32 LUT1=1 LUT2=1 LUT3=3 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.550     5.102    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  signal_generator/combined_signal_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  signal_generator/combined_signal_reg[0]_replica/Q
                         net (fo=1, routed)           0.161     5.719    signal_generator/combined_signal__0[0]_repN
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.843 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.351     6.194    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X31Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.774 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.774    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.888    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.002    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.451     7.787    signal_generator/L3[14]
    SLICE_X33Y29         LUT6 (Prop_lut6_I4_O)        0.303     8.090 r  signal_generator/L0__5_carry_i_5_comp/O
                         net (fo=1, routed)           0.738     8.828    signal_generator/L0__5_carry_i_5_n_1
    SLICE_X30Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     9.449 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.449    signal_generator/L0__5_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.678 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.469    10.148    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.310    10.458 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.458    signal_generator/i__carry__0_i_89_n_1
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.008 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.008    signal_generator/i__carry__0_i_73_n_1
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.122 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          1.050    12.171    signal_generator/i__carry__0_i_72_n_1
    SLICE_X30Y28         LUT3 (Prop_lut3_I0_O)        0.124    12.295 r  signal_generator/i__carry__0_i_80/O
                         net (fo=1, routed)           0.000    12.295    signal_generator/i__carry__0_i_80_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.675 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.675    signal_generator/i__carry__0_i_63_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.792 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.913    13.705    signal_generator/i__carry__0_i_62_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.285 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.285    signal_generator/i__carry__0_i_53_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.939    15.339    signal_generator/i__carry__0_i_52_n_1
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.124    15.463 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.463    signal_generator/i__carry__0_i_61_n_1
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.013 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.013    signal_generator/i__carry__0_i_35_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.127 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.920    17.047    signal_generator/i__carry__0_i_34_n_1
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.627 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.627    signal_generator/i__carry__0_i_11_n_1
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.980    18.720    signal_generator/i__carry__0_i_10_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.300 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.300    signal_generator/i__carry__0_i_9_n_1
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.414 r  signal_generator/i__carry__0_i_5/CO[3]
                         net (fo=10, routed)          0.956    20.370    signal_generator/i__carry__0_i_5_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I0_O)        0.124    20.494 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    20.494    signal_generator/i__carry__0_i_47_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.044 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.044    signal_generator/i__carry__0_i_16_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  signal_generator/i__carry__0_i_6/CO[3]
                         net (fo=10, routed)          0.977    22.135    signal_generator/i__carry__0_i_6_n_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.847 r  signal_generator/i__carry__0_i_7/CO[3]
                         net (fo=10, routed)          1.031    23.878    signal_generator/i__carry__0_i_7_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.002 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.002    signal_generator/i__carry_i_14_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.535 r  signal_generator/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.535    signal_generator/i__carry_i_6_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.652 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          1.070    25.722    signal_generator/i__carry__0_i_8_n_1
    SLICE_X29Y32         LUT2 (Prop_lut2_I0_O)        0.124    25.846 r  signal_generator/i__carry_i_7/O
                         net (fo=1, routed)           0.000    25.846    signal_generator/i__carry_i_7_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.247 r  signal_generator/i__carry_i_5/CO[3]
                         net (fo=10, routed)          0.979    27.226    signal_generator/i__carry_i_5_n_1
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.124    27.350 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    27.350    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.900 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.900    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    28.945    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X28Y34         LUT3 (Prop_lut3_I0_O)        0.124    29.069 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    29.069    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.619 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.964    30.583    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X29Y33         LUT3 (Prop_lut3_I0_O)        0.124    30.707 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    30.707    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.239 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    31.239    signal_generator/L0__343_carry_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.467 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.496    31.963    signal_generator/L0__343_carry__0_n_2
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.845    32.808 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.808    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    33.030 r  signal_generator/plusOp_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.487    33.517    signal_generator/plusOp_inferred__0/i__carry__0_n_8
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.299    33.816 r  signal_generator/combined_signal_unsigned[4]_i_1/O
                         net (fo=1, routed)           0.000    33.816    signal_generator/combined_signal_unsigned[4]_i_1_n_1
    SLICE_X29Y36         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.445    14.817    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[4]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.029    15.083    signal_generator/combined_signal_unsigned_reg[4]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -33.816    
  -------------------------------------------------------------------
                         slack                                -18.733    

Slack (VIOLATED) :        -18.708ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.692ns  (logic 13.967ns (48.679%)  route 14.725ns (51.321%))
  Logic Levels:           44  (CARRY4=32 LUT1=1 LUT2=1 LUT3=3 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.550     5.102    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  signal_generator/combined_signal_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  signal_generator/combined_signal_reg[0]_replica/Q
                         net (fo=1, routed)           0.161     5.719    signal_generator/combined_signal__0[0]_repN
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.843 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.351     6.194    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X31Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.774 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.774    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.888    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.002    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.451     7.787    signal_generator/L3[14]
    SLICE_X33Y29         LUT6 (Prop_lut6_I4_O)        0.303     8.090 r  signal_generator/L0__5_carry_i_5_comp/O
                         net (fo=1, routed)           0.738     8.828    signal_generator/L0__5_carry_i_5_n_1
    SLICE_X30Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     9.449 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.449    signal_generator/L0__5_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.678 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.469    10.148    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.310    10.458 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.458    signal_generator/i__carry__0_i_89_n_1
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.008 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.008    signal_generator/i__carry__0_i_73_n_1
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.122 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          1.050    12.171    signal_generator/i__carry__0_i_72_n_1
    SLICE_X30Y28         LUT3 (Prop_lut3_I0_O)        0.124    12.295 r  signal_generator/i__carry__0_i_80/O
                         net (fo=1, routed)           0.000    12.295    signal_generator/i__carry__0_i_80_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.675 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.675    signal_generator/i__carry__0_i_63_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.792 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.913    13.705    signal_generator/i__carry__0_i_62_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.285 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.285    signal_generator/i__carry__0_i_53_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.939    15.339    signal_generator/i__carry__0_i_52_n_1
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.124    15.463 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.463    signal_generator/i__carry__0_i_61_n_1
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.013 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.013    signal_generator/i__carry__0_i_35_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.127 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.920    17.047    signal_generator/i__carry__0_i_34_n_1
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.627 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.627    signal_generator/i__carry__0_i_11_n_1
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.980    18.720    signal_generator/i__carry__0_i_10_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.300 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.300    signal_generator/i__carry__0_i_9_n_1
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.414 r  signal_generator/i__carry__0_i_5/CO[3]
                         net (fo=10, routed)          0.956    20.370    signal_generator/i__carry__0_i_5_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I0_O)        0.124    20.494 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    20.494    signal_generator/i__carry__0_i_47_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.044 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.044    signal_generator/i__carry__0_i_16_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  signal_generator/i__carry__0_i_6/CO[3]
                         net (fo=10, routed)          0.977    22.135    signal_generator/i__carry__0_i_6_n_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.847 r  signal_generator/i__carry__0_i_7/CO[3]
                         net (fo=10, routed)          1.031    23.878    signal_generator/i__carry__0_i_7_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.002 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.002    signal_generator/i__carry_i_14_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.535 r  signal_generator/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.535    signal_generator/i__carry_i_6_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.652 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          1.070    25.722    signal_generator/i__carry__0_i_8_n_1
    SLICE_X29Y32         LUT2 (Prop_lut2_I0_O)        0.124    25.846 r  signal_generator/i__carry_i_7/O
                         net (fo=1, routed)           0.000    25.846    signal_generator/i__carry_i_7_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.247 r  signal_generator/i__carry_i_5/CO[3]
                         net (fo=10, routed)          0.979    27.226    signal_generator/i__carry_i_5_n_1
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.124    27.350 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    27.350    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.900 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.900    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    28.945    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X28Y34         LUT3 (Prop_lut3_I0_O)        0.124    29.069 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    29.069    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.619 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.964    30.583    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X29Y33         LUT3 (Prop_lut3_I0_O)        0.124    30.707 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    30.707    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.239 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    31.239    signal_generator/L0__343_carry_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.467 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.496    31.963    signal_generator/L0__343_carry__0_n_2
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.845    32.808 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.808    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.142 r  signal_generator/plusOp_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.348    33.491    signal_generator/plusOp_inferred__0/i__carry__0_n_7
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.303    33.794 r  signal_generator/combined_signal_unsigned[5]_i_1/O
                         net (fo=1, routed)           0.000    33.794    signal_generator/combined_signal_unsigned[5]_i_1_n_1
    SLICE_X29Y36         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.445    14.817    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[5]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.031    15.085    signal_generator/combined_signal_unsigned_reg[5]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -33.794    
  -------------------------------------------------------------------
                         slack                                -18.708    

Slack (VIOLATED) :        -18.683ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.667ns  (logic 13.710ns (47.826%)  route 14.957ns (52.174%))
  Logic Levels:           43  (CARRY4=31 LUT1=1 LUT2=1 LUT3=3 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.550     5.102    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  signal_generator/combined_signal_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  signal_generator/combined_signal_reg[0]_replica/Q
                         net (fo=1, routed)           0.161     5.719    signal_generator/combined_signal__0[0]_repN
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.843 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.351     6.194    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X31Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.774 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.774    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.888    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.002    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.451     7.787    signal_generator/L3[14]
    SLICE_X33Y29         LUT6 (Prop_lut6_I4_O)        0.303     8.090 r  signal_generator/L0__5_carry_i_5_comp/O
                         net (fo=1, routed)           0.738     8.828    signal_generator/L0__5_carry_i_5_n_1
    SLICE_X30Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     9.449 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.449    signal_generator/L0__5_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.678 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.469    10.148    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.310    10.458 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.458    signal_generator/i__carry__0_i_89_n_1
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.008 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.008    signal_generator/i__carry__0_i_73_n_1
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.122 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          1.050    12.171    signal_generator/i__carry__0_i_72_n_1
    SLICE_X30Y28         LUT3 (Prop_lut3_I0_O)        0.124    12.295 r  signal_generator/i__carry__0_i_80/O
                         net (fo=1, routed)           0.000    12.295    signal_generator/i__carry__0_i_80_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.675 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.675    signal_generator/i__carry__0_i_63_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.792 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.913    13.705    signal_generator/i__carry__0_i_62_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.285 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.285    signal_generator/i__carry__0_i_53_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.939    15.339    signal_generator/i__carry__0_i_52_n_1
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.124    15.463 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.463    signal_generator/i__carry__0_i_61_n_1
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.013 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.013    signal_generator/i__carry__0_i_35_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.127 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.920    17.047    signal_generator/i__carry__0_i_34_n_1
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.627 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.627    signal_generator/i__carry__0_i_11_n_1
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.980    18.720    signal_generator/i__carry__0_i_10_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.300 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.300    signal_generator/i__carry__0_i_9_n_1
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.414 r  signal_generator/i__carry__0_i_5/CO[3]
                         net (fo=10, routed)          0.956    20.370    signal_generator/i__carry__0_i_5_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I0_O)        0.124    20.494 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    20.494    signal_generator/i__carry__0_i_47_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.044 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.044    signal_generator/i__carry__0_i_16_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  signal_generator/i__carry__0_i_6/CO[3]
                         net (fo=10, routed)          0.977    22.135    signal_generator/i__carry__0_i_6_n_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.847 r  signal_generator/i__carry__0_i_7/CO[3]
                         net (fo=10, routed)          1.031    23.878    signal_generator/i__carry__0_i_7_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.002 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.002    signal_generator/i__carry_i_14_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.535 r  signal_generator/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.535    signal_generator/i__carry_i_6_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.652 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          1.070    25.722    signal_generator/i__carry__0_i_8_n_1
    SLICE_X29Y32         LUT2 (Prop_lut2_I0_O)        0.124    25.846 r  signal_generator/i__carry_i_7/O
                         net (fo=1, routed)           0.000    25.846    signal_generator/i__carry_i_7_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.247 r  signal_generator/i__carry_i_5/CO[3]
                         net (fo=10, routed)          0.979    27.226    signal_generator/i__carry_i_5_n_1
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.124    27.350 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    27.350    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.900 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.900    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    28.945    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X28Y34         LUT3 (Prop_lut3_I0_O)        0.124    29.069 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    29.069    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.619 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.964    30.583    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X29Y33         LUT3 (Prop_lut3_I0_O)        0.124    30.707 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    30.707    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.239 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    31.239    signal_generator/L0__343_carry_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.467 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.496    31.963    signal_generator/L0__343_carry__0_n_2
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.919    32.882 r  signal_generator/plusOp_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.580    33.463    signal_generator/plusOp_inferred__0/i__carry_n_5
    SLICE_X29Y35         LUT5 (Prop_lut5_I0_O)        0.306    33.769 r  signal_generator/combined_signal_unsigned[3]_i_1/O
                         net (fo=1, routed)           0.000    33.769    signal_generator/combined_signal_unsigned[3]_i_1_n_1
    SLICE_X29Y35         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.445    14.817    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y35         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[3]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X29Y35         FDRE (Setup_fdre_C_D)        0.031    15.085    signal_generator/combined_signal_unsigned_reg[3]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -33.769    
  -------------------------------------------------------------------
                         slack                                -18.683    

Slack (VIOLATED) :        -18.605ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.589ns  (logic 13.871ns (48.519%)  route 14.718ns (51.481%))
  Logic Levels:           44  (CARRY4=32 LUT1=1 LUT2=1 LUT3=3 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.550     5.102    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  signal_generator/combined_signal_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  signal_generator/combined_signal_reg[0]_replica/Q
                         net (fo=1, routed)           0.161     5.719    signal_generator/combined_signal__0[0]_repN
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.843 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.351     6.194    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X31Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.774 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.774    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.888    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.002    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.451     7.787    signal_generator/L3[14]
    SLICE_X33Y29         LUT6 (Prop_lut6_I4_O)        0.303     8.090 r  signal_generator/L0__5_carry_i_5_comp/O
                         net (fo=1, routed)           0.738     8.828    signal_generator/L0__5_carry_i_5_n_1
    SLICE_X30Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     9.449 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.449    signal_generator/L0__5_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.678 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.469    10.148    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.310    10.458 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.458    signal_generator/i__carry__0_i_89_n_1
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.008 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.008    signal_generator/i__carry__0_i_73_n_1
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.122 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          1.050    12.171    signal_generator/i__carry__0_i_72_n_1
    SLICE_X30Y28         LUT3 (Prop_lut3_I0_O)        0.124    12.295 r  signal_generator/i__carry__0_i_80/O
                         net (fo=1, routed)           0.000    12.295    signal_generator/i__carry__0_i_80_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.675 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.675    signal_generator/i__carry__0_i_63_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.792 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.913    13.705    signal_generator/i__carry__0_i_62_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.285 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.285    signal_generator/i__carry__0_i_53_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.939    15.339    signal_generator/i__carry__0_i_52_n_1
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.124    15.463 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.463    signal_generator/i__carry__0_i_61_n_1
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.013 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.013    signal_generator/i__carry__0_i_35_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.127 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.920    17.047    signal_generator/i__carry__0_i_34_n_1
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.627 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.627    signal_generator/i__carry__0_i_11_n_1
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.980    18.720    signal_generator/i__carry__0_i_10_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.300 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.300    signal_generator/i__carry__0_i_9_n_1
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.414 r  signal_generator/i__carry__0_i_5/CO[3]
                         net (fo=10, routed)          0.956    20.370    signal_generator/i__carry__0_i_5_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I0_O)        0.124    20.494 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    20.494    signal_generator/i__carry__0_i_47_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.044 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.044    signal_generator/i__carry__0_i_16_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  signal_generator/i__carry__0_i_6/CO[3]
                         net (fo=10, routed)          0.977    22.135    signal_generator/i__carry__0_i_6_n_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.847 r  signal_generator/i__carry__0_i_7/CO[3]
                         net (fo=10, routed)          1.031    23.878    signal_generator/i__carry__0_i_7_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.002 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.002    signal_generator/i__carry_i_14_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.535 r  signal_generator/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.535    signal_generator/i__carry_i_6_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.652 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          1.070    25.722    signal_generator/i__carry__0_i_8_n_1
    SLICE_X29Y32         LUT2 (Prop_lut2_I0_O)        0.124    25.846 r  signal_generator/i__carry_i_7/O
                         net (fo=1, routed)           0.000    25.846    signal_generator/i__carry_i_7_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.247 r  signal_generator/i__carry_i_5/CO[3]
                         net (fo=10, routed)          0.979    27.226    signal_generator/i__carry_i_5_n_1
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.124    27.350 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    27.350    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.900 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.900    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    28.945    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X28Y34         LUT3 (Prop_lut3_I0_O)        0.124    29.069 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    29.069    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.619 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.964    30.583    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X29Y33         LUT3 (Prop_lut3_I0_O)        0.124    30.707 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    30.707    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.239 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    31.239    signal_generator/L0__343_carry_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.467 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.496    31.963    signal_generator/L0__343_carry__0_n_2
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.845    32.808 r  signal_generator/plusOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    32.808    signal_generator/plusOp_inferred__0/i__carry_n_1
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.047 r  signal_generator/plusOp_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.341    33.389    signal_generator/plusOp_inferred__0/i__carry__0_n_6
    SLICE_X29Y36         LUT5 (Prop_lut5_I0_O)        0.302    33.691 r  signal_generator/combined_signal_unsigned[6]_i_3/O
                         net (fo=1, routed)           0.000    33.691    signal_generator/combined_signal_unsigned[6]_i_3_n_1
    SLICE_X29Y36         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.445    14.817    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[6]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.031    15.085    signal_generator/combined_signal_unsigned_reg[6]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -33.691    
  -------------------------------------------------------------------
                         slack                                -18.605    

Slack (VIOLATED) :        -18.335ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.319ns  (logic 13.647ns (48.190%)  route 14.672ns (51.810%))
  Logic Levels:           43  (CARRY4=31 LUT1=1 LUT2=1 LUT3=3 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.550     5.102    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  signal_generator/combined_signal_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  signal_generator/combined_signal_reg[0]_replica/Q
                         net (fo=1, routed)           0.161     5.719    signal_generator/combined_signal__0[0]_repN
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.843 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.351     6.194    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X31Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.774 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.774    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.888    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.002    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.451     7.787    signal_generator/L3[14]
    SLICE_X33Y29         LUT6 (Prop_lut6_I4_O)        0.303     8.090 r  signal_generator/L0__5_carry_i_5_comp/O
                         net (fo=1, routed)           0.738     8.828    signal_generator/L0__5_carry_i_5_n_1
    SLICE_X30Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     9.449 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.449    signal_generator/L0__5_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.678 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.469    10.148    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.310    10.458 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.458    signal_generator/i__carry__0_i_89_n_1
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.008 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.008    signal_generator/i__carry__0_i_73_n_1
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.122 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          1.050    12.171    signal_generator/i__carry__0_i_72_n_1
    SLICE_X30Y28         LUT3 (Prop_lut3_I0_O)        0.124    12.295 r  signal_generator/i__carry__0_i_80/O
                         net (fo=1, routed)           0.000    12.295    signal_generator/i__carry__0_i_80_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.675 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.675    signal_generator/i__carry__0_i_63_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.792 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.913    13.705    signal_generator/i__carry__0_i_62_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.285 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.285    signal_generator/i__carry__0_i_53_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.939    15.339    signal_generator/i__carry__0_i_52_n_1
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.124    15.463 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.463    signal_generator/i__carry__0_i_61_n_1
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.013 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.013    signal_generator/i__carry__0_i_35_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.127 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.920    17.047    signal_generator/i__carry__0_i_34_n_1
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.627 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.627    signal_generator/i__carry__0_i_11_n_1
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.980    18.720    signal_generator/i__carry__0_i_10_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.300 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.300    signal_generator/i__carry__0_i_9_n_1
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.414 r  signal_generator/i__carry__0_i_5/CO[3]
                         net (fo=10, routed)          0.956    20.370    signal_generator/i__carry__0_i_5_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I0_O)        0.124    20.494 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    20.494    signal_generator/i__carry__0_i_47_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.044 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.044    signal_generator/i__carry__0_i_16_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  signal_generator/i__carry__0_i_6/CO[3]
                         net (fo=10, routed)          0.977    22.135    signal_generator/i__carry__0_i_6_n_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.847 r  signal_generator/i__carry__0_i_7/CO[3]
                         net (fo=10, routed)          1.031    23.878    signal_generator/i__carry__0_i_7_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.002 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.002    signal_generator/i__carry_i_14_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.535 r  signal_generator/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.535    signal_generator/i__carry_i_6_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.652 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          1.070    25.722    signal_generator/i__carry__0_i_8_n_1
    SLICE_X29Y32         LUT2 (Prop_lut2_I0_O)        0.124    25.846 r  signal_generator/i__carry_i_7/O
                         net (fo=1, routed)           0.000    25.846    signal_generator/i__carry_i_7_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.247 r  signal_generator/i__carry_i_5/CO[3]
                         net (fo=10, routed)          0.979    27.226    signal_generator/i__carry_i_5_n_1
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.124    27.350 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    27.350    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.900 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.900    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    28.945    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X28Y34         LUT3 (Prop_lut3_I0_O)        0.124    29.069 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    29.069    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.619 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.964    30.583    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X29Y33         LUT3 (Prop_lut3_I0_O)        0.124    30.707 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    30.707    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.239 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    31.239    signal_generator/L0__343_carry_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.467 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.496    31.963    signal_generator/L0__343_carry__0_n_2
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.860    32.823 r  signal_generator/plusOp_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.296    33.119    signal_generator/plusOp_inferred__0/i__carry_n_6
    SLICE_X29Y35         LUT5 (Prop_lut5_I0_O)        0.302    33.421 r  signal_generator/combined_signal_unsigned[2]_i_1/O
                         net (fo=1, routed)           0.000    33.421    signal_generator/combined_signal_unsigned[2]_i_1_n_1
    SLICE_X29Y35         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.445    14.817    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y35         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[2]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X29Y35         FDRE (Setup_fdre_C_D)        0.031    15.085    signal_generator/combined_signal_unsigned_reg[2]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                         -33.421    
  -------------------------------------------------------------------
                         slack                                -18.335    

Slack (VIOLATED) :        -18.271ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.253ns  (logic 13.525ns (47.871%)  route 14.728ns (52.129%))
  Logic Levels:           43  (CARRY4=31 LUT1=1 LUT2=1 LUT3=3 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.550     5.102    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  signal_generator/combined_signal_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  signal_generator/combined_signal_reg[0]_replica/Q
                         net (fo=1, routed)           0.161     5.719    signal_generator/combined_signal__0[0]_repN
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.843 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.351     6.194    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X31Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.774 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.774    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.888    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.002    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.451     7.787    signal_generator/L3[14]
    SLICE_X33Y29         LUT6 (Prop_lut6_I4_O)        0.303     8.090 r  signal_generator/L0__5_carry_i_5_comp/O
                         net (fo=1, routed)           0.738     8.828    signal_generator/L0__5_carry_i_5_n_1
    SLICE_X30Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     9.449 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.449    signal_generator/L0__5_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.678 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.469    10.148    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.310    10.458 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.458    signal_generator/i__carry__0_i_89_n_1
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.008 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.008    signal_generator/i__carry__0_i_73_n_1
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.122 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          1.050    12.171    signal_generator/i__carry__0_i_72_n_1
    SLICE_X30Y28         LUT3 (Prop_lut3_I0_O)        0.124    12.295 r  signal_generator/i__carry__0_i_80/O
                         net (fo=1, routed)           0.000    12.295    signal_generator/i__carry__0_i_80_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.675 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.675    signal_generator/i__carry__0_i_63_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.792 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.913    13.705    signal_generator/i__carry__0_i_62_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.285 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.285    signal_generator/i__carry__0_i_53_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.939    15.339    signal_generator/i__carry__0_i_52_n_1
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.124    15.463 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.463    signal_generator/i__carry__0_i_61_n_1
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.013 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.013    signal_generator/i__carry__0_i_35_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.127 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.920    17.047    signal_generator/i__carry__0_i_34_n_1
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.627 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.627    signal_generator/i__carry__0_i_11_n_1
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.980    18.720    signal_generator/i__carry__0_i_10_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.300 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.300    signal_generator/i__carry__0_i_9_n_1
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.414 r  signal_generator/i__carry__0_i_5/CO[3]
                         net (fo=10, routed)          0.956    20.370    signal_generator/i__carry__0_i_5_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I0_O)        0.124    20.494 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    20.494    signal_generator/i__carry__0_i_47_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.044 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.044    signal_generator/i__carry__0_i_16_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  signal_generator/i__carry__0_i_6/CO[3]
                         net (fo=10, routed)          0.977    22.135    signal_generator/i__carry__0_i_6_n_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.847 r  signal_generator/i__carry__0_i_7/CO[3]
                         net (fo=10, routed)          1.031    23.878    signal_generator/i__carry__0_i_7_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.002 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.002    signal_generator/i__carry_i_14_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.535 r  signal_generator/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.535    signal_generator/i__carry_i_6_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.652 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          1.070    25.722    signal_generator/i__carry__0_i_8_n_1
    SLICE_X29Y32         LUT2 (Prop_lut2_I0_O)        0.124    25.846 r  signal_generator/i__carry_i_7/O
                         net (fo=1, routed)           0.000    25.846    signal_generator/i__carry_i_7_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.247 r  signal_generator/i__carry_i_5/CO[3]
                         net (fo=10, routed)          0.979    27.226    signal_generator/i__carry_i_5_n_1
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.124    27.350 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    27.350    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.900 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.900    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    28.945    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X28Y34         LUT3 (Prop_lut3_I0_O)        0.124    29.069 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    29.069    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.619 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.964    30.583    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X29Y33         LUT3 (Prop_lut3_I0_O)        0.124    30.707 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    30.707    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.239 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    31.239    signal_generator/L0__343_carry_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.467 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.496    31.963    signal_generator/L0__343_carry__0_n_2
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.737    32.700 r  signal_generator/plusOp_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.351    33.052    signal_generator/plusOp_inferred__0/i__carry_n_7
    SLICE_X29Y35         LUT5 (Prop_lut5_I0_O)        0.303    33.355 r  signal_generator/combined_signal_unsigned[1]_i_1/O
                         net (fo=1, routed)           0.000    33.355    signal_generator/combined_signal_unsigned[1]_i_1_n_1
    SLICE_X29Y35         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.445    14.817    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y35         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[1]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X29Y35         FDRE (Setup_fdre_C_D)        0.029    15.083    signal_generator/combined_signal_unsigned_reg[1]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -33.355    
  -------------------------------------------------------------------
                         slack                                -18.271    

Slack (VIOLATED) :        -18.083ns  (required time - arrival time)
  Source:                 signal_generator/combined_signal_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/combined_signal_unsigned_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        28.067ns  (logic 13.344ns (47.543%)  route 14.723ns (52.457%))
  Logic Levels:           43  (CARRY4=31 LUT1=1 LUT2=1 LUT3=3 LUT5=6 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.550     5.102    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  signal_generator/combined_signal_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.456     5.558 f  signal_generator/combined_signal_reg[0]_replica/Q
                         net (fo=1, routed)           0.161     5.719    signal_generator/combined_signal__0[0]_repN
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.124     5.843 r  signal_generator/combined_signal_unsigned[0]_i_3/O
                         net (fo=1, routed)           0.351     6.194    signal_generator/combined_signal_unsigned[0]_i_3_n_1
    SLICE_X31Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.774 r  signal_generator/combined_signal_unsigned_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.774    signal_generator/combined_signal_unsigned_reg[0]_i_2_n_1
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.888 r  signal_generator/combined_signal_unsigned_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.888    signal_generator/combined_signal_unsigned_reg[6]_i_10_n_1
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.002 r  signal_generator/L0__5_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.002    signal_generator/L0__5_carry_i_12_n_1
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.336 f  signal_generator/L0__5_carry_i_11/O[1]
                         net (fo=6, routed)           0.451     7.787    signal_generator/L3[14]
    SLICE_X33Y29         LUT6 (Prop_lut6_I4_O)        0.303     8.090 r  signal_generator/L0__5_carry_i_5_comp/O
                         net (fo=1, routed)           0.738     8.828    signal_generator/L0__5_carry_i_5_n_1
    SLICE_X30Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.621     9.449 r  signal_generator/L0__5_carry/CO[3]
                         net (fo=1, routed)           0.000     9.449    signal_generator/L0__5_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.678 r  signal_generator/L0__5_carry__0/CO[2]
                         net (fo=10, routed)          0.469    10.148    signal_generator/L0__5_carry__0_n_2
    SLICE_X29Y27         LUT5 (Prop_lut5_I0_O)        0.310    10.458 r  signal_generator/i__carry__0_i_89/O
                         net (fo=1, routed)           0.000    10.458    signal_generator/i__carry__0_i_89_n_1
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.008 r  signal_generator/i__carry__0_i_73/CO[3]
                         net (fo=1, routed)           0.000    11.008    signal_generator/i__carry__0_i_73_n_1
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.122 r  signal_generator/i__carry__0_i_72/CO[3]
                         net (fo=10, routed)          1.050    12.171    signal_generator/i__carry__0_i_72_n_1
    SLICE_X30Y28         LUT3 (Prop_lut3_I0_O)        0.124    12.295 r  signal_generator/i__carry__0_i_80/O
                         net (fo=1, routed)           0.000    12.295    signal_generator/i__carry__0_i_80_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.675 r  signal_generator/i__carry__0_i_63/CO[3]
                         net (fo=1, routed)           0.000    12.675    signal_generator/i__carry__0_i_63_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.792 r  signal_generator/i__carry__0_i_62/CO[3]
                         net (fo=10, routed)          0.913    13.705    signal_generator/i__carry__0_i_62_n_1
    SLICE_X31Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.285 r  signal_generator/i__carry__0_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.285    signal_generator/i__carry__0_i_53_n_1
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.399 r  signal_generator/i__carry__0_i_52/CO[3]
                         net (fo=9, routed)           0.939    15.339    signal_generator/i__carry__0_i_52_n_1
    SLICE_X32Y29         LUT5 (Prop_lut5_I1_O)        0.124    15.463 r  signal_generator/i__carry__0_i_61/O
                         net (fo=1, routed)           0.000    15.463    signal_generator/i__carry__0_i_61_n_1
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.013 r  signal_generator/i__carry__0_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.013    signal_generator/i__carry__0_i_35_n_1
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.127 r  signal_generator/i__carry__0_i_34/CO[3]
                         net (fo=9, routed)           0.920    17.047    signal_generator/i__carry__0_i_34_n_1
    SLICE_X33Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.627 r  signal_generator/i__carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    17.627    signal_generator/i__carry__0_i_11_n_1
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.741 r  signal_generator/i__carry__0_i_10/CO[3]
                         net (fo=9, routed)           0.980    18.720    signal_generator/i__carry__0_i_10_n_1
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.300 r  signal_generator/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.300    signal_generator/i__carry__0_i_9_n_1
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.414 r  signal_generator/i__carry__0_i_5/CO[3]
                         net (fo=10, routed)          0.956    20.370    signal_generator/i__carry__0_i_5_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I0_O)        0.124    20.494 r  signal_generator/i__carry__0_i_47/O
                         net (fo=1, routed)           0.000    20.494    signal_generator/i__carry__0_i_47_n_1
    SLICE_X31Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.044 r  signal_generator/i__carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.044    signal_generator/i__carry__0_i_16_n_1
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.158 r  signal_generator/i__carry__0_i_6/CO[3]
                         net (fo=10, routed)          0.977    22.135    signal_generator/i__carry__0_i_6_n_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.730 r  signal_generator/i__carry__0_i_21/CO[3]
                         net (fo=1, routed)           0.000    22.730    signal_generator/i__carry__0_i_21_n_1
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.847 r  signal_generator/i__carry__0_i_7/CO[3]
                         net (fo=10, routed)          1.031    23.878    signal_generator/i__carry__0_i_7_n_1
    SLICE_X30Y30         LUT5 (Prop_lut5_I0_O)        0.124    24.002 r  signal_generator/i__carry_i_14/O
                         net (fo=1, routed)           0.000    24.002    signal_generator/i__carry_i_14_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.535 r  signal_generator/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.535    signal_generator/i__carry_i_6_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.652 r  signal_generator/i__carry__0_i_8/CO[3]
                         net (fo=10, routed)          1.070    25.722    signal_generator/i__carry__0_i_8_n_1
    SLICE_X29Y32         LUT2 (Prop_lut2_I0_O)        0.124    25.846 r  signal_generator/i__carry_i_7/O
                         net (fo=1, routed)           0.000    25.846    signal_generator/i__carry_i_7_n_1
    SLICE_X29Y32         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.247 r  signal_generator/i__carry_i_5/CO[3]
                         net (fo=10, routed)          0.979    27.226    signal_generator/i__carry_i_5_n_1
    SLICE_X28Y31         LUT5 (Prop_lut5_I0_O)        0.124    27.350 r  signal_generator/L0__343_carry_i_25/O
                         net (fo=1, routed)           0.000    27.350    signal_generator/L0__343_carry_i_25_n_1
    SLICE_X28Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.900 r  signal_generator/L0__343_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    27.900    signal_generator/L0__343_carry_i_8_n_1
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.014 r  signal_generator/L0__343_carry_i_7/CO[3]
                         net (fo=11, routed)          0.932    28.945    signal_generator/L0__343_carry_i_7_n_1
    SLICE_X28Y34         LUT3 (Prop_lut3_I0_O)        0.124    29.069 r  signal_generator/L0__343_carry_i_11/O
                         net (fo=1, routed)           0.000    29.069    signal_generator/L0__343_carry_i_11_n_1
    SLICE_X28Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.619 r  signal_generator/L0__343_carry_i_1/CO[3]
                         net (fo=10, routed)          0.964    30.583    signal_generator/L0__343_carry_i_1_n_1
    SLICE_X29Y33         LUT3 (Prop_lut3_I0_O)        0.124    30.707 r  signal_generator/L0__343_carry_i_6/O
                         net (fo=1, routed)           0.000    30.707    signal_generator/L0__343_carry_i_6_n_1
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.239 r  signal_generator/L0__343_carry/CO[3]
                         net (fo=1, routed)           0.000    31.239    signal_generator/L0__343_carry_n_1
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.467 r  signal_generator/L0__343_carry__0/CO[2]
                         net (fo=1, routed)           0.496    31.963    signal_generator/L0__343_carry__0_n_2
    SLICE_X28Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.560    32.523 r  signal_generator/plusOp_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.347    32.870    signal_generator/plusOp_inferred__0/i__carry_n_8
    SLICE_X29Y35         LUT5 (Prop_lut5_I0_O)        0.299    33.169 r  signal_generator/combined_signal_unsigned[0]_i_1/O
                         net (fo=1, routed)           0.000    33.169    signal_generator/combined_signal_unsigned[0]_i_1_n_1
    SLICE_X29Y35         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.445    14.817    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y35         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[0]/C
                         clock pessimism              0.273    15.090    
                         clock uncertainty           -0.035    15.054    
    SLICE_X29Y35         FDRE (Setup_fdre_C_D)        0.032    15.086    signal_generator/combined_signal_unsigned_reg[0]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -33.169    
  -------------------------------------------------------------------
                         slack                                -18.083    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 signal_generator/active_freq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/count_freqs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 1.434ns (18.103%)  route 6.487ns (81.897%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.548     5.100    signal_generator/CLK_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  signal_generator/active_freq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.618 r  signal_generator/active_freq_reg[1]/Q
                         net (fo=14, routed)          2.573     8.191    signal_generator/active_freq_reg_n_1_[1]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.315 r  signal_generator/count_freqs[5]_i_8/O
                         net (fo=1, routed)           0.000     8.315    signal_generator/count_freqs[5]_i_8_n_1
    SLICE_X0Y26          MUXF7 (Prop_muxf7_I1_O)      0.217     8.532 r  signal_generator/count_freqs_reg[5]_i_5/O
                         net (fo=1, routed)           1.285     9.817    signal_generator/count_freqs_reg[5]_i_5_n_1
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.299    10.116 r  signal_generator/count_freqs[5]_i_4/O
                         net (fo=3, routed)           1.015    11.131    signal_generator/prescaler/count_freqs_reg[0]_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I1_O)        0.124    11.255 r  signal_generator/prescaler/count_freqs[5]_i_2/O
                         net (fo=7, routed)           0.968    12.223    signal_generator/prescaler/count_freqs0
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.152    12.375 r  signal_generator/prescaler/count_freqs[5]_i_1/O
                         net (fo=1, routed)           0.646    13.021    signal_generator/prescaler_n_5
    SLICE_X34Y27         FDRE                                         r  signal_generator/count_freqs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.433    14.805    signal_generator/CLK_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  signal_generator/count_freqs_reg[5]/C
                         clock pessimism              0.274    15.079    
                         clock uncertainty           -0.035    15.043    
    SLICE_X34Y27         FDRE (Setup_fdre_C_R)       -0.726    14.317    signal_generator/count_freqs_reg[5]
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                         -13.021    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 signal_generator/active_freq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/count_freqs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.827ns  (logic 1.406ns (17.964%)  route 6.421ns (82.036%))
  Logic Levels:           5  (LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.100ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.548     5.100    signal_generator/CLK_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  signal_generator/active_freq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.518     5.618 r  signal_generator/active_freq_reg[1]/Q
                         net (fo=14, routed)          2.573     8.191    signal_generator/active_freq_reg_n_1_[1]
    SLICE_X0Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.315 r  signal_generator/count_freqs[5]_i_8/O
                         net (fo=1, routed)           0.000     8.315    signal_generator/count_freqs[5]_i_8_n_1
    SLICE_X0Y26          MUXF7 (Prop_muxf7_I1_O)      0.217     8.532 r  signal_generator/count_freqs_reg[5]_i_5/O
                         net (fo=1, routed)           1.285     9.817    signal_generator/count_freqs_reg[5]_i_5_n_1
    SLICE_X30Y25         LUT6 (Prop_lut6_I0_O)        0.299    10.116 r  signal_generator/count_freqs[5]_i_4/O
                         net (fo=3, routed)           1.015    11.131    signal_generator/prescaler/count_freqs_reg[0]_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I1_O)        0.124    11.255 r  signal_generator/prescaler/count_freqs[5]_i_2/O
                         net (fo=7, routed)           0.968    12.223    signal_generator/prescaler/count_freqs0
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.124    12.347 r  signal_generator/prescaler/count_freqs[1]_i_1/O
                         net (fo=1, routed)           0.580    12.927    signal_generator/prescaler_n_11
    SLICE_X31Y27         FDRE                                         r  signal_generator/count_freqs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.434    14.806    signal_generator/CLK_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  signal_generator/count_freqs_reg[1]/C
                         clock pessimism              0.259    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)       -0.103    14.926    signal_generator/count_freqs_reg[1]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                  2.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 signal_generator/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.552     1.465    signal_generator/CLK_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  signal_generator/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  signal_generator/FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.068     1.674    signal_generator/FSM_onehot_state_reg_n_1_[2]
    SLICE_X31Y24         FDCE                                         r  signal_generator/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.818     1.976    signal_generator/CLK_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  signal_generator/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X31Y24         FDCE (Hold_fdce_C_D)         0.075     1.540    signal_generator/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 signal_generator/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.420%)  route 0.092ns (39.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.552     1.465    signal_generator/CLK_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  signal_generator/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  signal_generator/FSM_onehot_state_reg[4]/Q
                         net (fo=8, routed)           0.092     1.699    signal_generator/FSM_onehot_state_reg_n_1_[4]
    SLICE_X31Y24         FDCE                                         r  signal_generator/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.818     1.976    signal_generator/CLK_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  signal_generator/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X31Y24         FDCE (Hold_fdce_C_D)         0.071     1.536    signal_generator/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 signal_generator/combined_signal_unsigned_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/audio_sig_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.561     1.474    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  signal_generator/combined_signal_unsigned_reg[4]/Q
                         net (fo=1, routed)           0.161     1.777    signal_generator/combined_signal_unsigned_reg_n_1_[4]
    SLICE_X30Y36         FDCE                                         r  signal_generator/audio_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.829     1.987    signal_generator/CLK_IBUF_BUFG
    SLICE_X30Y36         FDCE                                         r  signal_generator/audio_sig_reg[4]/C
                         clock pessimism             -0.479     1.508    
    SLICE_X30Y36         FDCE (Hold_fdce_C_D)         0.059     1.567    signal_generator/audio_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 signal_generator/active_freq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/active_freq_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.344%)  route 0.117ns (35.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.552     1.465    signal_generator/CLK_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  signal_generator/active_freq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  signal_generator/active_freq_reg[1]/Q
                         net (fo=14, routed)          0.117     1.747    signal_generator/active_freq_reg_n_1_[1]
    SLICE_X35Y26         LUT5 (Prop_lut5_I4_O)        0.048     1.795 r  signal_generator/active_freq[3]_i_1/O
                         net (fo=1, routed)           0.000     1.795    signal_generator/active_freq[3]_i_1_n_1
    SLICE_X35Y26         FDRE                                         r  signal_generator/active_freq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.818     1.976    signal_generator/CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  signal_generator/active_freq_reg[3]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.107     1.585    signal_generator/active_freq_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 signal_generator/count_freqs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/count_freqs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.922%)  route 0.159ns (46.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.554     1.467    signal_generator/CLK_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  signal_generator/count_freqs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  signal_generator/count_freqs_reg[0]/Q
                         net (fo=31, routed)          0.159     1.767    signal_generator/count_freqs_reg_n_1_[0]
    SLICE_X34Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.812 r  signal_generator/count_freqs[5]_i_3/O
                         net (fo=1, routed)           0.000     1.812    signal_generator/count_freqs[5]_i_3_n_1
    SLICE_X34Y27         FDRE                                         r  signal_generator/count_freqs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.820     1.978    signal_generator/CLK_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  signal_generator/count_freqs_reg[5]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.120     1.600    signal_generator/count_freqs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 signal_generator/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/wait_count_final_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.529%)  route 0.161ns (46.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.552     1.465    signal_generator/CLK_IBUF_BUFG
    SLICE_X31Y24         FDCE                                         r  signal_generator/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  signal_generator/FSM_onehot_state_reg[4]/Q
                         net (fo=8, routed)           0.161     1.768    signal_generator/FSM_onehot_state_reg_n_1_[4]
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  signal_generator/wait_count_final[4]_i_2/O
                         net (fo=1, routed)           0.000     1.813    signal_generator/wait_count_final[4]_i_2_n_1
    SLICE_X30Y23         FDRE                                         r  signal_generator/wait_count_final_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.819     1.977    signal_generator/CLK_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  signal_generator/wait_count_final_reg[4]/C
                         clock pessimism             -0.498     1.479    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.121     1.600    signal_generator/wait_count_final_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 signal_generator/combined_signal_unsigned_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/audio_sig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.463%)  route 0.169ns (54.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.561     1.474    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  signal_generator/combined_signal_unsigned_reg[6]/Q
                         net (fo=1, routed)           0.169     1.785    signal_generator/combined_signal_unsigned_reg_n_1_[6]
    SLICE_X30Y36         FDCE                                         r  signal_generator/audio_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.829     1.987    signal_generator/CLK_IBUF_BUFG
    SLICE_X30Y36         FDCE                                         r  signal_generator/audio_sig_reg[6]/C
                         clock pessimism             -0.479     1.508    
    SLICE_X30Y36         FDCE (Hold_fdce_C_D)         0.063     1.571    signal_generator/audio_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 PWM/pwm_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/pwm_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.049%)  route 0.134ns (41.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.561     1.474    PWM/CLK_IBUF_BUFG
    SLICE_X31Y36         FDRE                                         r  PWM/pwm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  PWM/pwm_cnt_reg[1]/Q
                         net (fo=9, routed)           0.134     1.750    PWM/Q[1]
    SLICE_X32Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  PWM/pwm_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.795    PWM/plusOp[5]
    SLICE_X32Y36         FDRE                                         r  PWM/pwm_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.829     1.987    PWM/CLK_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  PWM/pwm_cnt_reg[5]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.092     1.581    PWM/pwm_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 signal_generator/active_freq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/active_freq_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.552     1.465    signal_generator/CLK_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  signal_generator/active_freq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  signal_generator/active_freq_reg[1]/Q
                         net (fo=14, routed)          0.117     1.747    signal_generator/active_freq_reg_n_1_[1]
    SLICE_X35Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.792 r  signal_generator/active_freq[2]_i_1/O
                         net (fo=1, routed)           0.000     1.792    signal_generator/active_freq[2]_i_1_n_1
    SLICE_X35Y26         FDRE                                         r  signal_generator/active_freq_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.818     1.976    signal_generator/CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  signal_generator/active_freq_reg[2]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.091     1.569    signal_generator/active_freq_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 signal_generator/combined_signal_unsigned_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/audio_sig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.610%)  route 0.168ns (54.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.561     1.474    signal_generator/CLK_IBUF_BUFG
    SLICE_X29Y36         FDRE                                         r  signal_generator/combined_signal_unsigned_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  signal_generator/combined_signal_unsigned_reg[5]/Q
                         net (fo=1, routed)           0.168     1.784    signal_generator/combined_signal_unsigned_reg_n_1_[5]
    SLICE_X30Y36         FDCE                                         r  signal_generator/audio_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.829     1.987    signal_generator/CLK_IBUF_BUFG
    SLICE_X30Y36         FDCE                                         r  signal_generator/audio_sig_reg[5]/C
                         clock pessimism             -0.479     1.508    
    SLICE_X30Y36         FDCE (Hold_fdce_C_D)         0.052     1.560    signal_generator/audio_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y39    AUD_PWM_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y36    PWM/pwm_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y36    PWM/pwm_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y36    PWM/pwm_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y36    PWM/pwm_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y36    PWM/pwm_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y36    PWM/pwm_cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y36    PWM/pwm_cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y36    PWM/pwm_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y39    AUD_PWM_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y39    AUD_PWM_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36    PWM/pwm_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36    PWM/pwm_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36    PWM/pwm_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36    PWM/pwm_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36    PWM/pwm_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36    PWM/pwm_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36    PWM/pwm_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36    PWM/pwm_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y39    AUD_PWM_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y39    AUD_PWM_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36    PWM/pwm_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36    PWM/pwm_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36    PWM/pwm_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36    PWM/pwm_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36    PWM/pwm_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y36    PWM/pwm_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36    PWM/pwm_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y36    PWM/pwm_cnt_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.704ns  (logic 10.574ns (31.373%)  route 23.130ns (68.627%))
  Logic Levels:           35  (CARRY4=14 LDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=2 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[4]/G
    SLICE_X15Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[4]/Q
                         net (fo=189, routed)         4.320     4.879    signal_generator/sine_generator/sine/Q[4]
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.003 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_252/O
                         net (fo=2, routed)           1.109     6.112    signal_generator/sine_generator/sine/signal_val3__0_carry_i_252_n_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.236 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_261/O
                         net (fo=1, routed)           0.948     7.185    signal_generator/sine_generator/sine/signal_val3__0_carry_i_261_n_1
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.309 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_143/O
                         net (fo=1, routed)           0.000     7.309    signal_generator/sine_generator/sine/signal_val3__0_carry_i_143_n_1
    SLICE_X44Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.526 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_60/O
                         net (fo=1, routed)           0.826     8.351    signal_generator/sine_generator/sine/signal_val3__0_carry_i_60_n_1
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.299     8.650 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     8.650    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X43Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     8.867 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.425    10.292    signal_generator/sine_generator/sine_n_9
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.299    10.591 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.331    10.923    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X28Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.321 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.321    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.655 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[1]
                         net (fo=2, routed)           0.817    12.472    signal_generator/sine_generator/signal_val3__0_carry__0_n_7
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.329    12.801 r  signal_generator/sine_generator/signal_val3__97_carry_i_2/O
                         net (fo=2, routed)           0.859    13.660    signal_generator/sine_generator/signal_val3__97_carry_i_2_n_1
    SLICE_X30Y15         LUT4 (Prop_lut4_I3_O)        0.348    14.008 r  signal_generator/sine_generator/signal_val3__97_carry_i_6/O
                         net (fo=1, routed)           0.000    14.008    signal_generator/sine_generator/signal_val3__97_carry_i_6_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.388 r  signal_generator/sine_generator/signal_val3__97_carry/CO[3]
                         net (fo=1, routed)           0.000    14.388    signal_generator/sine_generator/signal_val3__97_carry_n_1
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.711 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[1]
                         net (fo=7, routed)           1.134    15.845    signal_generator/sine_generator/signal_val3[9]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.306    16.151 r  signal_generator/sine_generator/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    16.151    signal_generator/sine_generator/i__carry__1_i_3_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.791 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.637    17.428    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.306    17.734 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.490    18.224    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.750 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.750    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.864    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.086 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          2.106    21.192    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X39Y18         LUT2 (Prop_lut2_I0_O)        0.299    21.491 r  signal_generator/sine_generator/signal_val1__38_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.491    signal_generator/sine_generator/signal_val1__38_carry__0_i_2_n_1
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.889 r  signal_generator/sine_generator/signal_val1__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.889    signal_generator/sine_generator/signal_val1__38_carry__0_n_1
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.003 r  signal_generator/sine_generator/signal_val1__38_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.003    signal_generator/sine_generator/signal_val1__38_carry__1_n_1
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.225 r  signal_generator/sine_generator/signal_val1__38_carry__2/O[0]
                         net (fo=3, routed)           0.944    23.168    signal_generator/sine_generator/signal_val1__38_carry__2_n_8
    SLICE_X37Y23         LUT3 (Prop_lut3_I2_O)        0.325    23.493 f  signal_generator/sine_generator/signal_val1__104_carry__1_i_10/O
                         net (fo=2, routed)           0.793    24.286    signal_generator/sine_generator/signal_val1__104_carry__1_i_10_n_1
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.354    24.640 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_2/O
                         net (fo=2, routed)           0.612    25.252    signal_generator/sine_generator/signal_val1__104_carry__1_i_2_n_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.332    25.584 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_6/O
                         net (fo=1, routed)           0.000    25.584    signal_generator/sine_generator/signal_val1__104_carry__1_i_6_n_1
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.982 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.982    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.204 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           1.157    27.362    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.299    27.661 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.541    28.202    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X34Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    28.690 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.801    29.491    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.360    29.851 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.763    30.614    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.326    30.940 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.680    31.620    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124    31.744 r  signal_generator/sine_generator/signal_val_reg[8]_i_2/O
                         net (fo=2, routed)           1.294    33.038    signal_generator/sine_generator/signal_val_reg[8]_i_2_n_1
    SLICE_X36Y23         LUT6 (Prop_lut6_I4_O)        0.124    33.162 r  signal_generator/sine_generator/signal_val_reg[7]_i_1/O
                         net (fo=1, routed)           0.543    33.704    signal_generator/sine_generator/signal_val_reg[7]_i_1_n_1
    SLICE_X36Y24         LDCE                                         r  signal_generator/sine_generator/signal_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.187ns  (logic 10.574ns (31.862%)  route 22.613ns (68.138%))
  Logic Levels:           35  (CARRY4=14 LDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=2 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[4]/G
    SLICE_X15Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[4]/Q
                         net (fo=189, routed)         4.320     4.879    signal_generator/sine_generator/sine/Q[4]
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.003 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_252/O
                         net (fo=2, routed)           1.109     6.112    signal_generator/sine_generator/sine/signal_val3__0_carry_i_252_n_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.236 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_261/O
                         net (fo=1, routed)           0.948     7.185    signal_generator/sine_generator/sine/signal_val3__0_carry_i_261_n_1
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.309 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_143/O
                         net (fo=1, routed)           0.000     7.309    signal_generator/sine_generator/sine/signal_val3__0_carry_i_143_n_1
    SLICE_X44Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.526 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_60/O
                         net (fo=1, routed)           0.826     8.351    signal_generator/sine_generator/sine/signal_val3__0_carry_i_60_n_1
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.299     8.650 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     8.650    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X43Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     8.867 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.425    10.292    signal_generator/sine_generator/sine_n_9
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.299    10.591 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.331    10.923    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X28Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.321 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.321    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.655 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[1]
                         net (fo=2, routed)           0.817    12.472    signal_generator/sine_generator/signal_val3__0_carry__0_n_7
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.329    12.801 r  signal_generator/sine_generator/signal_val3__97_carry_i_2/O
                         net (fo=2, routed)           0.859    13.660    signal_generator/sine_generator/signal_val3__97_carry_i_2_n_1
    SLICE_X30Y15         LUT4 (Prop_lut4_I3_O)        0.348    14.008 r  signal_generator/sine_generator/signal_val3__97_carry_i_6/O
                         net (fo=1, routed)           0.000    14.008    signal_generator/sine_generator/signal_val3__97_carry_i_6_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.388 r  signal_generator/sine_generator/signal_val3__97_carry/CO[3]
                         net (fo=1, routed)           0.000    14.388    signal_generator/sine_generator/signal_val3__97_carry_n_1
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.711 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[1]
                         net (fo=7, routed)           1.134    15.845    signal_generator/sine_generator/signal_val3[9]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.306    16.151 r  signal_generator/sine_generator/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    16.151    signal_generator/sine_generator/i__carry__1_i_3_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.791 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.637    17.428    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.306    17.734 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.490    18.224    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.750 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.750    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.864    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.086 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          2.106    21.192    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X39Y18         LUT2 (Prop_lut2_I0_O)        0.299    21.491 r  signal_generator/sine_generator/signal_val1__38_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.491    signal_generator/sine_generator/signal_val1__38_carry__0_i_2_n_1
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.889 r  signal_generator/sine_generator/signal_val1__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.889    signal_generator/sine_generator/signal_val1__38_carry__0_n_1
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.003 r  signal_generator/sine_generator/signal_val1__38_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.003    signal_generator/sine_generator/signal_val1__38_carry__1_n_1
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.225 r  signal_generator/sine_generator/signal_val1__38_carry__2/O[0]
                         net (fo=3, routed)           0.944    23.168    signal_generator/sine_generator/signal_val1__38_carry__2_n_8
    SLICE_X37Y23         LUT3 (Prop_lut3_I2_O)        0.325    23.493 f  signal_generator/sine_generator/signal_val1__104_carry__1_i_10/O
                         net (fo=2, routed)           0.793    24.286    signal_generator/sine_generator/signal_val1__104_carry__1_i_10_n_1
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.354    24.640 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_2/O
                         net (fo=2, routed)           0.612    25.252    signal_generator/sine_generator/signal_val1__104_carry__1_i_2_n_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.332    25.584 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_6/O
                         net (fo=1, routed)           0.000    25.584    signal_generator/sine_generator/signal_val1__104_carry__1_i_6_n_1
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.982 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.982    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.204 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           1.157    27.362    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.299    27.661 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.541    28.202    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X34Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    28.690 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.801    29.491    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.360    29.851 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.763    30.614    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.326    30.940 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.680    31.620    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X35Y24         LUT5 (Prop_lut5_I0_O)        0.124    31.744 r  signal_generator/sine_generator/signal_val_reg[8]_i_2/O
                         net (fo=2, routed)           0.514    32.258    signal_generator/sine_generator/signal_val_reg[8]_i_2_n_1
    SLICE_X35Y23         LUT6 (Prop_lut6_I1_O)        0.124    32.382 r  signal_generator/sine_generator/signal_val_reg[8]_i_1/O
                         net (fo=1, routed)           0.805    33.187    signal_generator/sine_generator/signal_val_reg[8]_i_1_n_1
    SLICE_X33Y23         LDCE                                         r  signal_generator/sine_generator/signal_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.297ns  (logic 10.450ns (32.356%)  route 21.847ns (67.644%))
  Logic Levels:           34  (CARRY4=14 LDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=2 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[4]/G
    SLICE_X15Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[4]/Q
                         net (fo=189, routed)         4.320     4.879    signal_generator/sine_generator/sine/Q[4]
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.003 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_252/O
                         net (fo=2, routed)           1.109     6.112    signal_generator/sine_generator/sine/signal_val3__0_carry_i_252_n_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.236 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_261/O
                         net (fo=1, routed)           0.948     7.185    signal_generator/sine_generator/sine/signal_val3__0_carry_i_261_n_1
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.309 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_143/O
                         net (fo=1, routed)           0.000     7.309    signal_generator/sine_generator/sine/signal_val3__0_carry_i_143_n_1
    SLICE_X44Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.526 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_60/O
                         net (fo=1, routed)           0.826     8.351    signal_generator/sine_generator/sine/signal_val3__0_carry_i_60_n_1
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.299     8.650 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     8.650    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X43Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     8.867 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.425    10.292    signal_generator/sine_generator/sine_n_9
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.299    10.591 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.331    10.923    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X28Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.321 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.321    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.655 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[1]
                         net (fo=2, routed)           0.817    12.472    signal_generator/sine_generator/signal_val3__0_carry__0_n_7
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.329    12.801 r  signal_generator/sine_generator/signal_val3__97_carry_i_2/O
                         net (fo=2, routed)           0.859    13.660    signal_generator/sine_generator/signal_val3__97_carry_i_2_n_1
    SLICE_X30Y15         LUT4 (Prop_lut4_I3_O)        0.348    14.008 r  signal_generator/sine_generator/signal_val3__97_carry_i_6/O
                         net (fo=1, routed)           0.000    14.008    signal_generator/sine_generator/signal_val3__97_carry_i_6_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.388 r  signal_generator/sine_generator/signal_val3__97_carry/CO[3]
                         net (fo=1, routed)           0.000    14.388    signal_generator/sine_generator/signal_val3__97_carry_n_1
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.711 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[1]
                         net (fo=7, routed)           1.134    15.845    signal_generator/sine_generator/signal_val3[9]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.306    16.151 r  signal_generator/sine_generator/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    16.151    signal_generator/sine_generator/i__carry__1_i_3_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.791 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.637    17.428    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.306    17.734 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.490    18.224    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.750 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.750    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.864    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.086 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          2.106    21.192    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X39Y18         LUT2 (Prop_lut2_I0_O)        0.299    21.491 r  signal_generator/sine_generator/signal_val1__38_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.491    signal_generator/sine_generator/signal_val1__38_carry__0_i_2_n_1
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.889 r  signal_generator/sine_generator/signal_val1__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.889    signal_generator/sine_generator/signal_val1__38_carry__0_n_1
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.003 r  signal_generator/sine_generator/signal_val1__38_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.003    signal_generator/sine_generator/signal_val1__38_carry__1_n_1
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.225 r  signal_generator/sine_generator/signal_val1__38_carry__2/O[0]
                         net (fo=3, routed)           0.944    23.168    signal_generator/sine_generator/signal_val1__38_carry__2_n_8
    SLICE_X37Y23         LUT3 (Prop_lut3_I2_O)        0.325    23.493 f  signal_generator/sine_generator/signal_val1__104_carry__1_i_10/O
                         net (fo=2, routed)           0.793    24.286    signal_generator/sine_generator/signal_val1__104_carry__1_i_10_n_1
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.354    24.640 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_2/O
                         net (fo=2, routed)           0.612    25.252    signal_generator/sine_generator/signal_val1__104_carry__1_i_2_n_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.332    25.584 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_6/O
                         net (fo=1, routed)           0.000    25.584    signal_generator/sine_generator/signal_val1__104_carry__1_i_6_n_1
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.982 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.982    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.204 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           1.157    27.362    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.299    27.661 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.541    28.202    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X34Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    28.690 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.801    29.491    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.360    29.851 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.763    30.614    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.326    30.940 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.678    31.618    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X35Y24         LUT5 (Prop_lut5_I3_O)        0.124    31.742 r  signal_generator/sine_generator/signal_val_reg[5]_i_1/O
                         net (fo=1, routed)           0.556    32.297    signal_generator/sine_generator/signal_val_reg[5]_i_1_n_1
    SLICE_X36Y24         LDCE                                         r  signal_generator/sine_generator/signal_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.843ns  (logic 10.450ns (32.817%)  route 21.393ns (67.183%))
  Logic Levels:           34  (CARRY4=14 LDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[4]/G
    SLICE_X15Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[4]/Q
                         net (fo=189, routed)         4.320     4.879    signal_generator/sine_generator/sine/Q[4]
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.003 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_252/O
                         net (fo=2, routed)           1.109     6.112    signal_generator/sine_generator/sine/signal_val3__0_carry_i_252_n_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.236 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_261/O
                         net (fo=1, routed)           0.948     7.185    signal_generator/sine_generator/sine/signal_val3__0_carry_i_261_n_1
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.309 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_143/O
                         net (fo=1, routed)           0.000     7.309    signal_generator/sine_generator/sine/signal_val3__0_carry_i_143_n_1
    SLICE_X44Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.526 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_60/O
                         net (fo=1, routed)           0.826     8.351    signal_generator/sine_generator/sine/signal_val3__0_carry_i_60_n_1
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.299     8.650 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     8.650    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X43Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     8.867 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.425    10.292    signal_generator/sine_generator/sine_n_9
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.299    10.591 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.331    10.923    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X28Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.321 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.321    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.655 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[1]
                         net (fo=2, routed)           0.817    12.472    signal_generator/sine_generator/signal_val3__0_carry__0_n_7
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.329    12.801 r  signal_generator/sine_generator/signal_val3__97_carry_i_2/O
                         net (fo=2, routed)           0.859    13.660    signal_generator/sine_generator/signal_val3__97_carry_i_2_n_1
    SLICE_X30Y15         LUT4 (Prop_lut4_I3_O)        0.348    14.008 r  signal_generator/sine_generator/signal_val3__97_carry_i_6/O
                         net (fo=1, routed)           0.000    14.008    signal_generator/sine_generator/signal_val3__97_carry_i_6_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.388 r  signal_generator/sine_generator/signal_val3__97_carry/CO[3]
                         net (fo=1, routed)           0.000    14.388    signal_generator/sine_generator/signal_val3__97_carry_n_1
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.711 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[1]
                         net (fo=7, routed)           1.134    15.845    signal_generator/sine_generator/signal_val3[9]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.306    16.151 r  signal_generator/sine_generator/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    16.151    signal_generator/sine_generator/i__carry__1_i_3_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.791 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.637    17.428    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.306    17.734 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.490    18.224    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.750 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.750    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.864    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.086 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          2.106    21.192    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X39Y18         LUT2 (Prop_lut2_I0_O)        0.299    21.491 r  signal_generator/sine_generator/signal_val1__38_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.491    signal_generator/sine_generator/signal_val1__38_carry__0_i_2_n_1
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.889 r  signal_generator/sine_generator/signal_val1__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.889    signal_generator/sine_generator/signal_val1__38_carry__0_n_1
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.003 r  signal_generator/sine_generator/signal_val1__38_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.003    signal_generator/sine_generator/signal_val1__38_carry__1_n_1
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.225 r  signal_generator/sine_generator/signal_val1__38_carry__2/O[0]
                         net (fo=3, routed)           0.944    23.168    signal_generator/sine_generator/signal_val1__38_carry__2_n_8
    SLICE_X37Y23         LUT3 (Prop_lut3_I2_O)        0.325    23.493 f  signal_generator/sine_generator/signal_val1__104_carry__1_i_10/O
                         net (fo=2, routed)           0.793    24.286    signal_generator/sine_generator/signal_val1__104_carry__1_i_10_n_1
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.354    24.640 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_2/O
                         net (fo=2, routed)           0.612    25.252    signal_generator/sine_generator/signal_val1__104_carry__1_i_2_n_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.332    25.584 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_6/O
                         net (fo=1, routed)           0.000    25.584    signal_generator/sine_generator/signal_val1__104_carry__1_i_6_n_1
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.982 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.982    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.204 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           1.157    27.362    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.299    27.661 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.541    28.202    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X34Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    28.690 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.801    29.491    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.360    29.851 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.763    30.614    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X34Y24         LUT6 (Prop_lut6_I5_O)        0.326    30.940 r  signal_generator/sine_generator/signal_val_reg[6]_i_2/O
                         net (fo=3, routed)           0.184    31.124    signal_generator/sine_generator/signal_val_reg[6]_i_2_n_1
    SLICE_X34Y24         LUT6 (Prop_lut6_I1_O)        0.124    31.248 r  signal_generator/sine_generator/signal_val_reg[6]_i_1/O
                         net (fo=1, routed)           0.596    31.843    signal_generator/sine_generator/signal_val_reg[6]_i_1_n_1
    SLICE_X34Y24         LDCE                                         r  signal_generator/sine_generator/signal_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.599ns  (logic 10.476ns (33.153%)  route 21.123ns (66.847%))
  Logic Levels:           34  (CARRY4=14 LDCE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=4 LUT5=1 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[4]/G
    SLICE_X15Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[4]/Q
                         net (fo=189, routed)         4.320     4.879    signal_generator/sine_generator/sine/Q[4]
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.003 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_252/O
                         net (fo=2, routed)           1.109     6.112    signal_generator/sine_generator/sine/signal_val3__0_carry_i_252_n_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.236 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_261/O
                         net (fo=1, routed)           0.948     7.185    signal_generator/sine_generator/sine/signal_val3__0_carry_i_261_n_1
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.309 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_143/O
                         net (fo=1, routed)           0.000     7.309    signal_generator/sine_generator/sine/signal_val3__0_carry_i_143_n_1
    SLICE_X44Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.526 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_60/O
                         net (fo=1, routed)           0.826     8.351    signal_generator/sine_generator/sine/signal_val3__0_carry_i_60_n_1
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.299     8.650 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     8.650    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X43Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     8.867 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.425    10.292    signal_generator/sine_generator/sine_n_9
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.299    10.591 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.331    10.923    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X28Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.321 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.321    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.655 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[1]
                         net (fo=2, routed)           0.817    12.472    signal_generator/sine_generator/signal_val3__0_carry__0_n_7
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.329    12.801 r  signal_generator/sine_generator/signal_val3__97_carry_i_2/O
                         net (fo=2, routed)           0.859    13.660    signal_generator/sine_generator/signal_val3__97_carry_i_2_n_1
    SLICE_X30Y15         LUT4 (Prop_lut4_I3_O)        0.348    14.008 r  signal_generator/sine_generator/signal_val3__97_carry_i_6/O
                         net (fo=1, routed)           0.000    14.008    signal_generator/sine_generator/signal_val3__97_carry_i_6_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.388 r  signal_generator/sine_generator/signal_val3__97_carry/CO[3]
                         net (fo=1, routed)           0.000    14.388    signal_generator/sine_generator/signal_val3__97_carry_n_1
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.711 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[1]
                         net (fo=7, routed)           1.134    15.845    signal_generator/sine_generator/signal_val3[9]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.306    16.151 r  signal_generator/sine_generator/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    16.151    signal_generator/sine_generator/i__carry__1_i_3_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.791 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.637    17.428    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.306    17.734 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.490    18.224    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.750 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.750    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.864    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.086 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          2.106    21.192    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X39Y18         LUT2 (Prop_lut2_I0_O)        0.299    21.491 r  signal_generator/sine_generator/signal_val1__38_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.491    signal_generator/sine_generator/signal_val1__38_carry__0_i_2_n_1
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.889 r  signal_generator/sine_generator/signal_val1__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.889    signal_generator/sine_generator/signal_val1__38_carry__0_n_1
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.003 r  signal_generator/sine_generator/signal_val1__38_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.003    signal_generator/sine_generator/signal_val1__38_carry__1_n_1
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.225 r  signal_generator/sine_generator/signal_val1__38_carry__2/O[0]
                         net (fo=3, routed)           0.944    23.168    signal_generator/sine_generator/signal_val1__38_carry__2_n_8
    SLICE_X37Y23         LUT3 (Prop_lut3_I2_O)        0.325    23.493 f  signal_generator/sine_generator/signal_val1__104_carry__1_i_10/O
                         net (fo=2, routed)           0.793    24.286    signal_generator/sine_generator/signal_val1__104_carry__1_i_10_n_1
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.354    24.640 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_2/O
                         net (fo=2, routed)           0.612    25.252    signal_generator/sine_generator/signal_val1__104_carry__1_i_2_n_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.332    25.584 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_6/O
                         net (fo=1, routed)           0.000    25.584    signal_generator/sine_generator/signal_val1__104_carry__1_i_6_n_1
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.982 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.982    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.204 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           1.157    27.362    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.299    27.661 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.541    28.202    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X34Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    28.690 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.801    29.491    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.360    29.851 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.839    30.690    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X35Y23         LUT6 (Prop_lut6_I0_O)        0.326    31.016 r  signal_generator/sine_generator/signal_val_reg[4]_i_3/O
                         net (fo=1, routed)           0.433    31.449    signal_generator/sine_generator/signal_val10_in[4]
    SLICE_X35Y23         LUT3 (Prop_lut3_I1_O)        0.150    31.599 r  signal_generator/sine_generator/signal_val_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    31.599    signal_generator/sine_generator/signal_val_reg[4]_i_1_n_1
    SLICE_X35Y23         LDCE                                         r  signal_generator/sine_generator/signal_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.526ns  (logic 10.326ns (32.754%)  route 21.200ns (67.246%))
  Logic Levels:           33  (CARRY4=14 LDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=2 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[4]/G
    SLICE_X15Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[4]/Q
                         net (fo=189, routed)         4.320     4.879    signal_generator/sine_generator/sine/Q[4]
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.003 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_252/O
                         net (fo=2, routed)           1.109     6.112    signal_generator/sine_generator/sine/signal_val3__0_carry_i_252_n_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.236 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_261/O
                         net (fo=1, routed)           0.948     7.185    signal_generator/sine_generator/sine/signal_val3__0_carry_i_261_n_1
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.309 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_143/O
                         net (fo=1, routed)           0.000     7.309    signal_generator/sine_generator/sine/signal_val3__0_carry_i_143_n_1
    SLICE_X44Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.526 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_60/O
                         net (fo=1, routed)           0.826     8.351    signal_generator/sine_generator/sine/signal_val3__0_carry_i_60_n_1
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.299     8.650 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     8.650    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X43Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     8.867 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.425    10.292    signal_generator/sine_generator/sine_n_9
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.299    10.591 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.331    10.923    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X28Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.321 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.321    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.655 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[1]
                         net (fo=2, routed)           0.817    12.472    signal_generator/sine_generator/signal_val3__0_carry__0_n_7
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.329    12.801 r  signal_generator/sine_generator/signal_val3__97_carry_i_2/O
                         net (fo=2, routed)           0.859    13.660    signal_generator/sine_generator/signal_val3__97_carry_i_2_n_1
    SLICE_X30Y15         LUT4 (Prop_lut4_I3_O)        0.348    14.008 r  signal_generator/sine_generator/signal_val3__97_carry_i_6/O
                         net (fo=1, routed)           0.000    14.008    signal_generator/sine_generator/signal_val3__97_carry_i_6_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.388 r  signal_generator/sine_generator/signal_val3__97_carry/CO[3]
                         net (fo=1, routed)           0.000    14.388    signal_generator/sine_generator/signal_val3__97_carry_n_1
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.711 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[1]
                         net (fo=7, routed)           1.134    15.845    signal_generator/sine_generator/signal_val3[9]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.306    16.151 r  signal_generator/sine_generator/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    16.151    signal_generator/sine_generator/i__carry__1_i_3_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.791 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.637    17.428    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.306    17.734 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.490    18.224    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.750 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.750    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.864    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.086 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          2.106    21.192    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X39Y18         LUT2 (Prop_lut2_I0_O)        0.299    21.491 r  signal_generator/sine_generator/signal_val1__38_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.491    signal_generator/sine_generator/signal_val1__38_carry__0_i_2_n_1
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.889 r  signal_generator/sine_generator/signal_val1__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.889    signal_generator/sine_generator/signal_val1__38_carry__0_n_1
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.003 r  signal_generator/sine_generator/signal_val1__38_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.003    signal_generator/sine_generator/signal_val1__38_carry__1_n_1
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.225 r  signal_generator/sine_generator/signal_val1__38_carry__2/O[0]
                         net (fo=3, routed)           0.944    23.168    signal_generator/sine_generator/signal_val1__38_carry__2_n_8
    SLICE_X37Y23         LUT3 (Prop_lut3_I2_O)        0.325    23.493 f  signal_generator/sine_generator/signal_val1__104_carry__1_i_10/O
                         net (fo=2, routed)           0.793    24.286    signal_generator/sine_generator/signal_val1__104_carry__1_i_10_n_1
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.354    24.640 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_2/O
                         net (fo=2, routed)           0.612    25.252    signal_generator/sine_generator/signal_val1__104_carry__1_i_2_n_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.332    25.584 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_6/O
                         net (fo=1, routed)           0.000    25.584    signal_generator/sine_generator/signal_val1__104_carry__1_i_6_n_1
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.982 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.982    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.204 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           1.157    27.362    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.299    27.661 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.541    28.202    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X34Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    28.690 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.801    29.491    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.360    29.851 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.761    30.612    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X34Y24         LUT5 (Prop_lut5_I0_O)        0.326    30.938 r  signal_generator/sine_generator/signal_val_reg[2]_i_1/O
                         net (fo=1, routed)           0.588    31.526    signal_generator/sine_generator/signal_val_reg[2]_i_1_n_1
    SLICE_X34Y24         LDCE                                         r  signal_generator/sine_generator/signal_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.097ns  (logic 10.326ns (33.205%)  route 20.771ns (66.795%))
  Logic Levels:           33  (CARRY4=14 LDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[4]/G
    SLICE_X15Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[4]/Q
                         net (fo=189, routed)         4.320     4.879    signal_generator/sine_generator/sine/Q[4]
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.003 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_252/O
                         net (fo=2, routed)           1.109     6.112    signal_generator/sine_generator/sine/signal_val3__0_carry_i_252_n_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.236 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_261/O
                         net (fo=1, routed)           0.948     7.185    signal_generator/sine_generator/sine/signal_val3__0_carry_i_261_n_1
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.309 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_143/O
                         net (fo=1, routed)           0.000     7.309    signal_generator/sine_generator/sine/signal_val3__0_carry_i_143_n_1
    SLICE_X44Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.526 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_60/O
                         net (fo=1, routed)           0.826     8.351    signal_generator/sine_generator/sine/signal_val3__0_carry_i_60_n_1
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.299     8.650 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     8.650    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X43Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     8.867 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.425    10.292    signal_generator/sine_generator/sine_n_9
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.299    10.591 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.331    10.923    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X28Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.321 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.321    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.655 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[1]
                         net (fo=2, routed)           0.817    12.472    signal_generator/sine_generator/signal_val3__0_carry__0_n_7
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.329    12.801 r  signal_generator/sine_generator/signal_val3__97_carry_i_2/O
                         net (fo=2, routed)           0.859    13.660    signal_generator/sine_generator/signal_val3__97_carry_i_2_n_1
    SLICE_X30Y15         LUT4 (Prop_lut4_I3_O)        0.348    14.008 r  signal_generator/sine_generator/signal_val3__97_carry_i_6/O
                         net (fo=1, routed)           0.000    14.008    signal_generator/sine_generator/signal_val3__97_carry_i_6_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.388 r  signal_generator/sine_generator/signal_val3__97_carry/CO[3]
                         net (fo=1, routed)           0.000    14.388    signal_generator/sine_generator/signal_val3__97_carry_n_1
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.711 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[1]
                         net (fo=7, routed)           1.134    15.845    signal_generator/sine_generator/signal_val3[9]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.306    16.151 r  signal_generator/sine_generator/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    16.151    signal_generator/sine_generator/i__carry__1_i_3_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.791 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.637    17.428    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.306    17.734 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.490    18.224    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.750 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.750    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.864    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.086 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          2.106    21.192    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X39Y18         LUT2 (Prop_lut2_I0_O)        0.299    21.491 r  signal_generator/sine_generator/signal_val1__38_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.491    signal_generator/sine_generator/signal_val1__38_carry__0_i_2_n_1
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.889 r  signal_generator/sine_generator/signal_val1__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.889    signal_generator/sine_generator/signal_val1__38_carry__0_n_1
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.003 r  signal_generator/sine_generator/signal_val1__38_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.003    signal_generator/sine_generator/signal_val1__38_carry__1_n_1
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.225 r  signal_generator/sine_generator/signal_val1__38_carry__2/O[0]
                         net (fo=3, routed)           0.944    23.168    signal_generator/sine_generator/signal_val1__38_carry__2_n_8
    SLICE_X37Y23         LUT3 (Prop_lut3_I2_O)        0.325    23.493 f  signal_generator/sine_generator/signal_val1__104_carry__1_i_10/O
                         net (fo=2, routed)           0.793    24.286    signal_generator/sine_generator/signal_val1__104_carry__1_i_10_n_1
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.354    24.640 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_2/O
                         net (fo=2, routed)           0.612    25.252    signal_generator/sine_generator/signal_val1__104_carry__1_i_2_n_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.332    25.584 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_6/O
                         net (fo=1, routed)           0.000    25.584    signal_generator/sine_generator/signal_val1__104_carry__1_i_6_n_1
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.982 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.982    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.204 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           1.157    27.362    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.299    27.661 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.541    28.202    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X34Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    28.690 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.801    29.491    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.360    29.851 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.921    30.771    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X33Y24         LUT6 (Prop_lut6_I1_O)        0.326    31.097 r  signal_generator/sine_generator/signal_val_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    31.097    signal_generator/sine_generator/signal_val_reg[3]_i_1_n_1
    SLICE_X33Y24         LDCE                                         r  signal_generator/sine_generator/signal_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.964ns  (logic 10.352ns (33.432%)  route 20.612ns (66.568%))
  Logic Levels:           33  (CARRY4=14 LDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=5 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[4]/G
    SLICE_X15Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[4]/Q
                         net (fo=189, routed)         4.320     4.879    signal_generator/sine_generator/sine/Q[4]
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.003 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_252/O
                         net (fo=2, routed)           1.109     6.112    signal_generator/sine_generator/sine/signal_val3__0_carry_i_252_n_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.236 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_261/O
                         net (fo=1, routed)           0.948     7.185    signal_generator/sine_generator/sine/signal_val3__0_carry_i_261_n_1
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.309 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_143/O
                         net (fo=1, routed)           0.000     7.309    signal_generator/sine_generator/sine/signal_val3__0_carry_i_143_n_1
    SLICE_X44Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.526 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_60/O
                         net (fo=1, routed)           0.826     8.351    signal_generator/sine_generator/sine/signal_val3__0_carry_i_60_n_1
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.299     8.650 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     8.650    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X43Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     8.867 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.425    10.292    signal_generator/sine_generator/sine_n_9
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.299    10.591 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.331    10.923    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X28Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.321 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.321    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.655 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[1]
                         net (fo=2, routed)           0.817    12.472    signal_generator/sine_generator/signal_val3__0_carry__0_n_7
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.329    12.801 r  signal_generator/sine_generator/signal_val3__97_carry_i_2/O
                         net (fo=2, routed)           0.859    13.660    signal_generator/sine_generator/signal_val3__97_carry_i_2_n_1
    SLICE_X30Y15         LUT4 (Prop_lut4_I3_O)        0.348    14.008 r  signal_generator/sine_generator/signal_val3__97_carry_i_6/O
                         net (fo=1, routed)           0.000    14.008    signal_generator/sine_generator/signal_val3__97_carry_i_6_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.388 r  signal_generator/sine_generator/signal_val3__97_carry/CO[3]
                         net (fo=1, routed)           0.000    14.388    signal_generator/sine_generator/signal_val3__97_carry_n_1
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.711 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[1]
                         net (fo=7, routed)           1.134    15.845    signal_generator/sine_generator/signal_val3[9]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.306    16.151 r  signal_generator/sine_generator/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    16.151    signal_generator/sine_generator/i__carry__1_i_3_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.791 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.637    17.428    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.306    17.734 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.490    18.224    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.750 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.750    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.864    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.086 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          2.106    21.192    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X39Y18         LUT2 (Prop_lut2_I0_O)        0.299    21.491 r  signal_generator/sine_generator/signal_val1__38_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.491    signal_generator/sine_generator/signal_val1__38_carry__0_i_2_n_1
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.889 r  signal_generator/sine_generator/signal_val1__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.889    signal_generator/sine_generator/signal_val1__38_carry__0_n_1
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.003 r  signal_generator/sine_generator/signal_val1__38_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.003    signal_generator/sine_generator/signal_val1__38_carry__1_n_1
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.225 r  signal_generator/sine_generator/signal_val1__38_carry__2/O[0]
                         net (fo=3, routed)           0.944    23.168    signal_generator/sine_generator/signal_val1__38_carry__2_n_8
    SLICE_X37Y23         LUT3 (Prop_lut3_I2_O)        0.325    23.493 f  signal_generator/sine_generator/signal_val1__104_carry__1_i_10/O
                         net (fo=2, routed)           0.793    24.286    signal_generator/sine_generator/signal_val1__104_carry__1_i_10_n_1
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.354    24.640 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_2/O
                         net (fo=2, routed)           0.612    25.252    signal_generator/sine_generator/signal_val1__104_carry__1_i_2_n_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.332    25.584 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_6/O
                         net (fo=1, routed)           0.000    25.584    signal_generator/sine_generator/signal_val1__104_carry__1_i_6_n_1
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.982 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.982    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.204 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           1.157    27.362    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.299    27.661 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.541    28.202    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X34Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    28.690 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.801    29.491    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X35Y24         LUT4 (Prop_lut4_I0_O)        0.360    29.851 r  signal_generator/sine_generator/signal_val_reg[8]_i_3/O
                         net (fo=11, routed)          0.761    30.612    signal_generator/sine_generator/signal_val_reg[8]_i_3_n_1
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.352    30.964 r  signal_generator/sine_generator/signal_val_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    30.964    signal_generator/sine_generator/signal_val_reg[1]_i_1_n_1
    SLICE_X34Y24         LDCE                                         r  signal_generator/sine_generator/signal_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_in_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/signal_val_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.823ns  (logic 9.972ns (33.437%)  route 19.851ns (66.563%))
  Logic Levels:           32  (CARRY4=14 LDCE=1 LUT1=1 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_in_reg[4]/G
    SLICE_X15Y22         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  signal_generator/sine_generator/sine_in_reg[4]/Q
                         net (fo=189, routed)         4.320     4.879    signal_generator/sine_generator/sine/Q[4]
    SLICE_X44Y19         LUT6 (Prop_lut6_I0_O)        0.124     5.003 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_252/O
                         net (fo=2, routed)           1.109     6.112    signal_generator/sine_generator/sine/signal_val3__0_carry_i_252_n_1
    SLICE_X44Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.236 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_261/O
                         net (fo=1, routed)           0.948     7.185    signal_generator/sine_generator/sine/signal_val3__0_carry_i_261_n_1
    SLICE_X44Y14         LUT6 (Prop_lut6_I3_O)        0.124     7.309 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_143/O
                         net (fo=1, routed)           0.000     7.309    signal_generator/sine_generator/sine/signal_val3__0_carry_i_143_n_1
    SLICE_X44Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     7.526 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_60/O
                         net (fo=1, routed)           0.826     8.351    signal_generator/sine_generator/sine/signal_val3__0_carry_i_60_n_1
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.299     8.650 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_24/O
                         net (fo=1, routed)           0.000     8.650    signal_generator/sine_generator/sine/signal_val3__0_carry_i_24_n_1
    SLICE_X43Y15         MUXF7 (Prop_muxf7_I1_O)      0.217     8.867 r  signal_generator/sine_generator/sine/signal_val3__0_carry_i_11/O
                         net (fo=12, routed)          1.425    10.292    signal_generator/sine_generator/sine_n_9
    SLICE_X29Y13         LUT4 (Prop_lut4_I3_O)        0.299    10.591 r  signal_generator/sine_generator/signal_val3__0_carry_i_2/O
                         net (fo=1, routed)           0.331    10.923    signal_generator/sine_generator/signal_val3__0_carry_i_2_n_1
    SLICE_X28Y14         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.321 r  signal_generator/sine_generator/signal_val3__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.321    signal_generator/sine_generator/signal_val3__0_carry_n_1
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.655 r  signal_generator/sine_generator/signal_val3__0_carry__0/O[1]
                         net (fo=2, routed)           0.817    12.472    signal_generator/sine_generator/signal_val3__0_carry__0_n_7
    SLICE_X30Y15         LUT2 (Prop_lut2_I1_O)        0.329    12.801 r  signal_generator/sine_generator/signal_val3__97_carry_i_2/O
                         net (fo=2, routed)           0.859    13.660    signal_generator/sine_generator/signal_val3__97_carry_i_2_n_1
    SLICE_X30Y15         LUT4 (Prop_lut4_I3_O)        0.348    14.008 r  signal_generator/sine_generator/signal_val3__97_carry_i_6/O
                         net (fo=1, routed)           0.000    14.008    signal_generator/sine_generator/signal_val3__97_carry_i_6_n_1
    SLICE_X30Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.388 r  signal_generator/sine_generator/signal_val3__97_carry/CO[3]
                         net (fo=1, routed)           0.000    14.388    signal_generator/sine_generator/signal_val3__97_carry_n_1
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.711 f  signal_generator/sine_generator/signal_val3__97_carry__0/O[1]
                         net (fo=7, routed)           1.134    15.845    signal_generator/sine_generator/signal_val3[9]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.306    16.151 r  signal_generator/sine_generator/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000    16.151    signal_generator/sine_generator/i__carry__1_i_3_n_1
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.791 r  signal_generator/sine_generator/signal_val2_inferred__0/i__carry__1/O[3]
                         net (fo=5, routed)           0.637    17.428    signal_generator/sine_generator/aD2M4dsP[11]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.306    17.734 r  signal_generator/sine_generator/signal_val1_carry__0_i_4/O
                         net (fo=2, routed)           0.490    18.224    signal_generator/sine_generator/signal_val1_carry__0_i_4_n_1
    SLICE_X33Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    18.750 r  signal_generator/sine_generator/signal_val1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.750    signal_generator/sine_generator/signal_val1_carry__0_n_1
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.864 r  signal_generator/sine_generator/signal_val1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.864    signal_generator/sine_generator/signal_val1_carry__1_n_1
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.086 r  signal_generator/sine_generator/signal_val1_carry__2/O[0]
                         net (fo=17, routed)          2.106    21.192    signal_generator/sine_generator/signal_val1_carry__2_n_8
    SLICE_X39Y18         LUT2 (Prop_lut2_I0_O)        0.299    21.491 r  signal_generator/sine_generator/signal_val1__38_carry__0_i_2/O
                         net (fo=1, routed)           0.000    21.491    signal_generator/sine_generator/signal_val1__38_carry__0_i_2_n_1
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.889 r  signal_generator/sine_generator/signal_val1__38_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.889    signal_generator/sine_generator/signal_val1__38_carry__0_n_1
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.003 r  signal_generator/sine_generator/signal_val1__38_carry__1/CO[3]
                         net (fo=1, routed)           0.000    22.003    signal_generator/sine_generator/signal_val1__38_carry__1_n_1
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.225 r  signal_generator/sine_generator/signal_val1__38_carry__2/O[0]
                         net (fo=3, routed)           0.944    23.168    signal_generator/sine_generator/signal_val1__38_carry__2_n_8
    SLICE_X37Y23         LUT3 (Prop_lut3_I2_O)        0.325    23.493 f  signal_generator/sine_generator/signal_val1__104_carry__1_i_10/O
                         net (fo=2, routed)           0.793    24.286    signal_generator/sine_generator/signal_val1__104_carry__1_i_10_n_1
    SLICE_X40Y23         LUT5 (Prop_lut5_I0_O)        0.354    24.640 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_2/O
                         net (fo=2, routed)           0.612    25.252    signal_generator/sine_generator/signal_val1__104_carry__1_i_2_n_1
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.332    25.584 r  signal_generator/sine_generator/signal_val1__104_carry__1_i_6/O
                         net (fo=1, routed)           0.000    25.584    signal_generator/sine_generator/signal_val1__104_carry__1_i_6_n_1
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    25.982 r  signal_generator/sine_generator/signal_val1__104_carry__1/CO[3]
                         net (fo=1, routed)           0.000    25.982    signal_generator/sine_generator/signal_val1__104_carry__1_n_1
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.204 r  signal_generator/sine_generator/signal_val1__104_carry__2/O[0]
                         net (fo=3, routed)           1.157    27.362    signal_generator/sine_generator/signal_val1__104_carry__2_n_8
    SLICE_X33Y24         LUT4 (Prop_lut4_I0_O)        0.299    27.661 r  signal_generator/sine_generator/signal_val1__148_carry__3_i_2/O
                         net (fo=1, routed)           0.541    28.202    signal_generator/sine_generator/signal_val1__148_carry__3_i_2_n_1
    SLICE_X34Y23         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    28.690 r  signal_generator/sine_generator/signal_val1__148_carry__3/CO[1]
                         net (fo=2, routed)           0.801    29.491    signal_generator/sine_generator/signal_val1__148_carry__3_n_3
    SLICE_X35Y24         LUT5 (Prop_lut5_I3_O)        0.332    29.823 r  signal_generator/sine_generator/signal_val_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    29.823    signal_generator/sine_generator/signal_val_reg[0]_i_1_n_1
    SLICE_X35Y24         LDCE                                         r  signal_generator/sine_generator/signal_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/freq_in_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_addr_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.626ns  (logic 5.550ns (57.659%)  route 4.076ns (42.341%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         LDCE                         0.000     0.000 r  signal_generator/sine_generator/freq_in_reg[4]/G
    SLICE_X30Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  signal_generator/sine_generator/freq_in_reg[4]/Q
                         net (fo=29, routed)          2.551     3.176    signal_generator/sine_generator/freq_in[4]
    SLICE_X12Y23         LUT6 (Prop_lut6_I4_O)        0.124     3.300 r  signal_generator/sine_generator/g0_b12/O
                         net (fo=1, routed)           0.416     3.716    signal_generator/sine_generator/g0_b12_n_1
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[17])
                                                      3.841     7.557 r  signal_generator/sine_generator/sine_addr2/P[17]
                         net (fo=2, routed)           1.109     8.666    signal_generator/sine_generator/sine_addr2_n_89
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.790 r  signal_generator/sine_generator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.790    signal_generator/sine_generator/i__carry_i_4_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.303 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.303    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry_n_1
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.626 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     9.626    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry__0_n_7
    SLICE_X14Y21         LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[6]/G
    SLICE_X15Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[6]/Q
                         net (fo=1, routed)           0.110     0.268    signal_generator/sine_generator/sine_addr[6]
    SLICE_X15Y21         LDCE                                         r  signal_generator/sine_generator/sine_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/signal_val_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_signal_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         LDCE                         0.000     0.000 r  signal_generator/sine_generator/signal_val_reg[4]/G
    SLICE_X35Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/signal_val_reg[4]/Q
                         net (fo=1, routed)           0.116     0.274    signal_generator/sine_generator/signal_val[4]
    SLICE_X35Y23         LDCE                                         r  signal_generator/sine_generator/sine_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.178ns (63.570%)  route 0.102ns (36.430%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[4]/G
    SLICE_X12Y22         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_addr_reg[4]/Q
                         net (fo=1, routed)           0.102     0.280    signal_generator/sine_generator/sine_addr[4]
    SLICE_X15Y22         LDCE                                         r  signal_generator/sine_generator/sine_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.178ns (63.570%)  route 0.102ns (36.430%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[5]/G
    SLICE_X12Y22         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_addr_reg[5]/Q
                         net (fo=1, routed)           0.102     0.280    signal_generator/sine_generator/sine_addr[5]
    SLICE_X15Y22         LDCE                                         r  signal_generator/sine_generator/sine_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.178ns (61.805%)  route 0.110ns (38.195%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y24         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[0]/G
    SLICE_X14Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_addr_reg[0]/Q
                         net (fo=1, routed)           0.110     0.288    signal_generator/sine_generator/sine_addr[0]
    SLICE_X14Y24         LDCE                                         r  signal_generator/sine_generator/sine_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/signal_val_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_signal_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.806%)  route 0.141ns (47.194%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         LDCE                         0.000     0.000 r  signal_generator/sine_generator/signal_val_reg[7]/G
    SLICE_X36Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/signal_val_reg[7]/Q
                         net (fo=1, routed)           0.141     0.299    signal_generator/sine_generator/signal_val[7]
    SLICE_X36Y25         LDCE                                         r  signal_generator/sine_generator/sine_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/signal_val_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_signal_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.158ns (51.497%)  route 0.149ns (48.503%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         LDCE                         0.000     0.000 r  signal_generator/sine_generator/signal_val_reg[5]/G
    SLICE_X36Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/signal_val_reg[5]/Q
                         net (fo=1, routed)           0.149     0.307    signal_generator/sine_generator/signal_val[5]
    SLICE_X36Y25         LDCE                                         r  signal_generator/sine_generator/sine_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/signal_val_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_signal_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.158ns (49.047%)  route 0.164ns (50.953%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         LDCE                         0.000     0.000 r  signal_generator/sine_generator/signal_val_reg[0]/G
    SLICE_X35Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/signal_val_reg[0]/Q
                         net (fo=1, routed)           0.164     0.322    signal_generator/sine_generator/signal_val[0]
    SLICE_X33Y24         LDCE                                         r  signal_generator/sine_generator/sine_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/signal_val_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_signal_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.158ns (48.783%)  route 0.166ns (51.217%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         LDCE                         0.000     0.000 r  signal_generator/sine_generator/signal_val_reg[8]/G
    SLICE_X33Y23         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/signal_val_reg[8]/Q
                         net (fo=1, routed)           0.166     0.324    signal_generator/sine_generator/signal_val[8]
    SLICE_X33Y24         LDCE                                         r  signal_generator/sine_generator/sine_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_addr_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/sine_generator/sine_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.158ns (48.131%)  route 0.170ns (51.869%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_addr_reg[3]/G
    SLICE_X15Y21         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_addr_reg[3]/Q
                         net (fo=1, routed)           0.170     0.328    signal_generator/sine_generator/sine_addr[3]
    SLICE_X15Y21         LDCE                                         r  signal_generator/sine_generator/sine_in_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AUD_PWM_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUD_PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 4.097ns (53.714%)  route 3.531ns (46.286%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.565     5.117    CLK_IBUF_BUFG
    SLICE_X30Y39         FDRE                                         r  AUD_PWM_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.518     5.635 f  AUD_PWM_OBUFT_inst_i_1/Q
                         net (fo=1, routed)           3.531     9.166    AUD_PWM_TRI
    A11                  OBUFT (TriStatE_obuft_T_O)
                                                      3.579    12.745 r  AUD_PWM_OBUFT_inst/O
                         net (fo=0)                   0.000    12.745    AUD_PWM
    A11                                                               r  AUD_PWM (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.166ns  (logic 5.134ns (71.640%)  route 2.032ns (28.360%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.551     5.103    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  signal_generator/counter/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  signal_generator/counter/cnt_reg[0]/Q
                         net (fo=3, routed)           0.924     6.545    signal_generator/sine_generator/B[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[0]_P[17])
                                                      3.656    10.201 r  signal_generator/sine_generator/sine_addr2/P[17]
                         net (fo=2, routed)           1.109    11.309    signal_generator/sine_generator/sine_addr2_n_89
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.433 r  signal_generator/sine_generator/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.433    signal_generator/sine_generator/i__carry_i_4_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.946 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.946    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry_n_1
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.269 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000    12.269    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry__0_n_7
    SLICE_X14Y21         LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.062ns  (logic 5.030ns (71.222%)  route 2.032ns (28.778%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.551     5.103    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  signal_generator/counter/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  signal_generator/counter/cnt_reg[0]/Q
                         net (fo=3, routed)           0.924     6.545    signal_generator/sine_generator/B[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[0]_P[17])
                                                      3.656    10.201 r  signal_generator/sine_generator/sine_addr2/P[17]
                         net (fo=2, routed)           1.109    11.309    signal_generator/sine_generator/sine_addr2_n_89
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.433 r  signal_generator/sine_generator/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.433    signal_generator/sine_generator/i__carry_i_4_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.946 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.946    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry_n_1
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.165 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.000    12.165    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry__0_n_8
    SLICE_X14Y21         LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.938ns  (logic 4.906ns (70.708%)  route 2.032ns (29.292%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.551     5.103    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  signal_generator/counter/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  signal_generator/counter/cnt_reg[0]/Q
                         net (fo=3, routed)           0.924     6.545    signal_generator/sine_generator/B[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[0]_P[17])
                                                      3.656    10.201 r  signal_generator/sine_generator/sine_addr2/P[17]
                         net (fo=2, routed)           1.109    11.309    signal_generator/sine_generator/sine_addr2_n_89
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.433 r  signal_generator/sine_generator/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.433    signal_generator/sine_generator/i__carry_i_4_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.041 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000    12.041    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry_n_5
    SLICE_X14Y20         LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 4.842ns (70.435%)  route 2.032ns (29.565%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.551     5.103    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  signal_generator/counter/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  signal_generator/counter/cnt_reg[0]/Q
                         net (fo=3, routed)           0.924     6.545    signal_generator/sine_generator/B[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[0]_P[17])
                                                      3.656    10.201 r  signal_generator/sine_generator/sine_addr2/P[17]
                         net (fo=2, routed)           1.109    11.309    signal_generator/sine_generator/sine_addr2_n_89
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.433 r  signal_generator/sine_generator/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.433    signal_generator/sine_generator/i__carry_i_4_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    11.977 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.000    11.977    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry_n_6
    SLICE_X14Y20         LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 4.725ns (69.923%)  route 2.032ns (30.077%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.551     5.103    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  signal_generator/counter/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  signal_generator/counter/cnt_reg[0]/Q
                         net (fo=3, routed)           0.924     6.545    signal_generator/sine_generator/B[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[0]_P[17])
                                                      3.656    10.201 r  signal_generator/sine_generator/sine_addr2/P[17]
                         net (fo=2, routed)           1.109    11.309    signal_generator/sine_generator/sine_addr2_n_89
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.433 r  signal_generator/sine_generator/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.433    signal_generator/sine_generator/i__carry_i_4_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.860 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.000    11.860    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry_n_7
    SLICE_X14Y20         LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.582ns  (logic 4.550ns (69.124%)  route 2.032ns (30.876%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.551     5.103    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  signal_generator/counter/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  signal_generator/counter/cnt_reg[0]/Q
                         net (fo=3, routed)           0.924     6.545    signal_generator/sine_generator/B[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[0]_P[17])
                                                      3.656    10.201 r  signal_generator/sine_generator/sine_addr2/P[17]
                         net (fo=2, routed)           1.109    11.309    signal_generator/sine_generator/sine_addr2_n_89
    SLICE_X14Y20         LUT2 (Prop_lut2_I0_O)        0.124    11.433 r  signal_generator/sine_generator/i__carry_i_4/O
                         net (fo=1, routed)           0.000    11.433    signal_generator/sine_generator/i__carry_i_4_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.685 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry/O[0]
                         net (fo=1, routed)           0.000    11.685    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry_n_8
    SLICE_X14Y20         LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.194ns  (logic 4.174ns (67.390%)  route 2.020ns (32.610%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.551     5.103    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  signal_generator/counter/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  signal_generator/counter/cnt_reg[0]/Q
                         net (fo=3, routed)           0.924     6.545    signal_generator/sine_generator/B[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[0]_P[12])
                                                      3.656    10.201 r  signal_generator/sine_generator/sine_addr2/P[12]
                         net (fo=1, routed)           1.096    11.297    signal_generator/sine_generator/sine_addr2_n_94
    SLICE_X28Y23         LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.068ns  (logic 4.174ns (68.792%)  route 1.894ns (31.208%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.551     5.103    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  signal_generator/counter/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  signal_generator/counter/cnt_reg[0]/Q
                         net (fo=3, routed)           0.924     6.545    signal_generator/sine_generator/B[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[0]_P[11])
                                                      3.656    10.201 r  signal_generator/sine_generator/sine_addr2/P[11]
                         net (fo=1, routed)           0.970    11.170    signal_generator/sine_generator/sine_addr2_n_95
    SLICE_X14Y24         LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.977ns  (logic 4.174ns (69.832%)  route 1.803ns (30.168%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.551     5.103    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  signal_generator/counter/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.518     5.621 r  signal_generator/counter/cnt_reg[0]/Q
                         net (fo=3, routed)           0.924     6.545    signal_generator/sine_generator/B[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[0]_P[13])
                                                      3.656    10.201 r  signal_generator/sine_generator/sine_addr2/P[13]
                         net (fo=1, routed)           0.879    11.080    signal_generator/sine_generator/sine_addr2_n_93
    SLICE_X15Y21         LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/active_freq_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (48.017%)  route 0.153ns (51.983%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.551     1.464    signal_generator/CLK_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  signal_generator/active_freq_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  signal_generator/active_freq_reg[4]/Q
                         net (fo=6, routed)           0.153     1.758    signal_generator/sine_generator/sine_addr2_1
    SLICE_X30Y25         LDCE                                         r  signal_generator/sine_generator/freq_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.141ns (38.698%)  route 0.223ns (61.302%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.552     1.465    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  signal_generator/active_freq_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  signal_generator/active_freq_reg[5]/Q
                         net (fo=5, routed)           0.223     1.830    signal_generator/sine_generator/sine_addr2_0
    SLICE_X30Y25         LDCE                                         r  signal_generator/sine_generator/freq_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.128ns (18.910%)  route 0.549ns (81.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.552     1.465    signal_generator/CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  signal_generator/active_freq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  signal_generator/active_freq_reg[3]/Q
                         net (fo=9, routed)           0.549     2.142    signal_generator/sine_generator/sine_addr2_2
    SLICE_X28Y24         LDCE                                         r  signal_generator/sine_generator/freq_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.141ns (17.149%)  route 0.681ns (82.851%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.552     1.465    signal_generator/CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  signal_generator/active_freq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  signal_generator/active_freq_reg[0]/Q
                         net (fo=15, routed)          0.681     2.288    signal_generator/sine_generator/sine_addr2_5
    SLICE_X12Y20         LDCE                                         r  signal_generator/sine_generator/freq_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.876ns  (logic 0.424ns (48.385%)  route 0.452ns (51.615%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.555     1.468    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  signal_generator/counter/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  signal_generator/counter/cnt_reg[17]/Q
                         net (fo=10, routed)          0.349     1.958    signal_generator/counter/cnt_reg[20]_0[0]
    SLICE_X12Y20         LUT6 (Prop_lut6_I4_O)        0.045     2.003 r  signal_generator/counter/sine_addr2__0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.003    signal_generator/sine_generator/S[1]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.068 r  signal_generator/sine_generator/sine_addr2__0_carry/O[2]
                         net (fo=1, routed)           0.104     2.172    signal_generator/sine_generator/sine_addr2__0[2]
    SLICE_X14Y20         LUT2 (Prop_lut2_I1_O)        0.108     2.280 r  signal_generator/sine_generator/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.280    signal_generator/sine_generator/i__carry_i_2_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.345 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.000     2.345    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry_n_6
    SLICE_X14Y20         LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.880ns  (logic 0.164ns (18.629%)  route 0.716ns (81.371%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.552     1.465    signal_generator/CLK_IBUF_BUFG
    SLICE_X34Y26         FDRE                                         r  signal_generator/active_freq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  signal_generator/active_freq_reg[1]/Q
                         net (fo=14, routed)          0.716     2.346    signal_generator/sine_generator/sine_addr2_4
    SLICE_X12Y20         LDCE                                         r  signal_generator/sine_generator/freq_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.912ns  (logic 0.460ns (50.421%)  route 0.452ns (49.579%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.555     1.468    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  signal_generator/counter/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  signal_generator/counter/cnt_reg[17]/Q
                         net (fo=10, routed)          0.349     1.958    signal_generator/counter/cnt_reg[20]_0[0]
    SLICE_X12Y20         LUT6 (Prop_lut6_I4_O)        0.045     2.003 r  signal_generator/counter/sine_addr2__0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.003    signal_generator/sine_generator/S[1]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.068 r  signal_generator/sine_generator/sine_addr2__0_carry/O[2]
                         net (fo=1, routed)           0.104     2.172    signal_generator/sine_generator/sine_addr2__0[2]
    SLICE_X14Y20         LUT2 (Prop_lut2_I1_O)        0.108     2.280 r  signal_generator/sine_generator/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.280    signal_generator/sine_generator/i__carry_i_2_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.381 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     2.381    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry_n_5
    SLICE_X14Y20         LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/active_freq_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/freq_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.927ns  (logic 0.141ns (15.204%)  route 0.786ns (84.796%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.552     1.465    signal_generator/CLK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  signal_generator/active_freq_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  signal_generator/active_freq_reg[2]/Q
                         net (fo=11, routed)          0.786     2.393    signal_generator/sine_generator/sine_addr2_3
    SLICE_X15Y22         LDCE                                         r  signal_generator/sine_generator/freq_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.523ns (53.624%)  route 0.452ns (46.376%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.555     1.468    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  signal_generator/counter/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  signal_generator/counter/cnt_reg[17]/Q
                         net (fo=10, routed)          0.349     1.958    signal_generator/counter/cnt_reg[20]_0[0]
    SLICE_X12Y20         LUT6 (Prop_lut6_I4_O)        0.045     2.003 r  signal_generator/counter/sine_addr2__0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.003    signal_generator/sine_generator/S[1]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.068 r  signal_generator/sine_generator/sine_addr2__0_carry/O[2]
                         net (fo=1, routed)           0.104     2.172    signal_generator/sine_generator/sine_addr2__0[2]
    SLICE_X14Y20         LUT2 (Prop_lut2_I1_O)        0.108     2.280 r  signal_generator/sine_generator/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.280    signal_generator/sine_generator/i__carry_i_2_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.391 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.391    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry_n_1
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.444 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.000     2.444    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry__0_n_8
    SLICE_X14Y21         LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 signal_generator/counter/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generator/sine_generator/sine_addr_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.011ns  (logic 0.559ns (55.275%)  route 0.452ns (44.725%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.555     1.468    signal_generator/counter/CLK_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  signal_generator/counter/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  signal_generator/counter/cnt_reg[17]/Q
                         net (fo=10, routed)          0.349     1.958    signal_generator/counter/cnt_reg[20]_0[0]
    SLICE_X12Y20         LUT6 (Prop_lut6_I4_O)        0.045     2.003 r  signal_generator/counter/sine_addr2__0_carry_i_5/O
                         net (fo=1, routed)           0.000     2.003    signal_generator/sine_generator/S[1]
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.068 r  signal_generator/sine_generator/sine_addr2__0_carry/O[2]
                         net (fo=1, routed)           0.104     2.172    signal_generator/sine_generator/sine_addr2__0[2]
    SLICE_X14Y20         LUT2 (Prop_lut2_I1_O)        0.108     2.280 r  signal_generator/sine_generator/i__carry_i_2/O
                         net (fo=1, routed)           0.000     2.280    signal_generator/sine_generator/i__carry_i_2_n_1
    SLICE_X14Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     2.391 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.391    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry_n_1
    SLICE_X14Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.480 r  signal_generator/sine_generator/sine_addr2_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     2.480    signal_generator/sine_generator/sine_addr2_inferred__0/i__carry__0_n_7
    SLICE_X14Y21         LDCE                                         r  signal_generator/sine_generator/sine_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           146 Endpoints
Min Delay           146 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            signal_generator/count_freqs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.381ns  (logic 2.383ns (22.958%)  route 7.998ns (77.042%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.008     5.476    signal_generator/SW_IBUF[12]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.600 r  signal_generator/count_freqs[5]_i_10/O
                         net (fo=1, routed)           0.000     5.600    signal_generator/count_freqs[5]_i_10_n_1
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     5.817 r  signal_generator/count_freqs_reg[5]_i_6/O
                         net (fo=1, routed)           1.361     7.177    signal_generator/count_freqs_reg[5]_i_6_n_1
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.299     7.476 r  signal_generator/count_freqs[5]_i_4/O
                         net (fo=3, routed)           1.015     8.491    signal_generator/prescaler/count_freqs_reg[0]_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.615 r  signal_generator/prescaler/count_freqs[5]_i_2/O
                         net (fo=7, routed)           0.968     9.583    signal_generator/prescaler/count_freqs0
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.152     9.735 r  signal_generator/prescaler/count_freqs[5]_i_1/O
                         net (fo=1, routed)           0.646    10.381    signal_generator/prescaler_n_5
    SLICE_X34Y27         FDRE                                         r  signal_generator/count_freqs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.433     4.805    signal_generator/CLK_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  signal_generator/count_freqs_reg[5]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            signal_generator/count_freqs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.287ns  (logic 2.355ns (22.897%)  route 7.932ns (77.103%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.008     5.476    signal_generator/SW_IBUF[12]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.600 r  signal_generator/count_freqs[5]_i_10/O
                         net (fo=1, routed)           0.000     5.600    signal_generator/count_freqs[5]_i_10_n_1
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     5.817 r  signal_generator/count_freqs_reg[5]_i_6/O
                         net (fo=1, routed)           1.361     7.177    signal_generator/count_freqs_reg[5]_i_6_n_1
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.299     7.476 r  signal_generator/count_freqs[5]_i_4/O
                         net (fo=3, routed)           1.015     8.491    signal_generator/prescaler/count_freqs_reg[0]_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.615 r  signal_generator/prescaler/count_freqs[5]_i_2/O
                         net (fo=7, routed)           0.968     9.583    signal_generator/prescaler/count_freqs0
    SLICE_X33Y28         LUT4 (Prop_lut4_I2_O)        0.124     9.707 r  signal_generator/prescaler/count_freqs[1]_i_1/O
                         net (fo=1, routed)           0.580    10.287    signal_generator/prescaler_n_11
    SLICE_X31Y27         FDRE                                         r  signal_generator/count_freqs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.434     4.806    signal_generator/CLK_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  signal_generator/count_freqs_reg[1]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            signal_generator/count_freqs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.592ns  (logic 2.231ns (23.263%)  route 7.360ns (76.737%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.008     5.476    signal_generator/SW_IBUF[12]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.600 r  signal_generator/count_freqs[5]_i_10/O
                         net (fo=1, routed)           0.000     5.600    signal_generator/count_freqs[5]_i_10_n_1
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     5.817 r  signal_generator/count_freqs_reg[5]_i_6/O
                         net (fo=1, routed)           1.361     7.177    signal_generator/count_freqs_reg[5]_i_6_n_1
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.299     7.476 r  signal_generator/count_freqs[5]_i_4/O
                         net (fo=3, routed)           1.015     8.491    signal_generator/prescaler/count_freqs_reg[0]_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.615 r  signal_generator/prescaler/count_freqs[5]_i_2/O
                         net (fo=7, routed)           0.977     9.592    signal_generator/count_freqs0
    SLICE_X35Y27         FDRE                                         r  signal_generator/count_freqs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.433     4.805    signal_generator/CLK_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  signal_generator/count_freqs_reg[0]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            signal_generator/count_freqs_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.403ns  (logic 2.231ns (23.732%)  route 7.171ns (76.268%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.008     5.476    signal_generator/SW_IBUF[12]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.600 r  signal_generator/count_freqs[5]_i_10/O
                         net (fo=1, routed)           0.000     5.600    signal_generator/count_freqs[5]_i_10_n_1
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     5.817 r  signal_generator/count_freqs_reg[5]_i_6/O
                         net (fo=1, routed)           1.361     7.177    signal_generator/count_freqs_reg[5]_i_6_n_1
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.299     7.476 r  signal_generator/count_freqs[5]_i_4/O
                         net (fo=3, routed)           1.015     8.491    signal_generator/prescaler/count_freqs_reg[0]_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.615 r  signal_generator/prescaler/count_freqs[5]_i_2/O
                         net (fo=7, routed)           0.787     9.403    signal_generator/count_freqs0
    SLICE_X34Y27         FDRE                                         r  signal_generator/count_freqs_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.433     4.805    signal_generator/CLK_IBUF_BUFG
    SLICE_X34Y27         FDRE                                         r  signal_generator/count_freqs_reg[5]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            signal_generator/count_freqs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.263ns  (logic 2.231ns (24.090%)  route 7.031ns (75.910%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.008     5.476    signal_generator/SW_IBUF[12]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.600 r  signal_generator/count_freqs[5]_i_10/O
                         net (fo=1, routed)           0.000     5.600    signal_generator/count_freqs[5]_i_10_n_1
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     5.817 r  signal_generator/count_freqs_reg[5]_i_6/O
                         net (fo=1, routed)           1.361     7.177    signal_generator/count_freqs_reg[5]_i_6_n_1
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.299     7.476 r  signal_generator/count_freqs[5]_i_4/O
                         net (fo=3, routed)           1.015     8.491    signal_generator/prescaler/count_freqs_reg[0]_0
    SLICE_X33Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.615 r  signal_generator/prescaler/count_freqs[5]_i_2/O
                         net (fo=7, routed)           0.648     9.263    signal_generator/count_freqs0
    SLICE_X34Y28         FDRE                                         r  signal_generator/count_freqs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.435     4.807    signal_generator/CLK_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  signal_generator/count_freqs_reg[4]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            signal_generator/combined_signal_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.101ns  (logic 2.231ns (24.517%)  route 6.870ns (75.483%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.008     5.476    signal_generator/SW_IBUF[12]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.600 r  signal_generator/count_freqs[5]_i_10/O
                         net (fo=1, routed)           0.000     5.600    signal_generator/count_freqs[5]_i_10_n_1
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     5.817 r  signal_generator/count_freqs_reg[5]_i_6/O
                         net (fo=1, routed)           1.361     7.177    signal_generator/count_freqs_reg[5]_i_6_n_1
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.299     7.476 r  signal_generator/count_freqs[5]_i_4/O
                         net (fo=3, routed)           0.613     8.089    signal_generator/count_freqs[5]_i_4_n_1
    SLICE_X33Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.213 r  signal_generator/combined_signal[14]_i_1/O
                         net (fo=16, routed)          0.888     9.101    signal_generator/combined_signal[14]_i_1_n_1
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.433     4.805    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[4]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            signal_generator/combined_signal_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.101ns  (logic 2.231ns (24.517%)  route 6.870ns (75.483%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.008     5.476    signal_generator/SW_IBUF[12]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.600 r  signal_generator/count_freqs[5]_i_10/O
                         net (fo=1, routed)           0.000     5.600    signal_generator/count_freqs[5]_i_10_n_1
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     5.817 r  signal_generator/count_freqs_reg[5]_i_6/O
                         net (fo=1, routed)           1.361     7.177    signal_generator/count_freqs_reg[5]_i_6_n_1
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.299     7.476 r  signal_generator/count_freqs[5]_i_4/O
                         net (fo=3, routed)           0.613     8.089    signal_generator/count_freqs[5]_i_4_n_1
    SLICE_X33Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.213 r  signal_generator/combined_signal[14]_i_1/O
                         net (fo=16, routed)          0.888     9.101    signal_generator/combined_signal[14]_i_1_n_1
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.433     4.805    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[5]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            signal_generator/combined_signal_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.101ns  (logic 2.231ns (24.517%)  route 6.870ns (75.483%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.008     5.476    signal_generator/SW_IBUF[12]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.600 r  signal_generator/count_freqs[5]_i_10/O
                         net (fo=1, routed)           0.000     5.600    signal_generator/count_freqs[5]_i_10_n_1
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     5.817 r  signal_generator/count_freqs_reg[5]_i_6/O
                         net (fo=1, routed)           1.361     7.177    signal_generator/count_freqs_reg[5]_i_6_n_1
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.299     7.476 r  signal_generator/count_freqs[5]_i_4/O
                         net (fo=3, routed)           0.613     8.089    signal_generator/count_freqs[5]_i_4_n_1
    SLICE_X33Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.213 r  signal_generator/combined_signal[14]_i_1/O
                         net (fo=16, routed)          0.888     9.101    signal_generator/combined_signal[14]_i_1_n_1
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.433     4.805    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[6]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            signal_generator/combined_signal_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.101ns  (logic 2.231ns (24.517%)  route 6.870ns (75.483%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.008     5.476    signal_generator/SW_IBUF[12]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.600 r  signal_generator/count_freqs[5]_i_10/O
                         net (fo=1, routed)           0.000     5.600    signal_generator/count_freqs[5]_i_10_n_1
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     5.817 r  signal_generator/count_freqs_reg[5]_i_6/O
                         net (fo=1, routed)           1.361     7.177    signal_generator/count_freqs_reg[5]_i_6_n_1
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.299     7.476 r  signal_generator/count_freqs[5]_i_4/O
                         net (fo=3, routed)           0.613     8.089    signal_generator/count_freqs[5]_i_4_n_1
    SLICE_X33Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.213 r  signal_generator/combined_signal[14]_i_1/O
                         net (fo=16, routed)          0.888     9.101    signal_generator/combined_signal[14]_i_1_n_1
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.433     4.805    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[7]/C

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            signal_generator/combined_signal_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.097ns  (logic 2.231ns (24.529%)  route 6.866ns (75.471%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           4.008     5.476    signal_generator/SW_IBUF[12]
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.124     5.600 r  signal_generator/count_freqs[5]_i_10/O
                         net (fo=1, routed)           0.000     5.600    signal_generator/count_freqs[5]_i_10_n_1
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.217     5.817 r  signal_generator/count_freqs_reg[5]_i_6/O
                         net (fo=1, routed)           1.361     7.177    signal_generator/count_freqs_reg[5]_i_6_n_1
    SLICE_X30Y25         LUT6 (Prop_lut6_I5_O)        0.299     7.476 r  signal_generator/count_freqs[5]_i_4/O
                         net (fo=3, routed)           0.613     8.089    signal_generator/count_freqs[5]_i_4_n_1
    SLICE_X33Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.213 r  signal_generator/combined_signal[14]_i_1/O
                         net (fo=16, routed)          0.884     9.097    signal_generator/combined_signal[14]_i_1_n_1
    SLICE_X33Y26         FDRE                                         r  signal_generator/combined_signal_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.433     4.805    signal_generator/CLK_IBUF_BUFG
    SLICE_X33Y26         FDRE                                         r  signal_generator/combined_signal_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.289ns (64.673%)  route 0.158ns (35.327%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[2]/G
    SLICE_X34Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_signal_reg[2]/Q
                         net (fo=1, routed)           0.158     0.336    signal_generator/sine_generator/sine_signal[2]
    SLICE_X32Y25         LUT2 (Prop_lut2_I1_O)        0.045     0.381 r  signal_generator/sine_generator/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.381    signal_generator/sine_generator_n_10
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.447 r  signal_generator/combined_signal0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.000     0.447    signal_generator/in15[2]
    SLICE_X32Y25         FDRE                                         r  signal_generator/combined_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.818     1.976    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  signal_generator/combined_signal_reg[2]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.322ns (67.102%)  route 0.158ns (32.898%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[2]/G
    SLICE_X34Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_signal_reg[2]/Q
                         net (fo=1, routed)           0.158     0.336    signal_generator/sine_generator/sine_signal[2]
    SLICE_X32Y25         LUT2 (Prop_lut2_I1_O)        0.045     0.381 r  signal_generator/sine_generator/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.381    signal_generator/sine_generator_n_10
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.480 r  signal_generator/combined_signal0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.000     0.480    signal_generator/in15[3]
    SLICE_X32Y25         FDRE                                         r  signal_generator/combined_signal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.818     1.976    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  signal_generator/combined_signal_reg[3]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.269ns (53.529%)  route 0.234ns (46.471%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[6]/G
    SLICE_X33Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[6]/Q
                         net (fo=1, routed)           0.234     0.392    signal_generator/sine_generator/sine_signal[6]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.437 r  signal_generator/sine_generator/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     0.437    signal_generator/sine_generator_n_14
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.503 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.000     0.503    signal_generator/in15[6]
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.819     1.977    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[6]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.266ns (52.578%)  route 0.240ns (47.422%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[7]/G
    SLICE_X36Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[7]/Q
                         net (fo=1, routed)           0.240     0.398    signal_generator/sine_generator/sine_signal[7]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.443 r  signal_generator/sine_generator/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.443    signal_generator/sine_generator_n_13
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.506 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     0.506    signal_generator/in15[7]
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.819     1.977    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[7]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.309ns (60.051%)  route 0.206ns (39.949%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[0]/G
    SLICE_X33Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[0]/Q
                         net (fo=1, routed)           0.206     0.364    signal_generator/sine_generator/sine_signal[0]
    SLICE_X32Y25         LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  signal_generator/sine_generator/i__carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.409    signal_generator/sine_generator_n_12
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.515 r  signal_generator/combined_signal0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.000     0.515    signal_generator/in15[1]
    SLICE_X32Y25         FDRE                                         r  signal_generator/combined_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.818     1.976    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y25         FDRE                                         r  signal_generator/combined_signal_reg[1]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.392ns (71.290%)  route 0.158ns (28.710%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[2]/G
    SLICE_X34Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_signal_reg[2]/Q
                         net (fo=1, routed)           0.158     0.336    signal_generator/sine_generator/sine_signal[2]
    SLICE_X32Y25         LUT2 (Prop_lut2_I1_O)        0.045     0.381 r  signal_generator/sine_generator/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.381    signal_generator/sine_generator_n_10
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.496 r  signal_generator/combined_signal0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.496    signal_generator/combined_signal0_inferred__0/i__carry_n_1
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.550 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.000     0.550    signal_generator/in15[4]
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.819     1.977    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[4]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.268ns (48.465%)  route 0.285ns (51.535%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[5]/G
    SLICE_X36Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[5]/Q
                         net (fo=1, routed)           0.285     0.443    signal_generator/sine_generator/sine_signal[5]
    SLICE_X32Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.488 r  signal_generator/sine_generator/i__carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.488    signal_generator/sine_generator_n_15
    SLICE_X32Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.553 r  signal_generator/combined_signal0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     0.553    signal_generator/in15[5]
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.819     1.977    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  signal_generator/combined_signal_reg[5]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.282ns (48.449%)  route 0.300ns (51.551%))
  Logic Levels:           2  (CARRY4=1 LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y24         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[8]/G
    SLICE_X33Y24         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  signal_generator/sine_generator/sine_signal_reg[8]/Q
                         net (fo=4, routed)           0.300     0.458    signal_generator/sine_signal[8]
    SLICE_X32Y27         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.582 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.000     0.582    signal_generator/in15[9]
    SLICE_X32Y27         FDRE                                         r  signal_generator/combined_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.821     1.979    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  signal_generator/combined_signal_reg[9]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.589ns  (logic 0.431ns (73.192%)  route 0.158ns (26.808%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[2]/G
    SLICE_X34Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_signal_reg[2]/Q
                         net (fo=1, routed)           0.158     0.336    signal_generator/sine_generator/sine_signal[2]
    SLICE_X32Y25         LUT2 (Prop_lut2_I1_O)        0.045     0.381 r  signal_generator/sine_generator/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.381    signal_generator/sine_generator_n_10
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.496 r  signal_generator/combined_signal0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.496    signal_generator/combined_signal0_inferred__0/i__carry_n_1
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.535 r  signal_generator/combined_signal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.535    signal_generator/combined_signal0_inferred__0/i__carry__0_n_1
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.589 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.000     0.589    signal_generator/in15[8]
    SLICE_X32Y27         FDRE                                         r  signal_generator/combined_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.821     1.979    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  signal_generator/combined_signal_reg[8]/C

Slack:                    inf
  Source:                 signal_generator/sine_generator/sine_signal_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            signal_generator/combined_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.442ns (73.683%)  route 0.158ns (26.317%))
  Logic Levels:           5  (CARRY4=3 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         LDCE                         0.000     0.000 r  signal_generator/sine_generator/sine_signal_reg[2]/G
    SLICE_X34Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  signal_generator/sine_generator/sine_signal_reg[2]/Q
                         net (fo=1, routed)           0.158     0.336    signal_generator/sine_generator/sine_signal[2]
    SLICE_X32Y25         LUT2 (Prop_lut2_I1_O)        0.045     0.381 r  signal_generator/sine_generator/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     0.381    signal_generator/sine_generator_n_10
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     0.496 r  signal_generator/combined_signal0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.496    signal_generator/combined_signal0_inferred__0/i__carry_n_1
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.535 r  signal_generator/combined_signal0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.535    signal_generator/combined_signal0_inferred__0/i__carry__0_n_1
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.600 r  signal_generator/combined_signal0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.000     0.600    signal_generator/in15[10]
    SLICE_X32Y27         FDRE                                         r  signal_generator/combined_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.821     1.979    signal_generator/CLK_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  signal_generator/combined_signal_reg[10]/C





