============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sun Sep 15 10:28:24 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
HDL-5007 WARNING: identifier 'crc' is used before its declaration in ../../01_src/01_rtl/biss_crc6.v(10)
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 62 trigger nets, 62 data nets.
KIT-1004 : Chipwatcher code = 0011100110111011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=10,BUS_DIN_NUM=62,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=186) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=186) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=10,BUS_DIN_NUM=62,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=62,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011010) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=10,BUS_DIN_NUM=62,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=186)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=186)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=10,BUS_DIN_NUM=62,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=62,BUS_CTRL_NUM=164,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2515/40 useful/useless nets, 1316/26 useful/useless insts
SYN-1016 : Merged 48 instances.
SYN-1032 : 2060/12 useful/useless nets, 1875/12 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2044/16 useful/useless nets, 1863/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 573 better
SYN-1014 : Optimize round 2
SYN-1032 : 1591/60 useful/useless nets, 1410/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.676161s wall, 0.843750s user + 0.828125s system = 1.671875s CPU (99.7%)

RUN-1004 : used memory is 114 MB, reserved memory is 84 MB, peak memory is 116 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1615/228 useful/useless nets, 1461/66 useful/useless insts
SYN-1016 : Merged 22 instances.
SYN-2571 : Optimize after map_dsp, round 1, 316 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 56 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 2200/4 useful/useless nets, 2046/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8585, tnet num: 2200, tinst num: 2045, tnode num: 10775, tedge num: 12748.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 319 (3.43), #lev = 7 (1.61)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 349 (3.38), #lev = 6 (1.57)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 731 instances into 349 LUTs, name keeping = 65%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 537 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 164 adder to BLE ...
SYN-4008 : Packed 164 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.684026s wall, 1.671875s user + 1.015625s system = 2.687500s CPU (100.1%)

RUN-1004 : used memory is 122 MB, reserved memory is 94 MB, peak memory is 139 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/error[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U3_CRC/data_in_rev[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U2_control/error[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U3_CRC/data_in_rev[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (220 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (387 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1407 instances
RUN-0007 : 539 luts, 668 seqs, 101 mslices, 53 lslices, 11 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1573 nets
RUN-1001 : 759 nets have 2 pins
RUN-1001 : 683 nets have [3 - 5] pins
RUN-1001 : 82 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      3      
RUN-1001 :   No   |  No   |  Yes  |     282     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     383     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1405 instances, 539 luts, 668 seqs, 154 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7234, tnet num: 1571, tinst num: 1405, tnode num: 9801, tedge num: 11946.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.108870s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 408275
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1405.
PHY-3001 : End clustering;  0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 323484, overlap = 63
PHY-3002 : Step(2): len = 276449, overlap = 63
PHY-3002 : Step(3): len = 248521, overlap = 63
PHY-3002 : Step(4): len = 231013, overlap = 63
PHY-3002 : Step(5): len = 209545, overlap = 63
PHY-3002 : Step(6): len = 189513, overlap = 63
PHY-3002 : Step(7): len = 174128, overlap = 63
PHY-3002 : Step(8): len = 160656, overlap = 63
PHY-3002 : Step(9): len = 140870, overlap = 63
PHY-3002 : Step(10): len = 128776, overlap = 63
PHY-3002 : Step(11): len = 121263, overlap = 63
PHY-3002 : Step(12): len = 108171, overlap = 63
PHY-3002 : Step(13): len = 100399, overlap = 63
PHY-3002 : Step(14): len = 96555.5, overlap = 63
PHY-3002 : Step(15): len = 88209.7, overlap = 63
PHY-3002 : Step(16): len = 82775.6, overlap = 63
PHY-3002 : Step(17): len = 78937.3, overlap = 63
PHY-3002 : Step(18): len = 74161.4, overlap = 63
PHY-3002 : Step(19): len = 70164.6, overlap = 63
PHY-3002 : Step(20): len = 66804.4, overlap = 63
PHY-3002 : Step(21): len = 61896, overlap = 64.5625
PHY-3002 : Step(22): len = 59288.4, overlap = 65.875
PHY-3002 : Step(23): len = 55129, overlap = 66.9375
PHY-3002 : Step(24): len = 50503.4, overlap = 68.4062
PHY-3002 : Step(25): len = 47426.4, overlap = 68.5625
PHY-3002 : Step(26): len = 46578.1, overlap = 68.0625
PHY-3002 : Step(27): len = 45031.7, overlap = 68.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.79783e-06
PHY-3002 : Step(28): len = 45555.6, overlap = 68.2188
PHY-3002 : Step(29): len = 46055.2, overlap = 67.3438
PHY-3002 : Step(30): len = 45128.4, overlap = 67.5625
PHY-3002 : Step(31): len = 45038.2, overlap = 62.8125
PHY-3002 : Step(32): len = 45116.7, overlap = 58.0625
PHY-3002 : Step(33): len = 44287.2, overlap = 55.8125
PHY-3002 : Step(34): len = 42853.5, overlap = 58.0938
PHY-3002 : Step(35): len = 42198.7, overlap = 55.125
PHY-3002 : Step(36): len = 41838.6, overlap = 52.3438
PHY-3002 : Step(37): len = 40955.7, overlap = 51.875
PHY-3002 : Step(38): len = 38969.9, overlap = 60.875
PHY-3002 : Step(39): len = 37238.6, overlap = 50.5
PHY-3002 : Step(40): len = 35699.5, overlap = 50.125
PHY-3002 : Step(41): len = 34825.6, overlap = 56.25
PHY-3002 : Step(42): len = 34100.6, overlap = 60.875
PHY-3002 : Step(43): len = 32893.4, overlap = 61.6875
PHY-3002 : Step(44): len = 31197.4, overlap = 58.5625
PHY-3002 : Step(45): len = 30462.5, overlap = 59.5625
PHY-3002 : Step(46): len = 29971.6, overlap = 60.0625
PHY-3002 : Step(47): len = 29506.5, overlap = 60.5625
PHY-3002 : Step(48): len = 28957.4, overlap = 60.8125
PHY-3002 : Step(49): len = 28489.4, overlap = 61.4375
PHY-3002 : Step(50): len = 28114.3, overlap = 63.25
PHY-3002 : Step(51): len = 27765.4, overlap = 65.8438
PHY-3002 : Step(52): len = 27444.6, overlap = 66.0312
PHY-3002 : Step(53): len = 27120.5, overlap = 65.6875
PHY-3002 : Step(54): len = 26784.3, overlap = 65.1875
PHY-3002 : Step(55): len = 26546.7, overlap = 65.6562
PHY-3002 : Step(56): len = 26527.2, overlap = 69.125
PHY-3002 : Step(57): len = 26204.9, overlap = 71.5625
PHY-3002 : Step(58): len = 25888.4, overlap = 73
PHY-3002 : Step(59): len = 25725.2, overlap = 75.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.59565e-06
PHY-3002 : Step(60): len = 26151.8, overlap = 75.5938
PHY-3002 : Step(61): len = 26336.1, overlap = 73.2188
PHY-3002 : Step(62): len = 26437.3, overlap = 70.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.51913e-05
PHY-3002 : Step(63): len = 26891.7, overlap = 66.5312
PHY-3002 : Step(64): len = 26971.9, overlap = 64.3438
PHY-3002 : Step(65): len = 27119.4, overlap = 57.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.03826e-05
PHY-3002 : Step(66): len = 27420.9, overlap = 59.9375
PHY-3002 : Step(67): len = 27579.7, overlap = 59.8125
PHY-3002 : Step(68): len = 27759.8, overlap = 62.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010399s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (150.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.025922s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (120.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.57361e-06
PHY-3002 : Step(69): len = 34026.8, overlap = 40.2812
PHY-3002 : Step(70): len = 34150, overlap = 39.9375
PHY-3002 : Step(71): len = 34429.5, overlap = 38.75
PHY-3002 : Step(72): len = 34737, overlap = 37.6562
PHY-3002 : Step(73): len = 34840.5, overlap = 37.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.14721e-06
PHY-3002 : Step(74): len = 34660.7, overlap = 37.5312
PHY-3002 : Step(75): len = 34639.5, overlap = 37.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.42944e-05
PHY-3002 : Step(76): len = 34549.6, overlap = 37.2812
PHY-3002 : Step(77): len = 34551, overlap = 37.2188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.85888e-05
PHY-3002 : Step(78): len = 34551.3, overlap = 36.8438
PHY-3002 : Step(79): len = 34551.3, overlap = 36.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.14114e-05
PHY-3002 : Step(80): len = 34761.2, overlap = 36.7812
PHY-3002 : Step(81): len = 34874.6, overlap = 36.2188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.31836e-05
PHY-3002 : Step(82): len = 34917.1, overlap = 37.375
PHY-3002 : Step(83): len = 35296.3, overlap = 37.4375
PHY-3002 : Step(84): len = 36699, overlap = 39.9375
PHY-3002 : Step(85): len = 36681.5, overlap = 40.3438
PHY-3002 : Step(86): len = 36306.8, overlap = 39.7812
PHY-3002 : Step(87): len = 36270, overlap = 39.3438
PHY-3002 : Step(88): len = 36153.2, overlap = 38.625
PHY-3002 : Step(89): len = 36195.1, overlap = 38.125
PHY-3002 : Step(90): len = 36570.6, overlap = 37.0312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000166367
PHY-3002 : Step(91): len = 36251.4, overlap = 36.4062
PHY-3002 : Step(92): len = 36251.4, overlap = 36.4062
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000332734
PHY-3002 : Step(93): len = 36103, overlap = 36.75
PHY-3002 : Step(94): len = 36091.8, overlap = 36.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.026314s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.12471e-05
PHY-3002 : Step(95): len = 36070.8, overlap = 68.1562
PHY-3002 : Step(96): len = 36117.8, overlap = 67.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.24943e-05
PHY-3002 : Step(97): len = 36376.2, overlap = 62.3125
PHY-3002 : Step(98): len = 36609.2, overlap = 60.0938
PHY-3002 : Step(99): len = 38999.9, overlap = 47.2188
PHY-3002 : Step(100): len = 38723.1, overlap = 45.1562
PHY-3002 : Step(101): len = 38559.8, overlap = 44.1875
PHY-3002 : Step(102): len = 38478.6, overlap = 44.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.49885e-05
PHY-3002 : Step(103): len = 38347.2, overlap = 42.875
PHY-3002 : Step(104): len = 38590.6, overlap = 42.9375
PHY-3002 : Step(105): len = 38733.2, overlap = 42.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000162277
PHY-3002 : Step(106): len = 38784.1, overlap = 42.1875
PHY-3002 : Step(107): len = 39353.2, overlap = 39.6562
PHY-3002 : Step(108): len = 40635.2, overlap = 39.8125
PHY-3002 : Step(109): len = 40287.8, overlap = 39.7188
PHY-3002 : Step(110): len = 39869.4, overlap = 39.5938
PHY-3002 : Step(111): len = 39776.5, overlap = 39.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000324554
PHY-3002 : Step(112): len = 39861.7, overlap = 39.5
PHY-3002 : Step(113): len = 39951, overlap = 39.4688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00061612
PHY-3002 : Step(114): len = 40457.3, overlap = 39.2188
PHY-3002 : Step(115): len = 40627, overlap = 38.875
PHY-3002 : Step(116): len = 40729.3, overlap = 39.125
PHY-3002 : Step(117): len = 40881.6, overlap = 38.9375
PHY-3002 : Step(118): len = 41093.2, overlap = 39.1562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00123224
PHY-3002 : Step(119): len = 40940.8, overlap = 39.5625
PHY-3002 : Step(120): len = 41020.9, overlap = 39.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00246448
PHY-3002 : Step(121): len = 41318.4, overlap = 38.4375
PHY-3002 : Step(122): len = 41415.3, overlap = 38.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00492896
PHY-3002 : Step(123): len = 41665.1, overlap = 36.625
PHY-3002 : Step(124): len = 41823.7, overlap = 35.5938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00985792
PHY-3002 : Step(125): len = 41911.4, overlap = 33.5
PHY-3002 : Step(126): len = 41944.5, overlap = 33.0938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0197158
PHY-3002 : Step(127): len = 41963.4, overlap = 35.5312
PHY-3002 : Step(128): len = 41988.8, overlap = 35.4375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0361597
PHY-3002 : Step(129): len = 42015.4, overlap = 35.25
PHY-3002 : Step(130): len = 42045.2, overlap = 32.9688
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0723195
PHY-3002 : Step(131): len = 42038.7, overlap = 33.0938
PHY-3002 : Step(132): len = 42016, overlap = 33.2812
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.1189
PHY-3002 : Step(133): len = 42009.8, overlap = 33.3438
PHY-3002 : Step(134): len = 42009.8, overlap = 33.3438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7234, tnet num: 1571, tinst num: 1405, tnode num: 9801, tedge num: 11946.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 74.59 peak overflow 3.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1573.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55728, over cnt = 256(0%), over = 766, worst = 12
PHY-1001 : End global iterations;  0.143310s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.1%)

PHY-1001 : Congestion index: top1 = 36.06, top5 = 23.44, top10 = 16.30, top15 = 11.87.
PHY-1001 : End incremental global routing;  0.195455s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1571 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.050140s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.5%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1388 has valid locations, 28 needs to be replaced
PHY-3001 : design contains 1432 instances, 539 luts, 695 seqs, 154 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 42343
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7342, tnet num: 1598, tinst num: 1432, tnode num: 9990, tedge num: 12108.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.101128s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (92.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(135): len = 42992, overlap = 4.5
PHY-3002 : Step(136): len = 43330.8, overlap = 4.5
PHY-3002 : Step(137): len = 43565.2, overlap = 4.5
PHY-3002 : Step(138): len = 43600.4, overlap = 4.5
PHY-3002 : Step(139): len = 43511, overlap = 4.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027788s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00692381
PHY-3002 : Step(140): len = 43521.1, overlap = 33.5312
PHY-3002 : Step(141): len = 43521.1, overlap = 33.5312
PHY-3001 : Final: Len = 43521.1, Over = 33.5312
PHY-3001 : End incremental placement;  0.264360s wall, 0.265625s user + 0.343750s system = 0.609375s CPU (230.5%)

OPT-1001 : Total overflow 74.91 peak overflow 3.31
OPT-1001 : End high-fanout net optimization;  0.548359s wall, 0.546875s user + 0.343750s system = 0.890625s CPU (162.4%)

OPT-1001 : Current memory(MB): used = 184, reserve = 153, peak = 184.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1163/1600.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 57360, over cnt = 250(0%), over = 752, worst = 12
PHY-1002 : len = 62200, over cnt = 160(0%), over = 316, worst = 10
PHY-1002 : len = 63024, over cnt = 78(0%), over = 182, worst = 10
PHY-1002 : len = 65144, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 65272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.132531s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (153.3%)

PHY-1001 : Congestion index: top1 = 32.11, top5 = 23.38, top10 = 17.32, top15 = 12.97.
OPT-1001 : End congestion update;  0.178907s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (148.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039416s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.3%)

OPT-0007 : Start: WNS 142 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 142 TNS 0 NUM_FEPS 0 with 4 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 142 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.220690s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (134.5%)

OPT-1001 : Current memory(MB): used = 182, reserve = 151, peak = 184.
OPT-1001 : End physical optimization;  0.906856s wall, 0.953125s user + 0.375000s system = 1.328125s CPU (146.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 539 LUT to BLE ...
SYN-4008 : Packed 539 LUT and 168 SEQ to BLE.
SYN-4003 : Packing 527 remaining SEQ's ...
SYN-4005 : Packed 286 SEQ with LUT/SLICE
SYN-4006 : 106 single LUT's are left
SYN-4006 : 241 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 780/1060 primitive instances ...
PHY-3001 : End packing;  0.055293s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (84.8%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 635 instances
RUN-1001 : 294 mslices, 295 lslices, 11 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1438 nets
RUN-1001 : 582 nets have 2 pins
RUN-1001 : 719 nets have [3 - 5] pins
RUN-1001 : 88 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 633 instances, 589 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : After packing: Len = 44450.6, Over = 44.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6345, tnet num: 1436, tinst num: 633, tnode num: 8222, tedge num: 10757.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.172455s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.67445e-05
PHY-3002 : Step(142): len = 43633.6, overlap = 46.25
PHY-3002 : Step(143): len = 43466.9, overlap = 46.5
PHY-3002 : Step(144): len = 43102.7, overlap = 47
PHY-3002 : Step(145): len = 42909.6, overlap = 46.5
PHY-3002 : Step(146): len = 42846.7, overlap = 46
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000113489
PHY-3002 : Step(147): len = 43138.8, overlap = 43.75
PHY-3002 : Step(148): len = 43423.8, overlap = 42.5
PHY-3002 : Step(149): len = 43626.8, overlap = 42
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000226978
PHY-3002 : Step(150): len = 44421.2, overlap = 40.75
PHY-3002 : Step(151): len = 44801.9, overlap = 38.5
PHY-3002 : Step(152): len = 44830.1, overlap = 40
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.127389s wall, 0.078125s user + 0.375000s system = 0.453125s CPU (355.7%)

PHY-3001 : Trial Legalized: Len = 57246.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.022709s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (137.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000688326
PHY-3002 : Step(153): len = 53682.4, overlap = 5.75
PHY-3002 : Step(154): len = 51825.3, overlap = 11.5
PHY-3002 : Step(155): len = 50398.9, overlap = 14.25
PHY-3002 : Step(156): len = 49286.6, overlap = 19
PHY-3002 : Step(157): len = 48327.4, overlap = 23.5
PHY-3002 : Step(158): len = 47873.9, overlap = 25.25
PHY-3002 : Step(159): len = 47503.1, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00137665
PHY-3002 : Step(160): len = 47718, overlap = 25.75
PHY-3002 : Step(161): len = 47793.1, overlap = 25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0027533
PHY-3002 : Step(162): len = 47846.2, overlap = 25
PHY-3002 : Step(163): len = 47878.5, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004824s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 54303.6, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004524s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (345.3%)

PHY-3001 : 31 instances has been re-located, deltaX = 8, deltaY = 27, maxDist = 2.
PHY-3001 : Final: Len = 55077.6, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 6345, tnet num: 1436, tinst num: 633, tnode num: 8222, tedge num: 10757.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 66/1438.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 70008, over cnt = 200(0%), over = 303, worst = 6
PHY-1002 : len = 71120, over cnt = 97(0%), over = 130, worst = 4
PHY-1002 : len = 72416, over cnt = 16(0%), over = 22, worst = 4
PHY-1002 : len = 72576, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 72584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.288525s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (108.3%)

PHY-1001 : Congestion index: top1 = 31.16, top5 = 24.01, top10 = 18.81, top15 = 14.50.
PHY-1001 : End incremental global routing;  0.330990s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (108.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.044393s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.405959s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (107.8%)

OPT-1001 : Current memory(MB): used = 182, reserve = 152, peak = 184.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1273/1438.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 72584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006085s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.16, top5 = 24.01, top10 = 18.81, top15 = 14.50.
OPT-1001 : End congestion update;  0.054584s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (114.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033267s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.9%)

OPT-0007 : Start: WNS 105 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 617 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 633 instances, 589 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 55070.6, Over = 0
PHY-3001 : End spreading;  0.003107s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (502.9%)

PHY-3001 : Final: Len = 55070.6, Over = 0
PHY-3001 : End incremental legalization;  0.030724s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (101.7%)

OPT-0007 : Iter 1: improved WNS 155 TNS 0 NUM_FEPS 0 with 2 cells processed and 100 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 617 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 633 instances, 589 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 55184.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002855s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 55268.6, Over = 0
PHY-3001 : End incremental legalization;  0.027105s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (230.6%)

OPT-0007 : Iter 2: improved WNS 155 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.160313s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (117.0%)

OPT-1001 : Current memory(MB): used = 188, reserve = 157, peak = 188.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019981s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (156.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1260/1438.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 72800, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 72816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 72832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020124s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (155.3%)

PHY-1001 : Congestion index: top1 = 31.42, top5 = 24.12, top10 = 18.89, top15 = 14.56.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032745s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 55 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.034483
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 55ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 617 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 633 instances, 589 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 55268.6, Over = 0
PHY-3001 : End spreading;  0.003099s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 55268.6, Over = 0
PHY-3001 : End incremental legalization;  0.029853s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (157.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022313s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.0%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1273/1438.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 72832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003389s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.42, top5 = 24.12, top10 = 18.89, top15 = 14.56.
OPT-1001 : End congestion update;  0.046665s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (100.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033858s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (138.4%)

OPT-0007 : Start: WNS 55 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 55 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.081670s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (114.8%)

OPT-1001 : Current memory(MB): used = 188, reserve = 157, peak = 188.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1273/1438.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 72832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006454s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.42, top5 = 24.12, top10 = 18.89, top15 = 14.56.
OPT-1001 : End congestion update;  0.055757s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (84.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.033779s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (92.5%)

OPT-0007 : Start: WNS 55 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 617 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 633 instances, 589 slices, 22 macros(154 instances: 101 mslices 53 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Initial: Len = 55306.6, Over = 0
PHY-3001 : End spreading;  0.004647s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (336.2%)

PHY-3001 : Final: Len = 55306.6, Over = 0
PHY-3001 : End incremental legalization;  0.033946s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (138.1%)

OPT-0007 : Iter 1: improved WNS 329 TNS 0 NUM_FEPS 0 with 2 cells processed and 300 slack improved
OPT-0007 : Iter 2: improved WNS 329 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 3: improved WNS 329 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.141304s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.5%)

OPT-1001 : Current memory(MB): used = 188, reserve = 157, peak = 188.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032716s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 188, reserve = 157, peak = 188.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1436 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037726s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.8%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1263/1438.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 72792, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 72816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 72832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020559s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.0%)

PHY-1001 : Congestion index: top1 = 31.19, top5 = 24.07, top10 = 18.85, top15 = 14.53.
RUN-1001 : End congestion update;  0.056950s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (109.7%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.094892s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.8%)

OPT-1001 : Current memory(MB): used = 188, reserve = 157, peak = 189.
OPT-1001 : End physical optimization;  1.195426s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (105.9%)

RUN-1003 : finish command "place" in  6.256463s wall, 9.156250s user + 9.343750s system = 18.500000s CPU (295.7%)

RUN-1004 : used memory is 169 MB, reserved memory is 138 MB, peak memory is 189 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240915_102824.log"
