#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5f7c9e3884e0 .scope module, "simple_cpu_tb" "simple_cpu_tb" 2 4;
 .timescale -9 -12;
P_0x5f7c9e369ce0 .param/l "BIT_WIDTH" 0 2 5, +C4<00000000000000000000000000010000>;
P_0x5f7c9e369d20 .param/l "CLK_PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
v0x5f7c9e3aa8b0_0 .var "clk", 0 0;
v0x5f7c9e3aa970_0 .var/i "cycles", 31 0;
v0x5f7c9e3aaa50_0 .net "done", 0 0, v0x5f7c9e3801d0_0;  1 drivers
v0x5f7c9e3aab40_0 .var/i "error_count", 31 0;
v0x5f7c9e3aac00_0 .var "expected", 15 0;
v0x5f7c9e3aad30_0 .var "operand_a", 15 0;
v0x5f7c9e3aae40_0 .var "operand_b", 15 0;
v0x5f7c9e3aaf50_0 .net "pc", 3 0, v0x5f7c9e3a62a0_0;  1 drivers
v0x5f7c9e3ab060_0 .net "result", 15 0, L_0x5f7c9e338910;  1 drivers
v0x5f7c9e3ab120_0 .var "rst_n", 0 0;
v0x5f7c9e3ab1c0_0 .var "start", 0 0;
v0x5f7c9e3ab260_0 .var/i "test_count", 31 0;
S_0x5f7c9e3806a0 .scope module, "dut" "simple_cpu_top" 2 22, 3 4 0, S_0x5f7c9e3884e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 16 "operand_a";
    .port_info 4 /INPUT 16 "operand_b";
    .port_info 5 /OUTPUT 16 "result";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 4 "pc";
P_0x5f7c9e382f80 .param/l "BIT_WIDTH" 0 3 5, +C4<00000000000000000000000000010000>;
P_0x5f7c9e382fc0 .param/str "PROGRAM_FILE" 0 3 6, "hdl/program.mem";
v0x5f7c9e3a8ab0_10 .array/port v0x5f7c9e3a8ab0, 10;
L_0x5f7c9e338910 .functor BUFZ 16, v0x5f7c9e3a8ab0_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5f7c9e3a9190_0 .net "alu_result", 15 0, L_0x5f7c9e3388a0;  1 drivers
v0x5f7c9e3a92a0_0 .net "clk", 0 0, v0x5f7c9e3aa8b0_0;  1 drivers
v0x5f7c9e3a9340_0 .net "dest_reg", 3 0, v0x5f7c9e33aac0_0;  1 drivers
v0x5f7c9e3a9430_0 .net "done", 0 0, v0x5f7c9e3801d0_0;  alias, 1 drivers
v0x5f7c9e3a94d0_0 .net "equal_flag", 0 0, L_0x5f7c9e3bc130;  1 drivers
v0x5f7c9e3a9610_0 .net "greater_flag", 0 0, L_0x5f7c9e3bc260;  1 drivers
v0x5f7c9e3a9700_0 .net "load_operands", 0 0, v0x5f7c9e3a6100_0;  1 drivers
v0x5f7c9e3a97f0_0 .net "opcode", 2 0, v0x5f7c9e3a61c0_0;  1 drivers
v0x5f7c9e3a98e0_0 .net "operand_a", 15 0, v0x5f7c9e3aad30_0;  1 drivers
v0x5f7c9e3a9980_0 .net "operand_b", 15 0, v0x5f7c9e3aae40_0;  1 drivers
v0x5f7c9e3a9a20_0 .net "pc", 3 0, v0x5f7c9e3a62a0_0;  alias, 1 drivers
v0x5f7c9e3a9ac0_0 .net "reg_a_sel", 3 0, v0x5f7c9e3a6440_0;  1 drivers
v0x5f7c9e3a9b60_0 .net "reg_a_val", 15 0, L_0x5f7c9e337d40;  1 drivers
v0x5f7c9e3a9c20_0 .net "reg_b_sel", 3 0, v0x5f7c9e3a6520_0;  1 drivers
v0x5f7c9e3a9d10_0 .net "reg_b_val", 15 0, L_0x5f7c9e3381f0;  1 drivers
v0x5f7c9e3a9dd0_0 .net "reg_write", 0 0, v0x5f7c9e3a6600_0;  1 drivers
v0x5f7c9e3a9ec0_0 .net "result", 15 0, L_0x5f7c9e338910;  alias, 1 drivers
v0x5f7c9e3aa090_0 .net "rst_n", 0 0, v0x5f7c9e3ab120_0;  1 drivers
v0x5f7c9e3aa180_0 .net "start", 0 0, v0x5f7c9e3ab1c0_0;  1 drivers
v0x5f7c9e3aa220_0 .net "zero_flag", 0 0, L_0x5f7c9e3bbfb0;  1 drivers
S_0x5f7c9e305cf0 .scope module, "control" "simple_control" 3 36, 4 4 0, S_0x5f7c9e3806a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "zero_flag";
    .port_info 4 /INPUT 1 "equal_flag";
    .port_info 5 /INPUT 1 "greater_flag";
    .port_info 6 /OUTPUT 3 "opcode";
    .port_info 7 /OUTPUT 4 "reg_a_sel";
    .port_info 8 /OUTPUT 4 "reg_b_sel";
    .port_info 9 /OUTPUT 4 "dest_reg";
    .port_info 10 /OUTPUT 1 "reg_write";
    .port_info 11 /OUTPUT 1 "load_operands";
    .port_info 12 /OUTPUT 4 "pc";
    .port_info 13 /OUTPUT 1 "done";
P_0x5f7c9e34c990 .param/l "OP_ADD" 1 4 31, C4<000>;
P_0x5f7c9e34c9d0 .param/l "OP_BEQ" 1 4 37, C4<110>;
P_0x5f7c9e34ca10 .param/l "OP_BGT" 1 4 36, C4<101>;
P_0x5f7c9e34ca50 .param/l "OP_HALT" 1 4 38, C4<111>;
P_0x5f7c9e34ca90 .param/l "OP_MOV" 1 4 35, C4<100>;
P_0x5f7c9e34cad0 .param/l "OP_SHL" 1 4 33, C4<010>;
P_0x5f7c9e34cb10 .param/l "OP_SHR" 1 4 34, C4<011>;
P_0x5f7c9e34cb50 .param/l "OP_SUB" 1 4 32, C4<001>;
P_0x5f7c9e34cb90 .param/str "PROGRAM_FILE" 0 4 6, "hdl/program.mem";
P_0x5f7c9e34cbd0 .param/l "PROGRAM_SIZE" 0 4 5, +C4<00000000000000000000000000010000>;
P_0x5f7c9e34cc10 .param/l "S_DONE" 1 4 70, C4<100>;
P_0x5f7c9e34cc50 .param/l "S_EXEC" 1 4 69, C4<011>;
P_0x5f7c9e34cc90 .param/l "S_FETCH" 1 4 68, C4<010>;
P_0x5f7c9e34ccd0 .param/l "S_IDLE" 1 4 66, C4<000>;
P_0x5f7c9e34cd10 .param/l "S_LOAD" 1 4 67, C4<001>;
L_0x5f7c9e3379b0 .functor BUFZ 19, L_0x5f7c9e3ab320, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
v0x5f7c9e337b10_0 .net *"_ivl_0", 18 0, L_0x5f7c9e3ab320;  1 drivers
v0x5f7c9e337ea0_0 .net *"_ivl_2", 5 0, L_0x5f7c9e3ab3e0;  1 drivers
L_0x764e2bd86018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f7c9e3383d0_0 .net *"_ivl_5", 1 0, L_0x764e2bd86018;  1 drivers
v0x5f7c9e33a950_0 .net "clk", 0 0, v0x5f7c9e3aa8b0_0;  alias, 1 drivers
v0x5f7c9e33aac0_0 .var "dest_reg", 3 0;
v0x5f7c9e3801d0_0 .var "done", 0 0;
v0x5f7c9e380270_0 .net "equal_flag", 0 0, L_0x5f7c9e3bc130;  alias, 1 drivers
v0x5f7c9e3a5b00_0 .net "greater_flag", 0 0, L_0x5f7c9e3bc260;  alias, 1 drivers
v0x5f7c9e3a5bc0_0 .net "instr_dest1", 3 0, L_0x5f7c9e3ab7d0;  1 drivers
v0x5f7c9e3a5ca0_0 .net "instr_dest2", 3 0, L_0x5f7c9e3ab8b0;  1 drivers
v0x5f7c9e3a5d80_0 .net "instr_opcode", 2 0, L_0x5f7c9e3ab570;  1 drivers
v0x5f7c9e3a5e60_0 .net "instr_reg_a", 3 0, L_0x5f7c9e3ab660;  1 drivers
v0x5f7c9e3a5f40_0 .net "instr_reg_b", 3 0, L_0x5f7c9e3ab730;  1 drivers
v0x5f7c9e3a6020_0 .net "instruction", 18 0, L_0x5f7c9e3379b0;  1 drivers
v0x5f7c9e3a6100_0 .var "load_operands", 0 0;
v0x5f7c9e3a61c0_0 .var "opcode", 2 0;
v0x5f7c9e3a62a0_0 .var "pc", 3 0;
v0x5f7c9e3a6380 .array "program_rom", 15 0, 18 0;
v0x5f7c9e3a6440_0 .var "reg_a_sel", 3 0;
v0x5f7c9e3a6520_0 .var "reg_b_sel", 3 0;
v0x5f7c9e3a6600_0 .var "reg_write", 0 0;
v0x5f7c9e3a66c0_0 .net "rst_n", 0 0, v0x5f7c9e3ab120_0;  alias, 1 drivers
v0x5f7c9e3a6780_0 .var "saved_dest1", 3 0;
v0x5f7c9e3a6860_0 .var "saved_dest2", 3 0;
v0x5f7c9e3a6940_0 .var "saved_opcode", 2 0;
v0x5f7c9e3a6a20_0 .net "start", 0 0, v0x5f7c9e3ab1c0_0;  alias, 1 drivers
v0x5f7c9e3a6ae0_0 .var "state", 2 0;
v0x5f7c9e3a6bc0_0 .net "zero_flag", 0 0, L_0x5f7c9e3bbfb0;  alias, 1 drivers
E_0x5f7c9e354320/0 .event negedge, v0x5f7c9e3a66c0_0;
E_0x5f7c9e354320/1 .event posedge, v0x5f7c9e33a950_0;
E_0x5f7c9e354320 .event/or E_0x5f7c9e354320/0, E_0x5f7c9e354320/1;
L_0x5f7c9e3ab320 .array/port v0x5f7c9e3a6380, L_0x5f7c9e3ab3e0;
L_0x5f7c9e3ab3e0 .concat [ 4 2 0 0], v0x5f7c9e3a62a0_0, L_0x764e2bd86018;
L_0x5f7c9e3ab570 .part L_0x5f7c9e3379b0, 16, 3;
L_0x5f7c9e3ab660 .part L_0x5f7c9e3379b0, 12, 4;
L_0x5f7c9e3ab730 .part L_0x5f7c9e3379b0, 8, 4;
L_0x5f7c9e3ab7d0 .part L_0x5f7c9e3379b0, 4, 4;
L_0x5f7c9e3ab8b0 .part L_0x5f7c9e3379b0, 0, 4;
S_0x5f7c9e3a6e40 .scope module, "datapath" "simple_datapath" 3 56, 5 4 0, S_0x5f7c9e3806a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /INPUT 4 "reg_a_sel";
    .port_info 4 /INPUT 4 "reg_b_sel";
    .port_info 5 /INPUT 4 "dest_reg";
    .port_info 6 /INPUT 1 "reg_write";
    .port_info 7 /INPUT 1 "load_operands";
    .port_info 8 /INPUT 16 "operand_a_in";
    .port_info 9 /INPUT 16 "operand_b_in";
    .port_info 10 /OUTPUT 16 "reg_a_val";
    .port_info 11 /OUTPUT 16 "reg_b_val";
    .port_info 12 /OUTPUT 16 "result_out";
    .port_info 13 /OUTPUT 1 "zero_flag";
    .port_info 14 /OUTPUT 1 "equal_flag";
    .port_info 15 /OUTPUT 1 "greater_flag";
P_0x5f7c9e3831a0 .param/l "BIT_WIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
P_0x5f7c9e3831e0 .param/l "NUM_CONST_REGS" 1 5 46, +C4<00000000000000000000000000001000>;
P_0x5f7c9e383220 .param/l "NUM_REGS" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x5f7c9e383260 .param/l "OP_ADD" 1 5 33, C4<000>;
P_0x5f7c9e3832a0 .param/l "OP_BEQ" 1 5 39, C4<110>;
P_0x5f7c9e3832e0 .param/l "OP_BGT" 1 5 38, C4<101>;
P_0x5f7c9e383320 .param/l "OP_HALT" 1 5 40, C4<111>;
P_0x5f7c9e383360 .param/l "OP_MOV" 1 5 37, C4<100>;
P_0x5f7c9e3833a0 .param/l "OP_SHL" 1 5 35, C4<010>;
P_0x5f7c9e3833e0 .param/l "OP_SHR" 1 5 36, C4<011>;
P_0x5f7c9e383420 .param/l "OP_SUB" 1 5 34, C4<001>;
L_0x5f7c9e337d40 .functor BUFZ 16, L_0x5f7c9e3ab950, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5f7c9e3381f0 .functor BUFZ 16, L_0x5f7c9e3abb80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5f7c9e3388a0 .functor BUFZ 16, v0x5f7c9e3a7ed0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5f7c9e3a7670_0 .net *"_ivl_0", 15 0, L_0x5f7c9e3ab950;  1 drivers
v0x5f7c9e3a7770_0 .net *"_ivl_10", 5 0, L_0x5f7c9e3abc20;  1 drivers
L_0x764e2bd860a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f7c9e3a7850_0 .net *"_ivl_13", 1 0, L_0x764e2bd860a8;  1 drivers
v0x5f7c9e3a7940_0 .net *"_ivl_16", 31 0, L_0x5f7c9e3abe30;  1 drivers
L_0x764e2bd860f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f7c9e3a7a20_0 .net *"_ivl_19", 15 0, L_0x764e2bd860f0;  1 drivers
v0x5f7c9e3a7b50_0 .net *"_ivl_2", 5 0, L_0x5f7c9e3ab9f0;  1 drivers
L_0x764e2bd86138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5f7c9e3a7c30_0 .net/2u *"_ivl_20", 31 0, L_0x764e2bd86138;  1 drivers
L_0x764e2bd86060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5f7c9e3a7d10_0 .net *"_ivl_5", 1 0, L_0x764e2bd86060;  1 drivers
v0x5f7c9e3a7df0_0 .net *"_ivl_8", 15 0, L_0x5f7c9e3abb80;  1 drivers
v0x5f7c9e3a7ed0_0 .var "alu_result", 15 0;
v0x5f7c9e3a7fb0_0 .net "clk", 0 0, v0x5f7c9e3aa8b0_0;  alias, 1 drivers
v0x5f7c9e3a8050_0 .net "dest_reg", 3 0, v0x5f7c9e33aac0_0;  alias, 1 drivers
v0x5f7c9e3a8120_0 .net "equal_flag", 0 0, L_0x5f7c9e3bc130;  alias, 1 drivers
v0x5f7c9e3a81f0_0 .net "greater_flag", 0 0, L_0x5f7c9e3bc260;  alias, 1 drivers
v0x5f7c9e3a82c0_0 .var/i "i", 31 0;
v0x5f7c9e3a8360_0 .net "load_operands", 0 0, v0x5f7c9e3a6100_0;  alias, 1 drivers
v0x5f7c9e3a8430_0 .net "opcode", 2 0, v0x5f7c9e3a61c0_0;  alias, 1 drivers
v0x5f7c9e3a8500_0 .net "operand_a_in", 15 0, v0x5f7c9e3aad30_0;  alias, 1 drivers
v0x5f7c9e3a85a0_0 .net "operand_b_in", 15 0, v0x5f7c9e3aae40_0;  alias, 1 drivers
v0x5f7c9e3a8680_0 .net "reg_a_sel", 3 0, v0x5f7c9e3a6440_0;  alias, 1 drivers
v0x5f7c9e3a8770_0 .net "reg_a_val", 15 0, L_0x5f7c9e337d40;  alias, 1 drivers
v0x5f7c9e3a8830_0 .net "reg_b_sel", 3 0, v0x5f7c9e3a6520_0;  alias, 1 drivers
v0x5f7c9e3a8920_0 .net "reg_b_val", 15 0, L_0x5f7c9e3381f0;  alias, 1 drivers
v0x5f7c9e3a89e0_0 .net "reg_write", 0 0, v0x5f7c9e3a6600_0;  alias, 1 drivers
v0x5f7c9e3a8ab0 .array "registers", 15 0, 15 0;
v0x5f7c9e3a8d50_0 .net "result_out", 15 0, L_0x5f7c9e3388a0;  alias, 1 drivers
v0x5f7c9e3a8e30_0 .net "rst_n", 0 0, v0x5f7c9e3ab120_0;  alias, 1 drivers
v0x5f7c9e3a8f00_0 .net "zero_flag", 0 0, L_0x5f7c9e3bbfb0;  alias, 1 drivers
E_0x5f7c9e35b4d0 .event edge, v0x5f7c9e3a61c0_0, v0x5f7c9e3a8770_0, v0x5f7c9e3a8920_0;
L_0x5f7c9e3ab950 .array/port v0x5f7c9e3a8ab0, L_0x5f7c9e3ab9f0;
L_0x5f7c9e3ab9f0 .concat [ 4 2 0 0], v0x5f7c9e3a6440_0, L_0x764e2bd86060;
L_0x5f7c9e3abb80 .array/port v0x5f7c9e3a8ab0, L_0x5f7c9e3abc20;
L_0x5f7c9e3abc20 .concat [ 4 2 0 0], v0x5f7c9e3a6520_0, L_0x764e2bd860a8;
L_0x5f7c9e3abe30 .concat [ 16 16 0 0], L_0x5f7c9e3381f0, L_0x764e2bd860f0;
L_0x5f7c9e3bbfb0 .cmp/eq 32, L_0x5f7c9e3abe30, L_0x764e2bd86138;
L_0x5f7c9e3bc130 .cmp/eq 16, L_0x5f7c9e337d40, L_0x5f7c9e3381f0;
L_0x5f7c9e3bc260 .cmp/gt 16, L_0x5f7c9e337d40, L_0x5f7c9e3381f0;
S_0x5f7c9e3aa440 .scope task, "run_multiply" "run_multiply" 2 46, 2 46 0, S_0x5f7c9e3884e0;
 .timescale -9 -12;
v0x5f7c9e3aa610_0 .var "a", 15 0;
v0x5f7c9e3aa710_0 .var "b", 15 0;
v0x5f7c9e3aa7f0_0 .var "exp", 15 0;
E_0x5f7c9e354580 .event posedge, v0x5f7c9e33a950_0;
TD_simple_cpu_tb.run_multiply ;
    %load/vec4 v0x5f7c9e3ab260_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f7c9e3ab260_0, 0, 32;
    %load/vec4 v0x5f7c9e3aa610_0;
    %store/vec4 v0x5f7c9e3aad30_0, 0, 16;
    %load/vec4 v0x5f7c9e3aa710_0;
    %store/vec4 v0x5f7c9e3aae40_0, 0, 16;
    %load/vec4 v0x5f7c9e3aa7f0_0;
    %store/vec4 v0x5f7c9e3aac00_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f7c9e3aa970_0, 0, 32;
    %wait E_0x5f7c9e354580;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7c9e3ab1c0_0, 0, 1;
    %wait E_0x5f7c9e354580;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7c9e3ab1c0_0, 0, 1;
T_0.0 ;
    %load/vec4 v0x5f7c9e3aaa50_0;
    %nor/r;
    %load/vec4 v0x5f7c9e3aa970_0;
    %cmpi/s 500, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x5f7c9e354580;
    %load/vec4 v0x5f7c9e3aa970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f7c9e3aa970_0, 0, 32;
    %load/vec4 v0x5f7c9e3aa970_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_0.2, 5;
    %vpi_call 2 68 "$display", "  Cycle %0d: PC=%0d, state=%0d, opcode=%0d, done=%0d", v0x5f7c9e3aa970_0, v0x5f7c9e3aaf50_0, v0x5f7c9e3a6ae0_0, v0x5f7c9e3a61c0_0, v0x5f7c9e3aaa50_0 {0 0 0};
T_0.2 ;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x5f7c9e3aaa50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 74 "$display", "Test #%0d: %0d * %0d - ERROR: Timeout after %0d cycles", v0x5f7c9e3ab260_0, v0x5f7c9e3aa610_0, v0x5f7c9e3aa710_0, v0x5f7c9e3aa970_0 {0 0 0};
    %load/vec4 v0x5f7c9e3aab40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f7c9e3aab40_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x5f7c9e3ab060_0;
    %load/vec4 v0x5f7c9e3aa7f0_0;
    %cmp/ne;
    %jmp/0xz  T_0.6, 6;
    %vpi_call 2 78 "$display", "Test #%0d: %0d * %0d = %0d (expected %0d) - FAILED [%0d cycles]", v0x5f7c9e3ab260_0, v0x5f7c9e3aa610_0, v0x5f7c9e3aa710_0, v0x5f7c9e3ab060_0, v0x5f7c9e3aa7f0_0, v0x5f7c9e3aa970_0 {0 0 0};
    %load/vec4 v0x5f7c9e3aab40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f7c9e3aab40_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 82 "$display", "Test #%0d: %0d * %0d = %0d - PASSED [%0d cycles]", v0x5f7c9e3ab260_0, v0x5f7c9e3aa610_0, v0x5f7c9e3aa710_0, v0x5f7c9e3ab060_0, v0x5f7c9e3aa970_0 {0 0 0};
T_0.7 ;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7c9e3ab120_0, 0, 1;
    %wait E_0x5f7c9e354580;
    %wait E_0x5f7c9e354580;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7c9e3ab120_0, 0, 1;
    %wait E_0x5f7c9e354580;
    %end;
    .scope S_0x5f7c9e305cf0;
T_1 ;
    %vpi_call 4 76 "$readmemh", P_0x5f7c9e34cb90, v0x5f7c9e3a6380 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5f7c9e305cf0;
T_2 ;
    %wait E_0x5f7c9e354320;
    %load/vec4 v0x5f7c9e3a66c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f7c9e3a6ae0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f7c9e3a62a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f7c9e3801d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f7c9e3a61c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f7c9e3a6440_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f7c9e3a6520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f7c9e33aac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f7c9e3a6600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f7c9e3a6100_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5f7c9e3a6940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f7c9e3a6780_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f7c9e3a6860_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5f7c9e3a6ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f7c9e3801d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f7c9e3a6100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f7c9e3a6600_0, 0;
    %load/vec4 v0x5f7c9e3a6a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5f7c9e3a6ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f7c9e3a6100_0, 0;
T_2.8 ;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f7c9e3a6100_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5f7c9e3a62a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5f7c9e3a6ae0_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v0x5f7c9e3a5e60_0;
    %assign/vec4 v0x5f7c9e3a6440_0, 0;
    %load/vec4 v0x5f7c9e3a5f40_0;
    %assign/vec4 v0x5f7c9e3a6520_0, 0;
    %load/vec4 v0x5f7c9e3a5bc0_0;
    %assign/vec4 v0x5f7c9e33aac0_0, 0;
    %load/vec4 v0x5f7c9e3a5d80_0;
    %assign/vec4 v0x5f7c9e3a61c0_0, 0;
    %load/vec4 v0x5f7c9e3a5d80_0;
    %assign/vec4 v0x5f7c9e3a6940_0, 0;
    %load/vec4 v0x5f7c9e3a5bc0_0;
    %assign/vec4 v0x5f7c9e3a6780_0, 0;
    %load/vec4 v0x5f7c9e3a5ca0_0;
    %assign/vec4 v0x5f7c9e3a6860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f7c9e3a6600_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5f7c9e3a6ae0_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v0x5f7c9e3a6940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f7c9e3a6600_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5f7c9e3a6ae0_0, 0;
    %jmp T_2.19;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f7c9e3a6600_0, 0;
    %load/vec4 v0x5f7c9e3a6860_0;
    %assign/vec4 v0x5f7c9e3a62a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5f7c9e3a6ae0_0, 0;
    %jmp T_2.19;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f7c9e3a6600_0, 0;
    %load/vec4 v0x5f7c9e3a6860_0;
    %assign/vec4 v0x5f7c9e3a62a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5f7c9e3a6ae0_0, 0;
    %jmp T_2.19;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f7c9e3a6600_0, 0;
    %load/vec4 v0x5f7c9e3a6860_0;
    %assign/vec4 v0x5f7c9e3a62a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5f7c9e3a6ae0_0, 0;
    %jmp T_2.19;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f7c9e3a6600_0, 0;
    %load/vec4 v0x5f7c9e3a6860_0;
    %assign/vec4 v0x5f7c9e3a62a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5f7c9e3a6ae0_0, 0;
    %jmp T_2.19;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f7c9e3a6600_0, 0;
    %load/vec4 v0x5f7c9e3a6860_0;
    %assign/vec4 v0x5f7c9e3a62a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5f7c9e3a6ae0_0, 0;
    %jmp T_2.19;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f7c9e3a6600_0, 0;
    %load/vec4 v0x5f7c9e3a5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v0x5f7c9e3a6780_0;
    %assign/vec4 v0x5f7c9e3a62a0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %load/vec4 v0x5f7c9e3a6860_0;
    %assign/vec4 v0x5f7c9e3a62a0_0, 0;
T_2.21 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5f7c9e3a6ae0_0, 0;
    %jmp T_2.19;
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f7c9e3a6600_0, 0;
    %load/vec4 v0x5f7c9e380270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.22, 8;
    %load/vec4 v0x5f7c9e3a6780_0;
    %assign/vec4 v0x5f7c9e3a62a0_0, 0;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v0x5f7c9e3a6860_0;
    %assign/vec4 v0x5f7c9e3a62a0_0, 0;
T_2.23 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5f7c9e3a6ae0_0, 0;
    %jmp T_2.19;
T_2.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f7c9e3a6600_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5f7c9e3a6ae0_0, 0;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f7c9e3801d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f7c9e3a6600_0, 0;
    %load/vec4 v0x5f7c9e3a6a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5f7c9e3a6ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5f7c9e3a6100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5f7c9e3801d0_0, 0;
T_2.24 ;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5f7c9e3a6e40;
T_3 ;
    %wait E_0x5f7c9e35b4d0;
    %load/vec4 v0x5f7c9e3a8430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5f7c9e3a7ed0_0, 0, 16;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x5f7c9e3a8770_0;
    %load/vec4 v0x5f7c9e3a8920_0;
    %add;
    %store/vec4 v0x5f7c9e3a7ed0_0, 0, 16;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x5f7c9e3a8770_0;
    %load/vec4 v0x5f7c9e3a8920_0;
    %sub;
    %store/vec4 v0x5f7c9e3a7ed0_0, 0, 16;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x5f7c9e3a8770_0;
    %load/vec4 v0x5f7c9e3a8920_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5f7c9e3a7ed0_0, 0, 16;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x5f7c9e3a8770_0;
    %load/vec4 v0x5f7c9e3a8920_0;
    %parti/s 4, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5f7c9e3a7ed0_0, 0, 16;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x5f7c9e3a8770_0;
    %store/vec4 v0x5f7c9e3a7ed0_0, 0, 16;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5f7c9e3a6e40;
T_4 ;
    %wait E_0x5f7c9e354320;
    %load/vec4 v0x5f7c9e3a8e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f7c9e3a8ab0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f7c9e3a8ab0, 0, 4;
    %pushi/vec4 2, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f7c9e3a8ab0, 0, 4;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f7c9e3a8ab0, 0, 4;
    %pushi/vec4 8, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f7c9e3a8ab0, 0, 4;
    %pushi/vec4 16, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f7c9e3a8ab0, 0, 4;
    %pushi/vec4 32, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f7c9e3a8ab0, 0, 4;
    %pushi/vec4 64, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f7c9e3a8ab0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x5f7c9e3a82c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x5f7c9e3a82c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5f7c9e3a82c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f7c9e3a8ab0, 0, 4;
    %load/vec4 v0x5f7c9e3a82c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5f7c9e3a82c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5f7c9e3a8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5f7c9e3a8500_0;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f7c9e3a8ab0, 0, 4;
    %load/vec4 v0x5f7c9e3a85a0_0;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f7c9e3a8ab0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f7c9e3a8ab0, 0, 4;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5f7c9e3a89e0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x5f7c9e3a8050_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x5f7c9e3a7ed0_0;
    %load/vec4 v0x5f7c9e3a8050_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5f7c9e3a8ab0, 0, 4;
T_4.6 ;
T_4.5 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5f7c9e3884e0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7c9e3aa8b0_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5f7c9e3aa8b0_0;
    %inv;
    %store/vec4 v0x5f7c9e3aa8b0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5f7c9e3884e0;
T_6 ;
    %vpi_call 2 97 "$dumpfile", "simple_cpu_tb.vcd" {0 0 0};
    %vpi_call 2 98 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5f7c9e3884e0 {0 0 0};
    %vpi_call 2 100 "$display", "========================================" {0 0 0};
    %vpi_call 2 101 "$display", "Testbench: SimpleCPU con ROM de Programa" {0 0 0};
    %vpi_call 2 102 "$display", "Bit width: %0d", P_0x5f7c9e369ce0 {0 0 0};
    %vpi_call 2 103 "$display", "========================================\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f7c9e3ab260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5f7c9e3aab40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7c9e3ab120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5f7c9e3ab1c0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5f7c9e3aad30_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5f7c9e3aae40_0, 0, 16;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5f7c9e3ab120_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 119 "$display", "--- Casos b\303\241sicos ---" {0 0 0};
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x5f7c9e3aa610_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x5f7c9e3aa710_0, 0, 16;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x5f7c9e3aa7f0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5f7c9e3aa440;
    %join;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0x5f7c9e3aa610_0, 0, 16;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x5f7c9e3aa710_0, 0, 16;
    %pushi/vec4 56, 0, 16;
    %store/vec4 v0x5f7c9e3aa7f0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5f7c9e3aa440;
    %join;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v0x5f7c9e3aa610_0, 0, 16;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x5f7c9e3aa710_0, 0, 16;
    %pushi/vec4 120, 0, 16;
    %store/vec4 v0x5f7c9e3aa7f0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5f7c9e3aa440;
    %join;
    %vpi_call 2 125 "$display", "\012--- Casos con cero ---" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5f7c9e3aa610_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x5f7c9e3aa710_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5f7c9e3aa7f0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5f7c9e3aa440;
    %join;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x5f7c9e3aa610_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5f7c9e3aa710_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5f7c9e3aa7f0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5f7c9e3aa440;
    %join;
    %vpi_call 2 130 "$display", "\012--- Casos con uno ---" {0 0 0};
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5f7c9e3aa610_0, 0, 16;
    %pushi/vec4 42, 0, 16;
    %store/vec4 v0x5f7c9e3aa710_0, 0, 16;
    %pushi/vec4 42, 0, 16;
    %store/vec4 v0x5f7c9e3aa7f0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5f7c9e3aa440;
    %join;
    %pushi/vec4 42, 0, 16;
    %store/vec4 v0x5f7c9e3aa610_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5f7c9e3aa710_0, 0, 16;
    %pushi/vec4 42, 0, 16;
    %store/vec4 v0x5f7c9e3aa7f0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5f7c9e3aa440;
    %join;
    %vpi_call 2 135 "$display", "\012--- Casos grandes ---" {0 0 0};
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x5f7c9e3aa610_0, 0, 16;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x5f7c9e3aa710_0, 0, 16;
    %pushi/vec4 225, 0, 16;
    %store/vec4 v0x5f7c9e3aa7f0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5f7c9e3aa440;
    %join;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x5f7c9e3aa610_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x5f7c9e3aa710_0, 0, 16;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x5f7c9e3aa7f0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5f7c9e3aa440;
    %join;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x5f7c9e3aa610_0, 0, 16;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x5f7c9e3aa710_0, 0, 16;
    %pushi/vec4 65025, 0, 16;
    %store/vec4 v0x5f7c9e3aa7f0_0, 0, 16;
    %fork TD_simple_cpu_tb.run_multiply, S_0x5f7c9e3aa440;
    %join;
    %vpi_call 2 141 "$display", "\012========================================" {0 0 0};
    %vpi_call 2 142 "$display", "Testbench completado" {0 0 0};
    %vpi_call 2 143 "$display", "Total tests: %0d", v0x5f7c9e3ab260_0 {0 0 0};
    %vpi_call 2 144 "$display", "Errores: %0d", v0x5f7c9e3aab40_0 {0 0 0};
    %load/vec4 v0x5f7c9e3aab40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 2 146 "$display", "RESULTADO: TODOS LOS TESTS PASARON \342\234\223" {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call 2 148 "$display", "RESULTADO: %0d TESTS FALLARON \342\234\227", v0x5f7c9e3aab40_0 {0 0 0};
T_6.1 ;
    %vpi_call 2 149 "$display", "========================================\012" {0 0 0};
    %vpi_call 2 151 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "hdl/simple_cpu_tb.v";
    "hdl/simple_cpu_top.v";
    "hdl/simple_control.v";
    "hdl/simple_datapath.v";
