# Academia

Non-exhausive list of papers below, mostly from TCHES.

| Title | Motivation | Tools | Publication Venue | Repository (if available) |
|:-:|:-:|:-:|:-:|:-:|
|An Efficient Side-Channel Protected AES Implementation with Arbitrary Protection Order|  |VHDL | CT-RSA 2017 | [GitHub](https://github.com/hgrosz/aes-dom) |
|Security on Plastics: Fake or Real?| Flexible electronics | Verilog | TCHES 2019 | N/A |
|Masking FALCON's Floating-Point Multiplication in Hardware| PQC | SystemVerilog, Xilinx Vivado 2020.2 | TCHES 2024 | N/A |
|Pushing the Limits: A Very Compact and a Threshold Implementation of AES| |Mentor Graphics ModelSimXE 6.4b, Synopsys DesignCompiler| EUROCRYPT 2011 |N/A|
|Efficient ASIC Architecture for Low Latency Classic McEliece Decoding| PQC |Verilog, SystemVerilog, Cadence Genus and Innovus software systems|TCHES 2024| N/A|
|FPGA-based Key Generator for the Niederreiter Cryptosystem using Binary Goppa Codes| PQC |Verilog|TCHES 2017|[Hosted at Yale](https://caslab.csl.yale.edu/code/keygen/)|
|FPGA-based SPHINCS+ Implementations: Mind the Glitch| PQC | VHDL, Xilinx Vivado 2018.2 | DSD 2020 | N/A |
|Crypto Accelerators for Power-Efficient and Real Time on-Chip Implementation of Secure Algorithms|| SystemVerilog, Synopsys Design Compiler, Silvaco 45nm Open Cell Library | ICECS 2019 |

There is also a lot of C. Embedded and/or system-on-chip stuff.

# Industry

# Questions

How to use RSA co-processors?
