Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 10 19:08:02 2023
| Host         : DESKTOP-2EUIJG1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_timing_summary_routed.rpt -pb lab6_timing_summary_routed.pb -rpx lab6_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   3           
TIMING-20  Warning   Non-clocked latch               3           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: P_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.124        0.000                      0                  390        0.106        0.000                      0                  390        4.500        0.000                       0                   184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.124        0.000                      0                  390        0.106        0.000                      0                  390        4.500        0.000                       0                   184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 num1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 2.180ns (29.760%)  route 5.145ns (70.240%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  num1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.478     5.585 f  num1_reg_reg[12]/Q
                         net (fo=11, routed)          1.056     6.641    uart/num1_reg[15]_i_8_0[12]
    SLICE_X10Y50         LUT5 (Prop_lut5_I2_O)        0.323     6.964 f  uart/num1_reg[15]_i_90/O
                         net (fo=2, routed)           0.697     7.661    uart/num1_reg[15]_i_90_n_0
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.348     8.009 f  uart/num1_reg[15]_i_79/O
                         net (fo=2, routed)           0.861     8.870    uart/num1_reg[15]_i_79_n_0
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.994 r  uart/num1_reg[15]_i_57/O
                         net (fo=2, routed)           0.544     9.538    uart/num1_reg[15]_i_57_n_0
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     9.662 r  uart/num1_reg[15]_i_30/O
                         net (fo=1, routed)           0.000     9.662    uart/num1_reg[15]_i_30_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.212 r  uart/num1_reg_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.212    uart/num1_reg_reg[15]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  uart/num1_reg_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.100    11.425    uart/num1_reg_reg[15]_i_4_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.119    11.544 r  uart/ans[15]_i_1/O
                         net (fo=16, routed)          0.889    12.433    uart_n_6
    SLICE_X9Y44          FDRE                                         r  ans_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X9Y44          FDRE                                         r  ans_reg[0]/C
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X9Y44          FDRE (Setup_fdre_C_CE)      -0.413    14.556    ans_reg[0]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -12.433    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 num1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.308ns  (logic 2.180ns (29.829%)  route 5.128ns (70.171%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  num1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.478     5.585 f  num1_reg_reg[12]/Q
                         net (fo=11, routed)          1.056     6.641    uart/num1_reg[15]_i_8_0[12]
    SLICE_X10Y50         LUT5 (Prop_lut5_I2_O)        0.323     6.964 f  uart/num1_reg[15]_i_90/O
                         net (fo=2, routed)           0.697     7.661    uart/num1_reg[15]_i_90_n_0
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.348     8.009 f  uart/num1_reg[15]_i_79/O
                         net (fo=2, routed)           0.861     8.870    uart/num1_reg[15]_i_79_n_0
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.994 r  uart/num1_reg[15]_i_57/O
                         net (fo=2, routed)           0.544     9.538    uart/num1_reg[15]_i_57_n_0
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     9.662 r  uart/num1_reg[15]_i_30/O
                         net (fo=1, routed)           0.000     9.662    uart/num1_reg[15]_i_30_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.212 r  uart/num1_reg_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.212    uart/num1_reg_reg[15]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  uart/num1_reg_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.100    11.425    uart/num1_reg_reg[15]_i_4_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.119    11.544 r  uart/ans[15]_i_1/O
                         net (fo=16, routed)          0.872    12.416    uart_n_6
    SLICE_X9Y43          FDRE                                         r  ans_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  ans_reg[10]/C
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X9Y43          FDRE (Setup_fdre_C_CE)      -0.413    14.556    ans_reg[10]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 num1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.308ns  (logic 2.180ns (29.829%)  route 5.128ns (70.171%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  num1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.478     5.585 f  num1_reg_reg[12]/Q
                         net (fo=11, routed)          1.056     6.641    uart/num1_reg[15]_i_8_0[12]
    SLICE_X10Y50         LUT5 (Prop_lut5_I2_O)        0.323     6.964 f  uart/num1_reg[15]_i_90/O
                         net (fo=2, routed)           0.697     7.661    uart/num1_reg[15]_i_90_n_0
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.348     8.009 f  uart/num1_reg[15]_i_79/O
                         net (fo=2, routed)           0.861     8.870    uart/num1_reg[15]_i_79_n_0
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.994 r  uart/num1_reg[15]_i_57/O
                         net (fo=2, routed)           0.544     9.538    uart/num1_reg[15]_i_57_n_0
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     9.662 r  uart/num1_reg[15]_i_30/O
                         net (fo=1, routed)           0.000     9.662    uart/num1_reg[15]_i_30_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.212 r  uart/num1_reg_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.212    uart/num1_reg_reg[15]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  uart/num1_reg_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.100    11.425    uart/num1_reg_reg[15]_i_4_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.119    11.544 r  uart/ans[15]_i_1/O
                         net (fo=16, routed)          0.872    12.416    uart_n_6
    SLICE_X9Y43          FDRE                                         r  ans_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X9Y43          FDRE                                         r  ans_reg[11]/C
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X9Y43          FDRE (Setup_fdre_C_CE)      -0.413    14.556    ans_reg[11]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 num1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 2.180ns (29.756%)  route 5.146ns (70.244%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  num1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.478     5.585 f  num1_reg_reg[12]/Q
                         net (fo=11, routed)          1.056     6.641    uart/num1_reg[15]_i_8_0[12]
    SLICE_X10Y50         LUT5 (Prop_lut5_I2_O)        0.323     6.964 f  uart/num1_reg[15]_i_90/O
                         net (fo=2, routed)           0.697     7.661    uart/num1_reg[15]_i_90_n_0
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.348     8.009 f  uart/num1_reg[15]_i_79/O
                         net (fo=2, routed)           0.861     8.870    uart/num1_reg[15]_i_79_n_0
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.994 r  uart/num1_reg[15]_i_57/O
                         net (fo=2, routed)           0.544     9.538    uart/num1_reg[15]_i_57_n_0
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     9.662 r  uart/num1_reg[15]_i_30/O
                         net (fo=1, routed)           0.000     9.662    uart/num1_reg[15]_i_30_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.212 r  uart/num1_reg_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.212    uart/num1_reg_reg[15]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  uart/num1_reg_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.100    11.425    uart/num1_reg_reg[15]_i_4_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.119    11.544 r  uart/ans[15]_i_1/O
                         net (fo=16, routed)          0.890    12.434    uart_n_6
    SLICE_X8Y43          FDRE                                         r  ans_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  ans_reg[4]/C
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X8Y43          FDRE (Setup_fdre_C_CE)      -0.377    14.592    ans_reg[4]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -12.434    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 num1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 2.180ns (29.756%)  route 5.146ns (70.244%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  num1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.478     5.585 f  num1_reg_reg[12]/Q
                         net (fo=11, routed)          1.056     6.641    uart/num1_reg[15]_i_8_0[12]
    SLICE_X10Y50         LUT5 (Prop_lut5_I2_O)        0.323     6.964 f  uart/num1_reg[15]_i_90/O
                         net (fo=2, routed)           0.697     7.661    uart/num1_reg[15]_i_90_n_0
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.348     8.009 f  uart/num1_reg[15]_i_79/O
                         net (fo=2, routed)           0.861     8.870    uart/num1_reg[15]_i_79_n_0
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.994 r  uart/num1_reg[15]_i_57/O
                         net (fo=2, routed)           0.544     9.538    uart/num1_reg[15]_i_57_n_0
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     9.662 r  uart/num1_reg[15]_i_30/O
                         net (fo=1, routed)           0.000     9.662    uart/num1_reg[15]_i_30_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.212 r  uart/num1_reg_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.212    uart/num1_reg_reg[15]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  uart/num1_reg_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.100    11.425    uart/num1_reg_reg[15]_i_4_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.119    11.544 r  uart/ans[15]_i_1/O
                         net (fo=16, routed)          0.890    12.434    uart_n_6
    SLICE_X8Y43          FDRE                                         r  ans_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  ans_reg[5]/C
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X8Y43          FDRE (Setup_fdre_C_CE)      -0.377    14.592    ans_reg[5]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -12.434    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 num1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 2.180ns (29.756%)  route 5.146ns (70.244%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  num1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.478     5.585 f  num1_reg_reg[12]/Q
                         net (fo=11, routed)          1.056     6.641    uart/num1_reg[15]_i_8_0[12]
    SLICE_X10Y50         LUT5 (Prop_lut5_I2_O)        0.323     6.964 f  uart/num1_reg[15]_i_90/O
                         net (fo=2, routed)           0.697     7.661    uart/num1_reg[15]_i_90_n_0
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.348     8.009 f  uart/num1_reg[15]_i_79/O
                         net (fo=2, routed)           0.861     8.870    uart/num1_reg[15]_i_79_n_0
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.994 r  uart/num1_reg[15]_i_57/O
                         net (fo=2, routed)           0.544     9.538    uart/num1_reg[15]_i_57_n_0
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     9.662 r  uart/num1_reg[15]_i_30/O
                         net (fo=1, routed)           0.000     9.662    uart/num1_reg[15]_i_30_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.212 r  uart/num1_reg_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.212    uart/num1_reg_reg[15]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  uart/num1_reg_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.100    11.425    uart/num1_reg_reg[15]_i_4_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.119    11.544 r  uart/ans[15]_i_1/O
                         net (fo=16, routed)          0.890    12.434    uart_n_6
    SLICE_X8Y43          FDRE                                         r  ans_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  ans_reg[6]/C
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X8Y43          FDRE (Setup_fdre_C_CE)      -0.377    14.592    ans_reg[6]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -12.434    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 num1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 2.180ns (29.756%)  route 5.146ns (70.244%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  num1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.478     5.585 f  num1_reg_reg[12]/Q
                         net (fo=11, routed)          1.056     6.641    uart/num1_reg[15]_i_8_0[12]
    SLICE_X10Y50         LUT5 (Prop_lut5_I2_O)        0.323     6.964 f  uart/num1_reg[15]_i_90/O
                         net (fo=2, routed)           0.697     7.661    uart/num1_reg[15]_i_90_n_0
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.348     8.009 f  uart/num1_reg[15]_i_79/O
                         net (fo=2, routed)           0.861     8.870    uart/num1_reg[15]_i_79_n_0
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.994 r  uart/num1_reg[15]_i_57/O
                         net (fo=2, routed)           0.544     9.538    uart/num1_reg[15]_i_57_n_0
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     9.662 r  uart/num1_reg[15]_i_30/O
                         net (fo=1, routed)           0.000     9.662    uart/num1_reg[15]_i_30_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.212 r  uart/num1_reg_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.212    uart/num1_reg_reg[15]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  uart/num1_reg_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.100    11.425    uart/num1_reg_reg[15]_i_4_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.119    11.544 r  uart/ans[15]_i_1/O
                         net (fo=16, routed)          0.890    12.434    uart_n_6
    SLICE_X8Y43          FDRE                                         r  ans_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X8Y43          FDRE                                         r  ans_reg[9]/C
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X8Y43          FDRE (Setup_fdre_C_CE)      -0.377    14.592    ans_reg[9]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -12.434    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 num1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 2.180ns (30.130%)  route 5.055ns (69.870%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  num1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.478     5.585 f  num1_reg_reg[12]/Q
                         net (fo=11, routed)          1.056     6.641    uart/num1_reg[15]_i_8_0[12]
    SLICE_X10Y50         LUT5 (Prop_lut5_I2_O)        0.323     6.964 f  uart/num1_reg[15]_i_90/O
                         net (fo=2, routed)           0.697     7.661    uart/num1_reg[15]_i_90_n_0
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.348     8.009 f  uart/num1_reg[15]_i_79/O
                         net (fo=2, routed)           0.861     8.870    uart/num1_reg[15]_i_79_n_0
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.994 r  uart/num1_reg[15]_i_57/O
                         net (fo=2, routed)           0.544     9.538    uart/num1_reg[15]_i_57_n_0
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     9.662 r  uart/num1_reg[15]_i_30/O
                         net (fo=1, routed)           0.000     9.662    uart/num1_reg[15]_i_30_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.212 r  uart/num1_reg_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.212    uart/num1_reg_reg[15]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  uart/num1_reg_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.100    11.425    uart/num1_reg_reg[15]_i_4_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.119    11.544 r  uart/ans[15]_i_1/O
                         net (fo=16, routed)          0.799    12.343    uart_n_6
    SLICE_X7Y45          FDRE                                         r  ans_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.520    14.892    clk_IBUF_BUFG
    SLICE_X7Y45          FDRE                                         r  ans_reg[12]/C
                         clock pessimism              0.180    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.413    14.623    ans_reg[12]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 num1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 2.180ns (30.130%)  route 5.055ns (69.870%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  num1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.478     5.585 f  num1_reg_reg[12]/Q
                         net (fo=11, routed)          1.056     6.641    uart/num1_reg[15]_i_8_0[12]
    SLICE_X10Y50         LUT5 (Prop_lut5_I2_O)        0.323     6.964 f  uart/num1_reg[15]_i_90/O
                         net (fo=2, routed)           0.697     7.661    uart/num1_reg[15]_i_90_n_0
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.348     8.009 f  uart/num1_reg[15]_i_79/O
                         net (fo=2, routed)           0.861     8.870    uart/num1_reg[15]_i_79_n_0
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.994 r  uart/num1_reg[15]_i_57/O
                         net (fo=2, routed)           0.544     9.538    uart/num1_reg[15]_i_57_n_0
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     9.662 r  uart/num1_reg[15]_i_30/O
                         net (fo=1, routed)           0.000     9.662    uart/num1_reg[15]_i_30_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.212 r  uart/num1_reg_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.212    uart/num1_reg_reg[15]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  uart/num1_reg_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.100    11.425    uart/num1_reg_reg[15]_i_4_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.119    11.544 r  uart/ans[15]_i_1/O
                         net (fo=16, routed)          0.799    12.343    uart_n_6
    SLICE_X7Y45          FDRE                                         r  ans_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.520    14.892    clk_IBUF_BUFG
    SLICE_X7Y45          FDRE                                         r  ans_reg[13]/C
                         clock pessimism              0.180    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.413    14.623    ans_reg[13]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 num1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 2.180ns (30.130%)  route 5.055ns (69.870%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.556     5.107    clk_IBUF_BUFG
    SLICE_X8Y52          FDRE                                         r  num1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.478     5.585 f  num1_reg_reg[12]/Q
                         net (fo=11, routed)          1.056     6.641    uart/num1_reg[15]_i_8_0[12]
    SLICE_X10Y50         LUT5 (Prop_lut5_I2_O)        0.323     6.964 f  uart/num1_reg[15]_i_90/O
                         net (fo=2, routed)           0.697     7.661    uart/num1_reg[15]_i_90_n_0
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.348     8.009 f  uart/num1_reg[15]_i_79/O
                         net (fo=2, routed)           0.861     8.870    uart/num1_reg[15]_i_79_n_0
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.994 r  uart/num1_reg[15]_i_57/O
                         net (fo=2, routed)           0.544     9.538    uart/num1_reg[15]_i_57_n_0
    SLICE_X11Y48         LUT4 (Prop_lut4_I1_O)        0.124     9.662 r  uart/num1_reg[15]_i_30/O
                         net (fo=1, routed)           0.000     9.662    uart/num1_reg[15]_i_30_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.212 r  uart/num1_reg_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.212    uart/num1_reg_reg[15]_i_7_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.326 r  uart/num1_reg_reg[15]_i_4/CO[3]
                         net (fo=2, routed)           1.100    11.425    uart/num1_reg_reg[15]_i_4_n_0
    SLICE_X7Y47          LUT5 (Prop_lut5_I2_O)        0.119    11.544 r  uart/ans[15]_i_1/O
                         net (fo=16, routed)          0.799    12.343    uart_n_6
    SLICE_X7Y45          FDRE                                         r  ans_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.520    14.892    clk_IBUF_BUFG
    SLICE_X7Y45          FDRE                                         r  ans_reg[15]/C
                         clock pessimism              0.180    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X7Y45          FDRE (Setup_fdre_C_CE)      -0.413    14.623    ans_reg[15]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                  2.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 init_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.598     1.511    clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  init_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  init_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.773    init_counter_reg[11]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  init_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    init_counter_reg[8]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  init_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    init_counter_reg[12]_i_1_n_7
    SLICE_X1Y50          FDRE                                         r  init_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  init_counter_reg[12]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    init_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.440%)  route 0.307ns (68.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.595     1.508    uart/clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  uart/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  uart/rx_data_reg[3]/Q
                         net (fo=7, routed)           0.307     1.957    rx_byte[3]
    SLICE_X4Y50          FDRE                                         r  rx_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.861     2.019    clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  rx_temp_reg[3]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.066     1.840    rx_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 init_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.598     1.511    clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  init_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  init_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.773    init_counter_reg[11]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  init_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    init_counter_reg[8]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  init_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    init_counter_reg[12]_i_1_n_5
    SLICE_X1Y50          FDRE                                         r  init_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  init_counter_reg[14]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    init_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 ans_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[67][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X7Y45          FDRE                                         r  ans_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ans_reg[15]/Q
                         net (fo=7, routed)           0.077     1.727    p_0_in[3]
    SLICE_X6Y45          LUT4 (Prop_lut4_I1_O)        0.045     1.772 r  data[67][6]_i_2/O
                         net (fo=1, routed)           0.000     1.772    data[67][6]_i_2_n_0
    SLICE_X6Y45          FDRE                                         r  data_reg[67][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.866     2.024    clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  data_reg[67][6]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X6Y45          FDRE (Hold_fdre_C_D)         0.121     1.642    data_reg[67][6]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 init_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.598     1.511    clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  init_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  init_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.773    init_counter_reg[11]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  init_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    init_counter_reg[8]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  init_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    init_counter_reg[12]_i_1_n_6
    SLICE_X1Y50          FDRE                                         r  init_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  init_counter_reg[13]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    init_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 init_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.598     1.511    clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  init_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  init_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.773    init_counter_reg[11]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  init_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    init_counter_reg[8]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  init_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    init_counter_reg[12]_i_1_n_4
    SLICE_X1Y50          FDRE                                         r  init_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y50          FDRE                                         r  init_counter_reg[15]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    init_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 init_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.598     1.511    clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  init_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  init_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.773    init_counter_reg[11]
    SLICE_X1Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  init_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    init_counter_reg[8]_i_1_n_0
    SLICE_X1Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  init_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    init_counter_reg[12]_i_1_n_0
    SLICE_X1Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  init_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    init_counter_reg[16]_i_1_n_7
    SLICE_X1Y51          FDRE                                         r  init_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.863     2.021    clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  init_counter_reg[16]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    init_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ans_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_reg[70][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.568     1.481    clk_IBUF_BUFG
    SLICE_X9Y44          FDRE                                         r  ans_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  ans_reg[0]/Q
                         net (fo=4, routed)           0.110     1.733    ans_reg_n_0_[0]
    SLICE_X8Y44          LUT5 (Prop_lut5_I0_O)        0.045     1.778 r  data[70][2]_i_1/O
                         net (fo=1, routed)           0.000     1.778    data[70][2]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  data_reg[70][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.838     1.996    clk_IBUF_BUFG
    SLICE_X8Y44          FDRE                                         r  data_reg[70][2]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X8Y44          FDRE (Hold_fdre_C_D)         0.120     1.614    data_reg[70][2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart/tx_clk_divider_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/tx_clk_divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.596     1.509    uart/clk_IBUF_BUFG
    SLICE_X0Y41          FDSE                                         r  uart/tx_clk_divider_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDSE (Prop_fdse_C_Q)         0.141     1.650 r  uart/tx_clk_divider_reg[9]/Q
                         net (fo=4, routed)           0.088     1.739    uart/tx_clk_divider[9]
    SLICE_X1Y41          LUT6 (Prop_lut6_I1_O)        0.045     1.784 r  uart/tx_clk_divider[10]_i_2/O
                         net (fo=1, routed)           0.000     1.784    uart/tx_clk_divider[10]_i_2_n_0
    SLICE_X1Y41          FDRE                                         r  uart/tx_clk_divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.867     2.025    uart/clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  uart/tx_clk_divider_reg[10]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.091     1.613    uart/tx_clk_divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uart/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.747%)  route 0.137ns (49.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.592     1.505    uart/clk_IBUF_BUFG
    SLICE_X3Y51          FDRE                                         r  uart/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  uart/rx_data_reg[7]/Q
                         net (fo=10, routed)          0.137     1.783    rx_byte[7]
    SLICE_X4Y50          FDRE                                         r  rx_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.861     2.019    clk_IBUF_BUFG
    SLICE_X4Y50          FDRE                                         r  rx_temp_reg[7]/C
                         clock pessimism             -0.478     1.540    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.072     1.612    rx_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y44     FSM_sequential_Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y43     FSM_sequential_Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y47     P_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y47     P_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y47     P_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y44     ans_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y43     ans_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y43     ans_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y45     ans_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44     FSM_sequential_Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44     FSM_sequential_Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43     FSM_sequential_Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43     FSM_sequential_Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y47     P_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y47     P_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y47     P_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y47     P_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y47     P_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y47     P_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44     FSM_sequential_Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44     FSM_sequential_Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43     FSM_sequential_Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43     FSM_sequential_Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y47     P_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y47     P_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y47     P_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y47     P_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y47     P_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y47     P_reg[2]/C



