# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../lab3_vivado.srcs/sources_1/new/axi4_lite_salve.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/axi4_lite_slave_bram.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/axi4_lite_slave_conf.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/axi4_stream_slave_bram.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/booth4_op_generator.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/booth4wallace_multiplier_nbit.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/bram_access_arbiter.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/brent_kung_adder_nbit.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/data_ram_behav.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/fir_core.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/fir_top.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/gp_unit.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/onebit_adder.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/op_3_to_2_nbit.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/op_n_to_2_nbit.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/op_n_to_2_nbit_onestage.sv" \
"../../../../lab3_vivado.srcs/sources_1/new/tap_ram_behav.sv" \
"../../../../lab3_vivado.srcs/sim_1/new/tb_fir.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
