<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <title>Telescopic Cascode Differential Amplifier | Analog IC Design</title>
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <script src="https://cdn.tailwindcss.com"></script>
</head>

<body class="bg-gray-50 text-gray-900">

<!-- HEADER -->
<header class="bg-slate-900 text-white py-8 text-center">
  <h1 class="text-3xl font-bold">
    Telescopic Cascode Differential Amplifier
  </h1>
  <p class="mt-2 text-lg">
    Advanced Analog IC Design – Cadence Virtuoso
  </p>
  <a href="../index.html" class="text-sky-400 hover:underline mt-3 inline-block">
    ← Back to Portfolio
  </a>
</header>

<!-- CONTENT -->
<main class="max-w-5xl mx-auto px-6 py-10 space-y-16">

  <!-- PROJECT OVERVIEW -->
  <section>
    <h2 class="text-2xl font-semibold mb-4">Project Overview</h2>
    <p class="leading-relaxed">
      This project focuses on the design and analysis of a
      <strong>telescopic cascode differential amplifier</strong> with full
      transistor-level biasing circuits. The design meets stringent
      specifications on gain, bandwidth, PSRR, CMRR, and slew rate under
      realistic load conditions using Cadence Spectre simulations.
    </p>
  </section>

  <!-- ARCHITECTURE -->
  <section>
    <h2 class="text-2xl font-semibold mb-6">Circuit Architecture</h2>

    <img src="../assets/project-2/architecture.png"
         alt="Telescopic Cascode Architecture"
         class="w-full rounded-lg shadow-lg mb-4">

    <p class="text-gray-700">
      Complete schematic of the telescopic cascode differential amplifier
      including bias generation circuits (Vbp1, Vbp2, Vbn1, Vbn2).
      The topology is optimized for high gain and low power consumption
      while maintaining sufficient output swing.
    </p>
  </section>

  <!-- GAIN VS FREQUENCY -->
  <section>
    <h2 class="text-2xl font-semibold mb-6">AC Performance – Gain & Bandwidth</h2>

    <img src="../assets/project-2/gain_vs_freq.png"
         alt="Gain vs Frequency"
         class="w-full rounded-lg shadow-lg mb-4">

    <p class="text-gray-700">
      Gain versus frequency response for different input common-mode voltages
      (1.5V–2V). The amplifier achieves a DC gain exceeding 50 dB and a
      unity-gain bandwidth greater than 50 MHz with a 1 pF load capacitor.
    </p>
  </section>

  <!-- PHASE MARGIN -->
  <section>
    <h2 class="text-2xl font-semibold mb-6">Stability Analysis</h2>

    <img src="../assets/project-2/phase_margin.png"
         alt="Phase Margin"
         class="w-full rounded-lg shadow-lg mb-4">

    <p class="text-gray-700">
      Phase margin plot at V<sub>CM</sub> = 1.5 V and V<sub>DD</sub> = 3 V.
      Adequate phase margin confirms stable closed-loop operation under
      nominal bias conditions.
    </p>
  </section>

  <!-- PSRR & CMRR -->
  <section>
    <h2 class="text-2xl font-semibold mb-6">PSRR & CMRR Performance</h2>

    <div class="space-y-10">

      <div>
        <img src="../assets/project-2/psrr_plus.png"
             alt="PSRR+"
             class="w-full rounded-lg shadow-lg mb-3">
        <p class="text-gray-700">
          PSRR+ response showing strong rejection of supply noise from the
          positive supply rail across frequency.
        </p>
      </div>

      <div>
        <img src="../assets/project-2/psrr_minus.png"
             alt="PSRR-"
             class="w-full rounded-lg shadow-lg mb-3">
        <p class="text-gray-700">
          PSRR− response demonstrating robustness against noise injected
          from the negative supply rail.
        </p>
      </div>

      <div>
        <img src="../assets/project-2/cmrr.png"
             alt="CMRR"
             class="w-full rounded-lg shadow-lg mb-3">
        <p class="text-gray-700">
          Common-mode rejection ratio (CMRR) plot indicating excellent
          suppression of common-mode signals across the operating bandwidth.
        </p>
      </div>

    </div>
  </section>

  <!-- SLEW RATE -->
  <section>
    <h2 class="text-2xl font-semibold mb-6">Transient & Slew Rate Analysis</h2>

    <img src="../assets/project-2/slew_rate.png"
         alt="Slew Rate"
         class="w-full rounded-lg shadow-lg mb-4">

    <p class="text-gray-700">
      Slew rate measurement in unity-gain configuration using a large-signal
      step input. The measured slew rate is approximately
      <strong>1.93 MV/s</strong>, ensuring accurate tracking of fast-changing
      input signals without distortion.
    </p>
  </section>

</main>

<!-- FOOTER -->
<footer class="bg-slate-900 text-white text-center py-6">
  <p>© 2025 Manjusri Sridhara | Analog / RF IC Design Portfolio</p>
</footer>

</body>
</html>
