

================================================================
== Vitis HLS Report for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_ReLU_config5_s'
================================================================
* Date:           Sun Apr 28 20:42:15 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.614 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      106|      106|  0.530 us|  0.530 us|  106|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      104|      104|         2|          1|          1|   104|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      188|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       63|     -|
|Register             |        -|      -|       11|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       11|      251|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_8_fu_95_p2                      |         +|   0|  0|  14|           7|           1|
    |ap_condition_101                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_89_p2                |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln51_10_fu_228_p2            |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_8_fu_192_p2             |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_9_fu_210_p2             |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln51_fu_174_p2               |      icmp|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |out_data_10_fu_198_p3             |    select|   0|  0|  15|           1|          15|
    |out_data_12_fu_216_p3             |    select|   0|  0|  15|           1|          15|
    |out_data_14_fu_234_p3             |    select|   0|  0|  15|           1|          15|
    |out_data_8_fu_180_p3              |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 188|          86|          76|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|    7|         14|
    |i_fu_64                  |   9|          2|    7|         14|
    |layer2_out_blk_n         |   9|          2|    1|          2|
    |layer5_out_blk_n         |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   19|         38|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_64                  |  7|   0|    7|          0|
    |start_once_reg           |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 11|   0|   11|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config5>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config5>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config5>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config5>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config5>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config5>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config5>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config5>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config5>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config5>|  return value|
|layer2_out_dout            |   in|   64|     ap_fifo|                                                            layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|    8|     ap_fifo|                                                            layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|    8|     ap_fifo|                                                            layer2_out|       pointer|
|layer2_out_empty_n         |   in|    1|     ap_fifo|                                                            layer2_out|       pointer|
|layer2_out_read            |  out|    1|     ap_fifo|                                                            layer2_out|       pointer|
|layer5_out_din             |  out|   64|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    8|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    8|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_full_n          |   in|    1|     ap_fifo|                                                            layer5_out|       pointer|
|layer5_out_write           |  out|    1|     ap_fifo|                                                            layer5_out|       pointer|
+---------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer5_out, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer2_out, void @empty, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln41 = store i7 0, i7 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 8 'store' 'store_ln41' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 10 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%icmp_ln41 = icmp_eq  i7 %i_7, i7 104" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%i_8 = add i7 %i_7, i7 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 12 'add' 'i_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.body4.split, void %for.end14" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 13 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln41 = store i7 %i_8, i7 %i" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 14 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 42 'ret' 'ret_ln59' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 15 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 104, i64 104, i64 104" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 17 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.26ns)   --->   "%layer2_out_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %layer2_out" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 18 'read' 'layer2_out_read' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 104> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%in_data = trunc i64 %layer2_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 19 'trunc' 'in_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln44_8 = trunc i64 %layer2_out_read" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 20 'trunc' 'trunc_ln44_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%in_data_11 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer2_out_read, i32 32, i32 47" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 21 'partselect' 'in_data_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%in_data_12 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer2_out_read, i32 48, i32 63" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 22 'partselect' 'in_data_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in_data_10 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer2_out_read, i32 16, i32 31" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 23 'partselect' 'in_data_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln44_s = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %layer2_out_read, i32 16, i32 30" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 24 'partselect' 'trunc_ln44_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln44_6 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %layer2_out_read, i32 32, i32 46" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 25 'partselect' 'trunc_ln44_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln44_7 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %layer2_out_read, i32 48, i32 62" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 26 'partselect' 'trunc_ln44_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%icmp_ln51 = icmp_sgt  i16 %in_data, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 27 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.29ns)   --->   "%out_data_8 = select i1 %icmp_ln51, i15 %trunc_ln44_8, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 28 'select' 'out_data_8' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i15 %out_data_8" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 29 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%icmp_ln51_8 = icmp_sgt  i16 %in_data_10, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 30 'icmp' 'icmp_ln51_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.29ns)   --->   "%out_data_10 = select i1 %icmp_ln51_8, i15 %trunc_ln44_s, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 31 'select' 'out_data_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln45_4 = zext i15 %out_data_10" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 32 'zext' 'zext_ln45_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.78ns)   --->   "%icmp_ln51_9 = icmp_sgt  i16 %in_data_11, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 33 'icmp' 'icmp_ln51_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.29ns)   --->   "%out_data_12 = select i1 %icmp_ln51_9, i15 %trunc_ln44_6, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 34 'select' 'out_data_12' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln45_5 = zext i15 %out_data_12" [firmware/nnet_utils/nnet_activation_stream.h:45]   --->   Operation 35 'zext' 'zext_ln45_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.78ns)   --->   "%icmp_ln51_10 = icmp_sgt  i16 %in_data_12, i16 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 36 'icmp' 'icmp_ln51_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.29ns)   --->   "%out_data_14 = select i1 %icmp_ln51_10, i15 %trunc_ln44_7, i15 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 37 'select' 'out_data_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln57_s = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i15.i16.i16.i16, i15 %out_data_14, i16 %zext_ln45_5, i16 %zext_ln45_4, i16 %zext_ln45" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 38 'bitconcatenate' 'or_ln57_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i63 %or_ln57_s" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 39 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.26ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %layer5_out, i64 %zext_ln57" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 40 'write' 'write_ln57' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 104> <FIFO>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body4" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 41 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010]
specinterface_ln0      (specinterface    ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
store_ln41             (store            ) [ 000]
br_ln41                (br               ) [ 000]
i_7                    (load             ) [ 000]
icmp_ln41              (icmp             ) [ 010]
i_8                    (add              ) [ 000]
br_ln41                (br               ) [ 000]
store_ln41             (store            ) [ 000]
specpipeline_ln42      (specpipeline     ) [ 000]
speclooptripcount_ln41 (speclooptripcount) [ 000]
specloopname_ln41      (specloopname     ) [ 000]
layer2_out_read        (read             ) [ 000]
in_data                (trunc            ) [ 000]
trunc_ln44_8           (trunc            ) [ 000]
in_data_11             (partselect       ) [ 000]
in_data_12             (partselect       ) [ 000]
in_data_10             (partselect       ) [ 000]
trunc_ln44_s           (partselect       ) [ 000]
trunc_ln44_6           (partselect       ) [ 000]
trunc_ln44_7           (partselect       ) [ 000]
icmp_ln51              (icmp             ) [ 000]
out_data_8             (select           ) [ 000]
zext_ln45              (zext             ) [ 000]
icmp_ln51_8            (icmp             ) [ 000]
out_data_10            (select           ) [ 000]
zext_ln45_4            (zext             ) [ 000]
icmp_ln51_9            (icmp             ) [ 000]
out_data_12            (select           ) [ 000]
zext_ln45_5            (zext             ) [ 000]
icmp_ln51_10           (icmp             ) [ 000]
out_data_14            (select           ) [ 000]
or_ln57_s              (bitconcatenate   ) [ 000]
zext_ln57              (zext             ) [ 000]
write_ln57             (write            ) [ 000]
br_ln41                (br               ) [ 000]
ret_ln59               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer5_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i15.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="layer2_out_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_out_read/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln57_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="0" index="2" bw="63" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln41_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="7" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_7_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="7" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln41_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="7" slack="0"/>
<pin id="91" dir="0" index="1" bw="7" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="i_8_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln41_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="0" index="1" bw="7" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="in_data_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_data/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="trunc_ln44_8_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44_8/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_data_11_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="7" slack="0"/>
<pin id="118" dir="0" index="3" bw="7" slack="0"/>
<pin id="119" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_data_11/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="in_data_12_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="7" slack="0"/>
<pin id="128" dir="0" index="3" bw="7" slack="0"/>
<pin id="129" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_data_12/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="in_data_10_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="0" index="2" bw="6" slack="0"/>
<pin id="138" dir="0" index="3" bw="6" slack="0"/>
<pin id="139" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_data_10/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln44_s_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="15" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="0" index="2" bw="6" slack="0"/>
<pin id="148" dir="0" index="3" bw="6" slack="0"/>
<pin id="149" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_s/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln44_6_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="15" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="0" index="3" bw="7" slack="0"/>
<pin id="159" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_6/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln44_7_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="15" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="0" index="3" bw="7" slack="0"/>
<pin id="169" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_7/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln51_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="out_data_8_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="15" slack="0"/>
<pin id="183" dir="0" index="2" bw="15" slack="0"/>
<pin id="184" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_8/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln45_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="15" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln51_8_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_8/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="out_data_10_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="15" slack="0"/>
<pin id="201" dir="0" index="2" bw="15" slack="0"/>
<pin id="202" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_10/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln45_4_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="15" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_4/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln51_9_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_9/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="out_data_12_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="15" slack="0"/>
<pin id="219" dir="0" index="2" bw="15" slack="0"/>
<pin id="220" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_12/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln45_5_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="15" slack="0"/>
<pin id="226" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_5/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln51_10_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_10/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="out_data_14_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="15" slack="0"/>
<pin id="237" dir="0" index="2" bw="15" slack="0"/>
<pin id="238" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_data_14/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="or_ln57_s_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="63" slack="0"/>
<pin id="244" dir="0" index="1" bw="15" slack="0"/>
<pin id="245" dir="0" index="2" bw="15" slack="0"/>
<pin id="246" dir="0" index="3" bw="15" slack="0"/>
<pin id="247" dir="0" index="4" bw="15" slack="0"/>
<pin id="248" dir="1" index="5" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln57_s/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln57_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="63" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="i_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="0"/>
<pin id="261" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="62" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="86" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="86" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="95" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="68" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="68" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="68" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="68" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="68" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="68" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="68" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="52" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="68" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="54" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="178"><net_src comp="106" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="110" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="58" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="134" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="144" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="58" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="114" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="56" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="154" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="124" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="164" pin="4"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="249"><net_src comp="60" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="234" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="224" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="206" pin="1"/><net_sink comp="242" pin=3"/></net>

<net id="253"><net_src comp="188" pin="1"/><net_sink comp="242" pin=4"/></net>

<net id="257"><net_src comp="242" pin="5"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="262"><net_src comp="64" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="101" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer5_out | {2 }
 - Input state : 
	Port: relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,ReLU_config5> : layer2_out | {2 }
  - Chain level:
	State 1
		store_ln41 : 1
		i_7 : 1
		icmp_ln41 : 2
		i_8 : 2
		br_ln41 : 3
		store_ln41 : 3
	State 2
		icmp_ln51 : 1
		out_data_8 : 2
		zext_ln45 : 3
		icmp_ln51_8 : 1
		out_data_10 : 2
		zext_ln45_4 : 3
		icmp_ln51_9 : 1
		out_data_12 : 2
		zext_ln45_5 : 3
		icmp_ln51_10 : 1
		out_data_14 : 2
		or_ln57_s : 4
		zext_ln57 : 5
		write_ln57 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       icmp_ln41_fu_89      |    0    |    14   |
|          |      icmp_ln51_fu_174      |    0    |    23   |
|   icmp   |     icmp_ln51_8_fu_192     |    0    |    23   |
|          |     icmp_ln51_9_fu_210     |    0    |    23   |
|          |     icmp_ln51_10_fu_228    |    0    |    23   |
|----------|----------------------------|---------|---------|
|          |      out_data_8_fu_180     |    0    |    15   |
|  select  |     out_data_10_fu_198     |    0    |    15   |
|          |     out_data_12_fu_216     |    0    |    15   |
|          |     out_data_14_fu_234     |    0    |    15   |
|----------|----------------------------|---------|---------|
|    add   |          i_8_fu_95         |    0    |    14   |
|----------|----------------------------|---------|---------|
|   read   | layer2_out_read_read_fu_68 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln57_write_fu_74   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |       in_data_fu_106       |    0    |    0    |
|          |     trunc_ln44_8_fu_110    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      in_data_11_fu_114     |    0    |    0    |
|          |      in_data_12_fu_124     |    0    |    0    |
|partselect|      in_data_10_fu_134     |    0    |    0    |
|          |     trunc_ln44_s_fu_144    |    0    |    0    |
|          |     trunc_ln44_6_fu_154    |    0    |    0    |
|          |     trunc_ln44_7_fu_164    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln45_fu_188      |    0    |    0    |
|   zext   |     zext_ln45_4_fu_206     |    0    |    0    |
|          |     zext_ln45_5_fu_224     |    0    |    0    |
|          |      zext_ln57_fu_254      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|      or_ln57_s_fu_242      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   180   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_259|    7   |
+---------+--------+
|  Total  |    7   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   180  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    7   |    -   |
+-----------+--------+--------+
|   Total   |    7   |   180  |
+-----------+--------+--------+
