Analysis & Elaboration report for pipelined_cpu_p2
Tue Oct 22 19:02:28 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for top:dut|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1
  6. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|controller:c|flipfloprc:flushedregsE
  7. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|controller:c|flipflopr:regsE
  8. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|controller:c|flipflopr:condregE
  9. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|controller:c|flipflopr:flagsreg
 10. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|controller:c|flipflopr:regsM
 11. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|controller:c|flipflopr:regsW
 12. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux2:pcnextmux
 13. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux2:branchmux
 14. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopenr:pcreg
 15. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|adder:pcadd
 16. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopenrc:instrreg
 17. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux2:ra1mux
 18. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux2:ra2mux
 19. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:rd1reg
 20. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:rd2reg
 21. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:immreg
 22. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:wa3ereg
 23. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:ra1reg
 24. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:ra2reg
 25. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux3:byp1mux
 26. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux3:byp2mux
 27. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux2:srcbmux
 28. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:aluresreg
 29. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:wdreg
 30. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:wa3mreg
 31. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:aluoutreg
 32. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:rdreg
 33. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:wa3wreg
 34. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux2:resmux
 35. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|eqcmp:m0
 36. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|eqcmp:m1
 37. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|eqcmp:m2
 38. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|eqcmp:m3
 39. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|eqcmp:m4a
 40. Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|eqcmp:m4b
 41. Parameter Settings for User Entity Instance: top:dut|RAMMemory:ram1|altsyncram:altsyncram_component
 42. altsyncram Parameter Settings by Entity Instance
 43. Analysis & Elaboration Settings
 44. Port Connectivity Checks: "top:dut|RAMMemory:ram1"
 45. Port Connectivity Checks: "top:dut|cpu:cpu|datapath:dp|mux2:ra1mux"
 46. Port Connectivity Checks: "top:dut|cpu:cpu|datapath:dp|adder:pcadd"
 47. Port Connectivity Checks: "top:dut|cpu:cpu|datapath:dp"
 48. Port Connectivity Checks: "top:dut"
 49. In-System Memory Content Editor Settings
 50. Analysis & Elaboration Messages
 51. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                 ;
+-------------------------------+------------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue Oct 22 19:02:28 2024          ;
; Quartus Prime Version         ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                 ; pipelined_cpu_p2                               ;
; Top-level Entity Name         ; pipeline_tb                                    ;
; Family                        ; Cyclone V                                      ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                      ;
; Total registers               ; N/A until Partition Merge                      ;
; Total pins                    ; N/A until Partition Merge                      ;
; Total virtual pins            ; N/A until Partition Merge                      ;
; Total block memory bits       ; N/A until Partition Merge                      ;
; Total PLLs                    ; N/A until Partition Merge                      ;
; Total DLLs                    ; N/A until Partition Merge                      ;
+-------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pipeline_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pipeline_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pipeline_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pipeline_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pipeline_tb|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top:dut|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|controller:c|flipfloprc:flushedregsE ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|controller:c|flipflopr:regsE ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|controller:c|flipflopr:condregE ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|controller:c|flipflopr:flagsreg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|controller:c|flipflopr:regsM ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|controller:c|flipflopr:regsW ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux2:pcnextmux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux2:branchmux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopenr:pcreg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|adder:pcadd ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopenrc:instrreg ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux2:ra1mux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux2:ra2mux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:rd1reg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:rd2reg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:immreg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:wa3ereg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:ra1reg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:ra2reg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux3:byp1mux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux3:byp2mux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux2:srcbmux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:aluresreg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:wdreg ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:wa3mreg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:aluoutreg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:rdreg ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|flipflopr:wa3wreg ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|mux2:resmux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|eqcmp:m0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|eqcmp:m1 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|eqcmp:m2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|eqcmp:m3 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|eqcmp:m4a ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|cpu:cpu|datapath:dp|eqcmp:m4b ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:dut|RAMMemory:ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; RAM.mif              ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_naq1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 1                                                      ;
; Entity Instance                           ; top:dut|RAMMemory:ram1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; pipeline_tb        ; pipelined_cpu_p2   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut|RAMMemory:ram1"                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut|cpu:cpu|datapath:dp|mux2:ra1mux" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut|cpu:cpu|datapath:dp|adder:pcadd" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                          ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                          ;
; b[2]     ; Input ; Info     ; Stuck at VCC                          ;
+----------+-------+----------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut|cpu:cpu|datapath:dp"                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; InstrD[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:dut"                                                                                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clk        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; WriteDataM ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DataAdrM   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemWriteM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                          ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                    ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------+
; 0              ; NONE        ; 32    ; 65536 ; Read/Write ; top:dut|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Tue Oct 22 19:02:13 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_cpu_p2 -c pipelined_cpu_p2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mux3.sv
    Info (12023): Found entity 1: mux3 File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/mux3.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multi.sv
    Info (12023): Found entity 1: multi File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/multi.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipfloprc.sv
    Info (12023): Found entity 1: flipfloprc File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/flipfloprc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipflopr.sv
    Info (12023): Found entity 1: flipflopr File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/flipflopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipflopenrc.sv
    Info (12023): Found entity 1: flipflopenrc File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/flipflopenrc.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipflopenr.sv
    Info (12023): Found entity 1: flipflopenr File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/flipflopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file eqcmp.sv
    Info (12023): Found entity 1: eqcmp File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/eqcmp.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divid.sv
    Info (12023): Found entity 1: divid File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/divid.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazard.sv
    Info (12023): Found entity 1: hazard File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/hazard.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conditional.sv
    Info (12023): Found entity 1: conditional File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/conditional.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cpu.sv
    Info (12023): Found entity 1: cpu File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/cpu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dmem.sv
    Info (12023): Found entity 1: dmem File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/dmem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/top.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/imem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rammemory.sv
    Info (12023): Found entity 1: RAMMemory File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/RAMMemory.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram_tb.sv
    Info (12023): Found entity 1: ram_tb File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/ram_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_tb.sv
    Info (12023): Found entity 1: pipeline_tb File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/pipeline_tb.sv Line: 3
Warning (10236): Verilog HDL Implicit Net warning at controller.sv(88): created implicit net for "PCSrcGatedE" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv Line: 88
Info (12127): Elaborating entity "pipeline_tb" for the top level hierarchy
Warning (10175): Verilog HDL warning at pipeline_tb.sv(36): ignoring unsupported system task File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/pipeline_tb.sv Line: 36
Warning (10175): Verilog HDL warning at pipeline_tb.sv(49): ignoring unsupported system task File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/pipeline_tb.sv Line: 49
Info (12128): Elaborating entity "top" for hierarchy "top:dut" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/pipeline_tb.sv Line: 17
Info (12128): Elaborating entity "cpu" for hierarchy "top:dut|cpu:cpu" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/top.sv Line: 8
Info (12128): Elaborating entity "controller" for hierarchy "top:dut|cpu:cpu|controller:c" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/cpu.sv Line: 19
Info (12128): Elaborating entity "flipfloprc" for hierarchy "top:dut|cpu:cpu|controller:c|flipfloprc:flushedregsE" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv Line: 73
Info (12128): Elaborating entity "flipflopr" for hierarchy "top:dut|cpu:cpu|controller:c|flipflopr:regsE" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv Line: 78
Info (12128): Elaborating entity "flipflopr" for hierarchy "top:dut|cpu:cpu|controller:c|flipflopr:condregE" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv Line: 80
Info (12128): Elaborating entity "conditional" for hierarchy "top:dut|cpu:cpu|controller:c|conditional:Cond" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/controller.sv Line: 84
Info (12128): Elaborating entity "datapath" for hierarchy "top:dut|cpu:cpu|datapath:dp" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/cpu.sv Line: 24
Info (12128): Elaborating entity "mux2" for hierarchy "top:dut|cpu:cpu|datapath:dp|mux2:pcnextmux" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv Line: 26
Info (12128): Elaborating entity "flipflopenr" for hierarchy "top:dut|cpu:cpu|datapath:dp|flipflopenr:pcreg" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv Line: 28
Info (12128): Elaborating entity "adder" for hierarchy "top:dut|cpu:cpu|datapath:dp|adder:pcadd" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv Line: 29
Info (12128): Elaborating entity "flipflopenrc" for hierarchy "top:dut|cpu:cpu|datapath:dp|flipflopenrc:instrreg" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv Line: 33
Info (12128): Elaborating entity "mux2" for hierarchy "top:dut|cpu:cpu|datapath:dp|mux2:ra1mux" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv Line: 34
Info (12128): Elaborating entity "regfile" for hierarchy "top:dut|cpu:cpu|datapath:dp|regfile:rf" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv Line: 36
Info (12128): Elaborating entity "extend" for hierarchy "top:dut|cpu:cpu|datapath:dp|extend:ext" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv Line: 37
Info (12128): Elaborating entity "flipflopr" for hierarchy "top:dut|cpu:cpu|datapath:dp|flipflopr:rd1reg" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv Line: 40
Info (12128): Elaborating entity "mux3" for hierarchy "top:dut|cpu:cpu|datapath:dp|mux3:byp1mux" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv Line: 46
Info (12128): Elaborating entity "alu" for hierarchy "top:dut|cpu:cpu|datapath:dp|alu:alu" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv Line: 49
Warning (10230): Verilog HDL assignment warning at alu.sv(15): truncated value with size 33 to match size of target (32) File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/alu.sv Line: 15
Info (12128): Elaborating entity "eqcmp" for hierarchy "top:dut|cpu:cpu|datapath:dp|eqcmp:m0" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/datapath.sv Line: 63
Info (12128): Elaborating entity "hazard" for hierarchy "top:dut|cpu:cpu|hazard:h" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/cpu.sv Line: 28
Info (12128): Elaborating entity "imem" for hierarchy "top:dut|imem:imem" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/top.sv Line: 10
Warning (10850): Verilog HDL warning at imem.sv(7): number of words (9) in memory file does not match the number of elements in the address range [0:63] File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/imem.sv Line: 7
Warning (10030): Net "RAM.data_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/imem.sv Line: 4
Warning (10030): Net "RAM.waddr_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/imem.sv Line: 4
Warning (10030): Net "RAM.we_a" at imem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/imem.sv Line: 4
Info (12128): Elaborating entity "RAMMemory" for hierarchy "top:dut|RAMMemory:ram1" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/top.sv Line: 18
Info (12128): Elaborating entity "altsyncram" for hierarchy "top:dut|RAMMemory:ram1|altsyncram:altsyncram_component" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/RAMMemory.sv Line: 86
Info (12130): Elaborated megafunction instantiation "top:dut|RAMMemory:ram1|altsyncram:altsyncram_component" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/RAMMemory.sv Line: 86
Info (12133): Instantiated megafunction "top:dut|RAMMemory:ram1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/RAMMemory.sv Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "RAM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_naq1.tdf
    Info (12023): Found entity 1: altsyncram_naq1 File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_naq1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_naq1" for hierarchy "top:dut|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dmg2.tdf
    Info (12023): Found entity 1: altsyncram_dmg2 File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_dmg2.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_dmg2" for hierarchy "top:dut|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_naq1.tdf Line: 37
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/RAM.mif -- setting all initial values to 0 File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/RAMMemory.sv Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "top:dut|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1|decode_dla:decode4" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_dmg2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "top:dut|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1|decode_61a:rden_decode_a" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_dmg2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/mux_ahb.tdf Line: 23
Info (12128): Elaborating entity "mux_ahb" for hierarchy "top:dut|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|altsyncram_dmg2:altsyncram1|mux_ahb:mux6" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_dmg2.tdf Line: 54
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "top:dut|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_naq1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "top:dut|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_naq1.tdf Line: 38
Info (12133): Instantiated megafunction "top:dut|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/altsyncram_naq1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "65536"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "16"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "top:dut|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "top:dut|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "top:dut|RAMMemory:ram1|altsyncram:altsyncram_component|altsyncram_naq1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.10.22.19:02:24 Progress: Loading sld8273e28b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8273e28b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/ip/sld8273e28b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/db/ip/sld8273e28b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/output_files/pipelined_cpu_p2.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Tue Oct 22 19:02:28 2024
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:31


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Jose/Desktop/Proyecto_Arqui1/computer_architecture_1_2024-s2/pipelined_cpu/output_files/pipelined_cpu_p2.map.smsg.


