
*** Running vivado
    with args -log ulp_inst_0_axi_noc_aie_prog_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_inst_0_axi_noc_aie_prog_0.tcl


****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 19:59:23 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source ulp_inst_0_axi_noc_aie_prog_0.tcl -notrace
INFO: Dispatch client connection id - 36651
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:01:30 . Memory (MB): peak = 1835.176 ; gain = 88.992 ; free physical = 30793 ; free virtual = 94491
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_sink_from_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/int/xo/ip_repo/xilinx_com_hls_setup_aie_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xilinx/software/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/software/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:Data_Mover_XIP:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/data_mover' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/data_mover
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:adapter_v3_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/adapter_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/adapter_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_ic2sgdma:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axis_ic2sgdma_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axis_ic2sgdma_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:Event_Pulse:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/event_pulse_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/event_pulse_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sds_lib:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_lib' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_lib
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_sink:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_sink' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_sink
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.1'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_1' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_1
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:aximm_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/aximm_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/aximm_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:maxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/maxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/maxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:saxis_tieoff_v1_0:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/saxis_tieoff_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/saxis_tieoff_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:ovld_reg:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/ovld_reg_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/ovld_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:xrt_queue:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/xrt_queue_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/xrt_queue_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_fifo_register:3.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/axi_fifo_register_v3_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/axi_fifo_register_v3_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:stream_gate:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/stream_gate_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/stream_gate_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:sgdma2axis_ic:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sgdma2axis_ic_v1_0' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sgdma2axis_ic_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:sds:sds_mem_source:1.0'. The one found in IP location '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/.local/hw_platform/iprepo/xilinx/sds_mem_source' will take precedence over the same IP in location /home/xilinx/software/Vitis/2022.2/data/ip/xilinx/sds_mem_source
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 2030.918 ; gain = 191.742 ; free physical = 31267 ; free virtual = 95038
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_inst_0_axi_noc_aie_prog_0
Command: synth_design -top ulp_inst_0_axi_noc_aie_prog_0 -part xcvc1902-vsvd1760-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvc1902'
INFO: [Device 21-403] Loading part xcvc1902-vsvd1760-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1726781
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/xilinx/software/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC_AXI_TDEST', assumed default net type 'wire' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/hdl/bfm/bd_afcb_M00_AXI_nsu_0.sv:302]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:02:07 . Memory (MB): peak = 3113.168 ; gain = 354.797 ; free physical = 26207 ; free virtual = 89969
Synthesis current peak Physical Memory [PSS] (MB): peak = 2290.719; parent = 2167.510; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4118.773; parent = 3116.141; children = 1002.633
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_inst_0_axi_noc_aie_prog_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/synth/ulp_inst_0_axi_noc_aie_prog_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afcb' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/synth/bd_afcb.v:9]
INFO: [Synth 8-6157] synthesizing module 'bd_afcb_M00_AXI_nsu_0' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/hdl/bfm/bd_afcb_M00_AXI_nsu_0.sv:54]
INFO: [Synth 8-6157] synthesizing module 'bd_afcb_M00_AXI_nsu_0_top' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/hdl/bfm/bd_afcb_M00_AXI_nsu_0_top.sv:69]
INFO: [Synth 8-6157] synthesizing module 'NOC_NSU128' [/home/xilinx/software/Vivado/2022.2/scripts/rt/data/unisim_comp.v:89939]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NSU128' (0#1) [/home/xilinx/software/Vivado/2022.2/scripts/rt/data/unisim_comp.v:89939]
WARNING: [Synth 8-689] width (17) of port connection 'IF_NOC_AXI_RUSER' does not match port width (16) of module 'NOC_NSU128' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/hdl/bfm/bd_afcb_M00_AXI_nsu_0_top.sv:257]
WARNING: [Synth 8-7071] port 'IF_NOC_AXI_ARUSER' of module 'NOC_NSU128' is unconnected for instance 'NOC_NSU128_INST' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/hdl/bfm/bd_afcb_M00_AXI_nsu_0_top.sv:214]
WARNING: [Synth 8-7071] port 'IF_NOC_AXI_AWUSER' of module 'NOC_NSU128' is unconnected for instance 'NOC_NSU128_INST' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/hdl/bfm/bd_afcb_M00_AXI_nsu_0_top.sv:214]
WARNING: [Synth 8-7023] instance 'NOC_NSU128_INST' of module 'NOC_NSU128' has 76 connections declared, but only 74 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/hdl/bfm/bd_afcb_M00_AXI_nsu_0_top.sv:214]
INFO: [Synth 8-6155] done synthesizing module 'bd_afcb_M00_AXI_nsu_0_top' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/hdl/bfm/bd_afcb_M00_AXI_nsu_0_top.sv:69]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC_AXI_TDEST' does not match port width (10) of module 'bd_afcb_M00_AXI_nsu_0_top' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/hdl/bfm/bd_afcb_M00_AXI_nsu_0.sv:302]
INFO: [Synth 8-6155] done synthesizing module 'bd_afcb_M00_AXI_nsu_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/hdl/bfm/bd_afcb_M00_AXI_nsu_0.sv:54]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RETURN' of module 'bd_afcb_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/synth/bd_afcb.v:184]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RDY' of module 'bd_afcb_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/synth/bd_afcb.v:184]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_FLIT' of module 'bd_afcb_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/synth/bd_afcb.v:184]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID' of module 'bd_afcb_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/synth/bd_afcb.v:184]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RDY' of module 'bd_afcb_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/synth/bd_afcb.v:184]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_FLIT' of module 'bd_afcb_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/synth/bd_afcb.v:184]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_VALID' of module 'bd_afcb_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/synth/bd_afcb.v:184]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RETURN' of module 'bd_afcb_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/synth/bd_afcb.v:184]
WARNING: [Synth 8-7071] port 'AXI_OUT' of module 'bd_afcb_M00_AXI_nsu_0' is unconnected for instance 'M00_AXI_nsu' [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/synth/bd_afcb.v:184]
WARNING: [Synth 8-7023] instance 'M00_AXI_nsu' of module 'bd_afcb_M00_AXI_nsu_0' has 52 connections declared, but only 43 given [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/synth/bd_afcb.v:184]
INFO: [Synth 8-6155] done synthesizing module 'bd_afcb' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/synth/bd_afcb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ulp_inst_0_axi_noc_aie_prog_0' (0#1) [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/synth/ulp_inst_0_axi_noc_aie_prog_0.v:53]
WARNING: [Synth 8-7129] Port IF_NOC_AXI_RUSER[16] in module bd_afcb_M00_AXI_nsu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_INI_internoc[0] in module bd_afcb is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:02:50 . Memory (MB): peak = 3185.105 ; gain = 426.734 ; free physical = 26606 ; free virtual = 90408
Synthesis current peak Physical Memory [PSS] (MB): peak = 2370.957; parent = 2248.332; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4187.742; parent = 3185.109; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:02:51 . Memory (MB): peak = 3202.918 ; gain = 444.547 ; free physical = 26565 ; free virtual = 90366
Synthesis current peak Physical Memory [PSS] (MB): peak = 2370.957; parent = 2248.332; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4205.555; parent = 3202.922; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:02:52 . Memory (MB): peak = 3202.918 ; gain = 444.547 ; free physical = 26564 ; free virtual = 90371
Synthesis current peak Physical Memory [PSS] (MB): peak = 2370.957; parent = 2248.332; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4205.555; parent = 3202.922; children = 1002.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3208.855 ; gain = 0.000 ; free physical = 26247 ; free virtual = 90055
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/xdc/bd_afcb_M00_AXI_nsu_0.xdc] for cell 'inst/M00_AXI_nsu/bd_afcb_M00_AXI_nsu_0_top_INST'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/bd_0/ip/ip_0/xdc/bd_afcb_M00_AXI_nsu_0.xdc] for cell 'inst/M00_AXI_nsu/bd_afcb_M00_AXI_nsu_0_top_INST'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp_inst_0/ip/ulp_inst_0_axi_noc_aie_prog_0/ulp_inst_0_axi_noc_aie_prog_0.xdc] for cell 'inst'
Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_aie_prog_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_aie_prog_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_aie_prog_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_inst_0_axi_noc_aie_prog_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_inst_0_axi_noc_aie_prog_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3268.883 ; gain = 0.000 ; free physical = 28240 ; free virtual = 92035
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3268.883 ; gain = 0.000 ; free physical = 28637 ; free virtual = 92433
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/xilinx/software/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:05:08 . Memory (MB): peak = 3268.883 ; gain = 510.512 ; free physical = 31266 ; free virtual = 95157
Synthesis current peak Physical Memory [PSS] (MB): peak = 2370.957; parent = 2248.332; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4271.520; parent = 3268.887; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvc1902-vsvd1760-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:05:09 . Memory (MB): peak = 3268.883 ; gain = 510.512 ; free physical = 31242 ; free virtual = 95133
Synthesis current peak Physical Memory [PSS] (MB): peak = 2370.957; parent = 2248.332; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4271.520; parent = 3268.887; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/M00_AXI_nsu/bd_afcb_M00_AXI_nsu_0_top_INST. (constraint file  /home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_aie_prog_0_synth_1/dont_touch.xdc, line 14).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/M00_AXI_nsu. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:05:10 . Memory (MB): peak = 3268.883 ; gain = 510.512 ; free physical = 31242 ; free virtual = 95134
Synthesis current peak Physical Memory [PSS] (MB): peak = 2370.957; parent = 2248.332; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4271.520; parent = 3268.887; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:05:14 . Memory (MB): peak = 3268.883 ; gain = 510.512 ; free physical = 31248 ; free virtual = 95141
Synthesis current peak Physical Memory [PSS] (MB): peak = 2370.957; parent = 2248.332; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4271.520; parent = 3268.887; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:164)
BRAMs: 1934 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port IF_NOC_AXI_RUSER[16] in module bd_afcb_M00_AXI_nsu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_INI_internoc[0] in module bd_afcb is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:05:29 . Memory (MB): peak = 3268.883 ; gain = 510.512 ; free physical = 31038 ; free virtual = 94938
Synthesis current peak Physical Memory [PSS] (MB): peak = 2370.957; parent = 2248.332; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4271.520; parent = 3268.887; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:14:58 . Memory (MB): peak = 3963.586 ; gain = 1205.215 ; free physical = 25502 ; free virtual = 89626
Synthesis current peak Physical Memory [PSS] (MB): peak = 3132.310; parent = 3008.917; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4966.223; parent = 3963.590; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:14:59 . Memory (MB): peak = 3964.586 ; gain = 1206.215 ; free physical = 25452 ; free virtual = 89576
Synthesis current peak Physical Memory [PSS] (MB): peak = 3132.604; parent = 3009.221; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4967.223; parent = 3964.590; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-11322] No global retiming is needed without any clock constraint
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:15:02 . Memory (MB): peak = 3983.617 ; gain = 1225.246 ; free physical = 25326 ; free virtual = 89451
Synthesis current peak Physical Memory [PSS] (MB): peak = 3133.270; parent = 3009.900; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4986.254; parent = 3983.621; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_CREDIT_RDY to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[181] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[180] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[179] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[178] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[177] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[176] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[175] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[174] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[173] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[172] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[171] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[170] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[169] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[168] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[167] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[166] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[165] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[164] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[163] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[162] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[161] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[160] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[159] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[158] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[157] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[156] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[155] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[154] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[153] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[152] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[151] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[150] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[149] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[148] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[147] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[146] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[145] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[144] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[143] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[142] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[141] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[140] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[139] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[138] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[137] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[136] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[135] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[134] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[133] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[132] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[131] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[130] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[129] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[128] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[127] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[126] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[125] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[124] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[123] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[122] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[121] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[120] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[119] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[118] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[117] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[116] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[115] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[114] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[113] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[112] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[111] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[110] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[109] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[108] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[107] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[106] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[105] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[104] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[103] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[102] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[101] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[100] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[99] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[98] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[97] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[96] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[95] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[94] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[93] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[92] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[91] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[90] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[89] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[88] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[87] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[86] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[85] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[84] to constant 0
INFO: [Synth 8-3295] tying undriven pin M00_AXI_nsu:IF_NOC_NPP_IN_NOC_FLIT[83] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:16:00 . Memory (MB): peak = 3989.555 ; gain = 1231.184 ; free physical = 26128 ; free virtual = 90268
Synthesis current peak Physical Memory [PSS] (MB): peak = 3134.123; parent = 3010.420; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4992.191; parent = 3989.559; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:16:01 . Memory (MB): peak = 3989.555 ; gain = 1231.184 ; free physical = 26188 ; free virtual = 90329
Synthesis current peak Physical Memory [PSS] (MB): peak = 3134.123; parent = 3010.430; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4992.191; parent = 3989.559; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:16:02 . Memory (MB): peak = 3989.555 ; gain = 1231.184 ; free physical = 26119 ; free virtual = 90260
Synthesis current peak Physical Memory [PSS] (MB): peak = 3134.123; parent = 3010.438; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4992.191; parent = 3989.559; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:16:03 . Memory (MB): peak = 3989.555 ; gain = 1231.184 ; free physical = 26057 ; free virtual = 90197
Synthesis current peak Physical Memory [PSS] (MB): peak = 3134.123; parent = 3010.450; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4992.191; parent = 3989.559; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:16:04 . Memory (MB): peak = 3989.555 ; gain = 1231.184 ; free physical = 26154 ; free virtual = 90295
Synthesis current peak Physical Memory [PSS] (MB): peak = 3134.123; parent = 3010.451; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4992.191; parent = 3989.559; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:16:05 . Memory (MB): peak = 3989.555 ; gain = 1231.184 ; free physical = 26170 ; free virtual = 90311
Synthesis current peak Physical Memory [PSS] (MB): peak = 3134.137; parent = 3010.482; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4992.191; parent = 3989.559; children = 1002.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |NOC_NSU128 |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:16:06 . Memory (MB): peak = 3989.555 ; gain = 1231.184 ; free physical = 26148 ; free virtual = 90290
Synthesis current peak Physical Memory [PSS] (MB): peak = 3134.150; parent = 3010.502; children = 165.146
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4992.191; parent = 3989.559; children = 1002.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:39 ; elapsed = 00:15:33 . Memory (MB): peak = 3989.555 ; gain = 1165.219 ; free physical = 26115 ; free virtual = 90257
Synthesis Optimization Complete : Time (s): cpu = 00:01:44 ; elapsed = 00:16:09 . Memory (MB): peak = 3989.562 ; gain = 1231.184 ; free physical = 26101 ; free virtual = 90243
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3989.562 ; gain = 0.000 ; free physical = 26137 ; free virtual = 90279
INFO: [Chipscope 16-579] Latest version is versal_cips_v3_3 for versal_cips_v3_2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4036.180 ; gain = 0.000 ; free physical = 26290 ; free virtual = 90430
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 9daadc95
INFO: [Common 17-83] Releasing license: Synthesis
144 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:12 ; elapsed = 00:18:54 . Memory (MB): peak = 4036.180 ; gain = 2005.262 ; free physical = 26704 ; free virtual = 90845
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_aie_prog_0_synth_1/ulp_inst_0_axi_noc_aie_prog_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_inst_0_axi_noc_aie_prog_0, cache-ID = ce2819370601a8e4
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/users/edoardo.dalessio/code/av_omega/VersalAutomationTemplate/hw/_x/link/vivado/vpl/prj/prj.runs/ulp_inst_0_axi_noc_aie_prog_0_synth_1/ulp_inst_0_axi_noc_aie_prog_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:05 . Memory (MB): peak = 4068.195 ; gain = 0.000 ; free physical = 29369 ; free virtual = 93635
INFO: [runtcl-4] Executing : report_utilization -file ulp_inst_0_axi_noc_aie_prog_0_utilization_synth.rpt -pb ulp_inst_0_axi_noc_aie_prog_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 17:51:16 2024...
