

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5'
================================================================
* Date:           Mon Jul 14 02:16:39 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.925 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1348|     1348|  13.480 us|  13.480 us|  1345|  1345|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_5_loop_for_channel_pad_5  |     1346|     1346|         4|          1|          1|  1344|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|     184|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|      57|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      57|     256|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_7ns_5ns_7ns_11_4_1_U347  |mac_muladd_7ns_5ns_7ns_11_4_1  |  i0 + i1 * i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln135_1_fu_148_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln135_fu_122_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln137_1_fu_221_p2     |         +|   0|  0|  17|          11|          11|
    |add_ln137_fu_182_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln138_1_fu_243_p2     |         +|   0|  0|  15|           8|           3|
    |add_ln138_2_fu_253_p2     |         +|   0|  0|  17|          11|          11|
    |icmp_ln135_fu_116_p2      |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln137_fu_134_p2      |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln138_1_fu_233_p2    |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln138_fu_176_p2      |      icmp|   0|  0|  13|           6|           1|
    |or_ln138_fu_238_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln135_1_fu_154_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln135_fu_140_p3    |    select|   0|  0|   7|           1|           1|
    |storemerge591_fu_268_p3   |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 184|          89|          64|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load                 |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten72_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_n_load                 |   9|          2|    7|         14|
    |c_fu_64                                 |   9|          2|    5|         10|
    |indvar_flatten72_fu_68                  |   9|          2|   11|         22|
    |n_fu_60                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   48|         96|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |c_fu_64                               |   5|   0|    5|          0|
    |icmp_ln138_reg_328                    |   1|   0|    1|          0|
    |icmp_ln138_reg_328_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten72_fu_68                |  11|   0|   11|          0|
    |n_fu_60                               |   7|   0|    7|          0|
    |or_ln138_reg_338                      |   1|   0|    1|          0|
    |select_ln135_1_reg_317                |   5|   0|    5|          0|
    |select_ln135_1_reg_317_pp0_iter1_reg  |   5|   0|    5|          0|
    |select_ln135_reg_310                  |   7|   0|    7|          0|
    |select_ln135_reg_310_pp0_iter1_reg    |   7|   0|    7|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  57|   0|   57|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5|  return value|
|OutPadConv5_address0  |  out|   11|   ap_memory|                                                   OutPadConv5|         array|
|OutPadConv5_ce0       |  out|    1|   ap_memory|                                                   OutPadConv5|         array|
|OutPadConv5_we0       |  out|    1|   ap_memory|                                                   OutPadConv5|         array|
|OutPadConv5_d0        |  out|   16|   ap_memory|                                                   OutPadConv5|         array|
|OutConv4_address0     |  out|   11|   ap_memory|                                                      OutConv4|         array|
|OutConv4_ce0          |  out|    1|   ap_memory|                                                      OutConv4|         array|
|OutConv4_q0           |   in|   16|   ap_memory|                                                      OutConv4|         array|
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

