<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>hw_spi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_cb014abec909cd1f2f747a8fabc06ef7.html">a0221343</a></li><li class="navelem"><a class="el" href="dir_68d51b26df0948e389e8c3ede5e4cf3d.html">c2000ware_dev</a></li><li class="navelem"><a class="el" href="dir_5941e6303d8c20d86135ae6396d87598.html">c2000ware</a></li><li class="navelem"><a class="el" href="dir_2e729ad448dd2645239094b36b6c71f7.html">repos</a></li><li class="navelem"><a class="el" href="dir_eecdfc121e85ff7acfcd64df3cbe7ba3.html">driverlib_repo</a></li><li class="navelem"><a class="el" href="dir_760da502b132e7442314098681d5fad0.html">src</a></li><li class="navelem"><a class="el" href="dir_31934bde8701934b41159377b07b6b48.html">f2837xs</a></li><li class="navelem"><a class="el" href="dir_dbc43b3a0c3902340373c4587d4dd455.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_spi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__spi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:    hw_spi.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:   Definitions for the SPI registers.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release:  $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date:  $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright:  $</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef HW_SPI_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HW_SPI_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// The following are defines for the SPI register offsets</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a704c69892dda2fd302a92a9b7828a051">   21</a></span>&#160;<span class="preprocessor">#define SPI_O_CCR                 0x0U         // SPI Configuration Control</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a4cce508bfa55f5f8b39986968f19e97d">   23</a></span>&#160;<span class="preprocessor">#define SPI_O_CTL                 0x1U         // SPI Operation Control</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#ad15a1bb15fa3f02bdea9c6077f08ee98">   25</a></span>&#160;<span class="preprocessor">#define SPI_O_STS                 0x2U         // SPI Status Register</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#af706a956d8bda9504b1cc30dd15160c9">   26</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_O_BRR                 0x4U         // SPI Baud Rate Register</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a31eb5350cf5cd06d546acebafe8f5e3b">   27</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_O_RXEMU               0x6U         // SPI Emulation Buffer Register</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a6c67128fdededf411c2d2b07e5b121a0">   28</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_O_RXBUF               0x7U         // SPI Serial Input Buffer</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#ad402cfd7c847a07bdbcfa2b6206d229b">   30</a></span>&#160;<span class="preprocessor">#define SPI_O_TXBUF               0x8U         // SPI Serial Output Buffer</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a3aba61c7269fafa4a002b6f24bdb9685">   32</a></span>&#160;<span class="preprocessor">#define SPI_O_DAT                 0x9U         // SPI Serial Data Register</span></div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#adc9cbfa9dfcc640331d86b03994d3b58">   33</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_O_FFTX                0xAU         // SPI FIFO Transmit Register</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#ab6af7e61b418bbf6f8ca6dcfc2c851f1">   34</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_O_FFRX                0xBU         // SPI FIFO Receive Register</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#acd3e5f122dc435cce2fb1b83920d23af">   35</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_O_FFCT                0xCU         // SPI FIFO Control Register</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a4295be5f511975dd19f5396ccd70d6a2">   36</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_O_PRI                 0xFU         // SPI Priority Control Register</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">// The following are defines for the bit fields in the SPICCR register</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a502eeaf9d4fca9245328ded6a35545ca">   43</a></span>&#160;<span class="preprocessor">#define SPI_CCR_SPICHAR_S         0U</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a41711151b03e2da5b2e856ea826e48da">   44</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CCR_SPICHAR_M         0xFU         // Character Length Control</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#ac29dc8e8d18a0c7f27db1a5c0df441ff">   45</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CCR_SPILBK            0x10U        // SPI Loopback</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a6ad4a08c69ae7df544c60d3a8347e62e">   46</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CCR_HS_MODE           0x20U        // High Speed mode control</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#ae79bbe8257240e6e48ec6ebe4eaf46cf">   47</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CCR_CLKPOLARITY       0x40U        // Shift Clock Polarity</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a4326bd0be33126771e31ab1703d2c767">   48</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CCR_SPISWRESET        0x80U        // SPI Software Reset</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// The following are defines for the bit fields in the SPICTL register</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a8f29cb927f827eb263fda2bb0412c092">   55</a></span>&#160;<span class="preprocessor">#define SPI_CTL_SPIINTENA         0x1U         // SPI Interupt Enable</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#aa2f17b250c8d241c5599e3ea2bc56c52">   56</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTL_TALK              0x2U         // Master/Slave Transmit Enable</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a4906f4be182ab7413e5ea391d3a7ae96">   57</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTL_MASTER_SLAVE      0x4U         // SPI Network Mode Control</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#ada8e0ad3d23195ecc2434b732a530a0f">   58</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTL_CLK_PHASE         0x8U         // SPI Clock Phase</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a5cc51847d6b0163976bf8d3397295d4c">   59</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_CTL_OVERRUNINTENA     0x10U        // Overrun Interrupt Enable</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// The following are defines for the bit fields in the SPISTS register</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a2d81eca92c808daa7a3fb979a7038fc6">   66</a></span>&#160;<span class="preprocessor">#define SPI_STS_BUFFULL_FLAG      0x20U        // SPI Transmit Buffer Full Flag</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#aaa8929ebca640dfdf0447293f5d53321">   67</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_STS_INT_FLAG          0x40U        // SPI Interrupt Flag</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#ab4dc9a2654a84e5d2e709e668997377e">   68</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_STS_OVERRUN_FLAG      0x80U        // SPI Receiver Overrun Flag</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">// The following are defines for the bit fields in the SPIBRR register</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#ae7074ac6955b7ac1745954684d150b61">   75</a></span>&#160;<span class="preprocessor">#define SPI_BRR_SPI_BIT_RATE_S    0U</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#aef73fff0cbd9899aa9271eb7d5c8e908">   76</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_BRR_SPI_BIT_RATE_M    0x7FU        // SPI Bit Rate Control</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">// The following are defines for the bit fields in the SPIFFTX register</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a8058a5f993830be29d1ca216434ed8cc">   83</a></span>&#160;<span class="preprocessor">#define SPI_FFTX_TXFFIL_S         0U</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#aa873c87278bd87644ca90a2c7df60baf">   84</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFTX_TXFFIL_M         0x1FU        // TXFIFO Interrupt Level</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a765ed294898dbfd5107fbec75511915a">   85</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFTX_TXFFIENA         0x20U        // TXFIFO Interrupt Enable</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a1cda14327f6b40f9b2223eb3827f7a79">   86</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFTX_TXFFINTCLR       0x40U        // TXFIFO Interrupt Clear</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a3fc858616d48b0b748cc65a84dc06138">   87</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFTX_TXFFINT          0x80U        // TXFIFO Interrupt Flag</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#adffffe1a3c0a56375bb419c8df8d5257">   88</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFTX_TXFFST_S         8U</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a5d19a8dda14e6818938b60b96aa179bb">   89</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFTX_TXFFST_M         0x1F00U      // Transmit FIFO Status</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#abc024d01366f00f10135d9eec6ba5869">   90</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFTX_TXFIFO           0x2000U      // TXFIFO Reset</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#ace7afcd8e648cad9d7388c65b233aed5">   91</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFTX_SPIFFENA         0x4000U      // FIFO Enhancements Enable</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a534c03f996d0e0a92160b05edb0c092d">   92</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFTX_SPIRST           0x8000U      // SPI Reset</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">// The following are defines for the bit fields in the SPIFFRX register</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a87e0eb9c0d142fcf912bc4471d64acee">   99</a></span>&#160;<span class="preprocessor">#define SPI_FFRX_RXFFIL_S         0U</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a2cfc4ca67e2df96ca06574b8047cfbf3">  100</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFRX_RXFFIL_M         0x1FU        // RXFIFO Interrupt Level</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a208a46052359938c11251b25c3262221">  101</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFRX_RXFFIENA         0x20U        // RXFIFO Interrupt Enable</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#abc662a608c208d6a615fddc368cc50bd">  102</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFRX_RXFFINTCLR       0x40U        // RXFIFO Interupt Clear</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a439eb2ac9b0bbae85c7bf9fd0ae8b323">  103</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFRX_RXFFINT          0x80U        // RXFIFO Interrupt Flag</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a550c7c3c1b3ab771d6961767109accdf">  104</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFRX_RXFFST_S         8U</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#aa125606485632444855b56faf4a834f6">  105</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFRX_RXFFST_M         0x1F00U      // Receive FIFO Status</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a099e8ae7a1ab8e4a41e21069d74d0313">  106</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFRX_RXFIFORESET      0x2000U      // RXFIFO Reset</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a21857389ce79c5db5861291d37b9bafc">  107</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFRX_RXFFOVFCLR       0x4000U      // Receive FIFO Overflow Clear</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a9674a92af7fcf50856285cc445aec495">  108</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFRX_RXFFOVF          0x8000U      // Receive FIFO Overflow Flag</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// The following are defines for the bit fields in the SPIFFCT register</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#abb2fdd112290253110b3c4667e9f5b64">  115</a></span>&#160;<span class="preprocessor">#define SPI_FFCT_TXDLY_S          0U</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#ab1ffe938a0c4d61e922bdc86d3dedb39">  116</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_FFCT_TXDLY_M          0xFFU        // FIFO Transmit Delay Bits</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">// The following are defines for the bit fields in the SPIPRI register</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a15e047d8e008587d7278a61f2b881c4b">  123</a></span>&#160;<span class="preprocessor">#define SPI_PRI_TRIWIRE           0x1U         // 3-wire mode select bit</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a0190cf6858df69720ee30af1f4666ddb">  124</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PRI_STEINV            0x2U         // SPISTE inversion bit</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a4e64ca313d55edeb240213d315bbb3ae">  125</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PRI_FREE              0x10U        // Free emulation mode</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="hw__spi_8h.html#a25cb6ce2d5332ba26e0c09d587a914e8">  126</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define SPI_PRI_SOFT              0x20U        // Soft emulation mode</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
