// Seed: 310001222
module module_0 ();
  assign id_0 = id_0;
  reg id_1;
  always @(1) begin
    id_1 <= id_0;
    if (1'b0) begin
      repeat (1) begin
        if (1) id_1 <= {id_1, 1};
      end
    end
  end
endmodule
