timestamp 1669623720
version 8.3
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use 4bit_and 4bit_and_3 1 0 838 0 1 -729
use 4bit_adder 4bit_adder_2 1 0 41 0 1 -655
use 4bit_and 4bit_and_2 1 0 832 0 1 -221
use 4bit_adder 4bit_adder_1 1 0 22 0 1 -117
use 4bit_and 4bit_and_1 1 0 831 0 1 96
use 4bit_and 4bit_and_0 1 0 826 0 1 276
use 4bit_adder 4bit_adder_0 1 0 16 0 1 323
node "P7" 0 752 707 -933 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "m1_724_n729#" 2 23688 724 -729 m1 0 0 0 0 0 0 0 0 0 0 0 0 504 260 0 0 0 0
node "4ba3_a3" 0 564 1203 -708 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "4ba3_a2" 0 564 1109 -708 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "4ba3_a1" 0 564 1013 -708 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "4ba3_a0" 0 564 921 -708 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "4ba2_a3" 0 564 1197 -200 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "4ba2_a2" 0 564 1103 -200 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "4ba2_a1" 0 564 1007 -200 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "4ba2_a0" 0 564 915 -200 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "m1_696_n640#" 3 43240 696 -640 m1 0 0 0 0 0 0 0 0 0 0 0 0 920 468 0 0 0 0
node "P3" 0 705 262 -617 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "4ba3_b3" 0 1128 689 -395 m1 0 0 0 0 0 0 0 0 0 0 0 0 24 20 0 0 0 0
node "m1_6_n588#" 3 46060 6 -588 m1 0 0 0 0 0 0 0 0 0 0 0 0 980 498 0 0 0 0
node "4ba1_b2" 0 705 1196 117 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "4ba1_b1" 0 705 1100 117 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "4ba1_b0" 0 705 1006 116 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "P0" 0 705 914 117 m1 0 0 0 0 0 0 0 0 0 0 0 0 15 16 0 0 0 0
node "m1_699_n102#" 2 24816 699 -102 m1 0 0 0 0 0 0 0 0 0 0 0 0 528 272 0 0 0 0
node "P2" 0 564 243 -79 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "4ba2_b3" 0 1316 683 45 m1 0 0 0 0 0 0 0 0 0 0 0 0 28 22 0 0 0 0
node "m1_0_n50#" 2 25004 0 -50 m1 0 0 0 0 0 0 0 0 0 0 0 0 532 274 0 0 0 0
node "m1_700_148#" 0 564 700 148 m1 0 0 0 0 0 0 0 0 0 0 0 0 12 14 0 0 0 0
node "m1_1200_279#" 13 202288 1200 279 m1 0 0 0 0 0 0 0 0 0 0 0 0 4304 2160 0 0 0 0
node "4ba1_a3" 0 282 1191 297 m1 0 0 0 0 0 0 0 0 0 0 0 0 6 10 0 0 0 0
node "4ba1_a2" 0 987 1097 297 m1 0 0 0 0 0 0 0 0 0 0 0 0 21 20 0 0 0 0
node "4ba1_a1" 0 1128 1001 297 m1 0 0 0 0 0 0 0 0 0 0 0 0 24 22 0 0 0 0
node "4ba1_a0" 0 1128 909 297 m1 0 0 0 0 0 0 0 0 0 0 0 0 24 22 0 0 0 0
node "m1_699_328#" 0 752 699 328 m1 0 0 0 0 0 0 0 0 0 0 0 0 16 16 0 0 0 0
node "P1" 0 423 237 361 m1 0 0 0 0 0 0 0 0 0 0 0 0 9 12 0 0 0 0
node "m1_292_390#" 21 319036 292 390 m1 0 0 0 0 0 0 0 0 0 0 0 0 6788 3402 0 0 0 0
node "4ba3_b3" 60 1510 87 -950 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba3_a3" 60 1510 58 -950 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "P6" 72 1748 544 -932 p 0 0 0 0 12 16 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba3_b2" 60 1510 87 -848 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba3_a2" 60 1510 58 -848 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "P5" 60 1510 545 -830 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba3_b1" 60 1510 87 -747 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba3_a1" 60 1510 58 -747 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "P4" 48 1272 545 -729 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "A3" 48 1272 1157 -710 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "A2" 48 1272 1063 -710 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "A1" 48 1272 969 -710 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "A0" 48 1272 875 -710 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "B3" 48 1272 847 -709 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba3_b0" 60 1510 87 -633 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba3_a0" 60 1510 59 -633 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba2_b3" 60 1510 68 -412 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba2_a3" 60 1510 39 -412 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba3_b2" 60 1510 525 -394 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba2_b2" 60 1510 68 -310 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba2_a2" 60 1510 39 -310 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba3_b1" 72 1748 525 -292 p 0 0 0 0 12 16 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba2_b1" 60 1510 68 -209 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba2_a1" 60 1510 39 -209 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "A3" 48 1272 1151 -202 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "A2" 48 1272 1057 -202 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "A1" 48 1272 963 -202 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "A0" 48 1272 869 -202 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "B2" 36 1034 840 -201 p 0 0 0 0 6 10 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba3_b0" 48 1272 526 -191 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba2_b0" 60 1510 68 -95 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba2_a0" 60 1510 40 -95 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "a_62_28#" 139 3808 62 28 p 0 0 0 0 32 32 0 0 0 0 0 0 16 16 0 0 0 0
node "4ba1_a3" 60 1510 33 28 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba2_b2" 60 1510 520 46 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "A3" 48 1272 1150 115 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "A2" 48 1272 1056 115 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "A1" 48 1272 962 115 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "A0" 48 1272 869 115 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "B0" 36 1034 840 116 p 0 0 0 0 6 10 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba1_b2" 48 1272 62 130 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba1_a2" 48 1272 33 130 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba2_b1" 60 1510 519 148 p 0 0 0 0 10 14 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba1_b1" 72 1748 62 231 p 0 0 0 0 12 16 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba1_a1" 36 1034 33 231 p 0 0 0 0 6 10 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba2_b0" 72 1748 520 249 p 0 0 0 0 12 16 0 0 0 0 0 0 0 0 0 0 0 0
node "A3" 36 1034 1145 295 p 0 0 0 0 6 10 0 0 0 0 0 0 0 0 0 0 0 0
node "A2" 36 1034 1053 295 p 0 0 0 0 6 10 0 0 0 0 0 0 0 0 0 0 0 0
node "A1" 24 796 958 295 p 0 0 0 0 4 8 0 0 0 0 0 0 0 0 0 0 0 0
node "A0" 24 796 865 295 p 0 0 0 0 4 8 0 0 0 0 0 0 0 0 0 0 0 0
node "B1" 48 1272 834 296 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba1_b0" 24 796 63 345 p 0 0 0 0 4 8 0 0 0 0 0 0 0 0 0 0 0 0
node "4ba1_a0" 48 1272 35 345 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
subcap "m1_724_n729#" -22372
subcap "m1_696_n640#" -31396
subcap "P2" -329
subcap "m1_699_n102#" -23500
subcap "m1_699_n102#" -21244
subcap "P2" -94
subcap "m1_700_148#" -282
subcap "m1_1200_279#" -183488
subcap "m1_1200_279#" -201724
subcap "m1_292_390#" -305500
merge "4bit_and_0/a_102_13#" "4bit_and_1/a_102_13#" -7896 0 0 0 0 0 0 0 0 0 0 0 0 -168 -140 0 0 0 0
merge "4bit_and_1/a_102_13#" "4bit_and_2/a_102_13#"
merge "4bit_and_2/a_102_13#" "4bit_and_3/a_102_13#"
merge "4bit_and_3/a_102_13#" "m1_1200_279#"
merge "4bit_adder_1/S3" "4bit_adder_2/B2" -1354 0 0 0 0 -6 -14 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_adder_2/B2" "4ba3_b2"
merge "4bit_and_3/OUT_1" "4bit_adder_2/A1" -699 0 0 0 0 -2 -6 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "4bit_adder_2/A1" "4ba3_a1"
merge "4bit_and_0/A0" "4bit_and_1/A0" -2470 0 0 0 0 -10 -26 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_and_1/A0" "4bit_and_2/A0"
merge "4bit_and_2/A0" "4bit_and_3/A0"
merge "4bit_and_3/A0" "A0"
merge "4bit_adder_1/C_OUT" "4bit_adder_2/B3" -746 0 0 0 0 -2 -6 0 0 0 0 0 0 -4 -10 0 0 0 0
merge "4bit_adder_2/B3" "4ba3_b3"
merge "4bit_and_3/OUT_2" "4bit_adder_2/A2" -699 0 0 0 0 -2 -6 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "4bit_adder_2/A2" "4ba3_a2"
merge "4bit_adder_0/S1" "4bit_adder_1/B0" -1354 0 0 0 0 -6 -14 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_adder_1/B0" "4ba2_b0"
merge "4bit_and_0/A1" "4bit_and_1/A1" -1994 0 0 0 0 -6 -22 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_and_1/A1" "4bit_and_2/A1"
merge "4bit_and_2/A1" "4bit_and_3/A1"
merge "4bit_and_3/A1" "A1"
merge "4bit_and_3/OUT_3" "4bit_adder_2/A3" -699 0 0 0 0 -2 -6 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "4bit_adder_2/A3" "4ba3_a3"
merge "4bit_adder_0/S2" "4bit_adder_1/B1" -1354 0 0 0 0 -6 -14 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_adder_1/B1" "4ba2_b1"
merge "4bit_adder_1/A0" "4bit_and_2/OUT_0" -937 0 0 0 0 -4 -8 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "4bit_and_2/OUT_0" "4ba2_a0"
merge "4bit_and_0/A2" "4bit_and_1/A2" -2470 0 0 0 0 -10 -26 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_and_1/A2" "4bit_and_2/A2"
merge "4bit_and_2/A2" "4bit_and_3/A2"
merge "4bit_and_3/A2" "A2"
merge "4bit_and_0/nand_0/vdd" "4bit_adder_0/half_adder_0/nand_2/vdd" -27072 0 0 0 0 0 0 0 0 0 0 0 0 -576 -364 0 0 0 0
merge "4bit_adder_0/half_adder_0/nand_2/vdd" "4bit_and_1/nand_0/vdd"
merge "4bit_and_1/nand_0/vdd" "4bit_and_2/nand_0/vdd"
merge "4bit_and_2/nand_0/vdd" "4bit_and_3/nand_0/vdd"
merge "4bit_and_3/nand_0/vdd" "m1_292_390#"
merge "4bit_adder_0/S3" "4bit_adder_1/B2" -1116 0 0 0 0 -4 -12 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_adder_1/B2" "4ba2_b2"
merge "4bit_and_2/OUT_1" "4bit_adder_1/A1" -699 0 0 0 0 -2 -6 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "4bit_adder_1/A1" "4ba2_a1"
merge "4bit_and_0/A3" "4bit_and_1/A3" -1994 0 0 0 0 -6 -22 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_and_1/A3" "4bit_and_2/A3"
merge "4bit_and_2/A3" "4bit_and_3/A3"
merge "4bit_and_3/A3" "A3"
merge "4bit_and_1/OUT_0" "P0" -141 0 0 0 0 0 0 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "4bit_adder_0/m1_276_15#" "4bit_adder_1/m1_276_15#" -2867 0 0 0 0 0 0 0 0 0 0 0 0 -61 -37 0 0 0 0
merge "4bit_adder_1/m1_276_15#" "4bit_and_3/nand_0/gnd"
merge "4bit_and_3/nand_0/gnd" "4bit_adder_2/m1_276_15#"
merge "4bit_adder_2/m1_276_15#" "m1_724_n729#"
merge "m1_724_n729#" "m1_696_n640#"
merge "m1_696_n640#" "m1_699_n102#"
merge "m1_699_n102#" "m1_700_148#"
merge "m1_700_148#" "m1_699_328#"
merge "4bit_adder_0/C_OUT" "4bit_adder_1/B3" -746 0 0 0 0 -2 -6 0 0 0 0 0 0 -4 -10 0 0 0 0
merge "4bit_adder_1/B3" "4ba2_b3"
merge "4bit_and_2/OUT_2" "4bit_adder_1/A2" -699 0 0 0 0 -2 -6 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "4bit_adder_1/A2" "4ba2_a2"
merge "4bit_adder_0/S0" "P1" -141 0 0 0 0 0 0 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "4bit_adder_1/S0" "P2" -141 0 0 0 0 0 0 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "4bit_and_2/OUT_3" "4bit_adder_1/A3" -840 0 0 0 0 -2 -6 0 0 0 0 0 0 -6 -13 0 0 0 0
merge "4bit_adder_1/A3" "4ba2_a3"
merge "4bit_adder_1/full_adder_2/VDD" "4bit_adder_2/VDD" -13348 0 0 0 0 0 0 0 0 0 0 0 0 -284 -162 0 0 0 0
merge "4bit_adder_2/VDD" "m1_6_n588#"
merge "4bit_adder_1/S1" "4bit_adder_2/B0" -1354 0 0 0 0 -6 -14 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_adder_2/B0" "4ba3_b0"
merge "4bit_adder_2/S0" "P3" -141 0 0 0 0 0 0 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "4bit_adder_1/S2" "4bit_adder_2/B1" -1354 0 0 0 0 -6 -14 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_adder_2/B1" "4ba3_b1"
merge "4bit_adder_2/S1" "P4" -558 0 0 0 0 -2 -6 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_adder_2/S2" "P5" -558 0 0 0 0 -2 -6 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_and_3/B" "B3" -796 0 0 0 0 -4 -8 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_adder_0/B0" "4bit_and_1/OUT_1" -699 0 0 0 0 -2 -6 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "4bit_and_1/OUT_1" "4ba1_b0"
merge "4bit_adder_2/S3" "P6" -796 0 0 0 0 -4 -8 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_adder_2/A0" "4bit_and_3/OUT_0" -937 0 0 0 0 -4 -8 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "4bit_and_3/OUT_0" "4ba3_a0"
merge "4bit_adder_0/A0" "4bit_and_0/OUT_0" -699 0 0 0 0 -2 -6 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "4bit_and_0/OUT_0" "4ba1_a0"
merge "4bit_adder_0/B1" "4bit_and_1/OUT_2" -1968 0 0 0 0 -2 -6 0 0 0 0 0 0 -30 -28 0 0 0 0
merge "4bit_and_1/OUT_2" "4ba1_b1"
merge "4bit_adder_2/C_OUT" "P7" -376 0 0 0 0 0 0 0 0 0 0 0 0 -8 -12 0 0 0 0
merge "4bit_and_0/OUT_1" "4bit_adder_0/A1" -699 0 0 0 0 -2 -6 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "4bit_adder_0/A1" "4ba1_a1"
merge "4bit_adder_0/B2" "4bit_and_1/OUT_3" -840 0 0 0 0 -2 -6 0 0 0 0 0 0 -6 -13 0 0 0 0
merge "4bit_and_1/OUT_3" "4ba1_b2"
merge "4bit_and_0/OUT_2" "4bit_adder_0/A2" -1263 0 0 0 0 -2 -6 0 0 0 0 0 0 -15 -19 0 0 0 0
merge "4bit_adder_0/A2" "4ba1_a2"
merge "4bit_and_1/B" "B0" -558 0 0 0 0 -2 -6 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_adder_0/B3" "4bit_adder_0/full_adder_2/GND" -1216 0 0 0 0 -2 -6 0 0 0 0 0 0 -12 -18 0 0 0 0
merge "4bit_adder_0/full_adder_2/GND" "a_62_28#"
merge "4bit_and_0/OUT_3" "4bit_adder_0/A3" -699 0 0 0 0 -2 -6 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "4bit_adder_0/A3" "4ba1_a3"
merge "4bit_and_0/B" "B1" -558 0 0 0 0 -2 -6 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_and_2/B" "B2" -320 0 0 0 0 0 -4 0 0 0 0 0 0 0 0 0 0 0 0
merge "4bit_adder_0/full_adder_2/VDD" "4bit_adder_1/VDD" -1316 0 0 0 0 0 0 0 0 0 0 0 0 -28 -30 0 0 0 0
merge "4bit_adder_1/VDD" "m1_0_n50#"
