#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon May 15 09:04:48 2023
# Process ID: 7468
# Current directory: D:/Janovec/LAB07
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6604 D:\Janovec\LAB07\LAB07.xpr
# Log file: D:/Janovec/LAB07/vivado.log
# Journal file: D:/Janovec/LAB07\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Janovec/LAB07/LAB07.xpr
INFO: [Project 1-313] Project file moved from 'E:/TransparenceCloud/CITE2022/LAB07_registers/LAB07' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/marti/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Janovec/LAB07/LAB07.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simple_regs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Janovec/LAB07/LAB07.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simple_regs_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Janovec/LAB07/LAB07.srcs/sources_1/new/simple_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simple_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Janovec/LAB07/LAB07.srcs/sim_1/new/simple_regs_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simple_regs_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Janovec/LAB07/LAB07.sim/sim_1/behav/xsim'
"xelab -wto 295b238cb1bb4f41903cf96aa137c633 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simple_regs_tb_behav xil_defaultlib.simple_regs_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 295b238cb1bb4f41903cf96aa137c633 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simple_regs_tb_behav xil_defaultlib.simple_regs_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.simple_reg [simple_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.simple_regs_tb
Built simulation snapshot simple_regs_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Janovec/LAB07/LAB07.sim/sim_1/behav/xsim/xsim.dir/simple_regs_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Janovec/LAB07/LAB07.sim/sim_1/behav/xsim/xsim.dir/simple_regs_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon May 15 10:11:37 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon May 15 10:11:37 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1021.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Janovec/LAB07/LAB07.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simple_regs_tb_behav -key {Behavioral:sim_1:Functional:simple_regs_tb} -tclbatch {simple_regs_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source simple_regs_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simple_regs_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1021.781 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1021.781 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Janovec/LAB07/LAB07.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simple_regs_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Janovec/LAB07/LAB07.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simple_regs_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Janovec/LAB07/LAB07.srcs/sources_1/new/simple_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simple_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Janovec/LAB07/LAB07.srcs/sim_1/new/simple_regs_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simple_regs_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Janovec/LAB07/LAB07.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Janovec/LAB07/LAB07.sim/sim_1/behav/xsim'
"xelab -wto 295b238cb1bb4f41903cf96aa137c633 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simple_regs_tb_behav xil_defaultlib.simple_regs_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 295b238cb1bb4f41903cf96aa137c633 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simple_regs_tb_behav xil_defaultlib.simple_regs_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.simple_reg [simple_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.simple_regs_tb
Built simulation snapshot simple_regs_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1021.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 15 10:22:27 2023...
