<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>vgareg.h source code [netbsd/sys/dev/ic/vgareg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="reg_vgaattr,reg_vgagdc,reg_vgats "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/vgareg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='vgareg.h.html'>vgareg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* $NetBSD: vgareg.h,v 1.9 2005/12/11 12:21:29 christos Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998</i></td></tr>
<tr><th id="5">5</th><td><i> *	Matthias Drochner.  All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="17">17</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="18">18</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="19">19</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="20">20</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="21">21</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="22">22</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="23">23</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="24">24</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="25">25</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="26">26</th><td><i> *</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>struct</b> <dfn class="type def" id="reg_vgaattr" title='reg_vgaattr' data-ref="reg_vgaattr" data-ref-filename="reg_vgaattr">reg_vgaattr</dfn> { <i>/* indexed via port 0x3c0 */</i></td></tr>
<tr><th id="30">30</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl field" id="reg_vgaattr::palette" title='reg_vgaattr::palette' data-ref="reg_vgaattr::palette" data-ref-filename="reg_vgaattr..palette">palette</dfn>[<var>16</var>];</td></tr>
<tr><th id="31">31</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl field" id="reg_vgaattr::mode" title='reg_vgaattr::mode' data-ref="reg_vgaattr::mode" data-ref-filename="reg_vgaattr..mode">mode</dfn>, <dfn class="decl field" id="reg_vgaattr::overscan" title='reg_vgaattr::overscan' data-ref="reg_vgaattr::overscan" data-ref-filename="reg_vgaattr..overscan">overscan</dfn>, <dfn class="decl field" id="reg_vgaattr::colplen" title='reg_vgaattr::colplen' data-ref="reg_vgaattr::colplen" data-ref-filename="reg_vgaattr..colplen">colplen</dfn>, <dfn class="decl field" id="reg_vgaattr::horpixpan" title='reg_vgaattr::horpixpan' data-ref="reg_vgaattr::horpixpan" data-ref-filename="reg_vgaattr..horpixpan">horpixpan</dfn>;</td></tr>
<tr><th id="32">32</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl field" id="reg_vgaattr::colreset" title='reg_vgaattr::colreset' data-ref="reg_vgaattr::colreset" data-ref-filename="reg_vgaattr..colreset">colreset</dfn>, <dfn class="decl field" id="reg_vgaattr::misc" title='reg_vgaattr::misc' data-ref="reg_vgaattr::misc" data-ref-filename="reg_vgaattr..misc">misc</dfn>;</td></tr>
<tr><th id="33">33</th><td>};</td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/VGA_ATC_NREGS" data-ref="_M/VGA_ATC_NREGS">VGA_ATC_NREGS</dfn>	21</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/VGA_ATC_INDEX" data-ref="_M/VGA_ATC_INDEX">VGA_ATC_INDEX</dfn>	0x0</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/VGA_ATC_DATAW" data-ref="_M/VGA_ATC_DATAW">VGA_ATC_DATAW</dfn>	0x0</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/VGA_ATC_DATAR" data-ref="_M/VGA_ATC_DATAR">VGA_ATC_DATAR</dfn>	0x1</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/VGA_ATC_OVERSCAN" data-ref="_M/VGA_ATC_OVERSCAN">VGA_ATC_OVERSCAN</dfn>	0x11</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>struct</b> <dfn class="type def" id="reg_vgats" title='reg_vgats' data-ref="reg_vgats" data-ref-filename="reg_vgats">reg_vgats</dfn> { <i>/* indexed via port 0x3c4 */</i></td></tr>
<tr><th id="41">41</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl field" id="reg_vgats::syncreset" title='reg_vgats::syncreset' data-ref="reg_vgats::syncreset" data-ref-filename="reg_vgats..syncreset">syncreset</dfn>, <dfn class="decl field" id="reg_vgats::mode" title='reg_vgats::mode' data-ref="reg_vgats::mode" data-ref-filename="reg_vgats..mode">mode</dfn>, <dfn class="decl field" id="reg_vgats::wrplmask" title='reg_vgats::wrplmask' data-ref="reg_vgats::wrplmask" data-ref-filename="reg_vgats..wrplmask">wrplmask</dfn>, <dfn class="decl field" id="reg_vgats::fontsel" title='reg_vgats::fontsel' data-ref="reg_vgats::fontsel" data-ref-filename="reg_vgats..fontsel">fontsel</dfn>, <dfn class="decl field" id="reg_vgats::memmode" title='reg_vgats::memmode' data-ref="reg_vgats::memmode" data-ref-filename="reg_vgats..memmode">memmode</dfn>;</td></tr>
<tr><th id="42">42</th><td>};</td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/VGA_TS_MODE_BLANK" data-ref="_M/VGA_TS_MODE_BLANK">VGA_TS_MODE_BLANK</dfn>	0x20</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/VGA_TS_NREGS" data-ref="_M/VGA_TS_NREGS">VGA_TS_NREGS</dfn>	5</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/VGA_TS_INDEX" data-ref="_M/VGA_TS_INDEX">VGA_TS_INDEX</dfn> 	0x4</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/VGA_TS_DATA" data-ref="_M/VGA_TS_DATA">VGA_TS_DATA</dfn>	0x5</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><b>struct</b> <dfn class="type def" id="reg_vgagdc" title='reg_vgagdc' data-ref="reg_vgagdc" data-ref-filename="reg_vgagdc">reg_vgagdc</dfn> { <i>/* indexed via port 0x3ce */</i></td></tr>
<tr><th id="50">50</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl field" id="reg_vgagdc::setres" title='reg_vgagdc::setres' data-ref="reg_vgagdc::setres" data-ref-filename="reg_vgagdc..setres">setres</dfn>, <dfn class="decl field" id="reg_vgagdc::ensetres" title='reg_vgagdc::ensetres' data-ref="reg_vgagdc::ensetres" data-ref-filename="reg_vgagdc..ensetres">ensetres</dfn>, <dfn class="decl field" id="reg_vgagdc::colorcomp" title='reg_vgagdc::colorcomp' data-ref="reg_vgagdc::colorcomp" data-ref-filename="reg_vgagdc..colorcomp">colorcomp</dfn>, <dfn class="decl field" id="reg_vgagdc::rotfunc" title='reg_vgagdc::rotfunc' data-ref="reg_vgagdc::rotfunc" data-ref-filename="reg_vgagdc..rotfunc">rotfunc</dfn>;</td></tr>
<tr><th id="51">51</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl field" id="reg_vgagdc::rdplanesel" title='reg_vgagdc::rdplanesel' data-ref="reg_vgagdc::rdplanesel" data-ref-filename="reg_vgagdc..rdplanesel">rdplanesel</dfn>, <dfn class="decl field" id="reg_vgagdc::mode" title='reg_vgagdc::mode' data-ref="reg_vgagdc::mode" data-ref-filename="reg_vgagdc..mode">mode</dfn>, <dfn class="decl field" id="reg_vgagdc::misc" title='reg_vgagdc::misc' data-ref="reg_vgagdc::misc" data-ref-filename="reg_vgagdc..misc">misc</dfn>, <dfn class="decl field" id="reg_vgagdc::colorcare" title='reg_vgagdc::colorcare' data-ref="reg_vgagdc::colorcare" data-ref-filename="reg_vgagdc..colorcare">colorcare</dfn>;</td></tr>
<tr><th id="52">52</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl field" id="reg_vgagdc::bitmask" title='reg_vgagdc::bitmask' data-ref="reg_vgagdc::bitmask" data-ref-filename="reg_vgagdc..bitmask">bitmask</dfn>;</td></tr>
<tr><th id="53">53</th><td>};</td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/VGA_GDC_NREGS" data-ref="_M/VGA_GDC_NREGS">VGA_GDC_NREGS</dfn>	9</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/VGA_GDC_INDEX" data-ref="_M/VGA_GDC_INDEX">VGA_GDC_INDEX</dfn>	0xe</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/VGA_GDC_DATA" data-ref="_M/VGA_GDC_DATA">VGA_GDC_DATA</dfn>	0xf</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>/*</i></td></tr>
<tr><th id="59">59</th><td><i> * CRTC registers are defined in sys/dev/ic/mc6845reg.h</i></td></tr>
<tr><th id="60">60</th><td><i> */</i></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/* video DAC palette registers */</i></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/VGA_DAC_PELMASK" data-ref="_M/VGA_DAC_PELMASK">VGA_DAC_PELMASK</dfn>	0x6</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/VGA_DAC_STATE" data-ref="_M/VGA_DAC_STATE">VGA_DAC_STATE</dfn>	0x7</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/VGA_DAC_ADDRR" data-ref="_M/VGA_DAC_ADDRR">VGA_DAC_ADDRR</dfn>	0x7</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/VGA_DAC_ADDRW" data-ref="_M/VGA_DAC_ADDRW">VGA_DAC_ADDRW</dfn>	0x8</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/VGA_DAC_PALETTE" data-ref="_M/VGA_DAC_PALETTE">VGA_DAC_PALETTE</dfn>	0x9</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* misc output register */</i></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/VGA_MISC_DATAR" data-ref="_M/VGA_MISC_DATAR">VGA_MISC_DATAR</dfn>	0xc</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/VGA_MISC_DATAW" data-ref="_M/VGA_MISC_DATAW">VGA_MISC_DATAW</dfn>	0x2</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../arch/x86/pci/pci_machdep.c.html'>netbsd/sys/arch/x86/pci/pci_machdep.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
