{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1355776709384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1355776709387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 03:38:29 2012 " "Processing started: Tue Dec 18 03:38:29 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1355776709387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1355776709387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cube_controller -c cube_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off cube_controller -c cube_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1355776709388 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1355776709612 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "planeController.v(61) " "Verilog HDL information at planeController.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1355776709701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" { { "Info" "ISGN_ENTITY_NAME" "1 planeController " "Found entity 1: planeController" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1355776709705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1355776709705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "planeController " "Elaborating entity \"planeController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1355776709774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 planeController.v(48) " "Verilog HDL assignment warning at planeController.v(48): truncated value with size 8 to match size of target (5)" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355776709782 "|planeController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 planeController.v(50) " "Verilog HDL assignment warning at planeController.v(50): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355776709782 "|planeController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 planeController.v(52) " "Verilog HDL assignment warning at planeController.v(52): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355776709783 "|planeController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 planeController.v(66) " "Verilog HDL assignment warning at planeController.v(66): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/planeController.v" "" { Text "/home/eugene/Projects/embedded/led_cube_fpga/rtl/planeController.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1355776709785 "|planeController"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1355776710505 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1355776710505 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1355776710505 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1355776710505 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eugene/Projects/embedded/led_cube_fpga/syn/output_files/cube_controller.map.smsg " "Generated suppressed messages file /home/eugene/Projects/embedded/led_cube_fpga/syn/output_files/cube_controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1355776710546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1355776710561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 03:38:30 2012 " "Processing ended: Tue Dec 18 03:38:30 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1355776710561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1355776710561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1355776710561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1355776710561 ""}
