
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034292                       # Number of seconds simulated
sim_ticks                                 34292207253                       # Number of ticks simulated
final_tick                               605795130372                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 264835                       # Simulator instruction rate (inst/s)
host_op_rate                                   339277                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1959549                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928416                       # Number of bytes of host memory used
host_seconds                                 17500.05                       # Real time elapsed on the host
sim_insts                                  4634617080                       # Number of instructions simulated
sim_ops                                    5937366426                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2162176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2896768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       973312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1505408                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7544832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2317696                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2317696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16892                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22631                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7604                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        11761                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 58944                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18107                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18107                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        59722                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63051526                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        48524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     84473069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        52257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28382892                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        48524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     43899420                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               220015934                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        59722                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        48524                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        52257                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        48524                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             209027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          67586667                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               67586667                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          67586667                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        59722                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63051526                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        48524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     84473069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        52257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28382892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        48524                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     43899420                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              287602601                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                82235510                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28432842                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24863718                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800862                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14217599                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13673093                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2043205                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56791                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33526989                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158221663                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28432842                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15716298                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32571054                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8850283                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4394298                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16526145                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       713256                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77531526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.349323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.166559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44960472     57.99%     57.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1613723      2.08%     60.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2952077      3.81%     63.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2766386      3.57%     67.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4560073      5.88%     73.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4745466      6.12%     79.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128514      1.46%     80.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          847649      1.09%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13957166     18.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77531526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345749                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.924007                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34588442                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4260465                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31522802                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125829                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7033978                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092096                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177036887                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1379                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7033978                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36045304                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1776869                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       457150                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30181002                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2037214                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172375727                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690996                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       833765                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228855614                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784604162                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784604162                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79959333                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20289                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9941                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5427284                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26520581                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96912                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1893775                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163147515                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19863                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137689052                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181868                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48948461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134445233                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77531526                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.775911                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839910                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     27143775     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14417064     18.60%     53.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12517222     16.14%     69.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7669822      9.89%     79.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8035972     10.36%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4721229      6.09%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2088956      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555579      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381907      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77531526                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         540861     66.13%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176249     21.55%     87.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100742     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108003789     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085496      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23693619     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4896227      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137689052                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.674326                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817852                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005940                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353909346                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212116264                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133200430                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138506904                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339675                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7590504                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          842                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          425                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408946                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7033978                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1154360                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        61926                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163167381                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189539                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26520581                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762304                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9941                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30360                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          238                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          425                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957846                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063155                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021001                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135118593                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22775680                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2570455                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27552294                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20418995                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4776614                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.643069                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133349011                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133200430                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81832566                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199736093                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.619743                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409703                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49556384                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805619                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70497548                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.611568                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.315007                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32686048     46.36%     46.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846956     21.06%     67.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8306414     11.78%     79.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2816030      3.99%     83.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2696622      3.83%     87.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1120514      1.59%     88.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3004802      4.26%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875451      1.24%     94.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4144711      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70497548                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4144711                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229520810                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333375518                       # The number of ROB writes
system.switch_cpus0.timesIdled                  33186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4703984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.822355                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.822355                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.216020                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.216020                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       625023974                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174591901                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182460401                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                82235510                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        27748683                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22578226                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1892805                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11650644                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10815868                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2926956                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        80279                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     27843381                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             153964818                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           27748683                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13742824                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33857886                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10177480                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7278798                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13622904                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       797501                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77222107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.462489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.291058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43364221     56.16%     56.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2974959      3.85%     60.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2417851      3.13%     63.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5837412      7.56%     70.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1579883      2.05%     72.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2030629      2.63%     75.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1474394      1.91%     77.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          825381      1.07%     78.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16717377     21.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77222107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.337429                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.872243                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29125025                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7109421                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32559312                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       223582                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8204762                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4723063                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        37573                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     184048328                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        71889                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8204762                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31253156                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1427525                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2520257                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30603065                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3213337                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     177589566                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        33134                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1333032                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       995924                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2907                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    248680962                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    829075945                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    829075945                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    152339410                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        96341505                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36783                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20849                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8808386                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16558532                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8429065                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       132423                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2630191                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         167898929                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35463                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133366458                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       263002                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58027307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    177181606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5955                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77222107                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.727050                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.883947                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27769725     35.96%     35.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16355762     21.18%     57.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10651406     13.79%     70.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7903027     10.23%     81.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6798223      8.80%     89.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3515062      4.55%     94.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3017176      3.91%     98.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       566263      0.73%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       645463      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77222107                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         781407     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             5      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        157896     14.39%     85.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158291     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111115191     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1899047      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14754      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13245358      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7092108      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133366458                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.621762                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1097599                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008230                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    345315621                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    225962264                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    129975406                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134464057                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       505285                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6533659                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2715                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          567                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2159771                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8204762                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         602334                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        74151                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    167934393                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       417925                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16558532                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8429065                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20709                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          567                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1132218                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1064007                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2196225                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131258083                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12427803                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2108372                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19336056                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18514073                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6908253                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.596124                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130062341                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            129975406                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         84720634                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        239145866                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.580527                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354263                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89243557                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    109598108                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58337187                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29508                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1897824                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69017345                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.587979                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.129909                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27766787     40.23%     40.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18701954     27.10%     67.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7613815     11.03%     78.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4276799      6.20%     84.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3492442      5.06%     89.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1414911      2.05%     91.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1682926      2.44%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       845440      1.22%     95.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3222271      4.67%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69017345                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89243557                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     109598108                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16294161                       # Number of memory references committed
system.switch_cpus1.commit.loads             10024867                       # Number of loads committed
system.switch_cpus1.commit.membars              14754                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15746925                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         98751728                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2230991                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3222271                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           233730369                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          344080630                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5013403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89243557                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            109598108                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89243557                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.921473                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.921473                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.085219                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.085219                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       590506222                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      179660880                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      169851472                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29508                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                82235510                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29682277                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24197959                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1981799                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12485487                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11585345                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3199167                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87758                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29697949                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             163090373                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29682277                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14784512                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36203997                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10537758                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5448046                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14655724                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       957112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     79881597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.529531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.291028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43677600     54.68%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2397678      3.00%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4452887      5.57%     63.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4464953      5.59%     68.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2766777      3.46%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2207981      2.76%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1376334      1.72%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1299419      1.63%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17237968     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     79881597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360942                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.983211                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30961426                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5390747                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34784703                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       213472                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8531248                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5023565                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          316                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195657028                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8531248                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33202964                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         959201                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1353862                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32713221                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3121097                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188712438                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           37                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1300861                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       952690                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    265049883                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    880364886                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    880364886                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163770090                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101279700                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33624                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16127                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8675081                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17441195                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8918692                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       110841                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2918131                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         177866325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32253                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141665171                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       281267                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60200792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    184060169                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     79881597                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.773439                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.897942                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27606607     34.56%     34.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17320828     21.68%     56.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11349680     14.21%     70.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7483453      9.37%     79.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7911905      9.90%     89.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3795104      4.75%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3028443      3.79%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       683790      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       701787      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     79881597                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         882767     72.49%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.49% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167524     13.76%     86.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       167514     13.76%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118493191     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1902814      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16125      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13703647      9.67%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7549394      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141665171                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.722676                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1217805                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    364711008                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    238099674                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138410713                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142882976                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       440156                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6765159                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1800                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          304                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2155545                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8531248                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         493910                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        84518                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    177898585                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       352470                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17441195                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8918692                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16127                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         66047                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          304                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1239862                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1100033                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2339895                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139778488                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13073367                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1886680                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20441328                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19819753                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7367961                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.699734                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138454337                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138410713                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88201676                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        253139368                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.683102                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348431                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95379798                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117440310                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60458616                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2005694                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     71350349                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645967                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.147554                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27275178     38.23%     38.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19899930     27.89%     66.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8270554     11.59%     77.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4125148      5.78%     83.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4108499      5.76%     89.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1656110      2.32%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1659683      2.33%     93.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       890792      1.25%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3464455      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     71350349                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95379798                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117440310                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17439173                       # Number of memory references committed
system.switch_cpus2.commit.loads             10676029                       # Number of loads committed
system.switch_cpus2.commit.membars              16126                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16951310                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105804624                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2422249                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3464455                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           245784820                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364334710                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2353913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95379798                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117440310                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95379798                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.862190                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.862190                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.159837                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.159837                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       627894293                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192285258                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      179744788                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32252                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                82235510                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28991778                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23582652                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1936203                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12325589                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11430571                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2982041                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85262                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32062309                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             158325381                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28991778                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14412612                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             33261203                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9937072                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5931752                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15665906                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       767018                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     79223004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.461816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.291037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45961801     58.02%     58.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1786291      2.25%     60.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2329847      2.94%     63.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3532768      4.46%     67.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3421318      4.32%     71.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2601677      3.28%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1546216      1.95%     77.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2327491      2.94%     80.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15715595     19.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     79223004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.352546                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.925268                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        33126474                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5822470                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         32055915                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       250633                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7967510                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4917966                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          253                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     189405820                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7967510                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34871679                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         980159                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2289783                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30520027                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2593844                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     183901594                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          868                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1121832                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       814011                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           15                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    256213205                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    856465011                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    856465011                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    159393125                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        96820058                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        39034                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22053                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7326743                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17047479                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9038478                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       174935                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2915375                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         170947662                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37107                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        137738235                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       256509                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     55553674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    168895351                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5987                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     79223004                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.738614                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896276                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     28083631     35.45%     35.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17225209     21.74%     57.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11110284     14.02%     71.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7585860      9.58%     80.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7107733      8.97%     89.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3786814      4.78%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2790947      3.52%     98.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       836014      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       696512      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     79223004                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         676706     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             9      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        139077     14.21%     83.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       162634     16.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    114613561     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1945917      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15560      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13593566      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7569631      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     137738235                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.674924                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             978426                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007104                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    355934405                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    226539224                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    133867253                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     138716661                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       464908                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6529325                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2064                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          820                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2297238                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          290                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7967510                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         587945                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91302                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    170984769                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1118040                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17047479                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9038478                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21547                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         69379                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          820                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1185812                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1088970                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2274782                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135092261                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12794077                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2645970                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20192458                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18923842                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7398381                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.642749                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             133902768                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            133867253                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86011795                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        241549651                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.627852                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356083                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93350306                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    114730922                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     56254128                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31120                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1968245                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     71255494                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.610134                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.147540                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27987642     39.28%     39.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20229878     28.39%     67.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7455073     10.46%     78.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4267877      5.99%     84.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3561815      5.00%     89.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1749443      2.46%     91.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1745099      2.45%     94.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       747138      1.05%     95.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3511529      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     71255494                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93350306                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     114730922                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17259391                       # Number of memory references committed
system.switch_cpus3.commit.loads             10518151                       # Number of loads committed
system.switch_cpus3.commit.membars              15560                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16455772                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        103413617                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2341010                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3511529                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           238729015                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          349941783                       # The number of ROB writes
system.switch_cpus3.timesIdled                  30955                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3012506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93350306                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            114730922                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93350306                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.880935                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.880935                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.135158                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.135158                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       607926969                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      184887494                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      174951963                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31120                       # number of misc regfile writes
system.l20.replacements                         16910                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          172743                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21006                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.223508                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           66.001399                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.526761                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3134.019924                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           893.451916                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016114                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000617                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.765142                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.218128                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        32719                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32719                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8181                       # number of Writeback hits
system.l20.Writeback_hits::total                 8181                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        32719                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32719                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        32719                       # number of overall hits
system.l20.overall_hits::total                  32719                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16892                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16908                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16892                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16908                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16892                       # number of overall misses
system.l20.overall_misses::total                16908                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3393831                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2692293031                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2695686862                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3393831                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2692293031                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2695686862                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3393831                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2692293031                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2695686862                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49611                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49627                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8181                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8181                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49611                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49627                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49611                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49627                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.340489                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.340702                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.340489                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.340702                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.340489                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.340702                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 212114.437500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159382.727386                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159432.627277                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 212114.437500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159382.727386                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159432.627277                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 212114.437500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159382.727386                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159432.627277                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2649                       # number of writebacks
system.l20.writebacks::total                     2649                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16892                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16908                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16892                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16908                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16892                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16908                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3211529                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2499517680                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2502729209                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3211529                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2499517680                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2502729209                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3211529                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2499517680                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2502729209                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.340489                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.340702                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.340489                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.340702                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.340489                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.340702                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 200720.562500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147970.499645                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148020.416903                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 200720.562500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147970.499645                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148020.416903                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 200720.562500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147970.499645                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148020.416903                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22644                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          345588                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26740                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.924009                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.152321                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.693540                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2572.365916                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1483.788223                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009070                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000658                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.628019                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.362253                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42169                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42169                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11592                       # number of Writeback hits
system.l21.Writeback_hits::total                11592                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42169                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42169                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42169                       # number of overall hits
system.l21.overall_hits::total                  42169                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22631                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22644                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22631                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22644                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22631                       # number of overall misses
system.l21.overall_misses::total                22644                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2552935                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4060461880                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4063014815                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2552935                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4060461880                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4063014815                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2552935                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4060461880                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4063014815                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        64800                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              64813                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11592                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11592                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        64800                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               64813                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        64800                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              64813                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.349244                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.349374                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.349244                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.349374                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.349244                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.349374                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 179420.347311                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 179430.083687                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 179420.347311                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 179430.083687                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 196379.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 179420.347311                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 179430.083687                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3722                       # number of writebacks
system.l21.writebacks::total                     3722                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22631                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22644                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22631                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22644                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22631                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22644                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3799377242                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3801781944                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3799377242                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3801781944                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2404702                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3799377242                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3801781944                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.349244                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.349374                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.349244                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.349374                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.349244                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.349374                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 167883.754231                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 167893.567568                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 167883.754231                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 167893.567568                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 184977.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 167883.754231                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 167893.567568                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7620                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          311488                       # Total number of references to valid blocks.
system.l22.sampled_refs                         11716                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.586548                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           83.897084                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.968508                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2394.800689                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1612.333719                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020483                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001213                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.584668                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.393636                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29476                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29476                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9300                       # number of Writeback hits
system.l22.Writeback_hits::total                 9300                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29476                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29476                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29476                       # number of overall hits
system.l22.overall_hits::total                  29476                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7604                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7618                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7604                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7618                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7604                       # number of overall misses
system.l22.overall_misses::total                 7618                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1878944                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1248217421                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1250096365                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1878944                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1248217421                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1250096365                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1878944                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1248217421                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1250096365                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        37080                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              37094                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9300                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9300                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        37080                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               37094                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        37080                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              37094                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.205070                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.205370                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.205070                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.205370                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.205070                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.205370                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 134210.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 164152.738164                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 164097.711342                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 134210.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 164152.738164                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 164097.711342                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 134210.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 164152.738164                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 164097.711342                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4080                       # number of writebacks
system.l22.writebacks::total                     4080                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7604                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7618                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7604                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7618                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7604                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7618                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1719129                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1161338090                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1163057219                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1719129                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1161338090                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1163057219                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1719129                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1161338090                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1163057219                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.205070                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.205370                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.205070                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.205370                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.205070                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.205370                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 122794.928571                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 152727.260652                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 152672.252428                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 122794.928571                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 152727.260652                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 152672.252428                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 122794.928571                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 152727.260652                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 152672.252428                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         11777                       # number of replacements
system.l23.tagsinuse                      4095.988837                       # Cycle average of tags in use
system.l23.total_refs                          412080                       # Total number of references to valid blocks.
system.l23.sampled_refs                         15873                       # Sample count of references to valid blocks.
system.l23.avg_refs                         25.961066                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           86.163940                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.984273                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2700.711302                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1305.129322                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021036                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000973                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.659353                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.318635                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        36803                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  36803                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           21756                       # number of Writeback hits
system.l23.Writeback_hits::total                21756                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        36803                       # number of demand (read+write) hits
system.l23.demand_hits::total                   36803                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        36803                       # number of overall hits
system.l23.overall_hits::total                  36803                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        11759                       # number of ReadReq misses
system.l23.ReadReq_misses::total                11772                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        11761                       # number of demand (read+write) misses
system.l23.demand_misses::total                 11774                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        11761                       # number of overall misses
system.l23.overall_misses::total                11774                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2025628                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1769464127                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1771489755                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       243993                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       243993                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2025628                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1769708120                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1771733748                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2025628                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1769708120                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1771733748                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        48562                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              48575                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        21756                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            21756                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        48564                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               48577                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        48564                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              48577                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242144                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.242347                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.242175                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.242378                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.242175                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.242378                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 155817.538462                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150477.432350                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 150483.329511                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 121996.500000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 121996.500000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 155817.538462                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150472.589066                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 150478.490572                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 155817.538462                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150472.589066                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 150478.490572                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                7656                       # number of writebacks
system.l23.writebacks::total                     7656                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        11759                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           11772                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        11761                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            11774                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        11761                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           11774                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1876671                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1635179206                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1637055877                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       221333                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       221333                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1876671                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1635400539                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1637277210                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1876671                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1635400539                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1637277210                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242144                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.242347                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.242175                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.242378                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.242175                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.242378                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 144359.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139057.675483                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 139063.530156                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 110666.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 110666.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 144359.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139052.847462                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 139058.706472                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 144359.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139052.847462                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 139058.706472                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.985469                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016558237                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872114.616943                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.985469                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025618                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16526123                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16526123                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16526123                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16526123                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16526123                       # number of overall hits
system.cpu0.icache.overall_hits::total       16526123                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           22                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           22                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           22                       # number of overall misses
system.cpu0.icache.overall_misses::total           22                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5127743                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5127743                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5127743                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5127743                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5127743                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5127743                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16526145                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16526145                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16526145                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16526145                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16526145                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16526145                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 233079.227273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 233079.227273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 233079.227273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 233079.227273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 233079.227273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 233079.227273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3410108                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3410108                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3410108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3410108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3410108                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3410108                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 213131.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 213131.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 213131.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 213131.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 213131.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 213131.750000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49611                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246448743                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49867                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4942.120902                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.205395                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.794605                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825021                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174979                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20665973                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20665973                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24999465                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24999465                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24999465                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24999465                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       166535                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       166535                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       166535                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        166535                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       166535                       # number of overall misses
system.cpu0.dcache.overall_misses::total       166535                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  17267839926                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  17267839926                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  17267839926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17267839926                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  17267839926                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17267839926                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20832508                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20832508                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25166000                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25166000                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25166000                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25166000                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007994                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007994                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006617                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006617                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006617                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006617                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 103688.953830                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 103688.953830                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 103688.953830                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 103688.953830                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 103688.953830                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 103688.953830                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8181                       # number of writebacks
system.cpu0.dcache.writebacks::total             8181                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       116924                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       116924                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       116924                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       116924                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       116924                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       116924                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49611                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49611                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49611                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49611                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49611                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49611                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2938047821                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2938047821                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2938047821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2938047821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2938047821                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2938047821                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 59221.701256                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59221.701256                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 59221.701256                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59221.701256                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 59221.701256                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59221.701256                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996551                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100596295                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218944.143145                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996551                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13622881                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13622881                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13622881                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13622881                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13622881                       # number of overall hits
system.cpu1.icache.overall_hits::total       13622881                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.cpu1.icache.overall_misses::total           23                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3802348                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3802348                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3802348                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3802348                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3802348                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3802348                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13622904                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13622904                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13622904                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13622904                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13622904                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13622904                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165319.478261                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165319.478261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165319.478261                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165319.478261                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2574605                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2574605                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2574605                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2574605                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 198046.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 198046.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 64800                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               191907966                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65056                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2949.888803                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.101134                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.898866                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898833                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101167                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9432373                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9432373                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6239786                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6239786                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20369                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20369                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14754                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14754                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15672159                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15672159                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15672159                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15672159                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       142822                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       142822                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       142822                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        142822                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       142822                       # number of overall misses
system.cpu1.dcache.overall_misses::total       142822                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  11933971517                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11933971517                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  11933971517                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11933971517                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  11933971517                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11933971517                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9575195                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9575195                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6239786                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6239786                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20369                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15814981                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15814981                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15814981                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15814981                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014916                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014916                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009031                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009031                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009031                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009031                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 83558.355975                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83558.355975                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 83558.355975                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83558.355975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 83558.355975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83558.355975                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11592                       # number of writebacks
system.cpu1.dcache.writebacks::total            11592                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        78022                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        78022                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        78022                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        78022                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        78022                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        78022                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        64800                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        64800                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        64800                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        64800                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        64800                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        64800                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4385315601                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4385315601                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4385315601                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4385315601                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4385315601                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4385315601                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006767                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004097                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004097                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 67674.623472                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67674.623472                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 67674.623472                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 67674.623472                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 67674.623472                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 67674.623472                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995889                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099295392                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2374288.103672                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995889                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14655708                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14655708                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14655708                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14655708                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14655708                       # number of overall hits
system.cpu2.icache.overall_hits::total       14655708                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2290272                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2290272                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2290272                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2290272                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2290272                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2290272                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14655724                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14655724                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14655724                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14655724                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14655724                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14655724                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       143142                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       143142                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       143142                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       143142                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       143142                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       143142                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1892944                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1892944                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1892944                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1892944                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1892944                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1892944                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 135210.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 135210.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 135210.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 37080                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181298444                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37336                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4855.861474                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.463139                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.536861                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908059                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091941                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9978337                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9978337                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6731412                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6731412                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16127                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16127                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16126                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16126                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16709749                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16709749                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16709749                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16709749                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        95864                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95864                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95864                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95864                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95864                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95864                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6407933284                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6407933284                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6407933284                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6407933284                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6407933284                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6407933284                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10074201                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10074201                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6731412                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6731412                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16126                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16126                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16805613                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16805613                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16805613                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16805613                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009516                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009516                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005704                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005704                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005704                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005704                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 66844.000709                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 66844.000709                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 66844.000709                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 66844.000709                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 66844.000709                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 66844.000709                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9300                       # number of writebacks
system.cpu2.dcache.writebacks::total             9300                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58784                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58784                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58784                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58784                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58784                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58784                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        37080                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        37080                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        37080                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        37080                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        37080                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        37080                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1443386912                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1443386912                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1443386912                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1443386912                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1443386912                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1443386912                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 38926.292125                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 38926.292125                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 38926.292125                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38926.292125                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 38926.292125                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38926.292125                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997027                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100719080                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2219191.693548                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997027                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15665885                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15665885                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15665885                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15665885                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15665885                       # number of overall hits
system.cpu3.icache.overall_hits::total       15665885                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3248368                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3248368                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3248368                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3248368                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3248368                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3248368                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15665906                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15665906                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15665906                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15665906                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15665906                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15665906                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 154684.190476                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 154684.190476                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 154684.190476                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 154684.190476                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 154684.190476                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 154684.190476                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2038628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2038628                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2038628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2038628                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2038628                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2038628                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 156817.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156817.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 156817.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156817.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 156817.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156817.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 48564                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185554832                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 48820                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3800.795412                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.570047                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.429953                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912383                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087617                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9735642                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9735642                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6705946                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6705946                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16505                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16505                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15560                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15560                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16441588                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16441588                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16441588                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16441588                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       123050                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       123050                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3280                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3280                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       126330                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        126330                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       126330                       # number of overall misses
system.cpu3.dcache.overall_misses::total       126330                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   8385265577                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   8385265577                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    408435779                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    408435779                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   8793701356                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   8793701356                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   8793701356                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   8793701356                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9858692                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9858692                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6709226                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6709226                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15560                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15560                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16567918                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16567918                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16567918                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16567918                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012481                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012481                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000489                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000489                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007625                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007625                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007625                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007625                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 68145.189573                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 68145.189573                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 124523.103354                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 124523.103354                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 69608.971392                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 69608.971392                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 69608.971392                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 69608.971392                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1308648                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 93474.857143                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21756                       # number of writebacks
system.cpu3.dcache.writebacks::total            21756                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74488                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74488                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3278                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3278                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        77766                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77766                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        77766                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77766                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48562                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48562                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48564                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48564                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48564                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48564                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   2081227473                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2081227473                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       245993                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       245993                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   2081473466                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2081473466                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   2081473466                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2081473466                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004926                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 42857.120238                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 42857.120238                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 122996.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 122996.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 42860.420600                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 42860.420600                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 42860.420600                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 42860.420600                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
