--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Install\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19602 paths analyzed, 155 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.459ns.
--------------------------------------------------------------------------------
Slack:                  4.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.424ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd3_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DMUX    Tshcko                0.576   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C4      net (fanout=3)        1.088   my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A6        net (fanout=14)       1.218   my_test/_n0092[15]
    DSP48_X0Y9.P1        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.424ns (7.422ns logic, 8.002ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  4.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.317ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd2_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd2_1
    SLICE_X11Y33.C6      net (fanout=3)        1.032   my_test/M_state_q_FSM_FFd2_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A6        net (fanout=14)       1.218   my_test/_n0092[15]
    DSP48_X0Y9.P1        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.317ns (7.371ns logic, 7.946ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  4.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.279ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd3_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DMUX    Tshcko                0.576   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C4      net (fanout=3)        1.088   my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A6        net (fanout=14)       1.218   my_test/_n0092[15]
    DSP48_X0Y9.P4        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X11Y31.B4      net (fanout=1)        1.288   my_test/my_alu/M_my_mod_out[4]
    SLICE_X11Y31.B       Tilo                  0.259   my_test/N32
                                                       my_test/my_alu/Mmux_out114
    SLICE_X12Y33.C4      net (fanout=11)       1.079   my_test/M_my_alu_out[4]
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.279ns (7.426ns logic, 7.853ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  4.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.258ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd2_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd2_1
    SLICE_X13Y33.C3      net (fanout=3)        1.033   my_test/M_state_q_FSM_FFd2_1
    SLICE_X13Y33.C       Tilo                  0.259   my_test/my_alu/Mmux_out71
                                                       my_test/M_state_q__n0092<13>1
    DSP48_X0Y9.A1        net (fanout=10)       1.158   my_test/_n0092[13]
    DSP48_X0Y9.P1        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.258ns (7.371ns logic, 7.887ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack:                  4.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.258ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd3_1 to my_test/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DMUX    Tshcko                0.576   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C4      net (fanout=3)        1.088   my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A6        net (fanout=14)       1.218   my_test/_n0092[15]
    DSP48_X0Y9.P1        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X11Y35.D1      net (fanout=3)        1.200   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X11Y35.D       Tilo                  0.259   my_test/M_state_q_FSM_FFd3-In9
                                                       my_test/M_state_q_FSM_FFd3-In9
    SLICE_X12Y30.C1      net (fanout=1)        1.470   my_test/M_state_q_FSM_FFd3-In9
    SLICE_X12Y30.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In12
    SLICE_X12Y30.D3      net (fanout=1)        0.487   my_test/M_state_q_FSM_FFd3-In
    SLICE_X12Y30.CLK     Tas                   0.200   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In_rt
                                                       my_test/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     15.258ns (7.279ns logic, 7.979ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack:                  4.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.239ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd1_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd1_1
    SLICE_X13Y33.C1      net (fanout=3)        1.014   my_test/M_state_q_FSM_FFd1_1
    SLICE_X13Y33.C       Tilo                  0.259   my_test/my_alu/Mmux_out71
                                                       my_test/M_state_q__n0092<13>1
    DSP48_X0Y9.A1        net (fanout=10)       1.158   my_test/_n0092[13]
    DSP48_X0Y9.P1        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.239ns (7.371ns logic, 7.868ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  4.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.212ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd1_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd1_1
    SLICE_X11Y33.C5      net (fanout=3)        0.927   my_test/M_state_q_FSM_FFd1_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A6        net (fanout=14)       1.218   my_test/_n0092[15]
    DSP48_X0Y9.P1        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.212ns (7.371ns logic, 7.841ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack:                  4.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.172ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd2_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd2_1
    SLICE_X11Y33.C6      net (fanout=3)        1.032   my_test/M_state_q_FSM_FFd2_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A6        net (fanout=14)       1.218   my_test/_n0092[15]
    DSP48_X0Y9.P4        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X11Y31.B4      net (fanout=1)        1.288   my_test/my_alu/M_my_mod_out[4]
    SLICE_X11Y31.B       Tilo                  0.259   my_test/N32
                                                       my_test/my_alu/Mmux_out114
    SLICE_X12Y33.C4      net (fanout=11)       1.079   my_test/M_my_alu_out[4]
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.172ns (7.375ns logic, 7.797ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  4.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.157ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd2_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd2_1
    SLICE_X12Y30.D2      net (fanout=3)        0.769   my_test/M_state_q_FSM_FFd2_1
    SLICE_X12Y30.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4
                                                       my_test/my_alu/my_mod/a[7]_b[7]_LessThan_1_o_inv
    DSP48_X0Y9.B1        net (fanout=5)        1.401   my_test/my_alu/a[7]_b[7]_LessThan_1_o_inv
    DSP48_X0Y9.P1        Tdspdo_B_P            5.145   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.157ns (7.291ns logic, 7.866ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  4.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.157ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd2_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd2_1
    SLICE_X12Y30.D2      net (fanout=3)        0.769   my_test/M_state_q_FSM_FFd2_1
    SLICE_X12Y30.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4
                                                       my_test/my_alu/my_mod/a[7]_b[7]_LessThan_1_o_inv
    DSP48_X0Y9.B4        net (fanout=5)        1.401   my_test/my_alu/a[7]_b[7]_LessThan_1_o_inv
    DSP48_X0Y9.P1        Tdspdo_B_P            5.145   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.157ns (7.291ns logic, 7.866ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack:                  4.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.151ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd2_1 to my_test/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd2_1
    SLICE_X11Y33.C6      net (fanout=3)        1.032   my_test/M_state_q_FSM_FFd2_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A6        net (fanout=14)       1.218   my_test/_n0092[15]
    DSP48_X0Y9.P1        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X11Y35.D1      net (fanout=3)        1.200   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X11Y35.D       Tilo                  0.259   my_test/M_state_q_FSM_FFd3-In9
                                                       my_test/M_state_q_FSM_FFd3-In9
    SLICE_X12Y30.C1      net (fanout=1)        1.470   my_test/M_state_q_FSM_FFd3-In9
    SLICE_X12Y30.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In12
    SLICE_X12Y30.D3      net (fanout=1)        0.487   my_test/M_state_q_FSM_FFd3-In
    SLICE_X12Y30.CLK     Tas                   0.200   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In_rt
                                                       my_test/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     15.151ns (7.228ns logic, 7.923ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack:                  4.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.153ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd3_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DMUX    Tshcko                0.576   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C4      net (fanout=3)        1.088   my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A3        net (fanout=14)       0.947   my_test/_n0092[15]
    DSP48_X0Y9.P1        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.153ns (7.422ns logic, 7.731ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  4.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.153ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd3_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DMUX    Tshcko                0.576   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C4      net (fanout=3)        1.088   my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A2        net (fanout=14)       0.947   my_test/_n0092[15]
    DSP48_X0Y9.P1        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.153ns (7.422ns logic, 7.731ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  4.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.113ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd2_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd2_1
    SLICE_X13Y33.C3      net (fanout=3)        1.033   my_test/M_state_q_FSM_FFd2_1
    SLICE_X13Y33.C       Tilo                  0.259   my_test/my_alu/Mmux_out71
                                                       my_test/M_state_q__n0092<13>1
    DSP48_X0Y9.A1        net (fanout=10)       1.158   my_test/_n0092[13]
    DSP48_X0Y9.P4        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X11Y31.B4      net (fanout=1)        1.288   my_test/my_alu/M_my_mod_out[4]
    SLICE_X11Y31.B       Tilo                  0.259   my_test/N32
                                                       my_test/my_alu/Mmux_out114
    SLICE_X12Y33.C4      net (fanout=11)       1.079   my_test/M_my_alu_out[4]
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.113ns (7.375ns logic, 7.738ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack:                  4.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.113ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd3_1 to my_test/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DMUX    Tshcko                0.576   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C4      net (fanout=3)        1.088   my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A6        net (fanout=14)       1.218   my_test/_n0092[15]
    DSP48_X0Y9.P4        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X11Y31.B4      net (fanout=1)        1.288   my_test/my_alu/M_my_mod_out[4]
    SLICE_X11Y31.B       Tilo                  0.259   my_test/N32
                                                       my_test/my_alu/Mmux_out114
    SLICE_X12Y33.C4      net (fanout=11)       1.079   my_test/M_my_alu_out[4]
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X11Y35.D1      net (fanout=3)        1.200   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X11Y35.D       Tilo                  0.259   my_test/M_state_q_FSM_FFd3-In9
                                                       my_test/M_state_q_FSM_FFd3-In9
    SLICE_X12Y30.C1      net (fanout=1)        1.470   my_test/M_state_q_FSM_FFd3-In9
    SLICE_X12Y30.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In12
    SLICE_X12Y30.D3      net (fanout=1)        0.487   my_test/M_state_q_FSM_FFd3-In
    SLICE_X12Y30.CLK     Tas                   0.200   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In_rt
                                                       my_test/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     15.113ns (7.283ns logic, 7.830ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  4.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.094ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd1_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd1_1
    SLICE_X13Y33.C1      net (fanout=3)        1.014   my_test/M_state_q_FSM_FFd1_1
    SLICE_X13Y33.C       Tilo                  0.259   my_test/my_alu/Mmux_out71
                                                       my_test/M_state_q__n0092<13>1
    DSP48_X0Y9.A1        net (fanout=10)       1.158   my_test/_n0092[13]
    DSP48_X0Y9.P4        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X11Y31.B4      net (fanout=1)        1.288   my_test/my_alu/M_my_mod_out[4]
    SLICE_X11Y31.B       Tilo                  0.259   my_test/N32
                                                       my_test/my_alu/Mmux_out114
    SLICE_X12Y33.C4      net (fanout=11)       1.079   my_test/M_my_alu_out[4]
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.094ns (7.375ns logic, 7.719ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  4.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.092ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd2_1 to my_test/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd2_1
    SLICE_X13Y33.C3      net (fanout=3)        1.033   my_test/M_state_q_FSM_FFd2_1
    SLICE_X13Y33.C       Tilo                  0.259   my_test/my_alu/Mmux_out71
                                                       my_test/M_state_q__n0092<13>1
    DSP48_X0Y9.A1        net (fanout=10)       1.158   my_test/_n0092[13]
    DSP48_X0Y9.P1        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X11Y35.D1      net (fanout=3)        1.200   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X11Y35.D       Tilo                  0.259   my_test/M_state_q_FSM_FFd3-In9
                                                       my_test/M_state_q_FSM_FFd3-In9
    SLICE_X12Y30.C1      net (fanout=1)        1.470   my_test/M_state_q_FSM_FFd3-In9
    SLICE_X12Y30.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In12
    SLICE_X12Y30.D3      net (fanout=1)        0.487   my_test/M_state_q_FSM_FFd3-In
    SLICE_X12Y30.CLK     Tas                   0.200   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In_rt
                                                       my_test/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     15.092ns (7.228ns logic, 7.864ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  4.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.073ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd1_1 to my_test/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd1_1
    SLICE_X13Y33.C1      net (fanout=3)        1.014   my_test/M_state_q_FSM_FFd1_1
    SLICE_X13Y33.C       Tilo                  0.259   my_test/my_alu/Mmux_out71
                                                       my_test/M_state_q__n0092<13>1
    DSP48_X0Y9.A1        net (fanout=10)       1.158   my_test/_n0092[13]
    DSP48_X0Y9.P1        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X11Y35.D1      net (fanout=3)        1.200   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X11Y35.D       Tilo                  0.259   my_test/M_state_q_FSM_FFd3-In9
                                                       my_test/M_state_q_FSM_FFd3-In9
    SLICE_X12Y30.C1      net (fanout=1)        1.470   my_test/M_state_q_FSM_FFd3-In9
    SLICE_X12Y30.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In12
    SLICE_X12Y30.D3      net (fanout=1)        0.487   my_test/M_state_q_FSM_FFd3-In
    SLICE_X12Y30.CLK     Tas                   0.200   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In_rt
                                                       my_test/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     15.073ns (7.228ns logic, 7.845ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack:                  4.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.078ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd3_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DMUX    Tshcko                0.576   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3_1
    SLICE_X12Y30.D1      net (fanout=3)        0.639   my_test/M_state_q_FSM_FFd3_1
    SLICE_X12Y30.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4
                                                       my_test/my_alu/my_mod/a[7]_b[7]_LessThan_1_o_inv
    DSP48_X0Y9.B4        net (fanout=5)        1.401   my_test/my_alu/a[7]_b[7]_LessThan_1_o_inv
    DSP48_X0Y9.P1        Tdspdo_B_P            5.145   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.078ns (7.342ns logic, 7.736ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  4.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.078ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd3_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DMUX    Tshcko                0.576   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3_1
    SLICE_X12Y30.D1      net (fanout=3)        0.639   my_test/M_state_q_FSM_FFd3_1
    SLICE_X12Y30.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4
                                                       my_test/my_alu/my_mod/a[7]_b[7]_LessThan_1_o_inv
    DSP48_X0Y9.B1        net (fanout=5)        1.401   my_test/my_alu/a[7]_b[7]_LessThan_1_o_inv
    DSP48_X0Y9.P1        Tdspdo_B_P            5.145   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.078ns (7.342ns logic, 7.736ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  4.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.067ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd1_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd1_1
    SLICE_X11Y33.C5      net (fanout=3)        0.927   my_test/M_state_q_FSM_FFd1_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A6        net (fanout=14)       1.218   my_test/_n0092[15]
    DSP48_X0Y9.P4        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X11Y31.B4      net (fanout=1)        1.288   my_test/my_alu/M_my_mod_out[4]
    SLICE_X11Y31.B       Tilo                  0.259   my_test/N32
                                                       my_test/my_alu/Mmux_out114
    SLICE_X12Y33.C4      net (fanout=11)       1.079   my_test/M_my_alu_out[4]
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.067ns (7.375ns logic, 7.692ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  4.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.056ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd3_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DMUX    Tshcko                0.576   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3_1
    SLICE_X13Y33.C4      net (fanout=3)        0.780   my_test/M_state_q_FSM_FFd3_1
    SLICE_X13Y33.C       Tilo                  0.259   my_test/my_alu/Mmux_out71
                                                       my_test/M_state_q__n0092<13>1
    DSP48_X0Y9.A1        net (fanout=10)       1.158   my_test/_n0092[13]
    DSP48_X0Y9.P1        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.056ns (7.422ns logic, 7.634ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  4.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.046ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd2_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd2_1
    SLICE_X11Y33.C6      net (fanout=3)        1.032   my_test/M_state_q_FSM_FFd2_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A3        net (fanout=14)       0.947   my_test/_n0092[15]
    DSP48_X0Y9.P1        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.046ns (7.371ns logic, 7.675ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  4.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd1_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.046ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd1_1 to my_test/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd1_1
    SLICE_X11Y33.C5      net (fanout=3)        0.927   my_test/M_state_q_FSM_FFd1_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A6        net (fanout=14)       1.218   my_test/_n0092[15]
    DSP48_X0Y9.P1        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X11Y35.D1      net (fanout=3)        1.200   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X11Y35.D       Tilo                  0.259   my_test/M_state_q_FSM_FFd3-In9
                                                       my_test/M_state_q_FSM_FFd3-In9
    SLICE_X12Y30.C1      net (fanout=1)        1.470   my_test/M_state_q_FSM_FFd3-In9
    SLICE_X12Y30.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In12
    SLICE_X12Y30.D3      net (fanout=1)        0.487   my_test/M_state_q_FSM_FFd3-In
    SLICE_X12Y30.CLK     Tas                   0.200   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In_rt
                                                       my_test/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     15.046ns (7.228ns logic, 7.818ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack:                  4.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.046ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd2_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd2_1
    SLICE_X11Y33.C6      net (fanout=3)        1.032   my_test/M_state_q_FSM_FFd2_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A2        net (fanout=14)       0.947   my_test/_n0092[15]
    DSP48_X0Y9.P1        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X12Y35.C1      net (fanout=2)        1.638   my_test/my_alu/M_my_mod_out[1]
    SLICE_X12Y35.C       Tilo                  0.255   my_test/my_alu/Mmux_out5
                                                       my_test/my_alu/Mmux_out53
    SLICE_X12Y33.C2      net (fanout=1)        0.878   my_test/Mmux_out52
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.046ns (7.371ns logic, 7.675ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  4.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.012ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd2_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd2_1
    SLICE_X12Y30.D2      net (fanout=3)        0.769   my_test/M_state_q_FSM_FFd2_1
    SLICE_X12Y30.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4
                                                       my_test/my_alu/my_mod/a[7]_b[7]_LessThan_1_o_inv
    DSP48_X0Y9.B1        net (fanout=5)        1.401   my_test/my_alu/a[7]_b[7]_LessThan_1_o_inv
    DSP48_X0Y9.P4        Tdspdo_B_P            5.145   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X11Y31.B4      net (fanout=1)        1.288   my_test/my_alu/M_my_mod_out[4]
    SLICE_X11Y31.B       Tilo                  0.259   my_test/N32
                                                       my_test/my_alu/Mmux_out114
    SLICE_X12Y33.C4      net (fanout=11)       1.079   my_test/M_my_alu_out[4]
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.012ns (7.295ns logic, 7.717ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  4.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.012ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd2_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd2_1
    SLICE_X12Y30.D2      net (fanout=3)        0.769   my_test/M_state_q_FSM_FFd2_1
    SLICE_X12Y30.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4
                                                       my_test/my_alu/my_mod/a[7]_b[7]_LessThan_1_o_inv
    DSP48_X0Y9.B4        net (fanout=5)        1.401   my_test/my_alu/a[7]_b[7]_LessThan_1_o_inv
    DSP48_X0Y9.P4        Tdspdo_B_P            5.145   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X11Y31.B4      net (fanout=1)        1.288   my_test/my_alu/M_my_mod_out[4]
    SLICE_X11Y31.B       Tilo                  0.259   my_test/N32
                                                       my_test/my_alu/Mmux_out114
    SLICE_X12Y33.C4      net (fanout=11)       1.079   my_test/M_my_alu_out[4]
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.012ns (7.295ns logic, 7.717ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  4.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.006ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd2_1 to my_test/M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.CQ      Tcko                  0.525   my_test/M_state_q_FSM_FFd2_1
                                                       my_test/M_state_q_FSM_FFd2_1
    SLICE_X11Y33.C6      net (fanout=3)        1.032   my_test/M_state_q_FSM_FFd2_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A6        net (fanout=14)       1.218   my_test/_n0092[15]
    DSP48_X0Y9.P4        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X11Y31.B4      net (fanout=1)        1.288   my_test/my_alu/M_my_mod_out[4]
    SLICE_X11Y31.B       Tilo                  0.259   my_test/N32
                                                       my_test/my_alu/Mmux_out114
    SLICE_X12Y33.C4      net (fanout=11)       1.079   my_test/M_my_alu_out[4]
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X11Y35.D1      net (fanout=3)        1.200   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X11Y35.D       Tilo                  0.259   my_test/M_state_q_FSM_FFd3-In9
                                                       my_test/M_state_q_FSM_FFd3-In9
    SLICE_X12Y30.C1      net (fanout=1)        1.470   my_test/M_state_q_FSM_FFd3-In9
    SLICE_X12Y30.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In12
    SLICE_X12Y30.D3      net (fanout=1)        0.487   my_test/M_state_q_FSM_FFd3-In
    SLICE_X12Y30.CLK     Tas                   0.200   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3-In_rt
                                                       my_test/M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     15.006ns (7.232ns logic, 7.774ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  4.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.008ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd3_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DMUX    Tshcko                0.576   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C4      net (fanout=3)        1.088   my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A2        net (fanout=14)       0.947   my_test/_n0092[15]
    DSP48_X0Y9.P4        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X11Y31.B4      net (fanout=1)        1.288   my_test/my_alu/M_my_mod_out[4]
    SLICE_X11Y31.B       Tilo                  0.259   my_test/N32
                                                       my_test/my_alu/Mmux_out114
    SLICE_X12Y33.C4      net (fanout=11)       1.079   my_test/M_my_alu_out[4]
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.008ns (7.426ns logic, 7.582ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack:                  4.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_test/M_state_q_FSM_FFd3_1 (FF)
  Destination:          my_test/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.008ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_test/M_state_q_FSM_FFd3_1 to my_test/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y30.DMUX    Tshcko                0.576   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C4      net (fanout=3)        1.088   my_test/M_state_q_FSM_FFd3_1
    SLICE_X11Y33.C       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/_n0092<14>1
    DSP48_X0Y9.A3        net (fanout=14)       0.947   my_test/_n0092[15]
    DSP48_X0Y9.P4        Tdspdo_A_P            5.220   my_test/my_alu/my_mod/Maddsub_n0009
                                                       my_test/my_alu/my_mod/Maddsub_n0009
    SLICE_X11Y31.B4      net (fanout=1)        1.288   my_test/my_alu/M_my_mod_out[4]
    SLICE_X11Y31.B       Tilo                  0.259   my_test/N32
                                                       my_test/my_alu/Mmux_out114
    SLICE_X12Y33.C4      net (fanout=11)       1.079   my_test/M_my_alu_out[4]
    SLICE_X12Y33.C       Tilo                  0.255   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>11
    SLICE_X12Y33.D5      net (fanout=3)        0.245   my_test/M_my_alu_out[7]_PWR_3_o_equal_21_o<7>1
    SLICE_X12Y33.D       Tilo                  0.254   my_test/M_state_q_FSM_FFd4-In7
                                                       my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A1      net (fanout=1)        1.164   my_test/M_state_q_FSM_FFd4-In7
    SLICE_X11Y33.A       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B4      net (fanout=1)        0.557   my_test/M_state_q_FSM_FFd4-In10
    SLICE_X11Y33.B       Tilo                  0.259   my_test/M_state_q_FSM_FFd4_1
                                                       my_test/M_state_q_FSM_FFd4-In11
    SLICE_X12Y30.DX      net (fanout=1)        1.214   my_test/M_state_q_FSM_FFd4-In
    SLICE_X12Y30.CLK     Tdick                 0.085   my_test/M_state_q_FSM_FFd4
                                                       my_test/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     15.008ns (7.426ns logic, 7.582ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[3]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_0/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[3]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_1/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[3]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_2/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[3]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_3/CK
  Location pin: SLICE_X16Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[7]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_4/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[7]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_5/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[7]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_6/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[7]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_7/CK
  Location pin: SLICE_X16Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[11]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_8/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[11]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_9/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[11]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_10/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[11]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_11/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[15]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_12/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[15]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_13/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[15]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_14/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[15]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_15/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[19]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_16/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[19]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_17/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[19]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_18/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[19]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_19/CK
  Location pin: SLICE_X16Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[23]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_20/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[23]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_21/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[23]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_22/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[23]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_23/CK
  Location pin: SLICE_X16Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_myBlinker_hold_time[24]/CLK
  Logical resource: my_test/myBlinker/M_counter_q_24/CK
  Location pin: SLICE_X16Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_state_q_FSM_FFd2_1/CLK
  Logical resource: my_test/M_state_q_FSM_FFd1_1/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_state_q_FSM_FFd2_1/CLK
  Logical resource: my_test/M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X12Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_state_q_FSM_FFd4/CLK
  Logical resource: my_test/M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: my_test/M_state_q_FSM_FFd4/CLK
  Logical resource: my_test/M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X12Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.459|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19602 paths, 0 nets, and 509 connections

Design statistics:
   Minimum period:  15.459ns{1}   (Maximum frequency:  64.687MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 21 10:00:30 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



