$date
	Sun Mar 16 16:19:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MUX_TB $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ i2 $end
$var reg 1 % i3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module uut $end
$var wire 1 " I0 $end
$var wire 1 # I1 $end
$var wire 1 $ I2 $end
$var wire 1 % I3 $end
$var wire 1 & S0 $end
$var wire 1 ' S1 $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
0%
0$
0#
1"
1!
$end
#10
0"
1#
1&
#20
0#
1$
0&
1'
#30
0$
1%
1&
#40
