Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  2 14:54:49 2022
| Host         : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command      : report_utilization -file example_ibert_ultrascale_gth_0_utilization_placed.rpt -pb example_ibert_ultrascale_gth_0_utilization_placed.pb
| Design       : example_ibert_ultrascale_gth_0
| Device       : xczu19egffvc1760-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  8883 |     0 |    522720 |  1.70 |
|   LUT as Logic             |  8583 |     0 |    522720 |  1.64 |
|   LUT as Memory            |   300 |     0 |    161280 |  0.19 |
|     LUT as Distributed RAM |   160 |     0 |           |       |
|     LUT as Shift Register  |   140 |     0 |           |       |
| CLB Registers              | 18013 |     0 |   1045440 |  1.72 |
|   Register as Flip Flop    | 18013 |     0 |   1045440 |  1.72 |
|   Register as Latch        |     0 |     0 |   1045440 |  0.00 |
| CARRY8                     |   164 |     0 |     65340 |  0.25 |
| F7 Muxes                   |   588 |     0 |    261360 |  0.22 |
| F8 Muxes                   |    64 |     0 |    130680 |  0.05 |
| F9 Muxes                   |     0 |     0 |     65340 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 312   |          Yes |           - |          Set |
| 646   |          Yes |           - |        Reset |
| 280   |          Yes |         Set |            - |
| 16775 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2651 |     0 |     65340 |  4.06 |
|   CLBL                                     |  2014 |     0 |           |       |
|   CLBM                                     |   637 |     0 |           |       |
| LUT as Logic                               |  8583 |     0 |    522720 |  1.64 |
|   using O5 output only                     |   225 |       |           |       |
|   using O6 output only                     |  6508 |       |           |       |
|   using O5 and O6                          |  1850 |       |           |       |
| LUT as Memory                              |   300 |     0 |    161280 |  0.19 |
|   LUT as Distributed RAM                   |   160 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   160 |       |           |       |
|   LUT as Shift Register                    |   140 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    70 |       |           |       |
|     using O5 and O6                        |    70 |       |           |       |
| CLB Registers                              | 18013 |     0 |   1045440 |  1.72 |
|   Register driven from within the CLB      |  6299 |       |           |       |
|   Register driven from outside the CLB     | 11714 |       |           |       |
|     LUT in front of the register is unused |  8154 |       |           |       |
|     LUT in front of the register is used   |  3560 |       |           |       |
| Unique Control Sets                        |   870 |       |    130680 |  0.67 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   20 |     0 |       984 |  2.03 |
|   RAMB36/FIFO*    |   20 |     0 |       984 |  2.03 |
|     RAMB36E2 only |   20 |       |           |       |
|   RAMB18          |    0 |     0 |      1968 |  0.00 |
| URAM              |    0 |     0 |       128 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    8 |     0 |      1968 |  0.41 |
|   DSP48E2 only |    8 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    2 |     2 |       512 |  0.39 |
| HPIOB_M          |    1 |     1 |       192 |  0.52 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     1 |       192 |  0.52 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |       264 |  0.38 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       264 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        88 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       572 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        88 |  0.00 |
| RIU_OR           |    0 |     0 |        44 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   22 |     0 |       940 |  2.34 |
|   BUFGCE             |    2 |     0 |       280 |  0.71 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |   20 |     0 |       456 |  4.39 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    1 |     0 |        11 |  9.09 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    4 |     4 |        32 | 12.50 |
| GTHE4_COMMON    |    1 |     1 |         8 | 12.50 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        24 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 16775 |            Register |
| LUT6          |  3443 |                 CLB |
| LUT5          |  2387 |                 CLB |
| LUT2          |  1785 |                 CLB |
| LUT4          |  1559 |                 CLB |
| LUT3          |  1080 |                 CLB |
| FDCE          |   646 |            Register |
| MUXF7         |   588 |                 CLB |
| FDPE          |   312 |            Register |
| RAMD32        |   296 |                 CLB |
| FDSE          |   280 |            Register |
| SRL16E        |   210 |                 CLB |
| LUT1          |   179 |                 CLB |
| CARRY8        |   164 |                 CLB |
| MUXF8         |    64 |                 CLB |
| RAMS32        |    24 |                 CLB |
| RAMB36E2      |    20 |           Block Ram |
| BUFG_GT       |    20 |               Clock |
| BUFG_GT_SYNC  |    12 |               Clock |
| DSP48E2       |     8 |          Arithmetic |
| GTHE4_CHANNEL |     4 |            Advanced |
| BUFGCE        |     2 |               Clock |
| MMCME4_ADV    |     1 |               Clock |
| IBUFDS_GTE4   |     1 |                 I/O |
| IBUFCTRL      |     1 |              Others |
| GTHE4_COMMON  |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| dbg_hub  |    1 |
+----------+------+


