

================================================================
== Vivado HLS Report for 'bin_conv'
================================================================
* Date:           Sun Mar 28 14:51:18 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|     6.858|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  310662|  344311|  310662|  344311|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |                                  |     Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |             Loop Name            |   min  |   max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +----------------------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |- Loop 1                          |    1024|    1024|           32|          -|          -|    32|    no    |
        |- LOOP_WORDS_IN_PHASE             |  305408|  339008| 4772 ~ 5297 |          -|          -|    64|    no    |
        | + LOOP_WT_WORDS                  |       4|       4|            2|          -|          -|     2|    no    |
        | + LOOP_LOAD_WTS                  |      34|      34|           17|          -|          -|     2|    no    |
        |  ++ LOOP_LOAD_WTS.1              |      15|      15|            5|          -|          -|     3|    no    |
        |   +++ LOOP_LOAD_WTS.1.1          |       3|       3|            1|          -|          -|     3|    no    |
        | + LOOP_CONVOLVER_LOAD            |     166|     166|           83|          -|          -|     2|    no    |
        |  ++ LOOP_CONVOLVER_LOAD.1        |      80|      80|           10|          -|          -|     8|    no    |
        |   +++ LOOP_CONVOLVER_LOAD.1.1    |       8|       8|            1|          -|          -|     8|    no    |
        | + LOOP_CONVOLVERS                |    4282|    4282|         2141|          -|          -|     2|    no    |
        | + LOOP_WORDS_IN_PHASE.5          |     356|     356|          178|          -|          -|     2|    no    |
        |  ++ LOOP_WORDS_IN_PHASE.5.1      |     176|     176|           22|          -|          -|     8|    no    |
        |   +++ LOOP_WORDS_IN_PHASE.5.1.1  |      20|      20|            2|          -|          -|    10|    no    |
        | + LOOP_WORDS_IN_PHASE.6          |     128|     448|    2 ~ 7    |          -|          -|    64|    no    |
        |  ++ LOOP_WORDS_IN_PHASE.6.1      |       4|       4|            2|          -|          -|     2|    no    |
        |- LOOP_ACC_PHASES_I               |    4030|    4030|          130|          -|          -|    31|    no    |
        | + LOOP_ACC_PHASES_I.1            |     128|     128|            2|          -|          -|    64|    no    |
        |- Loop 4                          |     128|     128|            2|          -|          -|    64|    no    |
        |- Loop 5                          |      32|      32|            1|          -|          -|    32|    no    |
        |- Loop 6                          |      16|      16|            1|          -|          -|    16|    no    |
        +----------------------------------+--------+--------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 127
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 37 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 5 
37 --> 57 40 38 
38 --> 39 40 
39 --> 38 
40 --> 41 43 
41 --> 42 40 
42 --> 42 41 
43 --> 44 47 
44 --> 45 
45 --> 46 43 
46 --> 46 45 
47 --> 48 49 
48 --> 47 
49 --> 50 53 
50 --> 51 49 
51 --> 52 50 
52 --> 51 
53 --> 56 54 37 
54 --> 55 56 
55 --> 54 
56 --> 53 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 92 90 
90 --> 91 89 
91 --> 90 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 127 126 
125 --> 124 
126 --> 126 127 
127 --> 127 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.17>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%width_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %width_mode_V)"   --->   Operation 128 'read' 'width_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%line_buffer = alloca [480 x i2], align 1"   --->   Operation 129 'alloca' 'line_buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%conv_params_V = alloca [18 x i1], align 1" [cpp/accel/Accel.cpp:225]   --->   Operation 130 'alloca' 'conv_params_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%fixed_buffer_V = alloca [2048 x i12], align 2" [cpp/accel/Accel.cpp:226]   --->   Operation 131 'alloca' 'fixed_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%fixed_temp_V = alloca [64 x i12], align 2" [cpp/accel/Accel.cpp:227]   --->   Operation 132 'alloca' 'fixed_temp_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%word_buffer_V = alloca [160 x i2], align 1" [cpp/accel/Accel.cpp:229]   --->   Operation 133 'alloca' 'word_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%old_word_buffer_V = alloca [160 x i2], align 1" [cpp/accel/Accel.cpp:230]   --->   Operation 134 'alloca' 'old_word_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%conv_out_buffer_V = alloca [128 x i5], align 1" [cpp/accel/Accel.cpp:231]   --->   Operation 135 'alloca' 'conv_out_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%lb = alloca [8 x i1], align 1" [cpp/accel/Accel.cpp:233]   --->   Operation 136 'alloca' 'lb' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%rb = alloca [8 x i1], align 1" [cpp/accel/Accel.cpp:234]   --->   Operation 137 'alloca' 'rb' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%log_slice_V = zext i2 %width_mode_V_read to i3" [cpp/accel/Accel.cpp:211]   --->   Operation 138 'zext' 'log_slice_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.16ns)   --->   "%log_width_V = add i3 3, %log_slice_V" [cpp/accel/Accel.cpp:211]   --->   Operation 139 'add' 'log_width_V' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln233_1 = zext i3 %log_width_V to i7" [cpp/accel/Accel.cpp:233]   --->   Operation 140 'zext' 'zext_ln233_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (1.50ns)   --->   "%shl_ln243 = shl i7 1, %zext_ln233_1" [cpp/accel/Accel.cpp:243]   --->   Operation 141 'shl' 'shl_ln243' <Predicate = true> <Delay = 1.50> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%w_div_8_V = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %shl_ln243, i32 3, i32 6)" [cpp/accel/Accel.cpp:243]   --->   Operation 142 'partselect' 'w_div_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.16ns)   --->   "%sub_ln461 = sub i3 -4, %log_slice_V" [cpp/accel/Accel.cpp:246]   --->   Operation 143 'sub' 'sub_ln461' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i3 %sub_ln461 to i4" [cpp/accel/Accel.cpp:246]   --->   Operation 144 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.50ns)   --->   "%r_V = lshr i4 -1, %zext_ln461" [cpp/accel/Accel.cpp:246]   --->   Operation 145 'lshr' 'r_V' <Predicate = true> <Delay = 1.50> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln790 = trunc i4 %r_V to i3" [cpp/accel/Accel.cpp:246]   --->   Operation 146 'trunc' 'trunc_ln790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln790_1 = trunc i4 %r_V to i2" [cpp/accel/Accel.cpp:246]   --->   Operation 147 'trunc' 'trunc_ln790_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln790_2 = trunc i4 %r_V to i1" [cpp/accel/Accel.cpp:246]   --->   Operation 148 'trunc' 'trunc_ln790_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%lb_addr = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 0" [cpp/accel/Accel.cpp:251]   --->   Operation 149 'getelementptr' 'lb_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (1.42ns)   --->   "store i1 true, i1* %lb_addr, align 1" [cpp/accel/Accel.cpp:251]   --->   Operation 150 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 151 [1/1] (1.08ns)   --->   "%icmp_ln879 = icmp eq i4 %w_div_8_V, 1" [cpp/accel/Accel.cpp:252]   --->   Operation 151 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%rb_addr = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 0" [cpp/accel/Accel.cpp:252]   --->   Operation 152 'getelementptr' 'rb_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (1.42ns)   --->   "store i1 %icmp_ln879, i1* %rb_addr, align 1" [cpp/accel/Accel.cpp:252]   --->   Operation 153 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 154 [1/1] (0.61ns)   --->   "%xor_ln879 = xor i1 %trunc_ln790_2, true" [cpp/accel/Accel.cpp:251]   --->   Operation 154 'xor' 'xor_ln879' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%lb_addr_1 = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 1" [cpp/accel/Accel.cpp:251]   --->   Operation 155 'getelementptr' 'lb_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (1.42ns)   --->   "store i1 %xor_ln879, i1* %lb_addr_1, align 1" [cpp/accel/Accel.cpp:251]   --->   Operation 156 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln879_4)   --->   "%select_ln1353 = select i1 %trunc_ln790_2, i4 2, i4 1" [cpp/accel/Accel.cpp:252]   --->   Operation 157 'select' 'select_ln1353' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (1.08ns) (out node of the LUT)   --->   "%icmp_ln879_4 = icmp eq i4 %select_ln1353, %w_div_8_V" [cpp/accel/Accel.cpp:252]   --->   Operation 158 'icmp' 'icmp_ln879_4' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%rb_addr_1 = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 1" [cpp/accel/Accel.cpp:252]   --->   Operation 159 'getelementptr' 'rb_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.42ns)   --->   "store i1 %icmp_ln879_4, i1* %rb_addr_1, align 1" [cpp/accel/Accel.cpp:252]   --->   Operation 160 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_V, i32 1)" [cpp/accel/Accel.cpp:251]   --->   Operation 161 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln879_5)   --->   "%or_ln1353 = or i2 %trunc_ln790_1, 1" [cpp/accel/Accel.cpp:252]   --->   Operation 162 'or' 'or_ln1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln879_5)   --->   "%zext_ln1353 = zext i2 %or_ln1353 to i4" [cpp/accel/Accel.cpp:252]   --->   Operation 163 'zext' 'zext_ln1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (1.08ns) (out node of the LUT)   --->   "%icmp_ln879_5 = icmp eq i4 %zext_ln1353, %w_div_8_V" [cpp/accel/Accel.cpp:252]   --->   Operation 164 'icmp' 'icmp_ln879_5' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.64ns)   --->   "%icmp_ln879_6 = icmp eq i2 %trunc_ln790_1, 0" [cpp/accel/Accel.cpp:251]   --->   Operation 165 'icmp' 'icmp_ln879_6' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1353_1 = zext i2 %trunc_ln790_1 to i3" [cpp/accel/Accel.cpp:252]   --->   Operation 166 'zext' 'zext_ln1353_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (1.00ns)   --->   "%add_ln1353_1 = add i3 1, %zext_ln1353_1" [cpp/accel/Accel.cpp:252]   --->   Operation 167 'add' 'add_ln1353_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1353_2 = zext i3 %add_ln1353_1 to i4" [cpp/accel/Accel.cpp:252]   --->   Operation 168 'zext' 'zext_ln1353_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (1.08ns)   --->   "%icmp_ln879_7 = icmp eq i4 %zext_ln1353_2, %w_div_8_V" [cpp/accel/Accel.cpp:252]   --->   Operation 169 'icmp' 'icmp_ln879_7' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %r_V, i32 2)" [cpp/accel/Accel.cpp:250]   --->   Operation 170 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%and_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %tmp_79, i2 0)" [cpp/accel/Accel.cpp:250]   --->   Operation 171 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.86ns)   --->   "%icmp_ln879_8 = icmp eq i3 %and_ln, 0" [cpp/accel/Accel.cpp:251]   --->   Operation 172 'icmp' 'icmp_ln879_8' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln879_9)   --->   "%or_ln1353_1 = or i3 %and_ln, 1" [cpp/accel/Accel.cpp:252]   --->   Operation 173 'or' 'or_ln1353_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln879_9)   --->   "%zext_ln1353_3 = zext i3 %or_ln1353_1 to i4" [cpp/accel/Accel.cpp:252]   --->   Operation 174 'zext' 'zext_ln1353_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (1.08ns) (out node of the LUT)   --->   "%icmp_ln879_9 = icmp eq i4 %zext_ln1353_3, %w_div_8_V" [cpp/accel/Accel.cpp:252]   --->   Operation 175 'icmp' 'icmp_ln879_9' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%and_ln1355_3 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %tmp_79, i1 false, i1 %trunc_ln790_2)" [cpp/accel/Accel.cpp:250]   --->   Operation 176 'bitconcatenate' 'and_ln1355_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1355 = zext i3 %and_ln1355_3 to i4" [cpp/accel/Accel.cpp:250]   --->   Operation 177 'zext' 'zext_ln1355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.86ns)   --->   "%icmp_ln879_10 = icmp eq i3 %and_ln1355_3, 0" [cpp/accel/Accel.cpp:251]   --->   Operation 178 'icmp' 'icmp_ln879_10' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (1.16ns)   --->   "%add_ln1353_2 = add i4 1, %zext_ln1355" [cpp/accel/Accel.cpp:252]   --->   Operation 179 'add' 'add_ln1353_2' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (1.08ns)   --->   "%icmp_ln879_11 = icmp eq i4 %add_ln1353_2, %w_div_8_V" [cpp/accel/Accel.cpp:252]   --->   Operation 180 'icmp' 'icmp_ln879_11' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_80 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %r_V, i32 1, i32 2)" [cpp/accel/Accel.cpp:251]   --->   Operation 181 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.64ns)   --->   "%icmp_ln879_12 = icmp eq i2 %tmp_80, 0" [cpp/accel/Accel.cpp:251]   --->   Operation 182 'icmp' 'icmp_ln879_12' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln879_13)   --->   "%or_ln1353_2 = or i3 %trunc_ln790, 1" [cpp/accel/Accel.cpp:252]   --->   Operation 183 'or' 'or_ln1353_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln879_13)   --->   "%zext_ln1353_4 = zext i3 %or_ln1353_2 to i4" [cpp/accel/Accel.cpp:252]   --->   Operation 184 'zext' 'zext_ln1353_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (1.08ns) (out node of the LUT)   --->   "%icmp_ln879_13 = icmp eq i4 %zext_ln1353_4, %w_div_8_V" [cpp/accel/Accel.cpp:252]   --->   Operation 185 'icmp' 'icmp_ln879_13' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln1355_3 = zext i3 %trunc_ln790 to i4" [cpp/accel/Accel.cpp:250]   --->   Operation 186 'zext' 'zext_ln1355_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.86ns)   --->   "%icmp_ln879_14 = icmp eq i3 %trunc_ln790, 0" [cpp/accel/Accel.cpp:251]   --->   Operation 187 'icmp' 'icmp_ln879_14' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (1.16ns)   --->   "%add_ln1353_3 = add i4 1, %zext_ln1355_3" [cpp/accel/Accel.cpp:252]   --->   Operation 188 'add' 'add_ln1353_3' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (1.08ns)   --->   "%icmp_ln879_15 = icmp eq i4 %add_ln1353_3, %w_div_8_V" [cpp/accel/Accel.cpp:252]   --->   Operation 189 'icmp' 'icmp_ln879_15' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.04>
ST_2 : Operation 190 [1/1] (0.61ns)   --->   "%xor_ln879_1 = xor i1 %tmp_78, true" [cpp/accel/Accel.cpp:251]   --->   Operation 190 'xor' 'xor_ln879_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%lb_addr_2 = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 2" [cpp/accel/Accel.cpp:251]   --->   Operation 191 'getelementptr' 'lb_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (1.42ns)   --->   "store i1 %xor_ln879_1, i1* %lb_addr_2, align 1" [cpp/accel/Accel.cpp:251]   --->   Operation 192 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%rb_addr_2 = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 2" [cpp/accel/Accel.cpp:252]   --->   Operation 193 'getelementptr' 'rb_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (1.42ns)   --->   "store i1 %icmp_ln879_5, i1* %rb_addr_2, align 1" [cpp/accel/Accel.cpp:252]   --->   Operation 194 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%lb_addr_3 = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 3" [cpp/accel/Accel.cpp:251]   --->   Operation 195 'getelementptr' 'lb_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (1.42ns)   --->   "store i1 %icmp_ln879_6, i1* %lb_addr_3, align 1" [cpp/accel/Accel.cpp:251]   --->   Operation 196 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%rb_addr_3 = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 3" [cpp/accel/Accel.cpp:252]   --->   Operation 197 'getelementptr' 'rb_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (1.42ns)   --->   "store i1 %icmp_ln879_7, i1* %rb_addr_3, align 1" [cpp/accel/Accel.cpp:252]   --->   Operation 198 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%lb_addr_4 = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 4" [cpp/accel/Accel.cpp:251]   --->   Operation 199 'getelementptr' 'lb_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.42ns)   --->   "store i1 %icmp_ln879_8, i1* %lb_addr_4, align 1" [cpp/accel/Accel.cpp:251]   --->   Operation 200 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%rb_addr_4 = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 4" [cpp/accel/Accel.cpp:252]   --->   Operation 201 'getelementptr' 'rb_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (1.42ns)   --->   "store i1 %icmp_ln879_9, i1* %rb_addr_4, align 1" [cpp/accel/Accel.cpp:252]   --->   Operation 202 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%lb_addr_5 = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 5" [cpp/accel/Accel.cpp:251]   --->   Operation 203 'getelementptr' 'lb_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.42ns)   --->   "store i1 %icmp_ln879_10, i1* %lb_addr_5, align 1" [cpp/accel/Accel.cpp:251]   --->   Operation 204 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%rb_addr_5 = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 5" [cpp/accel/Accel.cpp:252]   --->   Operation 205 'getelementptr' 'rb_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (1.42ns)   --->   "store i1 %icmp_ln879_11, i1* %rb_addr_5, align 1" [cpp/accel/Accel.cpp:252]   --->   Operation 206 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 1.50>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%norm_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %norm_mode_V)"   --->   Operation 207 'read' 'norm_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%o_index_V_4_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %o_index_V_4)"   --->   Operation 208 'read' 'o_index_V_4_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%d_o_idx_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d_o_idx_V)"   --->   Operation 209 'read' 'd_o_idx_V_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%d_i_idx_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %d_i_idx_V)"   --->   Operation 210 'read' 'd_i_idx_V_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%nc_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %nc_V)"   --->   Operation 211 'read' 'nc_V_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_65 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 0" [cpp/accel/Accel.cpp:401]   --->   Operation 212 'getelementptr' 'fixed_buffer_V_addr_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_66 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 1" [cpp/accel/Accel.cpp:401]   --->   Operation 213 'getelementptr' 'fixed_buffer_V_addr_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_67 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 2" [cpp/accel/Accel.cpp:401]   --->   Operation 214 'getelementptr' 'fixed_buffer_V_addr_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_68 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 3" [cpp/accel/Accel.cpp:401]   --->   Operation 215 'getelementptr' 'fixed_buffer_V_addr_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_69 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 4" [cpp/accel/Accel.cpp:401]   --->   Operation 216 'getelementptr' 'fixed_buffer_V_addr_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_70 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 5" [cpp/accel/Accel.cpp:401]   --->   Operation 217 'getelementptr' 'fixed_buffer_V_addr_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_71 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 6" [cpp/accel/Accel.cpp:401]   --->   Operation 218 'getelementptr' 'fixed_buffer_V_addr_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_72 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 7" [cpp/accel/Accel.cpp:401]   --->   Operation 219 'getelementptr' 'fixed_buffer_V_addr_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_73 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 8" [cpp/accel/Accel.cpp:401]   --->   Operation 220 'getelementptr' 'fixed_buffer_V_addr_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_74 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 9" [cpp/accel/Accel.cpp:401]   --->   Operation 221 'getelementptr' 'fixed_buffer_V_addr_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_75 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 10" [cpp/accel/Accel.cpp:401]   --->   Operation 222 'getelementptr' 'fixed_buffer_V_addr_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_76 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 11" [cpp/accel/Accel.cpp:401]   --->   Operation 223 'getelementptr' 'fixed_buffer_V_addr_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_77 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 12" [cpp/accel/Accel.cpp:401]   --->   Operation 224 'getelementptr' 'fixed_buffer_V_addr_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_78 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 13" [cpp/accel/Accel.cpp:401]   --->   Operation 225 'getelementptr' 'fixed_buffer_V_addr_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_79 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 14" [cpp/accel/Accel.cpp:401]   --->   Operation 226 'getelementptr' 'fixed_buffer_V_addr_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_80 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 15" [cpp/accel/Accel.cpp:401]   --->   Operation 227 'getelementptr' 'fixed_buffer_V_addr_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_81 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 16" [cpp/accel/Accel.cpp:401]   --->   Operation 228 'getelementptr' 'fixed_buffer_V_addr_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_82 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 17" [cpp/accel/Accel.cpp:401]   --->   Operation 229 'getelementptr' 'fixed_buffer_V_addr_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_83 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 18" [cpp/accel/Accel.cpp:401]   --->   Operation 230 'getelementptr' 'fixed_buffer_V_addr_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_84 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 19" [cpp/accel/Accel.cpp:401]   --->   Operation 231 'getelementptr' 'fixed_buffer_V_addr_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_85 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 20" [cpp/accel/Accel.cpp:401]   --->   Operation 232 'getelementptr' 'fixed_buffer_V_addr_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_86 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 21" [cpp/accel/Accel.cpp:401]   --->   Operation 233 'getelementptr' 'fixed_buffer_V_addr_86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_87 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 22" [cpp/accel/Accel.cpp:401]   --->   Operation 234 'getelementptr' 'fixed_buffer_V_addr_87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_88 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 23" [cpp/accel/Accel.cpp:401]   --->   Operation 235 'getelementptr' 'fixed_buffer_V_addr_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_89 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 24" [cpp/accel/Accel.cpp:401]   --->   Operation 236 'getelementptr' 'fixed_buffer_V_addr_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_90 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 25" [cpp/accel/Accel.cpp:401]   --->   Operation 237 'getelementptr' 'fixed_buffer_V_addr_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_91 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 26" [cpp/accel/Accel.cpp:401]   --->   Operation 238 'getelementptr' 'fixed_buffer_V_addr_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_92 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 27" [cpp/accel/Accel.cpp:401]   --->   Operation 239 'getelementptr' 'fixed_buffer_V_addr_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_93 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 28" [cpp/accel/Accel.cpp:401]   --->   Operation 240 'getelementptr' 'fixed_buffer_V_addr_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_94 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 29" [cpp/accel/Accel.cpp:401]   --->   Operation 241 'getelementptr' 'fixed_buffer_V_addr_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_95 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 30" [cpp/accel/Accel.cpp:401]   --->   Operation 242 'getelementptr' 'fixed_buffer_V_addr_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_96 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 31" [cpp/accel/Accel.cpp:401]   --->   Operation 243 'getelementptr' 'fixed_buffer_V_addr_96' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_97 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 32" [cpp/accel/Accel.cpp:401]   --->   Operation 244 'getelementptr' 'fixed_buffer_V_addr_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_98 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 33" [cpp/accel/Accel.cpp:401]   --->   Operation 245 'getelementptr' 'fixed_buffer_V_addr_98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_99 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 34" [cpp/accel/Accel.cpp:401]   --->   Operation 246 'getelementptr' 'fixed_buffer_V_addr_99' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_100 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 35" [cpp/accel/Accel.cpp:401]   --->   Operation 247 'getelementptr' 'fixed_buffer_V_addr_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_101 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 36" [cpp/accel/Accel.cpp:401]   --->   Operation 248 'getelementptr' 'fixed_buffer_V_addr_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_102 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 37" [cpp/accel/Accel.cpp:401]   --->   Operation 249 'getelementptr' 'fixed_buffer_V_addr_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_103 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 38" [cpp/accel/Accel.cpp:401]   --->   Operation 250 'getelementptr' 'fixed_buffer_V_addr_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_104 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 39" [cpp/accel/Accel.cpp:401]   --->   Operation 251 'getelementptr' 'fixed_buffer_V_addr_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_105 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 40" [cpp/accel/Accel.cpp:401]   --->   Operation 252 'getelementptr' 'fixed_buffer_V_addr_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_106 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 41" [cpp/accel/Accel.cpp:401]   --->   Operation 253 'getelementptr' 'fixed_buffer_V_addr_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_107 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 42" [cpp/accel/Accel.cpp:401]   --->   Operation 254 'getelementptr' 'fixed_buffer_V_addr_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_108 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 43" [cpp/accel/Accel.cpp:401]   --->   Operation 255 'getelementptr' 'fixed_buffer_V_addr_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_109 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 44" [cpp/accel/Accel.cpp:401]   --->   Operation 256 'getelementptr' 'fixed_buffer_V_addr_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_110 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 45" [cpp/accel/Accel.cpp:401]   --->   Operation 257 'getelementptr' 'fixed_buffer_V_addr_110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_111 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 46" [cpp/accel/Accel.cpp:401]   --->   Operation 258 'getelementptr' 'fixed_buffer_V_addr_111' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_112 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 47" [cpp/accel/Accel.cpp:401]   --->   Operation 259 'getelementptr' 'fixed_buffer_V_addr_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_113 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 48" [cpp/accel/Accel.cpp:401]   --->   Operation 260 'getelementptr' 'fixed_buffer_V_addr_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_114 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 49" [cpp/accel/Accel.cpp:401]   --->   Operation 261 'getelementptr' 'fixed_buffer_V_addr_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_115 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 50" [cpp/accel/Accel.cpp:401]   --->   Operation 262 'getelementptr' 'fixed_buffer_V_addr_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_116 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 51" [cpp/accel/Accel.cpp:401]   --->   Operation 263 'getelementptr' 'fixed_buffer_V_addr_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_117 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 52" [cpp/accel/Accel.cpp:401]   --->   Operation 264 'getelementptr' 'fixed_buffer_V_addr_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_118 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 53" [cpp/accel/Accel.cpp:401]   --->   Operation 265 'getelementptr' 'fixed_buffer_V_addr_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_119 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 54" [cpp/accel/Accel.cpp:401]   --->   Operation 266 'getelementptr' 'fixed_buffer_V_addr_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_120 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 55" [cpp/accel/Accel.cpp:401]   --->   Operation 267 'getelementptr' 'fixed_buffer_V_addr_120' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_121 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 56" [cpp/accel/Accel.cpp:401]   --->   Operation 268 'getelementptr' 'fixed_buffer_V_addr_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_122 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 57" [cpp/accel/Accel.cpp:401]   --->   Operation 269 'getelementptr' 'fixed_buffer_V_addr_122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_123 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 58" [cpp/accel/Accel.cpp:401]   --->   Operation 270 'getelementptr' 'fixed_buffer_V_addr_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_124 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 59" [cpp/accel/Accel.cpp:401]   --->   Operation 271 'getelementptr' 'fixed_buffer_V_addr_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_125 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 60" [cpp/accel/Accel.cpp:401]   --->   Operation 272 'getelementptr' 'fixed_buffer_V_addr_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_126 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 61" [cpp/accel/Accel.cpp:401]   --->   Operation 273 'getelementptr' 'fixed_buffer_V_addr_126' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_127 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 62" [cpp/accel/Accel.cpp:401]   --->   Operation 274 'getelementptr' 'fixed_buffer_V_addr_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_128 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 63" [cpp/accel/Accel.cpp:401]   --->   Operation 275 'getelementptr' 'fixed_buffer_V_addr_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %width_mode_V_read, i1 false)" [cpp/accel/Accel.cpp:212]   --->   Operation 276 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i3 %shl_ln to i5" [cpp/accel/Accel.cpp:212]   --->   Operation 277 'zext' 'zext_ln212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (1.50ns)   --->   "%words_per_image_V = shl i5 1, %zext_ln212" [cpp/accel/Accel.cpp:212]   --->   Operation 278 'shl' 'words_per_image_V' <Predicate = true> <Delay = 1.50> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i3 %log_width_V to i5" [cpp/accel/Accel.cpp:233]   --->   Operation 279 'zext' 'zext_ln233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%lb_addr_6 = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 6" [cpp/accel/Accel.cpp:251]   --->   Operation 280 'getelementptr' 'lb_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (1.42ns)   --->   "store i1 %icmp_ln879_12, i1* %lb_addr_6, align 1" [cpp/accel/Accel.cpp:251]   --->   Operation 281 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%rb_addr_6 = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 6" [cpp/accel/Accel.cpp:252]   --->   Operation 282 'getelementptr' 'rb_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (1.42ns)   --->   "store i1 %icmp_ln879_13, i1* %rb_addr_6, align 1" [cpp/accel/Accel.cpp:252]   --->   Operation 283 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%lb_addr_7 = getelementptr inbounds [8 x i1]* %lb, i64 0, i64 7" [cpp/accel/Accel.cpp:251]   --->   Operation 284 'getelementptr' 'lb_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (1.42ns)   --->   "store i1 %icmp_ln879_14, i1* %lb_addr_7, align 1" [cpp/accel/Accel.cpp:251]   --->   Operation 285 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%rb_addr_7 = getelementptr inbounds [8 x i1]* %rb, i64 0, i64 7" [cpp/accel/Accel.cpp:252]   --->   Operation 286 'getelementptr' 'rb_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (1.42ns)   --->   "store i1 %icmp_ln879_15, i1* %rb_addr_7, align 1" [cpp/accel/Accel.cpp:252]   --->   Operation 287 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 288 [1/1] (1.06ns)   --->   "br label %.preheader3442" [cpp/accel/Accel.cpp:257]   --->   Operation 288 'br' <Predicate = true> <Delay = 1.06>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%p_0427_0 = phi i6 [ %i_V, %.preheader3441.preheader ], [ 0, %._crit_edge ]"   --->   Operation 289 'phi' 'p_0427_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (1.15ns)   --->   "%icmp_ln887 = icmp eq i6 %p_0427_0, -32" [cpp/accel/Accel.cpp:257]   --->   Operation 290 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 291 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (1.35ns)   --->   "%i_V = add i6 %p_0427_0, 1" [cpp/accel/Accel.cpp:257]   --->   Operation 292 'add' 'i_V' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %LOOP_PHASES_begin, label %.preheader3441.preheader" [cpp/accel/Accel.cpp:257]   --->   Operation 293 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_77 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %p_0427_0, i6 0)" [cpp/accel/Accel.cpp:261]   --->   Operation 294 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i12 %tmp_77 to i64" [cpp/accel/Accel.cpp:261]   --->   Operation 295 'zext' 'zext_ln180' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %zext_ln180" [cpp/accel/Accel.cpp:261]   --->   Operation 296 'getelementptr' 'fixed_buffer_V_addr' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%or_ln180 = or i12 %tmp_77, 1" [cpp/accel/Accel.cpp:261]   --->   Operation 297 'or' 'or_ln180' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_81 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180)" [cpp/accel/Accel.cpp:261]   --->   Operation 298 'bitconcatenate' 'tmp_81' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_1 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_81" [cpp/accel/Accel.cpp:261]   --->   Operation 299 'getelementptr' 'fixed_buffer_V_addr_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 300 'store' <Predicate = (!icmp_ln887)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 301 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_1, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 301 'store' <Predicate = (!icmp_ln887)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%wt_word_buffer_1_V = alloca i64"   --->   Operation 302 'alloca' 'wt_word_buffer_1_V' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%wt_word_buffer_1_V_3 = alloca i64"   --->   Operation 303 'alloca' 'wt_word_buffer_1_V_3' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%wt_addr_V_0 = alloca i16"   --->   Operation 304 'alloca' 'wt_addr_V_0' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%wt_offset_V_0 = alloca i3"   --->   Operation 305 'alloca' 'wt_offset_V_0' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i5 %words_per_image_V to i8" [cpp/accel/Accel.cpp:357]   --->   Operation 306 'zext' 'zext_ln209' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_s = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %d_i_idx_V_read, i1 false)" [cpp/accel/Accel.cpp:337]   --->   Operation 307 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i2 %tmp_s to i3" [cpp/accel/Accel.cpp:270]   --->   Operation 308 'zext' 'zext_ln270' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str17)" [cpp/accel/Accel.cpp:270]   --->   Operation 309 'specregionbegin' 'tmp' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (1.06ns)   --->   "store i3 0, i3* %wt_offset_V_0" [cpp/accel/Accel.cpp:283]   --->   Operation 310 'store' <Predicate = (icmp_ln887)> <Delay = 1.06>
ST_5 : Operation 311 [1/1] (1.06ns)   --->   "store i16 0, i16* %wt_addr_V_0" [cpp/accel/Accel.cpp:283]   --->   Operation 311 'store' <Predicate = (icmp_ln887)> <Delay = 1.06>
ST_5 : Operation 312 [1/1] (1.06ns)   --->   "br label %0" [cpp/accel/Accel.cpp:283]   --->   Operation 312 'br' <Predicate = (icmp_ln887)> <Delay = 1.06>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%or_ln180_1 = or i12 %tmp_77, 2" [cpp/accel/Accel.cpp:261]   --->   Operation 313 'or' 'or_ln180_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_82 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_1)" [cpp/accel/Accel.cpp:261]   --->   Operation 314 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_2 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_82" [cpp/accel/Accel.cpp:261]   --->   Operation 315 'getelementptr' 'fixed_buffer_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%or_ln180_2 = or i12 %tmp_77, 3" [cpp/accel/Accel.cpp:261]   --->   Operation 316 'or' 'or_ln180_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_83 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_2)" [cpp/accel/Accel.cpp:261]   --->   Operation 317 'bitconcatenate' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_4 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_83" [cpp/accel/Accel.cpp:261]   --->   Operation 318 'getelementptr' 'fixed_buffer_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 319 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_2, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 319 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 320 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_4, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 320 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 321 [1/1] (0.00ns)   --->   "%or_ln180_3 = or i12 %tmp_77, 4" [cpp/accel/Accel.cpp:261]   --->   Operation 321 'or' 'or_ln180_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_84 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_3)" [cpp/accel/Accel.cpp:261]   --->   Operation 322 'bitconcatenate' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_5 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_84" [cpp/accel/Accel.cpp:261]   --->   Operation 323 'getelementptr' 'fixed_buffer_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%or_ln180_4 = or i12 %tmp_77, 5" [cpp/accel/Accel.cpp:261]   --->   Operation 324 'or' 'or_ln180_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_85 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_4)" [cpp/accel/Accel.cpp:261]   --->   Operation 325 'bitconcatenate' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 326 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_18 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_85" [cpp/accel/Accel.cpp:261]   --->   Operation 326 'getelementptr' 'fixed_buffer_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 327 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_5, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 327 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_7 : Operation 328 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_18, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 328 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 8 <SV = 7> <Delay = 2.66>
ST_8 : Operation 329 [1/1] (0.00ns)   --->   "%or_ln180_5 = or i12 %tmp_77, 6" [cpp/accel/Accel.cpp:261]   --->   Operation 329 'or' 'or_ln180_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_86 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_5)" [cpp/accel/Accel.cpp:261]   --->   Operation 330 'bitconcatenate' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_6 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_86" [cpp/accel/Accel.cpp:261]   --->   Operation 331 'getelementptr' 'fixed_buffer_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%or_ln180_6 = or i12 %tmp_77, 7" [cpp/accel/Accel.cpp:261]   --->   Operation 332 'or' 'or_ln180_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_87 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_6)" [cpp/accel/Accel.cpp:261]   --->   Operation 333 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 334 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_7 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_87" [cpp/accel/Accel.cpp:261]   --->   Operation 334 'getelementptr' 'fixed_buffer_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 335 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_6, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 335 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 336 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_7, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 336 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%or_ln180_7 = or i12 %tmp_77, 8" [cpp/accel/Accel.cpp:261]   --->   Operation 337 'or' 'or_ln180_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_88 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_7)" [cpp/accel/Accel.cpp:261]   --->   Operation 338 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_8 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_88" [cpp/accel/Accel.cpp:261]   --->   Operation 339 'getelementptr' 'fixed_buffer_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (0.00ns)   --->   "%or_ln180_8 = or i12 %tmp_77, 9" [cpp/accel/Accel.cpp:261]   --->   Operation 340 'or' 'or_ln180_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_89 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_8)" [cpp/accel/Accel.cpp:261]   --->   Operation 341 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 342 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_9 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_89" [cpp/accel/Accel.cpp:261]   --->   Operation 342 'getelementptr' 'fixed_buffer_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 343 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_8, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 343 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 344 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_9, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 344 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 10 <SV = 9> <Delay = 2.66>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%or_ln180_9 = or i12 %tmp_77, 10" [cpp/accel/Accel.cpp:261]   --->   Operation 345 'or' 'or_ln180_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_90 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_9)" [cpp/accel/Accel.cpp:261]   --->   Operation 346 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_10 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_90" [cpp/accel/Accel.cpp:261]   --->   Operation 347 'getelementptr' 'fixed_buffer_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%or_ln180_10 = or i12 %tmp_77, 11" [cpp/accel/Accel.cpp:261]   --->   Operation 348 'or' 'or_ln180_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_91 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_10)" [cpp/accel/Accel.cpp:261]   --->   Operation 349 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_11 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_91" [cpp/accel/Accel.cpp:261]   --->   Operation 350 'getelementptr' 'fixed_buffer_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_10, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 351 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_10 : Operation 352 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_11, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 352 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 11 <SV = 10> <Delay = 2.66>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%or_ln180_11 = or i12 %tmp_77, 12" [cpp/accel/Accel.cpp:261]   --->   Operation 353 'or' 'or_ln180_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_92 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_11)" [cpp/accel/Accel.cpp:261]   --->   Operation 354 'bitconcatenate' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 355 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_12 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_92" [cpp/accel/Accel.cpp:261]   --->   Operation 355 'getelementptr' 'fixed_buffer_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 356 [1/1] (0.00ns)   --->   "%or_ln180_12 = or i12 %tmp_77, 13" [cpp/accel/Accel.cpp:261]   --->   Operation 356 'or' 'or_ln180_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_93 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_12)" [cpp/accel/Accel.cpp:261]   --->   Operation 357 'bitconcatenate' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 358 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_13 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_93" [cpp/accel/Accel.cpp:261]   --->   Operation 358 'getelementptr' 'fixed_buffer_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 359 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_12, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 359 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_11 : Operation 360 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_13, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 360 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 12 <SV = 11> <Delay = 2.66>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%or_ln180_13 = or i12 %tmp_77, 14" [cpp/accel/Accel.cpp:261]   --->   Operation 361 'or' 'or_ln180_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_94 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_13)" [cpp/accel/Accel.cpp:261]   --->   Operation 362 'bitconcatenate' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_14 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_94" [cpp/accel/Accel.cpp:261]   --->   Operation 363 'getelementptr' 'fixed_buffer_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%or_ln180_14 = or i12 %tmp_77, 15" [cpp/accel/Accel.cpp:261]   --->   Operation 364 'or' 'or_ln180_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_95 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_14)" [cpp/accel/Accel.cpp:261]   --->   Operation 365 'bitconcatenate' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_15 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_95" [cpp/accel/Accel.cpp:261]   --->   Operation 366 'getelementptr' 'fixed_buffer_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_14, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 367 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_12 : Operation 368 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_15, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 368 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 13 <SV = 12> <Delay = 2.66>
ST_13 : Operation 369 [1/1] (0.00ns)   --->   "%or_ln180_15 = or i12 %tmp_77, 16" [cpp/accel/Accel.cpp:261]   --->   Operation 369 'or' 'or_ln180_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_96 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_15)" [cpp/accel/Accel.cpp:261]   --->   Operation 370 'bitconcatenate' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_16 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_96" [cpp/accel/Accel.cpp:261]   --->   Operation 371 'getelementptr' 'fixed_buffer_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "%or_ln180_16 = or i12 %tmp_77, 17" [cpp/accel/Accel.cpp:261]   --->   Operation 372 'or' 'or_ln180_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_97 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_16)" [cpp/accel/Accel.cpp:261]   --->   Operation 373 'bitconcatenate' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 374 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_17 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_97" [cpp/accel/Accel.cpp:261]   --->   Operation 374 'getelementptr' 'fixed_buffer_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 375 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_16, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 375 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_13 : Operation 376 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_17, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 376 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 14 <SV = 13> <Delay = 2.66>
ST_14 : Operation 377 [1/1] (0.00ns)   --->   "%or_ln180_17 = or i12 %tmp_77, 18" [cpp/accel/Accel.cpp:261]   --->   Operation 377 'or' 'or_ln180_17' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_98 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_17)" [cpp/accel/Accel.cpp:261]   --->   Operation 378 'bitconcatenate' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_29 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_98" [cpp/accel/Accel.cpp:261]   --->   Operation 379 'getelementptr' 'fixed_buffer_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 380 [1/1] (0.00ns)   --->   "%or_ln180_18 = or i12 %tmp_77, 19" [cpp/accel/Accel.cpp:261]   --->   Operation 380 'or' 'or_ln180_18' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_99 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_18)" [cpp/accel/Accel.cpp:261]   --->   Operation 381 'bitconcatenate' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 382 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_19 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_99" [cpp/accel/Accel.cpp:261]   --->   Operation 382 'getelementptr' 'fixed_buffer_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 383 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_29, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 383 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_14 : Operation 384 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_19, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 384 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 2.66>
ST_15 : Operation 385 [1/1] (0.00ns)   --->   "%or_ln180_19 = or i12 %tmp_77, 20" [cpp/accel/Accel.cpp:261]   --->   Operation 385 'or' 'or_ln180_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_100 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_19)" [cpp/accel/Accel.cpp:261]   --->   Operation 386 'bitconcatenate' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_20 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_100" [cpp/accel/Accel.cpp:261]   --->   Operation 387 'getelementptr' 'fixed_buffer_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (0.00ns)   --->   "%or_ln180_20 = or i12 %tmp_77, 21" [cpp/accel/Accel.cpp:261]   --->   Operation 388 'or' 'or_ln180_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_101 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_20)" [cpp/accel/Accel.cpp:261]   --->   Operation 389 'bitconcatenate' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_21 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_101" [cpp/accel/Accel.cpp:261]   --->   Operation 390 'getelementptr' 'fixed_buffer_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 391 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_20, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 391 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_15 : Operation 392 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_21, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 392 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 2.66>
ST_16 : Operation 393 [1/1] (0.00ns)   --->   "%or_ln180_21 = or i12 %tmp_77, 22" [cpp/accel/Accel.cpp:261]   --->   Operation 393 'or' 'or_ln180_21' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_102 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_21)" [cpp/accel/Accel.cpp:261]   --->   Operation 394 'bitconcatenate' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 395 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_22 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_102" [cpp/accel/Accel.cpp:261]   --->   Operation 395 'getelementptr' 'fixed_buffer_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 396 [1/1] (0.00ns)   --->   "%or_ln180_22 = or i12 %tmp_77, 23" [cpp/accel/Accel.cpp:261]   --->   Operation 396 'or' 'or_ln180_22' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_103 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_22)" [cpp/accel/Accel.cpp:261]   --->   Operation 397 'bitconcatenate' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 398 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_23 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_103" [cpp/accel/Accel.cpp:261]   --->   Operation 398 'getelementptr' 'fixed_buffer_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 399 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_22, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 399 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_16 : Operation 400 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_23, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 400 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 2.66>
ST_17 : Operation 401 [1/1] (0.00ns)   --->   "%or_ln180_23 = or i12 %tmp_77, 24" [cpp/accel/Accel.cpp:261]   --->   Operation 401 'or' 'or_ln180_23' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_104 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_23)" [cpp/accel/Accel.cpp:261]   --->   Operation 402 'bitconcatenate' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 403 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_24 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_104" [cpp/accel/Accel.cpp:261]   --->   Operation 403 'getelementptr' 'fixed_buffer_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 404 [1/1] (0.00ns)   --->   "%or_ln180_24 = or i12 %tmp_77, 25" [cpp/accel/Accel.cpp:261]   --->   Operation 404 'or' 'or_ln180_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_105 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_24)" [cpp/accel/Accel.cpp:261]   --->   Operation 405 'bitconcatenate' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 406 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_25 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_105" [cpp/accel/Accel.cpp:261]   --->   Operation 406 'getelementptr' 'fixed_buffer_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 407 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_24, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 407 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_17 : Operation 408 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_25, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 408 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 2.66>
ST_18 : Operation 409 [1/1] (0.00ns)   --->   "%or_ln180_25 = or i12 %tmp_77, 26" [cpp/accel/Accel.cpp:261]   --->   Operation 409 'or' 'or_ln180_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_106 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_25)" [cpp/accel/Accel.cpp:261]   --->   Operation 410 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 411 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_26 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_106" [cpp/accel/Accel.cpp:261]   --->   Operation 411 'getelementptr' 'fixed_buffer_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 412 [1/1] (0.00ns)   --->   "%or_ln180_26 = or i12 %tmp_77, 27" [cpp/accel/Accel.cpp:261]   --->   Operation 412 'or' 'or_ln180_26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_107 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_26)" [cpp/accel/Accel.cpp:261]   --->   Operation 413 'bitconcatenate' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 414 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_27 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_107" [cpp/accel/Accel.cpp:261]   --->   Operation 414 'getelementptr' 'fixed_buffer_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 415 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_26, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 415 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_18 : Operation 416 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_27, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 416 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 2.66>
ST_19 : Operation 417 [1/1] (0.00ns)   --->   "%or_ln180_27 = or i12 %tmp_77, 28" [cpp/accel/Accel.cpp:261]   --->   Operation 417 'or' 'or_ln180_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_108 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_27)" [cpp/accel/Accel.cpp:261]   --->   Operation 418 'bitconcatenate' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 419 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_28 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_108" [cpp/accel/Accel.cpp:261]   --->   Operation 419 'getelementptr' 'fixed_buffer_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 420 [1/1] (0.00ns)   --->   "%or_ln180_28 = or i12 %tmp_77, 29" [cpp/accel/Accel.cpp:261]   --->   Operation 420 'or' 'or_ln180_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_109 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_28)" [cpp/accel/Accel.cpp:261]   --->   Operation 421 'bitconcatenate' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 422 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_64 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_109" [cpp/accel/Accel.cpp:261]   --->   Operation 422 'getelementptr' 'fixed_buffer_V_addr_64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 423 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_28, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 423 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_19 : Operation 424 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_64, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 424 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 2.66>
ST_20 : Operation 425 [1/1] (0.00ns)   --->   "%or_ln180_29 = or i12 %tmp_77, 30" [cpp/accel/Accel.cpp:261]   --->   Operation 425 'or' 'or_ln180_29' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_110 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_29)" [cpp/accel/Accel.cpp:261]   --->   Operation 426 'bitconcatenate' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 427 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_30 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_110" [cpp/accel/Accel.cpp:261]   --->   Operation 427 'getelementptr' 'fixed_buffer_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 428 [1/1] (0.00ns)   --->   "%or_ln180_30 = or i12 %tmp_77, 31" [cpp/accel/Accel.cpp:261]   --->   Operation 428 'or' 'or_ln180_30' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_111 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_30)" [cpp/accel/Accel.cpp:261]   --->   Operation 429 'bitconcatenate' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 430 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_31 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_111" [cpp/accel/Accel.cpp:261]   --->   Operation 430 'getelementptr' 'fixed_buffer_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 431 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_30, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 431 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_20 : Operation 432 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_31, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 432 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 2.66>
ST_21 : Operation 433 [1/1] (0.00ns)   --->   "%or_ln180_31 = or i12 %tmp_77, 32" [cpp/accel/Accel.cpp:261]   --->   Operation 433 'or' 'or_ln180_31' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_112 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_31)" [cpp/accel/Accel.cpp:261]   --->   Operation 434 'bitconcatenate' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 435 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_32 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_112" [cpp/accel/Accel.cpp:261]   --->   Operation 435 'getelementptr' 'fixed_buffer_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 436 [1/1] (0.00ns)   --->   "%or_ln180_32 = or i12 %tmp_77, 33" [cpp/accel/Accel.cpp:261]   --->   Operation 436 'or' 'or_ln180_32' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_113 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_32)" [cpp/accel/Accel.cpp:261]   --->   Operation 437 'bitconcatenate' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 438 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_33 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_113" [cpp/accel/Accel.cpp:261]   --->   Operation 438 'getelementptr' 'fixed_buffer_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 439 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_32, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 439 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_21 : Operation 440 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_33, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 440 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 2.66>
ST_22 : Operation 441 [1/1] (0.00ns)   --->   "%or_ln180_33 = or i12 %tmp_77, 34" [cpp/accel/Accel.cpp:261]   --->   Operation 441 'or' 'or_ln180_33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_114 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_33)" [cpp/accel/Accel.cpp:261]   --->   Operation 442 'bitconcatenate' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 443 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_34 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_114" [cpp/accel/Accel.cpp:261]   --->   Operation 443 'getelementptr' 'fixed_buffer_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 444 [1/1] (0.00ns)   --->   "%or_ln180_34 = or i12 %tmp_77, 35" [cpp/accel/Accel.cpp:261]   --->   Operation 444 'or' 'or_ln180_34' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_115 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_34)" [cpp/accel/Accel.cpp:261]   --->   Operation 445 'bitconcatenate' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 446 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_35 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_115" [cpp/accel/Accel.cpp:261]   --->   Operation 446 'getelementptr' 'fixed_buffer_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 447 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_34, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 447 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_22 : Operation 448 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_35, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 448 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 2.66>
ST_23 : Operation 449 [1/1] (0.00ns)   --->   "%or_ln180_35 = or i12 %tmp_77, 36" [cpp/accel/Accel.cpp:261]   --->   Operation 449 'or' 'or_ln180_35' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_116 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_35)" [cpp/accel/Accel.cpp:261]   --->   Operation 450 'bitconcatenate' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 451 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_36 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_116" [cpp/accel/Accel.cpp:261]   --->   Operation 451 'getelementptr' 'fixed_buffer_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 452 [1/1] (0.00ns)   --->   "%or_ln180_36 = or i12 %tmp_77, 37" [cpp/accel/Accel.cpp:261]   --->   Operation 452 'or' 'or_ln180_36' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_117 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_36)" [cpp/accel/Accel.cpp:261]   --->   Operation 453 'bitconcatenate' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 454 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_37 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_117" [cpp/accel/Accel.cpp:261]   --->   Operation 454 'getelementptr' 'fixed_buffer_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 455 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_36, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 455 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_23 : Operation 456 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_37, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 456 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 2.66>
ST_24 : Operation 457 [1/1] (0.00ns)   --->   "%or_ln180_37 = or i12 %tmp_77, 38" [cpp/accel/Accel.cpp:261]   --->   Operation 457 'or' 'or_ln180_37' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_118 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_37)" [cpp/accel/Accel.cpp:261]   --->   Operation 458 'bitconcatenate' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 459 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_38 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_118" [cpp/accel/Accel.cpp:261]   --->   Operation 459 'getelementptr' 'fixed_buffer_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 460 [1/1] (0.00ns)   --->   "%or_ln180_38 = or i12 %tmp_77, 39" [cpp/accel/Accel.cpp:261]   --->   Operation 460 'or' 'or_ln180_38' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_119 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_38)" [cpp/accel/Accel.cpp:261]   --->   Operation 461 'bitconcatenate' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 462 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_39 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_119" [cpp/accel/Accel.cpp:261]   --->   Operation 462 'getelementptr' 'fixed_buffer_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 463 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_38, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 463 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_24 : Operation 464 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_39, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 464 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 2.66>
ST_25 : Operation 465 [1/1] (0.00ns)   --->   "%or_ln180_39 = or i12 %tmp_77, 40" [cpp/accel/Accel.cpp:261]   --->   Operation 465 'or' 'or_ln180_39' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_120 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_39)" [cpp/accel/Accel.cpp:261]   --->   Operation 466 'bitconcatenate' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 467 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_40 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_120" [cpp/accel/Accel.cpp:261]   --->   Operation 467 'getelementptr' 'fixed_buffer_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 468 [1/1] (0.00ns)   --->   "%or_ln180_40 = or i12 %tmp_77, 41" [cpp/accel/Accel.cpp:261]   --->   Operation 468 'or' 'or_ln180_40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_121 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_40)" [cpp/accel/Accel.cpp:261]   --->   Operation 469 'bitconcatenate' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 470 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_41 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_121" [cpp/accel/Accel.cpp:261]   --->   Operation 470 'getelementptr' 'fixed_buffer_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 471 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_40, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 471 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_25 : Operation 472 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_41, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 472 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 2.66>
ST_26 : Operation 473 [1/1] (0.00ns)   --->   "%or_ln180_41 = or i12 %tmp_77, 42" [cpp/accel/Accel.cpp:261]   --->   Operation 473 'or' 'or_ln180_41' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_122 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_41)" [cpp/accel/Accel.cpp:261]   --->   Operation 474 'bitconcatenate' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 475 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_42 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_122" [cpp/accel/Accel.cpp:261]   --->   Operation 475 'getelementptr' 'fixed_buffer_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 476 [1/1] (0.00ns)   --->   "%or_ln180_42 = or i12 %tmp_77, 43" [cpp/accel/Accel.cpp:261]   --->   Operation 476 'or' 'or_ln180_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_123 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_42)" [cpp/accel/Accel.cpp:261]   --->   Operation 477 'bitconcatenate' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 478 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_43 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_123" [cpp/accel/Accel.cpp:261]   --->   Operation 478 'getelementptr' 'fixed_buffer_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 479 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_42, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 479 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_26 : Operation 480 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_43, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 480 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 27 <SV = 26> <Delay = 2.66>
ST_27 : Operation 481 [1/1] (0.00ns)   --->   "%or_ln180_43 = or i12 %tmp_77, 44" [cpp/accel/Accel.cpp:261]   --->   Operation 481 'or' 'or_ln180_43' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_124 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_43)" [cpp/accel/Accel.cpp:261]   --->   Operation 482 'bitconcatenate' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 483 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_44 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_124" [cpp/accel/Accel.cpp:261]   --->   Operation 483 'getelementptr' 'fixed_buffer_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 484 [1/1] (0.00ns)   --->   "%or_ln180_44 = or i12 %tmp_77, 45" [cpp/accel/Accel.cpp:261]   --->   Operation 484 'or' 'or_ln180_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_125 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_44)" [cpp/accel/Accel.cpp:261]   --->   Operation 485 'bitconcatenate' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 486 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_45 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_125" [cpp/accel/Accel.cpp:261]   --->   Operation 486 'getelementptr' 'fixed_buffer_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 487 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_44, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 487 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_27 : Operation 488 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_45, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 488 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 28 <SV = 27> <Delay = 2.66>
ST_28 : Operation 489 [1/1] (0.00ns)   --->   "%or_ln180_45 = or i12 %tmp_77, 46" [cpp/accel/Accel.cpp:261]   --->   Operation 489 'or' 'or_ln180_45' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_126 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_45)" [cpp/accel/Accel.cpp:261]   --->   Operation 490 'bitconcatenate' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 491 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_46 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_126" [cpp/accel/Accel.cpp:261]   --->   Operation 491 'getelementptr' 'fixed_buffer_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 492 [1/1] (0.00ns)   --->   "%or_ln180_46 = or i12 %tmp_77, 47" [cpp/accel/Accel.cpp:261]   --->   Operation 492 'or' 'or_ln180_46' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_127 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_46)" [cpp/accel/Accel.cpp:261]   --->   Operation 493 'bitconcatenate' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 494 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_47 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_127" [cpp/accel/Accel.cpp:261]   --->   Operation 494 'getelementptr' 'fixed_buffer_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 495 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_46, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 495 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_28 : Operation 496 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_47, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 496 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 29 <SV = 28> <Delay = 2.66>
ST_29 : Operation 497 [1/1] (0.00ns)   --->   "%or_ln180_47 = or i12 %tmp_77, 48" [cpp/accel/Accel.cpp:261]   --->   Operation 497 'or' 'or_ln180_47' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_128 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_47)" [cpp/accel/Accel.cpp:261]   --->   Operation 498 'bitconcatenate' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 499 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_48 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_128" [cpp/accel/Accel.cpp:261]   --->   Operation 499 'getelementptr' 'fixed_buffer_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 500 [1/1] (0.00ns)   --->   "%or_ln180_48 = or i12 %tmp_77, 49" [cpp/accel/Accel.cpp:261]   --->   Operation 500 'or' 'or_ln180_48' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_129 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_48)" [cpp/accel/Accel.cpp:261]   --->   Operation 501 'bitconcatenate' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 502 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_49 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_129" [cpp/accel/Accel.cpp:261]   --->   Operation 502 'getelementptr' 'fixed_buffer_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 503 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_48, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 503 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_29 : Operation 504 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_49, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 504 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 30 <SV = 29> <Delay = 2.66>
ST_30 : Operation 505 [1/1] (0.00ns)   --->   "%or_ln180_49 = or i12 %tmp_77, 50" [cpp/accel/Accel.cpp:261]   --->   Operation 505 'or' 'or_ln180_49' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_130 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_49)" [cpp/accel/Accel.cpp:261]   --->   Operation 506 'bitconcatenate' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 507 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_50 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_130" [cpp/accel/Accel.cpp:261]   --->   Operation 507 'getelementptr' 'fixed_buffer_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 508 [1/1] (0.00ns)   --->   "%or_ln180_50 = or i12 %tmp_77, 51" [cpp/accel/Accel.cpp:261]   --->   Operation 508 'or' 'or_ln180_50' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_131 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_50)" [cpp/accel/Accel.cpp:261]   --->   Operation 509 'bitconcatenate' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 510 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_51 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_131" [cpp/accel/Accel.cpp:261]   --->   Operation 510 'getelementptr' 'fixed_buffer_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 511 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_50, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 511 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_30 : Operation 512 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_51, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 512 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 31 <SV = 30> <Delay = 2.66>
ST_31 : Operation 513 [1/1] (0.00ns)   --->   "%or_ln180_51 = or i12 %tmp_77, 52" [cpp/accel/Accel.cpp:261]   --->   Operation 513 'or' 'or_ln180_51' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_132 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_51)" [cpp/accel/Accel.cpp:261]   --->   Operation 514 'bitconcatenate' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 515 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_52 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_132" [cpp/accel/Accel.cpp:261]   --->   Operation 515 'getelementptr' 'fixed_buffer_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 516 [1/1] (0.00ns)   --->   "%or_ln180_52 = or i12 %tmp_77, 53" [cpp/accel/Accel.cpp:261]   --->   Operation 516 'or' 'or_ln180_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_133 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_52)" [cpp/accel/Accel.cpp:261]   --->   Operation 517 'bitconcatenate' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 518 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_53 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_133" [cpp/accel/Accel.cpp:261]   --->   Operation 518 'getelementptr' 'fixed_buffer_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 519 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_52, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 519 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_31 : Operation 520 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_53, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 520 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 32 <SV = 31> <Delay = 2.66>
ST_32 : Operation 521 [1/1] (0.00ns)   --->   "%or_ln180_53 = or i12 %tmp_77, 54" [cpp/accel/Accel.cpp:261]   --->   Operation 521 'or' 'or_ln180_53' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_134 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_53)" [cpp/accel/Accel.cpp:261]   --->   Operation 522 'bitconcatenate' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 523 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_54 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_134" [cpp/accel/Accel.cpp:261]   --->   Operation 523 'getelementptr' 'fixed_buffer_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 524 [1/1] (0.00ns)   --->   "%or_ln180_54 = or i12 %tmp_77, 55" [cpp/accel/Accel.cpp:261]   --->   Operation 524 'or' 'or_ln180_54' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_135 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_54)" [cpp/accel/Accel.cpp:261]   --->   Operation 525 'bitconcatenate' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 526 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_55 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_135" [cpp/accel/Accel.cpp:261]   --->   Operation 526 'getelementptr' 'fixed_buffer_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 527 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_54, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 527 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_32 : Operation 528 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_55, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 528 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 33 <SV = 32> <Delay = 2.66>
ST_33 : Operation 529 [1/1] (0.00ns)   --->   "%or_ln180_55 = or i12 %tmp_77, 56" [cpp/accel/Accel.cpp:261]   --->   Operation 529 'or' 'or_ln180_55' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_136 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_55)" [cpp/accel/Accel.cpp:261]   --->   Operation 530 'bitconcatenate' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 531 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_56 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_136" [cpp/accel/Accel.cpp:261]   --->   Operation 531 'getelementptr' 'fixed_buffer_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 532 [1/1] (0.00ns)   --->   "%or_ln180_56 = or i12 %tmp_77, 57" [cpp/accel/Accel.cpp:261]   --->   Operation 532 'or' 'or_ln180_56' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_137 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_56)" [cpp/accel/Accel.cpp:261]   --->   Operation 533 'bitconcatenate' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 534 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_57 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_137" [cpp/accel/Accel.cpp:261]   --->   Operation 534 'getelementptr' 'fixed_buffer_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 535 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_56, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 535 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_33 : Operation 536 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_57, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 536 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 34 <SV = 33> <Delay = 2.66>
ST_34 : Operation 537 [1/1] (0.00ns)   --->   "%or_ln180_57 = or i12 %tmp_77, 58" [cpp/accel/Accel.cpp:261]   --->   Operation 537 'or' 'or_ln180_57' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_138 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_57)" [cpp/accel/Accel.cpp:261]   --->   Operation 538 'bitconcatenate' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 539 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_58 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_138" [cpp/accel/Accel.cpp:261]   --->   Operation 539 'getelementptr' 'fixed_buffer_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 540 [1/1] (0.00ns)   --->   "%or_ln180_58 = or i12 %tmp_77, 59" [cpp/accel/Accel.cpp:261]   --->   Operation 540 'or' 'or_ln180_58' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_139 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_58)" [cpp/accel/Accel.cpp:261]   --->   Operation 541 'bitconcatenate' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 542 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_59 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_139" [cpp/accel/Accel.cpp:261]   --->   Operation 542 'getelementptr' 'fixed_buffer_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 543 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_58, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 543 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_34 : Operation 544 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_59, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 544 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 35 <SV = 34> <Delay = 2.66>
ST_35 : Operation 545 [1/1] (0.00ns)   --->   "%or_ln180_59 = or i12 %tmp_77, 60" [cpp/accel/Accel.cpp:261]   --->   Operation 545 'or' 'or_ln180_59' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_140 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_59)" [cpp/accel/Accel.cpp:261]   --->   Operation 546 'bitconcatenate' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 547 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_60 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_140" [cpp/accel/Accel.cpp:261]   --->   Operation 547 'getelementptr' 'fixed_buffer_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 548 [1/1] (0.00ns)   --->   "%or_ln180_60 = or i12 %tmp_77, 61" [cpp/accel/Accel.cpp:261]   --->   Operation 548 'or' 'or_ln180_60' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_141 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_60)" [cpp/accel/Accel.cpp:261]   --->   Operation 549 'bitconcatenate' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 550 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_61 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_141" [cpp/accel/Accel.cpp:261]   --->   Operation 550 'getelementptr' 'fixed_buffer_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 551 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_60, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 551 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_35 : Operation 552 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_61, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 552 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 36 <SV = 35> <Delay = 2.66>
ST_36 : Operation 553 [1/1] (0.00ns)   --->   "%or_ln180_61 = or i12 %tmp_77, 62" [cpp/accel/Accel.cpp:261]   --->   Operation 553 'or' 'or_ln180_61' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_142 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_61)" [cpp/accel/Accel.cpp:261]   --->   Operation 554 'bitconcatenate' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 555 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_62 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_142" [cpp/accel/Accel.cpp:261]   --->   Operation 555 'getelementptr' 'fixed_buffer_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 556 [1/1] (0.00ns)   --->   "%or_ln180_62 = or i12 %tmp_77, 63" [cpp/accel/Accel.cpp:261]   --->   Operation 556 'or' 'or_ln180_62' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_143 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 0, i12 %or_ln180_62)" [cpp/accel/Accel.cpp:261]   --->   Operation 557 'bitconcatenate' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 558 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_63 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %tmp_143" [cpp/accel/Accel.cpp:261]   --->   Operation 558 'getelementptr' 'fixed_buffer_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 559 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_62, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 559 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_36 : Operation 560 [1/1] (2.66ns)   --->   "store i12 0, i12* %fixed_buffer_V_addr_63, align 2" [cpp/accel/Accel.cpp:261]   --->   Operation 560 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_36 : Operation 561 [1/1] (0.00ns)   --->   "br label %.preheader3442" [cpp/accel/Accel.cpp:257]   --->   Operation 561 'br' <Predicate = true> <Delay = 0.00>

State 37 <SV = 5> <Delay = 2.66>
ST_37 : Operation 562 [1/1] (0.00ns)   --->   "%t_V_0 = phi i8 [ 0, %LOOP_PHASES_begin ], [ %select_ln883, %LOOP_WORDS_IN_PHASE_end ]" [cpp/accel/Accel.cpp:334]   --->   Operation 562 'phi' 't_V_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 563 [1/1] (0.00ns)   --->   "%t_V_2_0 = phi i8 [ 0, %LOOP_PHASES_begin ], [ %select_ln883_1, %LOOP_WORDS_IN_PHASE_end ]" [cpp/accel/Accel.cpp:334]   --->   Operation 563 'phi' 't_V_2_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 564 [1/1] (0.00ns)   --->   "%p_0523_0_0 = phi i7 [ 0, %LOOP_PHASES_begin ], [ %add_ln700_19, %LOOP_WORDS_IN_PHASE_end ]" [cpp/accel/Accel.cpp:283]   --->   Operation 564 'phi' 'p_0523_0_0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 565 [1/1] (1.18ns)   --->   "%icmp_ln887_5 = icmp eq i7 %p_0523_0_0, -64" [cpp/accel/Accel.cpp:283]   --->   Operation 565 'icmp' 'icmp_ln887_5' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 566 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 566 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 567 [1/1] (1.37ns)   --->   "%add_ln700_19 = add i7 %p_0523_0_0, 1" [cpp/accel/Accel.cpp:283]   --->   Operation 567 'add' 'add_ln700_19' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 568 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_5, label %LOOP_ACC_PHASES_begin, label %LOOP_WORDS_IN_PHASE_begin" [cpp/accel/Accel.cpp:283]   --->   Operation 568 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 569 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str18) nounwind" [cpp/accel/Accel.cpp:283]   --->   Operation 569 'specloopname' <Predicate = (!icmp_ln887_5)> <Delay = 0.00>
ST_37 : Operation 570 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str18)" [cpp/accel/Accel.cpp:283]   --->   Operation 570 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln887_5)> <Delay = 0.00>
ST_37 : Operation 571 [1/1] (1.22ns)   --->   "%icmp_ln879_16 = icmp eq i8 %t_V_0, 0" [cpp/accel/Accel.cpp:285]   --->   Operation 571 'icmp' 'icmp_ln879_16' <Predicate = (!icmp_ln887_5)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 572 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_16, label %.preheader3439.0.preheader, label %.loopexit3438.0" [cpp/accel/Accel.cpp:285]   --->   Operation 572 'br' <Predicate = (!icmp_ln887_5)> <Delay = 0.00>
ST_37 : Operation 573 [1/1] (0.00ns)   --->   "%wt_addr_V_0_load_1 = load i16* %wt_addr_V_0" [cpp/accel/Accel.cpp:294]   --->   Operation 573 'load' 'wt_addr_V_0_load_1' <Predicate = (!icmp_ln887_5 & icmp_ln879_16)> <Delay = 0.00>
ST_37 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln887 = trunc i16 %wt_addr_V_0_load_1 to i14" [cpp/accel/Accel.cpp:294]   --->   Operation 574 'trunc' 'trunc_ln887' <Predicate = (!icmp_ln887_5 & icmp_ln879_16)> <Delay = 0.00>
ST_37 : Operation 575 [1/1] (1.06ns)   --->   "br label %.preheader3439.0" [cpp/accel/Accel.cpp:294]   --->   Operation 575 'br' <Predicate = (!icmp_ln887_5 & icmp_ln879_16)> <Delay = 1.06>
ST_37 : Operation 576 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load = load i12* %fixed_buffer_V_addr_65, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 576 'load' 'fixed_buffer_V_load' <Predicate = (icmp_ln887_5)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_37 : Operation 577 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_2 = load i12* %fixed_buffer_V_addr_66, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 577 'load' 'fixed_buffer_V_load_2' <Predicate = (icmp_ln887_5)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 38 <SV = 6> <Delay = 4.12>
ST_38 : Operation 578 [1/1] (0.00ns)   --->   "%p_0503_0_0 = phi i2 [ %add_ln700, %5 ], [ 0, %.preheader3439.0.preheader ]" [cpp/accel/Accel.cpp:294]   --->   Operation 578 'phi' 'p_0503_0_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 579 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ %add_ln808_1, %5 ], [ 0, %.preheader3439.0.preheader ]" [cpp/accel/Accel.cpp:301]   --->   Operation 579 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i13 %phi_mul to i14" [cpp/accel/Accel.cpp:294]   --->   Operation 580 'zext' 'zext_ln887' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 581 [1/1] (0.64ns)   --->   "%icmp_ln887_6 = icmp eq i2 %p_0503_0_0, -2" [cpp/accel/Accel.cpp:294]   --->   Operation 581 'icmp' 'icmp_ln887_6' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 582 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 582 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 583 [1/1] (1.00ns)   --->   "%add_ln700 = add i2 %p_0503_0_0, 1" [cpp/accel/Accel.cpp:294]   --->   Operation 583 'add' 'add_ln700' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 584 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_6, label %4, label %5" [cpp/accel/Accel.cpp:294]   --->   Operation 584 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 585 [1/1] (1.45ns)   --->   "%add_ln808_1 = add i13 2341, %phi_mul" [cpp/accel/Accel.cpp:301]   --->   Operation 585 'add' 'add_ln808_1' <Predicate = (!icmp_ln887_6)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 586 [1/1] (1.46ns)   --->   "%add_ln808 = add i14 %trunc_ln887, %zext_ln887" [cpp/accel/Accel.cpp:301]   --->   Operation 586 'add' 'add_ln808' <Predicate = (!icmp_ln887_6)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln808_1 = zext i14 %add_ln808 to i64" [cpp/accel/Accel.cpp:301]   --->   Operation 587 'zext' 'zext_ln808_1' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_38 : Operation 588 [1/1] (0.00ns)   --->   "%wt_mem_V_3_addr = getelementptr [4682 x i64]* %wt_mem_V_4, i64 0, i64 %zext_ln808_1" [cpp/accel/Accel.cpp:301]   --->   Operation 588 'getelementptr' 'wt_mem_V_3_addr' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_38 : Operation 589 [2/2] (2.66ns)   --->   "%wt_mem_V_3_load = load i64* %wt_mem_V_3_addr, align 8" [cpp/accel/Accel.cpp:301]   --->   Operation 589 'load' 'wt_mem_V_3_load' <Predicate = (!icmp_ln887_6)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_38 : Operation 590 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i2 %p_0503_0_0 to i1" [cpp/accel/Accel.cpp:301]   --->   Operation 590 'trunc' 'trunc_ln180' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_38 : Operation 591 [1/1] (0.00ns)   --->   "%wt_addr_V_0_load = load i16* %wt_addr_V_0" [cpp/accel/Accel.cpp:304]   --->   Operation 591 'load' 'wt_addr_V_0_load' <Predicate = (icmp_ln887_6)> <Delay = 0.00>
ST_38 : Operation 592 [1/1] (0.00ns)   --->   "%wt_offset_V_0_load = load i3* %wt_offset_V_0" [cpp/accel/Accel.cpp:307]   --->   Operation 592 'load' 'wt_offset_V_0_load' <Predicate = (icmp_ln887_6)> <Delay = 0.00>
ST_38 : Operation 593 [1/1] (0.86ns)   --->   "%icmp_ln879_19 = icmp eq i3 %wt_offset_V_0_load, -2" [cpp/accel/Accel.cpp:303]   --->   Operation 593 'icmp' 'icmp_ln879_19' <Predicate = (icmp_ln887_6)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 594 [1/1] (1.48ns)   --->   "%add_ln700_14 = add i16 %wt_addr_V_0_load, 1" [cpp/accel/Accel.cpp:304]   --->   Operation 594 'add' 'add_ln700_14' <Predicate = (icmp_ln887_6)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 595 [1/1] (1.16ns)   --->   "%add_ln700_16 = add i3 %wt_offset_V_0_load, 1" [cpp/accel/Accel.cpp:307]   --->   Operation 595 'add' 'add_ln700_16' <Predicate = (icmp_ln887_6)> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 596 [1/1] (0.54ns)   --->   "%select_ln303 = select i1 %icmp_ln879_19, i16 %add_ln700_14, i16 %wt_addr_V_0_load" [cpp/accel/Accel.cpp:303]   --->   Operation 596 'select' 'select_ln303' <Predicate = (icmp_ln887_6)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 597 [1/1] (0.65ns)   --->   "%select_ln303_1 = select i1 %icmp_ln879_19, i3 0, i3 %add_ln700_16" [cpp/accel/Accel.cpp:303]   --->   Operation 597 'select' 'select_ln303_1' <Predicate = (icmp_ln887_6)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 598 [1/1] (1.06ns)   --->   "br label %3" [cpp/accel/Accel.cpp:317]   --->   Operation 598 'br' <Predicate = (icmp_ln887_6)> <Delay = 1.06>

State 39 <SV = 7> <Delay = 6.47>
ST_39 : Operation 599 [1/1] (0.00ns)   --->   "%wt_word_buffer_1_V_s = load i64* %wt_word_buffer_1_V" [cpp/accel/Accel.cpp:301]   --->   Operation 599 'load' 'wt_word_buffer_1_V_s' <Predicate = (trunc_ln180)> <Delay = 0.00>
ST_39 : Operation 600 [1/1] (0.00ns)   --->   "%wt_word_buffer_1_V_1 = load i64* %wt_word_buffer_1_V_3" [cpp/accel/Accel.cpp:301]   --->   Operation 600 'load' 'wt_word_buffer_1_V_1' <Predicate = (!trunc_ln180)> <Delay = 0.00>
ST_39 : Operation 601 [1/1] (0.00ns)   --->   "%wt_offset_V_0_load_1 = load i3* %wt_offset_V_0" [cpp/accel/Accel.cpp:301]   --->   Operation 601 'load' 'wt_offset_V_0_load_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 602 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str19) nounwind" [cpp/accel/Accel.cpp:294]   --->   Operation 602 'specloopname' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 603 [1/1] (0.00ns)   --->   "%mul_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %wt_offset_V_0_load_1, i3 %wt_offset_V_0_load_1)" [cpp/accel/Accel.cpp:301]   --->   Operation 603 'bitconcatenate' 'mul_ln' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 604 [1/2] (2.66ns)   --->   "%wt_mem_V_3_load = load i64* %wt_mem_V_3_addr, align 8" [cpp/accel/Accel.cpp:301]   --->   Operation 604 'load' 'wt_mem_V_3_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_39 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln808 = zext i6 %mul_ln to i64" [cpp/accel/Accel.cpp:301]   --->   Operation 605 'zext' 'zext_ln808' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 606 [1/1] (3.03ns)   --->   "%wt_word_buffer_0_V = ashr i64 %wt_mem_V_3_load, %zext_ln808" [cpp/accel/Accel.cpp:301]   --->   Operation 606 'ashr' 'wt_word_buffer_0_V' <Predicate = true> <Delay = 3.03> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 607 [1/1] (0.77ns)   --->   "%wt_word_buffer_1_V_5 = select i1 %trunc_ln180, i64 %wt_word_buffer_0_V, i64 %wt_word_buffer_1_V_1" [cpp/accel/Accel.cpp:301]   --->   Operation 607 'select' 'wt_word_buffer_1_V_5' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 608 [1/1] (0.77ns)   --->   "%wt_word_buffer_1_V_6 = select i1 %trunc_ln180, i64 %wt_word_buffer_1_V_s, i64 %wt_word_buffer_0_V" [cpp/accel/Accel.cpp:301]   --->   Operation 608 'select' 'wt_word_buffer_1_V_6' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 609 [1/1] (0.00ns)   --->   "store i64 %wt_word_buffer_1_V_5, i64* %wt_word_buffer_1_V_3" [cpp/accel/Accel.cpp:294]   --->   Operation 609 'store' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 610 [1/1] (0.00ns)   --->   "store i64 %wt_word_buffer_1_V_6, i64* %wt_word_buffer_1_V" [cpp/accel/Accel.cpp:294]   --->   Operation 610 'store' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 611 [1/1] (0.00ns)   --->   "br label %.preheader3439.0" [cpp/accel/Accel.cpp:294]   --->   Operation 611 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 7> <Delay = 1.32>
ST_40 : Operation 612 [1/1] (0.00ns)   --->   "%p_0570_0_0 = phi i2 [ 0, %4 ], [ %add_ln700_20, %LOOP_LOAD_WTS_end ]" [cpp/accel/Accel.cpp:317]   --->   Operation 612 'phi' 'p_0570_0_0' <Predicate = (icmp_ln879_16)> <Delay = 0.00>
ST_40 : Operation 613 [1/1] (0.64ns)   --->   "%icmp_ln887_8 = icmp eq i2 %p_0570_0_0, -2" [cpp/accel/Accel.cpp:317]   --->   Operation 613 'icmp' 'icmp_ln887_8' <Predicate = (icmp_ln879_16)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 614 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 614 'speclooptripcount' 'empty_48' <Predicate = (icmp_ln879_16)> <Delay = 0.00>
ST_40 : Operation 615 [1/1] (1.00ns)   --->   "%add_ln700_20 = add i2 %p_0570_0_0, 1" [cpp/accel/Accel.cpp:317]   --->   Operation 615 'add' 'add_ln700_20' <Predicate = (icmp_ln879_16)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 616 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_8, label %.loopexit3438.0.loopexit, label %LOOP_LOAD_WTS_begin" [cpp/accel/Accel.cpp:317]   --->   Operation 616 'br' <Predicate = (icmp_ln879_16)> <Delay = 0.00>
ST_40 : Operation 617 [1/1] (0.00ns)   --->   "%wt_word_buffer_1_V_2 = load i64* %wt_word_buffer_1_V" [cpp/accel/Accel.cpp:321]   --->   Operation 617 'load' 'wt_word_buffer_1_V_2' <Predicate = (icmp_ln879_16 & !icmp_ln887_8)> <Delay = 0.00>
ST_40 : Operation 618 [1/1] (0.00ns)   --->   "%wt_word_buffer_1_V_3_52 = load i64* %wt_word_buffer_1_V_3" [cpp/accel/Accel.cpp:321]   --->   Operation 618 'load' 'wt_word_buffer_1_V_3_52' <Predicate = (icmp_ln879_16 & !icmp_ln887_8)> <Delay = 0.00>
ST_40 : Operation 619 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str20) nounwind" [cpp/accel/Accel.cpp:317]   --->   Operation 619 'specloopname' <Predicate = (icmp_ln879_16 & !icmp_ln887_8)> <Delay = 0.00>
ST_40 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str20)" [cpp/accel/Accel.cpp:317]   --->   Operation 620 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln879_16 & !icmp_ln887_8)> <Delay = 0.00>
ST_40 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln180_36 = zext i2 %p_0570_0_0 to i5" [cpp/accel/Accel.cpp:321]   --->   Operation 621 'zext' 'zext_ln180_36' <Predicate = (icmp_ln879_16 & !icmp_ln887_8)> <Delay = 0.00>
ST_40 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_147 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %p_0570_0_0, i2 0)" [cpp/accel/Accel.cpp:321]   --->   Operation 622 'bitconcatenate' 'tmp_147' <Predicate = (icmp_ln879_16 & !icmp_ln887_8)> <Delay = 0.00>
ST_40 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln180_37 = zext i4 %tmp_147 to i5" [cpp/accel/Accel.cpp:321]   --->   Operation 623 'zext' 'zext_ln180_37' <Predicate = (icmp_ln879_16 & !icmp_ln887_8)> <Delay = 0.00>
ST_40 : Operation 624 [1/1] (1.32ns)   --->   "%sub_ln180 = sub i5 %zext_ln180_37, %zext_ln180_36" [cpp/accel/Accel.cpp:321]   --->   Operation 624 'sub' 'sub_ln180' <Predicate = (icmp_ln879_16 & !icmp_ln887_8)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i5 %sub_ln180 to i6" [cpp/accel/Accel.cpp:321]   --->   Operation 625 'sext' 'sext_ln180' <Predicate = (icmp_ln879_16 & !icmp_ln887_8)> <Delay = 0.00>
ST_40 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln791 = trunc i2 %p_0570_0_0 to i1" [cpp/accel/Accel.cpp:321]   --->   Operation 626 'trunc' 'trunc_ln791' <Predicate = (icmp_ln879_16 & !icmp_ln887_8)> <Delay = 0.00>
ST_40 : Operation 627 [1/1] (0.77ns)   --->   "%select_ln791 = select i1 %trunc_ln791, i64 %wt_word_buffer_1_V_3_52, i64 %wt_word_buffer_1_V_2" [cpp/accel/Accel.cpp:321]   --->   Operation 627 'select' 'select_ln791' <Predicate = (icmp_ln879_16 & !icmp_ln887_8)> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 628 [1/1] (1.06ns)   --->   "br label %.loopexit" [cpp/accel/Accel.cpp:318]   --->   Operation 628 'br' <Predicate = (icmp_ln879_16 & !icmp_ln887_8)> <Delay = 1.06>
ST_40 : Operation 629 [1/1] (1.06ns)   --->   "store i3 %select_ln303_1, i3* %wt_offset_V_0" [cpp/accel/Accel.cpp:303]   --->   Operation 629 'store' <Predicate = (icmp_ln879_16 & icmp_ln887_8)> <Delay = 1.06>
ST_40 : Operation 630 [1/1] (1.06ns)   --->   "store i16 %select_ln303, i16* %wt_addr_V_0" [cpp/accel/Accel.cpp:303]   --->   Operation 630 'store' <Predicate = (icmp_ln879_16 & icmp_ln887_8)> <Delay = 1.06>
ST_40 : Operation 631 [1/1] (0.00ns)   --->   "br label %.loopexit3438.0"   --->   Operation 631 'br' <Predicate = (icmp_ln879_16 & icmp_ln887_8)> <Delay = 0.00>
ST_40 : Operation 632 [1/1] (1.22ns)   --->   "%icmp_ln883_1 = icmp eq i8 %t_V_0, %zext_ln209" [cpp/accel/Accel.cpp:334]   --->   Operation 632 'icmp' 'icmp_ln883_1' <Predicate = (icmp_ln887_8) | (!icmp_ln879_16)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 633 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883_1, label %.loopexit.0, label %.preheader3436.0.preheader" [cpp/accel/Accel.cpp:334]   --->   Operation 633 'br' <Predicate = (icmp_ln887_8) | (!icmp_ln879_16)> <Delay = 0.00>
ST_40 : Operation 634 [1/1] (1.06ns)   --->   "br label %.preheader3436.0" [cpp/accel/Accel.cpp:336]   --->   Operation 634 'br' <Predicate = (icmp_ln887_8 & !icmp_ln883_1) | (!icmp_ln879_16 & !icmp_ln883_1)> <Delay = 1.06>

State 41 <SV = 8> <Delay = 2.69>
ST_41 : Operation 635 [1/1] (0.00ns)   --->   "%p_0560_0_0 = phi i2 [ 0, %LOOP_LOAD_WTS_begin ], [ %add_ln700_23, %.loopexit.loopexit ]" [cpp/accel/Accel.cpp:318]   --->   Operation 635 'phi' 'p_0560_0_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 636 [1/1] (0.64ns)   --->   "%icmp_ln887_9 = icmp eq i2 %p_0560_0_0, -1" [cpp/accel/Accel.cpp:318]   --->   Operation 636 'icmp' 'icmp_ln887_9' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 637 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 637 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 638 [1/1] (1.00ns)   --->   "%add_ln700_23 = add i2 %p_0560_0_0, 1" [cpp/accel/Accel.cpp:318]   --->   Operation 638 'add' 'add_ln700_23' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 639 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_9, label %LOOP_LOAD_WTS_end, label %.preheader3437.preheader.0" [cpp/accel/Accel.cpp:318]   --->   Operation 639 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln180_38 = zext i2 %p_0560_0_0 to i6" [cpp/accel/Accel.cpp:321]   --->   Operation 640 'zext' 'zext_ln180_38' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_41 : Operation 641 [1/1] (1.33ns)   --->   "%add_ln180 = add i6 %sext_ln180, %zext_ln180_38" [cpp/accel/Accel.cpp:321]   --->   Operation 641 'add' 'add_ln180' <Predicate = (!icmp_ln887_9)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node sub_ln180_2)   --->   "%shl_ln180 = shl i6 %add_ln180, 2" [cpp/accel/Accel.cpp:321]   --->   Operation 642 'shl' 'shl_ln180' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_41 : Operation 643 [1/1] (1.35ns) (out node of the LUT)   --->   "%sub_ln180_2 = sub i6 %shl_ln180, %add_ln180" [cpp/accel/Accel.cpp:321]   --->   Operation 643 'sub' 'sub_ln180_2' <Predicate = (!icmp_ln887_9)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln555_2 = zext i2 %p_0560_0_0 to i5" [cpp/accel/Accel.cpp:321]   --->   Operation 644 'zext' 'zext_ln555_2' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_41 : Operation 645 [1/1] (0.00ns)   --->   "%shl_ln555_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %p_0560_0_0, i2 0)" [cpp/accel/Accel.cpp:321]   --->   Operation 645 'bitconcatenate' 'shl_ln555_1' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_41 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln555_3 = zext i4 %shl_ln555_1 to i5" [cpp/accel/Accel.cpp:321]   --->   Operation 646 'zext' 'zext_ln555_3' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_41 : Operation 647 [1/1] (1.32ns)   --->   "%sub_ln555 = sub i5 %zext_ln555_3, %zext_ln555_2" [cpp/accel/Accel.cpp:321]   --->   Operation 647 'sub' 'sub_ln555' <Predicate = (!icmp_ln887_9)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 648 [1/1] (1.06ns)   --->   "br label %.preheader3437.0" [cpp/accel/Accel.cpp:319]   --->   Operation 648 'br' <Predicate = (!icmp_ln887_9)> <Delay = 1.06>
ST_41 : Operation 649 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str20, i32 %tmp_5)" [cpp/accel/Accel.cpp:324]   --->   Operation 649 'specregionend' 'empty_50' <Predicate = (icmp_ln887_9)> <Delay = 0.00>
ST_41 : Operation 650 [1/1] (0.00ns)   --->   "br label %3" [cpp/accel/Accel.cpp:317]   --->   Operation 650 'br' <Predicate = (icmp_ln887_9)> <Delay = 0.00>

State 42 <SV = 9> <Delay = 2.78>
ST_42 : Operation 651 [1/1] (0.00ns)   --->   "%p_0709_0_0 = phi i2 [ %add_ln700_24, %6 ], [ 0, %.preheader3437.preheader.0 ]" [cpp/accel/Accel.cpp:319]   --->   Operation 651 'phi' 'p_0709_0_0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 652 [1/1] (0.64ns)   --->   "%icmp_ln887_12 = icmp eq i2 %p_0709_0_0, -1" [cpp/accel/Accel.cpp:319]   --->   Operation 652 'icmp' 'icmp_ln887_12' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 653 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 653 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 654 [1/1] (1.00ns)   --->   "%add_ln700_24 = add i2 %p_0709_0_0, 1" [cpp/accel/Accel.cpp:319]   --->   Operation 654 'add' 'add_ln700_24' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 655 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_12, label %.loopexit.loopexit, label %6" [cpp/accel/Accel.cpp:319]   --->   Operation 655 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln180_39 = zext i2 %p_0709_0_0 to i6" [cpp/accel/Accel.cpp:321]   --->   Operation 656 'zext' 'zext_ln180_39' <Predicate = (!icmp_ln887_12)> <Delay = 0.00>
ST_42 : Operation 657 [1/1] (1.35ns)   --->   "%add_ln180_21 = add i6 %sub_ln180_2, %zext_ln180_39" [cpp/accel/Accel.cpp:321]   --->   Operation 657 'add' 'add_ln180_21' <Predicate = (!icmp_ln887_12)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln180_40 = zext i6 %add_ln180_21 to i64" [cpp/accel/Accel.cpp:321]   --->   Operation 658 'zext' 'zext_ln180_40' <Predicate = (!icmp_ln887_12)> <Delay = 0.00>
ST_42 : Operation 659 [1/1] (0.00ns)   --->   "%conv_params_V_addr = getelementptr [18 x i1]* %conv_params_V, i64 0, i64 %zext_ln180_40" [cpp/accel/Accel.cpp:321]   --->   Operation 659 'getelementptr' 'conv_params_V_addr' <Predicate = (!icmp_ln887_12)> <Delay = 0.00>
ST_42 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln555_6 = zext i2 %p_0709_0_0 to i5" [cpp/accel/Accel.cpp:321]   --->   Operation 660 'zext' 'zext_ln555_6' <Predicate = (!icmp_ln887_12)> <Delay = 0.00>
ST_42 : Operation 661 [1/1] (1.33ns)   --->   "%add_ln555 = add i5 %zext_ln555_6, %sub_ln555" [cpp/accel/Accel.cpp:321]   --->   Operation 661 'add' 'add_ln555' <Predicate = (!icmp_ln887_12)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln555 = sext i5 %add_ln555 to i32" [cpp/accel/Accel.cpp:321]   --->   Operation 662 'sext' 'sext_ln555' <Predicate = (!icmp_ln887_12)> <Delay = 0.00>
ST_42 : Operation 663 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %select_ln791, i32 %sext_ln555)" [cpp/accel/Accel.cpp:321]   --->   Operation 663 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln887_12)> <Delay = 0.00>
ST_42 : Operation 664 [1/1] (1.42ns)   --->   "store i1 %p_Result_s, i1* %conv_params_V_addr, align 1" [cpp/accel/Accel.cpp:321]   --->   Operation 664 'store' <Predicate = (!icmp_ln887_12)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_42 : Operation 665 [1/1] (0.00ns)   --->   "br label %.preheader3437.0" [cpp/accel/Accel.cpp:319]   --->   Operation 665 'br' <Predicate = (!icmp_ln887_12)> <Delay = 0.00>
ST_42 : Operation 666 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 666 'br' <Predicate = (icmp_ln887_12)> <Delay = 0.00>

State 43 <SV = 8> <Delay = 3.66>
ST_43 : Operation 667 [1/1] (0.00ns)   --->   "%p_0783_0_0 = phi i2 [ %add_ln700_25, %LOOP_CONVOLVER_LOAD_end ], [ 0, %.preheader3436.0.preheader ]" [cpp/accel/Accel.cpp:336]   --->   Operation 667 'phi' 'p_0783_0_0' <Predicate = (!icmp_ln883_1)> <Delay = 0.00>
ST_43 : Operation 668 [1/1] (0.64ns)   --->   "%icmp_ln887_11 = icmp eq i2 %p_0783_0_0, -2" [cpp/accel/Accel.cpp:336]   --->   Operation 668 'icmp' 'icmp_ln887_11' <Predicate = (!icmp_ln883_1)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 669 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 669 'speclooptripcount' 'empty_54' <Predicate = (!icmp_ln883_1)> <Delay = 0.00>
ST_43 : Operation 670 [1/1] (1.00ns)   --->   "%add_ln700_25 = add i2 %p_0783_0_0, 1" [cpp/accel/Accel.cpp:336]   --->   Operation 670 'add' 'add_ln700_25' <Predicate = (!icmp_ln883_1)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 671 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_11, label %.loopexit.0.loopexit, label %LOOP_CONVOLVER_LOAD_begin" [cpp/accel/Accel.cpp:336]   --->   Operation 671 'br' <Predicate = (!icmp_ln883_1)> <Delay = 0.00>
ST_43 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln337 = zext i2 %p_0783_0_0 to i3" [cpp/accel/Accel.cpp:337]   --->   Operation 672 'zext' 'zext_ln337' <Predicate = (!icmp_ln883_1 & !icmp_ln887_11)> <Delay = 0.00>
ST_43 : Operation 673 [1/1] (1.00ns)   --->   "%add_ln337 = add i3 %zext_ln337, %zext_ln270" [cpp/accel/Accel.cpp:337]   --->   Operation 673 'add' 'add_ln337' <Predicate = (!icmp_ln883_1 & !icmp_ln887_11)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_149 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i2.i8(i3 %add_ln337, i2 0, i8 %t_V_2_0)" [cpp/accel/Accel.cpp:337]   --->   Operation 674 'bitconcatenate' 'tmp_149' <Predicate = (!icmp_ln883_1 & !icmp_ln887_11)> <Delay = 0.00>
ST_43 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln337_1 = zext i13 %tmp_149 to i64" [cpp/accel/Accel.cpp:337]   --->   Operation 675 'zext' 'zext_ln337_1' <Predicate = (!icmp_ln883_1 & !icmp_ln887_11)> <Delay = 0.00>
ST_43 : Operation 676 [1/1] (0.00ns)   --->   "%dmem_V_3_addr = getelementptr [4096 x i64]* %dmem_V_4, i64 0, i64 %zext_ln337_1" [cpp/accel/Accel.cpp:337]   --->   Operation 676 'getelementptr' 'dmem_V_3_addr' <Predicate = (!icmp_ln883_1 & !icmp_ln887_11)> <Delay = 0.00>
ST_43 : Operation 677 [2/2] (2.66ns)   --->   "%dmem_V_3_load = load i64* %dmem_V_3_addr, align 8" [cpp/accel/Accel.cpp:337]   --->   Operation 677 'load' 'dmem_V_3_load' <Predicate = (!icmp_ln883_1 & !icmp_ln887_11)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_43 : Operation 678 [1/1] (0.00ns)   --->   "br label %.loopexit.0"   --->   Operation 678 'br' <Predicate = (!icmp_ln883_1 & icmp_ln887_11)> <Delay = 0.00>
ST_43 : Operation 679 [1/1] (1.06ns)   --->   "br label %2" [cpp/accel/Accel.cpp:353]   --->   Operation 679 'br' <Predicate = (icmp_ln887_11) | (icmp_ln883_1)> <Delay = 1.06>

State 44 <SV = 9> <Delay = 2.66>
ST_44 : Operation 680 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str21) nounwind" [cpp/accel/Accel.cpp:336]   --->   Operation 680 'specloopname' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str21)" [cpp/accel/Accel.cpp:336]   --->   Operation 681 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_150 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %p_0783_0_0, i3 0)" [cpp/accel/Accel.cpp:344]   --->   Operation 682 'bitconcatenate' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln337_2 = zext i5 %tmp_150 to i6" [cpp/accel/Accel.cpp:337]   --->   Operation 683 'zext' 'zext_ln337_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 684 [1/2] (2.66ns)   --->   "%dmem_V_3_load = load i64* %dmem_V_3_addr, align 8" [cpp/accel/Accel.cpp:337]   --->   Operation 684 'load' 'dmem_V_3_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_44 : Operation 685 [1/1] (1.06ns)   --->   "br label %7" [cpp/accel/Accel.cpp:338]   --->   Operation 685 'br' <Predicate = true> <Delay = 1.06>

State 45 <SV = 10> <Delay = 4.14>
ST_45 : Operation 686 [1/1] (0.00ns)   --->   "%p_0728_0_0 = phi i4 [ 0, %LOOP_CONVOLVER_LOAD_begin ], [ %add_ln700_27, %_ifconv ]" [cpp/accel/Accel.cpp:338]   --->   Operation 686 'phi' 'p_0728_0_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 687 [1/1] (1.08ns)   --->   "%icmp_ln887_13 = icmp eq i4 %p_0728_0_0, -8" [cpp/accel/Accel.cpp:338]   --->   Operation 687 'icmp' 'icmp_ln887_13' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 688 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 688 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 689 [1/1] (1.32ns)   --->   "%add_ln700_27 = add i4 %p_0728_0_0, 1" [cpp/accel/Accel.cpp:338]   --->   Operation 689 'add' 'add_ln700_27' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 690 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_13, label %LOOP_CONVOLVER_LOAD_end, label %.preheader3435.preheader.0" [cpp/accel/Accel.cpp:338]   --->   Operation 690 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln180_41 = zext i4 %p_0728_0_0 to i6" [cpp/accel/Accel.cpp:344]   --->   Operation 691 'zext' 'zext_ln180_41' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_45 : Operation 692 [1/1] (1.33ns)   --->   "%add_ln180_22 = add i6 %zext_ln337_2, %zext_ln180_41" [cpp/accel/Accel.cpp:344]   --->   Operation 692 'add' 'add_ln180_22' <Predicate = (!icmp_ln887_13)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 693 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_22, i3 0)" [cpp/accel/Accel.cpp:344]   --->   Operation 693 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_45 : Operation 694 [1/1] (0.00ns)   --->   "%tmp_152 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_22, i1 false)" [cpp/accel/Accel.cpp:344]   --->   Operation 694 'bitconcatenate' 'tmp_152' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_45 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln180_42 = zext i7 %tmp_152 to i9" [cpp/accel/Accel.cpp:344]   --->   Operation 695 'zext' 'zext_ln180_42' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_45 : Operation 696 [1/1] (1.40ns)   --->   "%add_ln180_23 = add i9 %zext_ln180_42, %p_shl4_cast" [cpp/accel/Accel.cpp:344]   --->   Operation 696 'add' 'add_ln180_23' <Predicate = (!icmp_ln887_13)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln180_43 = zext i9 %add_ln180_23 to i64" [cpp/accel/Accel.cpp:344]   --->   Operation 697 'zext' 'zext_ln180_43' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_45 : Operation 698 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_1 = getelementptr [160 x i2]* %word_buffer_V, i64 0, i64 %zext_ln180_43" [cpp/accel/Accel.cpp:344]   --->   Operation 698 'getelementptr' 'word_buffer_V_addr_1' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_45 : Operation 699 [1/1] (1.40ns)   --->   "%add_ln180_24 = add i9 9, %add_ln180_23" [cpp/accel/Accel.cpp:346]   --->   Operation 699 'add' 'add_ln180_24' <Predicate = (!icmp_ln887_13)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln180_44 = zext i9 %add_ln180_24 to i64" [cpp/accel/Accel.cpp:346]   --->   Operation 700 'zext' 'zext_ln180_44' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_45 : Operation 701 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_3 = getelementptr [160 x i2]* %word_buffer_V, i64 0, i64 %zext_ln180_44" [cpp/accel/Accel.cpp:346]   --->   Operation 701 'getelementptr' 'word_buffer_V_addr_3' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_45 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i4 %p_0728_0_0 to i3" [cpp/accel/Accel.cpp:341]   --->   Operation 702 'trunc' 'trunc_ln209' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_45 : Operation 703 [1/1] (0.00ns)   --->   "%shl_ln2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln209, i3 0)" [cpp/accel/Accel.cpp:341]   --->   Operation 703 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_45 : Operation 704 [1/1] (1.06ns)   --->   "br label %.preheader3435.0" [cpp/accel/Accel.cpp:339]   --->   Operation 704 'br' <Predicate = (!icmp_ln887_13)> <Delay = 1.06>
ST_45 : Operation 705 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str21, i32 %tmp_6)" [cpp/accel/Accel.cpp:348]   --->   Operation 705 'specregionend' 'empty_55' <Predicate = (icmp_ln887_13)> <Delay = 0.00>
ST_45 : Operation 706 [1/1] (0.00ns)   --->   "br label %.preheader3436.0" [cpp/accel/Accel.cpp:336]   --->   Operation 706 'br' <Predicate = (icmp_ln887_13)> <Delay = 0.00>

State 46 <SV = 11> <Delay = 4.19>
ST_46 : Operation 707 [1/1] (0.00ns)   --->   "%p_0718_0_0 = phi i4 [ %add_ln1353, %encode_bit.exit3480.0 ], [ 0, %.preheader3435.preheader.0 ]" [cpp/accel/Accel.cpp:341]   --->   Operation 707 'phi' 'p_0718_0_0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 708 [1/1] (1.08ns)   --->   "%icmp_ln887_15 = icmp eq i4 %p_0718_0_0, -8" [cpp/accel/Accel.cpp:339]   --->   Operation 708 'icmp' 'icmp_ln887_15' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 709 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 709 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 710 [1/1] (1.32ns)   --->   "%add_ln1353 = add i4 %p_0718_0_0, 1" [cpp/accel/Accel.cpp:341]   --->   Operation 710 'add' 'add_ln1353' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 711 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_15, label %_ifconv, label %encode_bit.exit3480.0" [cpp/accel/Accel.cpp:339]   --->   Operation 711 'br' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln180_47 = zext i4 %add_ln1353 to i9" [cpp/accel/Accel.cpp:341]   --->   Operation 712 'zext' 'zext_ln180_47' <Predicate = (!icmp_ln887_15)> <Delay = 0.00>
ST_46 : Operation 713 [1/1] (1.40ns)   --->   "%add_ln180_26 = add i9 %add_ln180_23, %zext_ln180_47" [cpp/accel/Accel.cpp:341]   --->   Operation 713 'add' 'add_ln180_26' <Predicate = (!icmp_ln887_15)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln180_48 = zext i9 %add_ln180_26 to i64" [cpp/accel/Accel.cpp:341]   --->   Operation 714 'zext' 'zext_ln180_48' <Predicate = (!icmp_ln887_15)> <Delay = 0.00>
ST_46 : Operation 715 [1/1] (0.00ns)   --->   "%word_buffer_V_addr = getelementptr [160 x i2]* %word_buffer_V, i64 0, i64 %zext_ln180_48" [cpp/accel/Accel.cpp:341]   --->   Operation 715 'getelementptr' 'word_buffer_V_addr' <Predicate = (!icmp_ln887_15)> <Delay = 0.00>
ST_46 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln209_3 = zext i4 %p_0718_0_0 to i6" [cpp/accel/Accel.cpp:341]   --->   Operation 716 'zext' 'zext_ln209_3' <Predicate = (!icmp_ln887_15)> <Delay = 0.00>
ST_46 : Operation 717 [1/1] (1.35ns)   --->   "%add_ln209_2 = add i6 %shl_ln2, %zext_ln209_3" [cpp/accel/Accel.cpp:341]   --->   Operation 717 'add' 'add_ln209_2' <Predicate = (!icmp_ln887_15)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 718 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i6(i64 %dmem_V_3_load, i6 %add_ln209_2)" [cpp/accel/Accel.cpp:341]   --->   Operation 718 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln887_15)> <Delay = 0.00>
ST_46 : Operation 719 [1/1] (0.62ns)   --->   "%select_ln57 = select i1 %p_Result_4, i2 -1, i2 1" [cpp/accel/Accel.cpp:57->cpp/accel/Accel.cpp:341]   --->   Operation 719 'select' 'select_ln57' <Predicate = (!icmp_ln887_15)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 720 [1/1] (1.46ns)   --->   "store i2 %select_ln57, i2* %word_buffer_V_addr, align 1" [cpp/accel/Accel.cpp:341]   --->   Operation 720 'store' <Predicate = (!icmp_ln887_15)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_46 : Operation 721 [1/1] (0.00ns)   --->   "br label %.preheader3435.0" [cpp/accel/Accel.cpp:339]   --->   Operation 721 'br' <Predicate = (!icmp_ln887_15)> <Delay = 0.00>
ST_46 : Operation 722 [1/1] (1.08ns)   --->   "%icmp_ln879_20 = icmp eq i4 %p_0728_0_0, 0" [cpp/accel/Accel.cpp:343]   --->   Operation 722 'icmp' 'icmp_ln879_20' <Predicate = (icmp_ln887_15)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 723 [1/1] (1.35ns)   --->   "%add_ln214 = add i6 -1, %shl_ln2" [cpp/accel/Accel.cpp:344]   --->   Operation 723 'add' 'add_ln214' <Predicate = (icmp_ln887_15)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_3)   --->   "%p_Result_s_57 = call i1 @_ssdm_op_BitSelect.i1.i64.i6(i64 %dmem_V_3_load, i6 %add_ln214)" [cpp/accel/Accel.cpp:344]   --->   Operation 724 'bitselect' 'p_Result_s_57' <Predicate = (icmp_ln887_15)> <Delay = 0.00>
ST_46 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_3)   --->   "%xor_ln879_2 = xor i1 %icmp_ln879_20, true" [cpp/accel/Accel.cpp:343]   --->   Operation 725 'xor' 'xor_ln879_2' <Predicate = (icmp_ln887_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_3)   --->   "%select_ln879 = select i1 %xor_ln879_2, i2 -1, i2 0" [cpp/accel/Accel.cpp:343]   --->   Operation 726 'select' 'select_ln879' <Predicate = (icmp_ln887_15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_3)   --->   "%or_ln879 = or i1 %icmp_ln879_20, %p_Result_s_57" [cpp/accel/Accel.cpp:343]   --->   Operation 727 'or' 'or_ln879' <Predicate = (icmp_ln887_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 728 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln879_3 = select i1 %or_ln879, i2 %select_ln879, i2 1" [cpp/accel/Accel.cpp:343]   --->   Operation 728 'select' 'select_ln879_3' <Predicate = (icmp_ln887_15)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 729 [1/1] (1.46ns)   --->   "store i2 %select_ln879_3, i2* %word_buffer_V_addr_1, align 2" [cpp/accel/Accel.cpp:344]   --->   Operation 729 'store' <Predicate = (icmp_ln887_15)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_46 : Operation 730 [1/1] (1.08ns)   --->   "%icmp_ln879_21 = icmp eq i4 %p_0728_0_0, 7" [cpp/accel/Accel.cpp:345]   --->   Operation 730 'icmp' 'icmp_ln879_21' <Predicate = (icmp_ln887_15)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 731 [1/1] (1.35ns)   --->   "%add_ln209_3 = add i6 8, %shl_ln2" [cpp/accel/Accel.cpp:346]   --->   Operation 731 'add' 'add_ln209_3' <Predicate = (icmp_ln887_15)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_5)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i6(i64 %dmem_V_3_load, i6 %add_ln209_3)" [cpp/accel/Accel.cpp:346]   --->   Operation 732 'bitselect' 'p_Result_3' <Predicate = (icmp_ln887_15)> <Delay = 0.00>
ST_46 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_5)   --->   "%xor_ln879_3 = xor i1 %icmp_ln879_21, true" [cpp/accel/Accel.cpp:345]   --->   Operation 733 'xor' 'xor_ln879_3' <Predicate = (icmp_ln887_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_5)   --->   "%select_ln879_4 = select i1 %xor_ln879_3, i2 -1, i2 0" [cpp/accel/Accel.cpp:345]   --->   Operation 734 'select' 'select_ln879_4' <Predicate = (icmp_ln887_15)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln879_5)   --->   "%or_ln879_1 = or i1 %icmp_ln879_21, %p_Result_3" [cpp/accel/Accel.cpp:345]   --->   Operation 735 'or' 'or_ln879_1' <Predicate = (icmp_ln887_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 736 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln879_5 = select i1 %or_ln879_1, i2 %select_ln879_4, i2 1" [cpp/accel/Accel.cpp:345]   --->   Operation 736 'select' 'select_ln879_5' <Predicate = (icmp_ln887_15)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 737 [1/1] (1.46ns)   --->   "store i2 %select_ln879_5, i2* %word_buffer_V_addr_3, align 1" [cpp/accel/Accel.cpp:346]   --->   Operation 737 'store' <Predicate = (icmp_ln887_15)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_46 : Operation 738 [1/1] (0.00ns)   --->   "br label %7" [cpp/accel/Accel.cpp:338]   --->   Operation 738 'br' <Predicate = (icmp_ln887_15)> <Delay = 0.00>

State 47 <SV = 9> <Delay = 2.83>
ST_47 : Operation 739 [1/1] (0.00ns)   --->   "%p_01092_0_0 = phi i2 [ 0, %.loopexit.0 ], [ %add_ln700_26, %8 ]" [cpp/accel/Accel.cpp:353]   --->   Operation 739 'phi' 'p_01092_0_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 740 [1/1] (0.64ns)   --->   "%icmp_ln887_14 = icmp eq i2 %p_01092_0_0, -2" [cpp/accel/Accel.cpp:353]   --->   Operation 740 'icmp' 'icmp_ln887_14' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 741 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 741 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 742 [1/1] (1.00ns)   --->   "%add_ln700_26 = add i2 %p_01092_0_0, 1" [cpp/accel/Accel.cpp:353]   --->   Operation 742 'add' 'add_ln700_26' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 743 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_14, label %.preheader3434.0.preheader, label %8" [cpp/accel/Accel.cpp:353]   --->   Operation 743 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 744 [2/2] (2.83ns)   --->   "call fastcc void @process_word([160 x i2]* %word_buffer_V, i2 %p_01092_0_0, [160 x i2]* %old_word_buffer_V, [8 x i1]* %lb, [8 x i1]* %rb, [480 x i2]* %line_buffer, [18 x i1]* %conv_params_V, [128 x i5]* %conv_out_buffer_V, i3 %log_width_V, i5 %words_per_image_V, i8 %t_V_0)" [cpp/accel/Accel.cpp:357]   --->   Operation 744 'call' <Predicate = (!icmp_ln887_14)> <Delay = 2.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 745 [1/1] (1.06ns)   --->   "br label %.preheader3434.0" [cpp/accel/Accel.cpp:360]   --->   Operation 745 'br' <Predicate = (icmp_ln887_14)> <Delay = 1.06>

State 48 <SV = 10> <Delay = 0.00>
ST_48 : Operation 746 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str22) nounwind" [cpp/accel/Accel.cpp:353]   --->   Operation 746 'specloopname' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 747 [1/2] (0.00ns)   --->   "call fastcc void @process_word([160 x i2]* %word_buffer_V, i2 %p_01092_0_0, [160 x i2]* %old_word_buffer_V, [8 x i1]* %lb, [8 x i1]* %rb, [480 x i2]* %line_buffer, [18 x i1]* %conv_params_V, [128 x i5]* %conv_out_buffer_V, i3 %log_width_V, i5 %words_per_image_V, i8 %t_V_0)" [cpp/accel/Accel.cpp:357]   --->   Operation 747 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 748 [1/1] (0.00ns)   --->   "br label %2" [cpp/accel/Accel.cpp:353]   --->   Operation 748 'br' <Predicate = true> <Delay = 0.00>

State 49 <SV = 10> <Delay = 1.37>
ST_49 : Operation 749 [1/1] (0.00ns)   --->   "%p_01215_0_0 = phi i2 [ %add_ln700_29, %.preheader3434.0.loopexit ], [ 0, %.preheader3434.0.preheader ]" [cpp/accel/Accel.cpp:360]   --->   Operation 749 'phi' 'p_01215_0_0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 750 [1/1] (0.64ns)   --->   "%icmp_ln887_16 = icmp eq i2 %p_01215_0_0, -2" [cpp/accel/Accel.cpp:360]   --->   Operation 750 'icmp' 'icmp_ln887_16' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 751 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 751 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 752 [1/1] (1.00ns)   --->   "%add_ln700_29 = add i2 %p_01215_0_0, 1" [cpp/accel/Accel.cpp:360]   --->   Operation 752 'add' 'add_ln700_29' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 753 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_16, label %.preheader3431.preheader.0, label %.preheader3433.preheader.0" [cpp/accel/Accel.cpp:360]   --->   Operation 753 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_154 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %p_01215_0_0, i3 0)" [cpp/accel/Accel.cpp:364]   --->   Operation 754 'bitconcatenate' 'tmp_154' <Predicate = (!icmp_ln887_16)> <Delay = 0.00>
ST_49 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln887_1 = zext i5 %tmp_154 to i6" [cpp/accel/Accel.cpp:361]   --->   Operation 755 'zext' 'zext_ln887_1' <Predicate = (!icmp_ln887_16)> <Delay = 0.00>
ST_49 : Operation 756 [1/1] (1.06ns)   --->   "br label %.preheader3433.0" [cpp/accel/Accel.cpp:361]   --->   Operation 756 'br' <Predicate = (!icmp_ln887_16)> <Delay = 1.06>
ST_49 : Operation 757 [1/1] (0.00ns)   --->   "%trunc_ln887_5 = trunc i8 %t_V_2_0 to i7" [cpp/accel/Accel.cpp:371]   --->   Operation 757 'trunc' 'trunc_ln887_5' <Predicate = (icmp_ln887_16)> <Delay = 0.00>
ST_49 : Operation 758 [1/1] (1.37ns)   --->   "%add_ln887 = add i7 -1, %trunc_ln887_5" [cpp/accel/Accel.cpp:371]   --->   Operation 758 'add' 'add_ln887' <Predicate = (icmp_ln887_16)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln700_1_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %add_ln887, i6 0)" [cpp/accel/Accel.cpp:371]   --->   Operation 759 'bitconcatenate' 'sext_ln700_1_cast' <Predicate = (icmp_ln887_16)> <Delay = 0.00>
ST_49 : Operation 760 [1/1] (1.06ns)   --->   "br label %.preheader3431.0" [cpp/accel/Accel.cpp:371]   --->   Operation 760 'br' <Predicate = (icmp_ln887_16)> <Delay = 1.06>

State 50 <SV = 11> <Delay = 2.74>
ST_50 : Operation 761 [1/1] (0.00ns)   --->   "%p_01205_0_0 = phi i4 [ 0, %.preheader3433.preheader.0 ], [ %add_ln700_33, %.preheader3433.0.loopexit ]" [cpp/accel/Accel.cpp:361]   --->   Operation 761 'phi' 'p_01205_0_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 762 [1/1] (1.08ns)   --->   "%icmp_ln887_18 = icmp eq i4 %p_01205_0_0, -8" [cpp/accel/Accel.cpp:361]   --->   Operation 762 'icmp' 'icmp_ln887_18' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 763 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 763 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 764 [1/1] (1.32ns)   --->   "%add_ln700_33 = add i4 %p_01205_0_0, 1" [cpp/accel/Accel.cpp:361]   --->   Operation 764 'add' 'add_ln700_33' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 765 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_18, label %.preheader3434.0.loopexit, label %.preheader3432.preheader.0" [cpp/accel/Accel.cpp:361]   --->   Operation 765 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln180_49 = zext i4 %p_01205_0_0 to i6" [cpp/accel/Accel.cpp:364]   --->   Operation 766 'zext' 'zext_ln180_49' <Predicate = (!icmp_ln887_18)> <Delay = 0.00>
ST_50 : Operation 767 [1/1] (1.33ns)   --->   "%add_ln180_27 = add i6 %zext_ln180_49, %zext_ln887_1" [cpp/accel/Accel.cpp:364]   --->   Operation 767 'add' 'add_ln180_27' <Predicate = (!icmp_ln887_18)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 768 [1/1] (0.00ns)   --->   "%p_shl_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_27, i3 0)" [cpp/accel/Accel.cpp:364]   --->   Operation 768 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln887_18)> <Delay = 0.00>
ST_50 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_155 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_27, i1 false)" [cpp/accel/Accel.cpp:364]   --->   Operation 769 'bitconcatenate' 'tmp_155' <Predicate = (!icmp_ln887_18)> <Delay = 0.00>
ST_50 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln180_50 = zext i7 %tmp_155 to i9" [cpp/accel/Accel.cpp:364]   --->   Operation 770 'zext' 'zext_ln180_50' <Predicate = (!icmp_ln887_18)> <Delay = 0.00>
ST_50 : Operation 771 [1/1] (1.40ns)   --->   "%add_ln180_28 = add i9 %p_shl_cast, %zext_ln180_50" [cpp/accel/Accel.cpp:364]   --->   Operation 771 'add' 'add_ln180_28' <Predicate = (!icmp_ln887_18)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 772 [1/1] (1.06ns)   --->   "br label %.preheader3432.0" [cpp/accel/Accel.cpp:362]   --->   Operation 772 'br' <Predicate = (!icmp_ln887_18)> <Delay = 1.06>
ST_50 : Operation 773 [1/1] (0.00ns)   --->   "br label %.preheader3434.0"   --->   Operation 773 'br' <Predicate = (icmp_ln887_18)> <Delay = 0.00>

State 51 <SV = 12> <Delay = 2.87>
ST_51 : Operation 774 [1/1] (0.00ns)   --->   "%p_01195_0_0 = phi i4 [ %add_ln700_34, %1 ], [ 0, %.preheader3432.preheader.0 ]" [cpp/accel/Accel.cpp:362]   --->   Operation 774 'phi' 'p_01195_0_0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 775 [1/1] (1.08ns)   --->   "%icmp_ln887_19 = icmp eq i4 %p_01195_0_0, -6" [cpp/accel/Accel.cpp:362]   --->   Operation 775 'icmp' 'icmp_ln887_19' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 776 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 776 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 777 [1/1] (1.32ns)   --->   "%add_ln700_34 = add i4 %p_01195_0_0, 1" [cpp/accel/Accel.cpp:362]   --->   Operation 777 'add' 'add_ln700_34' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 778 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_19, label %.preheader3433.0.loopexit, label %1" [cpp/accel/Accel.cpp:362]   --->   Operation 778 'br' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln180_51 = zext i4 %p_01195_0_0 to i9" [cpp/accel/Accel.cpp:364]   --->   Operation 779 'zext' 'zext_ln180_51' <Predicate = (!icmp_ln887_19)> <Delay = 0.00>
ST_51 : Operation 780 [1/1] (1.40ns)   --->   "%add_ln180_29 = add i9 %add_ln180_28, %zext_ln180_51" [cpp/accel/Accel.cpp:364]   --->   Operation 780 'add' 'add_ln180_29' <Predicate = (!icmp_ln887_19)> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln180_52 = zext i9 %add_ln180_29 to i64" [cpp/accel/Accel.cpp:364]   --->   Operation 781 'zext' 'zext_ln180_52' <Predicate = (!icmp_ln887_19)> <Delay = 0.00>
ST_51 : Operation 782 [1/1] (0.00ns)   --->   "%word_buffer_V_addr_2 = getelementptr [160 x i2]* %word_buffer_V, i64 0, i64 %zext_ln180_52" [cpp/accel/Accel.cpp:364]   --->   Operation 782 'getelementptr' 'word_buffer_V_addr_2' <Predicate = (!icmp_ln887_19)> <Delay = 0.00>
ST_51 : Operation 783 [2/2] (1.46ns)   --->   "%word_buffer_V_load = load i2* %word_buffer_V_addr_2, align 1" [cpp/accel/Accel.cpp:364]   --->   Operation 783 'load' 'word_buffer_V_load' <Predicate = (!icmp_ln887_19)> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_51 : Operation 784 [1/1] (0.00ns)   --->   "br label %.preheader3433.0"   --->   Operation 784 'br' <Predicate = (icmp_ln887_19)> <Delay = 0.00>

State 52 <SV = 13> <Delay = 2.93>
ST_52 : Operation 785 [1/1] (0.00ns)   --->   "%old_word_buffer_V_ad = getelementptr [160 x i2]* %old_word_buffer_V, i64 0, i64 %zext_ln180_52" [cpp/accel/Accel.cpp:364]   --->   Operation 785 'getelementptr' 'old_word_buffer_V_ad' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 786 [1/2] (1.46ns)   --->   "%word_buffer_V_load = load i2* %word_buffer_V_addr_2, align 1" [cpp/accel/Accel.cpp:364]   --->   Operation 786 'load' 'word_buffer_V_load' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_52 : Operation 787 [1/1] (1.46ns)   --->   "store i2 %word_buffer_V_load, i2* %old_word_buffer_V_ad, align 1" [cpp/accel/Accel.cpp:364]   --->   Operation 787 'store' <Predicate = true> <Delay = 1.46> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_52 : Operation 788 [1/1] (0.00ns)   --->   "br label %.preheader3432.0" [cpp/accel/Accel.cpp:362]   --->   Operation 788 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 11> <Delay = 2.13>
ST_53 : Operation 789 [1/1] (0.00ns)   --->   "%p_01159_0_0 = phi i7 [ %add_ln700_38, %._crit_edge3449.0 ], [ 0, %.preheader3431.preheader.0 ]" [cpp/accel/Accel.cpp:371]   --->   Operation 789 'phi' 'p_01159_0_0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 790 [1/1] (1.18ns)   --->   "%icmp_ln887_17 = icmp eq i7 %p_01159_0_0, -64" [cpp/accel/Accel.cpp:371]   --->   Operation 790 'icmp' 'icmp_ln887_17' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 791 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 791 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 792 [1/1] (1.37ns)   --->   "%add_ln700_38 = add i7 %p_01159_0_0, 1" [cpp/accel/Accel.cpp:371]   --->   Operation 792 'add' 'add_ln700_38' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 793 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_17, label %LOOP_WORDS_IN_PHASE_end, label %9" [cpp/accel/Accel.cpp:371]   --->   Operation 793 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 794 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_16, label %._crit_edge3449.0, label %.preheader3430.preheader.0" [cpp/accel/Accel.cpp:373]   --->   Operation 794 'br' <Predicate = (!icmp_ln887_17)> <Delay = 0.00>
ST_53 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln700_3 = zext i7 %p_01159_0_0 to i9" [cpp/accel/Accel.cpp:379]   --->   Operation 795 'zext' 'zext_ln700_3' <Predicate = (!icmp_ln879_16 & !icmp_ln887_17)> <Delay = 0.00>
ST_53 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln700_4 = zext i7 %p_01159_0_0 to i13" [cpp/accel/Accel.cpp:379]   --->   Operation 796 'zext' 'zext_ln700_4' <Predicate = (!icmp_ln879_16 & !icmp_ln887_17)> <Delay = 0.00>
ST_53 : Operation 797 [1/1] (1.45ns)   --->   "%add_ln700_40 = add i13 %sext_ln700_1_cast, %zext_ln700_4" [cpp/accel/Accel.cpp:379]   --->   Operation 797 'add' 'add_ln700_40' <Predicate = (!icmp_ln879_16 & !icmp_ln887_17)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i13 %add_ln700_40 to i64" [cpp/accel/Accel.cpp:379]   --->   Operation 798 'sext' 'sext_ln700_1' <Predicate = (!icmp_ln879_16 & !icmp_ln887_17)> <Delay = 0.00>
ST_53 : Operation 799 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_130 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %sext_ln700_1" [cpp/accel/Accel.cpp:379]   --->   Operation 799 'getelementptr' 'fixed_buffer_V_addr_130' <Predicate = (!icmp_ln879_16 & !icmp_ln887_17)> <Delay = 0.00>
ST_53 : Operation 800 [1/1] (1.06ns)   --->   "br label %.preheader3430.0" [cpp/accel/Accel.cpp:375]   --->   Operation 800 'br' <Predicate = (!icmp_ln879_16 & !icmp_ln887_17)> <Delay = 1.06>
ST_53 : Operation 801 [1/1] (1.39ns)   --->   "%add_ln700_30 = add i8 %t_V_0, 1" [cpp/accel/Accel.cpp:387]   --->   Operation 801 'add' 'add_ln700_30' <Predicate = (!icmp_ln883_1 & icmp_ln887_17)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 802 [1/1] (1.39ns)   --->   "%add_ln700_31 = add i8 %t_V_2_0, 1" [cpp/accel/Accel.cpp:388]   --->   Operation 802 'add' 'add_ln700_31' <Predicate = (!icmp_ln883_1 & icmp_ln887_17)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 803 [1/1] (0.74ns)   --->   "%select_ln883 = select i1 %icmp_ln883_1, i8 0, i8 %add_ln700_30" [cpp/accel/Accel.cpp:334]   --->   Operation 803 'select' 'select_ln883' <Predicate = (icmp_ln887_17)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 804 [1/1] (0.74ns)   --->   "%select_ln883_1 = select i1 %icmp_ln883_1, i8 %t_V_2_0, i8 %add_ln700_31" [cpp/accel/Accel.cpp:334]   --->   Operation 804 'select' 'select_ln883_1' <Predicate = (icmp_ln887_17)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 805 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str18, i32 %tmp_2)" [cpp/accel/Accel.cpp:392]   --->   Operation 805 'specregionend' 'empty_42' <Predicate = (icmp_ln887_17)> <Delay = 0.00>
ST_53 : Operation 806 [1/1] (0.00ns)   --->   "br label %0" [cpp/accel/Accel.cpp:283]   --->   Operation 806 'br' <Predicate = (icmp_ln887_17)> <Delay = 0.00>

State 54 <SV = 12> <Delay = 2.86>
ST_54 : Operation 807 [1/1] (0.00ns)   --->   "%p_01300_0_0 = phi i6 [ %add_ln700_36, %11 ], [ 0, %.preheader3430.preheader.0 ]" [cpp/accel/Accel.cpp:377]   --->   Operation 807 'phi' 'p_01300_0_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 808 [1/1] (0.00ns)   --->   "%p_01296_0_0 = phi i2 [ %add_ln700_37, %11 ], [ 0, %.preheader3430.preheader.0 ]" [cpp/accel/Accel.cpp:375]   --->   Operation 808 'phi' 'p_01296_0_0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 809 [1/1] (0.64ns)   --->   "%icmp_ln887_20 = icmp eq i2 %p_01296_0_0, -2" [cpp/accel/Accel.cpp:375]   --->   Operation 809 'icmp' 'icmp_ln887_20' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 810 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 810 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 811 [1/1] (1.00ns)   --->   "%add_ln700_37 = add i2 %p_01296_0_0, 1" [cpp/accel/Accel.cpp:375]   --->   Operation 811 'add' 'add_ln700_37' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 812 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_20, label %10, label %11" [cpp/accel/Accel.cpp:375]   --->   Operation 812 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 813 [1/1] (0.00ns)   --->   "%tmp_156 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %p_01296_0_0, i6 0)" [cpp/accel/Accel.cpp:377]   --->   Operation 813 'bitconcatenate' 'tmp_156' <Predicate = (!icmp_ln887_20)> <Delay = 0.00>
ST_54 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln700_5 = zext i8 %tmp_156 to i9" [cpp/accel/Accel.cpp:377]   --->   Operation 814 'zext' 'zext_ln700_5' <Predicate = (!icmp_ln887_20)> <Delay = 0.00>
ST_54 : Operation 815 [1/1] (1.39ns)   --->   "%add_ln700_41 = add i9 %zext_ln700_3, %zext_ln700_5" [cpp/accel/Accel.cpp:377]   --->   Operation 815 'add' 'add_ln700_41' <Predicate = (!icmp_ln887_20)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln700_6 = zext i9 %add_ln700_41 to i64" [cpp/accel/Accel.cpp:377]   --->   Operation 816 'zext' 'zext_ln700_6' <Predicate = (!icmp_ln887_20)> <Delay = 0.00>
ST_54 : Operation 817 [1/1] (0.00ns)   --->   "%conv_out_buffer_V_ad = getelementptr [128 x i5]* %conv_out_buffer_V, i64 0, i64 %zext_ln700_6" [cpp/accel/Accel.cpp:377]   --->   Operation 817 'getelementptr' 'conv_out_buffer_V_ad' <Predicate = (!icmp_ln887_20)> <Delay = 0.00>
ST_54 : Operation 818 [2/2] (1.47ns)   --->   "%conv_out_buffer_V_lo = load i5* %conv_out_buffer_V_ad, align 1" [cpp/accel/Accel.cpp:377]   --->   Operation 818 'load' 'conv_out_buffer_V_lo' <Predicate = (!icmp_ln887_20)> <Delay = 1.47> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_54 : Operation 819 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_66 = load i12* %fixed_buffer_V_addr_130, align 2" [cpp/accel/Accel.cpp:379]   --->   Operation 819 'load' 'fixed_buffer_V_load_66' <Predicate = (icmp_ln887_20)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 55 <SV = 13> <Delay = 2.83>
ST_55 : Operation 820 [1/2] (1.47ns)   --->   "%conv_out_buffer_V_lo = load i5* %conv_out_buffer_V_ad, align 1" [cpp/accel/Accel.cpp:377]   --->   Operation 820 'load' 'conv_out_buffer_V_lo' <Predicate = true> <Delay = 1.47> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_55 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i5 %conv_out_buffer_V_lo to i6" [cpp/accel/Accel.cpp:377]   --->   Operation 821 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 822 [1/1] (1.35ns)   --->   "%add_ln700_36 = add i6 %sext_ln700, %p_01300_0_0" [cpp/accel/Accel.cpp:377]   --->   Operation 822 'add' 'add_ln700_36' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 823 [1/1] (0.00ns)   --->   "br label %.preheader3430.0" [cpp/accel/Accel.cpp:375]   --->   Operation 823 'br' <Predicate = true> <Delay = 0.00>

State 56 <SV = 13> <Delay = 6.76>
ST_56 : Operation 824 [1/1] (0.00ns)   --->   "%sext_ln887 = sext i6 %p_01300_0_0 to i12" [cpp/accel/Accel.cpp:375]   --->   Operation 824 'sext' 'sext_ln887' <Predicate = (!icmp_ln879_16)> <Delay = 0.00>
ST_56 : Operation 825 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_66 = load i12* %fixed_buffer_V_addr_130, align 2" [cpp/accel/Accel.cpp:379]   --->   Operation 825 'load' 'fixed_buffer_V_load_66' <Predicate = (!icmp_ln879_16)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_56 : Operation 826 [1/1] (1.44ns)   --->   "%add_ln700_35 = add i12 %fixed_buffer_V_load_66, %sext_ln887" [cpp/accel/Accel.cpp:379]   --->   Operation 826 'add' 'add_ln700_35' <Predicate = (!icmp_ln879_16)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 827 [1/1] (2.66ns)   --->   "store i12 %add_ln700_35, i12* %fixed_buffer_V_addr_130, align 2" [cpp/accel/Accel.cpp:379]   --->   Operation 827 'store' <Predicate = (!icmp_ln879_16)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_56 : Operation 828 [1/1] (0.00ns)   --->   "br label %._crit_edge3449.0" [cpp/accel/Accel.cpp:380]   --->   Operation 828 'br' <Predicate = (!icmp_ln879_16)> <Delay = 0.00>
ST_56 : Operation 829 [1/1] (0.00ns)   --->   "br label %.preheader3431.0" [cpp/accel/Accel.cpp:371]   --->   Operation 829 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 6> <Delay = 4.08>
ST_57 : Operation 830 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load = load i12* %fixed_buffer_V_addr_65, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 830 'load' 'fixed_buffer_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_57 : Operation 831 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 0" [cpp/accel/Accel.cpp:401]   --->   Operation 831 'getelementptr' 'fixed_temp_V_addr' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 832 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load, i12* %fixed_temp_V_addr, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 832 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_57 : Operation 833 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_2 = load i12* %fixed_buffer_V_addr_66, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 833 'load' 'fixed_buffer_V_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_57 : Operation 834 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_1 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 1" [cpp/accel/Accel.cpp:401]   --->   Operation 834 'getelementptr' 'fixed_temp_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 835 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_2, i12* %fixed_temp_V_addr_1, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 835 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_57 : Operation 836 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_64 = load i12* %fixed_buffer_V_addr_67, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 836 'load' 'fixed_buffer_V_load_64' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_57 : Operation 837 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_3 = load i12* %fixed_buffer_V_addr_68, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 837 'load' 'fixed_buffer_V_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 58 <SV = 7> <Delay = 4.08>
ST_58 : Operation 838 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_64 = load i12* %fixed_buffer_V_addr_67, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 838 'load' 'fixed_buffer_V_load_64' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_58 : Operation 839 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_64 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 2" [cpp/accel/Accel.cpp:401]   --->   Operation 839 'getelementptr' 'fixed_temp_V_addr_64' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 840 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_64, i12* %fixed_temp_V_addr_64, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 840 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_58 : Operation 841 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_3 = load i12* %fixed_buffer_V_addr_68, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 841 'load' 'fixed_buffer_V_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_58 : Operation 842 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_3 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 3" [cpp/accel/Accel.cpp:401]   --->   Operation 842 'getelementptr' 'fixed_temp_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 843 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_3, i12* %fixed_temp_V_addr_3, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 843 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_58 : Operation 844 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_4 = load i12* %fixed_buffer_V_addr_69, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 844 'load' 'fixed_buffer_V_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_58 : Operation 845 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_5 = load i12* %fixed_buffer_V_addr_70, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 845 'load' 'fixed_buffer_V_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 59 <SV = 8> <Delay = 4.08>
ST_59 : Operation 846 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_4 = load i12* %fixed_buffer_V_addr_69, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 846 'load' 'fixed_buffer_V_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_59 : Operation 847 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_4 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 4" [cpp/accel/Accel.cpp:401]   --->   Operation 847 'getelementptr' 'fixed_temp_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 848 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_4, i12* %fixed_temp_V_addr_4, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 848 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_59 : Operation 849 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_5 = load i12* %fixed_buffer_V_addr_70, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 849 'load' 'fixed_buffer_V_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_59 : Operation 850 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_5 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 5" [cpp/accel/Accel.cpp:401]   --->   Operation 850 'getelementptr' 'fixed_temp_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 851 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_5, i12* %fixed_temp_V_addr_5, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 851 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_59 : Operation 852 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_6 = load i12* %fixed_buffer_V_addr_71, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 852 'load' 'fixed_buffer_V_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_59 : Operation 853 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_7 = load i12* %fixed_buffer_V_addr_72, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 853 'load' 'fixed_buffer_V_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 60 <SV = 9> <Delay = 4.08>
ST_60 : Operation 854 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_6 = load i12* %fixed_buffer_V_addr_71, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 854 'load' 'fixed_buffer_V_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_60 : Operation 855 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_6 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 6" [cpp/accel/Accel.cpp:401]   --->   Operation 855 'getelementptr' 'fixed_temp_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 856 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_6, i12* %fixed_temp_V_addr_6, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 856 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_60 : Operation 857 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_7 = load i12* %fixed_buffer_V_addr_72, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 857 'load' 'fixed_buffer_V_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_60 : Operation 858 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_7 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 7" [cpp/accel/Accel.cpp:401]   --->   Operation 858 'getelementptr' 'fixed_temp_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 859 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_7, i12* %fixed_temp_V_addr_7, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 859 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_60 : Operation 860 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_8 = load i12* %fixed_buffer_V_addr_73, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 860 'load' 'fixed_buffer_V_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_60 : Operation 861 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_9 = load i12* %fixed_buffer_V_addr_74, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 861 'load' 'fixed_buffer_V_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 61 <SV = 10> <Delay = 4.08>
ST_61 : Operation 862 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_8 = load i12* %fixed_buffer_V_addr_73, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 862 'load' 'fixed_buffer_V_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_61 : Operation 863 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_8 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 8" [cpp/accel/Accel.cpp:401]   --->   Operation 863 'getelementptr' 'fixed_temp_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 864 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_8, i12* %fixed_temp_V_addr_8, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 864 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_61 : Operation 865 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_9 = load i12* %fixed_buffer_V_addr_74, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 865 'load' 'fixed_buffer_V_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_61 : Operation 866 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_9 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 9" [cpp/accel/Accel.cpp:401]   --->   Operation 866 'getelementptr' 'fixed_temp_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 867 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_9, i12* %fixed_temp_V_addr_9, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 867 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_61 : Operation 868 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_10 = load i12* %fixed_buffer_V_addr_75, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 868 'load' 'fixed_buffer_V_load_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_61 : Operation 869 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_11 = load i12* %fixed_buffer_V_addr_76, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 869 'load' 'fixed_buffer_V_load_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 62 <SV = 11> <Delay = 4.08>
ST_62 : Operation 870 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_10 = load i12* %fixed_buffer_V_addr_75, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 870 'load' 'fixed_buffer_V_load_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_62 : Operation 871 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_10 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 10" [cpp/accel/Accel.cpp:401]   --->   Operation 871 'getelementptr' 'fixed_temp_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 872 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_10, i12* %fixed_temp_V_addr_10, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 872 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_62 : Operation 873 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_11 = load i12* %fixed_buffer_V_addr_76, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 873 'load' 'fixed_buffer_V_load_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_62 : Operation 874 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_11 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 11" [cpp/accel/Accel.cpp:401]   --->   Operation 874 'getelementptr' 'fixed_temp_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 875 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_11, i12* %fixed_temp_V_addr_11, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 875 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_62 : Operation 876 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_12 = load i12* %fixed_buffer_V_addr_77, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 876 'load' 'fixed_buffer_V_load_12' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_62 : Operation 877 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_13 = load i12* %fixed_buffer_V_addr_78, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 877 'load' 'fixed_buffer_V_load_13' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 63 <SV = 12> <Delay = 4.08>
ST_63 : Operation 878 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_12 = load i12* %fixed_buffer_V_addr_77, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 878 'load' 'fixed_buffer_V_load_12' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_63 : Operation 879 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_12 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 12" [cpp/accel/Accel.cpp:401]   --->   Operation 879 'getelementptr' 'fixed_temp_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 880 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_12, i12* %fixed_temp_V_addr_12, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 880 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_63 : Operation 881 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_13 = load i12* %fixed_buffer_V_addr_78, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 881 'load' 'fixed_buffer_V_load_13' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_63 : Operation 882 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_13 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 13" [cpp/accel/Accel.cpp:401]   --->   Operation 882 'getelementptr' 'fixed_temp_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 883 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_13, i12* %fixed_temp_V_addr_13, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 883 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_63 : Operation 884 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_14 = load i12* %fixed_buffer_V_addr_79, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 884 'load' 'fixed_buffer_V_load_14' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_63 : Operation 885 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_15 = load i12* %fixed_buffer_V_addr_80, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 885 'load' 'fixed_buffer_V_load_15' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 64 <SV = 13> <Delay = 4.08>
ST_64 : Operation 886 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_14 = load i12* %fixed_buffer_V_addr_79, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 886 'load' 'fixed_buffer_V_load_14' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_64 : Operation 887 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_14 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 14" [cpp/accel/Accel.cpp:401]   --->   Operation 887 'getelementptr' 'fixed_temp_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 888 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_14, i12* %fixed_temp_V_addr_14, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 888 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_64 : Operation 889 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_15 = load i12* %fixed_buffer_V_addr_80, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 889 'load' 'fixed_buffer_V_load_15' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_64 : Operation 890 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_15 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 15" [cpp/accel/Accel.cpp:401]   --->   Operation 890 'getelementptr' 'fixed_temp_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 891 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_15, i12* %fixed_temp_V_addr_15, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 891 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_64 : Operation 892 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_16 = load i12* %fixed_buffer_V_addr_81, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 892 'load' 'fixed_buffer_V_load_16' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_64 : Operation 893 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_17 = load i12* %fixed_buffer_V_addr_82, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 893 'load' 'fixed_buffer_V_load_17' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 65 <SV = 14> <Delay = 4.08>
ST_65 : Operation 894 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_16 = load i12* %fixed_buffer_V_addr_81, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 894 'load' 'fixed_buffer_V_load_16' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_65 : Operation 895 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_16 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 16" [cpp/accel/Accel.cpp:401]   --->   Operation 895 'getelementptr' 'fixed_temp_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 896 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_16, i12* %fixed_temp_V_addr_16, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 896 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_65 : Operation 897 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_17 = load i12* %fixed_buffer_V_addr_82, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 897 'load' 'fixed_buffer_V_load_17' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_65 : Operation 898 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_17 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 17" [cpp/accel/Accel.cpp:401]   --->   Operation 898 'getelementptr' 'fixed_temp_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 899 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_17, i12* %fixed_temp_V_addr_17, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 899 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_65 : Operation 900 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_18 = load i12* %fixed_buffer_V_addr_83, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 900 'load' 'fixed_buffer_V_load_18' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_65 : Operation 901 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_19 = load i12* %fixed_buffer_V_addr_84, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 901 'load' 'fixed_buffer_V_load_19' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 66 <SV = 15> <Delay = 4.08>
ST_66 : Operation 902 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_18 = load i12* %fixed_buffer_V_addr_83, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 902 'load' 'fixed_buffer_V_load_18' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_66 : Operation 903 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_18 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 18" [cpp/accel/Accel.cpp:401]   --->   Operation 903 'getelementptr' 'fixed_temp_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 904 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_18, i12* %fixed_temp_V_addr_18, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 904 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_66 : Operation 905 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_19 = load i12* %fixed_buffer_V_addr_84, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 905 'load' 'fixed_buffer_V_load_19' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_66 : Operation 906 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_19 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 19" [cpp/accel/Accel.cpp:401]   --->   Operation 906 'getelementptr' 'fixed_temp_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 907 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_19, i12* %fixed_temp_V_addr_19, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 907 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_66 : Operation 908 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_20 = load i12* %fixed_buffer_V_addr_85, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 908 'load' 'fixed_buffer_V_load_20' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_66 : Operation 909 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_21 = load i12* %fixed_buffer_V_addr_86, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 909 'load' 'fixed_buffer_V_load_21' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 67 <SV = 16> <Delay = 4.08>
ST_67 : Operation 910 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_20 = load i12* %fixed_buffer_V_addr_85, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 910 'load' 'fixed_buffer_V_load_20' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_67 : Operation 911 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_20 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 20" [cpp/accel/Accel.cpp:401]   --->   Operation 911 'getelementptr' 'fixed_temp_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 912 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_20, i12* %fixed_temp_V_addr_20, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 912 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_67 : Operation 913 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_21 = load i12* %fixed_buffer_V_addr_86, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 913 'load' 'fixed_buffer_V_load_21' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_67 : Operation 914 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_21 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 21" [cpp/accel/Accel.cpp:401]   --->   Operation 914 'getelementptr' 'fixed_temp_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 915 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_21, i12* %fixed_temp_V_addr_21, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 915 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_67 : Operation 916 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_22 = load i12* %fixed_buffer_V_addr_87, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 916 'load' 'fixed_buffer_V_load_22' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_67 : Operation 917 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_23 = load i12* %fixed_buffer_V_addr_88, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 917 'load' 'fixed_buffer_V_load_23' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 68 <SV = 17> <Delay = 4.08>
ST_68 : Operation 918 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_22 = load i12* %fixed_buffer_V_addr_87, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 918 'load' 'fixed_buffer_V_load_22' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_68 : Operation 919 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_22 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 22" [cpp/accel/Accel.cpp:401]   --->   Operation 919 'getelementptr' 'fixed_temp_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 920 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_22, i12* %fixed_temp_V_addr_22, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 920 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_68 : Operation 921 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_23 = load i12* %fixed_buffer_V_addr_88, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 921 'load' 'fixed_buffer_V_load_23' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_68 : Operation 922 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_23 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 23" [cpp/accel/Accel.cpp:401]   --->   Operation 922 'getelementptr' 'fixed_temp_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 923 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_23, i12* %fixed_temp_V_addr_23, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 923 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_68 : Operation 924 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_24 = load i12* %fixed_buffer_V_addr_89, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 924 'load' 'fixed_buffer_V_load_24' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_68 : Operation 925 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_25 = load i12* %fixed_buffer_V_addr_90, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 925 'load' 'fixed_buffer_V_load_25' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 69 <SV = 18> <Delay = 4.08>
ST_69 : Operation 926 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_24 = load i12* %fixed_buffer_V_addr_89, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 926 'load' 'fixed_buffer_V_load_24' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_69 : Operation 927 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_24 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 24" [cpp/accel/Accel.cpp:401]   --->   Operation 927 'getelementptr' 'fixed_temp_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 928 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_24, i12* %fixed_temp_V_addr_24, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 928 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_69 : Operation 929 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_25 = load i12* %fixed_buffer_V_addr_90, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 929 'load' 'fixed_buffer_V_load_25' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_69 : Operation 930 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_25 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 25" [cpp/accel/Accel.cpp:401]   --->   Operation 930 'getelementptr' 'fixed_temp_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 931 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_25, i12* %fixed_temp_V_addr_25, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 931 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_69 : Operation 932 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_26 = load i12* %fixed_buffer_V_addr_91, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 932 'load' 'fixed_buffer_V_load_26' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_69 : Operation 933 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_27 = load i12* %fixed_buffer_V_addr_92, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 933 'load' 'fixed_buffer_V_load_27' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 70 <SV = 19> <Delay = 4.08>
ST_70 : Operation 934 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_26 = load i12* %fixed_buffer_V_addr_91, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 934 'load' 'fixed_buffer_V_load_26' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_70 : Operation 935 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_26 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 26" [cpp/accel/Accel.cpp:401]   --->   Operation 935 'getelementptr' 'fixed_temp_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 936 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_26, i12* %fixed_temp_V_addr_26, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 936 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_70 : Operation 937 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_27 = load i12* %fixed_buffer_V_addr_92, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 937 'load' 'fixed_buffer_V_load_27' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_70 : Operation 938 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_27 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 27" [cpp/accel/Accel.cpp:401]   --->   Operation 938 'getelementptr' 'fixed_temp_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 939 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_27, i12* %fixed_temp_V_addr_27, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 939 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_70 : Operation 940 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_28 = load i12* %fixed_buffer_V_addr_93, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 940 'load' 'fixed_buffer_V_load_28' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_70 : Operation 941 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_29 = load i12* %fixed_buffer_V_addr_94, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 941 'load' 'fixed_buffer_V_load_29' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 71 <SV = 20> <Delay = 4.08>
ST_71 : Operation 942 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_28 = load i12* %fixed_buffer_V_addr_93, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 942 'load' 'fixed_buffer_V_load_28' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_71 : Operation 943 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_28 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 28" [cpp/accel/Accel.cpp:401]   --->   Operation 943 'getelementptr' 'fixed_temp_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 944 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_28, i12* %fixed_temp_V_addr_28, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 944 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_71 : Operation 945 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_29 = load i12* %fixed_buffer_V_addr_94, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 945 'load' 'fixed_buffer_V_load_29' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_71 : Operation 946 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_29 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 29" [cpp/accel/Accel.cpp:401]   --->   Operation 946 'getelementptr' 'fixed_temp_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 947 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_29, i12* %fixed_temp_V_addr_29, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 947 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_71 : Operation 948 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_30 = load i12* %fixed_buffer_V_addr_95, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 948 'load' 'fixed_buffer_V_load_30' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_71 : Operation 949 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_31 = load i12* %fixed_buffer_V_addr_96, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 949 'load' 'fixed_buffer_V_load_31' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 72 <SV = 21> <Delay = 4.08>
ST_72 : Operation 950 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_30 = load i12* %fixed_buffer_V_addr_95, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 950 'load' 'fixed_buffer_V_load_30' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_72 : Operation 951 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_30 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 30" [cpp/accel/Accel.cpp:401]   --->   Operation 951 'getelementptr' 'fixed_temp_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 952 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_30, i12* %fixed_temp_V_addr_30, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 952 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_72 : Operation 953 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_31 = load i12* %fixed_buffer_V_addr_96, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 953 'load' 'fixed_buffer_V_load_31' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_72 : Operation 954 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_31 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 31" [cpp/accel/Accel.cpp:401]   --->   Operation 954 'getelementptr' 'fixed_temp_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 955 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_31, i12* %fixed_temp_V_addr_31, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 955 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_72 : Operation 956 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_32 = load i12* %fixed_buffer_V_addr_97, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 956 'load' 'fixed_buffer_V_load_32' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_72 : Operation 957 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_33 = load i12* %fixed_buffer_V_addr_98, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 957 'load' 'fixed_buffer_V_load_33' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 73 <SV = 22> <Delay = 4.08>
ST_73 : Operation 958 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_32 = load i12* %fixed_buffer_V_addr_97, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 958 'load' 'fixed_buffer_V_load_32' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_73 : Operation 959 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_32 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 32" [cpp/accel/Accel.cpp:401]   --->   Operation 959 'getelementptr' 'fixed_temp_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 960 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_32, i12* %fixed_temp_V_addr_32, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 960 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_73 : Operation 961 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_33 = load i12* %fixed_buffer_V_addr_98, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 961 'load' 'fixed_buffer_V_load_33' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_73 : Operation 962 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_33 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 33" [cpp/accel/Accel.cpp:401]   --->   Operation 962 'getelementptr' 'fixed_temp_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 963 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_33, i12* %fixed_temp_V_addr_33, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 963 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_73 : Operation 964 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_34 = load i12* %fixed_buffer_V_addr_99, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 964 'load' 'fixed_buffer_V_load_34' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_73 : Operation 965 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_35 = load i12* %fixed_buffer_V_addr_100, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 965 'load' 'fixed_buffer_V_load_35' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 74 <SV = 23> <Delay = 4.08>
ST_74 : Operation 966 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_34 = load i12* %fixed_buffer_V_addr_99, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 966 'load' 'fixed_buffer_V_load_34' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_74 : Operation 967 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_34 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 34" [cpp/accel/Accel.cpp:401]   --->   Operation 967 'getelementptr' 'fixed_temp_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 968 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_34, i12* %fixed_temp_V_addr_34, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 968 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_74 : Operation 969 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_35 = load i12* %fixed_buffer_V_addr_100, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 969 'load' 'fixed_buffer_V_load_35' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_74 : Operation 970 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_35 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 35" [cpp/accel/Accel.cpp:401]   --->   Operation 970 'getelementptr' 'fixed_temp_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 971 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_35, i12* %fixed_temp_V_addr_35, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 971 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_74 : Operation 972 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_36 = load i12* %fixed_buffer_V_addr_101, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 972 'load' 'fixed_buffer_V_load_36' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_74 : Operation 973 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_37 = load i12* %fixed_buffer_V_addr_102, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 973 'load' 'fixed_buffer_V_load_37' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 75 <SV = 24> <Delay = 4.08>
ST_75 : Operation 974 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_36 = load i12* %fixed_buffer_V_addr_101, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 974 'load' 'fixed_buffer_V_load_36' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_75 : Operation 975 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_36 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 36" [cpp/accel/Accel.cpp:401]   --->   Operation 975 'getelementptr' 'fixed_temp_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 976 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_36, i12* %fixed_temp_V_addr_36, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 976 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_75 : Operation 977 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_37 = load i12* %fixed_buffer_V_addr_102, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 977 'load' 'fixed_buffer_V_load_37' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_75 : Operation 978 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_37 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 37" [cpp/accel/Accel.cpp:401]   --->   Operation 978 'getelementptr' 'fixed_temp_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 979 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_37, i12* %fixed_temp_V_addr_37, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 979 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_75 : Operation 980 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_38 = load i12* %fixed_buffer_V_addr_103, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 980 'load' 'fixed_buffer_V_load_38' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_75 : Operation 981 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_39 = load i12* %fixed_buffer_V_addr_104, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 981 'load' 'fixed_buffer_V_load_39' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 76 <SV = 25> <Delay = 4.08>
ST_76 : Operation 982 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_38 = load i12* %fixed_buffer_V_addr_103, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 982 'load' 'fixed_buffer_V_load_38' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_76 : Operation 983 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_38 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 38" [cpp/accel/Accel.cpp:401]   --->   Operation 983 'getelementptr' 'fixed_temp_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 984 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_38, i12* %fixed_temp_V_addr_38, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 984 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_76 : Operation 985 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_39 = load i12* %fixed_buffer_V_addr_104, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 985 'load' 'fixed_buffer_V_load_39' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_76 : Operation 986 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_39 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 39" [cpp/accel/Accel.cpp:401]   --->   Operation 986 'getelementptr' 'fixed_temp_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 987 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_39, i12* %fixed_temp_V_addr_39, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 987 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_76 : Operation 988 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_40 = load i12* %fixed_buffer_V_addr_105, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 988 'load' 'fixed_buffer_V_load_40' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_76 : Operation 989 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_41 = load i12* %fixed_buffer_V_addr_106, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 989 'load' 'fixed_buffer_V_load_41' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 77 <SV = 26> <Delay = 4.08>
ST_77 : Operation 990 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_40 = load i12* %fixed_buffer_V_addr_105, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 990 'load' 'fixed_buffer_V_load_40' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_77 : Operation 991 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_40 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 40" [cpp/accel/Accel.cpp:401]   --->   Operation 991 'getelementptr' 'fixed_temp_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 992 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_40, i12* %fixed_temp_V_addr_40, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 992 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_77 : Operation 993 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_41 = load i12* %fixed_buffer_V_addr_106, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 993 'load' 'fixed_buffer_V_load_41' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_77 : Operation 994 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_41 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 41" [cpp/accel/Accel.cpp:401]   --->   Operation 994 'getelementptr' 'fixed_temp_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 995 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_41, i12* %fixed_temp_V_addr_41, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 995 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_77 : Operation 996 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_42 = load i12* %fixed_buffer_V_addr_107, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 996 'load' 'fixed_buffer_V_load_42' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_77 : Operation 997 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_43 = load i12* %fixed_buffer_V_addr_108, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 997 'load' 'fixed_buffer_V_load_43' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 78 <SV = 27> <Delay = 4.08>
ST_78 : Operation 998 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_42 = load i12* %fixed_buffer_V_addr_107, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 998 'load' 'fixed_buffer_V_load_42' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_78 : Operation 999 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_42 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 42" [cpp/accel/Accel.cpp:401]   --->   Operation 999 'getelementptr' 'fixed_temp_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1000 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_42, i12* %fixed_temp_V_addr_42, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1000 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_78 : Operation 1001 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_43 = load i12* %fixed_buffer_V_addr_108, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1001 'load' 'fixed_buffer_V_load_43' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_78 : Operation 1002 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_43 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 43" [cpp/accel/Accel.cpp:401]   --->   Operation 1002 'getelementptr' 'fixed_temp_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1003 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_43, i12* %fixed_temp_V_addr_43, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1003 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_78 : Operation 1004 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_44 = load i12* %fixed_buffer_V_addr_109, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1004 'load' 'fixed_buffer_V_load_44' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_78 : Operation 1005 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_45 = load i12* %fixed_buffer_V_addr_110, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1005 'load' 'fixed_buffer_V_load_45' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 79 <SV = 28> <Delay = 4.08>
ST_79 : Operation 1006 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_44 = load i12* %fixed_buffer_V_addr_109, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1006 'load' 'fixed_buffer_V_load_44' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_79 : Operation 1007 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_44 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 44" [cpp/accel/Accel.cpp:401]   --->   Operation 1007 'getelementptr' 'fixed_temp_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1008 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_44, i12* %fixed_temp_V_addr_44, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1008 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_79 : Operation 1009 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_45 = load i12* %fixed_buffer_V_addr_110, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1009 'load' 'fixed_buffer_V_load_45' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_79 : Operation 1010 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_45 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 45" [cpp/accel/Accel.cpp:401]   --->   Operation 1010 'getelementptr' 'fixed_temp_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1011 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_45, i12* %fixed_temp_V_addr_45, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1011 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_79 : Operation 1012 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_46 = load i12* %fixed_buffer_V_addr_111, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1012 'load' 'fixed_buffer_V_load_46' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_79 : Operation 1013 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_47 = load i12* %fixed_buffer_V_addr_112, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1013 'load' 'fixed_buffer_V_load_47' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 80 <SV = 29> <Delay = 4.08>
ST_80 : Operation 1014 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_46 = load i12* %fixed_buffer_V_addr_111, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1014 'load' 'fixed_buffer_V_load_46' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_80 : Operation 1015 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_46 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 46" [cpp/accel/Accel.cpp:401]   --->   Operation 1015 'getelementptr' 'fixed_temp_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1016 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_46, i12* %fixed_temp_V_addr_46, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1016 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_80 : Operation 1017 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_47 = load i12* %fixed_buffer_V_addr_112, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1017 'load' 'fixed_buffer_V_load_47' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_80 : Operation 1018 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_47 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 47" [cpp/accel/Accel.cpp:401]   --->   Operation 1018 'getelementptr' 'fixed_temp_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1019 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_47, i12* %fixed_temp_V_addr_47, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1019 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_80 : Operation 1020 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_48 = load i12* %fixed_buffer_V_addr_113, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1020 'load' 'fixed_buffer_V_load_48' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_80 : Operation 1021 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_49 = load i12* %fixed_buffer_V_addr_114, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1021 'load' 'fixed_buffer_V_load_49' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 81 <SV = 30> <Delay = 4.08>
ST_81 : Operation 1022 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_48 = load i12* %fixed_buffer_V_addr_113, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1022 'load' 'fixed_buffer_V_load_48' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_81 : Operation 1023 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_48 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 48" [cpp/accel/Accel.cpp:401]   --->   Operation 1023 'getelementptr' 'fixed_temp_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1024 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_48, i12* %fixed_temp_V_addr_48, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1024 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_81 : Operation 1025 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_49 = load i12* %fixed_buffer_V_addr_114, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1025 'load' 'fixed_buffer_V_load_49' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_81 : Operation 1026 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_49 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 49" [cpp/accel/Accel.cpp:401]   --->   Operation 1026 'getelementptr' 'fixed_temp_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1027 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_49, i12* %fixed_temp_V_addr_49, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1027 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_81 : Operation 1028 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_50 = load i12* %fixed_buffer_V_addr_115, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1028 'load' 'fixed_buffer_V_load_50' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_81 : Operation 1029 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_51 = load i12* %fixed_buffer_V_addr_116, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1029 'load' 'fixed_buffer_V_load_51' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 82 <SV = 31> <Delay = 4.08>
ST_82 : Operation 1030 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_50 = load i12* %fixed_buffer_V_addr_115, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1030 'load' 'fixed_buffer_V_load_50' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_82 : Operation 1031 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_50 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 50" [cpp/accel/Accel.cpp:401]   --->   Operation 1031 'getelementptr' 'fixed_temp_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1032 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_50, i12* %fixed_temp_V_addr_50, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1032 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_82 : Operation 1033 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_51 = load i12* %fixed_buffer_V_addr_116, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1033 'load' 'fixed_buffer_V_load_51' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_82 : Operation 1034 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_51 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 51" [cpp/accel/Accel.cpp:401]   --->   Operation 1034 'getelementptr' 'fixed_temp_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1035 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_51, i12* %fixed_temp_V_addr_51, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1035 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_82 : Operation 1036 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_52 = load i12* %fixed_buffer_V_addr_117, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1036 'load' 'fixed_buffer_V_load_52' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_82 : Operation 1037 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_53 = load i12* %fixed_buffer_V_addr_118, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1037 'load' 'fixed_buffer_V_load_53' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 83 <SV = 32> <Delay = 4.08>
ST_83 : Operation 1038 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_52 = load i12* %fixed_buffer_V_addr_117, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1038 'load' 'fixed_buffer_V_load_52' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_83 : Operation 1039 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_52 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 52" [cpp/accel/Accel.cpp:401]   --->   Operation 1039 'getelementptr' 'fixed_temp_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1040 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_52, i12* %fixed_temp_V_addr_52, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1040 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_83 : Operation 1041 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_53 = load i12* %fixed_buffer_V_addr_118, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1041 'load' 'fixed_buffer_V_load_53' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_83 : Operation 1042 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_53 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 53" [cpp/accel/Accel.cpp:401]   --->   Operation 1042 'getelementptr' 'fixed_temp_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1043 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_53, i12* %fixed_temp_V_addr_53, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1043 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_83 : Operation 1044 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_54 = load i12* %fixed_buffer_V_addr_119, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1044 'load' 'fixed_buffer_V_load_54' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_83 : Operation 1045 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_55 = load i12* %fixed_buffer_V_addr_120, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1045 'load' 'fixed_buffer_V_load_55' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 84 <SV = 33> <Delay = 4.08>
ST_84 : Operation 1046 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_54 = load i12* %fixed_buffer_V_addr_119, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1046 'load' 'fixed_buffer_V_load_54' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_84 : Operation 1047 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_54 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 54" [cpp/accel/Accel.cpp:401]   --->   Operation 1047 'getelementptr' 'fixed_temp_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1048 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_54, i12* %fixed_temp_V_addr_54, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1048 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_84 : Operation 1049 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_55 = load i12* %fixed_buffer_V_addr_120, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1049 'load' 'fixed_buffer_V_load_55' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_84 : Operation 1050 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_55 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 55" [cpp/accel/Accel.cpp:401]   --->   Operation 1050 'getelementptr' 'fixed_temp_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1051 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_55, i12* %fixed_temp_V_addr_55, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1051 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_84 : Operation 1052 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_56 = load i12* %fixed_buffer_V_addr_121, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1052 'load' 'fixed_buffer_V_load_56' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_84 : Operation 1053 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_57 = load i12* %fixed_buffer_V_addr_122, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1053 'load' 'fixed_buffer_V_load_57' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 85 <SV = 34> <Delay = 4.08>
ST_85 : Operation 1054 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_56 = load i12* %fixed_buffer_V_addr_121, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1054 'load' 'fixed_buffer_V_load_56' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_85 : Operation 1055 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_56 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 56" [cpp/accel/Accel.cpp:401]   --->   Operation 1055 'getelementptr' 'fixed_temp_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1056 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_56, i12* %fixed_temp_V_addr_56, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1056 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_85 : Operation 1057 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_57 = load i12* %fixed_buffer_V_addr_122, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1057 'load' 'fixed_buffer_V_load_57' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_85 : Operation 1058 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_57 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 57" [cpp/accel/Accel.cpp:401]   --->   Operation 1058 'getelementptr' 'fixed_temp_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1059 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_57, i12* %fixed_temp_V_addr_57, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1059 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_85 : Operation 1060 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_58 = load i12* %fixed_buffer_V_addr_123, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1060 'load' 'fixed_buffer_V_load_58' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_85 : Operation 1061 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_59 = load i12* %fixed_buffer_V_addr_124, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1061 'load' 'fixed_buffer_V_load_59' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 86 <SV = 35> <Delay = 4.08>
ST_86 : Operation 1062 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_58 = load i12* %fixed_buffer_V_addr_123, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1062 'load' 'fixed_buffer_V_load_58' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_86 : Operation 1063 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_58 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 58" [cpp/accel/Accel.cpp:401]   --->   Operation 1063 'getelementptr' 'fixed_temp_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1064 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_58, i12* %fixed_temp_V_addr_58, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1064 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_86 : Operation 1065 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_59 = load i12* %fixed_buffer_V_addr_124, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1065 'load' 'fixed_buffer_V_load_59' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_86 : Operation 1066 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_59 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 59" [cpp/accel/Accel.cpp:401]   --->   Operation 1066 'getelementptr' 'fixed_temp_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1067 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_59, i12* %fixed_temp_V_addr_59, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1067 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_86 : Operation 1068 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_60 = load i12* %fixed_buffer_V_addr_125, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1068 'load' 'fixed_buffer_V_load_60' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_86 : Operation 1069 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_61 = load i12* %fixed_buffer_V_addr_126, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1069 'load' 'fixed_buffer_V_load_61' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 87 <SV = 36> <Delay = 4.08>
ST_87 : Operation 1070 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_60 = load i12* %fixed_buffer_V_addr_125, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1070 'load' 'fixed_buffer_V_load_60' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_87 : Operation 1071 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_60 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 60" [cpp/accel/Accel.cpp:401]   --->   Operation 1071 'getelementptr' 'fixed_temp_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1072 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_60, i12* %fixed_temp_V_addr_60, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1072 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_87 : Operation 1073 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_61 = load i12* %fixed_buffer_V_addr_126, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1073 'load' 'fixed_buffer_V_load_61' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_87 : Operation 1074 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_61 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 61" [cpp/accel/Accel.cpp:401]   --->   Operation 1074 'getelementptr' 'fixed_temp_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1075 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_61, i12* %fixed_temp_V_addr_61, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1075 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_87 : Operation 1076 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_62 = load i12* %fixed_buffer_V_addr_127, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1076 'load' 'fixed_buffer_V_load_62' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_87 : Operation 1077 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_63 = load i12* %fixed_buffer_V_addr_128, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1077 'load' 'fixed_buffer_V_load_63' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 88 <SV = 37> <Delay = 4.08>
ST_88 : Operation 1078 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str17, i32 %tmp)" [cpp/accel/Accel.cpp:394]   --->   Operation 1078 'specregionend' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1079 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str23) nounwind" [cpp/accel/Accel.cpp:397]   --->   Operation 1079 'specloopname' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1080 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str23)" [cpp/accel/Accel.cpp:397]   --->   Operation 1080 'specregionbegin' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1081 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_62 = load i12* %fixed_buffer_V_addr_127, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1081 'load' 'fixed_buffer_V_load_62' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_88 : Operation 1082 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_62 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 62" [cpp/accel/Accel.cpp:401]   --->   Operation 1082 'getelementptr' 'fixed_temp_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1083 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_62, i12* %fixed_temp_V_addr_62, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1083 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_88 : Operation 1084 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_63 = load i12* %fixed_buffer_V_addr_128, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1084 'load' 'fixed_buffer_V_load_63' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_88 : Operation 1085 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_63 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 63" [cpp/accel/Accel.cpp:401]   --->   Operation 1085 'getelementptr' 'fixed_temp_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 1086 [1/1] (1.42ns)   --->   "store i12 %fixed_buffer_V_load_63, i12* %fixed_temp_V_addr_63, align 2" [cpp/accel/Accel.cpp:401]   --->   Operation 1086 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_88 : Operation 1087 [1/1] (1.06ns)   --->   "br label %.preheader3428" [cpp/accel/Accel.cpp:405]   --->   Operation 1087 'br' <Predicate = true> <Delay = 1.06>

State 89 <SV = 38> <Delay = 1.42>
ST_89 : Operation 1088 [1/1] (0.00ns)   --->   "%p_01321_0 = phi i6 [ %i_V_3, %LOOP_ACC_PHASES_I_end ], [ 1, %LOOP_ACC_PHASES_begin ]"   --->   Operation 1088 'phi' 'p_01321_0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1089 [1/1] (1.15ns)   --->   "%icmp_ln405 = icmp eq i6 %p_01321_0, -32" [cpp/accel/Accel.cpp:405]   --->   Operation 1089 'icmp' 'icmp_ln405' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1090 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)"   --->   Operation 1090 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1091 [1/1] (0.00ns)   --->   "br i1 %icmp_ln405, label %LOOP_BATCH_NORM_begin, label %LOOP_ACC_PHASES_I_begin" [cpp/accel/Accel.cpp:405]   --->   Operation 1091 'br' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1092 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str25) nounwind" [cpp/accel/Accel.cpp:405]   --->   Operation 1092 'specloopname' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_89 : Operation 1093 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str25)" [cpp/accel/Accel.cpp:405]   --->   Operation 1093 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_89 : Operation 1094 [1/1] (0.00ns)   --->   "%tmp_145 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %p_01321_0, i6 0)" [cpp/accel/Accel.cpp:408]   --->   Operation 1094 'bitconcatenate' 'tmp_145' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_89 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i12 %tmp_145 to i13" [cpp/accel/Accel.cpp:406]   --->   Operation 1095 'zext' 'zext_ln406' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_89 : Operation 1096 [1/1] (1.06ns)   --->   "br label %12" [cpp/accel/Accel.cpp:406]   --->   Operation 1096 'br' <Predicate = (!icmp_ln405)> <Delay = 1.06>
ST_89 : Operation 1097 [2/2] (1.42ns)   --->   "%fixed_temp_V_load = load i12* %fixed_temp_V_addr, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1097 'load' 'fixed_temp_V_load' <Predicate = (icmp_ln405)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_89 : Operation 1098 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_64 = load i12* %fixed_temp_V_addr_1, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1098 'load' 'fixed_temp_V_load_64' <Predicate = (icmp_ln405)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_89 : Operation 1099 [1/1] (0.64ns)   --->   "%icmp_ln883 = icmp eq i2 %width_mode_V_read, 0" [cpp/accel/Accel.cpp:466]   --->   Operation 1099 'icmp' 'icmp_ln883' <Predicate = (icmp_ln405)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 39> <Delay = 4.10>
ST_90 : Operation 1100 [1/1] (0.00ns)   --->   "%p_01464_0 = phi i7 [ 0, %LOOP_ACC_PHASES_I_begin ], [ %b_V, %13 ]"   --->   Operation 1100 'phi' 'p_01464_0' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1101 [1/1] (1.18ns)   --->   "%icmp_ln887_7 = icmp eq i7 %p_01464_0, -64" [cpp/accel/Accel.cpp:406]   --->   Operation 1101 'icmp' 'icmp_ln887_7' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1102 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 1102 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1103 [1/1] (1.37ns)   --->   "%b_V = add i7 %p_01464_0, 1" [cpp/accel/Accel.cpp:406]   --->   Operation 1103 'add' 'b_V' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_7, label %LOOP_ACC_PHASES_I_end, label %13" [cpp/accel/Accel.cpp:406]   --->   Operation 1104 'br' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln544_7 = zext i7 %p_01464_0 to i64" [cpp/accel/Accel.cpp:408]   --->   Operation 1105 'zext' 'zext_ln544_7' <Predicate = (!icmp_ln887_7)> <Delay = 0.00>
ST_90 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i7 %p_01464_0 to i13" [cpp/accel/Accel.cpp:408]   --->   Operation 1106 'zext' 'zext_ln700' <Predicate = (!icmp_ln887_7)> <Delay = 0.00>
ST_90 : Operation 1107 [1/1] (1.44ns)   --->   "%add_ln700_28 = add i13 %zext_ln406, %zext_ln700" [cpp/accel/Accel.cpp:408]   --->   Operation 1107 'add' 'add_ln700_28' <Predicate = (!icmp_ln887_7)> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1108 [1/1] (0.00ns)   --->   "%zext_ln700_2 = zext i13 %add_ln700_28 to i64" [cpp/accel/Accel.cpp:408]   --->   Operation 1108 'zext' 'zext_ln700_2' <Predicate = (!icmp_ln887_7)> <Delay = 0.00>
ST_90 : Operation 1109 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_3 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %zext_ln700_2" [cpp/accel/Accel.cpp:408]   --->   Operation 1109 'getelementptr' 'fixed_buffer_V_addr_3' <Predicate = (!icmp_ln887_7)> <Delay = 0.00>
ST_90 : Operation 1110 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_1 = load i12* %fixed_buffer_V_addr_3, align 2" [cpp/accel/Accel.cpp:408]   --->   Operation 1110 'load' 'fixed_buffer_V_load_1' <Predicate = (!icmp_ln887_7)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_90 : Operation 1111 [1/1] (0.00ns)   --->   "%fixed_temp_V_addr_2 = getelementptr [64 x i12]* %fixed_temp_V, i64 0, i64 %zext_ln544_7" [cpp/accel/Accel.cpp:408]   --->   Operation 1111 'getelementptr' 'fixed_temp_V_addr_2' <Predicate = (!icmp_ln887_7)> <Delay = 0.00>
ST_90 : Operation 1112 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_1 = load i12* %fixed_temp_V_addr_2, align 2" [cpp/accel/Accel.cpp:408]   --->   Operation 1112 'load' 'fixed_temp_V_load_1' <Predicate = (!icmp_ln887_7)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_90 : Operation 1113 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str25, i32 %tmp_4)" [cpp/accel/Accel.cpp:409]   --->   Operation 1113 'specregionend' 'empty_62' <Predicate = (icmp_ln887_7)> <Delay = 0.00>
ST_90 : Operation 1114 [1/1] (1.35ns)   --->   "%i_V_3 = add i6 %p_01321_0, 1" [cpp/accel/Accel.cpp:405]   --->   Operation 1114 'add' 'i_V_3' <Predicate = (icmp_ln887_7)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1115 [1/1] (0.00ns)   --->   "br label %.preheader3428" [cpp/accel/Accel.cpp:405]   --->   Operation 1115 'br' <Predicate = (icmp_ln887_7)> <Delay = 0.00>

State 91 <SV = 40> <Delay = 5.52>
ST_91 : Operation 1116 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_1 = load i12* %fixed_buffer_V_addr_3, align 2" [cpp/accel/Accel.cpp:408]   --->   Operation 1116 'load' 'fixed_buffer_V_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_91 : Operation 1117 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_1 = load i12* %fixed_temp_V_addr_2, align 2" [cpp/accel/Accel.cpp:408]   --->   Operation 1117 'load' 'fixed_temp_V_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_91 : Operation 1118 [1/1] (1.44ns)   --->   "%add_ln700_15 = add i12 %fixed_buffer_V_load_1, %fixed_temp_V_load_1" [cpp/accel/Accel.cpp:408]   --->   Operation 1118 'add' 'add_ln700_15' <Predicate = true> <Delay = 1.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1119 [1/1] (1.42ns)   --->   "store i12 %add_ln700_15, i12* %fixed_temp_V_addr_2, align 2" [cpp/accel/Accel.cpp:408]   --->   Operation 1119 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_91 : Operation 1120 [1/1] (0.00ns)   --->   "br label %12" [cpp/accel/Accel.cpp:406]   --->   Operation 1120 'br' <Predicate = true> <Delay = 0.00>

State 92 <SV = 39> <Delay = 4.08>
ST_92 : Operation 1121 [1/2] (1.42ns)   --->   "%fixed_temp_V_load = load i12* %fixed_temp_V_addr, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1121 'load' 'fixed_temp_V_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_92 : Operation 1122 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load, i12* %fixed_buffer_V_addr_65, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1122 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_92 : Operation 1123 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_64 = load i12* %fixed_temp_V_addr_1, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1123 'load' 'fixed_temp_V_load_64' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_92 : Operation 1124 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_64, i12* %fixed_buffer_V_addr_66, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1124 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_92 : Operation 1125 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_2 = load i12* %fixed_temp_V_addr_64, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1125 'load' 'fixed_temp_V_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_92 : Operation 1126 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_3 = load i12* %fixed_temp_V_addr_3, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1126 'load' 'fixed_temp_V_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 93 <SV = 40> <Delay = 4.08>
ST_93 : Operation 1127 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_2 = load i12* %fixed_temp_V_addr_64, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1127 'load' 'fixed_temp_V_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_93 : Operation 1128 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_2, i12* %fixed_buffer_V_addr_67, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1128 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_93 : Operation 1129 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_3 = load i12* %fixed_temp_V_addr_3, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1129 'load' 'fixed_temp_V_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_93 : Operation 1130 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_3, i12* %fixed_buffer_V_addr_68, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1130 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_93 : Operation 1131 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_4 = load i12* %fixed_temp_V_addr_4, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1131 'load' 'fixed_temp_V_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_93 : Operation 1132 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_5 = load i12* %fixed_temp_V_addr_5, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1132 'load' 'fixed_temp_V_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 94 <SV = 41> <Delay = 4.08>
ST_94 : Operation 1133 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_4 = load i12* %fixed_temp_V_addr_4, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1133 'load' 'fixed_temp_V_load_4' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_94 : Operation 1134 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_4, i12* %fixed_buffer_V_addr_69, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1134 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_94 : Operation 1135 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_5 = load i12* %fixed_temp_V_addr_5, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1135 'load' 'fixed_temp_V_load_5' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_94 : Operation 1136 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_5, i12* %fixed_buffer_V_addr_70, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1136 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_94 : Operation 1137 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_6 = load i12* %fixed_temp_V_addr_6, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1137 'load' 'fixed_temp_V_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_94 : Operation 1138 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_7 = load i12* %fixed_temp_V_addr_7, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1138 'load' 'fixed_temp_V_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 95 <SV = 42> <Delay = 4.08>
ST_95 : Operation 1139 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_6 = load i12* %fixed_temp_V_addr_6, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1139 'load' 'fixed_temp_V_load_6' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_95 : Operation 1140 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_6, i12* %fixed_buffer_V_addr_71, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1140 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_95 : Operation 1141 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_7 = load i12* %fixed_temp_V_addr_7, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1141 'load' 'fixed_temp_V_load_7' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_95 : Operation 1142 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_7, i12* %fixed_buffer_V_addr_72, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1142 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_95 : Operation 1143 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_8 = load i12* %fixed_temp_V_addr_8, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1143 'load' 'fixed_temp_V_load_8' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_95 : Operation 1144 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_9 = load i12* %fixed_temp_V_addr_9, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1144 'load' 'fixed_temp_V_load_9' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 96 <SV = 43> <Delay = 4.08>
ST_96 : Operation 1145 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_8 = load i12* %fixed_temp_V_addr_8, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1145 'load' 'fixed_temp_V_load_8' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_96 : Operation 1146 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_8, i12* %fixed_buffer_V_addr_73, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1146 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_96 : Operation 1147 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_9 = load i12* %fixed_temp_V_addr_9, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1147 'load' 'fixed_temp_V_load_9' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_96 : Operation 1148 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_9, i12* %fixed_buffer_V_addr_74, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1148 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_96 : Operation 1149 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_10 = load i12* %fixed_temp_V_addr_10, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1149 'load' 'fixed_temp_V_load_10' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_96 : Operation 1150 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_11 = load i12* %fixed_temp_V_addr_11, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1150 'load' 'fixed_temp_V_load_11' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 97 <SV = 44> <Delay = 4.08>
ST_97 : Operation 1151 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_10 = load i12* %fixed_temp_V_addr_10, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1151 'load' 'fixed_temp_V_load_10' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_97 : Operation 1152 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_10, i12* %fixed_buffer_V_addr_75, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1152 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_97 : Operation 1153 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_11 = load i12* %fixed_temp_V_addr_11, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1153 'load' 'fixed_temp_V_load_11' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_97 : Operation 1154 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_11, i12* %fixed_buffer_V_addr_76, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1154 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_97 : Operation 1155 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_12 = load i12* %fixed_temp_V_addr_12, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1155 'load' 'fixed_temp_V_load_12' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_97 : Operation 1156 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_13 = load i12* %fixed_temp_V_addr_13, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1156 'load' 'fixed_temp_V_load_13' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 98 <SV = 45> <Delay = 4.08>
ST_98 : Operation 1157 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_12 = load i12* %fixed_temp_V_addr_12, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1157 'load' 'fixed_temp_V_load_12' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_98 : Operation 1158 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_12, i12* %fixed_buffer_V_addr_77, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1158 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_98 : Operation 1159 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_13 = load i12* %fixed_temp_V_addr_13, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1159 'load' 'fixed_temp_V_load_13' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_98 : Operation 1160 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_13, i12* %fixed_buffer_V_addr_78, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1160 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_98 : Operation 1161 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_14 = load i12* %fixed_temp_V_addr_14, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1161 'load' 'fixed_temp_V_load_14' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_98 : Operation 1162 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_15 = load i12* %fixed_temp_V_addr_15, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1162 'load' 'fixed_temp_V_load_15' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 99 <SV = 46> <Delay = 4.08>
ST_99 : Operation 1163 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_14 = load i12* %fixed_temp_V_addr_14, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1163 'load' 'fixed_temp_V_load_14' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_99 : Operation 1164 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_14, i12* %fixed_buffer_V_addr_79, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1164 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_99 : Operation 1165 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_15 = load i12* %fixed_temp_V_addr_15, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1165 'load' 'fixed_temp_V_load_15' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_99 : Operation 1166 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_15, i12* %fixed_buffer_V_addr_80, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1166 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_99 : Operation 1167 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_16 = load i12* %fixed_temp_V_addr_16, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1167 'load' 'fixed_temp_V_load_16' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_99 : Operation 1168 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_17 = load i12* %fixed_temp_V_addr_17, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1168 'load' 'fixed_temp_V_load_17' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 100 <SV = 47> <Delay = 4.08>
ST_100 : Operation 1169 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_16 = load i12* %fixed_temp_V_addr_16, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1169 'load' 'fixed_temp_V_load_16' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_100 : Operation 1170 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_16, i12* %fixed_buffer_V_addr_81, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1170 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_100 : Operation 1171 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_17 = load i12* %fixed_temp_V_addr_17, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1171 'load' 'fixed_temp_V_load_17' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_100 : Operation 1172 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_17, i12* %fixed_buffer_V_addr_82, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1172 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_100 : Operation 1173 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_18 = load i12* %fixed_temp_V_addr_18, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1173 'load' 'fixed_temp_V_load_18' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_100 : Operation 1174 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_19 = load i12* %fixed_temp_V_addr_19, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1174 'load' 'fixed_temp_V_load_19' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 101 <SV = 48> <Delay = 4.08>
ST_101 : Operation 1175 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_18 = load i12* %fixed_temp_V_addr_18, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1175 'load' 'fixed_temp_V_load_18' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_101 : Operation 1176 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_18, i12* %fixed_buffer_V_addr_83, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1176 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_101 : Operation 1177 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_19 = load i12* %fixed_temp_V_addr_19, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1177 'load' 'fixed_temp_V_load_19' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_101 : Operation 1178 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_19, i12* %fixed_buffer_V_addr_84, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1178 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_101 : Operation 1179 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_20 = load i12* %fixed_temp_V_addr_20, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1179 'load' 'fixed_temp_V_load_20' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_101 : Operation 1180 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_21 = load i12* %fixed_temp_V_addr_21, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1180 'load' 'fixed_temp_V_load_21' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 102 <SV = 49> <Delay = 4.08>
ST_102 : Operation 1181 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_20 = load i12* %fixed_temp_V_addr_20, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1181 'load' 'fixed_temp_V_load_20' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_102 : Operation 1182 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_20, i12* %fixed_buffer_V_addr_85, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1182 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_102 : Operation 1183 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_21 = load i12* %fixed_temp_V_addr_21, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1183 'load' 'fixed_temp_V_load_21' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_102 : Operation 1184 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_21, i12* %fixed_buffer_V_addr_86, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1184 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_102 : Operation 1185 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_22 = load i12* %fixed_temp_V_addr_22, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1185 'load' 'fixed_temp_V_load_22' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_102 : Operation 1186 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_23 = load i12* %fixed_temp_V_addr_23, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1186 'load' 'fixed_temp_V_load_23' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 103 <SV = 50> <Delay = 4.08>
ST_103 : Operation 1187 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_22 = load i12* %fixed_temp_V_addr_22, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1187 'load' 'fixed_temp_V_load_22' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_103 : Operation 1188 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_22, i12* %fixed_buffer_V_addr_87, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1188 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_103 : Operation 1189 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_23 = load i12* %fixed_temp_V_addr_23, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1189 'load' 'fixed_temp_V_load_23' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_103 : Operation 1190 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_23, i12* %fixed_buffer_V_addr_88, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1190 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_103 : Operation 1191 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_24 = load i12* %fixed_temp_V_addr_24, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1191 'load' 'fixed_temp_V_load_24' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_103 : Operation 1192 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_25 = load i12* %fixed_temp_V_addr_25, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1192 'load' 'fixed_temp_V_load_25' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 104 <SV = 51> <Delay = 4.08>
ST_104 : Operation 1193 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_24 = load i12* %fixed_temp_V_addr_24, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1193 'load' 'fixed_temp_V_load_24' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_104 : Operation 1194 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_24, i12* %fixed_buffer_V_addr_89, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1194 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_104 : Operation 1195 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_25 = load i12* %fixed_temp_V_addr_25, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1195 'load' 'fixed_temp_V_load_25' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_104 : Operation 1196 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_25, i12* %fixed_buffer_V_addr_90, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1196 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_104 : Operation 1197 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_26 = load i12* %fixed_temp_V_addr_26, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1197 'load' 'fixed_temp_V_load_26' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_104 : Operation 1198 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_27 = load i12* %fixed_temp_V_addr_27, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1198 'load' 'fixed_temp_V_load_27' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 105 <SV = 52> <Delay = 4.08>
ST_105 : Operation 1199 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_26 = load i12* %fixed_temp_V_addr_26, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1199 'load' 'fixed_temp_V_load_26' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_105 : Operation 1200 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_26, i12* %fixed_buffer_V_addr_91, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1200 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_105 : Operation 1201 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_27 = load i12* %fixed_temp_V_addr_27, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1201 'load' 'fixed_temp_V_load_27' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_105 : Operation 1202 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_27, i12* %fixed_buffer_V_addr_92, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1202 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_105 : Operation 1203 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_28 = load i12* %fixed_temp_V_addr_28, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1203 'load' 'fixed_temp_V_load_28' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_105 : Operation 1204 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_29 = load i12* %fixed_temp_V_addr_29, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1204 'load' 'fixed_temp_V_load_29' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 106 <SV = 53> <Delay = 4.08>
ST_106 : Operation 1205 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_28 = load i12* %fixed_temp_V_addr_28, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1205 'load' 'fixed_temp_V_load_28' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_106 : Operation 1206 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_28, i12* %fixed_buffer_V_addr_93, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1206 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_106 : Operation 1207 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_29 = load i12* %fixed_temp_V_addr_29, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1207 'load' 'fixed_temp_V_load_29' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_106 : Operation 1208 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_29, i12* %fixed_buffer_V_addr_94, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1208 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_106 : Operation 1209 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_30 = load i12* %fixed_temp_V_addr_30, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1209 'load' 'fixed_temp_V_load_30' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_106 : Operation 1210 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_31 = load i12* %fixed_temp_V_addr_31, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1210 'load' 'fixed_temp_V_load_31' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 107 <SV = 54> <Delay = 4.08>
ST_107 : Operation 1211 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_30 = load i12* %fixed_temp_V_addr_30, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1211 'load' 'fixed_temp_V_load_30' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_107 : Operation 1212 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_30, i12* %fixed_buffer_V_addr_95, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1212 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_107 : Operation 1213 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_31 = load i12* %fixed_temp_V_addr_31, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1213 'load' 'fixed_temp_V_load_31' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_107 : Operation 1214 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_31, i12* %fixed_buffer_V_addr_96, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1214 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_107 : Operation 1215 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_32 = load i12* %fixed_temp_V_addr_32, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1215 'load' 'fixed_temp_V_load_32' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_107 : Operation 1216 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_33 = load i12* %fixed_temp_V_addr_33, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1216 'load' 'fixed_temp_V_load_33' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 108 <SV = 55> <Delay = 4.08>
ST_108 : Operation 1217 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_32 = load i12* %fixed_temp_V_addr_32, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1217 'load' 'fixed_temp_V_load_32' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_108 : Operation 1218 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_32, i12* %fixed_buffer_V_addr_97, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1218 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_108 : Operation 1219 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_33 = load i12* %fixed_temp_V_addr_33, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1219 'load' 'fixed_temp_V_load_33' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_108 : Operation 1220 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_33, i12* %fixed_buffer_V_addr_98, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1220 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_108 : Operation 1221 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_34 = load i12* %fixed_temp_V_addr_34, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1221 'load' 'fixed_temp_V_load_34' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_108 : Operation 1222 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_35 = load i12* %fixed_temp_V_addr_35, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1222 'load' 'fixed_temp_V_load_35' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 109 <SV = 56> <Delay = 4.08>
ST_109 : Operation 1223 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_34 = load i12* %fixed_temp_V_addr_34, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1223 'load' 'fixed_temp_V_load_34' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_109 : Operation 1224 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_34, i12* %fixed_buffer_V_addr_99, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1224 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_109 : Operation 1225 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_35 = load i12* %fixed_temp_V_addr_35, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1225 'load' 'fixed_temp_V_load_35' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_109 : Operation 1226 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_35, i12* %fixed_buffer_V_addr_100, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1226 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_109 : Operation 1227 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_36 = load i12* %fixed_temp_V_addr_36, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1227 'load' 'fixed_temp_V_load_36' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_109 : Operation 1228 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_37 = load i12* %fixed_temp_V_addr_37, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1228 'load' 'fixed_temp_V_load_37' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 110 <SV = 57> <Delay = 4.08>
ST_110 : Operation 1229 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_36 = load i12* %fixed_temp_V_addr_36, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1229 'load' 'fixed_temp_V_load_36' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_110 : Operation 1230 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_36, i12* %fixed_buffer_V_addr_101, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1230 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_110 : Operation 1231 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_37 = load i12* %fixed_temp_V_addr_37, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1231 'load' 'fixed_temp_V_load_37' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_110 : Operation 1232 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_37, i12* %fixed_buffer_V_addr_102, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1232 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_110 : Operation 1233 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_38 = load i12* %fixed_temp_V_addr_38, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1233 'load' 'fixed_temp_V_load_38' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_110 : Operation 1234 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_39 = load i12* %fixed_temp_V_addr_39, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1234 'load' 'fixed_temp_V_load_39' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 111 <SV = 58> <Delay = 4.08>
ST_111 : Operation 1235 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_38 = load i12* %fixed_temp_V_addr_38, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1235 'load' 'fixed_temp_V_load_38' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_111 : Operation 1236 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_38, i12* %fixed_buffer_V_addr_103, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1236 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_111 : Operation 1237 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_39 = load i12* %fixed_temp_V_addr_39, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1237 'load' 'fixed_temp_V_load_39' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_111 : Operation 1238 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_39, i12* %fixed_buffer_V_addr_104, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1238 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_111 : Operation 1239 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_40 = load i12* %fixed_temp_V_addr_40, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1239 'load' 'fixed_temp_V_load_40' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_111 : Operation 1240 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_41 = load i12* %fixed_temp_V_addr_41, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1240 'load' 'fixed_temp_V_load_41' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 112 <SV = 59> <Delay = 4.08>
ST_112 : Operation 1241 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_40 = load i12* %fixed_temp_V_addr_40, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1241 'load' 'fixed_temp_V_load_40' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_112 : Operation 1242 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_40, i12* %fixed_buffer_V_addr_105, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1242 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_112 : Operation 1243 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_41 = load i12* %fixed_temp_V_addr_41, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1243 'load' 'fixed_temp_V_load_41' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_112 : Operation 1244 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_41, i12* %fixed_buffer_V_addr_106, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1244 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_112 : Operation 1245 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_42 = load i12* %fixed_temp_V_addr_42, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1245 'load' 'fixed_temp_V_load_42' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_112 : Operation 1246 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_43 = load i12* %fixed_temp_V_addr_43, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1246 'load' 'fixed_temp_V_load_43' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 113 <SV = 60> <Delay = 4.08>
ST_113 : Operation 1247 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_42 = load i12* %fixed_temp_V_addr_42, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1247 'load' 'fixed_temp_V_load_42' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_113 : Operation 1248 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_42, i12* %fixed_buffer_V_addr_107, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1248 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_113 : Operation 1249 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_43 = load i12* %fixed_temp_V_addr_43, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1249 'load' 'fixed_temp_V_load_43' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_113 : Operation 1250 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_43, i12* %fixed_buffer_V_addr_108, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1250 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_113 : Operation 1251 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_44 = load i12* %fixed_temp_V_addr_44, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1251 'load' 'fixed_temp_V_load_44' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_113 : Operation 1252 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_45 = load i12* %fixed_temp_V_addr_45, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1252 'load' 'fixed_temp_V_load_45' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 114 <SV = 61> <Delay = 4.08>
ST_114 : Operation 1253 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_44 = load i12* %fixed_temp_V_addr_44, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1253 'load' 'fixed_temp_V_load_44' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_114 : Operation 1254 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_44, i12* %fixed_buffer_V_addr_109, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1254 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_114 : Operation 1255 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_45 = load i12* %fixed_temp_V_addr_45, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1255 'load' 'fixed_temp_V_load_45' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_114 : Operation 1256 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_45, i12* %fixed_buffer_V_addr_110, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1256 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_114 : Operation 1257 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_46 = load i12* %fixed_temp_V_addr_46, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1257 'load' 'fixed_temp_V_load_46' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_114 : Operation 1258 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_47 = load i12* %fixed_temp_V_addr_47, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1258 'load' 'fixed_temp_V_load_47' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 115 <SV = 62> <Delay = 4.08>
ST_115 : Operation 1259 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_46 = load i12* %fixed_temp_V_addr_46, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1259 'load' 'fixed_temp_V_load_46' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_115 : Operation 1260 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_46, i12* %fixed_buffer_V_addr_111, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1260 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_115 : Operation 1261 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_47 = load i12* %fixed_temp_V_addr_47, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1261 'load' 'fixed_temp_V_load_47' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_115 : Operation 1262 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_47, i12* %fixed_buffer_V_addr_112, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1262 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_115 : Operation 1263 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_48 = load i12* %fixed_temp_V_addr_48, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1263 'load' 'fixed_temp_V_load_48' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_115 : Operation 1264 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_49 = load i12* %fixed_temp_V_addr_49, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1264 'load' 'fixed_temp_V_load_49' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 116 <SV = 63> <Delay = 4.08>
ST_116 : Operation 1265 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_48 = load i12* %fixed_temp_V_addr_48, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1265 'load' 'fixed_temp_V_load_48' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_116 : Operation 1266 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_48, i12* %fixed_buffer_V_addr_113, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1266 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_116 : Operation 1267 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_49 = load i12* %fixed_temp_V_addr_49, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1267 'load' 'fixed_temp_V_load_49' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_116 : Operation 1268 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_49, i12* %fixed_buffer_V_addr_114, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1268 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_116 : Operation 1269 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_50 = load i12* %fixed_temp_V_addr_50, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1269 'load' 'fixed_temp_V_load_50' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_116 : Operation 1270 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_51 = load i12* %fixed_temp_V_addr_51, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1270 'load' 'fixed_temp_V_load_51' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 117 <SV = 64> <Delay = 4.08>
ST_117 : Operation 1271 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_50 = load i12* %fixed_temp_V_addr_50, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1271 'load' 'fixed_temp_V_load_50' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_117 : Operation 1272 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_50, i12* %fixed_buffer_V_addr_115, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1272 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_117 : Operation 1273 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_51 = load i12* %fixed_temp_V_addr_51, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1273 'load' 'fixed_temp_V_load_51' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_117 : Operation 1274 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_51, i12* %fixed_buffer_V_addr_116, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1274 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_117 : Operation 1275 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_52 = load i12* %fixed_temp_V_addr_52, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1275 'load' 'fixed_temp_V_load_52' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_117 : Operation 1276 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_53 = load i12* %fixed_temp_V_addr_53, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1276 'load' 'fixed_temp_V_load_53' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 118 <SV = 65> <Delay = 4.08>
ST_118 : Operation 1277 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_52 = load i12* %fixed_temp_V_addr_52, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1277 'load' 'fixed_temp_V_load_52' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_118 : Operation 1278 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_52, i12* %fixed_buffer_V_addr_117, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1278 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_118 : Operation 1279 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_53 = load i12* %fixed_temp_V_addr_53, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1279 'load' 'fixed_temp_V_load_53' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_118 : Operation 1280 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_53, i12* %fixed_buffer_V_addr_118, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1280 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_118 : Operation 1281 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_54 = load i12* %fixed_temp_V_addr_54, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1281 'load' 'fixed_temp_V_load_54' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_118 : Operation 1282 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_55 = load i12* %fixed_temp_V_addr_55, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1282 'load' 'fixed_temp_V_load_55' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 119 <SV = 66> <Delay = 4.08>
ST_119 : Operation 1283 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_54 = load i12* %fixed_temp_V_addr_54, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1283 'load' 'fixed_temp_V_load_54' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_119 : Operation 1284 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_54, i12* %fixed_buffer_V_addr_119, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1284 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_119 : Operation 1285 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_55 = load i12* %fixed_temp_V_addr_55, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1285 'load' 'fixed_temp_V_load_55' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_119 : Operation 1286 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_55, i12* %fixed_buffer_V_addr_120, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1286 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_119 : Operation 1287 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_56 = load i12* %fixed_temp_V_addr_56, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1287 'load' 'fixed_temp_V_load_56' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_119 : Operation 1288 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_57 = load i12* %fixed_temp_V_addr_57, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1288 'load' 'fixed_temp_V_load_57' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 120 <SV = 67> <Delay = 4.08>
ST_120 : Operation 1289 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_56 = load i12* %fixed_temp_V_addr_56, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1289 'load' 'fixed_temp_V_load_56' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_120 : Operation 1290 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_56, i12* %fixed_buffer_V_addr_121, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1290 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_120 : Operation 1291 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_57 = load i12* %fixed_temp_V_addr_57, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1291 'load' 'fixed_temp_V_load_57' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_120 : Operation 1292 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_57, i12* %fixed_buffer_V_addr_122, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1292 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_120 : Operation 1293 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_58 = load i12* %fixed_temp_V_addr_58, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1293 'load' 'fixed_temp_V_load_58' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_120 : Operation 1294 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_59 = load i12* %fixed_temp_V_addr_59, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1294 'load' 'fixed_temp_V_load_59' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 121 <SV = 68> <Delay = 4.08>
ST_121 : Operation 1295 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_58 = load i12* %fixed_temp_V_addr_58, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1295 'load' 'fixed_temp_V_load_58' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_121 : Operation 1296 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_58, i12* %fixed_buffer_V_addr_123, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1296 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_121 : Operation 1297 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_59 = load i12* %fixed_temp_V_addr_59, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1297 'load' 'fixed_temp_V_load_59' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_121 : Operation 1298 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_59, i12* %fixed_buffer_V_addr_124, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1298 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_121 : Operation 1299 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_60 = load i12* %fixed_temp_V_addr_60, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1299 'load' 'fixed_temp_V_load_60' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_121 : Operation 1300 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_61 = load i12* %fixed_temp_V_addr_61, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1300 'load' 'fixed_temp_V_load_61' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 122 <SV = 69> <Delay = 4.08>
ST_122 : Operation 1301 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_60 = load i12* %fixed_temp_V_addr_60, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1301 'load' 'fixed_temp_V_load_60' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_122 : Operation 1302 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_60, i12* %fixed_buffer_V_addr_125, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1302 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_122 : Operation 1303 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_61 = load i12* %fixed_temp_V_addr_61, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1303 'load' 'fixed_temp_V_load_61' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_122 : Operation 1304 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_61, i12* %fixed_buffer_V_addr_126, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1304 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_122 : Operation 1305 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_62 = load i12* %fixed_temp_V_addr_62, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1305 'load' 'fixed_temp_V_load_62' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_122 : Operation 1306 [2/2] (1.42ns)   --->   "%fixed_temp_V_load_63 = load i12* %fixed_temp_V_addr_63, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1306 'load' 'fixed_temp_V_load_63' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 123 <SV = 70> <Delay = 5.79>
ST_123 : Operation 1307 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_62 = load i12* %fixed_temp_V_addr_62, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1307 'load' 'fixed_temp_V_load_62' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_123 : Operation 1308 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_62, i12* %fixed_buffer_V_addr_127, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1308 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_123 : Operation 1309 [1/2] (1.42ns)   --->   "%fixed_temp_V_load_63 = load i12* %fixed_temp_V_addr_63, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1309 'load' 'fixed_temp_V_load_63' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_123 : Operation 1310 [1/1] (2.66ns)   --->   "store i12 %fixed_temp_V_load_63, i12* %fixed_buffer_V_addr_128, align 2" [cpp/accel/Accel.cpp:414]   --->   Operation 1310 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_123 : Operation 1311 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str23, i32 %tmp_1)" [cpp/accel/Accel.cpp:416]   --->   Operation 1311 'specregionend' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1312 [1/1] (0.00ns)   --->   "%ret_V = trunc i16 %o_index_V_4_read to i1" [cpp/accel/Accel.cpp:418]   --->   Operation 1312 'trunc' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1313 [1/1] (0.00ns)   --->   "%ret_V_s = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %o_index_V_4_read, i32 1, i32 15)" [cpp/accel/Accel.cpp:419]   --->   Operation 1313 'partselect' 'ret_V_s' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1314 [1/1] (0.00ns)   --->   "%ret_V_16 = zext i15 %ret_V_s to i16" [cpp/accel/Accel.cpp:419]   --->   Operation 1314 'zext' 'ret_V_16' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1315 [1/1] (1.16ns)   --->   "%add_ln420 = add i3 2, %log_slice_V" [cpp/accel/Accel.cpp:420]   --->   Operation 1315 'add' 'add_ln420' <Predicate = true> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln420 = zext i3 %add_ln420 to i4" [cpp/accel/Accel.cpp:420]   --->   Operation 1316 'zext' 'zext_ln420' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln420_1 = zext i3 %add_ln420 to i5" [cpp/accel/Accel.cpp:420]   --->   Operation 1317 'zext' 'zext_ln420_1' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1318 [1/1] (1.50ns)   --->   "%pool_width_V = shl i5 1, %zext_ln420_1" [cpp/accel/Accel.cpp:420]   --->   Operation 1318 'shl' 'pool_width_V' <Predicate = true> <Delay = 1.50> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1319 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i5 %words_per_image_V to i16" [cpp/accel/Accel.cpp:434]   --->   Operation 1319 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1320 [1/1] (5.79ns) (root node of the DSP)   --->   "%o_bank_offset_V = mul i16 %ret_V_16, %zext_ln209_1" [cpp/accel/Accel.cpp:434]   --->   Operation 1320 'mul' 'o_bank_offset_V' <Predicate = true> <Delay = 5.79> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 1321 [1/1] (0.64ns)   --->   "%icmp_ln879_17 = icmp eq i2 %norm_mode_V_read, 1" [cpp/accel/Accel.cpp:441]   --->   Operation 1321 'icmp' 'icmp_ln879_17' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1322 [1/1] (0.64ns)   --->   "%icmp_ln879_18 = icmp eq i2 %norm_mode_V_read, -2" [cpp/accel/Accel.cpp:444]   --->   Operation 1322 'icmp' 'icmp_ln879_18' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1323 [1/1] (0.00ns)   --->   "%o_bank_idx_V_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %o_index_V_4_read, i32 2)" [cpp/accel/Accel.cpp:472]   --->   Operation 1323 'bitselect' 'o_bank_idx_V_1' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1324 [1/1] (0.00ns)   --->   "%o_bank_offset_V_1 = call i13 @_ssdm_op_PartSelect.i13.i16.i32.i32(i16 %o_index_V_4_read, i32 3, i32 15)" [cpp/accel/Accel.cpp:473]   --->   Operation 1324 'partselect' 'o_bank_offset_V_1' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1325 [1/1] (0.00ns)   --->   "%o_bank_offset_V_2 = zext i13 %o_bank_offset_V_1 to i16" [cpp/accel/Accel.cpp:473]   --->   Operation 1325 'zext' 'o_bank_offset_V_2' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1326 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str27)" [cpp/accel/Accel.cpp:431]   --->   Operation 1326 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1327 [1/1] (1.06ns)   --->   "br label %16" [cpp/accel/Accel.cpp:437]   --->   Operation 1327 'br' <Predicate = true> <Delay = 1.06>

State 124 <SV = 71> <Delay = 2.66>
ST_124 : Operation 1328 [1/1] (0.00ns)   --->   "%p_Val2_0 = phi i64 [ undef, %LOOP_BATCH_NORM_begin ], [ %tmp_146, %17 ]" [cpp/accel/Accel.cpp:438]   --->   Operation 1328 'phi' 'p_Val2_0' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1329 [1/1] (0.00ns)   --->   "%p_01576_0_0 = phi i7 [ 0, %LOOP_BATCH_NORM_begin ], [ %add_ln700_17, %17 ]" [cpp/accel/Accel.cpp:437]   --->   Operation 1329 'phi' 'p_01576_0_0' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1330 [1/1] (1.18ns)   --->   "%icmp_ln437 = icmp eq i7 %p_01576_0_0, -64" [cpp/accel/Accel.cpp:437]   --->   Operation 1330 'icmp' 'icmp_ln437' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1331 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 1331 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1332 [1/1] (1.37ns)   --->   "%add_ln700_17 = add i7 %p_01576_0_0, 1" [cpp/accel/Accel.cpp:437]   --->   Operation 1332 'add' 'add_ln700_17' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1333 [1/1] (0.00ns)   --->   "br i1 %icmp_ln437, label %15, label %17" [cpp/accel/Accel.cpp:437]   --->   Operation 1333 'br' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i7 %p_01576_0_0 to i64" [cpp/accel/Accel.cpp:438]   --->   Operation 1334 'zext' 'zext_ln544' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_124 : Operation 1335 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_129 = getelementptr [2048 x i12]* %fixed_buffer_V, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:438]   --->   Operation 1335 'getelementptr' 'fixed_buffer_V_addr_129' <Predicate = (!icmp_ln437)> <Delay = 0.00>
ST_124 : Operation 1336 [2/2] (2.66ns)   --->   "%fixed_buffer_V_load_65 = load i12* %fixed_buffer_V_addr_129, align 2" [cpp/accel/Accel.cpp:438]   --->   Operation 1336 'load' 'fixed_buffer_V_load_65' <Predicate = (!icmp_ln437)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_124 : Operation 1337 [1/1] (0.00ns)   --->   "%outword_V_load = load i64* @outword_V, align 8" [cpp/accel/Accel.cpp:477]   --->   Operation 1337 'load' 'outword_V_load' <Predicate = (icmp_ln437)> <Delay = 0.00>
ST_124 : Operation 1338 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_17, label %14, label %18" [cpp/accel/Accel.cpp:441]   --->   Operation 1338 'br' <Predicate = (icmp_ln437)> <Delay = 0.00>
ST_124 : Operation 1339 [1/1] (1.19ns)   --->   "br i1 %icmp_ln879_18, label %.preheader3426.0.preheader, label %LOOP_BATCH_NORM_end" [cpp/accel/Accel.cpp:444]   --->   Operation 1339 'br' <Predicate = (icmp_ln437 & !icmp_ln879_17)> <Delay = 1.19>
ST_124 : Operation 1340 [1/1] (0.00ns)   --->   "%p_Val2_13_0 = alloca i32"   --->   Operation 1340 'alloca' 'p_Val2_13_0' <Predicate = (icmp_ln437 & !icmp_ln879_17 & icmp_ln879_18)> <Delay = 0.00>
ST_124 : Operation 1341 [1/1] (1.06ns)   --->   "br label %.preheader3426.0" [cpp/accel/Accel.cpp:447]   --->   Operation 1341 'br' <Predicate = (icmp_ln437 & !icmp_ln879_17 & icmp_ln879_18)> <Delay = 1.06>
ST_124 : Operation 1342 [1/1] (1.12ns)   --->   "store i64 %p_Val2_0, i64* @outword_V, align 8" [cpp/accel/Accel.cpp:442]   --->   Operation 1342 'store' <Predicate = (icmp_ln437 & icmp_ln879_17)> <Delay = 1.12>
ST_124 : Operation 1343 [1/1] (1.19ns)   --->   "br label %LOOP_BATCH_NORM_end" [cpp/accel/Accel.cpp:443]   --->   Operation 1343 'br' <Predicate = (icmp_ln437 & icmp_ln879_17)> <Delay = 1.19>

State 125 <SV = 72> <Delay = 4.16>
ST_125 : Operation 1344 [1/1] (0.00ns)   --->   "%zext_ln555 = zext i7 %p_01576_0_0 to i32" [cpp/accel/Accel.cpp:438]   --->   Operation 1344 'zext' 'zext_ln555' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1345 [1/2] (2.66ns)   --->   "%fixed_buffer_V_load_65 = load i12* %fixed_buffer_V_addr_129, align 2" [cpp/accel/Accel.cpp:438]   --->   Operation 1345 'load' 'fixed_buffer_V_load_65' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_125 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln816 = sext i12 %fixed_buffer_V_load_65 to i16" [cpp/accel/Accel.cpp:438]   --->   Operation 1346 'sext' 'sext_ln816' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1347 [1/1] (1.49ns)   --->   "%icmp_ln816 = icmp slt i16 %sext_ln816, %nc_V_read" [cpp/accel/Accel.cpp:438]   --->   Operation 1347 'icmp' 'icmp_ln816' <Predicate = true> <Delay = 1.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1348 [1/1] (0.00ns)   --->   "%zext_ln816 = zext i1 %icmp_ln816 to i32" [cpp/accel/Accel.cpp:438]   --->   Operation 1348 'zext' 'zext_ln816' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1349 [1/1] (0.00ns)   --->   "%tmp_146 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i32(i64 %p_Val2_0, i32 %zext_ln555, i32 %zext_ln816)" [cpp/accel/Accel.cpp:438]   --->   Operation 1349 'bitset' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1350 [1/1] (0.00ns)   --->   "br label %16" [cpp/accel/Accel.cpp:437]   --->   Operation 1350 'br' <Predicate = true> <Delay = 0.00>

State 126 <SV = 72> <Delay = 1.35>
ST_126 : Operation 1351 [1/1] (0.00ns)   --->   "%p_01698_0_0 = phi i6 [ %add_ln700_21, %21 ], [ 0, %.preheader3426.0.preheader ]" [cpp/accel/Accel.cpp:447]   --->   Operation 1351 'phi' 'p_01698_0_0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1352 [1/1] (1.15ns)   --->   "%icmp_ln447 = icmp eq i6 %p_01698_0_0, -32" [cpp/accel/Accel.cpp:447]   --->   Operation 1352 'icmp' 'icmp_ln447' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1353 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 1353 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1354 [1/1] (1.35ns)   --->   "%add_ln700_21 = add i6 %p_01698_0_0, 1" [cpp/accel/Accel.cpp:447]   --->   Operation 1354 'add' 'add_ln700_21' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1355 [1/1] (0.00ns)   --->   "br i1 %icmp_ln447, label %.preheader.0.preheader, label %21" [cpp/accel/Accel.cpp:447]   --->   Operation 1355 'br' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1356 [1/1] (0.00ns)   --->   "%p_Val2_13_0_load = load i32* %p_Val2_13_0" [cpp/accel/Accel.cpp:448]   --->   Operation 1356 'load' 'p_Val2_13_0_load' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_126 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln555_1 = zext i6 %p_01698_0_0 to i32" [cpp/accel/Accel.cpp:448]   --->   Operation 1357 'zext' 'zext_ln555_1' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_126 : Operation 1358 [1/1] (0.00ns)   --->   "%shl_ln555 = shl i6 %p_01698_0_0, 1" [cpp/accel/Accel.cpp:448]   --->   Operation 1358 'shl' 'shl_ln555' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_126 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node and_ln448)   --->   "%zext_ln555_4 = zext i6 %shl_ln555 to i32" [cpp/accel/Accel.cpp:448]   --->   Operation 1359 'zext' 'zext_ln555_4' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_126 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node and_ln448)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_0, i32 %zext_ln555_4)" [cpp/accel/Accel.cpp:448]   --->   Operation 1360 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_126 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node and_ln448)   --->   "%or_ln555 = or i6 %shl_ln555, 1" [cpp/accel/Accel.cpp:448]   --->   Operation 1361 'or' 'or_ln555' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_126 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node and_ln448)   --->   "%zext_ln555_5 = zext i6 %or_ln555 to i32" [cpp/accel/Accel.cpp:448]   --->   Operation 1362 'zext' 'zext_ln555_5' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_126 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node and_ln448)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_0, i32 %zext_ln555_5)" [cpp/accel/Accel.cpp:448]   --->   Operation 1363 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_126 : Operation 1364 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln448 = and i1 %p_Result_1, %p_Result_2" [cpp/accel/Accel.cpp:448]   --->   Operation 1364 'and' 'and_ln448' <Predicate = (!icmp_ln447)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1365 [1/1] (0.00ns)   --->   "%zext_ln816_1 = zext i1 %and_ln448 to i32" [cpp/accel/Accel.cpp:448]   --->   Operation 1365 'zext' 'zext_ln816_1' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_126 : Operation 1366 [1/1] (0.00ns)   --->   "%tmp_148 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i32(i32 %p_Val2_13_0_load, i32 %zext_ln555_1, i32 %zext_ln816_1)" [cpp/accel/Accel.cpp:448]   --->   Operation 1366 'bitset' 'tmp_148' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_126 : Operation 1367 [1/1] (0.00ns)   --->   "store i32 %tmp_148, i32* %p_Val2_13_0" [cpp/accel/Accel.cpp:447]   --->   Operation 1367 'store' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_126 : Operation 1368 [1/1] (0.00ns)   --->   "br label %.preheader3426.0" [cpp/accel/Accel.cpp:447]   --->   Operation 1368 'br' <Predicate = (!icmp_ln447)> <Delay = 0.00>
ST_126 : Operation 1369 [1/1] (1.06ns)   --->   "br label %.preheader.0" [cpp/accel/Accel.cpp:452]   --->   Operation 1369 'br' <Predicate = (icmp_ln447)> <Delay = 1.06>

State 127 <SV = 73> <Delay = 5.32>
ST_127 : Operation 1370 [1/1] (0.00ns)   --->   "%p_Val2_16_0 = phi i64 [ %tmp_151, %_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0 ], [ undef, %.preheader.0.preheader ]" [cpp/accel/Accel.cpp:459]   --->   Operation 1370 'phi' 'p_Val2_16_0' <Predicate = (!icmp_ln879_17 & icmp_ln879_18)> <Delay = 0.00>
ST_127 : Operation 1371 [1/1] (0.00ns)   --->   "%p_Val2_21_0 = phi i5 [ %add_ln700_22, %_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0 ], [ 0, %.preheader.0.preheader ]" [cpp/accel/Accel.cpp:452]   --->   Operation 1371 'phi' 'p_Val2_21_0' <Predicate = (!icmp_ln879_17 & icmp_ln879_18)> <Delay = 0.00>
ST_127 : Operation 1372 [1/1] (1.11ns)   --->   "%icmp_ln887_10 = icmp eq i5 %p_Val2_21_0, -16" [cpp/accel/Accel.cpp:452]   --->   Operation 1372 'icmp' 'icmp_ln887_10' <Predicate = (!icmp_ln879_17 & icmp_ln879_18)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1373 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 1373 'speclooptripcount' 'empty_66' <Predicate = (!icmp_ln879_17 & icmp_ln879_18)> <Delay = 0.00>
ST_127 : Operation 1374 [1/1] (1.33ns)   --->   "%add_ln700_22 = add i5 %p_Val2_21_0, 1" [cpp/accel/Accel.cpp:452]   --->   Operation 1374 'add' 'add_ln700_22' <Predicate = (!icmp_ln879_17 & icmp_ln879_18)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1375 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_10, label %20, label %_ZNK11ap_int_baseILi6ELb0EErsILi33EEE7ap_uintILi6EERKS_IXT_ELb1EE.exit.0" [cpp/accel/Accel.cpp:452]   --->   Operation 1375 'br' <Predicate = (!icmp_ln879_17 & icmp_ln879_18)> <Delay = 0.00>
ST_127 : Operation 1376 [1/1] (0.00ns)   --->   "%p_Val2_13_0_load_1 = load i32* %p_Val2_13_0" [cpp/accel/Accel.cpp:459]   --->   Operation 1376 'load' 'p_Val2_13_0_load_1' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.00>
ST_127 : Operation 1377 [1/1] (0.00ns)   --->   "%zext_ln790 = zext i5 %p_Val2_21_0 to i32" [cpp/accel/Accel.cpp:454]   --->   Operation 1377 'zext' 'zext_ln790' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.00>
ST_127 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node add_ln209)   --->   "%trunc_ln808 = trunc i5 %p_Val2_21_0 to i4" [cpp/accel/Accel.cpp:454]   --->   Operation 1378 'trunc' 'trunc_ln808' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.00>
ST_127 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node add_ln209)   --->   "%lshr_ln808 = lshr i4 %trunc_ln808, %zext_ln420" [cpp/accel/Accel.cpp:454]   --->   Operation 1379 'lshr' 'lshr_ln808' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node add_ln209)   --->   "%zext_ln802 = zext i4 %lshr_ln808 to i5" [cpp/accel/Accel.cpp:454]   --->   Operation 1380 'zext' 'zext_ln802' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.00>
ST_127 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node add_ln209)   --->   "%shl_ln790 = shl i5 %zext_ln802, %zext_ln233" [cpp/accel/Accel.cpp:455]   --->   Operation 1381 'shl' 'shl_ln790' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1382 [1/1] (1.16ns)   --->   "%sub_ln647 = sub i3 -4, %log_slice_V" [cpp/accel/Accel.cpp:455]   --->   Operation 1382 'sub' 'sub_ln647' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 1.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node add_ln209)   --->   "%zext_ln647 = zext i3 %sub_ln647 to i6" [cpp/accel/Accel.cpp:455]   --->   Operation 1383 'zext' 'zext_ln647' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.00>
ST_127 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node add_ln209)   --->   "%lshr_ln647 = lshr i6 -1, %zext_ln647" [cpp/accel/Accel.cpp:455]   --->   Operation 1384 'lshr' 'lshr_ln647' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1385 [1/1] (0.00ns) (grouped into LUT with out node add_ln209)   --->   "%trunc_ln647 = trunc i6 %lshr_ln647 to i5" [cpp/accel/Accel.cpp:455]   --->   Operation 1385 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.00>
ST_127 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node add_ln209)   --->   "%and_ln209 = and i5 %p_Val2_21_0, %trunc_ln647" [cpp/accel/Accel.cpp:455]   --->   Operation 1386 'and' 'and_ln209' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1387 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln209 = add i5 %shl_ln790, %and_ln209" [cpp/accel/Accel.cpp:455]   --->   Operation 1387 'add' 'add_ln209' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1388 [1/1] (1.33ns)   --->   "%add_ln209_1 = add i5 %add_ln209, %pool_width_V" [cpp/accel/Accel.cpp:456]   --->   Operation 1388 'add' 'add_ln209_1' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1389 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i5(i32 %p_Val2_13_0_load_1, i5 %add_ln209)" [cpp/accel/Accel.cpp:459]   --->   Operation 1389 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.00>
ST_127 : Operation 1390 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i5(i32 %p_Val2_13_0_load_1, i5 %add_ln209_1)" [cpp/accel/Accel.cpp:459]   --->   Operation 1390 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.00>
ST_127 : Operation 1391 [1/1] (0.61ns)   --->   "%and_ln459 = and i1 %p_Result_5, %p_Result_6" [cpp/accel/Accel.cpp:459]   --->   Operation 1391 'and' 'and_ln459' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1392 [1/1] (0.00ns)   --->   "%zext_ln816_2 = zext i1 %and_ln459 to i32" [cpp/accel/Accel.cpp:459]   --->   Operation 1392 'zext' 'zext_ln816_2' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.00>
ST_127 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_151 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i32(i64 %p_Val2_16_0, i32 %zext_ln790, i32 %zext_ln816_2)" [cpp/accel/Accel.cpp:459]   --->   Operation 1393 'bitset' 'tmp_151' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.00>
ST_127 : Operation 1394 [1/1] (0.00ns)   --->   "br label %.preheader.0" [cpp/accel/Accel.cpp:452]   --->   Operation 1394 'br' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & !icmp_ln887_10)> <Delay = 0.00>
ST_127 : Operation 1395 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %22, label %19" [cpp/accel/Accel.cpp:466]   --->   Operation 1395 'br' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & icmp_ln887_10)> <Delay = 0.00>
ST_127 : Operation 1396 [1/1] (0.00ns)   --->   "%lshr_ln = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %o_bank_offset_V, i32 2, i32 15)" [cpp/accel/Accel.cpp:467]   --->   Operation 1396 'partselect' 'lshr_ln' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & icmp_ln887_10 & !icmp_ln883)> <Delay = 0.00>
ST_127 : Operation 1397 [1/1] (0.00ns)   --->   "%zext_ln702 = zext i14 %lshr_ln to i16" [cpp/accel/Accel.cpp:467]   --->   Operation 1397 'zext' 'zext_ln702' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & icmp_ln887_10 & !icmp_ln883)> <Delay = 0.00>
ST_127 : Operation 1398 [1/1] (1.12ns)   --->   "store i64 %p_Val2_16_0, i64* @outword_V, align 8" [cpp/accel/Accel.cpp:468]   --->   Operation 1398 'store' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & icmp_ln887_10 & !icmp_ln883)> <Delay = 1.12>
ST_127 : Operation 1399 [1/1] (1.19ns)   --->   "br label %LOOP_BATCH_NORM_end" [cpp/accel/Accel.cpp:469]   --->   Operation 1399 'br' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & icmp_ln887_10 & !icmp_ln883)> <Delay = 1.19>
ST_127 : Operation 1400 [1/1] (0.00ns)   --->   "%trunc_ln = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %outword_V_load, i32 16, i32 63)" [cpp/accel/Accel.cpp:470]   --->   Operation 1400 'partselect' 'trunc_ln' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & icmp_ln887_10 & icmp_ln883)> <Delay = 0.00>
ST_127 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln1527 = sext i48 %trunc_ln to i64" [cpp/accel/Accel.cpp:470]   --->   Operation 1401 'sext' 'sext_ln1527' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & icmp_ln887_10 & icmp_ln883)> <Delay = 0.00>
ST_127 : Operation 1402 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i64 %p_Val2_16_0 to i16" [cpp/accel/Accel.cpp:471]   --->   Operation 1402 'trunc' 'trunc_ln647_1' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & icmp_ln887_10 & icmp_ln883)> <Delay = 0.00>
ST_127 : Operation 1403 [1/1] (0.00ns)   --->   "%p_Result_9 = call i64 @llvm.part.set.i64.i16(i64 %sext_ln1527, i16 %trunc_ln647_1, i32 48, i32 63)" [cpp/accel/Accel.cpp:471]   --->   Operation 1403 'partset' 'p_Result_9' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & icmp_ln887_10 & icmp_ln883)> <Delay = 0.00>
ST_127 : Operation 1404 [1/1] (1.12ns)   --->   "store i64 %p_Result_9, i64* @outword_V, align 8" [cpp/accel/Accel.cpp:471]   --->   Operation 1404 'store' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & icmp_ln887_10 & icmp_ln883)> <Delay = 1.12>
ST_127 : Operation 1405 [1/1] (1.19ns)   --->   "br label %LOOP_BATCH_NORM_end"   --->   Operation 1405 'br' <Predicate = (!icmp_ln879_17 & icmp_ln879_18 & icmp_ln887_10 & icmp_ln883)> <Delay = 1.19>
ST_127 : Operation 1406 [1/1] (0.00ns)   --->   "%outword_V_loc_0 = phi i64 [ %p_Val2_0, %14 ], [ %p_Result_9, %22 ], [ %p_Val2_16_0, %19 ], [ %outword_V_load, %18 ]" [cpp/accel/Accel.cpp:438]   --->   Operation 1406 'phi' 'outword_V_loc_0' <Predicate = (icmp_ln887_10) | (!icmp_ln879_18) | (icmp_ln879_17)> <Delay = 0.00>
ST_127 : Operation 1407 [1/1] (0.00ns)   --->   "%p_02221_2_0 = phi i1 [ %ret_V, %14 ], [ %o_bank_idx_V_1, %22 ], [ %ret_V, %19 ], [ %ret_V, %18 ]"   --->   Operation 1407 'phi' 'p_02221_2_0' <Predicate = (icmp_ln887_10) | (!icmp_ln879_18) | (icmp_ln879_17)> <Delay = 0.00>
ST_127 : Operation 1408 [1/1] (0.00ns)   --->   "%p_02183_2_0 = phi i16 [ %o_bank_offset_V, %14 ], [ %o_bank_offset_V_2, %22 ], [ %zext_ln702, %19 ], [ %o_bank_offset_V, %18 ]"   --->   Operation 1408 'phi' 'p_02183_2_0' <Predicate = (icmp_ln887_10) | (!icmp_ln879_18) | (icmp_ln879_17)> <Delay = 0.00>
ST_127 : Operation 1409 [1/1] (0.00ns)   --->   "%trunc_ln180_2 = trunc i16 %p_02183_2_0 to i14" [cpp/accel/Accel.cpp:477]   --->   Operation 1409 'trunc' 'trunc_ln180_2' <Predicate = (icmp_ln887_10) | (!icmp_ln879_18) | (icmp_ln879_17)> <Delay = 0.00>
ST_127 : Operation 1410 [1/1] (0.00ns)   --->   "%tmp_153 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %d_o_idx_V_read, i1 %p_02221_2_0, i10 0)" [cpp/accel/Accel.cpp:477]   --->   Operation 1410 'bitconcatenate' 'tmp_153' <Predicate = (icmp_ln887_10) | (!icmp_ln879_18) | (icmp_ln879_17)> <Delay = 0.00>
ST_127 : Operation 1411 [1/1] (0.00ns)   --->   "%zext_ln180_45 = zext i12 %tmp_153 to i14" [cpp/accel/Accel.cpp:477]   --->   Operation 1411 'zext' 'zext_ln180_45' <Predicate = (icmp_ln887_10) | (!icmp_ln879_18) | (icmp_ln879_17)> <Delay = 0.00>
ST_127 : Operation 1412 [1/1] (1.46ns)   --->   "%add_ln180_25 = add i14 %trunc_ln180_2, %zext_ln180_45" [cpp/accel/Accel.cpp:477]   --->   Operation 1412 'add' 'add_ln180_25' <Predicate = (icmp_ln887_10) | (!icmp_ln879_18) | (icmp_ln879_17)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1413 [1/1] (0.00ns)   --->   "%zext_ln180_46 = zext i14 %add_ln180_25 to i64" [cpp/accel/Accel.cpp:477]   --->   Operation 1413 'zext' 'zext_ln180_46' <Predicate = (icmp_ln887_10) | (!icmp_ln879_18) | (icmp_ln879_17)> <Delay = 0.00>
ST_127 : Operation 1414 [1/1] (0.00ns)   --->   "%dmem_V_3_addr_1 = getelementptr [4096 x i64]* %dmem_V_4, i64 0, i64 %zext_ln180_46" [cpp/accel/Accel.cpp:477]   --->   Operation 1414 'getelementptr' 'dmem_V_3_addr_1' <Predicate = (icmp_ln887_10) | (!icmp_ln879_18) | (icmp_ln879_17)> <Delay = 0.00>
ST_127 : Operation 1415 [1/1] (2.66ns)   --->   "store i64 %outword_V_loc_0, i64* %dmem_V_3_addr_1, align 8" [cpp/accel/Accel.cpp:477]   --->   Operation 1415 'store' <Predicate = (icmp_ln887_10) | (!icmp_ln879_18) | (icmp_ln879_17)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_127 : Operation 1416 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str27, i32 %tmp_3)" [cpp/accel/Accel.cpp:478]   --->   Operation 1416 'specregionend' 'empty_64' <Predicate = (icmp_ln887_10) | (!icmp_ln879_18) | (icmp_ln879_17)> <Delay = 0.00>
ST_127 : Operation 1417 [1/1] (0.00ns)   --->   "ret void" [cpp/accel/Accel.cpp:479]   --->   Operation 1417 'ret' <Predicate = (icmp_ln887_10) | (!icmp_ln879_18) | (icmp_ln879_17)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12ns, clock uncertainty: 1.5ns.

 <State 1>: 5.18ns
The critical path consists of the following:
	wire read on port 'width_mode_V' [11]  (0 ns)
	'add' operation ('log_width.V', cpp/accel/Accel.cpp:211) [90]  (1.16 ns)
	'shl' operation ('shl_ln243', cpp/accel/Accel.cpp:243) [96]  (1.51 ns)
	'icmp' operation ('icmp_ln879', cpp/accel/Accel.cpp:252) [106]  (1.08 ns)
	'store' operation ('store_ln252', cpp/accel/Accel.cpp:252) of variable 'icmp_ln879', cpp/accel/Accel.cpp:252 on array 'rb', cpp/accel/Accel.cpp:234 [108]  (1.43 ns)

 <State 2>: 2.04ns
The critical path consists of the following:
	'xor' operation ('xor_ln879_1', cpp/accel/Accel.cpp:251) [117]  (0.616 ns)
	'store' operation ('store_ln251', cpp/accel/Accel.cpp:251) of variable 'xor_ln879_1', cpp/accel/Accel.cpp:251 on array 'lb', cpp/accel/Accel.cpp:233 [119]  (1.43 ns)

 <State 3>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('lb_addr_4', cpp/accel/Accel.cpp:251) [137]  (0 ns)
	'store' operation ('store_ln251', cpp/accel/Accel.cpp:251) of variable 'icmp_ln879_8', cpp/accel/Accel.cpp:251 on array 'lb', cpp/accel/Accel.cpp:233 [138]  (1.43 ns)

 <State 4>: 1.51ns
The critical path consists of the following:
	'shl' operation ('val', cpp/accel/Accel.cpp:212) [93]  (1.51 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', cpp/accel/Accel.cpp:257) [172]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr', cpp/accel/Accel.cpp:261) [180]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [370]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_1', cpp/accel/Accel.cpp:261) [184]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_2', cpp/accel/Accel.cpp:261) [186]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [372]  (2.66 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_3', cpp/accel/Accel.cpp:261) [190]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_5', cpp/accel/Accel.cpp:261) [192]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [374]  (2.66 ns)

 <State 8>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_5', cpp/accel/Accel.cpp:261) [196]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_6', cpp/accel/Accel.cpp:261) [198]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [376]  (2.66 ns)

 <State 9>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_7', cpp/accel/Accel.cpp:261) [202]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_8', cpp/accel/Accel.cpp:261) [204]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [378]  (2.66 ns)

 <State 10>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_9', cpp/accel/Accel.cpp:261) [208]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_10', cpp/accel/Accel.cpp:261) [210]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [380]  (2.66 ns)

 <State 11>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_11', cpp/accel/Accel.cpp:261) [214]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_12', cpp/accel/Accel.cpp:261) [216]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [382]  (2.66 ns)

 <State 12>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_13', cpp/accel/Accel.cpp:261) [220]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_14', cpp/accel/Accel.cpp:261) [222]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [384]  (2.66 ns)

 <State 13>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_15', cpp/accel/Accel.cpp:261) [226]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_16', cpp/accel/Accel.cpp:261) [228]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [386]  (2.66 ns)

 <State 14>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_17', cpp/accel/Accel.cpp:261) [232]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_29', cpp/accel/Accel.cpp:261) [234]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [388]  (2.66 ns)

 <State 15>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_19', cpp/accel/Accel.cpp:261) [238]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_20', cpp/accel/Accel.cpp:261) [240]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [390]  (2.66 ns)

 <State 16>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_21', cpp/accel/Accel.cpp:261) [244]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_22', cpp/accel/Accel.cpp:261) [246]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [392]  (2.66 ns)

 <State 17>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_23', cpp/accel/Accel.cpp:261) [250]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_24', cpp/accel/Accel.cpp:261) [252]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [394]  (2.66 ns)

 <State 18>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_25', cpp/accel/Accel.cpp:261) [256]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_26', cpp/accel/Accel.cpp:261) [258]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [396]  (2.66 ns)

 <State 19>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_27', cpp/accel/Accel.cpp:261) [262]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_28', cpp/accel/Accel.cpp:261) [264]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [398]  (2.66 ns)

 <State 20>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_29', cpp/accel/Accel.cpp:261) [268]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_30', cpp/accel/Accel.cpp:261) [270]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [400]  (2.66 ns)

 <State 21>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_31', cpp/accel/Accel.cpp:261) [274]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_32', cpp/accel/Accel.cpp:261) [276]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [402]  (2.66 ns)

 <State 22>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_33', cpp/accel/Accel.cpp:261) [280]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_34', cpp/accel/Accel.cpp:261) [282]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [404]  (2.66 ns)

 <State 23>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_35', cpp/accel/Accel.cpp:261) [286]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_36', cpp/accel/Accel.cpp:261) [288]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [406]  (2.66 ns)

 <State 24>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_37', cpp/accel/Accel.cpp:261) [292]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_38', cpp/accel/Accel.cpp:261) [294]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [408]  (2.66 ns)

 <State 25>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_39', cpp/accel/Accel.cpp:261) [298]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_40', cpp/accel/Accel.cpp:261) [300]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [410]  (2.66 ns)

 <State 26>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_41', cpp/accel/Accel.cpp:261) [304]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_42', cpp/accel/Accel.cpp:261) [306]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [412]  (2.66 ns)

 <State 27>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_43', cpp/accel/Accel.cpp:261) [310]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_44', cpp/accel/Accel.cpp:261) [312]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [414]  (2.66 ns)

 <State 28>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_45', cpp/accel/Accel.cpp:261) [316]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_46', cpp/accel/Accel.cpp:261) [318]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [416]  (2.66 ns)

 <State 29>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_47', cpp/accel/Accel.cpp:261) [322]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_48', cpp/accel/Accel.cpp:261) [324]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [418]  (2.66 ns)

 <State 30>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_49', cpp/accel/Accel.cpp:261) [328]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_50', cpp/accel/Accel.cpp:261) [330]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [420]  (2.66 ns)

 <State 31>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_51', cpp/accel/Accel.cpp:261) [334]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_52', cpp/accel/Accel.cpp:261) [336]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [422]  (2.66 ns)

 <State 32>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_53', cpp/accel/Accel.cpp:261) [340]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_54', cpp/accel/Accel.cpp:261) [342]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [424]  (2.66 ns)

 <State 33>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_55', cpp/accel/Accel.cpp:261) [346]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_56', cpp/accel/Accel.cpp:261) [348]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [426]  (2.66 ns)

 <State 34>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_57', cpp/accel/Accel.cpp:261) [352]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_58', cpp/accel/Accel.cpp:261) [354]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [428]  (2.66 ns)

 <State 35>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_59', cpp/accel/Accel.cpp:261) [358]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_60', cpp/accel/Accel.cpp:261) [360]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [430]  (2.66 ns)

 <State 36>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln180_61', cpp/accel/Accel.cpp:261) [364]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_62', cpp/accel/Accel.cpp:261) [366]  (0 ns)
	'store' operation ('store_ln261', cpp/accel/Accel.cpp:261) of constant 0 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [432]  (2.66 ns)

 <State 37>: 2.66ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [758]  (2.66 ns)

 <State 38>: 4.13ns
The critical path consists of the following:
	'phi' operation ('phi_mul', cpp/accel/Accel.cpp:301) with incoming values : ('add_ln808_1', cpp/accel/Accel.cpp:301) [466]  (0 ns)
	'add' operation ('add_ln808', cpp/accel/Accel.cpp:301) [478]  (1.46 ns)
	'getelementptr' operation ('wt_mem_V_3_addr', cpp/accel/Accel.cpp:301) [480]  (0 ns)
	'load' operation ('wt_mem_V_3_load', cpp/accel/Accel.cpp:301) on array 'wt_mem_V_4' [482]  (2.66 ns)

 <State 39>: 6.47ns
The critical path consists of the following:
	'load' operation ('wt_mem_V_3_load', cpp/accel/Accel.cpp:301) on array 'wt_mem_V_4' [482]  (2.66 ns)
	'ashr' operation ('wt_word_buffer[0].V', cpp/accel/Accel.cpp:301) [484]  (3.03 ns)
	'select' operation ('wt_word_buffer[1].V', cpp/accel/Accel.cpp:301) [486]  (0.775 ns)

 <State 40>: 1.32ns
The critical path consists of the following:
	'phi' operation ('p_0570_0_0', cpp/accel/Accel.cpp:317) with incoming values : ('add_ln700_20', cpp/accel/Accel.cpp:317) [501]  (0 ns)
	'sub' operation ('sub_ln180', cpp/accel/Accel.cpp:321) [514]  (1.32 ns)

 <State 41>: 2.69ns
The critical path consists of the following:
	'phi' operation ('p_0560_0_0', cpp/accel/Accel.cpp:318) with incoming values : ('add_ln700_23', cpp/accel/Accel.cpp:318) [520]  (0 ns)
	'add' operation ('add_ln180', cpp/accel/Accel.cpp:321) [527]  (1.34 ns)
	'sub' operation ('sub_ln180_2', cpp/accel/Accel.cpp:321) [529]  (1.36 ns)

 <State 42>: 2.78ns
The critical path consists of the following:
	'phi' operation ('p_0709_0_0', cpp/accel/Accel.cpp:319) with incoming values : ('add_ln700_24', cpp/accel/Accel.cpp:319) [536]  (0 ns)
	'add' operation ('add_ln180_21', cpp/accel/Accel.cpp:321) [543]  (1.36 ns)
	'getelementptr' operation ('conv_params_V_addr', cpp/accel/Accel.cpp:321) [545]  (0 ns)
	'store' operation ('store_ln321', cpp/accel/Accel.cpp:321) of variable 'p_Result_s', cpp/accel/Accel.cpp:321 on array 'conv_params.V', cpp/accel/Accel.cpp:225 [550]  (1.43 ns)

 <State 43>: 3.67ns
The critical path consists of the following:
	'phi' operation ('p_0783_0_0', cpp/accel/Accel.cpp:336) with incoming values : ('add_ln700_25', cpp/accel/Accel.cpp:336) [567]  (0 ns)
	'add' operation ('add_ln337', cpp/accel/Accel.cpp:337) [576]  (1 ns)
	'getelementptr' operation ('dmem_V_3_addr', cpp/accel/Accel.cpp:337) [579]  (0 ns)
	'load' operation ('dmem_V_3_load', cpp/accel/Accel.cpp:337) on array 'dmem_V_4' [582]  (2.66 ns)

 <State 44>: 2.66ns
The critical path consists of the following:
	'load' operation ('dmem_V_3_load', cpp/accel/Accel.cpp:337) on array 'dmem_V_4' [582]  (2.66 ns)

 <State 45>: 4.15ns
The critical path consists of the following:
	'phi' operation ('p_0728_0_0', cpp/accel/Accel.cpp:338) with incoming values : ('add_ln700_27', cpp/accel/Accel.cpp:338) [585]  (0 ns)
	'add' operation ('add_ln180_22', cpp/accel/Accel.cpp:344) [592]  (1.34 ns)
	'add' operation ('add_ln180_23', cpp/accel/Accel.cpp:344) [596]  (1.4 ns)
	'add' operation ('add_ln180_24', cpp/accel/Accel.cpp:346) [599]  (1.4 ns)

 <State 46>: 4.19ns
The critical path consists of the following:
	'phi' operation ('p_0718_0_0', cpp/accel/Accel.cpp:341) with incoming values : ('add_ln1353', cpp/accel/Accel.cpp:341) [606]  (0 ns)
	'add' operation ('add_ln1353', cpp/accel/Accel.cpp:341) [609]  (1.32 ns)
	'add' operation ('add_ln180_26', cpp/accel/Accel.cpp:341) [613]  (1.4 ns)
	'getelementptr' operation ('word_buffer_V_addr', cpp/accel/Accel.cpp:341) [615]  (0 ns)
	'store' operation ('store_ln341', cpp/accel/Accel.cpp:341) of variable 'select_ln57', cpp/accel/Accel.cpp:57->cpp/accel/Accel.cpp:341 on array 'word_buffer.V', cpp/accel/Accel.cpp:229 [620]  (1.47 ns)

 <State 47>: 2.84ns
The critical path consists of the following:
	'phi' operation ('p_01092_0_0', cpp/accel/Accel.cpp:353) with incoming values : ('add_ln700_26', cpp/accel/Accel.cpp:353) [648]  (0 ns)
	'call' operation ('call_ln357', cpp/accel/Accel.cpp:357) to 'process_word' [655]  (2.84 ns)

 <State 48>: 0ns
The critical path consists of the following:

 <State 49>: 1.37ns
The critical path consists of the following:
	'add' operation ('add_ln887', cpp/accel/Accel.cpp:371) [704]  (1.37 ns)

 <State 50>: 2.74ns
The critical path consists of the following:
	'phi' operation ('p_01205_0_0', cpp/accel/Accel.cpp:361) with incoming values : ('add_ln700_33', cpp/accel/Accel.cpp:361) [670]  (0 ns)
	'add' operation ('add_ln180_27', cpp/accel/Accel.cpp:364) [677]  (1.34 ns)
	'add' operation ('add_ln180_28', cpp/accel/Accel.cpp:364) [681]  (1.4 ns)

 <State 51>: 2.87ns
The critical path consists of the following:
	'phi' operation ('p_01195_0_0', cpp/accel/Accel.cpp:362) with incoming values : ('add_ln700_34', cpp/accel/Accel.cpp:362) [684]  (0 ns)
	'add' operation ('add_ln180_29', cpp/accel/Accel.cpp:364) [691]  (1.4 ns)
	'getelementptr' operation ('word_buffer_V_addr_2', cpp/accel/Accel.cpp:364) [693]  (0 ns)
	'load' operation ('word_buffer_V_load', cpp/accel/Accel.cpp:364) on array 'word_buffer.V', cpp/accel/Accel.cpp:229 [695]  (1.47 ns)

 <State 52>: 2.93ns
The critical path consists of the following:
	'load' operation ('word_buffer_V_load', cpp/accel/Accel.cpp:364) on array 'word_buffer.V', cpp/accel/Accel.cpp:229 [695]  (1.47 ns)
	'store' operation ('store_ln364', cpp/accel/Accel.cpp:364) of variable 'word_buffer_V_load', cpp/accel/Accel.cpp:364 on array 'old_word_buffer.V', cpp/accel/Accel.cpp:230 [696]  (1.47 ns)

 <State 53>: 2.13ns
The critical path consists of the following:
	'add' operation ('add_ln700_30', cpp/accel/Accel.cpp:387) [748]  (1.39 ns)
	'select' operation ('select_ln883', cpp/accel/Accel.cpp:334) [750]  (0.74 ns)

 <State 54>: 2.87ns
The critical path consists of the following:
	'phi' operation ('p_01296_0_0', cpp/accel/Accel.cpp:375) with incoming values : ('add_ln700_37', cpp/accel/Accel.cpp:375) [724]  (0 ns)
	'add' operation ('add_ln700_41', cpp/accel/Accel.cpp:377) [732]  (1.39 ns)
	'getelementptr' operation ('conv_out_buffer_V_ad', cpp/accel/Accel.cpp:377) [734]  (0 ns)
	'load' operation ('conv_out_buffer_V_lo', cpp/accel/Accel.cpp:377) on array 'conv_out_buffer.V', cpp/accel/Accel.cpp:231 [735]  (1.48 ns)

 <State 55>: 2.83ns
The critical path consists of the following:
	'load' operation ('conv_out_buffer_V_lo', cpp/accel/Accel.cpp:377) on array 'conv_out_buffer.V', cpp/accel/Accel.cpp:231 [735]  (1.48 ns)
	'add' operation ('add_ln700_36', cpp/accel/Accel.cpp:377) [737]  (1.36 ns)

 <State 56>: 6.77ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_66', cpp/accel/Accel.cpp:379) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [741]  (2.66 ns)
	'add' operation ('add_ln700_35', cpp/accel/Accel.cpp:379) [742]  (1.44 ns)
	'store' operation ('store_ln379', cpp/accel/Accel.cpp:379) of variable 'add_ln700_35', cpp/accel/Accel.cpp:379 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [743]  (2.66 ns)

 <State 57>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [758]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [760]  (1.43 ns)

 <State 58>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_64', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [764]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_64', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [766]  (1.43 ns)

 <State 59>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_4', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [770]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_4', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [772]  (1.43 ns)

 <State 60>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_6', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [776]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_6', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [778]  (1.43 ns)

 <State 61>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_8', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [782]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_8', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [784]  (1.43 ns)

 <State 62>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_10', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [788]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_10', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [790]  (1.43 ns)

 <State 63>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_12', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [794]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_12', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [796]  (1.43 ns)

 <State 64>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_14', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [800]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_14', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [802]  (1.43 ns)

 <State 65>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_16', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [806]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_16', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [808]  (1.43 ns)

 <State 66>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_18', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [812]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_18', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [814]  (1.43 ns)

 <State 67>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_20', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [818]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_20', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [820]  (1.43 ns)

 <State 68>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_22', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [824]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_22', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [826]  (1.43 ns)

 <State 69>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_24', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [830]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_24', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [832]  (1.43 ns)

 <State 70>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_26', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [836]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_26', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [838]  (1.43 ns)

 <State 71>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_28', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [842]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_28', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [844]  (1.43 ns)

 <State 72>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_30', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [848]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_30', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [850]  (1.43 ns)

 <State 73>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_32', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [854]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_32', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [856]  (1.43 ns)

 <State 74>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_34', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [860]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_34', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [862]  (1.43 ns)

 <State 75>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_36', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [866]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_36', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [868]  (1.43 ns)

 <State 76>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_38', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [872]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_38', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [874]  (1.43 ns)

 <State 77>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_40', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [878]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_40', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [880]  (1.43 ns)

 <State 78>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_42', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [884]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_42', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [886]  (1.43 ns)

 <State 79>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_44', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [890]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_44', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [892]  (1.43 ns)

 <State 80>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_46', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [896]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_46', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [898]  (1.43 ns)

 <State 81>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_48', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [902]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_48', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [904]  (1.43 ns)

 <State 82>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_50', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [908]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_50', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [910]  (1.43 ns)

 <State 83>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_52', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [914]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_52', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [916]  (1.43 ns)

 <State 84>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_54', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [920]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_54', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [922]  (1.43 ns)

 <State 85>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_56', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [926]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_56', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [928]  (1.43 ns)

 <State 86>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_58', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [932]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_58', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [934]  (1.43 ns)

 <State 87>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_60', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [938]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_60', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [940]  (1.43 ns)

 <State 88>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_62', cpp/accel/Accel.cpp:401) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [944]  (2.66 ns)
	'store' operation ('store_ln401', cpp/accel/Accel.cpp:401) of variable 'fixed_buffer_V_load_62', cpp/accel/Accel.cpp:401 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [946]  (1.43 ns)

 <State 89>: 1.43ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [985]  (1.43 ns)

 <State 90>: 4.1ns
The critical path consists of the following:
	'phi' operation ('b.V') with incoming values : ('b.V', cpp/accel/Accel.cpp:406) [963]  (0 ns)
	'add' operation ('add_ln700_28', cpp/accel/Accel.cpp:408) [971]  (1.44 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_3', cpp/accel/Accel.cpp:408) [973]  (0 ns)
	'load' operation ('fixed_buffer_V_load_1', cpp/accel/Accel.cpp:408) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [974]  (2.66 ns)

 <State 91>: 5.53ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_1', cpp/accel/Accel.cpp:408) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [974]  (2.66 ns)
	'add' operation ('add_ln700_15', cpp/accel/Accel.cpp:408) [977]  (1.44 ns)
	'store' operation ('store_ln408', cpp/accel/Accel.cpp:408) of variable 'add_ln700_15', cpp/accel/Accel.cpp:408 on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [978]  (1.43 ns)

 <State 92>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [985]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [986]  (2.66 ns)

 <State 93>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_2', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [989]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_2', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [990]  (2.66 ns)

 <State 94>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_4', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [993]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_4', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [994]  (2.66 ns)

 <State 95>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_6', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [997]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_6', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [998]  (2.66 ns)

 <State 96>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_8', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1001]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_8', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1002]  (2.66 ns)

 <State 97>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_10', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1005]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_10', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1006]  (2.66 ns)

 <State 98>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_12', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1009]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_12', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1010]  (2.66 ns)

 <State 99>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_14', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1013]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_14', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1014]  (2.66 ns)

 <State 100>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_16', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1017]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_16', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1018]  (2.66 ns)

 <State 101>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_18', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1021]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_18', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1022]  (2.66 ns)

 <State 102>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_20', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1025]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_20', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1026]  (2.66 ns)

 <State 103>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_22', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1029]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_22', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1030]  (2.66 ns)

 <State 104>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_24', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1033]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_24', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1034]  (2.66 ns)

 <State 105>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_26', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1037]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_26', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1038]  (2.66 ns)

 <State 106>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_28', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1041]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_28', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1042]  (2.66 ns)

 <State 107>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_30', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1045]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_30', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1046]  (2.66 ns)

 <State 108>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_32', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1049]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_32', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1050]  (2.66 ns)

 <State 109>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_34', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1053]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_34', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1054]  (2.66 ns)

 <State 110>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_36', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1057]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_36', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1058]  (2.66 ns)

 <State 111>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_38', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1061]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_38', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1062]  (2.66 ns)

 <State 112>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_40', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1065]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_40', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1066]  (2.66 ns)

 <State 113>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_42', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1069]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_42', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1070]  (2.66 ns)

 <State 114>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_44', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1073]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_44', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1074]  (2.66 ns)

 <State 115>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_46', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1077]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_46', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1078]  (2.66 ns)

 <State 116>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_48', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1081]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_48', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1082]  (2.66 ns)

 <State 117>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_50', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1085]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_50', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1086]  (2.66 ns)

 <State 118>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_52', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1089]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_52', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1090]  (2.66 ns)

 <State 119>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_54', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1093]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_54', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1094]  (2.66 ns)

 <State 120>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_56', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1097]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_56', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1098]  (2.66 ns)

 <State 121>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_58', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1101]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_58', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1102]  (2.66 ns)

 <State 122>: 4.09ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_load_60', cpp/accel/Accel.cpp:414) on array 'fixed_temp.V', cpp/accel/Accel.cpp:227 [1105]  (1.43 ns)
	'store' operation ('store_ln414', cpp/accel/Accel.cpp:414) of variable 'fixed_temp_V_load_60', cpp/accel/Accel.cpp:414 on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1106]  (2.66 ns)

 <State 123>: 5.79ns
The critical path consists of the following:
	'mul' operation of DSP[1122] ('o_bank_offset.V', cpp/accel/Accel.cpp:434) [1122]  (5.79 ns)

 <State 124>: 2.66ns
The critical path consists of the following:
	'phi' operation ('p_01576_0_0', cpp/accel/Accel.cpp:437) with incoming values : ('add_ln700_17', cpp/accel/Accel.cpp:437) [1133]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_129', cpp/accel/Accel.cpp:438) [1141]  (0 ns)
	'load' operation ('fixed_buffer_V_load_65', cpp/accel/Accel.cpp:438) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1142]  (2.66 ns)

 <State 125>: 4.16ns
The critical path consists of the following:
	'load' operation ('fixed_buffer_V_load_65', cpp/accel/Accel.cpp:438) on array 'fixed_buffer.V', cpp/accel/Accel.cpp:226 [1142]  (2.66 ns)
	'icmp' operation ('icmp_ln816', cpp/accel/Accel.cpp:438) [1144]  (1.5 ns)

 <State 126>: 1.36ns
The critical path consists of the following:
	'phi' operation ('p_01698_0_0', cpp/accel/Accel.cpp:447) with incoming values : ('add_ln700_21', cpp/accel/Accel.cpp:447) [1157]  (0 ns)
	'add' operation ('add_ln700_21', cpp/accel/Accel.cpp:447) [1160]  (1.36 ns)

 <State 127>: 5.33ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('o_bank_offset.V') with incoming values : ('o_bank_offset.V', cpp/accel/Accel.cpp:434) ('o_bank_offset.V', cpp/accel/Accel.cpp:473) ('zext_ln702', cpp/accel/Accel.cpp:467) [1225]  (1.2 ns)
	'phi' operation ('o_bank_offset.V') with incoming values : ('o_bank_offset.V', cpp/accel/Accel.cpp:434) ('o_bank_offset.V', cpp/accel/Accel.cpp:473) ('zext_ln702', cpp/accel/Accel.cpp:467) [1225]  (0 ns)
	'add' operation ('add_ln180_25', cpp/accel/Accel.cpp:477) [1229]  (1.46 ns)
	'getelementptr' operation ('dmem_V_3_addr_1', cpp/accel/Accel.cpp:477) [1231]  (0 ns)
	'store' operation ('store_ln477', cpp/accel/Accel.cpp:477) of variable 'outword_V_loc_0', cpp/accel/Accel.cpp:438 on array 'dmem_V_4' [1232]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
