<def f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='32' macro='1' type='const llvm::MCPhysReg [8]'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='537' u='r' c='_ZNK12_GLOBAL__N_110PPCOperand18addRegCRRCOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='542' u='r' c='_ZNK12_GLOBAL__N_110PPCOperand20addCRBitMaskOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/AsmParser/PPCAsmParser.cpp' l='1234' u='r' c='_ZN12_GLOBAL__N_112PPCAsmParser17MatchRegisterNameERjRl'/>
<def f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='20' macro='1' type='const llvm::MCPhysReg [8]'/>
<use f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='94' u='r' c='_ZL23DecodeCRRCRegisterClassRN4llvm6MCInstEmmPKv'/>
<use f='llvm/llvm/lib/Target/PowerPC/Disassembler/PPCDisassembler.cpp' l='378' u='r' c='_ZL19decodeCRBitMOperandRN4llvm6MCInstEmlPKv'/>
