===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.2350 seconds

  ----Wall Time----  ----Name----
    4.0115 ( 11.1%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.2960 (  9.1%)    Parse modules
    0.6786 (  1.9%)    Verify circuit
   19.0421 ( 52.6%)  'firrtl.circuit' Pipeline
    1.4359 (  4.0%)    'firrtl.module' Pipeline
    1.3435 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0923 (  0.3%)      LowerCHIRRTLPass
    0.1256 (  0.3%)    InferWidths
    0.8620 (  2.4%)    InferResets
    0.0608 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0854 (  0.2%)    WireDFT
    0.0882 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7621 (  2.1%)    LowerFIRRTLTypes
    7.7938 ( 21.5%)    'firrtl.module' Pipeline
    0.8354 (  2.3%)      ExpandWhens
    0.0248 (  0.1%)      RemoveInvalid
    6.4731 ( 17.9%)      Canonicalizer
    0.4605 (  1.3%)      InferReadWrite
    0.6051 (  1.7%)    Inliner
    1.1675 (  3.2%)    IMConstProp
    0.0726 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0751 (  0.2%)    BlackBoxReader
    0.0751 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.9280 ( 13.6%)    'firrtl.module' Pipeline
    4.9280 ( 13.6%)      Canonicalizer
    0.4947 (  1.4%)    RemoveUnusedPorts
    0.0769 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4565 (  1.3%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.8672 ( 10.7%)  LowerFIRRTLToHW
    0.0744 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.3330 ( 12.0%)  'hw.module' Pipeline
    0.9686 (  2.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.6725 (  7.4%)    Canonicalizer
    0.6919 (  1.9%)    HWCleanup
    0.8557 (  2.4%)  'hw.module' Pipeline
    0.0832 (  0.2%)    HWLegalizeModules
    0.7725 (  2.1%)    PrettifyVerilog
    3.9119 ( 10.8%)  ExportVerilog
    0.0025 (  0.0%)  Rest
   36.2350 (100.0%)  Total

{
  totalTime: 36.259,
  maxMemory: 698617856
}
