// Seed: 781573764
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input wand id_2,
    input wand id_3,
    output tri0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    output tri1 id_8,
    input tri id_9,
    input wire id_10,
    output uwire id_11,
    output wor module_0,
    output uwire id_13,
    input tri0 id_14,
    output tri id_15
);
  always disable id_17;
  wire id_18;
  assign id_15 = id_14;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input wor id_2,
    output wand id_3,
    input supply1 id_4,
    output wand id_5
    , id_20,
    output wire id_6,
    output wand id_7,
    input tri id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply1 id_11,
    input wand id_12,
    input supply1 id_13,
    inout supply0 id_14,
    output wor id_15,
    output wire id_16,
    input wand id_17,
    output tri id_18
);
  wire id_21;
  module_0(
      id_18,
      id_13,
      id_14,
      id_8,
      id_3,
      id_8,
      id_14,
      id_18,
      id_14,
      id_4,
      id_12,
      id_15,
      id_18,
      id_7,
      id_0,
      id_7
  );
endmodule
