Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ad9ed20f9dde4620ad145c114fa7ba45 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_tb_behav xil_defaultlib.multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.k1
Compiling module xil_defaultlib.k2
Compiling module xil_defaultlib.k3
Compiling module xil_defaultlib.k6
Compiling module xil_defaultlib.k5
Compiling module xil_defaultlib.k11
Compiling module xil_defaultlib.k10
Compiling module xil_defaultlib.k21
Compiling module xil_defaultlib.k20
Compiling module xil_defaultlib.k41
Compiling module xil_defaultlib.k82
Compiling module xil_defaultlib.k40
Compiling module xil_defaultlib.k81
Compiling module xil_defaultlib.k163
Compiling module xil_defaultlib.reducer
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_tb_behav
