#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Nov  3 03:15:22 2018
# Process ID: 12612
# Current directory: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_auto_cc_3_synth_1
# Command line: vivado.exe -log zynq_soc_auto_cc_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_soc_auto_cc_3.tcl
# Log file: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_auto_cc_3_synth_1/zynq_soc_auto_cc_3.vds
# Journal file: V:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.runs/zynq_soc_auto_cc_3_synth_1\vivado.jou
#-----------------------------------------------------------
source zynq_soc_auto_cc_3.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 402.492 ; gain = 85.336
INFO: [Synth 8-638] synthesizing module 'zynq_soc_auto_cc_3' [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_3/synth/zynq_soc_auto_cc_3.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_axi_clock_converter' [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_lite_async' [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (2#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:99]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake' (3#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_lite_async' (4#1) [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_lite_async__parameterized0' [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized0' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized0' (4#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_lite_async__parameterized0' (4#1) [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_lite_async__parameterized1' [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized1' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized1' (4#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_lite_async__parameterized1' (4#1) [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_12_lite_async__parameterized2' [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_handshake__parameterized2' [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_handshake__parameterized2' (4#1) [C:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:352]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_lite_async__parameterized2' (4#1) [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (5#1) [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_12_axi_clock_converter' (6#1) [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ipshared/80fd/hdl/axi_clock_converter_v2_1_vl_rfs.v:650]
INFO: [Synth 8-256] done synthesizing module 'zynq_soc_auto_cc_3' (7#1) [v:/ZEDBOARD/vivado/zynq_soc/ZEDBOARD.srcs/sources_1/bd/zynq_soc/ip/zynq_soc_auto_cc_3/synth/zynq_soc_auto_cc_3.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 547.668 ; gain = 230.512
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:49 . Memory (MB): peak = 547.668 ; gain = 230.512
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 805.504 ; gain = 1.570
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 805.504 ; gain = 488.348
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 805.504 ; gain = 488.348
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 805.504 ; gain = 488.348
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:10 ; elapsed = 00:01:28 . Memory (MB): peak = 805.504 ; gain = 488.348
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:31 . Memory (MB): peak = 805.504 ; gain = 488.348
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:02:04 . Memory (MB): peak = 805.504 ; gain = 488.348
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:02:04 . Memory (MB): peak = 805.504 ; gain = 488.348
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:02:05 . Memory (MB): peak = 815.602 ; gain = 498.445
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:02:07 . Memory (MB): peak = 815.602 ; gain = 498.445
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:02:07 . Memory (MB): peak = 815.602 ; gain = 498.445
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:02:07 . Memory (MB): peak = 815.602 ; gain = 498.445
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:02:07 . Memory (MB): peak = 815.602 ; gain = 498.445
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:02:07 . Memory (MB): peak = 815.602 ; gain = 498.445
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:02:07 . Memory (MB): peak = 815.602 ; gain = 498.445

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     6|
|2     |LUT2 |     5|
|3     |LUT3 |     2|
|4     |LUT4 |     5|
|5     |LUT5 |    20|
|6     |LUT6 |    15|
|7     |FDRE |   254|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:02:07 . Memory (MB): peak = 815.602 ; gain = 498.445
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:20 . Memory (MB): peak = 1295.617 ; gain = 984.230
