[INSTANCE_EXPORT_PORTS]
cpu1.debug_data -> cpu_debug_data
nonexistent_inst.fake_port -> exported_fake
cpu1.invalid_port