// Seed: 1025207531
module module_0 #(
    parameter id_12 = 32'd70,
    parameter id_13 = 32'd96
) (
    output wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wor id_3,
    input wire id_4
    , id_7,
    input tri0 id_5
);
  wire id_8, id_9, id_10;
  assign id_7 = id_4;
  wire id_11;
  defparam id_12.id_13 = 1;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1#(
        .id_10(1),
        .id_11(1)
    ),
    input wire id_2,
    output wor id_3,
    input tri0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wor id_7,
    input wire id_8
);
  wire id_12;
  wire id_13;
  module_0(
      id_0, id_0, id_7, id_4, id_7, id_8
  );
endmodule
