Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Tue Feb  5 14:30:12 2019
| Host         : physics-ThinkPad-13-2nd-Gen running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    52 |
| Minimum Number of register sites lost to control set restrictions |   150 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             246 |           91 |
| No           | No                    | Yes                    |              29 |           10 |
| No           | Yes                   | No                     |             223 |          118 |
| Yes          | No                    | No                     |             167 |           56 |
| Yes          | No                    | Yes                    |              14 |            7 |
| Yes          | Yes                   | No                     |             459 |          174 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal             |                                                                                                       Enable Signal                                                                                                      |                                                        Set/Reset Signal                                                        | Slice Load Count | Bel Load Count |
+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                               |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0 |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0 |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0 |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_cmd_i_reg_n_0  |                1 |              1 |
|  design_1_i/clk_wiz_0/U0/clk_out1    |                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                 |                1 |              1 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay_i_1_n_0                                              |                1 |              1 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear         |                1 |              2 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                          |                                                                                                                                |                1 |              3 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                             | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE |                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out1    |                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_0_100M/U0/bus_struct_reset[0]                                                                           |                3 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                  | design_1_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                    |                1 |              4 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                      |                                                                                                                                |                3 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                     |                                                                                                                                |                4 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                   | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1_n_0        |                1 |              4 |
|  design_1_i/clk_wiz_0/U0/clk_out1    |                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/RX_FIFO_Reset   |                2 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out1    |                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/TX_FIFO_Reset   |                4 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out1    |                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                            |                1 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out1    |                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                               |                3 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_Halted                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                3 |              5 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                          | design_1_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                         |                1 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1[15]_i_1_n_0                                                                                                                                                      |                                                                                                                                |                2 |              6 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                       |                                                                                                                                |                2 |              6 |
| ~design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                        |                                                                                                                                |                2 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_UPDATE | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1[0]_i_1_n_0                                                                                                                                                      |                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                        |                                                                                                                                |                1 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[1].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[0]_1 |                                                                                                                                |                7 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                            |                3 |              8 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                              |                                                                                                                                |                2 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                              |                                                                                                                                |                1 |              8 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                     | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                               |                2 |             10 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                6 |             16 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               10 |             19 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                  |                7 |             23 |
|  design_1_i/clk_wiz_0/U0/clk_out1    |                                                                                                                                                                                                                          | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                               |               11 |             25 |
|  design_1_i/clk_wiz_0/U0/clk_out1    |                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Use_DLMB.wb_dlmb_valid_read_data_reg[31][0]                             |               24 |             32 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                       |               15 |             32 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                   |                                                                                                                                |               15 |             32 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/SR[0]                                                                   |               13 |             32 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/if_pc_reg[0][0]                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |                7 |             32 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/E[0]                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               10 |             32 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                                                                     |                                                                                                                                |                9 |             32 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               20 |             34 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   | design_1_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                        |                                                                                                                                |               17 |             61 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_2                                                                         |                                                                                                                                |               10 |             75 |
|  design_1_i/mdm_1/U0/Ext_JTAG_DRCK   |                                                                                                                                                                                                                          |                                                                                                                                |               44 |            117 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/status_reg_reg[25][46]                                                                                                                            |                                                                                                                                |               16 |            128 |
|  design_1_i/clk_wiz_0/U0/clk_out1    |                                                                                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               70 |            142 |
|  design_1_i/clk_wiz_0/U0/clk_out1    |                                                                                                                                                                                                                          |                                                                                                                                |               52 |            148 |
|  design_1_i/clk_wiz_0/U0/clk_out1    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/use_Reg_Neg_S_reg                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[2]                                                                 |               79 |            220 |
+--------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


