artix7_pll.v,verilog,xil_defaultlib,../../../ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/artix7_pll.v,
ddr3_axi.v,verilog,xil_defaultlib,../../../ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_axi.v,
ddr3_axi_pmem.v,verilog,xil_defaultlib,../../../ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_axi_pmem.v,
ddr3_axi_retime.v,verilog,xil_defaultlib,../../../ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_axi_retime.v,
ddr3_core.v,verilog,xil_defaultlib,../../../ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_core.v,
ddr3_dfi_phy.v,verilog,xil_defaultlib,../../../ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/phy/xc7/ddr3_dfi_phy.v,
ddr3_dfi_seq.v,verilog,xil_defaultlib,../../../ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/src_v/ddr3_dfi_seq.v,
reset_gen.v,verilog,xil_defaultlib,../../../ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/reset_gen.v,
topv1.v,verilog,xil_defaultlib,../../../ULTRA_EMBEDDED_SIMPLE.srcs/sources_1/imports/arty_a7/topv1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
