-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s is
port (
    ap_ready : OUT STD_LOGIC;
    layer13_out_0_val : IN STD_LOGIC_VECTOR (10 downto 0);
    layer13_out_5_val : IN STD_LOGIC_VECTOR (10 downto 0);
    layer13_out_9_val : IN STD_LOGIC_VECTOR (10 downto 0);
    layer13_out_11_val : IN STD_LOGIC_VECTOR (10 downto 0);
    layer13_out_12_val : IN STD_LOGIC_VECTOR (10 downto 0);
    layer13_out_14_val : IN STD_LOGIC_VECTOR (10 downto 0);
    layer13_out_15_val : IN STD_LOGIC_VECTOR (10 downto 0);
    layer13_out_16_val : IN STD_LOGIC_VECTOR (10 downto 0);
    layer13_out_19_val : IN STD_LOGIC_VECTOR (10 downto 0);
    layer13_out_27_val : IN STD_LOGIC_VECTOR (10 downto 0);
    layer13_out_28_val : IN STD_LOGIC_VECTOR (10 downto 0);
    layer13_out_31_val : IN STD_LOGIC_VECTOR (10 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of myproject_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal icmp_ln45_fu_112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_fu_118_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_41_fu_130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_41_fu_136_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_42_fu_148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_42_fu_154_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_43_fu_166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_43_fu_172_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_44_fu_184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_44_fu_190_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_45_fu_202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_45_fu_208_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_46_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_46_fu_226_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_47_fu_238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_47_fu_244_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_48_fu_256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_48_fu_262_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_49_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_49_fu_280_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_50_fu_292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_50_fu_298_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln45_51_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_51_fu_316_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_fu_122_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_41_fu_140_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_42_fu_158_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_43_fu_176_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_44_fu_194_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_45_fu_212_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_46_fu_230_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_47_fu_248_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_48_fu_266_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_49_fu_284_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_50_fu_302_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln45_51_fu_320_p3 : STD_LOGIC_VECTOR (8 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= select_ln45_fu_122_p3;
    ap_return_1 <= select_ln45_41_fu_140_p3;
    ap_return_10 <= select_ln45_50_fu_302_p3;
    ap_return_11 <= select_ln45_51_fu_320_p3;
    ap_return_2 <= select_ln45_42_fu_158_p3;
    ap_return_3 <= select_ln45_43_fu_176_p3;
    ap_return_4 <= select_ln45_44_fu_194_p3;
    ap_return_5 <= select_ln45_45_fu_212_p3;
    ap_return_6 <= select_ln45_46_fu_230_p3;
    ap_return_7 <= select_ln45_47_fu_248_p3;
    ap_return_8 <= select_ln45_48_fu_266_p3;
    ap_return_9 <= select_ln45_49_fu_284_p3;
    icmp_ln45_41_fu_130_p2 <= "1" when (signed(layer13_out_5_val) > signed(ap_const_lv11_0)) else "0";
    icmp_ln45_42_fu_148_p2 <= "1" when (signed(layer13_out_9_val) > signed(ap_const_lv11_0)) else "0";
    icmp_ln45_43_fu_166_p2 <= "1" when (signed(layer13_out_11_val) > signed(ap_const_lv11_0)) else "0";
    icmp_ln45_44_fu_184_p2 <= "1" when (signed(layer13_out_12_val) > signed(ap_const_lv11_0)) else "0";
    icmp_ln45_45_fu_202_p2 <= "1" when (signed(layer13_out_14_val) > signed(ap_const_lv11_0)) else "0";
    icmp_ln45_46_fu_220_p2 <= "1" when (signed(layer13_out_15_val) > signed(ap_const_lv11_0)) else "0";
    icmp_ln45_47_fu_238_p2 <= "1" when (signed(layer13_out_16_val) > signed(ap_const_lv11_0)) else "0";
    icmp_ln45_48_fu_256_p2 <= "1" when (signed(layer13_out_19_val) > signed(ap_const_lv11_0)) else "0";
    icmp_ln45_49_fu_274_p2 <= "1" when (signed(layer13_out_27_val) > signed(ap_const_lv11_0)) else "0";
    icmp_ln45_50_fu_292_p2 <= "1" when (signed(layer13_out_28_val) > signed(ap_const_lv11_0)) else "0";
    icmp_ln45_51_fu_310_p2 <= "1" when (signed(layer13_out_31_val) > signed(ap_const_lv11_0)) else "0";
    icmp_ln45_fu_112_p2 <= "1" when (signed(layer13_out_0_val) > signed(ap_const_lv11_0)) else "0";
    select_ln45_41_fu_140_p3 <= 
        trunc_ln46_41_fu_136_p1 when (icmp_ln45_41_fu_130_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_42_fu_158_p3 <= 
        trunc_ln46_42_fu_154_p1 when (icmp_ln45_42_fu_148_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_43_fu_176_p3 <= 
        trunc_ln46_43_fu_172_p1 when (icmp_ln45_43_fu_166_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_44_fu_194_p3 <= 
        trunc_ln46_44_fu_190_p1 when (icmp_ln45_44_fu_184_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_45_fu_212_p3 <= 
        trunc_ln46_45_fu_208_p1 when (icmp_ln45_45_fu_202_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_46_fu_230_p3 <= 
        trunc_ln46_46_fu_226_p1 when (icmp_ln45_46_fu_220_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_47_fu_248_p3 <= 
        trunc_ln46_47_fu_244_p1 when (icmp_ln45_47_fu_238_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_48_fu_266_p3 <= 
        trunc_ln46_48_fu_262_p1 when (icmp_ln45_48_fu_256_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_49_fu_284_p3 <= 
        trunc_ln46_49_fu_280_p1 when (icmp_ln45_49_fu_274_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_50_fu_302_p3 <= 
        trunc_ln46_50_fu_298_p1 when (icmp_ln45_50_fu_292_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_51_fu_320_p3 <= 
        trunc_ln46_51_fu_316_p1 when (icmp_ln45_51_fu_310_p2(0) = '1') else 
        ap_const_lv9_0;
    select_ln45_fu_122_p3 <= 
        trunc_ln46_fu_118_p1 when (icmp_ln45_fu_112_p2(0) = '1') else 
        ap_const_lv9_0;
    trunc_ln46_41_fu_136_p1 <= layer13_out_5_val(9 - 1 downto 0);
    trunc_ln46_42_fu_154_p1 <= layer13_out_9_val(9 - 1 downto 0);
    trunc_ln46_43_fu_172_p1 <= layer13_out_11_val(9 - 1 downto 0);
    trunc_ln46_44_fu_190_p1 <= layer13_out_12_val(9 - 1 downto 0);
    trunc_ln46_45_fu_208_p1 <= layer13_out_14_val(9 - 1 downto 0);
    trunc_ln46_46_fu_226_p1 <= layer13_out_15_val(9 - 1 downto 0);
    trunc_ln46_47_fu_244_p1 <= layer13_out_16_val(9 - 1 downto 0);
    trunc_ln46_48_fu_262_p1 <= layer13_out_19_val(9 - 1 downto 0);
    trunc_ln46_49_fu_280_p1 <= layer13_out_27_val(9 - 1 downto 0);
    trunc_ln46_50_fu_298_p1 <= layer13_out_28_val(9 - 1 downto 0);
    trunc_ln46_51_fu_316_p1 <= layer13_out_31_val(9 - 1 downto 0);
    trunc_ln46_fu_118_p1 <= layer13_out_0_val(9 - 1 downto 0);
end behav;
