<?xml version="1.0" encoding="UTF-8"?>
<Metrics>
<Table id="compilation_summary_from_critical_path" name="">
	<Header>
		<Phase>
			<Title>Phase</Title>
		</Phase>
		<Percentage>
			<Title>(%)</Title>
		</Percentage>
		<SlotDuration>
			<Title>Slot delay</Title>
		</SlotDuration>
		<SpawnDuration>
			<Title>Grid delay</Title>
		</SpawnDuration>
		<ElapsedTime>
			<Title>Elapsed time</Title>
		</ElapsedTime>
		<Host>
			<Title>Host</Title>
		</Host>
		<TotalJobsFired>
			<Title>Total # of jobs fired</Title>
		</TotalJobsFired>
		<MaxMemory>
			<Title>Max memory consumption</Title>
		</MaxMemory>
	</Header>
	<Row>
		<Phase>VCS</Phase>
		<Percentage>0.354924589</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>3</SpawnDuration>
		<ElapsedTime>4</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
		<TotalJobsFired>1</TotalJobsFired>
		<MaxMemory>152.92MB</MaxMemory>
	</Row>
	<Row>
		<Phase>zTopBuild</Phase>
		<Percentage>0.532386839</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>2</SpawnDuration>
		<ElapsedTime>6</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
		<TotalJobsFired>1</TotalJobsFired>
		<MaxMemory>314.18MB</MaxMemory>
	</Row>
	<Row>
		<Phase>zCoreBuild</Phase>
		<Percentage>0.709849179</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>2</SpawnDuration>
		<ElapsedTime>8</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
		<TotalJobsFired>1</TotalJobsFired>
		<MaxMemory>465.65MB</MaxMemory>
	</Row>
	<Row>
		<Phase>zPar</Phase>
		<Percentage>0.976042569</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>0</SpawnDuration>
		<ElapsedTime>11</ElapsedTime>
		<Host></Host>
		<TotalJobsFired>0</TotalJobsFired>
		<MaxMemory>0B</MaxMemory>
	</Row>
	<Row>
		<Phase>FPGA Compile</Phase>
		<Percentage>93.5226288</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>2</SpawnDuration>
		<ElapsedTime>1054</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
		<TotalJobsFired>0 Orig</TotalJobsFired>
		<MaxMemory>5.23GB</MaxMemory>
	</Row>
	<Row>
		<Phase>Create Timing DB (post FPGA)</Phase>
		<Percentage>0.0887311473</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>2</SpawnDuration>
		<ElapsedTime>1</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
		<TotalJobsFired>1</TotalJobsFired>
		<MaxMemory>116.89MB</MaxMemory>
	</Row>
	<Row>
		<Phase>Other tasks</Phase>
		<Percentage>3.46051478</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>15</SpawnDuration>
		<ElapsedTime>39</ElapsedTime>
		<Host>-</Host>
		<TotalJobsFired>10</TotalJobsFired>
		<MaxMemory>-</MaxMemory>
	</Row>
	<Row>
		<Phase>Total</Phase>
		<Percentage>100</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>29</SpawnDuration>
		<ElapsedTime>1127</ElapsedTime>
		<Host>-</Host>
		<TotalJobsFired>16</TotalJobsFired>
		<MaxMemory>-</MaxMemory>
	</Row>
</Table>
<Table id="critical_path" name="">
	<Header>
		<TNAME>
			<Title>Task</Title>
		</TNAME>
		<Percentage>
			<Title>(%)</Title>
		</Percentage>
		<SlotDuration>
			<Title>Slot delay</Title>
		</SlotDuration>
		<SpawnDuration>
			<Title>Grid delay</Title>
		</SpawnDuration>
		<ElapsedTime>
			<Title>Elapsed time</Title>
		</ElapsedTime>
		<SpawnTime>
			<Title>Spawn Time</Title>
		</SpawnTime>
		<FinishTime>
			<Title>Finish Time</Title>
		</FinishTime>
		<Host>
			<Title>Host</Title>
		</Host>
	</Header>
	<Row>
		<TNAME>Check Vcs Binaries Version</TNAME>
		<Percentage>0</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>2</SpawnDuration>
		<ElapsedTime>0</ElapsedTime>
		<SpawnTime>0</SpawnTime>
		<FinishTime>2</FinishTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Target Configuration</TNAME>
		<Percentage>0</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>2</SpawnDuration>
		<ElapsedTime>0</ElapsedTime>
		<SpawnTime>2</SpawnTime>
		<FinishTime>4</FinishTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Analyze Target Configuration Results</TNAME>
		<Percentage>0</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>0</SpawnDuration>
		<ElapsedTime>0</ElapsedTime>
		<SpawnTime>4</SpawnTime>
		<FinishTime>4</FinishTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Build Fs Macro Script</TNAME>
		<Percentage>0</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>0</SpawnDuration>
		<ElapsedTime>0</ElapsedTime>
		<SpawnTime>6</SpawnTime>
		<FinishTime>6</FinishTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Build Fs Macro Library</TNAME>
		<Percentage>0</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>0</SpawnDuration>
		<ElapsedTime>0</ElapsedTime>
		<SpawnTime>0</SpawnTime>
		<FinishTime>0</FinishTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>VCS</TNAME>
		<Percentage>0.354924589</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>3</SpawnDuration>
		<ElapsedTime>4</ElapsedTime>
		<SpawnTime>8</SpawnTime>
		<FinishTime>15</FinishTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Analyze VCS Results</TNAME>
		<Percentage>0.0887311473</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>0</SpawnDuration>
		<ElapsedTime>1</ElapsedTime>
		<SpawnTime>15</SpawnTime>
		<FinishTime>16</FinishTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Compilation Profiler (after VCSAnalyzer)</TNAME>
		<Percentage>0.26619342</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>1</SpawnDuration>
		<ElapsedTime>3</ElapsedTime>
		<SpawnTime>16</SpawnTime>
		<FinishTime>20</FinishTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Prepare Backend Flow</TNAME>
		<Percentage>0.0887311473</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>0</SpawnDuration>
		<ElapsedTime>1</ElapsedTime>
		<SpawnTime>24</SpawnTime>
		<FinishTime>25</FinishTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Make RTL DB indexes</TNAME>
		<Percentage>0</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>2</SpawnDuration>
		<ElapsedTime>0</ElapsedTime>
		<SpawnTime>27</SpawnTime>
		<FinishTime>29</FinishTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Make RTL DB link</TNAME>
		<Percentage>0</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>2</SpawnDuration>
		<ElapsedTime>0</ElapsedTime>
		<SpawnTime>29</SpawnTime>
		<FinishTime>31</FinishTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>zTopBuild</TNAME>
		<Percentage>0.532386839</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>2</SpawnDuration>
		<ElapsedTime>6</ElapsedTime>
		<SpawnTime>31</SpawnTime>
		<FinishTime>39</FinishTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Analyze System Building Results</TNAME>
		<Percentage>0</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>0</SpawnDuration>
		<ElapsedTime>0</ElapsedTime>
		<SpawnTime>39</SpawnTime>
		<FinishTime>39</FinishTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Build zCore Part_0</TNAME>
		<Percentage>0.709849179</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>2</SpawnDuration>
		<ElapsedTime>8</ElapsedTime>
		<SpawnTime>41</SpawnTime>
		<FinishTime>51</FinishTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Analyze zCore Building Results Part_0</TNAME>
		<Percentage>0</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>0</SpawnDuration>
		<ElapsedTime>0</ElapsedTime>
		<SpawnTime>52</SpawnTime>
		<FinishTime>52</FinishTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Post ZCore Compilation Join</TNAME>
		<Percentage>0</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>0</SpawnDuration>
		<ElapsedTime>0</ElapsedTime>
		<SpawnTime>54</SpawnTime>
		<FinishTime>54</FinishTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Pre PAR Script Builder</TNAME>
		<Percentage>0</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>0</SpawnDuration>
		<ElapsedTime>0</ElapsedTime>
		<SpawnTime>54</SpawnTime>
		<FinishTime>54</FinishTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>zPar</TNAME>
		<Percentage>0.976042569</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>0</SpawnDuration>
		<ElapsedTime>11</ElapsedTime>
		<SpawnTime>0</SpawnTime>
		<FinishTime>0</FinishTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Analyze zPar result</TNAME>
		<Percentage>0</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>0</SpawnDuration>
		<ElapsedTime>0</ElapsedTime>
		<SpawnTime>56</SpawnTime>
		<FinishTime>56</FinishTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>U0_M0_F00 Cleaning All PaRs</TNAME>
		<Percentage>0</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>2</SpawnDuration>
		<ElapsedTime>0</ElapsedTime>
		<SpawnTime>61</SpawnTime>
		<FinishTime>63</FinishTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>U0_M0_F00 Original</TNAME>
		<Percentage>93.5226288</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>2</SpawnDuration>
		<ElapsedTime>1054</ElapsedTime>
		<SpawnTime>65</SpawnTime>
		<FinishTime>1121</FinishTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>U0_M0_F00 Finish</TNAME>
		<Percentage>2.66193438</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>2</SpawnDuration>
		<ElapsedTime>30</ElapsedTime>
		<SpawnTime>1125</SpawnTime>
		<FinishTime>1157</FinishTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Create Timing DB (SDF Mode)</TNAME>
		<Percentage>0.354924589</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>3</SpawnDuration>
		<ElapsedTime>4</ElapsedTime>
		<SpawnTime>1160</SpawnTime>
		<FinishTime>1167</FinishTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Create Timing DB (post FPGA)</TNAME>
		<Percentage>0.0887311473</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>2</SpawnDuration>
		<ElapsedTime>1</ElapsedTime>
		<SpawnTime>1167</SpawnTime>
		<FinishTime>1170</FinishTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>zAudit Report</TNAME>
		<Percentage>0</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>2</SpawnDuration>
		<ElapsedTime>0</ElapsedTime>
		<SpawnTime>1170</SpawnTime>
		<FinishTime>1172</FinishTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Analyze Compilation Profiler Results</TNAME>
		<Percentage>0.354924589</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>0</SpawnDuration>
		<ElapsedTime>4</ElapsedTime>
		<SpawnTime>1172</SpawnTime>
		<FinishTime>1176</FinishTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Total time</TNAME>
		<Percentage>100</Percentage>
		<SlotDuration>0</SlotDuration>
		<SpawnDuration>29</SpawnDuration>
		<ElapsedTime>1127</ElapsedTime>
		<SpawnTime>-1</SpawnTime>
		<FinishTime>-1</FinishTime>
		<Host>-</Host>
	</Row>
</Table>
<Table id="exec_time_piechart" name="">
	<Header>
		<TNAME>
			<Title>Task</Title>
		</TNAME>
		<ExecDuration>
			<Title>Execution</Title>
		</ExecDuration>
	</Header>
	<Row>
		<TNAME>Check Vcs Binaries Version</TNAME>
		<ExecDuration>4</ExecDuration>
	</Row>
	<Row>
		<TNAME>Target Configuration</TNAME>
		<ExecDuration>4</ExecDuration>
	</Row>
	<Row>
		<TNAME>Build Fs Macro Library</TNAME>
		<ExecDuration>4</ExecDuration>
	</Row>
	<Row>
		<TNAME>VCS</TNAME>
		<ExecDuration>10</ExecDuration>
	</Row>
	<Row>
		<TNAME>Analyze VCS Results</TNAME>
		<ExecDuration>1</ExecDuration>
	</Row>
	<Row>
		<TNAME>Compilation Profiler (after VCSAnalyzer)</TNAME>
		<ExecDuration>5</ExecDuration>
	</Row>
	<Row>
		<TNAME>Prepare Backend Flow</TNAME>
		<ExecDuration>1</ExecDuration>
	</Row>
	<Row>
		<TNAME>Make RTL DB indexes</TNAME>
		<ExecDuration>4</ExecDuration>
	</Row>
	<Row>
		<TNAME>Make RTL DB link</TNAME>
		<ExecDuration>4</ExecDuration>
	</Row>
	<Row>
		<TNAME>zTopBuild</TNAME>
		<ExecDuration>10</ExecDuration>
	</Row>
	<Row>
		<TNAME>Build zCore Part_0</TNAME>
		<ExecDuration>12</ExecDuration>
	</Row>
	<Row>
		<TNAME>zPar</TNAME>
		<ExecDuration>13</ExecDuration>
	</Row>
	<Row>
		<TNAME>U0_M0_F00 Cleaning All PaRs</TNAME>
		<ExecDuration>4</ExecDuration>
	</Row>
	<Row>
		<TNAME>U0_M0_F00 Original</TNAME>
		<ExecDuration>1058</ExecDuration>
	</Row>
	<Row>
		<TNAME>U0_M0_F00 Finish</TNAME>
		<ExecDuration>34</ExecDuration>
	</Row>
	<Row>
		<TNAME>Create Timing DB (SDF Mode)</TNAME>
		<ExecDuration>10</ExecDuration>
	</Row>
	<Row>
		<TNAME>Create Timing DB (post FPGA)</TNAME>
		<ExecDuration>5</ExecDuration>
	</Row>
	<Row>
		<TNAME>zAudit Report</TNAME>
		<ExecDuration>4</ExecDuration>
	</Row>
	<Row>
		<TNAME>Analyze Compilation Profiler Results</TNAME>
		<ExecDuration>4</ExecDuration>
	</Row>
</Table>
<Table id="ideal_critical_path" name="">
	<Header>
		<TNAME>
			<Title>Task</Title>
		</TNAME>
		<Percentage>
			<Title>(%)</Title>
		</Percentage>
		<ElapsedTime>
			<Title>Elapsed time</Title>
		</ElapsedTime>
		<Host>
			<Title>Host</Title>
		</Host>
	</Header>
	<Row>
		<TNAME>Check Vcs Binaries Version</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Target Configuration</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Analyze Target Configuration Results</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Build Fs Macro Script</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Build Fs Macro Library</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>VCS</TNAME>
		<Percentage>0.355871886</Percentage>
		<ElapsedTime>4</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Analyze VCS Results</TNAME>
		<Percentage>0.0889679715</Percentage>
		<ElapsedTime>1</ElapsedTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Synthesize no need to be redone</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>design_Default_RTL_Group_stable_Analyzer</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Memory ram_zMem</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Prepare Backend Flow</TNAME>
		<Percentage>0.0889679715</Percentage>
		<ElapsedTime>1</ElapsedTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Make RTL DB indexes</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Make RTL DB link</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>zTopBuild</TNAME>
		<Percentage>0.533807814</Percentage>
		<ElapsedTime>6</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Analyze System Building Results</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Build zCore Part_0</TNAME>
		<Percentage>0.711743772</Percentage>
		<ElapsedTime>8</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Analyze zCore Building Results Part_0</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Post ZCore Compilation Join</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Pre PAR Script Builder</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>zPar</TNAME>
		<Percentage>0.978647709</Percentage>
		<ElapsedTime>11</ElapsedTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Analyze zPar result</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>U0_M0_F00 Cleaning All PaRs</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>U0_M0_F00 Original</TNAME>
		<Percentage>93.7722397</Percentage>
		<ElapsedTime>1054</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>U0_M0_F00 Finish</TNAME>
		<Percentage>2.66903925</Percentage>
		<ElapsedTime>30</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Create Timing DB (SDF Mode)</TNAME>
		<Percentage>0.355871886</Percentage>
		<ElapsedTime>4</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Create Timing DB (post FPGA)</TNAME>
		<Percentage>0.0889679715</Percentage>
		<ElapsedTime>1</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>zAudit Report</TNAME>
		<Percentage>0</Percentage>
		<ElapsedTime>0</ElapsedTime>
		<Host>csce-quinn-s1.engr.tamu.edu</Host>
	</Row>
	<Row>
		<TNAME>Analyze Compilation Profiler Results</TNAME>
		<Percentage>0.355871886</Percentage>
		<ElapsedTime>4</ElapsedTime>
		<Host></Host>
	</Row>
	<Row>
		<TNAME>Total</TNAME>
		<Percentage>100</Percentage>
		<ElapsedTime>1124</ElapsedTime>
		<Host>-</Host>
	</Row>
</Table>
<Table id="exec_time_piechart_ideal" name="">
	<Header>
		<TNAME>
			<Title>Task</Title>
		</TNAME>
		<ExecDuration>
			<Title>Execution</Title>
		</ExecDuration>
	</Header>
	<Row>
		<TNAME>VCS</TNAME>
		<ExecDuration>4</ExecDuration>
	</Row>
	<Row>
		<TNAME>Analyze VCS Results</TNAME>
		<ExecDuration>1</ExecDuration>
	</Row>
	<Row>
		<TNAME>Prepare Backend Flow</TNAME>
		<ExecDuration>1</ExecDuration>
	</Row>
	<Row>
		<TNAME>zTopBuild</TNAME>
		<ExecDuration>6</ExecDuration>
	</Row>
	<Row>
		<TNAME>Build zCore Part_0</TNAME>
		<ExecDuration>8</ExecDuration>
	</Row>
	<Row>
		<TNAME>zPar</TNAME>
		<ExecDuration>11</ExecDuration>
	</Row>
	<Row>
		<TNAME>U0_M0_F00 Original</TNAME>
		<ExecDuration>1054</ExecDuration>
	</Row>
	<Row>
		<TNAME>U0_M0_F00 Finish</TNAME>
		<ExecDuration>30</ExecDuration>
	</Row>
	<Row>
		<TNAME>Create Timing DB (SDF Mode)</TNAME>
		<ExecDuration>4</ExecDuration>
	</Row>
	<Row>
		<TNAME>Create Timing DB (post FPGA)</TNAME>
		<ExecDuration>1</ExecDuration>
	</Row>
	<Row>
		<TNAME>Analyze Compilation Profiler Results</TNAME>
		<ExecDuration>4</ExecDuration>
	</Row>
</Table>
<Table id="festages" name="">
	<Header>
		<TNAME>
			<Title>Task</Title>
		</TNAME>
		<ElapsedDuration>
			<Title>Elapsed time</Title>
		</ElapsedDuration>
		<ExecutionDuration>
			<Title>Execution time</Title>
		</ExecutionDuration>
	</Header>
	<Row>
		<TNAME>Launch VCS</TNAME>
		<ElapsedDuration>7</ElapsedDuration>
		<ExecutionDuration>4</ExecutionDuration>
	</Row>
	<Row>
		<TNAME>Elaboration Analyzer</TNAME>
		<ElapsedDuration>1</ElapsedDuration>
		<ExecutionDuration>1</ExecutionDuration>
	</Row>
	<Row>
		<TNAME>Launch Verdi</TNAME>
		<ElapsedDuration>2</ElapsedDuration>
		<ExecutionDuration>0</ExecutionDuration>
	</Row>
	<Row>
		<TNAME>Synthesis</TNAME>
		<ElapsedDuration>2</ElapsedDuration>
		<ExecutionDuration>1</ExecutionDuration>
	</Row>
	<Row>
		<TNAME>Back end Entry</TNAME>
		<ElapsedDuration>2</ElapsedDuration>
		<ExecutionDuration>1</ExecutionDuration>
	</Row>
</Table>
<Table id="top_ten_synth" name="">
	<Header>
		<ExecDuration>
			<Title>Duration</Title>
		</ExecDuration>
		<WaitingSlotDuration>
			<Title>Waiting for Slot Duration</Title>
		</WaitingSlotDuration>
		<TotalDuration>
			<Title>Total Duration</Title>
		</TotalDuration>
	</Header>
	<Row>
		<ExecDuration>Bundle 0 (1s)</ExecDuration>
		<WaitingSlotDuration>Bundle 0 (1s)</WaitingSlotDuration>
		<TotalDuration>Bundle 0 (2s)</TotalDuration>
	</Row>
</Table>
<Table id="back_end_stages" name="">
	<Header>
		<TNAME>
			<Title>Task</Title>
		</TNAME>
		<ElapsedDuration>
			<Title>Elapsed time</Title>
		</ElapsedDuration>
		<ExecutionDuration>
			<Title>Execution time</Title>
		</ExecutionDuration>
	</Header>
	<Row>
		<TNAME>Build Accessibility Graphs</TNAME>
		<ElapsedDuration>2</ElapsedDuration>
		<ExecutionDuration>0</ExecutionDuration>
	</Row>
	<Row>
		<TNAME>Build System</TNAME>
		<ElapsedDuration>8</ElapsedDuration>
		<ExecutionDuration>6</ExecutionDuration>
	</Row>
	<Row>
		<TNAME>Build zCore Part_0</TNAME>
		<ElapsedDuration>10</ElapsedDuration>
		<ExecutionDuration>8</ExecutionDuration>
	</Row>
	<Row>
		<TNAME>Convert Netlist</TNAME>
		<ElapsedDuration>2</ElapsedDuration>
		<ExecutionDuration>1</ExecutionDuration>
	</Row>
	<Row>
		<TNAME>Create Global DB</TNAME>
		<ElapsedDuration>2</ElapsedDuration>
		<ExecutionDuration>1</ExecutionDuration>
	</Row>
	<Row>
		<TNAME>Create Timing DB</TNAME>
		<ElapsedDuration>2</ElapsedDuration>
		<ExecutionDuration>1</ExecutionDuration>
	</Row>
	<Row>
		<TNAME>Create Timing DB (SDF Mode)</TNAME>
		<ElapsedDuration>7</ElapsedDuration>
		<ExecutionDuration>4</ExecutionDuration>
	</Row>
	<Row>
		<TNAME>Create Timing DB (post FPGA)</TNAME>
		<ElapsedDuration>3</ElapsedDuration>
		<ExecutionDuration>1</ExecutionDuration>
	</Row>
	<Row>
		<TNAME>Place and Route System</TNAME>
		<ElapsedDuration>0</ElapsedDuration>
		<ExecutionDuration>0</ExecutionDuration>
	</Row>
	<Row>
		<TNAME>Simulate Graphs</TNAME>
		<ElapsedDuration>2</ElapsedDuration>
		<ExecutionDuration>0</ExecutionDuration>
	</Row>
</Table>
<Table id="top_five_zcore" name="">
	<Header>
		<ExecDuration>
			<Title>Duration</Title>
		</ExecDuration>
		<WaitingSlotDuration>
			<Title>Waiting for Slot Duration</Title>
		</WaitingSlotDuration>
		<TotalDuration>
			<Title>Total Duration</Title>
		</TotalDuration>
	</Header>
	<Row>
		<ExecDuration>Build zCore Part_0 (8s)</ExecDuration>
		<WaitingSlotDuration>Build zCore Part_0 (2s)</WaitingSlotDuration>
		<TotalDuration>Build zCore Part_0 (10s)</TotalDuration>
	</Row>
</Table>
<Table id="top_ten_fpga" name="">
	<Header>
		<ExecDuration>
			<Title>Duration</Title>
		</ExecDuration>
		<WaitingSlotDuration>
			<Title>Waiting for Slot Duration</Title>
		</WaitingSlotDuration>
		<TotalDuration>
			<Title>Total Duration</Title>
		</TotalDuration>
	</Header>
	<Row>
		<ExecDuration>U0_M0_F00 Original (17min 34s)</ExecDuration>
		<WaitingSlotDuration>U0_M0_F00 Original (2s)</WaitingSlotDuration>
		<TotalDuration>U0_M0_F00 Original (17min 36s)</TotalDuration>
	</Row>
</Table>
<Table id="fpga_compilation" name="">
	<Header>
		<FPGA>
			<Title></Title>
		</FPGA>
		<WRITE_BITSTREAM>
			<Title></Title>
		</WRITE_BITSTREAM>
		<total>
			<Title></Title>
		</total>
	</Header>
	<Row>
		<FPGA>FPGA</FPGA>
		<WRITE_BITSTREAM>WRITE_BIT*</WRITE_BITSTREAM>
		<total>total</total>
	</Row>
	<Row>
		<FPGA>U0_M0_F00/U0_M0_F0</FPGA>
		<WRITE_BITSTREAM>174</WRITE_BITSTREAM>
		<total>174</total>
	</Row>
</Table>
<Table id="machine_names" name="">
	<Header>
		<Machine>
			<Title>Machine name</Title>
		</Machine>
		<Model>
			<Title>Model name</Title>
		</Model>
		<CPU>
			<Title>CPU (MHz)</Title>
		</CPU>
		<Cache>
			<Title>Cache size</Title>
		</Cache>
		<Core>
			<Title>CPU cores</Title>
		</Core>
		<Bogomips>
			<Title>Bogomips</Title>
		</Bogomips>
		<Address>
			<Title>Address sizes</Title>
		</Address>
		<PercentCPU>
			<Title>Percent of CPU</Title>
		</PercentCPU>
	</Header>
	<Row>
		<Machine>csce-quinn-s1.engr.tamu.edu</Machine>
		<Model> Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz</Model>
		<CPU> 2434.625</CPU>
		<Cache> 25600 KB</Cache>
		<Core> 10</Core>
		<Bogomips> 4600.38</Bogomips>
		<Address> 46 bits physical, 48 bits virtual</Address>
		<PercentCPU> 13%</PercentCPU>
	</Row>
</Table>
<Table id="memory_usage" name="">
	<Header>
		<TNAME>
			<Title>Task</Title>
		</TNAME>
		<Max_resident_size>
			<Title>Maximum resident set size</Title>
		</Max_resident_size>
		<TaskLabel>
			<Title>Task Label</Title>
		</TaskLabel>
		<TaskQueue>
			<Title>Job Queue</Title>
		</TaskQueue>
	</Header>
	<Row>
		<TNAME>backend_default_U0_M0_F00_Original</TNAME>
		<Max_resident_size>5489088</Max_resident_size>
		<TaskLabel>Original</TaskLabel>
		<TaskQueue>ZebuIse</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_zCoreBuild_Part_0</TNAME>
		<Max_resident_size>476824</Max_resident_size>
		<TaskLabel>Build zCore Part_0</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_U0_M0_F00_zFpgaTiming</TNAME>
		<Max_resident_size>394776</Max_resident_size>
		<TaskLabel>Create Timing DB (SDF Mode)</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_zSimzilla</TNAME>
		<Max_resident_size>362852</Max_resident_size>
		<TaskLabel>Simulate Graphs</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_zDB_Global</TNAME>
		<Max_resident_size>332764</Max_resident_size>
		<TaskLabel>Create Global DB</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_zTopBuild</TNAME>
		<Max_resident_size>321716</Max_resident_size>
		<TaskLabel>Build System</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>BE_Version_Checker</TNAME>
		<Max_resident_size>247824</Max_resident_size>
		<TaskLabel>Check Back-End Binaries Version</TaskLabel>
		<TaskQueue>ZebuLocal</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_zGraphGenerator</TNAME>
		<Max_resident_size>168332</Max_resident_size>
		<TaskLabel>Build Accessibility Graphs</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_zRtlToEqui</TNAME>
		<Max_resident_size>162460</Max_resident_size>
		<TaskLabel>Convert Netlist</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>vcs_splitter_VCS_Task_Builder</TNAME>
		<Max_resident_size>156592</Max_resident_size>
		<TaskLabel>Launch VCS</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_U0_M0_F08_FpgaPostProc</TNAME>
		<Max_resident_size>143348</Max_resident_size>
		<TaskLabel>FPGA post Process</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_zTimeFpga</TNAME>
		<Max_resident_size>119700</Max_resident_size>
		<TaskLabel>Create Timing DB (post FPGA)</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_zEquiGenerator</TNAME>
		<Max_resident_size>118864</Max_resident_size>
		<TaskLabel>Build Equipotentials</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_zTime</TNAME>
		<Max_resident_size>107456</Max_resident_size>
		<TaskLabel>Create Timing DB</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_zSimuFsdbHeader</TNAME>
		<Max_resident_size>105820</Max_resident_size>
		<TaskLabel>zSimuFsdbHeader</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>RhinoFsdb_Builder</TNAME>
		<Max_resident_size>85048</Max_resident_size>
		<TaskLabel>Build Rhino Fsdb</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>design_Default_RTL_GroupBundle_0_Synthesis</TNAME>
		<Max_resident_size>82272</Max_resident_size>
		<TaskLabel>Bundle 0</TaskLabel>
		<TaskQueue>ZebuSynthesis</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_RTL_DB_Indexer</TNAME>
		<Max_resident_size>77996</Max_resident_size>
		<TaskLabel>Make RTL DB indexes</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_zAuditReport</TNAME>
		<Max_resident_size>58188</Max_resident_size>
		<TaskLabel>zAudit Report</TaskLabel>
		<TaskQueue>ZebuLocal</TaskQueue>
	</Row>
	<Row>
		<TNAME>Vcs_Version_Checker</TNAME>
		<Max_resident_size>49944</Max_resident_size>
		<TaskLabel>Check Vcs Binaries Version</TaskLabel>
		<TaskQueue>ZebuLocal</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_RTL_DB_Link</TNAME>
		<Max_resident_size>45444</Max_resident_size>
		<TaskLabel>Make RTL DB link</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_RTL_DB_RunTime</TNAME>
		<Max_resident_size>45444</Max_resident_size>
		<TaskLabel>Make RTL DB for Run Time</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>Verdi_Compilation</TNAME>
		<Max_resident_size>44200</Max_resident_size>
		<TaskLabel>Launch Verdi</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>Target_Config</TNAME>
		<Max_resident_size>38504</Max_resident_size>
		<TaskLabel>Target Configuration</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_Intermediate_Profiling_Results_Analyzer_BackendEntry</TNAME>
		<Max_resident_size>18468</Max_resident_size>
		<TaskLabel>Compilation Profiler (after BackendEntry)</TaskLabel>
		<TaskQueue>ZebuLocal</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_Intermediate_Profiling_Results_Analyzer_VCSAnalyzer</TNAME>
		<Max_resident_size>18468</Max_resident_size>
		<TaskLabel>Compilation Profiler (after VCSAnalyzer)</TaskLabel>
		<TaskQueue>ZebuLocal</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_Intermediate_Profiling_Results_Analyzer_ZTopBuildAnalyzer</TNAME>
		<Max_resident_size>18468</Max_resident_size>
		<TaskLabel>Compilation Profiler (after ZTopBuildAnalyzer)</TaskLabel>
		<TaskQueue>ZebuLocal</TaskQueue>
	</Row>
	<Row>
		<TNAME>FE_Version_Checker</TNAME>
		<Max_resident_size>11156</Max_resident_size>
		<TaskLabel>Check Front-End Binaries Version</TaskLabel>
		<TaskQueue>ZebuLocal</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_FpgaResultAnalyzer</TNAME>
		<Max_resident_size>7920</Max_resident_size>
		<TaskLabel>FPGA PaRs Analyzer</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_U0_M0_F00_Finish</TNAME>
		<Max_resident_size>2084</Max_resident_size>
		<TaskLabel>Finish</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
	<Row>
		<TNAME>backend_default_U0_M0_F00_Cleaning</TNAME>
		<Max_resident_size>2080</Max_resident_size>
		<TaskLabel>Cleaning All PaRs</TaskLabel>
		<TaskQueue>Zebu</TaskQueue>
	</Row>
</Table>
<Table id="memory_report" name="">
	<Header>
		<TaskQueue>
			<Title>Job queue</Title>
		</TaskQueue>
		<Max>
			<Title>Maximum RSS : max value</Title>
		</Max>
		<Average>
			<Title>Maximum RSS : average value</Title>
		</Average>
	</Header>
	<Row>
		<TaskQueue>Zebu</TaskQueue>
		<Max>476824</Max>
		<Average>150919</Average>
	</Row>
	<Row>
		<TaskQueue>ZebuIse</TaskQueue>
		<Max>5489088</Max>
		<Average>5489088</Average>
	</Row>
	<Row>
		<TaskQueue>ZebuLocal</TaskQueue>
		<Max>247824</Max>
		<Average>60359</Average>
	</Row>
	<Row>
		<TaskQueue>ZebuSynthesis</TaskQueue>
		<Max>82272</Max>
		<Average>82272</Average>
	</Row>
</Table>
<Table id="max_avg_grid_delay_per_job_queue" name="">
	<Header>
		<job_queue>
			<Title>Job queue</Title>
		</job_queue>
		<max_grid_delay_per_jq>
			<Title>Wait(max)</Title>
		</max_grid_delay_per_jq>
		<average_grid_delay_per_jq>
			<Title>Wait(average)</Title>
		</average_grid_delay_per_jq>
	</Header>
	<Row>
		<job_queue>Zebu</job_queue>
		<max_grid_delay_per_jq>3</max_grid_delay_per_jq>
		<average_grid_delay_per_jq>1</average_grid_delay_per_jq>
	</Row>
	<Row>
		<job_queue>ZebuIse</job_queue>
		<max_grid_delay_per_jq>2</max_grid_delay_per_jq>
		<average_grid_delay_per_jq>2</average_grid_delay_per_jq>
	</Row>
	<Row>
		<job_queue>ZebuLocal</job_queue>
		<max_grid_delay_per_jq>2</max_grid_delay_per_jq>
		<average_grid_delay_per_jq>1</average_grid_delay_per_jq>
	</Row>
	<Row>
		<job_queue>ZebuSynthesis</job_queue>
		<max_grid_delay_per_jq>1</max_grid_delay_per_jq>
		<average_grid_delay_per_jq>1</average_grid_delay_per_jq>
	</Row>
</Table>
</Metrics>
