

================================================================
== Vitis HLS Report for 'MATMUL'
================================================================
* Date:           Sat Feb 28 02:18:51 2026

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        matmul
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.227 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     1171|  1393811|  11.710 us|  13.938 ms|  1172|  1393812|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_MATMUL_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_382    |MATMUL_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_392    |MATMUL_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_402    |MATMUL_Pipeline_VITIS_LOOP_38_5_VITIS_LOOP_39_6    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_MATMUL_Pipeline_VITIS_LOOP_65_13_VITIS_LOOP_66_14_fu_407  |MATMUL_Pipeline_VITIS_LOOP_65_13_VITIS_LOOP_66_14  |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------------------------------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |                                                      |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |                       Loop Name                      |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +------------------------------------------------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_44_7_VITIS_LOOP_45_8                     |      128|  1392768|  8 ~ 87048|          -|          -|        16|        no|
        | + VITIS_LOOP_46_9_VITIS_LOOP_48_10_VITIS_LOOP_49_11  |        0|    87040|     5 ~ 85|          -|          -|  0 ~ 1024|        no|
        |  ++ VITIS_LOOP_52_12                                 |        0|       80|          5|          -|          -|    0 ~ 16|        no|
        +------------------------------------------------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1960|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    7|     840|   1071|    -|
|Memory           |        9|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    652|    -|
|Register         |        -|    -|    1670|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        9|    7|    2510|   3683|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    3|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+
    |grp_MATMUL_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_382    |MATMUL_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2    |        0|   0|   74|  164|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_392    |MATMUL_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4    |        0|   0|   62|  178|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_402    |MATMUL_Pipeline_VITIS_LOOP_38_5_VITIS_LOOP_39_6    |        0|   0|   30|  166|    0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_65_13_VITIS_LOOP_66_14_fu_407  |MATMUL_Pipeline_VITIS_LOOP_65_13_VITIS_LOOP_66_14  |        0|   0|   32|  177|    0|
    |control_s_axi_U                                               |control_s_axi                                      |        0|   0|   36|   40|    0|
    |mul_32s_32s_32_2_1_U14                                        |mul_32s_32s_32_2_1                                 |        0|   3|  165|   50|    0|
    |mul_64ns_10ns_74_5_1_U15                                      |mul_64ns_10ns_74_5_1                               |        0|   4|  441|  256|    0|
    |mux_4_2_32_1_1_U16                                            |mux_4_2_32_1_1                                     |        0|   0|    0|   20|    0|
    |mux_4_2_32_1_1_U17                                            |mux_4_2_32_1_1                                     |        0|   0|    0|   20|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                         |                                                   |        0|   7|  840| 1071|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |A_1_U  |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |A_2_U  |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |A_3_U  |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |B_U    |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |B_1_U  |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |B_2_U  |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |B_3_U  |A_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |C_U    |C_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                 |        9|  0|   0|    0|   768|  288|     9|        24576|
    +-------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                 Variable Name                                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln44_1_fu_491_p2                                                          |         +|   0|  0|  71|          64|           3|
    |add_ln44_2_fu_497_p2                                                          |         +|   0|  0|  71|          64|           3|
    |add_ln44_3_fu_503_p2                                                          |         +|   0|  0|  71|          64|           4|
    |add_ln44_4_fu_570_p2                                                          |         +|   0|  0|  71|          64|          64|
    |add_ln44_5_fu_580_p2                                                          |         +|   0|  0|  71|          64|          64|
    |add_ln44_fu_476_p2                                                            |         +|   0|  0|  13|           5|           1|
    |add_ln45_1_fu_625_p2                                                          |         +|   0|  0|  13|          10|          10|
    |add_ln45_2_fu_715_p2                                                          |         +|   0|  0|  13|          10|           3|
    |add_ln45_3_fu_720_p2                                                          |         +|   0|  0|  13|          10|           3|
    |add_ln45_4_fu_725_p2                                                          |         +|   0|  0|  13|          10|           4|
    |add_ln45_fu_648_p2                                                            |         +|   0|  0|  13|           5|           3|
    |add_ln46_1_fu_697_p2                                                          |         +|   0|  0|  83|          76|           1|
    |add_ln46_fu_669_p2                                                            |         +|   0|  0|  13|           5|           3|
    |add_ln48_1_fu_827_p2                                                          |         +|   0|  0|  13|           5|           3|
    |add_ln48_2_fu_844_p2                                                          |         +|   0|  0|  13|           5|           4|
    |add_ln48_3_fu_942_p2                                                          |         +|   0|  0|  81|          74|           1|
    |add_ln48_fu_773_p2                                                            |         +|   0|  0|  71|          64|           1|
    |add_ln49_fu_937_p2                                                            |         +|   0|  0|  14|           9|           1|
    |add_ln52_fu_931_p2                                                            |         +|   0|  0|  71|          64|           1|
    |add_ln54_1_fu_893_p2                                                          |         +|   0|  0|  14|           6|           6|
    |add_ln54_2_fu_914_p2                                                          |         +|   0|  0|  14|           6|           6|
    |add_ln54_fu_981_p2                                                            |         +|   0|  0|  39|          32|          32|
    |empty_45_fu_816_p2                                                            |         +|   0|  0|  15|           8|           8|
    |grp_MATMUL_Pipeline_VITIS_LOOP_65_13_VITIS_LOOP_66_14_fu_407_C_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_1_fu_509_p2                                                         |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln44_2_fu_515_p2                                                         |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln44_fu_470_p2                                                           |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln45_fu_611_p2                                                           |      icmp|   0|  0|  13|          10|          10|
    |icmp_ln46_fu_692_p2                                                           |      icmp|   0|  0|  83|          76|          76|
    |icmp_ln48_fu_703_p2                                                           |      icmp|   0|  0|  81|          74|          74|
    |icmp_ln49_fu_687_p2                                                           |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln52_fu_868_p2                                                           |      icmp|   0|  0|  71|          64|          64|
    |or_ln46_fu_769_p2                                                             |        or|   0|  0|   2|           1|           1|
    |select_ln44_10_fu_605_p3                                                      |    select|   0|  0|  64|           1|          64|
    |select_ln44_1_fu_549_p3                                                       |    select|   0|  0|  10|           1|           1|
    |select_ln44_2_fu_557_p3                                                       |    select|   0|  0|  10|           1|           3|
    |select_ln44_3_fu_642_p3                                                       |    select|   0|  0|   5|           1|           1|
    |select_ln44_4_fu_565_p3                                                       |    select|   0|  0|  64|           1|          64|
    |select_ln44_5_fu_575_p3                                                       |    select|   0|  0|  64|           1|          64|
    |select_ln44_6_fu_585_p3                                                       |    select|   0|  0|  64|           1|          64|
    |select_ln44_7_fu_654_p3                                                       |    select|   0|  0|   5|           1|           5|
    |select_ln44_8_fu_593_p3                                                       |    select|   0|  0|  64|           1|          64|
    |select_ln44_9_fu_599_p3                                                       |    select|   0|  0|  64|           1|          64|
    |select_ln44_fu_541_p3                                                         |    select|   0|  0|  10|           1|           1|
    |select_ln45_fu_617_p3                                                         |    select|   0|  0|  10|           1|          10|
    |select_ln46_1_fu_789_p3                                                       |    select|   0|  0|   9|           1|           9|
    |select_ln46_2_fu_833_p3                                                       |    select|   0|  0|   5|           1|           5|
    |select_ln46_3_fu_850_p3                                                       |    select|   0|  0|   5|           1|           5|
    |select_ln46_fu_708_p3                                                         |    select|   0|  0|  64|           1|          64|
    |select_ln48_1_fu_778_p3                                                       |    select|   0|  0|  64|           1|          64|
    |select_ln48_2_fu_948_p3                                                       |    select|   0|  0|  74|           1|           1|
    |select_ln48_fu_795_p3                                                         |    select|   0|  0|   9|           1|           9|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                         |          |   0|  0|1960|        1111|        1160|
    +------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |A_1_address0                  |   14|          3|    6|         18|
    |A_1_ce0                       |   14|          3|    1|          3|
    |A_1_we0                       |    9|          2|    1|          2|
    |A_2_address0                  |   14|          3|    6|         18|
    |A_2_ce0                       |   14|          3|    1|          3|
    |A_2_we0                       |    9|          2|    1|          2|
    |A_3_address0                  |   14|          3|    6|         18|
    |A_3_ce0                       |   14|          3|    1|          3|
    |A_3_we0                       |    9|          2|    1|          2|
    |A_address0                    |   14|          3|    6|         18|
    |A_ce0                         |   14|          3|    1|          3|
    |A_stream_TREADY_int_regslice  |    9|          2|    1|          2|
    |A_we0                         |    9|          2|    1|          2|
    |B_1_address0                  |   14|          3|    6|         18|
    |B_1_ce0                       |   14|          3|    1|          3|
    |B_1_we0                       |    9|          2|    1|          2|
    |B_2_address0                  |   14|          3|    6|         18|
    |B_2_ce0                       |   14|          3|    1|          3|
    |B_2_we0                       |    9|          2|    1|          2|
    |B_3_address0                  |   14|          3|    6|         18|
    |B_3_ce0                       |   14|          3|    1|          3|
    |B_3_we0                       |    9|          2|    1|          2|
    |B_address0                    |   14|          3|    6|         18|
    |B_ce0                         |   14|          3|    1|          3|
    |B_stream_TREADY_int_regslice  |    9|          2|    1|          2|
    |B_we0                         |    9|          2|    1|          2|
    |C_address0                    |   25|          5|    8|         40|
    |C_ce0                         |   20|          4|    1|          4|
    |C_d0                          |   14|          3|   32|         96|
    |C_we0                         |   14|          3|    1|          3|
    |ap_NS_fsm                     |  121|         27|    1|         27|
    |empty_42_reg_371              |    9|          2|   32|         64|
    |i_reg_343                     |    9|          2|   64|        128|
    |ii_fu_144                     |    9|          2|    5|         10|
    |indvar_flatten58_reg_331      |    9|          2|   74|        148|
    |indvar_flatten74_reg_308      |    9|          2|   76|        152|
    |indvar_flatten93_fu_160       |    9|          2|    5|         10|
    |indvars_iv40_fu_148           |    9|          2|   64|        128|
    |indvars_iv47_fu_132           |    9|          2|   10|         20|
    |j_1_reg_352                   |    9|          2|    9|         18|
    |j_fu_128                      |    9|          2|    5|         10|
    |k_1_reg_362                   |    9|          2|   64|        128|
    |kk_reg_319                    |    9|          2|    5|         10|
    |phi_ln44_1_fu_152             |    9|          2|   64|        128|
    |phi_ln44_fu_156               |    9|          2|   64|        128|
    |phi_ln45_1_fu_136             |    9|          2|   10|         20|
    |phi_ln45_fu_140               |    9|          2|   10|         20|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  652|        142|  670|       1480|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |C_addr_reg_1245                                                            |   8|   0|    8|          0|
    |add_ln44_1_reg_1066                                                        |  64|   0|   64|          0|
    |add_ln44_2_reg_1072                                                        |  64|   0|   64|          0|
    |add_ln44_3_reg_1078                                                        |  64|   0|   64|          0|
    |add_ln44_reg_1052                                                          |   5|   0|    5|          0|
    |add_ln45_1_reg_1138                                                        |  10|   0|   10|          0|
    |add_ln46_1_reg_1199                                                        |  76|   0|   76|          0|
    |add_ln46_reg_1171                                                          |   5|   0|    5|          0|
    |add_ln52_reg_1324                                                          |  64|   0|   64|          0|
    |ap_CS_fsm                                                                  |  26|   0|   26|          0|
    |empty_42_reg_371                                                           |  32|   0|   32|          0|
    |empty_43_reg_1240                                                          |   6|   0|    6|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2_fu_382_ap_start_reg    |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_392_ap_start_reg    |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_402_ap_start_reg    |   1|   0|    1|          0|
    |grp_MATMUL_Pipeline_VITIS_LOOP_65_13_VITIS_LOOP_66_14_fu_407_ap_start_reg  |   1|   0|    1|          0|
    |i_reg_343                                                                  |  64|   0|   64|          0|
    |icmp_ln44_1_reg_1084                                                       |   1|   0|    1|          0|
    |icmp_ln44_2_reg_1089                                                       |   1|   0|    1|          0|
    |icmp_ln48_reg_1204                                                         |   1|   0|    1|          0|
    |icmp_ln49_reg_1191                                                         |   1|   0|    1|          0|
    |ii_fu_144                                                                  |   5|   0|    5|          0|
    |indvar_flatten58_reg_331                                                   |  74|   0|   74|          0|
    |indvar_flatten74_reg_308                                                   |  76|   0|   76|          0|
    |indvar_flatten93_fu_160                                                    |   5|   0|    5|          0|
    |indvars_iv40_fu_148                                                        |  64|   0|   64|          0|
    |indvars_iv47_fu_132                                                        |  10|   0|   10|          0|
    |j_1_reg_352                                                                |   9|   0|    9|          0|
    |j_fu_128                                                                   |   5|   0|    5|          0|
    |k_1_reg_362                                                                |  64|   0|   64|          0|
    |kk_reg_319                                                                 |   5|   0|    5|          0|
    |mul_ln45_reg_1181                                                          |  74|   0|   74|          0|
    |mul_ln54_reg_1349                                                          |  32|   0|   32|          0|
    |or_ln46_reg_1219                                                           |   1|   0|    1|          0|
    |phi_ln44_1_fu_152                                                          |  64|   0|   64|          0|
    |phi_ln44_fu_156                                                            |  64|   0|   64|          0|
    |phi_ln45_1_fu_136                                                          |  10|   0|   10|          0|
    |phi_ln45_fu_140                                                            |  10|   0|   10|          0|
    |select_ln44_10_reg_1133                                                    |  64|   0|   64|          0|
    |select_ln44_1_reg_1108                                                     |  10|   0|   10|          0|
    |select_ln44_2_reg_1113                                                     |  10|   0|   10|          0|
    |select_ln44_6_reg_1118                                                     |  64|   0|   64|          0|
    |select_ln44_7_reg_1153                                                     |   5|   0|    5|          0|
    |select_ln44_8_reg_1123                                                     |  64|   0|   64|          0|
    |select_ln44_9_reg_1128                                                     |  64|   0|   64|          0|
    |select_ln44_reg_1103                                                       |  10|   0|   10|          0|
    |select_ln46_2_reg_1250                                                     |   5|   0|    5|          0|
    |select_ln46_reg_1213                                                       |  64|   0|   64|          0|
    |select_ln48_1_reg_1224                                                     |  64|   0|   64|          0|
    |select_ln48_reg_1235                                                       |   9|   0|    9|          0|
    |tmp_1_reg_1344                                                             |  32|   0|   32|          0|
    |tmp_2_reg_1097                                                             |   1|   0|    1|          0|
    |tmp_5_reg_1186                                                             |  74|   0|   76|          2|
    |tmp_8_reg_1265                                                             |   4|   0|    6|          2|
    |tmp_reg_1339                                                               |  32|   0|   32|          0|
    |trunc_ln52_reg_1318                                                        |   2|   0|    2|          0|
    |trunc_ln54_reg_1229                                                        |   4|   0|    4|          0|
    |zext_ln44_reg_1158                                                         |   5|   0|   64|         59|
    |zext_ln45_3_reg_1176                                                       |   5|   0|    9|          4|
    |zext_ln45_reg_1164                                                         |   5|   0|    9|          4|
    |zext_ln46_1_reg_1260                                                       |   5|   0|   64|         59|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |1670|   0| 1800|        130|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|        MATMUL|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|        MATMUL|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|        MATMUL|  return value|
|A_stream_TDATA         |   in|   32|        axis|      A_stream|       pointer|
|A_stream_TVALID        |   in|    1|        axis|      A_stream|       pointer|
|A_stream_TREADY        |  out|    1|        axis|      A_stream|       pointer|
|B_stream_TDATA         |   in|   32|        axis|      B_stream|       pointer|
|B_stream_TVALID        |   in|    1|        axis|      B_stream|       pointer|
|B_stream_TREADY        |  out|    1|        axis|      B_stream|       pointer|
|C_stream_TDATA         |  out|   32|        axis|      C_stream|       pointer|
|C_stream_TVALID        |  out|    1|        axis|      C_stream|       pointer|
|C_stream_TREADY        |   in|    1|        axis|      C_stream|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

