// Seed: 1771273440
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
);
  assign id_3 = 1;
  logic id_4;
endmodule
