// Seed: 2012242509
module module_0 (
    output id_0,
    input  id_1
);
  supply1 id_2;
  logic   id_3;
  logic id_4, id_5;
  assign id_2[1 : 1] = id_3;
  logic id_6;
  logic id_7;
  assign id_6 = 1'd0;
endmodule
