# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"ALU_tb_time_impl.v" \
"../../../../../TP1.srcs/sources_1/new/ALU.v" \
"../../../../../TP1.srcs/sim_1/new/ALU_tb.v" \

# Do not sort compile order
nosort
