#![no_main]
#![no_std]
#![feature(asm_experimental_arch)] // core::arch::asm! for SCG0 in clock.rs (fr247x); harmless otherwise

//! bob-929 PRODUCT firmware (Rust) — **Stembus node**, primary dev target MSP430FR2476 (FR247x).
//!
//! DEV SEQUENCING (Henrik, 2026-09-21): developed now on the on-hand **FR2476** boards — a **dual-I2C**
//! part (2× eUSCI_B), so it exercises the full node role: a **Stem-bus I2C SLAVE** control surface to
//! the SoM (regmap.rs) *and* a local **sensor-bus I2C MASTER**. The production dual-I2C part is the
//! **FR2155** (FR215x); the port is a PAC/memory.x swap once an FR2355 board (its strict superset) is
//! available to sign off — the one thing FR2476 can't test is the 2nd eCOMP (1 vs 2). The cheap 1× I2C
//! **FR2433** slave-only node is a separate build (the family axis) added later. See prod/DESIGN.md +
//! docs/MCU_SELECTION.md.
//!
//! `just prod build` gates the image against the FR247x 32 KB toolchain window / 8 KB SRAM
//! (scripts/size-check.sh).
//!
//! STATUS: scaffold only. Boots, holds the watchdog, unlocks GPIO, and idles. The node duties below
//! are stubs — see prod/README.md and derive them from STEM-EXPANDER.md / I2C-API.md / objectives.
//!
//! Register access goes through the vendored `msp430fr2476` PAC (typed peripherals), same family as
//! diag — so diag's clock.rs / uart.rs / i2c.rs are direct references. Diag runs eUSCI_B as a MASTER;
//! the MCU-bus surface here must be an I2C SLAVE (a different code path), while the sensor bus reuses
//! diag's master path. `p.cs` is the clock system; `p.e_usci_b0`/`p.e_usci_b1` are the two I2C blocks.

extern crate panic_msp430; // infinitely-looping panic handler (a hang trips the watchdog → reset)

use msp430_rt::entry;

// Family axis: exactly one family feature selects the PAC (and, via build.rs, the memory map).
#[cfg(not(any(feature = "_dual", feature = "fr24xx")))]
compile_error!("prod: enable one family — fr247x (default) | fr215x | fr235x | fr24xx");
#[cfg(all(feature = "_dual", feature = "fr24xx"))]
compile_error!("prod: enable exactly ONE family — a dual-I²C family XOR fr24xx, not both");

// OPERATING MODES (DESIGN.md): compile in ≥1 mode; sensing needs a 2nd I²C so it's dual-I²C only.
#[cfg(not(any(feature = "mode-passive", feature = "mode-sensing")))]
compile_error!("prod: enable at least one mode — `--features mode-passive` and/or `mode-sensing`");
#[cfg(all(feature = "fr24xx", feature = "mode-sensing"))]
compile_error!("prod: `mode-sensing` requires a dual-I²C family — FR2433 (fr24xx) is Passive-only");

// The chip-select PAC alias + the shared board/hal/i2c layer live in `bsp` (STEM-DIRECTION.md: diag
// and prod share ONE family/board axis). Re-export `pac` so every module keeps
// `use crate::pac::Peripherals`; the family feature forwards to exactly one bsp PAC. `hal`/`i2c` (the
// dual-I²C Leaf bus) are re-exported for the dual families — the SAME shared driver diag uses.
pub(crate) use bsp::pac;
use crate::pac::Peripherals;
#[cfg(feature = "_dual")]
pub(crate) use bsp::{hal, i2c};

mod model; // Runtime MSP430 model detection + pin mapping (one image per compatible family).
mod regmap; // I²C-slave register-map contract (PCA9698 emulation + Thepia extensions). See regmap.rs.

// DUAL-I²C bring-up modules — shared across all dual families (fr247x/fr215x/fr235x, the `_dual`
// marker). They talk to the chip through the `pac` alias, so the SAME code serves every dual PAC; only
// the alias differs. The FR24xx (single-I²C) path is a separate idle scaffold. Portable device drivers
// live in `crates/devices`; only this glue is chip-specific.
// clock init serves the dual path AND the fr24xx console path (a locked 1 MHz SMCLK for a clean UART).
#[cfg(any(feature = "_dual", feature = "console"))]
mod clock;
#[cfg(feature = "_dual")]
mod enumerate;
// The I²C-slave surface (status + stem transport + regmap) serves BOTH the dual node (eUSCI_B1) and
// the fr24xx Passive node (its single eUSCI_B0) — it's the fr24xx node's whole job. `enumerate`/`mode`
// stay dual-only (no sensor bus / mode machine on the single-I²C part).
#[cfg(any(feature = "_dual", feature = "fr24xx"))]
mod status;
#[cfg(feature = "_dual")]
mod mode;
#[cfg(any(feature = "_dual", feature = "fr24xx"))]
mod stem;
// UART logging is the `console` feature (dev only). Off = silent production image; state then lives
// only in the debug registers (served by the I2C-slave surface). See status.rs / the console question.
// Console/UART is available to ANY family with `console` on (dual + fr24xx). `uart.rs` unifies the
// eUSCI_A0 field-name difference (e_usci_a0 vs usci_a0_uart_mode) via a macro.
#[cfg(feature = "console")]
mod uart;

/// Compiled-in identity stamp (see build.rs). Printed at boot once the UART stub lands.
const FW_BUILD: &str = env!("PROD_BUILD");

/// Firmware VERSION NUMBER — semantic `major.minor.patch`, sourced from the crate version in
/// `Cargo.toml` (bump it per release). Distinct from `FW_BUILD` (the git/build stamp): the version is
/// the human-facing number, exposed both on the boot banner AND as debug registers `0x3B–0x3D` so the
/// SoM can read the firmware version by inspecting the MSP over the I2C-slave surface.
pub const FW_VERSION: &str = env!("CARGO_PKG_VERSION"); // "0.1.0"
pub const FW_VER_MAJOR: u8 = parse_u8(env!("CARGO_PKG_VERSION_MAJOR"));
pub const FW_VER_MINOR: u8 = parse_u8(env!("CARGO_PKG_VERSION_MINOR"));
pub const FW_VER_PATCH: u8 = parse_u8(env!("CARGO_PKG_VERSION_PATCH"));

/// const decimal parse (0..=255) — for the CARGO_PKG_VERSION_* fields at compile time.
const fn parse_u8(s: &str) -> u8 {
    let b = s.as_bytes();
    let mut v = 0u8;
    let mut i = 0;
    while i < b.len() {
        v = v.wrapping_mul(10).wrapping_add(b[i] - b'0');
        i += 1;
    }
    v
}

// Watchdog control (common across MSP430 FRAM parts). WDTPW is the write password; WDTHOLD stops it.
const WDTPW: u16 = 0x5A00;
const WDTHOLD: u16 = 0x0080;
// PM5CTL0.LOCKLPM5 — set out of reset on FRAM parts; must be cleared to make GPIO live.
const LOCKLPM5: u16 = 0x0001;

#[entry]
fn main() -> ! {
    // steal() (not take()) to match diag and avoid pulling in the critical-section machinery; the
    // scaffold is single-threaded with no ISRs yet, so exclusive access is trivially upheld.
    let p = unsafe { Peripherals::steal() };

    // Hold the watchdog during bring-up. The shipping node will instead run the WDT in reset mode as
    // a hang backstop (see diag/src/main.rs WDT_BACKSTOP) and pet it from the main loop. (The only
    // per-family delta in the scaffold: the WDT peripheral field name — fr247x `wdt_a` vs fr24xx
    // `watchdog_timer`; same UCS/WDTCTL register underneath.)
    #[cfg(feature = "_dual")]
    p.wdt_a.wdtctl().write(|w| unsafe { w.bits(WDTPW | WDTHOLD) });
    #[cfg(feature = "fr24xx")]
    p.watchdog_timer.wdtctl().write(|w| unsafe { w.bits(WDTPW | WDTHOLD) });

    // Unlock the I/O from the LPM5 default so port config takes effect (both families have PMM).
    p.pmm.pm5ctl0().modify(|r, w| unsafe { w.bits(r.bits() & !LOCKLPM5) });

    // Keep the build stamp live for the family paths below.
    let _ = FW_BUILD;

    #[cfg(feature = "_dual")]
    run_dual(&p);

    #[cfg(feature = "fr24xx")]
    run_fr24xx(&p);
}

/// Dual-I²C node bring-up (fr247x/fr215x/fr235x — via the `pac` alias): clock → pins → sensor-bus I2C
/// master → mode machine → OLED splash → boot banner → enumerate → report/serve state (UART commands +
/// eUSCI_B1 slave). Same code for every dual family; only the PAC alias differs.
#[cfg(feature = "_dual")]
fn run_dual(p: &Peripherals) -> ! {
    // Console UART pins via the board — board-aware (UCA0/P1.4-5 on FR2476, UCA1/P4.2-3 on FR2355);
    // needed for `console`, harmless otherwise. The SENSOR I²C pins (P1.2/P1.3 → UCB0) are owned by the
    // MODE machine: acquired in Sensing, released in Passive, so a Passive node stays off the bus.
    clock::init_1mhz(p);
    bsp::board::route_console_uart_pins(p);

    let model = model::detect();

    // Enter the boot-default operating mode. In Sensing this ACQUIRES the sensor bus (B0 master); in
    // Passive it ensures the bus is RELEASED (the SoM owns it). Runtime-switchable below.
    let mut mach = mode::ModeMachine::boot(p);

    // Sensor scan runs ONLY in Sensing (Passive never masters the sensor bus). It populates the
    // debug registers the SoM reads over the I2C-slave surface. UART reporting below is `console`-gated.
    #[allow(unused_mut)]
    let mut last = if mach.is_sensing() {
        enumerate::scan(p)
    } else {
        enumerate::Scan::absent()
    };

    // OLED boot splash — only when we master the sensor bus (Sensing) and an OLED answered. Shows the
    // fw version + boot verdict for ~5 s, then turns the panel OFF (blank). In Passive the OLED is the
    // SoM's to drive, so we don't touch it.
    if mach.is_sensing() {
        oled_splash(p, &last);
    }

    // The Stem-bus I2C-slave surface (eUSCI_B1): the SoM reads this register file. `rf` holds the
    // live status snapshot (+ PCA9698 shadow); `slave` is the per-transaction state. Polled below.
    let mut st = if mach.is_sensing() {
        status::Status::from_scan(model, &last)
    } else {
        status::Status::booted(model) // Passive: not enumerated (didn't master the bus)
    };
    st.set_mode(mach.current().code()); // publish the boot mode at MODE_CTRL (0x3E)
    let mut rf = stem::RegFile::new(st);
    let mut slave = stem::Slave::new();
    stem::init(p);

    // Dev observability: banner + human report + on-demand commands over the backchannel UART.
    #[cfg(feature = "console")]
    {
        uart::init(p);
        uart::puts(p, "\n== prod v");
        uart::puts(p, FW_VERSION); // human-facing version number (also debug regs 0x3B–0x3D)
        uart::putc(p, b' ');
        uart::puts(p, FW_BUILD);
        uart::puts(p, " (");
        uart::puts(p, model_name(model));
        uart::puts(p, ") mode=");
        uart::puts(p, mach.current().name());
        uart::puts(p, " ==\n");
        if !model.matches_build_family() {
            uart::puts(p, "!! WRONG-FAMILY FLASH: detected part is not in this image's family\n");
        }
        uart::puts(p, "commands: s=scan  r=report  d=debug regs  m=switch mode  l=loopback self-test\n");
        enumerate::report(p, &last);
        rf.status.dump(p);
        // Boot self-test: drive the eUSCI_B1 SLAVE from the eUSCI_B0 MASTER (needs the P3.2->P1.2 /
        // P3.6->P1.3 jumpers). Auto-run so hwd's READ-ONLY console captures PASS/FAIL with NO keystroke
        // — a short-lived agent reads the hwd console log but cannot send the `l` keystroke. No jumpers
        // → an honest "no response". Only meaningful in Sensing (B0 must be up as master).
        if mach.is_sensing() {
            let lb = stem::loopback_selftest(p, &mut slave, &mut rf);
            uart::puts(p, "loopback B0->B1 @0x");
            uart::hex8(p, stem::STEM_ADDR as u8);
            uart::puts(p, " (boot self-test): ");
            if !lb.ran {
                uart::puts(p, "no response (fit jumpers P3.2->P1.2, P3.6->P1.3)\n");
            } else {
                uart::puts(p, "iface=0x");
                uart::hex8(p, lb.iface);
                uart::puts(p, " verMaj=");
                uart::dec(p, lb.ver_major as u16);
                uart::puts(p, if lb.passed() { "  PASS\n" } else { "  FAIL\n" });
            }
        }
        loop {
            stem::poll(p, &mut slave, &mut rf); // service the SoM/Stem master
            // A SoM write to MODE_CTRL (0x3E) queues a mode switch; apply it here, out of the poll.
            if let Some(code) = rf.take_mode_request() {
                match mode::Mode::from_code(code) {
                    Some(m) if m != mach.current() => {
                        apply_mode(p, &mut mach, &mut rf, model, &mut last, m);
                        uart::puts(p, "mode (SoM) -> ");
                        uart::puts(p, mach.current().name());
                        uart::putc(p, b'\n');
                    }
                    Some(_) => {} // already in that mode — nothing to do
                    None => {
                        uart::puts(p, "mode (SoM): ignoring unsupported code 0x");
                        uart::hex8(p, code);
                        uart::putc(p, b'\n');
                    }
                }
            }
            if uart::rx_ready(p) {
                match uart::getc(p) {
                    b's' | b'S' => {
                        if mach.is_sensing() {
                            last = enumerate::scan(p);
                            enumerate::report(p, &last);
                            rf.status = status::Status::from_scan(model, &last);
                            rf.status.set_mode(mach.current().code());
                        } else {
                            uart::puts(p, "  (passive: not mastering the sensor bus)\n");
                        }
                    }
                    b'r' | b'R' => enumerate::report(p, &last),
                    b'd' | b'D' => rf.status.dump(p),
                    b'm' | b'M' => {
                        let next = mach.current().toggled();
                        apply_mode(p, &mut mach, &mut rf, model, &mut last, next);
                        uart::puts(p, "mode -> ");
                        uart::puts(p, mach.current().name());
                        uart::putc(p, b'\n');
                        if mach.is_sensing() {
                            enumerate::report(p, &last);
                        } else {
                            uart::puts(p, "  sensor bus released (SoM owns it)\n");
                        }
                    }
                    b'l' | b'L' => {
                        if mach.is_sensing() {
                            let lb = stem::loopback_selftest(p, &mut slave, &mut rf);
                            uart::puts(p, "loopback B0->B1 @0x");
                            uart::hex8(p, stem::STEM_ADDR as u8);
                            uart::puts(p, ": ");
                            if !lb.ran {
                                uart::puts(p, "no response (jumper P3.2->P1.2, P3.6->P1.3?)\n");
                            } else {
                                uart::puts(p, "iface=0x");
                                uart::hex8(p, lb.iface);
                                uart::puts(p, " verMaj=");
                                uart::dec(p, lb.ver_major as u16);
                                uart::puts(p, if lb.passed() { "  PASS\n" } else { "  FAIL\n" });
                            }
                        } else {
                            uart::puts(p, "  (loopback needs Sensing: B0 must master the bus)\n");
                        }
                    }
                    b'\r' | b'\n' => {}
                    _ => uart::puts(p, "  (s=scan r=report d=debug m=mode l=loopback)\n"),
                }
            }
        }
    }

    // Production (console off): state lives in the register file, served over the eUSCI_B1 I2C-slave
    // surface. Poll it forever — this is the node's whole job until wake/INT logic lands.
    #[cfg(not(feature = "console"))]
    {
        // Production: the boot-default mode is active (its entry action already ran in `boot`). Runtime
        // switches arrive as a SoM write to MODE_CTRL (0x3E), applied here out of the slave poll.
        loop {
            stem::poll(p, &mut slave, &mut rf);
            if let Some(code) = rf.take_mode_request() {
                if let Some(m) = mode::Mode::from_code(code) {
                    if m != mach.current() {
                        apply_mode(p, &mut mach, &mut rf, model, &mut last, m);
                    }
                }
            }
        }
    }
}

/// Apply a mode switch — from the bench `m` key OR a SoM write to `MODE_CTRL` (0x3E). Centralises what
/// both triggers must do so they can't drift: hand off the sensor bus (`ModeMachine::switch`), refresh
/// the scan + the status snapshot the SoM reads, and republish the live mode code at 0x3E.
#[cfg(feature = "_dual")]
fn apply_mode(
    p: &Peripherals,
    mach: &mut mode::ModeMachine,
    rf: &mut stem::RegFile,
    model: model::Model,
    last: &mut enumerate::Scan,
    new: mode::Mode,
) {
    mach.switch(p, new); // sequenced bus acquire/release (no-op if already there)
    let mut st = if mach.is_sensing() {
        *last = enumerate::scan(p);
        status::Status::from_scan(model, last)
    } else {
        *last = enumerate::Scan::absent();
        status::Status::booted(model)
    };
    st.set_mode(mach.current().code());
    rf.status = st;
}

/// Boot splash on a connected OLED: firmware version + boot success for ~5 s, then blank the panel
/// (never leave it showing garbage / an uninitialised white raster). No-op if no OLED answered.
/// Panel-parameterised via `devices::ssd1306` — swap `SSD1306_128X32` for another size as needed.
#[cfg(feature = "_dual")]
fn oled_splash(p: &Peripherals, scan: &enumerate::Scan) {
    use devices::ssd1306::{Oled, SSD1306_128X32};
    let oled = Oled::new(SSD1306_128X32);
    if !scan.present.get(oled.addr()) {
        return; // no OLED connected → nothing to show
    }
    let mut bus = crate::hal::EusciI2c::new(p);
    if oled.init(&mut bus).is_err() {
        return;
    }
    let _ = oled.clear(&mut bus);
    let _ = oled.text(&mut bus, 0, 0, if scan.faulted { "PROD FAULT" } else { "PROD OK" });
    if let Ok(c) = oled.text(&mut bus, 2, 0, "V") {
        let _ = oled.text(&mut bus, 2, c, FW_VERSION);
    }
    // Hold ~5 s (30k nops ≈ 100 ms on the 1 MHz clock, ×50), then turn the display off.
    for _ in 0..50u16 {
        for _ in 0..30_000u16 {
            msp430::asm::nop();
        }
    }
    let _ = oled.off(&mut bus);
}

/// Model name for the banner (no core::fmt on this budget). Used by both node paths under `console`.
#[cfg(feature = "console")]
fn model_name(m: model::Model) -> &'static str {
    match m {
        model::Model::Fr2476 => "FR2476",
        model::Model::Fr2475 => "FR2475",
        model::Model::Fr2155 => "FR2155",
        model::Model::Fr2355 => "FR2355",
        model::Model::Fr2433 => "FR2433",
        model::Model::Unknown(_) => "UNKNOWN",
    }
}

/// FR24xx (FR2433) single-I²C **slave-only** node. Its whole job: answer the SoM's PCA9698-emulation
/// register file on the one eUSCI_B0 (UCB0, P1.2/P1.3) — identity/status/version (real) + the GPIO
/// bank shadow (regmap.rs / stem.rs, the SAME contract the dual node serves on eUSCI_B1). FR2433 is
/// Passive-only (no sensor master → no scan/mode machine), so it publishes a booted, Passive status
/// and serves reads/writes forever. Physical GPIO/ADC backing of the banks is the next step (#3).
#[cfg(feature = "fr24xx")]
fn run_fr24xx(p: &Peripherals) -> ! {
    let model = model::detect();

    // Publish identity + booted/Passive status behind the slave surface (no sensor scan on this part).
    let mut st = status::Status::booted(model);
    st.set_mode(regmap::MODE_CODE_PASSIVE);
    let mut rf = stem::RegFile::new(st);
    let mut slave = stem::Slave::new();
    stem::init(p); // eUSCI_B0 as I²C slave @ STEM_ADDR on P1.2/P1.3

    // Dev console (`console` feature): a locked 1 MHz clock (clean UART baud) + the eUSCI_A0 backchannel
    // on P1.4/P1.5 (distinct from UCB0 on P1.2/P1.3 — no pin clash). Print the banner + debug window
    // ONCE, then fall through to serving the slave. The slave itself needs no clock (the master drives
    // SCL), so a production (console-off) build serves it on the default DCO with no clock init.
    #[cfg(feature = "console")]
    {
        const P1_UART_PINS: u8 = 0x30; // BIT4|BIT5 -> UCA0 TXD/RXD on P1.4/P1.5 (FR2433 backchannel)
        clock::init_1mhz(p);
        p.p1.p1sel1().modify(|r, w| unsafe { w.bits(r.bits() & !P1_UART_PINS) });
        p.p1.p1sel0().modify(|r, w| unsafe { w.bits(r.bits() | P1_UART_PINS) });
        uart::init(p);
        uart::puts(p, "\n== prod v");
        uart::puts(p, FW_VERSION);
        uart::putc(p, b' ');
        uart::puts(p, FW_BUILD);
        uart::puts(p, " (");
        uart::puts(p, model_name(model));
        uart::puts(p, ") fr24xx Passive — I2C-slave @0x");
        uart::hex8(p, stem::STEM_ADDR as u8);
        uart::puts(p, " up ==\n");
        if !model.matches_build_family() {
            uart::puts(p, "!! WRONG-FAMILY FLASH: detected part is not in this image's family\n");
        }
        rf.status.dump(p); // the exact 0x30–0x3F bytes a master would read
        // Prove the physical GPIO bank backing end-to-end (no I²C master needed): drive P1.0 via the
        // regmap OP/IOC path and sense it back on IP. Auto-runs so hwd's READ-ONLY console captures
        // PASS/FAIL with no keystroke (matches the dual node's boot self-test discipline).
        let gp = stem::gpio_selftest(p, &mut rf);
        uart::puts(p, "gpio bank0 self-test (P1.0 drive->sense): ");
        uart::puts(p, if gp { "PASS\n" } else { "FAIL\n" });
    }

    // Serve the slave surface forever. A SoM write to MODE_CTRL (0x3E) has nowhere to go on a
    // Passive-only part — drain and ignore it so the request can't wedge; reads still return PASSIVE.
    loop {
        stem::poll(p, &mut slave, &mut rf);
        let _ = rf.take_mode_request();
    }
}
