Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 25 19:29:04 2023
| Host         : Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.173        0.000                      0                11778        0.030        0.000                      0                11778        4.500        0.000                       0                  5127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.173        0.000                      0                11778        0.030        0.000                      0                11778        4.500        0.000                       0                  5127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 ss0/p_sum_60/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/p_sum_6_small_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.240ns  (logic 31.499ns (84.583%)  route 5.741ns (15.417%))
  Logic Levels:           24  (CARRY4=7 DSP48E1=16 LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 44.776 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.636     5.156    ss0/CLK_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ss0/p_sum_60/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.567 r  ss0/p_sum_60/PCOUT[47]
                         net (fo=1, routed)           0.002     7.569    ss0/p_sum_60_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.087 r  ss0/p_sum_60__0/P[0]
                         net (fo=1, routed)           1.619    10.706    ss0/p_sum_60__0_n_105
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.362 r  ss0/p_sum_60__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.362    ss0/p_sum_60__1_i_8_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  ss0/p_sum_60__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.476    ss0/p_sum_60__1_i_7_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.590 r  ss0/p_sum_60__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.590    ss0/p_sum_60__1_i_6_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.704 r  ss0/p_sum_60__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.704    ss0/p_sum_60__1_i_5_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.818 r  ss0/p_sum_60__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.818    ss0/p_sum_60__1_i_4_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.932 r  ss0/p_sum_60__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.932    ss0/p_sum_60__1_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.171 r  ss0/p_sum_60__1_i_2/O[2]
                         net (fo=1, routed)           1.687    13.858    ss0/p_sum_60__1_i_2_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[26]_PCOUT[47])
                                                      2.194    16.052 r  ss0/p_sum_60__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.054    ss0/p_sum_60__1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.767 r  ss0/p_sum_60__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.769    ss0/p_sum_60__2_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.482 r  ss0/p_sum_60__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.484    ss0/p_sum_60__3_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.197 r  ss0/p_sum_60__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.199    ss0/p_sum_60__4_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.912 r  ss0/p_sum_60__5/PCOUT[47]
                         net (fo=1, routed)           0.002    22.914    ss0/p_sum_60__5_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.627 r  ss0/p_sum_60__6/PCOUT[47]
                         net (fo=1, routed)           0.056    24.683    ss0/p_sum_60__6_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    26.396 r  ss0/p_sum_60__7/PCOUT[47]
                         net (fo=1, routed)           0.002    26.398    ss0/p_sum_60__7_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    28.111 r  ss0/p_sum_60__8/PCOUT[47]
                         net (fo=1, routed)           0.002    28.113    ss0/p_sum_60__8_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.826 r  ss0/p_sum_60__9/PCOUT[47]
                         net (fo=1, routed)           0.002    29.828    ss0/p_sum_60__9_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    31.541 r  ss0/p_sum_60__10/PCOUT[47]
                         net (fo=1, routed)           0.002    31.543    ss0/p_sum_60__10_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    33.256 r  ss0/p_sum_60__11/PCOUT[47]
                         net (fo=1, routed)           0.002    33.258    ss0/p_sum_60__11_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    34.971 r  ss0/p_sum_60__12/PCOUT[47]
                         net (fo=1, routed)           0.002    34.973    ss0/p_sum_60__12_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.686 r  ss0/p_sum_60__13/PCOUT[47]
                         net (fo=1, routed)           0.002    36.688    ss0/p_sum_60__13_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.401 r  ss0/p_sum_60__14/PCOUT[47]
                         net (fo=1, routed)           0.002    38.403    ss0/p_sum_60__14_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    39.921 r  ss0/p_sum_60__15/P[31]
                         net (fo=1, routed)           0.780    40.701    ss0/p_sum_60__15_n_74
    SLICE_X54Y97         LUT2 (Prop_lut2_I0_O)        0.124    40.825 r  ss0/p_sum_6_small[30]_i_1/O
                         net (fo=31, routed)          1.572    42.397    ss0/p_sum_6_small[30]_i_1_n_0
    SLICE_X32Y95         FDSE                                         r  ss0/p_sum_6_small_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.435    44.776    ss0/CLK_IBUF_BUFG
    SLICE_X32Y95         FDSE                                         r  ss0/p_sum_6_small_reg[1]/C
                         clock pessimism              0.258    45.034    
                         clock uncertainty           -0.035    44.999    
    SLICE_X32Y95         FDSE (Setup_fdse_C_S)       -0.429    44.570    ss0/p_sum_6_small_reg[1]
  -------------------------------------------------------------------
                         required time                         44.570    
                         arrival time                         -42.397    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 ss0/p_sum_60/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/p_sum_6_small_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.240ns  (logic 31.499ns (84.583%)  route 5.741ns (15.417%))
  Logic Levels:           24  (CARRY4=7 DSP48E1=16 LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 44.776 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.636     5.156    ss0/CLK_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ss0/p_sum_60/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.567 r  ss0/p_sum_60/PCOUT[47]
                         net (fo=1, routed)           0.002     7.569    ss0/p_sum_60_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.087 r  ss0/p_sum_60__0/P[0]
                         net (fo=1, routed)           1.619    10.706    ss0/p_sum_60__0_n_105
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.362 r  ss0/p_sum_60__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.362    ss0/p_sum_60__1_i_8_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  ss0/p_sum_60__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.476    ss0/p_sum_60__1_i_7_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.590 r  ss0/p_sum_60__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.590    ss0/p_sum_60__1_i_6_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.704 r  ss0/p_sum_60__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.704    ss0/p_sum_60__1_i_5_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.818 r  ss0/p_sum_60__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.818    ss0/p_sum_60__1_i_4_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.932 r  ss0/p_sum_60__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.932    ss0/p_sum_60__1_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.171 r  ss0/p_sum_60__1_i_2/O[2]
                         net (fo=1, routed)           1.687    13.858    ss0/p_sum_60__1_i_2_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[26]_PCOUT[47])
                                                      2.194    16.052 r  ss0/p_sum_60__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.054    ss0/p_sum_60__1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.767 r  ss0/p_sum_60__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.769    ss0/p_sum_60__2_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.482 r  ss0/p_sum_60__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.484    ss0/p_sum_60__3_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.197 r  ss0/p_sum_60__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.199    ss0/p_sum_60__4_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.912 r  ss0/p_sum_60__5/PCOUT[47]
                         net (fo=1, routed)           0.002    22.914    ss0/p_sum_60__5_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.627 r  ss0/p_sum_60__6/PCOUT[47]
                         net (fo=1, routed)           0.056    24.683    ss0/p_sum_60__6_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    26.396 r  ss0/p_sum_60__7/PCOUT[47]
                         net (fo=1, routed)           0.002    26.398    ss0/p_sum_60__7_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    28.111 r  ss0/p_sum_60__8/PCOUT[47]
                         net (fo=1, routed)           0.002    28.113    ss0/p_sum_60__8_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.826 r  ss0/p_sum_60__9/PCOUT[47]
                         net (fo=1, routed)           0.002    29.828    ss0/p_sum_60__9_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    31.541 r  ss0/p_sum_60__10/PCOUT[47]
                         net (fo=1, routed)           0.002    31.543    ss0/p_sum_60__10_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    33.256 r  ss0/p_sum_60__11/PCOUT[47]
                         net (fo=1, routed)           0.002    33.258    ss0/p_sum_60__11_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    34.971 r  ss0/p_sum_60__12/PCOUT[47]
                         net (fo=1, routed)           0.002    34.973    ss0/p_sum_60__12_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.686 r  ss0/p_sum_60__13/PCOUT[47]
                         net (fo=1, routed)           0.002    36.688    ss0/p_sum_60__13_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.401 r  ss0/p_sum_60__14/PCOUT[47]
                         net (fo=1, routed)           0.002    38.403    ss0/p_sum_60__14_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    39.921 r  ss0/p_sum_60__15/P[31]
                         net (fo=1, routed)           0.780    40.701    ss0/p_sum_60__15_n_74
    SLICE_X54Y97         LUT2 (Prop_lut2_I0_O)        0.124    40.825 r  ss0/p_sum_6_small[30]_i_1/O
                         net (fo=31, routed)          1.572    42.397    ss0/p_sum_6_small[30]_i_1_n_0
    SLICE_X32Y95         FDSE                                         r  ss0/p_sum_6_small_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.435    44.776    ss0/CLK_IBUF_BUFG
    SLICE_X32Y95         FDSE                                         r  ss0/p_sum_6_small_reg[3]/C
                         clock pessimism              0.258    45.034    
                         clock uncertainty           -0.035    44.999    
    SLICE_X32Y95         FDSE (Setup_fdse_C_S)       -0.429    44.570    ss0/p_sum_6_small_reg[3]
  -------------------------------------------------------------------
                         required time                         44.570    
                         arrival time                         -42.397    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 ss0/p_sum_60/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/p_sum_6_small_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.975ns  (logic 31.499ns (85.191%)  route 5.476ns (14.809%))
  Logic Levels:           24  (CARRY4=7 DSP48E1=16 LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 44.775 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.636     5.156    ss0/CLK_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ss0/p_sum_60/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.567 r  ss0/p_sum_60/PCOUT[47]
                         net (fo=1, routed)           0.002     7.569    ss0/p_sum_60_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.087 r  ss0/p_sum_60__0/P[0]
                         net (fo=1, routed)           1.619    10.706    ss0/p_sum_60__0_n_105
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.362 r  ss0/p_sum_60__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.362    ss0/p_sum_60__1_i_8_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  ss0/p_sum_60__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.476    ss0/p_sum_60__1_i_7_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.590 r  ss0/p_sum_60__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.590    ss0/p_sum_60__1_i_6_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.704 r  ss0/p_sum_60__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.704    ss0/p_sum_60__1_i_5_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.818 r  ss0/p_sum_60__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.818    ss0/p_sum_60__1_i_4_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.932 r  ss0/p_sum_60__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.932    ss0/p_sum_60__1_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.171 r  ss0/p_sum_60__1_i_2/O[2]
                         net (fo=1, routed)           1.687    13.858    ss0/p_sum_60__1_i_2_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[26]_PCOUT[47])
                                                      2.194    16.052 r  ss0/p_sum_60__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.054    ss0/p_sum_60__1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.767 r  ss0/p_sum_60__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.769    ss0/p_sum_60__2_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.482 r  ss0/p_sum_60__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.484    ss0/p_sum_60__3_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.197 r  ss0/p_sum_60__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.199    ss0/p_sum_60__4_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.912 r  ss0/p_sum_60__5/PCOUT[47]
                         net (fo=1, routed)           0.002    22.914    ss0/p_sum_60__5_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.627 r  ss0/p_sum_60__6/PCOUT[47]
                         net (fo=1, routed)           0.056    24.683    ss0/p_sum_60__6_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    26.396 r  ss0/p_sum_60__7/PCOUT[47]
                         net (fo=1, routed)           0.002    26.398    ss0/p_sum_60__7_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    28.111 r  ss0/p_sum_60__8/PCOUT[47]
                         net (fo=1, routed)           0.002    28.113    ss0/p_sum_60__8_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.826 r  ss0/p_sum_60__9/PCOUT[47]
                         net (fo=1, routed)           0.002    29.828    ss0/p_sum_60__9_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    31.541 r  ss0/p_sum_60__10/PCOUT[47]
                         net (fo=1, routed)           0.002    31.543    ss0/p_sum_60__10_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    33.256 r  ss0/p_sum_60__11/PCOUT[47]
                         net (fo=1, routed)           0.002    33.258    ss0/p_sum_60__11_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    34.971 r  ss0/p_sum_60__12/PCOUT[47]
                         net (fo=1, routed)           0.002    34.973    ss0/p_sum_60__12_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.686 r  ss0/p_sum_60__13/PCOUT[47]
                         net (fo=1, routed)           0.002    36.688    ss0/p_sum_60__13_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.401 r  ss0/p_sum_60__14/PCOUT[47]
                         net (fo=1, routed)           0.002    38.403    ss0/p_sum_60__14_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    39.921 r  ss0/p_sum_60__15/P[31]
                         net (fo=1, routed)           0.780    40.701    ss0/p_sum_60__15_n_74
    SLICE_X54Y97         LUT2 (Prop_lut2_I0_O)        0.124    40.825 r  ss0/p_sum_6_small[30]_i_1/O
                         net (fo=31, routed)          1.306    42.131    ss0/p_sum_6_small[30]_i_1_n_0
    SLICE_X34Y95         FDSE                                         r  ss0/p_sum_6_small_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.434    44.775    ss0/CLK_IBUF_BUFG
    SLICE_X34Y95         FDSE                                         r  ss0/p_sum_6_small_reg[29]/C
                         clock pessimism              0.258    45.033    
                         clock uncertainty           -0.035    44.998    
    SLICE_X34Y95         FDSE (Setup_fdse_C_S)       -0.524    44.474    ss0/p_sum_6_small_reg[29]
  -------------------------------------------------------------------
                         required time                         44.474    
                         arrival time                         -42.131    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 ss0/p_sum_60/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/p_sum_6_small_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.975ns  (logic 31.499ns (85.191%)  route 5.476ns (14.809%))
  Logic Levels:           24  (CARRY4=7 DSP48E1=16 LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 44.775 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.636     5.156    ss0/CLK_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ss0/p_sum_60/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.567 r  ss0/p_sum_60/PCOUT[47]
                         net (fo=1, routed)           0.002     7.569    ss0/p_sum_60_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.087 r  ss0/p_sum_60__0/P[0]
                         net (fo=1, routed)           1.619    10.706    ss0/p_sum_60__0_n_105
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.362 r  ss0/p_sum_60__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.362    ss0/p_sum_60__1_i_8_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  ss0/p_sum_60__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.476    ss0/p_sum_60__1_i_7_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.590 r  ss0/p_sum_60__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.590    ss0/p_sum_60__1_i_6_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.704 r  ss0/p_sum_60__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.704    ss0/p_sum_60__1_i_5_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.818 r  ss0/p_sum_60__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.818    ss0/p_sum_60__1_i_4_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.932 r  ss0/p_sum_60__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.932    ss0/p_sum_60__1_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.171 r  ss0/p_sum_60__1_i_2/O[2]
                         net (fo=1, routed)           1.687    13.858    ss0/p_sum_60__1_i_2_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[26]_PCOUT[47])
                                                      2.194    16.052 r  ss0/p_sum_60__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.054    ss0/p_sum_60__1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.767 r  ss0/p_sum_60__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.769    ss0/p_sum_60__2_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.482 r  ss0/p_sum_60__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.484    ss0/p_sum_60__3_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.197 r  ss0/p_sum_60__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.199    ss0/p_sum_60__4_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.912 r  ss0/p_sum_60__5/PCOUT[47]
                         net (fo=1, routed)           0.002    22.914    ss0/p_sum_60__5_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.627 r  ss0/p_sum_60__6/PCOUT[47]
                         net (fo=1, routed)           0.056    24.683    ss0/p_sum_60__6_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    26.396 r  ss0/p_sum_60__7/PCOUT[47]
                         net (fo=1, routed)           0.002    26.398    ss0/p_sum_60__7_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    28.111 r  ss0/p_sum_60__8/PCOUT[47]
                         net (fo=1, routed)           0.002    28.113    ss0/p_sum_60__8_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.826 r  ss0/p_sum_60__9/PCOUT[47]
                         net (fo=1, routed)           0.002    29.828    ss0/p_sum_60__9_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    31.541 r  ss0/p_sum_60__10/PCOUT[47]
                         net (fo=1, routed)           0.002    31.543    ss0/p_sum_60__10_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    33.256 r  ss0/p_sum_60__11/PCOUT[47]
                         net (fo=1, routed)           0.002    33.258    ss0/p_sum_60__11_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    34.971 r  ss0/p_sum_60__12/PCOUT[47]
                         net (fo=1, routed)           0.002    34.973    ss0/p_sum_60__12_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.686 r  ss0/p_sum_60__13/PCOUT[47]
                         net (fo=1, routed)           0.002    36.688    ss0/p_sum_60__13_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.401 r  ss0/p_sum_60__14/PCOUT[47]
                         net (fo=1, routed)           0.002    38.403    ss0/p_sum_60__14_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    39.921 r  ss0/p_sum_60__15/P[31]
                         net (fo=1, routed)           0.780    40.701    ss0/p_sum_60__15_n_74
    SLICE_X54Y97         LUT2 (Prop_lut2_I0_O)        0.124    40.825 r  ss0/p_sum_6_small[30]_i_1/O
                         net (fo=31, routed)          1.306    42.131    ss0/p_sum_6_small[30]_i_1_n_0
    SLICE_X34Y95         FDSE                                         r  ss0/p_sum_6_small_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.434    44.775    ss0/CLK_IBUF_BUFG
    SLICE_X34Y95         FDSE                                         r  ss0/p_sum_6_small_reg[2]/C
                         clock pessimism              0.258    45.033    
                         clock uncertainty           -0.035    44.998    
    SLICE_X34Y95         FDSE (Setup_fdse_C_S)       -0.524    44.474    ss0/p_sum_6_small_reg[2]
  -------------------------------------------------------------------
                         required time                         44.474    
                         arrival time                         -42.131    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 ss0/p_sum_60/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/p_sum_6_small_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.975ns  (logic 31.499ns (85.191%)  route 5.476ns (14.809%))
  Logic Levels:           24  (CARRY4=7 DSP48E1=16 LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 44.775 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.636     5.156    ss0/CLK_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ss0/p_sum_60/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.567 r  ss0/p_sum_60/PCOUT[47]
                         net (fo=1, routed)           0.002     7.569    ss0/p_sum_60_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.087 r  ss0/p_sum_60__0/P[0]
                         net (fo=1, routed)           1.619    10.706    ss0/p_sum_60__0_n_105
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.362 r  ss0/p_sum_60__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.362    ss0/p_sum_60__1_i_8_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  ss0/p_sum_60__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.476    ss0/p_sum_60__1_i_7_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.590 r  ss0/p_sum_60__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.590    ss0/p_sum_60__1_i_6_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.704 r  ss0/p_sum_60__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.704    ss0/p_sum_60__1_i_5_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.818 r  ss0/p_sum_60__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.818    ss0/p_sum_60__1_i_4_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.932 r  ss0/p_sum_60__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.932    ss0/p_sum_60__1_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.171 r  ss0/p_sum_60__1_i_2/O[2]
                         net (fo=1, routed)           1.687    13.858    ss0/p_sum_60__1_i_2_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[26]_PCOUT[47])
                                                      2.194    16.052 r  ss0/p_sum_60__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.054    ss0/p_sum_60__1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.767 r  ss0/p_sum_60__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.769    ss0/p_sum_60__2_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.482 r  ss0/p_sum_60__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.484    ss0/p_sum_60__3_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.197 r  ss0/p_sum_60__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.199    ss0/p_sum_60__4_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.912 r  ss0/p_sum_60__5/PCOUT[47]
                         net (fo=1, routed)           0.002    22.914    ss0/p_sum_60__5_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.627 r  ss0/p_sum_60__6/PCOUT[47]
                         net (fo=1, routed)           0.056    24.683    ss0/p_sum_60__6_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    26.396 r  ss0/p_sum_60__7/PCOUT[47]
                         net (fo=1, routed)           0.002    26.398    ss0/p_sum_60__7_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    28.111 r  ss0/p_sum_60__8/PCOUT[47]
                         net (fo=1, routed)           0.002    28.113    ss0/p_sum_60__8_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.826 r  ss0/p_sum_60__9/PCOUT[47]
                         net (fo=1, routed)           0.002    29.828    ss0/p_sum_60__9_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    31.541 r  ss0/p_sum_60__10/PCOUT[47]
                         net (fo=1, routed)           0.002    31.543    ss0/p_sum_60__10_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    33.256 r  ss0/p_sum_60__11/PCOUT[47]
                         net (fo=1, routed)           0.002    33.258    ss0/p_sum_60__11_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    34.971 r  ss0/p_sum_60__12/PCOUT[47]
                         net (fo=1, routed)           0.002    34.973    ss0/p_sum_60__12_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.686 r  ss0/p_sum_60__13/PCOUT[47]
                         net (fo=1, routed)           0.002    36.688    ss0/p_sum_60__13_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.401 r  ss0/p_sum_60__14/PCOUT[47]
                         net (fo=1, routed)           0.002    38.403    ss0/p_sum_60__14_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    39.921 r  ss0/p_sum_60__15/P[31]
                         net (fo=1, routed)           0.780    40.701    ss0/p_sum_60__15_n_74
    SLICE_X54Y97         LUT2 (Prop_lut2_I0_O)        0.124    40.825 r  ss0/p_sum_6_small[30]_i_1/O
                         net (fo=31, routed)          1.306    42.131    ss0/p_sum_6_small[30]_i_1_n_0
    SLICE_X34Y95         FDSE                                         r  ss0/p_sum_6_small_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.434    44.775    ss0/CLK_IBUF_BUFG
    SLICE_X34Y95         FDSE                                         r  ss0/p_sum_6_small_reg[4]/C
                         clock pessimism              0.258    45.033    
                         clock uncertainty           -0.035    44.998    
    SLICE_X34Y95         FDSE (Setup_fdse_C_S)       -0.524    44.474    ss0/p_sum_6_small_reg[4]
  -------------------------------------------------------------------
                         required time                         44.474    
                         arrival time                         -42.131    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 ss0/p_sum_60/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/p_sum_6_small_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.975ns  (logic 31.499ns (85.191%)  route 5.476ns (14.809%))
  Logic Levels:           24  (CARRY4=7 DSP48E1=16 LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 44.775 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.636     5.156    ss0/CLK_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ss0/p_sum_60/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.567 r  ss0/p_sum_60/PCOUT[47]
                         net (fo=1, routed)           0.002     7.569    ss0/p_sum_60_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.087 r  ss0/p_sum_60__0/P[0]
                         net (fo=1, routed)           1.619    10.706    ss0/p_sum_60__0_n_105
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.362 r  ss0/p_sum_60__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.362    ss0/p_sum_60__1_i_8_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  ss0/p_sum_60__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.476    ss0/p_sum_60__1_i_7_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.590 r  ss0/p_sum_60__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.590    ss0/p_sum_60__1_i_6_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.704 r  ss0/p_sum_60__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.704    ss0/p_sum_60__1_i_5_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.818 r  ss0/p_sum_60__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.818    ss0/p_sum_60__1_i_4_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.932 r  ss0/p_sum_60__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.932    ss0/p_sum_60__1_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.171 r  ss0/p_sum_60__1_i_2/O[2]
                         net (fo=1, routed)           1.687    13.858    ss0/p_sum_60__1_i_2_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[26]_PCOUT[47])
                                                      2.194    16.052 r  ss0/p_sum_60__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.054    ss0/p_sum_60__1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.767 r  ss0/p_sum_60__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.769    ss0/p_sum_60__2_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.482 r  ss0/p_sum_60__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.484    ss0/p_sum_60__3_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.197 r  ss0/p_sum_60__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.199    ss0/p_sum_60__4_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.912 r  ss0/p_sum_60__5/PCOUT[47]
                         net (fo=1, routed)           0.002    22.914    ss0/p_sum_60__5_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.627 r  ss0/p_sum_60__6/PCOUT[47]
                         net (fo=1, routed)           0.056    24.683    ss0/p_sum_60__6_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    26.396 r  ss0/p_sum_60__7/PCOUT[47]
                         net (fo=1, routed)           0.002    26.398    ss0/p_sum_60__7_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    28.111 r  ss0/p_sum_60__8/PCOUT[47]
                         net (fo=1, routed)           0.002    28.113    ss0/p_sum_60__8_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.826 r  ss0/p_sum_60__9/PCOUT[47]
                         net (fo=1, routed)           0.002    29.828    ss0/p_sum_60__9_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    31.541 r  ss0/p_sum_60__10/PCOUT[47]
                         net (fo=1, routed)           0.002    31.543    ss0/p_sum_60__10_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    33.256 r  ss0/p_sum_60__11/PCOUT[47]
                         net (fo=1, routed)           0.002    33.258    ss0/p_sum_60__11_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    34.971 r  ss0/p_sum_60__12/PCOUT[47]
                         net (fo=1, routed)           0.002    34.973    ss0/p_sum_60__12_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.686 r  ss0/p_sum_60__13/PCOUT[47]
                         net (fo=1, routed)           0.002    36.688    ss0/p_sum_60__13_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.401 r  ss0/p_sum_60__14/PCOUT[47]
                         net (fo=1, routed)           0.002    38.403    ss0/p_sum_60__14_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    39.921 r  ss0/p_sum_60__15/P[31]
                         net (fo=1, routed)           0.780    40.701    ss0/p_sum_60__15_n_74
    SLICE_X54Y97         LUT2 (Prop_lut2_I0_O)        0.124    40.825 r  ss0/p_sum_6_small[30]_i_1/O
                         net (fo=31, routed)          1.306    42.131    ss0/p_sum_6_small[30]_i_1_n_0
    SLICE_X34Y95         FDSE                                         r  ss0/p_sum_6_small_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.434    44.775    ss0/CLK_IBUF_BUFG
    SLICE_X34Y95         FDSE                                         r  ss0/p_sum_6_small_reg[7]/C
                         clock pessimism              0.258    45.033    
                         clock uncertainty           -0.035    44.998    
    SLICE_X34Y95         FDSE (Setup_fdse_C_S)       -0.524    44.474    ss0/p_sum_6_small_reg[7]
  -------------------------------------------------------------------
                         required time                         44.474    
                         arrival time                         -42.131    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 ss0/p_sum_60/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/p_sum_6_small_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.955ns  (logic 31.499ns (85.237%)  route 5.456ns (14.763%))
  Logic Levels:           24  (CARRY4=7 DSP48E1=16 LUT2=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 44.775 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.636     5.156    ss0/CLK_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ss0/p_sum_60/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.567 r  ss0/p_sum_60/PCOUT[47]
                         net (fo=1, routed)           0.002     7.569    ss0/p_sum_60_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.087 r  ss0/p_sum_60__0/P[0]
                         net (fo=1, routed)           1.619    10.706    ss0/p_sum_60__0_n_105
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.362 r  ss0/p_sum_60__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.362    ss0/p_sum_60__1_i_8_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  ss0/p_sum_60__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.476    ss0/p_sum_60__1_i_7_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.590 r  ss0/p_sum_60__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.590    ss0/p_sum_60__1_i_6_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.704 r  ss0/p_sum_60__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.704    ss0/p_sum_60__1_i_5_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.818 r  ss0/p_sum_60__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.818    ss0/p_sum_60__1_i_4_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.932 r  ss0/p_sum_60__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.932    ss0/p_sum_60__1_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.171 r  ss0/p_sum_60__1_i_2/O[2]
                         net (fo=1, routed)           1.687    13.858    ss0/p_sum_60__1_i_2_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[26]_PCOUT[47])
                                                      2.194    16.052 r  ss0/p_sum_60__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.054    ss0/p_sum_60__1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.767 r  ss0/p_sum_60__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.769    ss0/p_sum_60__2_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.482 r  ss0/p_sum_60__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.484    ss0/p_sum_60__3_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.197 r  ss0/p_sum_60__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.199    ss0/p_sum_60__4_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.912 r  ss0/p_sum_60__5/PCOUT[47]
                         net (fo=1, routed)           0.002    22.914    ss0/p_sum_60__5_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.627 r  ss0/p_sum_60__6/PCOUT[47]
                         net (fo=1, routed)           0.056    24.683    ss0/p_sum_60__6_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    26.396 r  ss0/p_sum_60__7/PCOUT[47]
                         net (fo=1, routed)           0.002    26.398    ss0/p_sum_60__7_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    28.111 r  ss0/p_sum_60__8/PCOUT[47]
                         net (fo=1, routed)           0.002    28.113    ss0/p_sum_60__8_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.826 r  ss0/p_sum_60__9/PCOUT[47]
                         net (fo=1, routed)           0.002    29.828    ss0/p_sum_60__9_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    31.541 r  ss0/p_sum_60__10/PCOUT[47]
                         net (fo=1, routed)           0.002    31.543    ss0/p_sum_60__10_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    33.256 r  ss0/p_sum_60__11/PCOUT[47]
                         net (fo=1, routed)           0.002    33.258    ss0/p_sum_60__11_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    34.971 r  ss0/p_sum_60__12/PCOUT[47]
                         net (fo=1, routed)           0.002    34.973    ss0/p_sum_60__12_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.686 r  ss0/p_sum_60__13/PCOUT[47]
                         net (fo=1, routed)           0.002    36.688    ss0/p_sum_60__13_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.401 r  ss0/p_sum_60__14/PCOUT[47]
                         net (fo=1, routed)           0.002    38.403    ss0/p_sum_60__14_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    39.921 r  ss0/p_sum_60__15/P[31]
                         net (fo=1, routed)           0.780    40.701    ss0/p_sum_60__15_n_74
    SLICE_X54Y97         LUT2 (Prop_lut2_I0_O)        0.124    40.825 r  ss0/p_sum_6_small[30]_i_1/O
                         net (fo=31, routed)          1.286    42.111    ss0/p_sum_6_small[30]_i_1_n_0
    SLICE_X34Y96         FDSE                                         r  ss0/p_sum_6_small_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.434    44.775    ss0/CLK_IBUF_BUFG
    SLICE_X34Y96         FDSE                                         r  ss0/p_sum_6_small_reg[24]/C
                         clock pessimism              0.258    45.033    
                         clock uncertainty           -0.035    44.998    
    SLICE_X34Y96         FDSE (Setup_fdse_C_S)       -0.524    44.474    ss0/p_sum_6_small_reg[24]
  -------------------------------------------------------------------
                         required time                         44.474    
                         arrival time                         -42.111    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 ss0/p_sum_60/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/p_sum_6_small_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.954ns  (logic 31.499ns (85.238%)  route 5.455ns (14.762%))
  Logic Levels:           24  (CARRY4=7 DSP48E1=16 LUT2=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 44.776 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.636     5.156    ss0/CLK_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ss0/p_sum_60/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.567 r  ss0/p_sum_60/PCOUT[47]
                         net (fo=1, routed)           0.002     7.569    ss0/p_sum_60_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.087 r  ss0/p_sum_60__0/P[0]
                         net (fo=1, routed)           1.619    10.706    ss0/p_sum_60__0_n_105
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.362 r  ss0/p_sum_60__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.362    ss0/p_sum_60__1_i_8_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  ss0/p_sum_60__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.476    ss0/p_sum_60__1_i_7_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.590 r  ss0/p_sum_60__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.590    ss0/p_sum_60__1_i_6_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.704 r  ss0/p_sum_60__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.704    ss0/p_sum_60__1_i_5_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.818 r  ss0/p_sum_60__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.818    ss0/p_sum_60__1_i_4_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.932 r  ss0/p_sum_60__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.932    ss0/p_sum_60__1_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.171 r  ss0/p_sum_60__1_i_2/O[2]
                         net (fo=1, routed)           1.687    13.858    ss0/p_sum_60__1_i_2_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[26]_PCOUT[47])
                                                      2.194    16.052 r  ss0/p_sum_60__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.054    ss0/p_sum_60__1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.767 r  ss0/p_sum_60__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.769    ss0/p_sum_60__2_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.482 r  ss0/p_sum_60__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.484    ss0/p_sum_60__3_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.197 r  ss0/p_sum_60__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.199    ss0/p_sum_60__4_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.912 r  ss0/p_sum_60__5/PCOUT[47]
                         net (fo=1, routed)           0.002    22.914    ss0/p_sum_60__5_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.627 r  ss0/p_sum_60__6/PCOUT[47]
                         net (fo=1, routed)           0.056    24.683    ss0/p_sum_60__6_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    26.396 r  ss0/p_sum_60__7/PCOUT[47]
                         net (fo=1, routed)           0.002    26.398    ss0/p_sum_60__7_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    28.111 r  ss0/p_sum_60__8/PCOUT[47]
                         net (fo=1, routed)           0.002    28.113    ss0/p_sum_60__8_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.826 r  ss0/p_sum_60__9/PCOUT[47]
                         net (fo=1, routed)           0.002    29.828    ss0/p_sum_60__9_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    31.541 r  ss0/p_sum_60__10/PCOUT[47]
                         net (fo=1, routed)           0.002    31.543    ss0/p_sum_60__10_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    33.256 r  ss0/p_sum_60__11/PCOUT[47]
                         net (fo=1, routed)           0.002    33.258    ss0/p_sum_60__11_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    34.971 r  ss0/p_sum_60__12/PCOUT[47]
                         net (fo=1, routed)           0.002    34.973    ss0/p_sum_60__12_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.686 r  ss0/p_sum_60__13/PCOUT[47]
                         net (fo=1, routed)           0.002    36.688    ss0/p_sum_60__13_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.401 r  ss0/p_sum_60__14/PCOUT[47]
                         net (fo=1, routed)           0.002    38.403    ss0/p_sum_60__14_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    39.921 r  ss0/p_sum_60__15/P[31]
                         net (fo=1, routed)           0.780    40.701    ss0/p_sum_60__15_n_74
    SLICE_X54Y97         LUT2 (Prop_lut2_I0_O)        0.124    40.825 r  ss0/p_sum_6_small[30]_i_1/O
                         net (fo=31, routed)          1.286    42.111    ss0/p_sum_6_small[30]_i_1_n_0
    SLICE_X36Y96         FDSE                                         r  ss0/p_sum_6_small_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.435    44.776    ss0/CLK_IBUF_BUFG
    SLICE_X36Y96         FDSE                                         r  ss0/p_sum_6_small_reg[16]/C
                         clock pessimism              0.187    44.963    
                         clock uncertainty           -0.035    44.927    
    SLICE_X36Y96         FDSE (Setup_fdse_C_S)       -0.429    44.498    ss0/p_sum_6_small_reg[16]
  -------------------------------------------------------------------
                         required time                         44.498    
                         arrival time                         -42.111    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 ss0/p_sum_60/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/p_sum_6_small_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.954ns  (logic 31.499ns (85.238%)  route 5.455ns (14.762%))
  Logic Levels:           24  (CARRY4=7 DSP48E1=16 LUT2=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 44.776 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.636     5.156    ss0/CLK_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ss0/p_sum_60/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.567 r  ss0/p_sum_60/PCOUT[47]
                         net (fo=1, routed)           0.002     7.569    ss0/p_sum_60_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.087 r  ss0/p_sum_60__0/P[0]
                         net (fo=1, routed)           1.619    10.706    ss0/p_sum_60__0_n_105
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.362 r  ss0/p_sum_60__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.362    ss0/p_sum_60__1_i_8_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  ss0/p_sum_60__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.476    ss0/p_sum_60__1_i_7_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.590 r  ss0/p_sum_60__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.590    ss0/p_sum_60__1_i_6_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.704 r  ss0/p_sum_60__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.704    ss0/p_sum_60__1_i_5_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.818 r  ss0/p_sum_60__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.818    ss0/p_sum_60__1_i_4_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.932 r  ss0/p_sum_60__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.932    ss0/p_sum_60__1_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.171 r  ss0/p_sum_60__1_i_2/O[2]
                         net (fo=1, routed)           1.687    13.858    ss0/p_sum_60__1_i_2_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[26]_PCOUT[47])
                                                      2.194    16.052 r  ss0/p_sum_60__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.054    ss0/p_sum_60__1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.767 r  ss0/p_sum_60__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.769    ss0/p_sum_60__2_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.482 r  ss0/p_sum_60__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.484    ss0/p_sum_60__3_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.197 r  ss0/p_sum_60__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.199    ss0/p_sum_60__4_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.912 r  ss0/p_sum_60__5/PCOUT[47]
                         net (fo=1, routed)           0.002    22.914    ss0/p_sum_60__5_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.627 r  ss0/p_sum_60__6/PCOUT[47]
                         net (fo=1, routed)           0.056    24.683    ss0/p_sum_60__6_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    26.396 r  ss0/p_sum_60__7/PCOUT[47]
                         net (fo=1, routed)           0.002    26.398    ss0/p_sum_60__7_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    28.111 r  ss0/p_sum_60__8/PCOUT[47]
                         net (fo=1, routed)           0.002    28.113    ss0/p_sum_60__8_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.826 r  ss0/p_sum_60__9/PCOUT[47]
                         net (fo=1, routed)           0.002    29.828    ss0/p_sum_60__9_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    31.541 r  ss0/p_sum_60__10/PCOUT[47]
                         net (fo=1, routed)           0.002    31.543    ss0/p_sum_60__10_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    33.256 r  ss0/p_sum_60__11/PCOUT[47]
                         net (fo=1, routed)           0.002    33.258    ss0/p_sum_60__11_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    34.971 r  ss0/p_sum_60__12/PCOUT[47]
                         net (fo=1, routed)           0.002    34.973    ss0/p_sum_60__12_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.686 r  ss0/p_sum_60__13/PCOUT[47]
                         net (fo=1, routed)           0.002    36.688    ss0/p_sum_60__13_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.401 r  ss0/p_sum_60__14/PCOUT[47]
                         net (fo=1, routed)           0.002    38.403    ss0/p_sum_60__14_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    39.921 r  ss0/p_sum_60__15/P[31]
                         net (fo=1, routed)           0.780    40.701    ss0/p_sum_60__15_n_74
    SLICE_X54Y97         LUT2 (Prop_lut2_I0_O)        0.124    40.825 r  ss0/p_sum_6_small[30]_i_1/O
                         net (fo=31, routed)          1.286    42.111    ss0/p_sum_6_small[30]_i_1_n_0
    SLICE_X36Y96         FDSE                                         r  ss0/p_sum_6_small_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.435    44.776    ss0/CLK_IBUF_BUFG
    SLICE_X36Y96         FDSE                                         r  ss0/p_sum_6_small_reg[27]/C
                         clock pessimism              0.187    44.963    
                         clock uncertainty           -0.035    44.927    
    SLICE_X36Y96         FDSE (Setup_fdse_C_S)       -0.429    44.498    ss0/p_sum_6_small_reg[27]
  -------------------------------------------------------------------
                         required time                         44.498    
                         arrival time                         -42.111    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 ss0/p_sum_60/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/p_sum_6_small_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        36.954ns  (logic 31.499ns (85.238%)  route 5.455ns (14.762%))
  Logic Levels:           24  (CARRY4=7 DSP48E1=16 LUT2=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 44.776 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.636     5.156    ss0/CLK_IBUF_BUFG
    DSP48_X0Y32          DSP48E1                                      r  ss0/p_sum_60/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      2.411     7.567 r  ss0/p_sum_60/PCOUT[47]
                         net (fo=1, routed)           0.002     7.569    ss0/p_sum_60_n_106
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.087 r  ss0/p_sum_60__0/P[0]
                         net (fo=1, routed)           1.619    10.706    ss0/p_sum_60__0_n_105
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    11.362 r  ss0/p_sum_60__1_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.362    ss0/p_sum_60__1_i_8_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.476 r  ss0/p_sum_60__1_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.476    ss0/p_sum_60__1_i_7_n_0
    SLICE_X11Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.590 r  ss0/p_sum_60__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    11.590    ss0/p_sum_60__1_i_6_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.704 r  ss0/p_sum_60__1_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.704    ss0/p_sum_60__1_i_5_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.818 r  ss0/p_sum_60__1_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.818    ss0/p_sum_60__1_i_4_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.932 r  ss0/p_sum_60__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.932    ss0/p_sum_60__1_i_3_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.171 r  ss0/p_sum_60__1_i_2/O[2]
                         net (fo=1, routed)           1.687    13.858    ss0/p_sum_60__1_i_2_n_5
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_C[26]_PCOUT[47])
                                                      2.194    16.052 r  ss0/p_sum_60__1/PCOUT[47]
                         net (fo=1, routed)           0.002    16.054    ss0/p_sum_60__1_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    17.767 r  ss0/p_sum_60__2/PCOUT[47]
                         net (fo=1, routed)           0.002    17.769    ss0/p_sum_60__2_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    19.482 r  ss0/p_sum_60__3/PCOUT[47]
                         net (fo=1, routed)           0.002    19.484    ss0/p_sum_60__3_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.197 r  ss0/p_sum_60__4/PCOUT[47]
                         net (fo=1, routed)           0.002    21.199    ss0/p_sum_60__4_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.912 r  ss0/p_sum_60__5/PCOUT[47]
                         net (fo=1, routed)           0.002    22.914    ss0/p_sum_60__5_n_106
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.627 r  ss0/p_sum_60__6/PCOUT[47]
                         net (fo=1, routed)           0.056    24.683    ss0/p_sum_60__6_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    26.396 r  ss0/p_sum_60__7/PCOUT[47]
                         net (fo=1, routed)           0.002    26.398    ss0/p_sum_60__7_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    28.111 r  ss0/p_sum_60__8/PCOUT[47]
                         net (fo=1, routed)           0.002    28.113    ss0/p_sum_60__8_n_106
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    29.826 r  ss0/p_sum_60__9/PCOUT[47]
                         net (fo=1, routed)           0.002    29.828    ss0/p_sum_60__9_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    31.541 r  ss0/p_sum_60__10/PCOUT[47]
                         net (fo=1, routed)           0.002    31.543    ss0/p_sum_60__10_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    33.256 r  ss0/p_sum_60__11/PCOUT[47]
                         net (fo=1, routed)           0.002    33.258    ss0/p_sum_60__11_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    34.971 r  ss0/p_sum_60__12/PCOUT[47]
                         net (fo=1, routed)           0.002    34.973    ss0/p_sum_60__12_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    36.686 r  ss0/p_sum_60__13/PCOUT[47]
                         net (fo=1, routed)           0.002    36.688    ss0/p_sum_60__13_n_106
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    38.401 r  ss0/p_sum_60__14/PCOUT[47]
                         net (fo=1, routed)           0.002    38.403    ss0/p_sum_60__14_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[31])
                                                      1.518    39.921 r  ss0/p_sum_60__15/P[31]
                         net (fo=1, routed)           0.780    40.701    ss0/p_sum_60__15_n_74
    SLICE_X54Y97         LUT2 (Prop_lut2_I0_O)        0.124    40.825 r  ss0/p_sum_6_small[30]_i_1/O
                         net (fo=31, routed)          1.286    42.111    ss0/p_sum_6_small[30]_i_1_n_0
    SLICE_X36Y96         FDSE                                         r  ss0/p_sum_6_small_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.435    44.776    ss0/CLK_IBUF_BUFG
    SLICE_X36Y96         FDSE                                         r  ss0/p_sum_6_small_reg[5]/C
                         clock pessimism              0.187    44.963    
                         clock uncertainty           -0.035    44.927    
    SLICE_X36Y96         FDSE (Setup_fdse_C_S)       -0.429    44.498    ss0/p_sum_6_small_reg[5]
  -------------------------------------------------------------------
                         required time                         44.498    
                         arrival time                         -42.111    
  -------------------------------------------------------------------
                         slack                                  2.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[152][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/data_hldr_reg[153][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.758%)  route 0.223ns (61.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.562     1.445    ss0/CLK_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  ss0/data_hldr_reg[152][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ss0/data_hldr_reg[152][4]/Q
                         net (fo=4, routed)           0.223     1.809    ss0/data_hldr_reg[152]_0[4]
    SLICE_X37Y50         FDRE                                         r  ss0/data_hldr_reg[153][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.830     1.958    ss0/CLK_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  ss0/data_hldr_reg[153][4]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.070     1.779    ss0/data_hldr_reg[153][4]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[41][14]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/data_hldr_reg[42][14]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.968%)  route 0.212ns (60.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.557     1.440    ss0/CLK_IBUF_BUFG
    SLICE_X39Y85         FDRE                                         r  ss0/data_hldr_reg[41][14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ss0/data_hldr_reg[41][14]__0/Q
                         net (fo=2, routed)           0.212     1.793    ss0/data_hldr_reg[41]_56[14]
    SLICE_X31Y85         FDRE                                         r  ss0/data_hldr_reg[42][14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.824     1.952    ss0/CLK_IBUF_BUFG
    SLICE_X31Y85         FDRE                                         r  ss0/data_hldr_reg[42][14]__0/C
                         clock pessimism             -0.249     1.703    
    SLICE_X31Y85         FDRE (Hold_fdre_C_D)         0.055     1.758    ss0/data_hldr_reg[42][14]__0
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[168][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/conv_hldr_reg[168][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.270ns (62.057%)  route 0.165ns (37.943%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.563     1.446    ss0/CLK_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  ss0/data_hldr_reg[168][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  ss0/data_hldr_reg[168][10]/Q
                         net (fo=4, routed)           0.165     1.752    ss0/data_hldr_reg[168]_5[10]
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.881 r  ss0/conv_hldr_reg[168][11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    ss0/conv_hldr_reg[168][11]_i_1_n_4
    SLICE_X34Y43         FDRE                                         r  ss0/conv_hldr_reg[168][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.831     1.958    ss0/CLK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  ss0/conv_hldr_reg[168][11]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.843    ss0/conv_hldr_reg[168][11]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[41][4]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/conv_hldr_reg[41][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.533%)  route 0.235ns (62.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.555     1.438    ss0/CLK_IBUF_BUFG
    SLICE_X43Y82         FDRE                                         r  ss0/data_hldr_reg[41][4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  ss0/data_hldr_reg[41][4]__0/Q
                         net (fo=2, routed)           0.235     1.814    ss0/data_hldr_reg[41]_56[4]
    SLICE_X33Y83         FDRE                                         r  ss0/conv_hldr_reg[41][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.822     1.950    ss0/CLK_IBUF_BUFG
    SLICE_X33Y83         FDRE                                         r  ss0/conv_hldr_reg[41][8]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X33Y83         FDRE (Hold_fdre_C_D)         0.070     1.771    ss0/conv_hldr_reg[41][8]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[158][15]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/data_hldr_reg[159][15]__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.002%)  route 0.200ns (60.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.593     1.476    ss0/CLK_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  ss0/data_hldr_reg[158][15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  ss0/data_hldr_reg[158][15]__0/Q
                         net (fo=3, routed)           0.200     1.804    ss0/data_hldr_reg[158]_27[15]
    SLICE_X59Y49         FDRE                                         r  ss0/data_hldr_reg[159][15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.865     1.992    ss0/CLK_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  ss0/data_hldr_reg[159][15]__0/C
                         clock pessimism             -0.244     1.748    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.013     1.761    ss0/data_hldr_reg[159][15]__0
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[151][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/data_hldr_reg[152][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.905%)  route 0.221ns (61.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.560     1.443    ss0/CLK_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  ss0/data_hldr_reg[151][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ss0/data_hldr_reg[151][10]/Q
                         net (fo=4, routed)           0.221     1.806    ss0/data_hldr_reg[151]_12[10]
    SLICE_X38Y54         FDRE                                         r  ss0/data_hldr_reg[152][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.829     1.957    ss0/CLK_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  ss0/data_hldr_reg[152][10]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X38Y54         FDRE (Hold_fdre_C_D)         0.052     1.760    ss0/data_hldr_reg[152][10]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ss0/valid_hldr_reg[158]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/valid_hldr_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.157%)  route 0.238ns (62.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.593     1.476    ss0/CLK_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  ss0/valid_hldr_reg[158]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ss0/valid_hldr_reg[158]/Q
                         net (fo=2, routed)           0.238     1.856    ss0/valid_hldr_reg_n_0_[158]
    SLICE_X60Y48         FDRE                                         r  ss0/valid_hldr_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.865     1.992    ss0/CLK_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  ss0/valid_hldr_reg[159]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.059     1.807    ss0/valid_hldr_reg[159]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[114][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/data_hldr_reg[115][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.826%)  route 0.210ns (56.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.564     1.447    ss0/CLK_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  ss0/data_hldr_reg[114][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  ss0/data_hldr_reg[114][14]/Q
                         net (fo=2, routed)           0.210     1.821    ss0/data_hldr_reg[114]_141[14]
    SLICE_X12Y48         FDRE                                         r  ss0/data_hldr_reg[115][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.837     1.964    ss0/CLK_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  ss0/data_hldr_reg[115][14]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.052     1.772    ss0/data_hldr_reg[115][14]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[174][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/data_hldr_reg[175][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.249%)  route 0.248ns (63.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.564     1.447    ss0/CLK_IBUF_BUFG
    SLICE_X40Y48         FDRE                                         r  ss0/data_hldr_reg[174][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  ss0/data_hldr_reg[174][1]/Q
                         net (fo=2, routed)           0.248     1.836    ss0/data_hldr_reg[174][1]
    SLICE_X47Y54         FDRE                                         r  ss0/data_hldr_reg[175][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.831     1.959    ss0/CLK_IBUF_BUFG
    SLICE_X47Y54         FDRE                                         r  ss0/data_hldr_reg[175][1]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.070     1.785    ss0/data_hldr_reg[175][1]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ss0/data_hldr_reg[157][3]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            ss0/conv_hldr_reg[157][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.250ns (54.620%)  route 0.208ns (45.380%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.593     1.476    ss0/CLK_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  ss0/data_hldr_reg[157][3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  ss0/data_hldr_reg[157][3]__0/Q
                         net (fo=4, routed)           0.208     1.825    ss0/data_hldr_reg[157]_48[3]
    SLICE_X60Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.870 r  ss0/conv_hldr[157][3]_i_2/O
                         net (fo=1, routed)           0.000     1.870    ss0/conv_hldr[157][3]_i_2_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.934 r  ss0/conv_hldr_reg[157][3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    ss0/conv_hldr_reg[157][3]_i_1_n_4
    SLICE_X60Y49         FDRE                                         r  ss0/conv_hldr_reg[157][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.865     1.992    ss0/CLK_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  ss0/conv_hldr_reg[157][3]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.134     1.882    ss0/conv_hldr_reg[157][3]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         40.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         40.000      36.000     XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         40.000      36.116     DSP48_X0Y41    ss0/conv_hldr_reg[102]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         40.000      36.116     DSP48_X0Y16    ss0/conv_hldr_reg[118]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         40.000      36.116     DSP48_X1Y4     ss0/conv_hldr_reg[70]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         40.000      36.116     DSP48_X0Y0     ss0/conv_hldr_reg[86]/CLK
Min Period        n/a     BUFG/I       n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         40.000      37.846     DSP48_X1Y41    ss0/p_sum_10/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         40.000      37.846     DSP48_X1Y42    ss0/p_sum_10__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         40.000      37.846     DSP48_X1Y43    ss0/p_sum_10__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         40.000      37.846     DSP48_X1Y44    ss0/p_sum_10__2/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         35.000      34.500     SLICE_X32Y79   LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         35.000      34.500     SLICE_X32Y79   LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         35.000      34.500     SLICE_X32Y79   LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         35.000      34.500     SLICE_X32Y79   LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         35.000      34.500     SLICE_X28Y85   LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         35.000      34.500     SLICE_X28Y85   LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         35.000      34.500     SLICE_X31Y81   LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         35.000      34.500     SLICE_X31Y81   LED_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         35.000      34.500     SLICE_X32Y79   LED_reg[14]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         35.000      34.500     SLICE_X32Y79   LED_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y79   LED_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y79   LED_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y79   LED_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y79   LED_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X28Y85   LED_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X28Y85   LED_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y81   LED_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y81   LED_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y79   LED_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y79   LED_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.578ns  (logic 3.970ns (46.287%)  route 4.608ns (53.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.537     5.058    CLK_IBUF_BUFG
    SLICE_X15Y75         FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.456     5.514 r  LED_reg[5]/Q
                         net (fo=1, routed)           4.608    10.121    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.636 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.636    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.313ns  (logic 4.098ns (49.294%)  route 4.215ns (50.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.540     5.061    CLK_IBUF_BUFG
    SLICE_X32Y79         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.419     5.480 r  LED_reg[11]/Q
                         net (fo=1, routed)           4.215     9.695    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.679    13.374 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.374    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.211ns  (logic 3.957ns (48.186%)  route 4.254ns (51.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.546     5.067    CLK_IBUF_BUFG
    SLICE_X28Y83         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  LED_reg[7]/Q
                         net (fo=1, routed)           4.254     9.777    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.278 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.278    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 get_tx/shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.176ns  (logic 4.328ns (52.933%)  route 3.848ns (47.067%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.542     5.063    get_tx/CLK_IBUF_BUFG
    SLICE_X32Y81         FDRE                                         r  get_tx/shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.456     5.519 r  get_tx/shift_reg[0]/Q
                         net (fo=1, routed)           0.658     6.177    get_tx/shift[0]
    SLICE_X32Y81         LUT2 (Prop_lut2_I0_O)        0.152     6.329 r  get_tx/UART_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.190     9.519    UART_TXD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.720    13.239 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.239    UART_TXD
    A18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.166ns  (logic 4.100ns (50.203%)  route 4.066ns (49.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.537     5.058    CLK_IBUF_BUFG
    SLICE_X15Y75         FDSE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDSE (Prop_fdse_C_Q)         0.419     5.477 r  LED_reg[4]/Q
                         net (fo=1, routed)           4.066     9.543    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.681    13.224 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.224    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.142ns  (logic 4.095ns (50.293%)  route 4.047ns (49.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.537     5.058    CLK_IBUF_BUFG
    SLICE_X15Y75         FDSE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDSE (Prop_fdse_C_Q)         0.419     5.477 r  LED_reg[2]/Q
                         net (fo=1, routed)           4.047     9.524    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.676    13.200 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.200    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.996ns  (logic 3.981ns (49.792%)  route 4.015ns (50.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.540     5.061    CLK_IBUF_BUFG
    SLICE_X32Y79         FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  LED_reg[10]/Q
                         net (fo=1, routed)           4.015     9.531    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.057 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.057    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.958ns  (logic 4.098ns (51.498%)  route 3.860ns (48.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.537     5.058    CLK_IBUF_BUFG
    SLICE_X15Y75         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.419     5.477 r  LED_reg[6]/Q
                         net (fo=1, routed)           3.860     9.337    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.679    13.016 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.016    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.939ns  (logic 3.964ns (49.931%)  route 3.975ns (50.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.536     5.057    CLK_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     5.513 r  LED_reg[9]/Q
                         net (fo=1, routed)           3.975     9.488    LED_OBUF[8]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.996 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.996    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.880ns  (logic 3.965ns (50.316%)  route 3.915ns (49.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.537     5.058    CLK_IBUF_BUFG
    SLICE_X15Y75         FDSE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDSE (Prop_fdse_C_Q)         0.456     5.514 r  LED_reg[3]/Q
                         net (fo=1, routed)           3.915     9.429    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.938 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.938    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.277ns  (logic 1.349ns (59.258%)  route 0.928ns (40.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.554     1.437    CLK_IBUF_BUFG
    SLICE_X31Y81         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  LED_reg[13]/Q
                         net (fo=1, routed)           0.928     2.506    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.715 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.715    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.404ns (59.942%)  route 0.939ns (40.058%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.554     1.437    CLK_IBUF_BUFG
    SLICE_X31Y81         FDRE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.128     1.565 r  LED_reg[15]/Q
                         net (fo=1, routed)           0.939     2.504    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.276     3.780 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.780    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.372ns (58.210%)  route 0.985ns (41.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.551     1.434    CLK_IBUF_BUFG
    SLICE_X15Y75         FDSE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.985     2.560    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.791 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.791    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.360ns (57.032%)  route 1.025ns (42.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.557     1.440    CLK_IBUF_BUFG
    SLICE_X28Y85         FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  LED_reg[12]/Q
                         net (fo=1, routed)           1.025     2.606    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.825 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.825    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.357ns (55.677%)  route 1.081ns (44.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.552     1.435    CLK_IBUF_BUFG
    SLICE_X32Y79         FDRE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  LED_reg[14]/Q
                         net (fo=1, routed)           1.081     2.657    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.873 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.873    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.582ns  (logic 1.369ns (53.032%)  route 1.213ns (46.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.552     1.435    CLK_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  LED_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y76         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  LED_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           1.213     2.812    LED_reg[9]_lopt_replica_1
    V13                  OBUF (Prop_obuf_I_O)         1.205     4.017 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.017    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.388ns (52.114%)  route 1.276ns (47.886%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.551     1.434    CLK_IBUF_BUFG
    SLICE_X15Y75         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.128     1.562 r  LED_reg[6]/Q
                         net (fo=1, routed)           1.276     2.838    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.260     4.098 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.098    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 get_tx/running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            UART_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.735ns  (logic 1.468ns (53.671%)  route 1.267ns (46.329%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.554     1.437    get_tx/CLK_IBUF_BUFG
    SLICE_X33Y81         FDRE                                         r  get_tx/running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  get_tx/running_reg/Q
                         net (fo=16, routed)          0.215     1.793    get_tx/running_reg_0
    SLICE_X32Y81         LUT2 (Prop_lut2_I1_O)        0.046     1.839 r  get_tx/UART_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.052     2.891    UART_TXD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.281     4.172 r  UART_TXD_OBUF_inst/O
                         net (fo=0)                   0.000     4.172    UART_TXD
    A18                                                               r  UART_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.351ns (49.306%)  route 1.389ns (50.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.551     1.434    CLK_IBUF_BUFG
    SLICE_X15Y75         FDSE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  LED_reg[3]/Q
                         net (fo=1, routed)           1.389     2.964    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.175 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.175    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.765ns  (logic 1.350ns (48.845%)  route 1.414ns (51.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        0.549     1.432    CLK_IBUF_BUFG
    SLICE_X29Y76         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  LED_reg[9]/Q
                         net (fo=1, routed)           1.414     2.987    LED_OBUF[8]
    V3                   OBUF (Prop_obuf_I_O)         1.209     4.197 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.197    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[0]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[0]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_23
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.704     5.045    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[10]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[10]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_13
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.704     5.045    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[11]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[11]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_12
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.704     5.045    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[12]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[12]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_11
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.704     5.045    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[13]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[13]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_10
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.704     5.045    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[14]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[14]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_9
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.704     5.045    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[15]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[15]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_8
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.704     5.045    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[16]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[16]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_7
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.704     5.045    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[17]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_6
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.704     5.045    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[1]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[1]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_22
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.704     5.045    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[0]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[0]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_23
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.830     5.351    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[10]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[10]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_13
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.830     5.351    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[11]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[11]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_12
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.830     5.351    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[12]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[12]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_11
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.830     5.351    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[13]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[13]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_10
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.830     5.351    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[14]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[14]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_9
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.830     5.351    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[15]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[15]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_8
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.830     5.351    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[16]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[16]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_7
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.830     5.351    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[17]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_6
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.830     5.351    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK

Slack:                    inf
  Source:                 ss0/p_sum_40__12/BCOUT[1]
                            (internal pin)
  Destination:            ss0/p_sum_40__13/BCIN[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y55          DSP48E1                      0.000     0.000 r  ss0/p_sum_40__12/BCOUT[1]
                         net (fo=1, routed)           0.002     0.002    ss0/p_sum_40__12_n_22
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/BCIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=5126, routed)        1.830     5.351    ss0/CLK_IBUF_BUFG
    DSP48_X0Y56          DSP48E1                                      r  ss0/p_sum_40__13/CLK





