Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Sat Mar 15 16:33:09 2014
| Host         : macbook running 64-bit Arch Linux
| Command      : report_timing_summary -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 0 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 7 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.246        0.000                      0                  128        0.266        0.000                      0                  128        1.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
gclk                     {0.000 5.000}        10.000          100.000         
  clk_250MHz_clk_base_1  {0.000 2.000}        4.000           250.000         
  clkfbout_clk_base_1    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                       8.751        0.000                       0                     3  
  clk_250MHz_clk_base_1        0.246        0.000                      0                  128        0.266        0.000                      0                  128        1.500        0.000                       0                    60  
  clkfbout_clk_base_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { gclk }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X0Y0  fastclk/U0/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  fastclk/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_clk_base_1
  To Clock:  clk_250MHz_clk_base_1

Setup :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 pwm1/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_clk_base_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pwm1/timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_clk_base_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_clk_base_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250MHz_clk_base_1 rise@4.000ns - clk_250MHz_clk_base_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 1.428ns (44.104%)  route 1.810ns (55.896%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 2.614 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.618ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_clk_base_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  gclk
                         net (fo=0)                   0.000     0.000    fastclk/U0/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  fastclk/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    fastclk/U0/clk_100MHz_clk_base
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  fastclk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    fastclk/U0/clk_250MHz_clk_base
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  fastclk/U0/clkout1_buf/O
                         net (fo=58, routed)          1.865    -0.747    pwm1/clk
    SLICE_X109Y29                                                     r  pwm1/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y29        FDRE (Prop_fdre_C_Q)         0.456    -0.291 f  pwm1/timer_reg[0]/Q
                         net (fo=4, routed)           0.977     0.686    pwm1/timer_reg[0]
    SLICE_X108Y30        LUT5 (Prop_lut5_I1_O)        0.124     0.810 r  pwm1/timer[0]_i_13/O
                         net (fo=1, routed)           0.000     0.810    pwm1/n_0_timer[0]_i_13
    SLICE_X108Y30        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     1.348 f  pwm1/timer_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.321     1.669    pwm1/ltOp
    SLICE_X110Y30        LUT1 (Prop_lut1_I0_O)        0.310     1.979 r  pwm1/timer[0]_i_1/O
                         net (fo=14, routed)          0.512     2.491    pwm1/clear
    SLICE_X109Y31        FDRE                                         r  pwm1/timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_clk_base_1 rise edge)
                                                      4.000     4.000 r  
    Y9                                                0.000     4.000 r  gclk
                         net (fo=0)                   0.000     4.000    fastclk/U0/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     5.420 r  fastclk/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.582    fastclk/U0/clk_100MHz_clk_base
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -0.856 r  fastclk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     0.835    fastclk/U0/clk_250MHz_clk_base
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.926 r  fastclk/U0/clkout1_buf/O
                         net (fo=58, routed)          1.687     2.614    pwm1/clk
    SLICE_X109Y31                                                     r  pwm1/timer_reg[10]/C
                         clock pessimism              0.618     3.231    
                         clock uncertainty           -0.065     3.166    
    SLICE_X109Y31        FDRE (Setup_fdre_C_R)       -0.429     2.737    pwm1/timer_reg[10]
  -------------------------------------------------------------------
                         required time                          2.737    
                         arrival time                          -2.491    
  -------------------------------------------------------------------
                         slack                                  0.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 timer_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_clk_base_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            timer_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_250MHz_clk_base_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250MHz_clk_base_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250MHz_clk_base_1 rise@0.000ns - clk_250MHz_clk_base_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250MHz_clk_base_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  gclk
                         net (fo=0)                   0.000     0.000    fastclk/U0/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  fastclk/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    fastclk/U0/clk_100MHz_clk_base
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  fastclk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    fastclk/U0/clk_250MHz_clk_base
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  fastclk/U0/clkout1_buf/O
                         net (fo=58, routed)          0.631    -0.548    clk
    SLICE_X112Y29                                                     r  timer_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y29        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  timer_c_reg[6]/Q
                         net (fo=3, routed)           0.126    -0.258    timer_c_reg[6]
    SLICE_X112Y29        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.148 r  timer_c_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.148    n_5_timer_c_reg[4]_i_1
    SLICE_X112Y29        FDRE                                         r  timer_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250MHz_clk_base_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  gclk
                         net (fo=0)                   0.000     0.000    fastclk/U0/clk_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  fastclk/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    fastclk/U0/clk_100MHz_clk_base
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  fastclk/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    fastclk/U0/clk_250MHz_clk_base
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  fastclk/U0/clkout1_buf/O
                         net (fo=58, routed)          0.900    -0.785    clk
    SLICE_X112Y29                                                     r  timer_c_reg[6]/C
                         clock pessimism              0.237    -0.548    
    SLICE_X112Y29        FDRE (Hold_fdre_C_D)         0.134    -0.414    timer_c_reg[6]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_clk_base_1
Waveform:           { 0 2 }
Period:             4.000
Sources:            { fastclk/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     4.000   1.845    BUFGCTRL_X0Y0    fastclk/U0/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y0  fastclk/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X112Y36    timer_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     2.000   1.500    SLICE_X108Y26    duty_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_base_1
  To Clock:  clkfbout_clk_base_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_base_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { fastclk/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     10.000  7.845   BUFGCTRL_X0Y1    fastclk/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y0  fastclk/U0/mmcm_adv_inst/CLKFBIN



