{"tags": ["adamTaylor", "AMP"], "context": "MicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/Adam-Taylor-s-MicroZed-Chronicles-Part-49-Using-the-Zynq-SoC-s/ba-p/518579\nOCM\u3078\u306e\u30a2\u30af\u30bb\u30b9\u306f\uff14\u3064\u306e\u65b9\u6cd5\u304c\u3042\u308b\nhttp://qiita.com/7of9/items/468ffbbef13a3f97c5b8\n\u305d\u306e\u30a2\u30af\u30bb\u30b9\u306b\u95a2\u3057\u3066\u512a\u5148\u5ea6\u304c\u6c7a\u307e\u3063\u3066\u3044\u308b\n\nWith multiple sources accessing the OCM, it is only sensible that a form of arbitration and priority is defined for the access protocols. SCU reads and writes have the highest priority. (Reads have higher priority than writes.) Reads and writes initiated by the OCM interconnect have the next highest priority. Note: You can invert the priority between the SCU write and the OCM interconnect access by setting the SCU Write Priority Low in the OCM Control Register.\n\n\nSCU reads and writes\nReads and writes initiated by OCM interconnect\n\n\u8a2d\u5b9a\u3067\u512a\u5148\u5ea6\u3092\u9006\u8ee2\u3059\u308b\u3053\u3068\u3082\u3067\u304d\u308b\nMicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/Adam-Taylor-s-MicroZed-Chronicles-Part-49-Using-the-Zynq-SoC-s/ba-p/518579\n\nOCM\u3078\u306e\u30a2\u30af\u30bb\u30b9\u306f\uff14\u3064\u306e\u65b9\u6cd5\u304c\u3042\u308b\nhttp://qiita.com/7of9/items/468ffbbef13a3f97c5b8\n\n\u305d\u306e\u30a2\u30af\u30bb\u30b9\u306b\u95a2\u3057\u3066\u512a\u5148\u5ea6\u304c\u6c7a\u307e\u3063\u3066\u3044\u308b\n\n> With multiple sources accessing the OCM, it is only sensible that a form of arbitration and priority is defined for the access protocols. SCU reads and writes have the highest priority. (Reads have higher priority than writes.) Reads and writes initiated by the OCM interconnect have the next highest priority. Note: You can invert the priority between the SCU write and the OCM interconnect access by setting the SCU Write Priority Low in the OCM Control Register.\n\n1. SCU reads and writes\n2. Reads and writes initiated by OCM interconnect\n\n\u8a2d\u5b9a\u3067\u512a\u5148\u5ea6\u3092\u9006\u8ee2\u3059\u308b\u3053\u3068\u3082\u3067\u304d\u308b\n"}