Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar 10 10:21:46 2021
| Host         : think running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.630        0.000                      0                 2116        0.056        0.000                      0                 2116        0.645        0.000                       0                  1612  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
CLK_125MHZ_FPGA                  {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_1  {0.000 7.000}        14.000          71.429          
    CLKFBIN                      {0.000 7.000}        14.000          71.429          
    PixelClkIO                   {0.000 7.000}        14.000          71.429          
    SerialClkIO                  {0.000 1.400}        2.800           357.143         
  clkfbout_design_1_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_125MHZ_FPGA                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1        0.630        0.000                      0                 2074        0.056        0.000                      0                 2074        4.000        0.000                       0                  1586  
    CLKFBIN                                                                                                                                                                       12.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                    11.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                    0.645        0.000                       0                    10  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_1  PixelClkIO                           7.439        0.000                      0                   38        0.062        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1       12.548        0.000                      0                    4        0.370        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_125MHZ_FPGA
  To Clock:  CLK_125MHZ_FPGA

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125MHZ_FPGA
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.245ns  (logic 5.632ns (42.523%)  route 7.613ns (57.477%))
  Logic Levels:           17  (CARRY4=9 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 11.847 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.761    -2.463    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/clk_out1
    SLICE_X90Y74         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/q_reg[3]/Q
                         net (fo=57, routed)          1.790    -0.155    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[31]_i_647__0_0[3]
    SLICE_X88Y60         LUT6 (Prop_lut6_I1_O)        0.124    -0.031 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[11]_i_102__0/O
                         net (fo=2, routed)           0.951     0.919    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[11]_i_102__0_n_0
    SLICE_X90Y63         LUT6 (Prop_lut6_I0_O)        0.124     1.043 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[11]_i_106__0/O
                         net (fo=1, routed)           0.000     1.043    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[11]_i_106__0_n_0
    SLICE_X90Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.423 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.423    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[11]_i_36_n_0
    SLICE_X90Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.540 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[23]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.540    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[23]_i_69_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.657 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[27]_i_127/CO[3]
                         net (fo=1, routed)           0.000     1.657    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[27]_i_127_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.896 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[31]_i_240/O[2]
                         net (fo=2, routed)           0.978     2.874    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test_n_736
    SLICE_X92Y66         LUT3 (Prop_lut3_I2_O)        0.330     3.204 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_78__0/O
                         net (fo=2, routed)           0.708     3.912    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_78__0_n_0
    SLICE_X92Y66         LUT4 (Prop_lut4_I3_O)        0.331     4.243 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_82/O
                         net (fo=1, routed)           0.000     4.243    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_82_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.619 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.619    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_34_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.934 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[31]_i_54/O[3]
                         net (fo=1, routed)           0.653     5.587    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/q[31]_i_32__0_0[0]
    SLICE_X93Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554     6.141 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/q_reg[31]_i_45__0/O[0]
                         net (fo=2, routed)           0.705     6.846    design_1_i/z1top_draw_triangle_0/inst_n_353
    SLICE_X93Y70         LUT3 (Prop_lut3_I0_O)        0.294     7.140 r  design_1_i/z1top_draw_triangle_0/q[31]_i_32__0/O
                         net (fo=2, routed)           0.353     7.493    design_1_i/z1top_draw_triangle_0/q[31]_i_32__0_n_0
    SLICE_X93Y70         LUT4 (Prop_lut4_I3_O)        0.332     7.825 r  design_1_i/z1top_draw_triangle_0/q[31]_i_36__0/O
                         net (fo=1, routed)           0.000     7.825    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[27]_i_8__0_0[2]
    SLICE_X93Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.073 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[31]_i_12/O[2]
                         net (fo=2, routed)           0.830     8.903    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/L210_in[17]
    SLICE_X85Y70         LUT3 (Prop_lut3_I2_O)        0.295     9.198 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q[31]_i_4__0__0/O
                         net (fo=2, routed)           0.645     9.843    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q[31]_i_4__0__0_n_0
    SLICE_X85Y71         LUT4 (Prop_lut4_I3_O)        0.332    10.175 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q[31]_i_8__0/O
                         net (fo=1, routed)           0.000    10.175    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q[31]_i_8__0_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.781 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[31]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.781    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/L2[31]
    SLICE_X85Y71         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.534    11.847    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/clk_out1
    SLICE_X85Y71         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/q_reg[31]/C
                         clock pessimism             -0.423    11.424    
                         clock uncertainty           -0.075    11.349    
    SLICE_X85Y71         FDRE (Setup_fdre_C_D)        0.062    11.411    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/q_reg[31]
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.351ns  (logic 5.960ns (44.642%)  route 7.391ns (55.358%))
  Logic Levels:           18  (CARRY4=10 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 11.907 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.712    -2.512    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/clk_out1
    SLICE_X67Y61         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[2]/Q
                         net (fo=178, routed)         2.064     0.007    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/Q[2]
    SLICE_X102Y60        LUT6 (Prop_lut6_I0_O)        0.124     0.131 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_66__3/O
                         net (fo=2, routed)           0.566     0.697    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_66__3_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124     0.821 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_70__3/O
                         net (fo=1, routed)           0.000     0.821    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_70__3_n_0
    SLICE_X101Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.353 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[11]_i_31__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[11]_i_31__1_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[11]_i_29__1/CO[3]
                         net (fo=1, routed)           0.000     1.467    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[11]_i_29__1_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.581 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[23]_i_65__1/CO[3]
                         net (fo=1, routed)           0.000     1.581    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[23]_i_65__1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.695 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[27]_i_117__1/CO[3]
                         net (fo=1, routed)           0.000     1.695    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[27]_i_117__1_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.029 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[31]_i_230__1/O[1]
                         net (fo=2, routed)           0.737     2.766    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test_n_1674
    SLICE_X100Y64        LUT3 (Prop_lut3_I1_O)        0.332     3.098 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_40__3/O
                         net (fo=2, routed)           0.708     3.806    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_40__3_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.331     4.137 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_44__3/O
                         net (fo=1, routed)           0.000     4.137    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_44__3_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.513 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_28__1/CO[3]
                         net (fo=1, routed)           0.000     4.513    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_28__1_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.828 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[31]_i_51__1/O[3]
                         net (fo=1, routed)           0.550     5.378    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regB1/q[31]_i_24__1_0[0]
    SLICE_X98Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.559     5.937 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regB1/q_reg[31]_i_39__1/O[0]
                         net (fo=2, routed)           0.709     6.645    design_1_i/z1top_draw_triangle_0/inst_n_830
    SLICE_X105Y67        LUT3 (Prop_lut3_I0_O)        0.290     6.935 r  design_1_i/z1top_draw_triangle_0/q[31]_i_24__1/O
                         net (fo=2, routed)           0.309     7.245    design_1_i/z1top_draw_triangle_0/q[31]_i_24__1_n_0
    SLICE_X105Y67        LUT4 (Prop_lut4_I3_O)        0.332     7.577 r  design_1_i/z1top_draw_triangle_0/q[31]_i_28__1/O
                         net (fo=1, routed)           0.000     7.577    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[27]_i_8__4_0[2]
    SLICE_X105Y67        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.825 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[31]_i_11__1/O[2]
                         net (fo=2, routed)           1.155     8.979    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/L11[17]
    SLICE_X105Y75        LUT3 (Prop_lut3_I0_O)        0.327     9.306 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[31]_i_4__4__0/O
                         net (fo=2, routed)           0.594     9.900    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[31]_i_4__4__0_n_0
    SLICE_X105Y76        LUT4 (Prop_lut4_I3_O)        0.332    10.232 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[31]_i_8__4/O
                         net (fo=1, routed)           0.000    10.232    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[31]_i_8__4_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.838 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q_reg[31]_i_1__8/O[3]
                         net (fo=1, routed)           0.000    10.838    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/L1[31]
    SLICE_X105Y76        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.594    11.907    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/clk_out1
    SLICE_X105Y76        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[31]/C
                         clock pessimism             -0.423    11.484    
                         clock uncertainty           -0.075    11.409    
    SLICE_X105Y76        FDRE (Setup_fdre_C_D)        0.062    11.471    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[31]
  -------------------------------------------------------------------
                         required time                         11.471    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.689ns  (required time - arrival time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.186ns  (logic 5.573ns (42.265%)  route 7.613ns (57.735%))
  Logic Levels:           17  (CARRY4=9 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 11.847 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.761    -2.463    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/clk_out1
    SLICE_X90Y74         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/q_reg[3]/Q
                         net (fo=57, routed)          1.790    -0.155    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[31]_i_647__0_0[3]
    SLICE_X88Y60         LUT6 (Prop_lut6_I1_O)        0.124    -0.031 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[11]_i_102__0/O
                         net (fo=2, routed)           0.951     0.919    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[11]_i_102__0_n_0
    SLICE_X90Y63         LUT6 (Prop_lut6_I0_O)        0.124     1.043 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[11]_i_106__0/O
                         net (fo=1, routed)           0.000     1.043    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[11]_i_106__0_n_0
    SLICE_X90Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.423 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.423    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[11]_i_36_n_0
    SLICE_X90Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.540 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[23]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.540    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[23]_i_69_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.657 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[27]_i_127/CO[3]
                         net (fo=1, routed)           0.000     1.657    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[27]_i_127_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.896 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[31]_i_240/O[2]
                         net (fo=2, routed)           0.978     2.874    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test_n_736
    SLICE_X92Y66         LUT3 (Prop_lut3_I2_O)        0.330     3.204 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_78__0/O
                         net (fo=2, routed)           0.708     3.912    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_78__0_n_0
    SLICE_X92Y66         LUT4 (Prop_lut4_I3_O)        0.331     4.243 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_82/O
                         net (fo=1, routed)           0.000     4.243    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_82_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.619 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.619    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_34_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.934 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[31]_i_54/O[3]
                         net (fo=1, routed)           0.653     5.587    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/q[31]_i_32__0_0[0]
    SLICE_X93Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554     6.141 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/q_reg[31]_i_45__0/O[0]
                         net (fo=2, routed)           0.705     6.846    design_1_i/z1top_draw_triangle_0/inst_n_353
    SLICE_X93Y70         LUT3 (Prop_lut3_I0_O)        0.294     7.140 r  design_1_i/z1top_draw_triangle_0/q[31]_i_32__0/O
                         net (fo=2, routed)           0.353     7.493    design_1_i/z1top_draw_triangle_0/q[31]_i_32__0_n_0
    SLICE_X93Y70         LUT4 (Prop_lut4_I3_O)        0.332     7.825 r  design_1_i/z1top_draw_triangle_0/q[31]_i_36__0/O
                         net (fo=1, routed)           0.000     7.825    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[27]_i_8__0_0[2]
    SLICE_X93Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.073 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[31]_i_12/O[2]
                         net (fo=2, routed)           0.830     8.903    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/L210_in[17]
    SLICE_X85Y70         LUT3 (Prop_lut3_I2_O)        0.295     9.198 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q[31]_i_4__0__0/O
                         net (fo=2, routed)           0.645     9.843    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q[31]_i_4__0__0_n_0
    SLICE_X85Y71         LUT4 (Prop_lut4_I3_O)        0.332    10.175 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q[31]_i_8__0/O
                         net (fo=1, routed)           0.000    10.175    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q[31]_i_8__0_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.722 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[31]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.722    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/L2[30]
    SLICE_X85Y71         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.534    11.847    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/clk_out1
    SLICE_X85Y71         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/q_reg[30]/C
                         clock pessimism             -0.423    11.424    
                         clock uncertainty           -0.075    11.349    
    SLICE_X85Y71         FDRE (Setup_fdre_C_D)        0.062    11.411    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/q_reg[30]
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.292ns  (logic 5.901ns (44.396%)  route 7.391ns (55.604%))
  Logic Levels:           18  (CARRY4=10 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 11.907 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.712    -2.512    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/clk_out1
    SLICE_X67Y61         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[2]/Q
                         net (fo=178, routed)         2.064     0.007    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/Q[2]
    SLICE_X102Y60        LUT6 (Prop_lut6_I0_O)        0.124     0.131 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_66__3/O
                         net (fo=2, routed)           0.566     0.697    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_66__3_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124     0.821 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_70__3/O
                         net (fo=1, routed)           0.000     0.821    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_70__3_n_0
    SLICE_X101Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.353 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[11]_i_31__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[11]_i_31__1_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[11]_i_29__1/CO[3]
                         net (fo=1, routed)           0.000     1.467    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[11]_i_29__1_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.581 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[23]_i_65__1/CO[3]
                         net (fo=1, routed)           0.000     1.581    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[23]_i_65__1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.695 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[27]_i_117__1/CO[3]
                         net (fo=1, routed)           0.000     1.695    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[27]_i_117__1_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.029 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[31]_i_230__1/O[1]
                         net (fo=2, routed)           0.737     2.766    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test_n_1674
    SLICE_X100Y64        LUT3 (Prop_lut3_I1_O)        0.332     3.098 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_40__3/O
                         net (fo=2, routed)           0.708     3.806    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_40__3_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.331     4.137 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_44__3/O
                         net (fo=1, routed)           0.000     4.137    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_44__3_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.513 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_28__1/CO[3]
                         net (fo=1, routed)           0.000     4.513    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_28__1_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.828 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[31]_i_51__1/O[3]
                         net (fo=1, routed)           0.550     5.378    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regB1/q[31]_i_24__1_0[0]
    SLICE_X98Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.559     5.937 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regB1/q_reg[31]_i_39__1/O[0]
                         net (fo=2, routed)           0.709     6.645    design_1_i/z1top_draw_triangle_0/inst_n_830
    SLICE_X105Y67        LUT3 (Prop_lut3_I0_O)        0.290     6.935 r  design_1_i/z1top_draw_triangle_0/q[31]_i_24__1/O
                         net (fo=2, routed)           0.309     7.245    design_1_i/z1top_draw_triangle_0/q[31]_i_24__1_n_0
    SLICE_X105Y67        LUT4 (Prop_lut4_I3_O)        0.332     7.577 r  design_1_i/z1top_draw_triangle_0/q[31]_i_28__1/O
                         net (fo=1, routed)           0.000     7.577    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[27]_i_8__4_0[2]
    SLICE_X105Y67        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.825 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[31]_i_11__1/O[2]
                         net (fo=2, routed)           1.155     8.979    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/L11[17]
    SLICE_X105Y75        LUT3 (Prop_lut3_I0_O)        0.327     9.306 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[31]_i_4__4__0/O
                         net (fo=2, routed)           0.594     9.900    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[31]_i_4__4__0_n_0
    SLICE_X105Y76        LUT4 (Prop_lut4_I3_O)        0.332    10.232 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[31]_i_8__4/O
                         net (fo=1, routed)           0.000    10.232    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[31]_i_8__4_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.779 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q_reg[31]_i_1__8/O[2]
                         net (fo=1, routed)           0.000    10.779    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/L1[30]
    SLICE_X105Y76        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.594    11.907    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/clk_out1
    SLICE_X105Y76        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[30]/C
                         clock pessimism             -0.423    11.484    
                         clock uncertainty           -0.075    11.409    
    SLICE_X105Y76        FDRE (Setup_fdre_C_D)        0.062    11.471    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[30]
  -------------------------------------------------------------------
                         required time                         11.471    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.063ns  (logic 5.450ns (41.722%)  route 7.613ns (58.278%))
  Logic Levels:           17  (CARRY4=9 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 11.847 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.463ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.761    -2.463    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/clk_out1
    SLICE_X90Y74         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y74         FDRE (Prop_fdre_C_Q)         0.518    -1.945 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/q_reg[3]/Q
                         net (fo=57, routed)          1.790    -0.155    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[31]_i_647__0_0[3]
    SLICE_X88Y60         LUT6 (Prop_lut6_I1_O)        0.124    -0.031 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[11]_i_102__0/O
                         net (fo=2, routed)           0.951     0.919    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[11]_i_102__0_n_0
    SLICE_X90Y63         LUT6 (Prop_lut6_I0_O)        0.124     1.043 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[11]_i_106__0/O
                         net (fo=1, routed)           0.000     1.043    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[11]_i_106__0_n_0
    SLICE_X90Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     1.423 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.423    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[11]_i_36_n_0
    SLICE_X90Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.540 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[23]_i_69/CO[3]
                         net (fo=1, routed)           0.000     1.540    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[23]_i_69_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.657 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[27]_i_127/CO[3]
                         net (fo=1, routed)           0.000     1.657    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[27]_i_127_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.896 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[31]_i_240/O[2]
                         net (fo=2, routed)           0.978     2.874    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test_n_736
    SLICE_X92Y66         LUT3 (Prop_lut3_I2_O)        0.330     3.204 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_78__0/O
                         net (fo=2, routed)           0.708     3.912    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_78__0_n_0
    SLICE_X92Y66         LUT4 (Prop_lut4_I3_O)        0.331     4.243 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_82/O
                         net (fo=1, routed)           0.000     4.243    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_82_n_0
    SLICE_X92Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.619 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.619    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_34_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.934 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[31]_i_54/O[3]
                         net (fo=1, routed)           0.653     5.587    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/q[31]_i_32__0_0[0]
    SLICE_X93Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.554     6.141 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regA2/q_reg[31]_i_45__0/O[0]
                         net (fo=2, routed)           0.705     6.846    design_1_i/z1top_draw_triangle_0/inst_n_353
    SLICE_X93Y70         LUT3 (Prop_lut3_I0_O)        0.294     7.140 r  design_1_i/z1top_draw_triangle_0/q[31]_i_32__0/O
                         net (fo=2, routed)           0.353     7.493    design_1_i/z1top_draw_triangle_0/q[31]_i_32__0_n_0
    SLICE_X93Y70         LUT4 (Prop_lut4_I3_O)        0.332     7.825 r  design_1_i/z1top_draw_triangle_0/q[31]_i_36__0/O
                         net (fo=1, routed)           0.000     7.825    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q[27]_i_8__0_0[2]
    SLICE_X93Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.073 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_reg_val0/q_reg[31]_i_12/O[2]
                         net (fo=2, routed)           0.830     8.903    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/L210_in[17]
    SLICE_X85Y70         LUT3 (Prop_lut3_I2_O)        0.295     9.198 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q[31]_i_4__0__0/O
                         net (fo=2, routed)           0.645     9.843    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q[31]_i_4__0__0_n_0
    SLICE_X85Y71         LUT4 (Prop_lut4_I3_O)        0.332    10.175 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q[31]_i_8__0/O
                         net (fo=1, routed)           0.000    10.175    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q[31]_i_8__0_n_0
    SLICE_X85Y71         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.599 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[31]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.599    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/L2[29]
    SLICE_X85Y71         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.534    11.847    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/clk_out1
    SLICE_X85Y71         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/q_reg[29]/C
                         clock pessimism             -0.423    11.424    
                         clock uncertainty           -0.075    11.349    
    SLICE_X85Y71         FDRE (Setup_fdre_C_D)        0.062    11.411    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L2/q_reg[29]
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.169ns  (logic 5.778ns (43.877%)  route 7.391ns (56.123%))
  Logic Levels:           18  (CARRY4=10 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 11.907 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.712    -2.512    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/clk_out1
    SLICE_X67Y61         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[2]/Q
                         net (fo=178, routed)         2.064     0.007    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/Q[2]
    SLICE_X102Y60        LUT6 (Prop_lut6_I0_O)        0.124     0.131 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_66__3/O
                         net (fo=2, routed)           0.566     0.697    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_66__3_n_0
    SLICE_X101Y61        LUT6 (Prop_lut6_I0_O)        0.124     0.821 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_70__3/O
                         net (fo=1, routed)           0.000     0.821    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_70__3_n_0
    SLICE_X101Y61        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.353 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[11]_i_31__1/CO[3]
                         net (fo=1, routed)           0.000     1.353    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[11]_i_31__1_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.467 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[11]_i_29__1/CO[3]
                         net (fo=1, routed)           0.000     1.467    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[11]_i_29__1_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.581 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[23]_i_65__1/CO[3]
                         net (fo=1, routed)           0.000     1.581    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[23]_i_65__1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.695 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[27]_i_117__1/CO[3]
                         net (fo=1, routed)           0.000     1.695    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[27]_i_117__1_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.029 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[31]_i_230__1/O[1]
                         net (fo=2, routed)           0.737     2.766    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test_n_1674
    SLICE_X100Y64        LUT3 (Prop_lut3_I1_O)        0.332     3.098 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_40__3/O
                         net (fo=2, routed)           0.708     3.806    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_40__3_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.331     4.137 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_44__3/O
                         net (fo=1, routed)           0.000     4.137    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[27]_i_44__3_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.513 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_28__1/CO[3]
                         net (fo=1, routed)           0.000     4.513    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_28__1_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.828 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[31]_i_51__1/O[3]
                         net (fo=1, routed)           0.550     5.378    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regB1/q[31]_i_24__1_0[0]
    SLICE_X98Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.559     5.937 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regB1/q_reg[31]_i_39__1/O[0]
                         net (fo=2, routed)           0.709     6.645    design_1_i/z1top_draw_triangle_0/inst_n_830
    SLICE_X105Y67        LUT3 (Prop_lut3_I0_O)        0.290     6.935 r  design_1_i/z1top_draw_triangle_0/q[31]_i_24__1/O
                         net (fo=2, routed)           0.309     7.245    design_1_i/z1top_draw_triangle_0/q[31]_i_24__1_n_0
    SLICE_X105Y67        LUT4 (Prop_lut4_I3_O)        0.332     7.577 r  design_1_i/z1top_draw_triangle_0/q[31]_i_28__1/O
                         net (fo=1, routed)           0.000     7.577    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[27]_i_8__4_0[2]
    SLICE_X105Y67        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.825 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[31]_i_11__1/O[2]
                         net (fo=2, routed)           1.155     8.979    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/L11[17]
    SLICE_X105Y75        LUT3 (Prop_lut3_I0_O)        0.327     9.306 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[31]_i_4__4__0/O
                         net (fo=2, routed)           0.594     9.900    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[31]_i_4__4__0_n_0
    SLICE_X105Y76        LUT4 (Prop_lut4_I3_O)        0.332    10.232 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[31]_i_8__4/O
                         net (fo=1, routed)           0.000    10.232    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[31]_i_8__4_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.656 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q_reg[31]_i_1__8/O[1]
                         net (fo=1, routed)           0.000    10.656    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/L1[29]
    SLICE_X105Y76        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.594    11.907    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/clk_out1
    SLICE_X105Y76        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[29]/C
                         clock pessimism             -0.423    11.484    
                         clock uncertainty           -0.075    11.409    
    SLICE_X105Y76        FDRE (Setup_fdre_C_D)        0.062    11.471    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[29]
  -------------------------------------------------------------------
                         required time                         11.471    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.096ns  (logic 6.317ns (48.237%)  route 6.779ns (51.763%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 11.851 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.719    -2.505    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/clk_out1
    SLICE_X82Y90         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90         FDRE (Prop_fdre_C_Q)         0.518    -1.987 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[2]/Q
                         net (fo=61, routed)          1.643    -0.344    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/Q[2]
    SLICE_X90Y99         LUT6 (Prop_lut6_I0_O)        0.124    -0.220 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q[11]_i_123/O
                         net (fo=2, routed)           0.632     0.412    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q[11]_i_123_n_0
    SLICE_X91Y99         LUT6 (Prop_lut6_I0_O)        0.124     0.536 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q[11]_i_127/O
                         net (fo=1, routed)           0.000     0.536    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q[11]_i_127_n_0
    SLICE_X91Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[11]_i_79/CO[3]
                         net (fo=1, routed)           0.001     1.086    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[11]_i_79_n_0
    SLICE_X91Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000     1.200    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[11]_i_77_n_0
    SLICE_X91Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[23]_i_88/CO[3]
                         net (fo=1, routed)           0.000     1.314    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[23]_i_88_n_0
    SLICE_X91Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.648 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[27]_i_161/O[1]
                         net (fo=2, routed)           0.895     2.544    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test_n_295
    SLICE_X88Y102        LUT3 (Prop_lut3_I1_O)        0.332     2.876 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[23]_i_47__0/O
                         net (fo=2, routed)           0.648     3.524    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[23]_i_47__0_n_0
    SLICE_X88Y102        LUT4 (Prop_lut4_I3_O)        0.327     3.851 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[23]_i_51/O
                         net (fo=1, routed)           0.000     3.851    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[23]_i_51_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.252 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[23]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.252    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[23]_i_42_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.366 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.366    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_68_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.679 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[31]_i_107/O[3]
                         net (fo=1, routed)           0.645     5.324    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q[31]_i_38_0[0]
    SLICE_X83Y99         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     6.054 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[31]_i_101/O[1]
                         net (fo=2, routed)           0.770     6.824    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test_n_435
    SLICE_X88Y95         LUT3 (Prop_lut3_I0_O)        0.332     7.156 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_37/O
                         net (fo=2, routed)           0.690     7.846    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_37_n_0
    SLICE_X88Y95         LUT4 (Prop_lut4_I3_O)        0.327     8.173 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_41/O
                         net (fo=1, routed)           0.000     8.173    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q[27]_i_5__0_0[3]
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.574 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.574    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[31]_i_22_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.797 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[31]_i_21/O[0]
                         net (fo=1, routed)           0.855     9.651    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test_n_457
    SLICE_X88Y82         LUT2 (Prop_lut2_I1_O)        0.299     9.950 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_6/O
                         net (fo=1, routed)           0.000     9.950    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[31]_0[1]
    SLICE_X88Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.590 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[31]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    10.590    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[31]_i_1__2_n_4
    SLICE_X88Y82         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.538    11.851    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/clk_out1
    SLICE_X88Y82         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[31]/C
                         clock pessimism             -0.423    11.428    
                         clock uncertainty           -0.075    11.353    
    SLICE_X88Y82         FDRE (Setup_fdre_C_D)        0.062    11.415    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[31]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.036ns  (logic 6.257ns (47.999%)  route 6.779ns (52.001%))
  Logic Levels:           18  (CARRY4=11 LUT2=1 LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 11.851 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.505ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.719    -2.505    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/clk_out1
    SLICE_X82Y90         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90         FDRE (Prop_fdre_C_Q)         0.518    -1.987 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[2]/Q
                         net (fo=61, routed)          1.643    -0.344    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/Q[2]
    SLICE_X90Y99         LUT6 (Prop_lut6_I0_O)        0.124    -0.220 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q[11]_i_123/O
                         net (fo=2, routed)           0.632     0.412    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q[11]_i_123_n_0
    SLICE_X91Y99         LUT6 (Prop_lut6_I0_O)        0.124     0.536 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q[11]_i_127/O
                         net (fo=1, routed)           0.000     0.536    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q[11]_i_127_n_0
    SLICE_X91Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.086 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[11]_i_79/CO[3]
                         net (fo=1, routed)           0.001     1.086    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[11]_i_79_n_0
    SLICE_X91Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.200 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[11]_i_77/CO[3]
                         net (fo=1, routed)           0.000     1.200    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[11]_i_77_n_0
    SLICE_X91Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.314 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[23]_i_88/CO[3]
                         net (fo=1, routed)           0.000     1.314    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[23]_i_88_n_0
    SLICE_X91Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.648 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[27]_i_161/O[1]
                         net (fo=2, routed)           0.895     2.544    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test_n_295
    SLICE_X88Y102        LUT3 (Prop_lut3_I1_O)        0.332     2.876 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[23]_i_47__0/O
                         net (fo=2, routed)           0.648     3.524    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[23]_i_47__0_n_0
    SLICE_X88Y102        LUT4 (Prop_lut4_I3_O)        0.327     3.851 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[23]_i_51/O
                         net (fo=1, routed)           0.000     3.851    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[23]_i_51_n_0
    SLICE_X88Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.252 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[23]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.252    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[23]_i_42_n_0
    SLICE_X88Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.366 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_68/CO[3]
                         net (fo=1, routed)           0.000     4.366    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_68_n_0
    SLICE_X88Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.679 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[31]_i_107/O[3]
                         net (fo=1, routed)           0.645     5.324    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q[31]_i_38_0[0]
    SLICE_X83Y99         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730     6.054 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[31]_i_101/O[1]
                         net (fo=2, routed)           0.770     6.824    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test_n_435
    SLICE_X88Y95         LUT3 (Prop_lut3_I0_O)        0.332     7.156 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_37/O
                         net (fo=2, routed)           0.690     7.846    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_37_n_0
    SLICE_X88Y95         LUT4 (Prop_lut4_I3_O)        0.327     8.173 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_41/O
                         net (fo=1, routed)           0.000     8.173    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q[27]_i_5__0_0[3]
    SLICE_X88Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.574 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.574    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[31]_i_22_n_0
    SLICE_X88Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.797 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx2_reg1/q_reg[31]_i_21/O[0]
                         net (fo=1, routed)           0.855     9.651    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test_n_457
    SLICE_X88Y82         LUT2 (Prop_lut2_I1_O)        0.299     9.950 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_6/O
                         net (fo=1, routed)           0.000     9.950    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[31]_0[1]
    SLICE_X88Y82         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.530 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[31]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    10.530    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[31]_i_1__2_n_5
    SLICE_X88Y82         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.538    11.851    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/clk_out1
    SLICE_X88Y82         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[30]/C
                         clock pessimism             -0.423    11.428    
                         clock uncertainty           -0.075    11.353    
    SLICE_X88Y82         FDRE (Setup_fdre_C_D)        0.062    11.415    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[30]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.027ns  (logic 5.522ns (42.390%)  route 7.505ns (57.610%))
  Logic Levels:           15  (CARRY4=7 LUT3=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.093ns = ( 11.907 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.712    -2.512    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/clk_out1
    SLICE_X67Y61         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.456    -2.056 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[8]/Q
                         net (fo=142, routed)         1.838    -0.218    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/Q[8]
    SLICE_X97Y60         LUT6 (Prop_lut6_I0_O)        0.124    -0.094 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_81__1/O
                         net (fo=2, routed)           0.830     0.736    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_81__1_n_0
    SLICE_X98Y61         LUT6 (Prop_lut6_I0_O)        0.124     0.860 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_85__3/O
                         net (fo=1, routed)           0.000     0.860    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[11]_i_85__3_n_0
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.373 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[11]_i_33__1/CO[3]
                         net (fo=1, routed)           0.000     1.373    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[11]_i_33__1_n_0
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.688 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[23]_i_64__1/O[3]
                         net (fo=2, routed)           0.950     2.638    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test_n_1721
    SLICE_X100Y63        LUT3 (Prop_lut3_I0_O)        0.336     2.974 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[23]_i_32__3/O
                         net (fo=2, routed)           0.708     3.682    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[23]_i_32__3_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I3_O)        0.331     4.013 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[23]_i_36__3/O
                         net (fo=1, routed)           0.000     4.013    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[23]_i_36__3_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.389 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[23]_i_28__1/CO[3]
                         net (fo=1, routed)           0.000     4.389    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[23]_i_28__1_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.712 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[27]_i_28__1/O[1]
                         net (fo=2, routed)           0.817     5.528    design_1_i/z1top_draw_triangle_0/inst_n_728
    SLICE_X105Y65        LUT3 (Prop_lut3_I0_O)        0.331     5.859 r  design_1_i/z1top_draw_triangle_0/q[27]_i_15__1/O
                         net (fo=2, routed)           0.594     6.453    design_1_i/z1top_draw_triangle_0/q[27]_i_15__1_n_0
    SLICE_X105Y66        LUT4 (Prop_lut4_I3_O)        0.332     6.785 r  design_1_i/z1top_draw_triangle_0/q[27]_i_19__1/O
                         net (fo=1, routed)           0.000     6.785    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q[23]_i_8__4_0[0]
    SLICE_X105Y66        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.332 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_y_reg_val0/q_reg[27]_i_10__1/O[2]
                         net (fo=2, routed)           1.067     8.399    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/L11[13]
    SLICE_X105Y74        LUT3 (Prop_lut3_I0_O)        0.327     8.726 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[27]_i_5__4__0/O
                         net (fo=2, routed)           0.701     9.427    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[27]_i_5__4__0_n_0
    SLICE_X105Y75        LUT4 (Prop_lut4_I3_O)        0.332     9.759 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[27]_i_9__4/O
                         net (fo=1, routed)           0.000     9.759    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q[27]_i_9__4_n_0
    SLICE_X105Y75        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.291 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q_reg[27]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000    10.291    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q_reg[27]_i_1__8_n_0
    SLICE_X105Y76        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.514 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q_reg[31]_i_1__8/O[0]
                         net (fo=1, routed)           0.000    10.514    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/L1[28]
    SLICE_X105Y76        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.594    11.907    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/clk_out1
    SLICE_X105Y76        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[28]/C
                         clock pessimism             -0.423    11.484    
                         clock uncertainty           -0.075    11.409    
    SLICE_X105Y76        FDRE (Setup_fdre_C_D)        0.062    11.471    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_reg_L1/q_reg[28]
  -------------------------------------------------------------------
                         required time                         11.471    
                         arrival time                         -10.514    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg1/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.666ns  (logic 5.789ns (45.706%)  route 6.877ns (54.294%))
  Logic Levels:           14  (CARRY4=6 LUT2=2 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 11.921 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.977    -2.247    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg1/clk_out1
    SLICE_X96Y102        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg1/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y102        FDRE (Prop_fdre_C_Q)         0.518    -1.729 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg1/q_reg[17]/Q
                         net (fo=29, routed)          1.336    -0.394    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg1/q_reg[30]_0[16]
    SLICE_X107Y103       LUT2 (Prop_lut2_I0_O)        0.152    -0.242 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg1/q[31]_i_491__4/O
                         net (fo=1, routed)           0.684     0.442    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dy1_reg1/q_reg[31]_i_143__1_1
    SLICE_X102Y103       LUT6 (Prop_lut6_I5_O)        0.332     0.774 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dy1_reg1/q[31]_i_337__4/O
                         net (fo=1, routed)           0.000     0.774    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dy1_reg1/q[31]_i_337__4_n_0
    SLICE_X102Y103       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.417 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dy1_reg1/q_reg[31]_i_143__1/O[3]
                         net (fo=2, routed)           1.093     2.510    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test_n_2093
    SLICE_X103Y101       LUT3 (Prop_lut3_I2_O)        0.333     2.843 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_80__4/O
                         net (fo=2, routed)           0.555     3.397    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_80__4_n_0
    SLICE_X103Y102       LUT4 (Prop_lut4_I3_O)        0.332     3.729 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_84__4/O
                         net (fo=1, routed)           0.000     3.729    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_84__4_n_0
    SLICE_X103Y102       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.261 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[31]_i_29__1/CO[3]
                         net (fo=1, routed)           0.000     4.261    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[31]_i_29__1_n_0
    SLICE_X103Y103       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.484 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q_reg[31]_i_45__3/O[0]
                         net (fo=1, routed)           0.427     4.912    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dy1_reg1/q_reg[31]_i_27__1_0[0]
    SLICE_X105Y102       LUT3 (Prop_lut3_I2_O)        0.299     5.211 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dy1_reg1/q[31]_i_49__1/O
                         net (fo=1, routed)           0.000     5.211    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg1/q[31]_i_14__4_0[1]
    SLICE_X105Y102       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.851 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg1/q_reg[31]_i_23__1/O[3]
                         net (fo=2, routed)           0.891     6.741    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test_n_2201
    SLICE_X108Y102       LUT3 (Prop_lut3_I0_O)        0.330     7.071 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_8__3/O
                         net (fo=2, routed)           0.857     7.928    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_8__3_n_0
    SLICE_X108Y102       LUT4 (Prop_lut4_I0_O)        0.328     8.256 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_11__1/O
                         net (fo=1, routed)           0.000     8.256    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dy1_reg1/q_reg[31]_3[1]
    SLICE_X108Y102       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.834 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dy1_reg1/q_reg[31]_i_2__1/O[2]
                         net (fo=1, routed)           1.035     9.869    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/C10[31]
    SLICE_X105Y92        LUT2 (Prop_lut2_I0_O)        0.301    10.170 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/q[31]_i_4__5/O
                         net (fo=1, routed)           0.000    10.170    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q_reg[31]_0[3]
    SLICE_X105Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.418 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q_reg[31]_i_1__11/O[3]
                         net (fo=1, routed)           0.000    10.418    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/C1[31]
    SLICE_X105Y92        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.608    11.921    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/clk_out1
    SLICE_X105Y92        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q_reg[31]/C
                         clock pessimism             -0.524    11.397    
                         clock uncertainty           -0.075    11.323    
    SLICE_X105Y92        FDRE (Setup_fdre_C_D)        0.062    11.385    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC1/q_reg[31]
  -------------------------------------------------------------------
                         required time                         11.385    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  0.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.392ns (76.528%)  route 0.120ns (23.472%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.608    -0.571    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/clk_out1
    SLICE_X97Y99         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]/Q
                         net (fo=10, routed)          0.120    -0.311    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]
    SLICE_X97Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.114 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.113    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]_i_1__5_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.059 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[20]_i_1__4/O[0]
                         net (fo=1, routed)           0.000    -0.059    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[20]_i_1__4_n_7
    SLICE_X97Y100        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.964    -0.255    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/clk_out1
    SLICE_X97Y100        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[20]/C
                         clock pessimism              0.035    -0.220    
    SLICE_X97Y100        FDRE (Hold_fdre_C_D)         0.105    -0.115    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.403ns (77.021%)  route 0.120ns (22.979%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.608    -0.571    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/clk_out1
    SLICE_X97Y99         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]/Q
                         net (fo=10, routed)          0.120    -0.311    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]
    SLICE_X97Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.114 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.113    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]_i_1__5_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.048 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[20]_i_1__4/O[2]
                         net (fo=1, routed)           0.000    -0.048    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[20]_i_1__4_n_5
    SLICE_X97Y100        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.964    -0.255    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/clk_out1
    SLICE_X97Y100        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[22]/C
                         clock pessimism              0.035    -0.220    
    SLICE_X97Y100        FDRE (Hold_fdre_C_D)         0.105    -0.115    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[22]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg0/q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.377%)  route 0.313ns (65.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.608    -0.571    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg0/clk_out1
    SLICE_X96Y98         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg0/q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg0/q_reg[29]/Q
                         net (fo=4, routed)           0.313    -0.094    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[31]_1[29]
    SLICE_X92Y104        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.962    -0.257    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/clk_out1
    SLICE_X92Y104        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[29]/C
                         clock pessimism              0.035    -0.222    
    SLICE_X92Y104        FDRE (Hold_fdre_C_D)         0.052    -0.170    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg0/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.070%)  route 0.332ns (66.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.608    -0.571    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg0/clk_out1
    SLICE_X96Y98         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg0/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg0/q_reg[31]/Q
                         net (fo=3, routed)           0.332    -0.075    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[31]_1[31]
    SLICE_X92Y104        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.962    -0.257    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/clk_out1
    SLICE_X92Y104        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[31]/C
                         clock pessimism              0.035    -0.222    
    SLICE_X92Y104        FDRE (Hold_fdre_C_D)         0.063    -0.159    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.428ns (78.069%)  route 0.120ns (21.931%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.608    -0.571    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/clk_out1
    SLICE_X97Y99         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]/Q
                         net (fo=10, routed)          0.120    -0.311    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]
    SLICE_X97Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.114 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.113    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]_i_1__5_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.023 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[20]_i_1__4/O[1]
                         net (fo=1, routed)           0.000    -0.023    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[20]_i_1__4_n_6
    SLICE_X97Y100        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.964    -0.255    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/clk_out1
    SLICE_X97Y100        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[21]/C
                         clock pessimism              0.035    -0.220    
    SLICE_X97Y100        FDRE (Hold_fdre_C_D)         0.105    -0.115    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.428ns (78.069%)  route 0.120ns (21.931%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.608    -0.571    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/clk_out1
    SLICE_X97Y99         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]/Q
                         net (fo=10, routed)          0.120    -0.311    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]
    SLICE_X97Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.114 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.113    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]_i_1__5_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.023 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[20]_i_1__4/O[3]
                         net (fo=1, routed)           0.000    -0.023    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[20]_i_1__4_n_4
    SLICE_X97Y100        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.964    -0.255    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/clk_out1
    SLICE_X97Y100        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[23]/C
                         clock pessimism              0.035    -0.220    
    SLICE_X97Y100        FDRE (Hold_fdre_C_D)         0.105    -0.115    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[23]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.431ns (78.189%)  route 0.120ns (21.811%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.608    -0.571    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/clk_out1
    SLICE_X97Y99         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]/Q
                         net (fo=10, routed)          0.120    -0.311    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]
    SLICE_X97Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.114 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.001    -0.113    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[16]_i_1__5_n_0
    SLICE_X97Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.074 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    -0.074    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[20]_i_1__4_n_0
    SLICE_X97Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.020 r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[24]_i_1__4/O[0]
                         net (fo=1, routed)           0.000    -0.020    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[24]_i_1__4_n_7
    SLICE_X97Y101        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.964    -0.255    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/clk_out1
    SLICE_X97Y101        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[24]/C
                         clock pessimism              0.035    -0.220    
    SLICE_X97Y101        FDRE (Hold_fdre_C_D)         0.105    -0.115    design_1_i/z1top_draw_triangle_0/inst/down_cnt_reg/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg0/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.265ns (47.827%)  route 0.289ns (52.173%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.583    -0.596    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg0/clk_out1
    SLICE_X81Y96         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg0/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg0/q_reg[24]/Q
                         net (fo=4, routed)           0.289    -0.166    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg0/q_reg[31]_0[20]
    SLICE_X80Y102        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.042 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg0/q_reg[27]_i_1__10/O[1]
                         net (fo=1, routed)           0.000    -0.042    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/O33[25]
    SLICE_X80Y102        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.939    -0.280    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/clk_out1
    SLICE_X80Y102        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[25]/C
                         clock pessimism              0.035    -0.245    
    SLICE_X80Y102        FDRE (Hold_fdre_C_D)         0.105    -0.140    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg0/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.265ns (47.827%)  route 0.289ns (52.173%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.584    -0.595    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg0/clk_out1
    SLICE_X81Y97         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg0/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg0/q_reg[28]/Q
                         net (fo=4, routed)           0.289    -0.165    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg0/q_reg[31]_0[24]
    SLICE_X80Y103        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.041 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/x1_reg0/q_reg[31]_i_1__10/O[1]
                         net (fo=1, routed)           0.000    -0.041    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/O33[29]
    SLICE_X80Y103        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.938    -0.281    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/clk_out1
    SLICE_X80Y103        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[29]/C
                         clock pessimism              0.035    -0.246    
    SLICE_X80Y103        FDRE (Hold_fdre_C_D)         0.105    -0.141    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[29]
  -------------------------------------------------------------------
                         required time                          0.141    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg0/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.164ns (31.709%)  route 0.353ns (68.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.607    -0.572    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg0/clk_out1
    SLICE_X96Y94         FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg0/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg0/q_reg[13]/Q
                         net (fo=4, routed)           0.353    -0.055    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[31]_1[13]
    SLICE_X90Y101        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.963    -0.256    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/clk_out1
    SLICE_X90Y101        FDRE                                         r  design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[13]/C
                         clock pessimism              0.035    -0.221    
    SLICE_X90Y101        FDRE (Hold_fdre_C_D)         0.063    -0.158    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/y2_reg1/q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         14.000      11.845     BUFGCTRL_X0Y16  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         14.000      12.751     PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         14.000      12.751     PLLE2_ADV_X1Y2  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         14.000      13.000     SLICE_X112Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         14.000      13.000     SLICE_X112Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         14.000      13.000     SLICE_X80Y103   design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[28]/C
Min Period        n/a     FDRE/C             n/a            1.000         14.000      13.000     SLICE_X80Y103   design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[29]/C
Min Period        n/a     FDRE/C             n/a            1.000         14.000      13.000     SLICE_X80Y96    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         14.000      13.000     SLICE_X80Y103   design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[30]/C
Min Period        n/a     FDRE/C             n/a            1.000         14.000      13.000     SLICE_X80Y103   design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[31]/C
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        14.000      38.633     PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       14.000      146.000    PLLE2_ADV_X1Y2  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            3.000         7.000       4.000      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            3.000         7.000       4.000      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X62Y88    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC0/q_reg[24]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X62Y88    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC0/q_reg[25]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X62Y88    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC0/q_reg[26]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X62Y88    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC0/q_reg[27]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X88Y79    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X88Y79    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X88Y79    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X88Y79    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/pixel_x_regC2/q_reg[19]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            3.000         7.000       4.000      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            3.000         7.000       4.000      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.000       6.500      SLICE_X112Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         7.000       6.500      SLICE_X112Y46   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X80Y103   design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[28]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X80Y103   design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[29]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X80Y103   design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[30]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X80Y103   design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dx0_reg1/q_reg[31]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X67Y93    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dy0_reg1/q_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.000       6.500      SLICE_X67Y93    design_1_i/z1top_draw_triangle_0/inst/draw_triangle/inside_test/dy0_reg1/q_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         14.000      12.751     PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         14.000      12.751     PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        14.000      38.633     PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       14.000      146.000    PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         14.000      11.845     BUFGCTRL_X0Y0   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y128   design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y127   design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y126   design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y125   design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y130   design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y129   design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y122   design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         14.000      12.333     OLOGIC_X1Y121   design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         14.000      12.751     PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       14.000      146.000    PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.400 }
Period(ns):         2.800
Sources:            { design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.800       0.645      BUFGCTRL_X0Y1   design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y128   design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y127   design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y126   design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y125   design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y130   design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y129   design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y122   design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.800       1.133      OLOGIC_X1Y121   design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.800       1.551      PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.800       157.200    PLLE2_ADV_X1Y0  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        7.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 0.518ns (5.735%)  route 8.515ns (94.265%))
  Logic Levels:           0  
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 15.672 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        2.045    -2.179    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.518    -1.661 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           8.515     6.853    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.634    11.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    15.672    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    15.135    
                         clock uncertainty           -0.217    14.917    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    14.292    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                  7.439    

Slack (MET) :             8.744ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.728ns  (logic 0.518ns (6.703%)  route 7.210ns (93.297%))
  Logic Levels:           0  
  Clock Path Skew:        3.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 15.672 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.179ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        2.045    -2.179    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.518    -1.661 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           7.210     5.549    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.634    11.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    15.672    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    15.135    
                         clock uncertainty           -0.217    14.917    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    14.292    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                          -5.549    
  -------------------------------------------------------------------
                         slack                                  8.744    

Slack (MET) :             8.882ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.192ns  (logic 0.419ns (5.826%)  route 6.773ns (94.174%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 15.672 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.181ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        2.043    -2.181    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419    -1.762 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.773     5.011    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.634    11.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    15.672    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    15.135    
                         clock uncertainty           -0.217    14.917    
    OLOGIC_X1Y130        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.893    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.893    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  8.882    

Slack (MET) :             9.021ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.054ns  (logic 0.419ns (5.940%)  route 6.635ns (94.060%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 15.672 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.181ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        2.043    -2.181    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419    -1.762 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.635     4.873    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y129        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.634    11.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831    15.672    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y129        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.538    15.135    
                         clock uncertainty           -0.217    14.917    
    OLOGIC_X1Y129        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.893    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.893    
                         arrival time                          -4.873    
  -------------------------------------------------------------------
                         slack                                  9.021    

Slack (MET) :             9.168ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.906ns  (logic 0.419ns (6.067%)  route 6.487ns (93.933%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 15.671 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.181ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        2.043    -2.181    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419    -1.762 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.487     4.724    design_1_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y128        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.634    11.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.671    design_1_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y128        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    15.134    
                         clock uncertainty           -0.217    14.916    
    OLOGIC_X1Y128        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.892    design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                          -4.724    
  -------------------------------------------------------------------
                         slack                                  9.168    

Slack (MET) :             9.316ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.757ns  (logic 0.419ns (6.201%)  route 6.338ns (93.799%))
  Logic Levels:           0  
  Clock Path Skew:        3.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 15.671 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.181ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        2.043    -2.181    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419    -1.762 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.338     4.576    design_1_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y127        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.634    11.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.829    15.671    design_1_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y127        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.538    15.134    
                         clock uncertainty           -0.217    14.916    
    OLOGIC_X1Y127        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.892    design_1_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  9.316    

Slack (MET) :             9.320ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.157ns  (logic 0.456ns (6.372%)  route 6.701ns (93.628%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 15.669 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        2.037    -2.187    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y125       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDSE (Prop_fdse_C_Q)         0.456    -1.731 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           6.701     4.969    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.634    11.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.669    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    15.132    
                         clock uncertainty           -0.217    14.914    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    14.289    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  9.320    

Slack (MET) :             9.440ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 0.419ns (6.106%)  route 6.444ns (93.894%))
  Logic Levels:           0  
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 15.669 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.185ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        2.039    -2.185    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDSE (Prop_fdse_C_Q)         0.419    -1.766 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           6.444     4.677    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.634    11.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.669    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.538    15.132    
                         clock uncertainty           -0.217    14.914    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.797    14.117    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                          -4.677    
  -------------------------------------------------------------------
                         slack                                  9.440    

Slack (MET) :             9.463ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 0.419ns (6.340%)  route 6.190ns (93.660%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 15.669 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.181ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        2.043    -2.181    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419    -1.762 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.190     4.428    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.634    11.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.669    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.538    15.132    
                         clock uncertainty           -0.217    14.914    
    OLOGIC_X1Y126        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.890    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  9.463    

Slack (MET) :             9.611ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (PixelClkIO rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.461ns  (logic 0.419ns (6.485%)  route 6.042ns (93.515%))
  Logic Levels:           0  
  Clock Path Skew:        3.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 15.669 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.181ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        2.043    -2.181    design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y121       FDPE                                         r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y121       FDPE (Prop_fdpe_C_Q)         0.419    -1.762 r  design_1_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.042     4.280    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.634    11.948    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.031 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    13.751    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.842 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    15.669    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.538    15.132    
                         clock uncertainty           -0.217    14.914    
    OLOGIC_X1Y125        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    13.890    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.890    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                  9.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.367ns (8.458%)  route 3.972ns (91.542%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.846    -1.841    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.367    -1.474 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           3.972     2.498    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.831    -2.393    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.305 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883    -0.422    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.321 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     1.745    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.538     2.283    
                         clock uncertainty            0.217     2.500    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063     2.437    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.418ns (9.451%)  route 4.005ns (90.549%))
  Logic Levels:           0  
  Clock Path Skew:        4.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    -1.842ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.845    -1.842    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.418    -1.424 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.005     2.581    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.831    -2.393    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.305 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883    -0.422    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.321 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.064     1.743    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.538     2.281    
                         clock uncertainty            0.217     2.498    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     2.435    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.337ns (7.815%)  route 3.975ns (92.184%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.846    -1.841    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.337    -1.504 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           3.975     2.471    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.831    -2.393    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.305 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883    -0.422    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.321 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     1.745    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.538     2.283    
                         clock uncertainty            0.217     2.500    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.202     2.298    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.164ns (7.353%)  route 2.066ns (92.647%))
  Logic Levels:           0  
  Clock Path Skew:        1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.710    -0.469    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y130       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDSE (Prop_fdse_C_Q)         0.164    -0.305 r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.066     1.761    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.869    -0.350    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.982     1.306    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y130        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.346    
                         clock uncertainty            0.217     1.563    
    OLOGIC_X1Y130        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.582    design_1_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 0.148ns (6.771%)  route 2.038ns (93.229%))
  Logic Levels:           0  
  Clock Path Skew:        1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.708    -0.471    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y121       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y121       FDSE (Prop_fdse_C_Q)         0.148    -0.323 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.038     1.715    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.869    -0.350    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.981     1.305    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.345    
                         clock uncertainty            0.217     1.562    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     1.528    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.164ns (7.300%)  route 2.083ns (92.700%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.706    -0.473    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.083     1.774    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.869    -0.350    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.304    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.344    
                         clock uncertainty            0.217     1.561    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.580    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.164ns (7.223%)  route 2.106ns (92.777%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.706    -0.473    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y126       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDSE (Prop_fdse_C_Q)         0.164    -0.309 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.106     1.797    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.869    -0.350    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.304    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.344    
                         clock uncertainty            0.217     1.561    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.580    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.367ns (8.158%)  route 4.131ns (91.842%))
  Logic Levels:           0  
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    -1.841ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -5.785 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    -3.778    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.687 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.846    -1.841    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y122       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDRE (Prop_fdre_C_Q)         0.367    -1.474 r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           4.131     2.658    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.831    -2.393    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.305 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883    -0.422    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -0.321 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.066     1.745    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y122        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.538     2.283    
                         clock uncertainty            0.217     2.500    
    OLOGIC_X1Y122        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                     -0.063     2.437    design_1_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.141ns (6.185%)  route 2.139ns (93.815%))
  Logic Levels:           0  
  Clock Path Skew:        1.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.706    -0.473    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y126       FDRE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.139     1.807    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.869    -0.350    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.304    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y126        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.040     1.344    
                         clock uncertainty            0.217     1.561    
    OLOGIC_X1Y126        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.580    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.141ns (6.151%)  route 2.151ns (93.849%))
  Logic Levels:           0  
  Clock Path Skew:        1.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.705    -0.474    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y125       FDSE                                         r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y125       FDSE (Prop_fdse_C_Q)         0.141    -0.333 r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.151     1.818    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.869    -0.350    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.297 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     0.295    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.324 r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.980     1.304    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y125        OSERDESE2                                    r  design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.040     1.344    
                         clock uncertainty            0.217     1.561    
    OLOGIC_X1Y125        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.580    design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.238    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.548ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 12.017 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.882    -2.342    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478    -1.864 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -1.521    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDPE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.703    12.017    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.383    11.634    
                         clock uncertainty           -0.075    11.559    
    SLICE_X112Y47        FDPE (Recov_fdpe_C_PRE)     -0.532    11.027    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         11.027    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                 12.548    

Slack (MET) :             12.548ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 12.017 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.882    -2.342    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478    -1.864 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -1.521    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.703    12.017    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.383    11.634    
                         clock uncertainty           -0.075    11.559    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.532    11.027    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.027    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                 12.548    

Slack (MET) :             12.590ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 12.017 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.882    -2.342    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478    -1.864 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -1.521    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.703    12.017    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.383    11.634    
                         clock uncertainty           -0.075    11.559    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.490    11.069    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         11.069    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                 12.590    

Slack (MET) :             12.590ns  (required time - arrival time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@14.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 12.017 - 14.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.882    -2.342    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.478    -1.864 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343    -1.521    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     14.000    14.000 r  
    H16                                               0.000    14.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000    14.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.380    15.380 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    16.561    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346     8.215 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    10.222    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.313 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        1.703    12.017    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.383    11.634    
                         clock uncertainty           -0.075    11.559    
    SLICE_X112Y47        FDCE (Recov_fdce_C_CLR)     -0.490    11.069    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         11.069    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                 12.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.642    -0.538    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148    -0.390 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.271    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.914    -0.305    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.216    -0.521    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120    -0.641    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.642    -0.538    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148    -0.390 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.271    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.914    -0.305    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.216    -0.521    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120    -0.641    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.642    -0.538    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148    -0.390 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.271    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDCE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.914    -0.305    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDCE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.216    -0.521    
    SLICE_X112Y47        FDCE (Remov_fdce_C_CLR)     -0.120    -0.641    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.642    -0.538    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X112Y46        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDPE (Prop_fdpe_C_Q)         0.148    -0.390 f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.119    -0.271    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X112Y47        FDPE                                         f  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_in1_design_1_clk_wiz_0_1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  design_1_i/z1top_draw_triangle_0/inst/clk_wiz/clkout1_buf/O
                         net (fo=1584, routed)        0.914    -0.305    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X112Y47        FDPE                                         r  design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.216    -0.521    
    SLICE_X112Y47        FDPE (Remov_fdpe_C_PRE)     -0.124    -0.645    design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.374    





