/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  reg [7:0] _02_;
  reg [18:0] _03_;
  wire [19:0] _04_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [18:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = celloutsig_0_3z ? celloutsig_0_20z : celloutsig_0_10z;
  assign celloutsig_0_3z = celloutsig_0_1z[3] ? in_data[90] : celloutsig_0_1z[11];
  assign celloutsig_1_3z = celloutsig_1_1z[7] ? celloutsig_1_1z[4] : celloutsig_1_1z[6];
  assign celloutsig_0_6z = celloutsig_0_4z ? celloutsig_0_0z[1] : celloutsig_0_2z;
  assign celloutsig_1_12z = celloutsig_1_2z[3] ? celloutsig_1_3z : celloutsig_1_6z;
  assign celloutsig_0_11z = celloutsig_0_2z ? celloutsig_0_10z : celloutsig_0_9z;
  assign celloutsig_0_12z = celloutsig_0_9z ? celloutsig_0_10z : in_data[11];
  assign celloutsig_0_13z = celloutsig_0_9z ? celloutsig_0_6z : celloutsig_0_8z[0];
  assign celloutsig_0_15z = celloutsig_0_12z ? celloutsig_0_11z : celloutsig_0_5z;
  assign celloutsig_0_2z = celloutsig_0_1z[2] ? in_data[57] : in_data[60];
  assign celloutsig_0_21z = celloutsig_0_18z ? in_data[87] : celloutsig_0_14z[16];
  assign celloutsig_0_35z = celloutsig_0_15z | celloutsig_0_14z[7];
  assign celloutsig_0_5z = in_data[8] | celloutsig_0_0z[0];
  assign celloutsig_1_5z = celloutsig_1_1z[4] | celloutsig_1_3z;
  assign celloutsig_1_9z = celloutsig_1_8z[2] | celloutsig_1_3z;
  assign celloutsig_1_17z = celloutsig_1_16z | celloutsig_1_9z;
  assign celloutsig_0_10z = celloutsig_0_5z | celloutsig_0_0z[2];
  assign celloutsig_0_18z = celloutsig_0_10z | celloutsig_0_14z[11];
  assign celloutsig_0_20z = celloutsig_0_1z[8] | celloutsig_0_3z;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _02_ <= 8'h00;
    else _02_ <= { _01_[7:5], _00_, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_30z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _03_ <= 19'h00000;
    else _03_ <= { celloutsig_0_19z, celloutsig_0_4z };
  reg [19:0] _26_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _26_ <= 20'h00000;
    else _26_ <= { in_data[26], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_16z };
  assign { _04_[19:10], _01_[7:5], _00_, _04_[5:0] } = _26_;
  assign celloutsig_1_1z = celloutsig_1_0z & celloutsig_1_0z;
  assign celloutsig_0_7z = celloutsig_0_0z[2:0] & celloutsig_0_0z[4:2];
  assign celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_12z } & in_data[110:100];
  assign celloutsig_0_8z = { celloutsig_0_0z[2:1], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z } & { celloutsig_0_1z[7:4], celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z } & { celloutsig_0_7z[2:1], celloutsig_0_3z };
  assign celloutsig_0_19z = { in_data[30:27], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_13z } & { celloutsig_0_14z[18:11], celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_0z = in_data[70:66] % { 1'h1, in_data[15:12] };
  assign celloutsig_1_0z = in_data[115:106] % { 1'h1, in_data[126:118] };
  assign celloutsig_1_2z = celloutsig_1_1z[9:3] % { 1'h1, in_data[126:121] };
  assign celloutsig_0_1z = { in_data[85:83], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[79:68] };
  assign celloutsig_0_14z = { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_12z } % { 1'h1, celloutsig_0_7z[0], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z, in_data[0] };
  assign celloutsig_0_23z = { celloutsig_0_8z[4:2], celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_21z } % { 1'h1, celloutsig_0_7z[1:0], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_20z };
  assign celloutsig_1_4z = | in_data[133:123];
  assign celloutsig_1_19z = | { celloutsig_1_18z[2:1], celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_17z, celloutsig_1_13z };
  assign celloutsig_0_4z = celloutsig_0_1z[12] & celloutsig_0_0z[0];
  assign celloutsig_0_59z = in_data[65] & _03_[3];
  assign celloutsig_0_60z = celloutsig_0_35z & _02_[2];
  assign celloutsig_1_6z = celloutsig_1_4z & celloutsig_1_0z[2];
  assign celloutsig_1_10z = in_data[100] & celloutsig_1_1z[3];
  assign celloutsig_1_13z = celloutsig_1_10z & celloutsig_1_12z;
  assign celloutsig_1_15z = in_data[137] & celloutsig_1_2z[4];
  assign celloutsig_1_16z = in_data[184] & celloutsig_1_6z;
  assign celloutsig_0_9z = celloutsig_0_0z[0] & celloutsig_0_3z;
  assign celloutsig_0_17z = celloutsig_0_7z[1] & celloutsig_0_0z[3];
  always_latch
    if (clkin_data[32]) celloutsig_1_8z = 14'h0000;
    else if (clkin_data[96]) celloutsig_1_8z = { celloutsig_1_0z[2:0], celloutsig_1_5z, celloutsig_1_1z };
  assign _01_[4:0] = { _00_, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_30z };
  assign _04_[9:6] = { _01_[7:5], _00_ };
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
