Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Liu, T., Dumpala, N.K., Tessier, R.","Hybrid hard nocs for efficient FPGA communication",2017,"Proceedings of the 2016 International Conference on Field-Programmable Technology, FPT 2016",,, 7929522,"157","164",,,10.1109/FPT.2016.7929522,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85021427156&doi=10.1109%2fFPT.2016.7929522&partnerID=40&md5=f08339122ea65df1e67d3822cbddbbe1",Conference Paper,Scopus,2-s2.0-85021427156
"Vyas, S., Dumpala, N.K., Tessier, R., Holcomb, D.E.","Improving the efficiency of PUF-based key generation in FPGAs using variation-aware placement",2016,"FPL 2016 - 26th International Conference on Field-Programmable Logic and Applications",,, 7577307,"","",,,10.1109/FPL.2016.7577307,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994841506&doi=10.1109%2fFPL.2016.7577307&partnerID=40&md5=2b73d283e23fe1d469cd9f8a76c4d1b7",Conference Paper,Scopus,2-s2.0-84994841506
"Huriaux, C., Sentieys, O., Tessier, R.","Effects of I/O routing through column interfaces in embedded FPGA fabrics",2016,"FPL 2016 - 26th International Conference on Field-Programmable Logic and Applications",,, 7577376,"","",,,10.1109/FPL.2016.7577376,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994893826&doi=10.1109%2fFPL.2016.7577376&partnerID=40&md5=7ac886850053af228a26cf5285386004",Conference Paper,Scopus,2-s2.0-84994893826
"Hu, K., Chandrikakutty, H.K., Goodman, Z., Tessier, R., Wolf, T.","Dynamic hardware monitors for network processor protection",2016,"IEEE Transactions on Computers","65","3", 7110561,"860","872",,,10.1109/TC.2015.2435750,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962129537&doi=10.1109%2fTC.2015.2435750&partnerID=40&md5=bc8a82c4a91fe76ff24e3d3600b791ab",Article,Scopus,2-s2.0-84962129537
"Wolf, T., Chandrikakutty, H.K., Hu, K., Unnikrishnan, D., Tessier, R.","Securing Network Processors with High-Performance Hardware Monitors",2015,"IEEE Transactions on Dependable and Secure Computing","12","6", 6964801,"652","664",,,10.1109/TDSC.2014.2373378,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959274270&doi=10.1109%2fTDSC.2014.2373378&partnerID=40&md5=c0faca81210d706c5a92bec09f7e51d7",Article,Scopus,2-s2.0-84959274270
"Liu, X., Thomas, T., Boguslawski, A., Tessier, R.","Adaptive MRAM-based CGRAs",2015,"25th International Conference on Field Programmable Logic and Applications, FPL 2015",,, 7293984,"","",,,10.1109/FPL.2015.7293984,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962393965&doi=10.1109%2fFPL.2015.7293984&partnerID=40&md5=329711e8e914caf5b3b5e44d31b7990f",Conference Paper,Scopus,2-s2.0-84962393965
"Thomas, T., Pouraghily, A., Hu, K., Tessier, R., Wolf, T.","Multi-task support for security-enabled embedded processors",2015,"Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors","2015-September",, 7245721,"136","143",,,10.1109/ASAP.2015.7245721,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955605456&doi=10.1109%2fASAP.2015.7245721&partnerID=40&md5=bd8b669bbfe6ae1a600aae4febbaaead",Conference Paper,Scopus,2-s2.0-84955605456
"Lu, S., Tessier, R., Burleson, W.","Reinforcement learning for thermal-aware many-core task allocation",2015,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI","20-22-May-2015",,,"379","384",,1,10.1145/2742060.2742078,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84955516675&doi=10.1145%2f2742060.2742078&partnerID=40&md5=66abacc775a84187edc3ac639e0b6059",Conference Paper,Scopus,2-s2.0-84955516675
"Tessier, R., Pocek, K., DeHon, A.","Reconfigurable computing architectures",2015,"Proceedings of the IEEE","103","3", 7086414,"332","354",,26,10.1109/JPROC.2014.2386883,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928344439&doi=10.1109%2fJPROC.2014.2386883&partnerID=40&md5=3e672d111fbc96f74653adeee7eda8dd",Article,Scopus,2-s2.0-84928344439
"Swierczynski, P., Fyrbiak, M., Paar, C., Huriaux, C., Tessier, R.","Protecting against cryptographic Trojans in FPGAS",2015,"Proceedings - 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2015",,, 7160059,"151","154",,1,10.1109/FCCM.2015.55,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84943394844&doi=10.1109%2fFCCM.2015.55&partnerID=40&md5=3ef34b298e5c2c9c04dfd8567363ac79",Conference Paper,Scopus,2-s2.0-84943394844
"Kainth, M., Krishnan, L., Narayana, C., Virupaksha, S.G., Tessier, R.","Hardware-assisted code obfuscation for FPGA soft microprocessors",2015,"Proceedings -Design, Automation and Test in Europe, DATE","2015-April",, 7092370,"127","132",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945947580&partnerID=40&md5=221e62e2f39af9ac1f59a4f46e05350f",Conference Paper,Scopus,2-s2.0-84945947580
"Huriaux, C., Sentieys, O., Tessier, R.","FPGA architecture support for heterogeneous, relocatable partial bitstreams",2014,"Conference Digest - 24th International Conference on Field Programmable Logic and Applications, FPL 2014",,, 6927494,"","",,2,10.1109/FPL.2014.6927494,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84911092080&doi=10.1109%2fFPL.2014.6927494&partnerID=40&md5=16fb07ca1149ba12867d07cf39e7599d",Conference Paper,Scopus,2-s2.0-84911092080
"Zhao, J., Lu, S., Burleson, W., Tessier, R.","A broadcast-enabled sensing system for embedded multi-core processors",2014,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI",,, 6903358,"190","195",,1,10.1109/ISVLSI.2014.18,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84908221856&doi=10.1109%2fISVLSI.2014.18&partnerID=40&md5=ee04eeba4562f7e64acc692b79319fd1",Conference Paper,Scopus,2-s2.0-84908221856
"Huriaux, C., Sentieys, O., Tessier, R.","FPGA architecture enhancements to support heterogeneous partially reconfigurable regions",2014,"Proceedings - 2014 IEEE 22nd International Symposium on Field-Programmable Custom Computing Machines, FCCM 2014",,, 6861579,"30","",,1,10.1109/FCCM.2014.17,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84912533381&doi=10.1109%2fFCCM.2014.17&partnerID=40&md5=80ca1e594a4f5151a15d57780b1aa445",Conference Paper,Scopus,2-s2.0-84912533381
"Lu, S., Tessier, R., Burleson, W.","Dynamic on-chip thermal sensor calibration using performance counters",2014,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","33","6", 6817679,"853","866",,2,10.1109/TCAD.2014.2302384,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84901369433&doi=10.1109%2fTCAD.2014.2302384&partnerID=40&md5=b1cce6f8ad30b7fe6d4d9dbb06d3cf2b",Article,Scopus,2-s2.0-84901369433
"Hu, K., Wolf, T., Teixeira, T., Tessier, R.","System-level security for network processors with hardware monitors",2014,"Proceedings - Design Automation Conference",,, 2593226,"","",,7,10.1145/2593069.2593226,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903163391&doi=10.1145%2f2593069.2593226&partnerID=40&md5=10b0d8fea7ab7b52247360f3a669d76e",Conference Paper,Scopus,2-s2.0-84903163391
"Andryc, K., Merchant, M., Tessier, R.","FlexGrip: A soft GPGPU for FPGAs",2013,"FPT 2013 - Proceedings of the 2013 International Conference on Field Programmable Technology",,, 6718358,"230","237",,17,10.1109/FPT.2013.6718358,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894143981&doi=10.1109%2fFPT.2013.6718358&partnerID=40&md5=2aadd3a1bad4bd2a178c8d09956d2991",Conference Paper,Scopus,2-s2.0-84894143981
"Gorman, C., Siqueira, P., Tessier, R.","An open-source SATA core for Virtex-4 FPGAs",2013,"FPT 2013 - Proceedings of the 2013 International Conference on Field Programmable Technology",,, 6718413,"454","457",,3,10.1109/FPT.2013.6718413,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894173007&doi=10.1109%2fFPT.2013.6718413&partnerID=40&md5=868cb0fe5107b030d011d663c7fc5cbb",Conference Paper,Scopus,2-s2.0-84894173007
"Unnikrishnan, D., Virupaksha, S.G., Krishnan, L., Gao, L., Tessier, R.","Accelerating iterative algorithms with asynchronous accumulative updates on FPGAs",2013,"FPT 2013 - Proceedings of the 2013 International Conference on Field Programmable Technology",,, 6718332,"66","73",,1,10.1109/FPT.2013.6718332,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894137810&doi=10.1109%2fFPT.2013.6718332&partnerID=40&md5=232deca3447a13afc62f8b9be86673cd",Conference Paper,Scopus,2-s2.0-84894137810
"Unnikrishnan, D., Vadlamani, R., Liao, Y., Crenne, J., Gao, L., Tessier, R.","Reconfigurable data planes for scalable network virtualization",2013,"IEEE Transactions on Computers","62","12", 6226365,"2476","2488",,8,10.1109/TC.2012.155,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84887942082&doi=10.1109%2fTC.2012.155&partnerID=40&md5=6bc111a77b6aee18c220de7416c7c0c2",Article,Scopus,2-s2.0-84887942082
"Zhao, J., Lu, S., Burleson, W., Tessier, R.","Run-time probabilistic detection of miscalibrated thermal sensors in many-core systems",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513731,"1395","1398",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885602337&partnerID=40&md5=35d84e9091f2ea54c9e2b84fac72d1c2",Conference Paper,Scopus,2-s2.0-84885602337
"Gomez-Prado, D., Ciesielski, M., Tessier, R.","FPGA latency optimization using system-level transformations and DFG restructuring",2013,"Proceedings -Design, Automation and Test in Europe, DATE",,, 6513762,"1553","1558",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84885673453&partnerID=40&md5=1798f5659b85b6050db0bcf9c5c3a2c9",Conference Paper,Scopus,2-s2.0-84885673453
"Chandrikakutty, H., Unnikrishnan, D., Tessier, R., Wolf, T.","High-performance hardware monitors to protect network processors from data plane attacks",2013,"Proceedings - Design Automation Conference",,, 80,"","",,6,10.1145/2463209.2488832,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879868227&doi=10.1145%2f2463209.2488832&partnerID=40&md5=06e8f2ed3dd3cf4f7b5a0317cb281b7f",Conference Paper,Scopus,2-s2.0-84879868227
"Lu, S., Siqueira, P., Vijayendra, V., Chandrikakutty, H., Tessier, R.","Real-time differential signal phase estimation for space-based systems using FPGAs",2013,"IEEE Transactions on Aerospace and Electronic Systems","49","2", 6494407,"1192","1209",,1,10.1109/TAES.2013.6494407,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84876133024&doi=10.1109%2fTAES.2013.6494407&partnerID=40&md5=1f96e8771998605682572b8e1d0d3cec",Article,Scopus,2-s2.0-84876133024
"Crenne, J., Vaslin, R., Gogniat, G., Diguet, J.-P., Tessier, R., Unnikrishnan, D.","Configurable memory security in embedded systems",2013,"Transactions on Embedded Computing Systems","12","3", 71,"","",,4,10.1145/2442116.2442121,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84878515206&doi=10.1145%2f2442116.2442121&partnerID=40&md5=bc6cd9f90052ea6c9ce72b90413561ad",Article,Scopus,2-s2.0-84878515206
"Hu, K., Chandrikakutty, H., Tessier, R., Wolf, T.","Scalable hardware monitors to protect network processors from data plane attacks",2013,"2013 IEEE Conference on Communications and Network Security, CNS 2013",,, 6682721,"314","322",,5,10.1109/CNS.2013.6682721,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893565756&doi=10.1109%2fCNS.2013.6682721&partnerID=40&md5=3caba14456597611db3fe9389be507e4",Conference Paper,Scopus,2-s2.0-84893565756
"Hanay, Y.S., Li, W., Tessier, R., Wolf, T.","Saving energy and improving TCP throughput with rate adaptation in Ethernet",2012,"IEEE International Conference on Communications",,, 6364655,"1249","1254",,9,10.1109/ICC.2012.6364655,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871976979&doi=10.1109%2fICC.2012.6364655&partnerID=40&md5=672c35ab3392e6675b27857919c316b2",Conference Paper,Scopus,2-s2.0-84871976979
"Lu, S., Tessier, R., Burleson, W.","Collaborative calibration of on-chip thermal sensors using performance counters",2012,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 6386583,"15","22",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84872362260&partnerID=40&md5=b96224599c1d3f668c3a3e836d83e6ae",Conference Paper,Scopus,2-s2.0-84872362260
"Zhao, J., Tessier, R., Burleson, W.","Distributed sensor data processing for many-cores",2012,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"159","164",,,10.1145/2206781.2206821,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84861180197&doi=10.1145%2f2206781.2206821&partnerID=40&md5=b63cfd1f2be59388dbb0b057cf41f13e",Conference Paper,Scopus,2-s2.0-84861180197
"Bovée, B., Nekoui, M., Pishro-Nik, H., Tessier, R.","Evaluation of the universal geocast scheme for VANETs",2011,"IEEE Vehicular Technology Conference",,, 6092851,"","",,3,10.1109/VETECF.2011.6092851,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83755205276&doi=10.1109%2fVETECF.2011.6092851&partnerID=40&md5=4e82e01c2066849073b47d4789fc156c",Conference Paper,Scopus,2-s2.0-83755205276
"Becker, J., Benoit, P., Cumplido, R., Prasanna, V.K., Vaidyanathan, R., Hartenstein, R., Areibi, S., Bampi, S., Bergmann, N., Brebner, G., Buechner, T., Cadenas, O., Campi, F., Carro, L., Chen, N., Cheung, P.Y.K., Dandekar, O., Diessel, O., Jean-Philippe, Diniz, P., Donlin, A., Elgindy, H., Fahmy, S., Glesner, M., Gogniat, G., Gu, Y., Guccione, S., Hariyama, M., Heinkel, U., Herkersdorf, A., Hochberger, C., Hollstein, T., Heubner, M., Jones, A., Katkoori, S., Koch, A., Kress, R., Krupnova, H., Lagadec, L., Lauwereins, R., Leong, P., Lysaght, P., Marnane, L., Mesquita, D., Moraes, F., Moreno, M., Morra, C., Morris, J., Mukherjee, A., Nakano, K., Nunez-Yanez, J., Ors, B., Ou, J., Pardo, F., Parthasarathi, R., Patterson, C., Paulsson, K., Pionteck, T., Platzner, M., Pottier, B., Reis, R., Santambrogio, M., Sass, R., Sassatelli, G., Schaumont, P., Schmeck, H., Sezer, S., Smit, G., So, H., Sutter, G., Tanougast, C., Teich, J., Tessier, R., Thomas, D., Torres, L., Trahan, J., Torresen, J., Valderrama, C., Vanderbauwhede, W., Vasilko, M., Veale, B., Vorbach, M., Waldschmidt, K., Wehn, N.","Introduction",2011,"IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum",,, 6008827,"125","",,,10.1109/IPDPS.2011.396,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83455253814&doi=10.1109%2fIPDPS.2011.396&partnerID=40&md5=49ab0deefb2db1edc3304c65c4f46640",Editorial,Scopus,2-s2.0-83455253814
"Crenne, J., Cotret, P., Gogniat, G., Tessier, R., Diguet, J.-P.","Efficient key-dependent message authentication in reconfigurable hardware",2011,"2011 International Conference on Field-Programmable Technology, FPT 2011",,, 6132722,"","",,12,10.1109/FPT.2011.6132722,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857198855&doi=10.1109%2fFPT.2011.6132722&partnerID=40&md5=c35d5d92f18325d89b869230446e95a7",Conference Paper,Scopus,2-s2.0-84857198855
"Knapp, E.J., Salazar, J., Medina, R.H., Krishnamurthy, A., Tessier, R.","Phase-Tilt Radar antenna array",2011,"European Microwave Week 2011: ""Wave to the Future"", EuMW 2011, Conference Proceedings - 41st European Microwave Conference, EuMC 2011",,, 6101955,"1055","1058",,10,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855769217&partnerID=40&md5=f7be2c49b603a65dd45becf22c92a38c",Conference Paper,Scopus,2-s2.0-84855769217
"Unnikrishnan, D., Lu, J., Gao, L., Tessier, R.","ReClick - A modular dataplane design framework for FPGA-based network virtualization",2011,"Proceedings - 2011 7th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, ANCS 2011",,, 6062727,"145","155",,4,10.1109/ANCS.2011.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-81255129001&doi=10.1109%2fANCS.2011.31&partnerID=40&md5=70aedb29a7853054145cbfd47315cb0e",Conference Paper,Scopus,2-s2.0-81255129001
"Seguin, E., Tessier, R., Knapp, E., Jackson, R.W.","A dynamically-reconfigurable phased array radar processing system",2011,"Proceedings - 21st International Conference on Field Programmable Logic and Applications, FPL 2011",,, 6044825,"258","263",,5,10.1109/FPL.2011.52,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80455132131&doi=10.1109%2fFPL.2011.52&partnerID=40&md5=61b43bede37fec7cc8986e637c8d25ee",Conference Paper,Scopus,2-s2.0-80455132131
"Todd, M., Burleson, W., Tessier, R.","The design and assessment of a secure passive RFID sensor system",2011,"2011 IEEE 9th International New Circuits and Systems Conference, NEWCAS 2011",,, 5981327,"494","497",,2,10.1109/NEWCAS.2011.5981327,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052547532&doi=10.1109%2fNEWCAS.2011.5981327&partnerID=40&md5=e6acadc6c240448e6020d6a6bc1bd1e2",Conference Paper,Scopus,2-s2.0-80052547532
"Vijayendra, V., Siqueira, P., Chandrikakutty, H., Krishnamurthy, A., Tessier, R.","Real-time estimates of differential signal phase for spaceborne systems using FPGAs",2011,"Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2011",,, 5963925,"121","128",,1,10.1109/AHS.2011.5963925,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052104281&doi=10.1109%2fAHS.2011.5963925&partnerID=40&md5=a8d91142a290afa44e6c883b03b7b925",Conference Paper,Scopus,2-s2.0-80052104281
"Zhao, J., Madduri, S., Vadlamani, R., Burleson, W., Tessier, R.","A dedicated monitoring infrastructure for multicore processors",2011,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","19","6", 5439943,"1011","1022",,15,10.1109/TVLSI.2010.2043964,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857372068&doi=10.1109%2fTVLSI.2010.2043964&partnerID=40&md5=f6c55d6815021f44e33f3b2f1a714286",Article,Scopus,2-s2.0-84857372068
"Wolf, T., Tessier, R., Prabhu, G.","Securing the data path of next-generation router systems",2011,"Computer Communications","34","4",,"598","606",,2,10.1016/j.comcom.2010.03.019,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79151479496&doi=10.1016%2fj.comcom.2010.03.019&partnerID=40&md5=65152b2e467bd5d58f0fa0090b1cd379",Article,Scopus,2-s2.0-79151479496
"Yin, D., Unnikrishnan, D., Liao, Y., Gao, L., Tessier, R.","Customizing virtual networks with partial FPGA reconfiguration",2011,"Computer Communication Review","41","1",,"125","132",,14,10.1145/1925861.1925882,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79551529148&doi=10.1145%2f1925861.1925882&partnerID=40&md5=7b2a6030d4015f634ce869b55c444f60",Article,Scopus,2-s2.0-79551529148
"Yin, D., Unnikrishnan, D., Liao, Y., Gao, L., Tessier, R.","Customizing virtual networks with partial FPGA reconfiguration",2010,"Proceedings of the 2nd ACM SIGCOMM Workshop on Virtualized Infrastructure Systems and Architectures, VISA '10, Co-located with SIGCOMM 2010",,,,"57","64",,9,10.1145/1851399.1851410,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78649299568&doi=10.1145%2f1851399.1851410&partnerID=40&md5=d82e64e8b52745ab68f6644c70b3b911",Conference Paper,Scopus,2-s2.0-78649299568
"Zhao, J., Datta, B., Burleson, W., Tessier, R.","Thermal-aware voltage droop compensation for multi-core architectures",2010,"Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI",,,,"335","340",,6,10.1145/1785481.1785558,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954510740&doi=10.1145%2f1785481.1785558&partnerID=40&md5=10ab52a1cf75aec71309d564dfa7eba6",Conference Paper,Scopus,2-s2.0-77954510740
"Sass, R., Tessier, R.","Message from the general chairs: FCCM 2010",2010,"Proceedings - IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2010",,, 5474174,"","",,,10.1109/FCCM.2010.5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77954249116&doi=10.1109%2fFCCM.2010.5&partnerID=40&md5=91fd289bb54776aee1a5d2f7322588fe",Editorial,Scopus,2-s2.0-77954249116
"Vadlamani, R., Zhao, J., Burleson, W., Tessier, R.","Multicore soft error rate stabilization using adaptive dual modular redundancy",2010,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5457242,"27","32",,36,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77953085265&partnerID=40&md5=0d162a3cd84ce285801be1fc98fa3916",Conference Paper,Scopus,2-s2.0-77953085265
"Unnikrishnan, D., Vadlamani, R., Liao, Y., Dwaraki, A., Crenne, J., Gao, L., Tessier, R.","Scalable network virtualization using FPGAs",2010,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"219","228",,39,10.1145/1723112.1723150,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951546497&doi=10.1145%2f1723112.1723150&partnerID=40&md5=9a759c8c08c48d63d3e99f8d805bf9c0",Conference Paper,Scopus,2-s2.0-77951546497
"Wolf, T., Tessier, R.","Design of a secure router system for next-generation networks",2009,"NSS 2009 - Network and System Security",,, 5318987,"52","59",,2,10.1109/NSS.2009.70,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-72849118080&doi=10.1109%2fNSS.2009.70&partnerID=40&md5=0a9c670098b1eed7d56123c6ad40f6d9",Conference Paper,Scopus,2-s2.0-72849118080
"Unnikrishnan, D., Zhao, J., Tessier, R.","Application-specific customization and scalability of soft multiprocessors",2009,"Proceedings - IEEE Symposium on Field Programmable Custom Computing Machines, FCCM 2009",,, 5290942,"123","130",,10,10.1109/FCCM.2009.41,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-74349096440&doi=10.1109%2fFCCM.2009.41&partnerID=40&md5=0717237630b201062cfcbbb50b903709",Conference Paper,Scopus,2-s2.0-74349096440
"Andryc, K., Tessier, R., Kelly, P.","An interactive approach to timing accurate PCI-X simulation",2009,"Proceedings of the International Workshop on Rapid System Prototyping",,, 5158517,"181","187",,2,10.1109/RSP.2009.9,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350697868&doi=10.1109%2fRSP.2009.9&partnerID=40&md5=6b92cd54c968521104c2a28574e39094",Conference Paper,Scopus,2-s2.0-70350697868
"Madduri, S., Vadlamani, R., Burleson, W., Tessier, R.","A monitor interconnect and support subsystem for multicore processors",2009,"Proceedings -Design, Automation and Test in Europe, DATE",,, 5090766,"761","766",,23,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350051184&partnerID=40&md5=f21c5de76f34de436e3bf47fb419af66",Conference Paper,Scopus,2-s2.0-70350051184
"Xu, W., Tessier, R.","Tetris-XL: A performance-driven spill reduction technique for embedded VLIW processors",2009,"Transactions on Architecture and Code Optimization","6","3", 11,"","",,,10.1145/1582710.1582713,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350100992&doi=10.1145%2f1582710.1582713&partnerID=40&md5=9a9a3342bb2eddc06f80b13d5cd15407",Article,Scopus,2-s2.0-70350100992
"Vaslin, R., Gogniat, G., Diguet, J.-P., Wanderley, E., Tessier, R., Burleson, W.","A security approach for off-chip memory in embedded microprocessor systems",2009,"Microprocessors and Microsystems","33","1",,"37","45",,8,10.1016/j.micpro.2008.08.008,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60049093240&doi=10.1016%2fj.micpro.2008.08.008&partnerID=40&md5=9d6940bc0b1de78180eade39c7a6127a",Article,Scopus,2-s2.0-60049093240
"Tessier, R.","Multi-FPGA Systems. Logic Emulation.",2008,"Reconfigurable Computing",,,,"637","669",,1,10.1016/B978-012370522-8.50039-X,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858208050&doi=10.1016%2fB978-012370522-8.50039-X&partnerID=40&md5=820d3b60b412b7ddfb02746ccef310b1",Book Chapter,Scopus,2-s2.0-84858208050
"Vaslin, R., Gogniat, G., Diguet, J.-P., Tessier, R., Unnikrishnan, D., Gaj, K.","Memory security management for reconfigurable embedded systems",2008,"Proceedings of the 2008 International Conference on Field-Programmable Technology, ICFPT 2008",,, 4762378,"153","160",,10,10.1109/FPT.2008.4762378,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-63049095629&doi=10.1109%2fFPT.2008.4762378&partnerID=40&md5=57c9286f4ce70265d60b9f52f36ea204",Conference Paper,Scopus,2-s2.0-63049095629
"Howland, D., Tessier, R.","RTL dynamic power optimization for FPGAs",2008,"Midwest Symposium on Circuits and Systems",,, 4616899,"714","717",,5,10.1109/MWSCAS.2008.4616899,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249158853&doi=10.1109%2fMWSCAS.2008.4616899&partnerID=40&md5=a112e20c696094ec7e7f30e15225b19f",Conference Paper,Scopus,2-s2.0-54249158853
"Kuon, I., Tessier, R., Rose, J.","FPGA architecture: Survey and challenges",2007,"Foundations and Trends in Electronic Design Automation","2","2",,"135","253",,142,10.1561/1000000005,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43149106723&doi=10.1561%2f1000000005&partnerID=40&md5=ed1b985acf909a7525f08b07387202ed",Review,Scopus,2-s2.0-43149106723
"Eisenbarth, T., G̈uneysu, T., Paar, C., Sadeghi, A.-R., Wolf, M., Tessier, R.","Establishing chain of trust in reconfigurable hardware",2007,"Proceedings 2007 IEEE Symposium on Field-Programme Custom Computing Machines, FCCM 2007",,, 4297269,"289","290",,4,10.1109/FCCM.2007.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349126771&doi=10.1109%2fFCCM.2007.23&partnerID=40&md5=dc41e67ce6dc02554e46ca76be6868a9",Conference Paper,Scopus,2-s2.0-47349126771
"Tinmaung, K.O., Howland, D., Tessier, R.","Power-aware FPGA logic synthesis using binary decision diagrams",2007,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,, 1216945,"148","155",,10,10.1145/1216919.1216945,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748814965&doi=10.1145%2f1216919.1216945&partnerID=40&md5=4f649632f345fc0cc8f0c6de1324daa3",Conference Paper,Scopus,2-s2.0-34748814965
"Xu, W., Tessier, R.","Tetris: A new register pressure control technique for VLIW processors",2007,"Proceedings of the ACM SIGPLAN Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES)",,,,"113","122",,5,10.1145/1254766.1254783,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547989826&doi=10.1145%2f1254766.1254783&partnerID=40&md5=e5e4fa810257df21454237ef4f49201d",Conference Paper,Scopus,2-s2.0-34547989826
"Xu, W., Tessier, R.","Tetris: A new register pressure control technique for VLIW processors",2007,"ACM SIGPLAN Notices","42","7",,"113","122",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650314358&partnerID=40&md5=1c8395b8d1fca292bb787680e278ae50",Article,Scopus,2-s2.0-67650314358
"Tessier, R., Betz, V., Neto, D., Egier, A., Gopalsamy, T.","Power-efficient RAM mapping algorithms for FPGA embedded memory blocks",2007,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","26","2",,"278","289",,18,10.1109/TCAD.2006.887924,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846563470&doi=10.1109%2fTCAD.2006.887924&partnerID=40&md5=027e4d1cdff8832c8bd267e78a125635",Conference Paper,Scopus,2-s2.0-33846563470
"Leeser, M., Hauck, S., Tessier, R.","Field-programmable gate arrays in embedded systems",2006,"Eurasip Journal on Embedded Systems","2006",, 51312,"","",,3,10.1155/ES/2006/51312,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751520322&doi=10.1155%2fES%2f2006%2f51312&partnerID=40&md5=877fe21d8ec5276b6e5b490b3521dcb0",Editorial,Scopus,2-s2.0-33751520322
"Atieno, L., Allen, J., Goeckel, D., Tessier, R.","An adaptive Reed-Solomon errors-and-erasures decoder",2006,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"150","158",,12,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745822105&partnerID=40&md5=9bf8384a2316d7ac7a25c1a4df5a0255",Conference Paper,Scopus,2-s2.0-33745822105
"Tessier, R., Betz, V., Neto, D., Gopalsamy, T.","Power-aware RAM mapping for FPGA embedded memory blocks",2006,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"189","198",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745828375&partnerID=40&md5=380d97f3a36724ea664e5c7fdbc31f24",Conference Paper,Scopus,2-s2.0-33745828375
"Menon, P.R., Xu, W., Tessier, R.","Design-specific path delay testing in lookup-table-based FPGAs",2006,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","25","5",,"867","876",,10,10.1109/TCAD.2005.855955,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646430350&doi=10.1109%2fTCAD.2005.855955&partnerID=40&md5=6a1c41cfd0bdb56e0d31b876d19856b2",Conference Paper,Scopus,2-s2.0-33646430350
"Khasgiwale, R., Krnan, L., Perinkulam, A., Tessier, R.","Reconfigurable data acquisition system for weather radar applications",2005,"Midwest Symposium on Circuits and Systems","2005",, 1594227,"822","825",,6,10.1109/MWSCAS.2005.1594227,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33748463468&doi=10.1109%2fMWSCAS.2005.1594227&partnerID=40&md5=294fd1120ba7b7364d80a2f44a438d2c",Conference Paper,Scopus,2-s2.0-33748463468
"Perkovic, D., Frasier, S.J., Tessier, R., Sletten, M.A., Toporkov, J.V.","An airborne pod-mounted dual beam interferometer",2005,"IEEE Aerospace Conference Proceedings","2005",, 1559410,"","",,1,10.1109/AERO.2005.1559410,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33751532744&doi=10.1109%2fAERO.2005.1559410&partnerID=40&md5=253c323b5423e098d4fa5000c3c82a4f",Conference Paper,Scopus,2-s2.0-33751532744
"Junyent, F., Chandrasekar, V., McLaughlin, D.J., Frasier, S., Insanic, E., Ahmed, R., Bharadwaj, N., Knapp, E., Krnan, L., Tessier, R.","Salient features of radar nodes of the first generation NetRad system",2005,"International Geoscience and Remote Sensing Symposium (IGARSS)","1",, 1526198,"420","423",,20,10.1109/IGARSS.2005.1526198,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33745269592&doi=10.1109%2fIGARSS.2005.1526198&partnerID=40&md5=23fd274345f5479b095c63515818b3de",Conference Paper,Scopus,2-s2.0-33745269592
"Tessier, R., Jasinski, D., Maheshwari, A., Natarajan, A., Xu, W., Burleson, W.","An energy-aware active smart card",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","10",,"1190","1199",,15,10.1109/TVLSI.2005.859471,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-31144436352&doi=10.1109%2fTVLSI.2005.859471&partnerID=40&md5=01e06d2f7c8525f9766eb998f180b855",Article,Scopus,2-s2.0-31144436352
"Tessier, R., Swaminathan, S., Ramaswamy, R., Goeckel, D., Burleson, W.","A reconfigurable, power-efficient adaptive Viterbi decoder",2005,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","13","4",,"484","488",,40,10.1109/TVLSI.2004.842930,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16444378607&doi=10.1109%2fTVLSI.2004.842930&partnerID=40&md5=a032ebd2aa47c89f7a5bd4a6fcc7201a",Article,Scopus,2-s2.0-16444378607
"Liang, J., Tessier, R., Goeckel, D.","A dynamically-reconfigurable, power-efficient turbo decoder",2004,"Proceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004",,,,"91","100",,20,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-18644375283&partnerID=40&md5=9815062768e022db706fca52f52dd0fb",Conference Paper,Scopus,2-s2.0-18644375283
"Liang, J., Laffely, A., Srinivasan, S., Tessier, R.","An architecture and compiler for scalable on-chip communication",2004,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","12","7",,"711","726",,59,10.1109/TVLSI.2004.830919,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3142720340&doi=10.1109%2fTVLSI.2004.830919&partnerID=40&md5=c2149ea72e1aaba8c7ddd1bd3c6eef5f",Conference Paper,Scopus,2-s2.0-3142720340
"Farquharson, G., Junek, W.N., Ramanathan, A., Frasier, S.J., Tessier, R., McLaughlin, D.J., Sletten, M.A., Toporkov, J.V.","A pod-based dual-beam SAR",2004,"IEEE Geoscience and Remote Sensing Letters","1","2",,"62","65",,20,10.1109/LGRS.2004.826553,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2442450809&doi=10.1109%2fLGRS.2004.826553&partnerID=40&md5=3807dbfa58a25e37ed66354346c0d3cf",Article,Scopus,2-s2.0-2442450809
"Maheshwari, A., Burleson, W., Tessier, R.","Trading Off Transient Fault Tolerance and Power Consumption in Deep Submicron (DSM) VLSI Circuits",2004,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","12","3",,"299","311",,47,10.1109/TVLSI.2004.824302,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2142815785&doi=10.1109%2fTVLSI.2004.824302&partnerID=40&md5=dba26297cd87c4a0cdf0288db99abf9b",Conference Paper,Scopus,2-s2.0-2142815785
"Woods, R., Tessier, R.","Guest Editorial: Field Programmable Logic",2004,"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","36","1",,"5","6",,,10.1023/B:VLSI.0000008109.79717.12,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0742268856&doi=10.1023%2fB%3aVLSI.0000008109.79717.12&partnerID=40&md5=ee20c8b6e6166d52531d20c667984569",Conference Paper,Scopus,2-s2.0-0742268856
"Jain, P., Laffely, A., Burleson, W., Tessier, R., Goeckel, D.","Dynamically Parameterized Algorithms and Architectures to Exploit Signal Variations",2004,"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","36","1",,"27","40",,6,10.1023/B:VLSI.0000008068.26922.0b,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0742303503&doi=10.1023%2fB%3aVLSI.0000008068.26922.0b&partnerID=40&md5=1ad8de1bb621c2dcb86e1ec23b1a498f",Conference Paper,Scopus,2-s2.0-0742303503
"Laffely, A., Liang, J., Tessier, R., Burleson, W.","Adaptive System on a Chip (aSoC): A backbone for power-aware signal processing cores",2003,"IEEE International Conference on Image Processing","3",,,"105","108",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0344271809&partnerID=40&md5=19392984f2c37253c45f05fcf2c1eddf",Conference Paper,Scopus,2-s2.0-0344271809
"Junek, W.N., Ramanathan, A., Farquharson, G., Frasier, S.J., Tessier, R., McLaughlin, D.J., Sletten, M.A., Toporkov, J.V.","First Observations with the UMass Dual-Beam InSAR",2003,"International Geoscience and Remote Sensing Symposium (IGARSS)","1",,,"530","532",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0242712126&partnerID=40&md5=4ab730ea8810ed60effe6b924a47b9e5",Conference Paper,Scopus,2-s2.0-0242712126
"Natarajan, A., Jasinski, D., Burleson, W., Tessier, R.","A hybrid adiabatic content addressable memory for ultra low-power applications",2003,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"72","75",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038375811&partnerID=40&md5=2bf413807fb50cf4c39747cd991db80c",Conference Paper,Scopus,2-s2.0-0038375811
"Krishnamoorthy, S., Tessier, R.","Technology mapping algorithms for hybrid FPGAs containing lookup tables and PLAs",2003,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","22","5",,"545","559",,24,10.1109/TCAD.2003.810743,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038190860&doi=10.1109%2fTCAD.2003.810743&partnerID=40&md5=40622a932b46afe00d05f549dfd23b81",Article,Scopus,2-s2.0-0038190860
"Xu, W., Ramanarayanan, R., Tessier, R.","Adaptive fault recovery for networked reconfigurable systems",2003,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2003-January",, 1227250,"143","152",,9,10.1109/FPGA.2003.1227250,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052600521&doi=10.1109%2fFPGA.2003.1227250&partnerID=40&md5=4be6fbaecdc744c68024e4362602c944",Conference Paper,Scopus,2-s2.0-80052600521
"Liang, J., Tessier, R., Mencer, O.","Floating point unit generation and evaluation for FPGAs",2003,"IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings","2003-January",, 1227254,"185","194",,62,10.1109/FPGA.2003.1227254,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942932890&doi=10.1109%2fFPGA.2003.1227254&partnerID=40&md5=f4148309f44617682dc25ae6ec706c94",Conference Paper,Scopus,2-s2.0-84942932890
"Ramaswamy, R., Tessier, R.","The integration of systemc and hardware-assisted verification",2002,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2438 LNCS",,,"1007","1016",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955160609&partnerID=40&md5=796096ad0f0248b056ace283574da0d6",Conference Paper,Scopus,2-s2.0-79955160609
"Harris, L.G., Tessier, R.","Testing and diagnosis of interconnect faults in cluster-based FPGA architectures",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","11",,"1337","1343",,45,10.1109/TCAD.2002.804108,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036864857&doi=10.1109%2fTCAD.2002.804108&partnerID=40&md5=26b3bf035578c618d80e7a1c71efc096",Article,Scopus,2-s2.0-0036864857
"Kudlugi, M., Tessier, R.","Static scheduling of multidomain circuits for fast functional verification",2002,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","21","11",,"1253","1268",,1,10.1109/TCAD.2002.804086,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036864856&doi=10.1109%2fTCAD.2002.804086&partnerID=40&md5=4a8cb7cfbc4103e5d6e99fb688046448",Article,Scopus,2-s2.0-0036864856
"Tessier, R., Jana, S.","Incremental compilation for parallel logic verification systems",2002,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","10","5",,"623","636",,4,10.1109/TVLSI.2002.801614,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036818384&doi=10.1109%2fTVLSI.2002.801614&partnerID=40&md5=50a9e568186741f832f4c264a05df0c0",Article,Scopus,2-s2.0-0036818384
"Vemuri, N., Kalla, P., Tessier, R.","BDD-based bogic bynthesis for LUT-based FPGAs",2002,"ACM Transactions on Design Automation of Electronic Systems","7","4",,"501","525",,34,10.1145/605440.605442,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036826761&doi=10.1145%2f605440.605442&partnerID=40&md5=5a66df33ea2a14fd28cae22d3112e424",Article,Scopus,2-s2.0-0036826761
"Tessier, R.","Fast placement approaches for FPGAs",2002,"ACM Transactions on Design Automation of Electronic Systems","7","2",,"284","305",,36,10.1145/544536.544540,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036016182&doi=10.1145%2f544536.544540&partnerID=40&md5=331c4a07fe9064c701b375d99b976514",Article,Scopus,2-s2.0-0036016182
"Swaminathan, S., Tessier, R., Goeckel, D., Burleson, W.","A dynamically reconfigurable adaptive Viterbi decoder",2002,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"227","236",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036382554&partnerID=40&md5=8f6575091534193e098aca24ce9d8dcd",Conference Paper,Scopus,2-s2.0-0036382554
"Harris, I.G., Menon, P.R., Tessier, R.","BIST-based delay path testing in FPGA architectures",2001,"IEEE International Test Conference (TC)",,,,"932","938",,42,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035681262&partnerID=40&md5=82ded06d1bcec73478dbf5d6f0391aaa",Conference Paper,Scopus,2-s2.0-0035681262
"Ramanathan, A., Tessier, R., McLaughlin, D., Carswell, J., Frasier, S.","Acquisition of sensing data on a reconfigurable platform",2001,"International Geoscience and Remote Sensing Symposium (IGARSS)","1",,,"222","223",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035573561&partnerID=40&md5=d60c155a3ab1dc3cd7eb489b76324f5f",Conference Paper,Scopus,2-s2.0-0035573561
"Laffely, A., Liang, J., Jain, P., Burleson, W., Tessier, R.","Adaptive systems on a chip (aSoC) for low-power signal processing",2001,"Conference Record of the Asilomar Conference on Signals, Systems and Computers","2",,,"1217","1221",,15,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035573142&partnerID=40&md5=07db0ce893485994e8ee68f6b50ea23f",Conference Paper,Scopus,2-s2.0-0035573142
"Burleson, W., Tessier, R., Goeckel, D., Swaminathan, S., Jain, P., Euh, J., Venkatraman, S., Thyagarajan, V.","Dynamically parameterized algorithms and architectures to exploit signal variations for improved performance and reduced power",2001,"ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings","2",,,"901","904",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034856251&partnerID=40&md5=78467b672f35dad26b6462e0d4c8e3ae",Conference Paper,Scopus,2-s2.0-0034856251
"Tessier, R., Burleson, W.","Reconfigurable computing for digital signal processing: A survey",2001,"Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology","28","1-2",,"7","27",,183,10.1023/A:1008155020711,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035341885&doi=10.1023%2fA%3a1008155020711&partnerID=40&md5=04b4b4e6ff5c055ae03b1247b77c4bc8",Article,Scopus,2-s2.0-0035341885
"Kudlugi, M., Selvidge, C., Tessier, R.","Static scheduling of multiple asynchronous domains for functional verifiication",2001,"Proceedings - Design Automation Conference",,,,"647","652",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034854269&partnerID=40&md5=d27113a62fd13b37abba82286e1edbb0",Conference Paper,Scopus,2-s2.0-0034854269
"Kudlugi, M., Selvidge, C., Tessier, R.","Static scheduling of multi-domain memories for functional verification",2001,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",,, 2,"2","9",,1,10.1109/ICCAD.2001.968590,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035208557&doi=10.1109%2fICCAD.2001.968590&partnerID=40&md5=d40e1e714617900748268127fed1bc40",Article,Scopus,2-s2.0-0035208557
"Liang, Jian, Swaminathan, Sriram, Tessier, Russell","aSOC: a scalable, single-chip communications architecture",2000,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"37","46",,100,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034512994&partnerID=40&md5=9e846292d41830fd2317f9398246025b",Conference Paper,Scopus,2-s2.0-0034512994
"Harris, Ian G., Tessier, Russell","Interconnect testing in cluster-based FPGA architectures",2000,"Proceedings - Design Automation Conference",,,,"49","54",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033683769&partnerID=40&md5=77b53899ef6223ab6a8f4ba7de681f94",Conference Paper,Scopus,2-s2.0-0033683769
"Tessier, R., Giza, H.","Balancing logic utilization and area efficiency in FPGAs",2000,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1896",,,"535","544",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-48149092639&partnerID=40&md5=12cb256455ebb93c235c0174d7d4c3b7",Conference Paper,Scopus,2-s2.0-48149092639
"Lakamraju, Vijay, Tessier, Russell","Tolerating operational faults in cluster-based FPGAs",2000,"ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",,,,"187","194",,58,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033702998&partnerID=40&md5=2de9643c014163351af1193b43efb090",Conference Paper,Scopus,2-s2.0-0033702998
"Harris, I., Tessier, R.","Diagnosis of interconnect faults in cluster-based FPGA architectures",2000,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD","2000-January",, 896517,"472","475",,24,10.1109/ICCAD.2000.896517,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034478157&doi=10.1109%2fICCAD.2000.896517&partnerID=40&md5=a7ffe2029d0f9a3e5a77fa3866966d5e",Conference Paper,Scopus,2-s2.0-0034478157
"Krishnamoorthy, S., Swaminathan, S., Tessier, R.","Area-optimized technology mapping for hybrid FPGAs",2000,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1896",,,"181","190",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919386660&partnerID=40&md5=aa289dce1728f06621905394025a0590",Conference Paper,Scopus,2-s2.0-84919386660
"Tessier, Russell","Incremental compilation for logic emulation",1999,"Proceedings of the International Workshop on Rapid System Prototyping",,,,"236","241",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0032593057&partnerID=40&md5=c95d3d9151534de6be71a9fd26fb3952",Article,Scopus,2-s2.0-0032593057
"Babb, J., Tessier, R., Dahl, M., Hanono, S.Z., Hoki, D.M., Agarwal, A.","Logic emulation with virtual wires",1997,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","16","6",,"609","626",,67,10.1109/43.640619,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031152477&doi=10.1109%2f43.640619&partnerID=40&md5=56d232d9dad05cd703a6e2b88cdb76fc",Article,Scopus,2-s2.0-0031152477
"Dahl, Matthew, Babb, Jonathan, Tessier, Russell, Hanono, Silvina, Hoki, David, Agarwal, Anant","Emulation of the sparcle microprocessor with the MIT virtual wires emulation system",1994,,,,,"14","22",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028757428&partnerID=40&md5=2f107b0fb5ec0fa8dfe067fcfc40073b",Article,Scopus,2-s2.0-0028757428
