// Seed: 4001467918
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7, id_8;
  assign id_1 = 1;
  tri1 id_9 = 1 + 1;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always
    if (1'd0) $display(1, 1'b0, 1);
    else begin
      id_1 <= 1;
    end
  assign id_2 = id_2;
  module_0(
      id_2, id_2, id_2, id_2, id_2, id_2
  );
  assign id_1 = 1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
