# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../project_2.srcs/sources_1/new" \
"../../../../project_2.srcs/sources_1/new/cordic_pipeline.sv" \
"../../../../project_2.srcs/sources_1/new/cordic_pipeline_stage.sv" \
"../../../../project_2.srcs/sim_1/new/cordic-test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
