vendor_name = ModelSim
source_file = 1, C:/Users/alunoi7.ACAD/Downloads/unifor-sda-main/tarefa_1/part2b.vhd
source_file = 1, C:/Users/alunoi7.ACAD/Downloads/unifor-sda-main/tarefa_1/part3.vhd
source_file = 1, C:/Users/alunoi7.ACAD/Downloads/unifor-sda-main/tarefa_1/part4.vhd
source_file = 1, C:/Users/alunoi7.ACAD/Downloads/unifor-sda-main/tarefa_1/part5.vhd
source_file = 1, C:/Users/alunoi7.ACAD/Downloads/unifor-sda-main/tarefa_1/part4_case_when.vhd
source_file = 1, C:/Users/alunoi7.ACAD/Downloads/unifor-sda-main/tarefa_1/mux_2bit_4to1_if_then_else.vhd
source_file = 1, C:/Users/alunoi7.ACAD/Downloads/unifor-sda-main/tarefa_1/part5_if_then_else.vhd
source_file = 1, C:/Users/alunoi7.ACAD/Downloads/unifor-sda-main/tarefa_1/mux_2bit_4to1_when_else.vhd
source_file = 1, C:/Users/alunoi7.ACAD/Downloads/unifor-sda-main/tarefa_1/mux_2b_if_then_else.vhd
source_file = 1, C:/Users/alunoi7.ACAD/Downloads/unifor-sda-main/tarefa_1/part3_case_when.vhd
source_file = 1, C:/Users/alunoi7.ACAD/Downloads/unifor-sda-main/tarefa_1/db/tarefa_1.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = part3_case_when
instance = comp, \LEDG[0]~output\, LEDG[0]~output, part3_case_when, 1
instance = comp, \LEDG[1]~output\, LEDG[1]~output, part3_case_when, 1
instance = comp, \SW[9]~input\, SW[9]~input, part3_case_when, 1
instance = comp, \SW[6]~input\, SW[6]~input, part3_case_when, 1
instance = comp, \SW[4]~input\, SW[4]~input, part3_case_when, 1
instance = comp, \SW[0]~input\, SW[0]~input, part3_case_when, 1
instance = comp, \SW[2]~input\, SW[2]~input, part3_case_when, 1
instance = comp, \SW[8]~input\, SW[8]~input, part3_case_when, 1
instance = comp, \Mux1~0\, Mux1~0, part3_case_when, 1
instance = comp, \Mux1~1\, Mux1~1, part3_case_when, 1
instance = comp, \SW[7]~input\, SW[7]~input, part3_case_when, 1
instance = comp, \SW[3]~input\, SW[3]~input, part3_case_when, 1
instance = comp, \SW[5]~input\, SW[5]~input, part3_case_when, 1
instance = comp, \SW[1]~input\, SW[1]~input, part3_case_when, 1
instance = comp, \Mux0~0\, Mux0~0, part3_case_when, 1
instance = comp, \Mux0~1\, Mux0~1, part3_case_when, 1
