

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12'
================================================================
* Date:           Tue May 13 12:46:05 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.120 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    16390|    16390|  0.131 ms|  0.131 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_85_11_VITIS_LOOP_87_12  |    16388|    16388|         6|          1|          1|  16384|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1" [HLS_Convolution/sources/conv2d.c:82]   --->   Operation 9 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 10 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 11 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten20"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln85 = store i8 0, i8 %row" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 14 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln87 = store i8 0, i8 %col" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 15 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln82 = store i16 0, i16 %max_val" [HLS_Convolution/sources/conv2d.c:82]   --->   Operation 16 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body136"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i15 %indvar_flatten20" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 18 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.94ns)   --->   "%icmp_ln85 = icmp_eq  i15 %indvar_flatten20_load, i15 16384" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 19 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.94ns)   --->   "%add_ln85_1 = add i15 %indvar_flatten20_load, i15 1" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 20 'add' 'add_ln85_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.inc151, void %for.end153.exitStub" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 21 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%col_load = load i8 %col" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 22 'load' 'col_load' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.91ns)   --->   "%icmp_ln87 = icmp_eq  i8 %col_load, i8 128" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 23 'icmp' 'icmp_ln87' <Predicate = (!icmp_ln85)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.24ns)   --->   "%select_ln82 = select i1 %icmp_ln87, i8 0, i8 %col_load" [HLS_Convolution/sources/conv2d.c:82]   --->   Operation 24 'select' 'select_ln82' <Predicate = (!icmp_ln85)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln85 = store i15 %add_ln85_1, i15 %indvar_flatten20" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 25 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.75>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%row_load = load i8 %row" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 26 'load' 'row_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%add_ln85 = add i8 %row_load, i8 1" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 27 'add' 'add_ln85' <Predicate = (icmp_ln87)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.24ns)   --->   "%select_ln85 = select i1 %icmp_ln87, i8 %add_ln85, i8 %row_load" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 28 'select' 'select_ln85' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i8 %select_ln85" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 29 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.91ns)   --->   "%add_ln87 = add i8 %select_ln82, i8 1" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 30 'add' 'add_ln87' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln85 = store i8 %select_ln85, i8 %row" [HLS_Convolution/sources/conv2d.c:85]   --->   Operation 31 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln87 = store i8 %add_ln87, i8 %col" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 32 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.84>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln85, i1 0" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 33 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %trunc_ln89, i7 0" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 34 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i9 %tmp" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 35 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln87 = sub i14 %tmp_2, i14 %zext_ln89" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 36 'sub' 'sub_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i8 %select_ln82" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 37 'zext' 'zext_ln89_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln89 = add i14 %sub_ln87, i14 %zext_ln89_1" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 38 'add' 'add_ln89' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i14 %add_ln89" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 39 'zext' 'zext_ln89_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%out_image_sobel_addr = getelementptr i13 %out_image_sobel, i64 0, i64 %zext_ln89_2" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 40 'getelementptr' 'out_image_sobel_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (3.25ns)   --->   "%out_image_sobel_load = load i14 %out_image_sobel_addr" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 41 'load' 'out_image_sobel_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 15876> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 42 [1/2] (3.25ns)   --->   "%out_image_sobel_load = load i14 %out_image_sobel_addr" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 42 'load' 'out_image_sobel_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 15876> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%max_val_load = load i16 %max_val"   --->   Operation 52 'load' 'max_val_load' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %max_val_2_out, i16 %max_val_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln85)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 4.47>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%max_val_load_1 = load i16 %max_val" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 43 'load' 'max_val_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_85_11_VITIS_LOOP_87_12_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln82 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS_Convolution/sources/conv2d.c:82]   --->   Operation 46 'specpipeline' 'specpipeline_ln82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i13 %out_image_sobel_load" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 47 'sext' 'sext_ln89' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (2.07ns)   --->   "%icmp_ln89 = icmp_ugt  i16 %sext_ln89, i16 %max_val_load_1" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 48 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.80ns)   --->   "%max_val_2 = select i1 %icmp_ln89, i16 %sext_ln89, i16 %max_val_load_1" [HLS_Convolution/sources/conv2d.c:89]   --->   Operation 49 'select' 'max_val_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln82 = store i16 %max_val_2, i16 %max_val" [HLS_Convolution/sources/conv2d.c:82]   --->   Operation 50 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.body136" [HLS_Convolution/sources/conv2d.c:87]   --->   Operation 51 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 5.120ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten20' [7]  (1.588 ns)
	'load' operation 15 bit ('indvar_flatten20_load', HLS_Convolution/sources/conv2d.c:85) on local variable 'indvar_flatten20' [13]  (0.000 ns)
	'add' operation 15 bit ('add_ln85_1', HLS_Convolution/sources/conv2d.c:85) [15]  (1.944 ns)
	'store' operation 0 bit ('store_ln85', HLS_Convolution/sources/conv2d.c:85) of variable 'add_ln85_1', HLS_Convolution/sources/conv2d.c:85 on local variable 'indvar_flatten20' [42]  (1.588 ns)

 <State 2>: 4.751ns
The critical path consists of the following:
	'load' operation 8 bit ('row_load', HLS_Convolution/sources/conv2d.c:85) on local variable 'row', HLS_Convolution/sources/conv2d.c:85 [20]  (0.000 ns)
	'add' operation 8 bit ('add_ln85', HLS_Convolution/sources/conv2d.c:85) [21]  (1.915 ns)
	'select' operation 8 bit ('select_ln85', HLS_Convolution/sources/conv2d.c:85) [26]  (1.248 ns)
	'store' operation 0 bit ('store_ln85', HLS_Convolution/sources/conv2d.c:85) of variable 'select_ln85', HLS_Convolution/sources/conv2d.c:85 on local variable 'row', HLS_Convolution/sources/conv2d.c:85 [43]  (1.588 ns)

 <State 3>: 3.845ns
The critical path consists of the following:
	'sub' operation 14 bit ('sub_ln87', HLS_Convolution/sources/conv2d.c:87) [31]  (0.000 ns)
	'add' operation 14 bit ('add_ln89', HLS_Convolution/sources/conv2d.c:89) [33]  (3.845 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 14 bit ('out_image_sobel_addr', HLS_Convolution/sources/conv2d.c:89) [35]  (0.000 ns)
	'load' operation 13 bit ('out_image_sobel_load', HLS_Convolution/sources/conv2d.c:89) on array 'out_image_sobel' [37]  (3.254 ns)

 <State 5>: 3.254ns
The critical path consists of the following:
	'load' operation 13 bit ('out_image_sobel_load', HLS_Convolution/sources/conv2d.c:89) on array 'out_image_sobel' [37]  (3.254 ns)

 <State 6>: 4.470ns
The critical path consists of the following:
	'load' operation 16 bit ('max_val_load_1', HLS_Convolution/sources/conv2d.c:89) on local variable 'max_val', HLS_Convolution/sources/conv2d.c:82 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln89', HLS_Convolution/sources/conv2d.c:89) [39]  (2.077 ns)
	'select' operation 16 bit ('max_val_2', HLS_Convolution/sources/conv2d.c:89) [40]  (0.805 ns)
	'store' operation 0 bit ('store_ln82', HLS_Convolution/sources/conv2d.c:82) of variable 'max_val_2', HLS_Convolution/sources/conv2d.c:89 on local variable 'max_val', HLS_Convolution/sources/conv2d.c:82 [45]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
