{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701580933025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701580933025 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "200462U_RISCV_FPGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"200462U_RISCV_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701580933119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701580933150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701580933150 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701580933541 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701580933556 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580933822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580933822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580933822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580933822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580933822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580933822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580933822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580933822 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701580933822 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701580933822 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 38743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701580933853 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 38745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701580933853 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 38747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701580933853 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 38749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701580933853 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 38751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701580933853 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701580933853 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701580933869 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "96 " "TimeQuest Timing Analyzer is analyzing 96 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701580938791 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "200462U_RISCV_FPGA.sdc " "Synopsys Design Constraints File file not found: '200462U_RISCV_FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701580938823 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701580938823 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux17~0  from: dataa  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux17~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701580938979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux19~1  from: dataa  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux19~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701580938979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux26~0  from: dataa  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux26~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701580938979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|instr_mem\|Mux27~1  from: dataa  to: combout " "Cell: RISC_V_INST\|dp\|instr_mem\|Mux27~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701580938979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: dataa  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701580938979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datab  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701580938979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datac  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701580938979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datad  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701580938979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datac  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701580938979 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datad  to: combout " "Cell: RISC_V_INST\|dp\|load_data_ex\|y\[31\]~17  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701580938979 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701580938979 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701580939151 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701580939151 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701580939166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701580940589 ""}  } { { "Design_Files/CPU_Top.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/CPU_Top.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 38738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701580940589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clock_divider_INST\|clock_out  " "Automatically promoted node clock_divider:clock_divider_INST\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[7\] " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[7\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 18365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[3\] " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[3\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 18369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[4\] " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[4\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 18368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[5\] " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[5\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 18367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[6\] " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[6\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 18366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\] " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|flopr:pcreg\|q\[8\]" {  } { { "Design_Files/flopr.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/flopr.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 18364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OUT_CLOCK~output " "Destination node OUT_CLOCK~output" {  } { { "Design_Files/CPU_Top.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/CPU_Top.sv" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 38736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701580940589 ""}  } { { "Design_Files/clock_divider.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/clock_divider.sv" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 18418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701580940589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[31\]~17  " "Automatically promoted node RISC_V:RISC_V_INST\|Datapath:dp\|data_extract:load_data_ex\|y\[31\]~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701580940589 ""}  } { { "Design_Files/data_extract.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/data_extract.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 26606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701580940589 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RISC_V:RISC_V_INST\|Controller:c\|Mux1~12  " "Automatically promoted node RISC_V:RISC_V_INST\|Controller:c\|Mux1~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~0 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~0" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~6 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~6" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~7 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~7" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~9 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~9" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~10 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~10" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 25995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~11 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~11" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 26020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~16 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~16" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 26108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~17 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~17" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 26109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~19 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~19" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 26125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~20 " "Destination node RISC_V:RISC_V_INST\|Datapath:dp\|RegFile:rf\|register_file~20" {  } { { "Design_Files/RegFile.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/RegFile.sv" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 26126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701580940589 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1701580940589 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701580940589 ""}  } { { "Design_Files/Controller.sv" "" { Text "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/Design_Files/Controller.sv" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 0 { 0 ""} 0 38648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701580940589 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701580942199 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701580942230 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701580942230 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701580942277 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701580942339 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701580942386 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701580942386 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701580942417 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701580942433 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701580942464 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701580942464 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701580945778 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701580945809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701580948716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701580957185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701580957310 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701581036342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:19 " "Fitter placement operations ending: elapsed time is 00:01:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701581036342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701581039248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.3% " "3e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1701581080317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "74 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 74% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 74% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701581094797 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701581094797 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1701581311744 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." 0 0 "Fitter" 0 -1 1701581311869 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PNR_STATUS_UPDATE" "Routing 1 " "Routing optimizations have been running for 1 hour(s)" { { "Info" "IFITAPI_FITAPI_VPR_ROUTER_PROGRESS_ROUTED_SIGNALS" "26835 26978 " "26835 out of 26978 signals have been routed." {  } {  } 0 170242 "%1!d! out of %2!d! signals have been routed." 0 0 "Design Software" 0 -1 1701584668796 ""} { "Info" "IFITAPI_FITAPI_VPR_ROUTER_PROGRESS_ILLEGAL_RESOURCES" "128 " "128 interconnect resources are used by multiple signals." {  } {  } 0 170238 "%1!d! interconnect resources are used by multiple signals." 0 0 "Design Software" 0 -1 1701584668796 ""}  } {  } 0 170236 "%1!s! optimizations have been running for %2!d! hour(s)" 0 0 "Fitter" 0 -1 1701584668796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701585219409 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701585219409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "01:09:38 " "Fitter routing operations ending: elapsed time is 01:09:38" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701585219425 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 110.31 " "Total time spent on timing analysis during the Fitter is 110.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701585220101 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701585220210 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701585222106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701585222121 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701585223981 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701585227294 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/output_files/200462U_RISCV_FPGA.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.1/200000X_CPU_Design_Test_Runs/200462U_RISCV_FPGA/output_files/200462U_RISCV_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701585233450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6064 " "Peak virtual memory: 6064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701585236596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 03 12:03:56 2023 " "Processing ended: Sun Dec 03 12:03:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701585236596 ""} { "Info" "IQEXE_ELAPSED_TIME" "01:11:44 " "Elapsed time: 01:11:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701585236596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:03:13 " "Total CPU time (on all processors): 01:03:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701585236596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701585236596 ""}
