/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [7:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire [43:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_60z = ~(celloutsig_0_19z[1] & celloutsig_0_9z);
  assign celloutsig_0_13z = !(celloutsig_0_7z ? celloutsig_0_1z : celloutsig_0_12z);
  assign celloutsig_0_16z = !(celloutsig_0_15z[5] ? celloutsig_0_6z : celloutsig_0_3z[2]);
  assign celloutsig_0_27z = !(celloutsig_0_7z ? celloutsig_0_22z : celloutsig_0_6z);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | celloutsig_0_2z) & celloutsig_0_3z[3]);
  assign celloutsig_0_59z = ~((celloutsig_0_21z[2] | celloutsig_0_51z) & celloutsig_0_27z);
  assign celloutsig_1_8z = ~((celloutsig_1_5z[4] | celloutsig_1_6z) & celloutsig_1_1z);
  assign celloutsig_1_14z = ~((celloutsig_1_9z[0] | celloutsig_1_5z[4]) & celloutsig_1_0z[3]);
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_0z) & (celloutsig_0_1z | celloutsig_0_4z));
  assign celloutsig_0_8z = ~((in_data[44] | celloutsig_0_6z) & (celloutsig_0_2z | celloutsig_0_3z[3]));
  assign celloutsig_1_19z = ~(celloutsig_1_8z ^ celloutsig_1_14z);
  assign celloutsig_0_22z = ~(celloutsig_0_12z ^ celloutsig_0_16z);
  assign celloutsig_1_12z = { celloutsig_1_11z[16:4], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_8z } + { celloutsig_1_9z[12:10], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_1_18z = in_data[152:146] + { celloutsig_1_12z[33:28], celloutsig_1_7z };
  assign celloutsig_0_14z = { celloutsig_0_11z[9:5], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_1z } + { in_data[22:16], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_15z = { celloutsig_0_14z[15:11], celloutsig_0_2z } + { celloutsig_0_11z[0], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_1_9z = { celloutsig_1_3z[3:0], celloutsig_1_6z, celloutsig_1_3z } / { 1'h1, in_data[177:171], celloutsig_1_5z };
  assign celloutsig_1_2z = in_data[117:105] === { celloutsig_1_0z[3:0], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[51:33], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z } > { in_data[94:77], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_1_7z = celloutsig_1_0z > in_data[158:151];
  assign celloutsig_0_7z = { in_data[92:84], celloutsig_0_4z } > { in_data[79:71], celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_3z[0], celloutsig_0_6z, celloutsig_0_0z } > celloutsig_0_3z[4:2];
  assign celloutsig_1_1z = celloutsig_1_0z[4:0] <= in_data[114:110];
  assign celloutsig_0_12z = { celloutsig_0_11z[5:0], celloutsig_0_10z, celloutsig_0_1z } < { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_51z = celloutsig_0_13z & ~(in_data[51]);
  assign celloutsig_0_2z = celloutsig_0_1z & ~(in_data[71]);
  assign celloutsig_0_0z = in_data[95:92] != in_data[40:37];
  assign celloutsig_1_4z = celloutsig_1_0z[7:3] != in_data[190:186];
  assign celloutsig_1_6z = celloutsig_1_0z[5:1] != celloutsig_1_3z[4:0];
  assign celloutsig_0_10z = ~^ { in_data[82:54], celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_1z = ~^ { in_data[23:14], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_0z[4:3], celloutsig_1_1z } >> { celloutsig_1_0z[4:3], celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z } - { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_19z = celloutsig_0_14z[5:3] - celloutsig_0_15z[5:3];
  assign celloutsig_1_3z = celloutsig_1_0z ^ { celloutsig_1_0z[6:2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[62:59], celloutsig_0_0z } ^ in_data[4:0];
  always_latch
    if (clkin_data[160]) celloutsig_1_0z = 8'h00;
    else if (!clkin_data[96]) celloutsig_1_0z = in_data[151:144];
  always_latch
    if (clkin_data[160]) celloutsig_1_5z = 5'h00;
    else if (clkin_data[64]) celloutsig_1_5z = { celloutsig_1_3z[7:4], celloutsig_1_4z };
  always_latch
    if (!clkin_data[128]) celloutsig_0_11z = 12'h000;
    else if (!clkin_data[32]) celloutsig_0_11z = in_data[45:34];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_21z = 3'h0;
    else if (clkin_data[32]) celloutsig_0_21z = celloutsig_0_15z[2:0];
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
