library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity IR is
    Port ( clk : in STD_LOGIC;
           IR_in : in STD_LOGIC_VECTOR (15 downto 0);
           IRld : in STD_LOGIC;
           IR_out : out STD_LOGIC_VECTOR (15 downto 0));
end IR;

architecture IR_arch of IR is

begin
    process(clk)
    begin
        if clk'event and clk = '1' then
            if IRld = '1' then
                IR_out <= IR_in;
            end if;
        end if;
    end process;
end IR_arch;