module top_module (
    input clk,
    input reset,            // Synchronous reset
    input [7:0] d,
    output [7:0] q
);
    always @(posedge clk) begin 
       q<=d;
        if (reset == 1'b1) begin
           q<=0; 
        end
    end
endmodule
