

================================================================
== Vitis HLS Report for 'C_drain_IO_L3_out_x1'
================================================================
* Date:           Sat Sep  3 20:05:54 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.359 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    45057|    45057|  0.150 ms|  0.150 ms|  45057|  45057|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L3_out_x1_loop_1   |    45056|    45056|        22|          -|          -|  2048|        no|
        | + C_drain_IO_L3_out_x1_loop_2  |       16|       16|         2|          -|          -|     8|        no|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       54|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|       64|       65|     -|
|Multiplexer          |        -|      -|        -|      142|     -|
|Register             |        -|      -|      429|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      493|      261|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |                 Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |mem_data_split_V_U  |C_drain_IO_L3_out_x0_mem_data_split_V  |        0|  64|  65|    0|     8|   64|     1|          512|
    +--------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                       |        0|  64|  65|    0|     8|   64|     1|          512|
    +--------------------+---------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln691_fu_195_p2     |         +|   0|  0|  12|           4|           1|
    |i_V_2_fu_183_p2         |         +|   0|  0|  19|          12|           1|
    |icmp_ln11772_fu_189_p2  |      icmp|   0|  0|  12|          12|          13|
    |icmp_ln878_fu_205_p2    |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  54|          33|          21|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  49|          9|    1|          9|
    |ap_done                                       |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_0_x1135_blk_n  |   9|          2|    1|          2|
    |i_V_reg_160                                   |   9|          2|   12|         24|
    |mem_data_split_V_address0                     |  31|          6|    3|         18|
    |mem_data_split_V_address1                     |  26|          5|    3|         15|
    |p_V_reg_172                                   |   9|          2|    4|          8|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 142|         28|   25|         78|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln691_reg_279   |   4|   0|    4|          0|
    |ap_CS_fsm           |   8|   0|    8|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |i_V_2_reg_271       |  12|   0|   12|          0|
    |i_V_reg_160         |  12|   0|   12|          0|
    |p_V_reg_172         |   4|   0|    4|          0|
    |v2_V_1969_reg_297   |  64|   0|   64|          0|
    |v2_V_1970_reg_302   |  64|   0|   64|          0|
    |v2_V_1971_reg_307   |  64|   0|   64|          0|
    |v2_V_1972_reg_312   |  64|   0|   64|          0|
    |v2_V_1973_reg_317   |  64|   0|   64|          0|
    |v2_V_reg_292        |  64|   0|   64|          0|
    |zext_ln878_reg_284  |   4|   0|   64|         60|
    +--------------------+----+----+-----+-----------+
    |Total               | 429|   0|  489|         60|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|                    RTL Ports                   | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                                          |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L3_out_x1|  return value|
|ap_rst                                          |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L3_out_x1|  return value|
|ap_start                                        |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L3_out_x1|  return value|
|ap_done                                         |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L3_out_x1|  return value|
|ap_continue                                     |   in|    1|  ap_ctrl_hs|                    C_drain_IO_L3_out_x1|  return value|
|ap_idle                                         |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L3_out_x1|  return value|
|ap_ready                                        |  out|    1|  ap_ctrl_hs|                    C_drain_IO_L3_out_x1|  return value|
|fifo_C_drain_C_drain_IO_L2_out_0_x1135_dout     |   in|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L2_out_0_x1135|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x1135_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L2_out_0_x1135|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_0_x1135_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L2_out_0_x1135|       pointer|
|C_address0                                      |  out|   12|   ap_memory|                                       C|         array|
|C_ce0                                           |  out|    1|   ap_memory|                                       C|         array|
|C_we0                                           |  out|    1|   ap_memory|                                       C|         array|
|C_d0                                            |  out|  512|   ap_memory|                                       C|         array|
+------------------------------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.71>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x1135, void @empty_649, i32 0, i32 0, void @empty_1225, i32 0, i32 0, void @empty_1225, void @empty_1225, void @empty_1225, i32 0, i32 0, i32 0, i32 0, void @empty_1225, void @empty_1225"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.71ns)   --->   "%mem_data_split_V = alloca i64 1" [./dut.cpp:11775]   --->   Operation 10 'alloca' 'mem_data_split_V' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_1 = getelementptr i64 %mem_data_split_V, i64 0, i64 7"   --->   Operation 11 'getelementptr' 'mem_data_split_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_2 = getelementptr i64 %mem_data_split_V, i64 0, i64 6"   --->   Operation 12 'getelementptr' 'mem_data_split_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_3 = getelementptr i64 %mem_data_split_V, i64 0, i64 5"   --->   Operation 13 'getelementptr' 'mem_data_split_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_4 = getelementptr i64 %mem_data_split_V, i64 0, i64 4"   --->   Operation 14 'getelementptr' 'mem_data_split_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_5 = getelementptr i64 %mem_data_split_V, i64 0, i64 3"   --->   Operation 15 'getelementptr' 'mem_data_split_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_6 = getelementptr i64 %mem_data_split_V, i64 0, i64 2"   --->   Operation 16 'getelementptr' 'mem_data_split_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_7 = getelementptr i64 %mem_data_split_V, i64 0, i64 1"   --->   Operation 17 'getelementptr' 'mem_data_split_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr_8 = getelementptr i64 %mem_data_split_V, i64 0, i64 0"   --->   Operation 18 'getelementptr' 'mem_data_split_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%br_ln11772 = br void" [./dut.cpp:11772]   --->   Operation 19 'br' 'br_ln11772' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.74>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_V = phi i12 0, void, i12 %i_V_2, void"   --->   Operation 20 'phi' 'i_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.74ns)   --->   "%i_V_2 = add i12 %i_V, i12 1"   --->   Operation 21 'add' 'i_V_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.62ns)   --->   "%icmp_ln11772 = icmp_eq  i12 %i_V, i12 2048" [./dut.cpp:11772]   --->   Operation 22 'icmp' 'icmp_ln11772' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln11772 = br i1 %icmp_ln11772, void %.split15, void" [./dut.cpp:11772]   --->   Operation 24 'br' 'br_ln11772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln11775 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1150" [./dut.cpp:11775]   --->   Operation 25 'specloopname' 'specloopname_ln11775' <Predicate = (!icmp_ln11772)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.38ns)   --->   "%br_ln11776 = br void" [./dut.cpp:11776]   --->   Operation 26 'br' 'br_ln11776' <Predicate = (!icmp_ln11772)> <Delay = 0.38>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln11783 = ret" [./dut.cpp:11783]   --->   Operation 27 'ret' 'ret_ln11783' <Predicate = (icmp_ln11772)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.71>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_V = phi i4 %add_ln691, void %.split, i4 0, void %.split15"   --->   Operation 28 'phi' 'p_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %p_V, i4 1"   --->   Operation 29 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i4 %p_V"   --->   Operation 30 'zext' 'zext_ln878' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.65ns)   --->   "%icmp_ln878 = icmp_eq  i4 %p_V, i4 8"   --->   Operation 31 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln11776 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:11776]   --->   Operation 33 'br' 'br_ln11776' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.71ns)   --->   "%v2_V = load i3 %mem_data_split_V_addr_8"   --->   Operation 34 'load' 'v2_V' <Predicate = (icmp_ln878)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 35 [2/2] (0.71ns)   --->   "%v2_V_1969 = load i3 %mem_data_split_V_addr_7"   --->   Operation 35 'load' 'v2_V_1969' <Predicate = (icmp_ln878)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 1.93>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1471" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.21ns)   --->   "%tmp_82 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L2_out_0_x1135" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'read' 'tmp_82' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%mem_data_split_V_addr = getelementptr i64 %mem_data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:11778]   --->   Operation 38 'getelementptr' 'mem_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.71ns)   --->   "%store_ln11778 = store i64 %tmp_82, i3 %mem_data_split_V_addr" [./dut.cpp:11778]   --->   Operation 39 'store' 'store_ln11778' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 40 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.71>
ST_5 : Operation 41 [1/2] (0.71ns)   --->   "%v2_V = load i3 %mem_data_split_V_addr_8"   --->   Operation 41 'load' 'v2_V' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 42 [1/2] (0.71ns)   --->   "%v2_V_1969 = load i3 %mem_data_split_V_addr_7"   --->   Operation 42 'load' 'v2_V_1969' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 43 [2/2] (0.71ns)   --->   "%v2_V_1970 = load i3 %mem_data_split_V_addr_6"   --->   Operation 43 'load' 'v2_V_1970' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 44 [2/2] (0.71ns)   --->   "%v2_V_1971 = load i3 %mem_data_split_V_addr_5"   --->   Operation 44 'load' 'v2_V_1971' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 6 <SV = 4> <Delay = 0.71>
ST_6 : Operation 45 [1/2] (0.71ns)   --->   "%v2_V_1970 = load i3 %mem_data_split_V_addr_6"   --->   Operation 45 'load' 'v2_V_1970' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 46 [1/2] (0.71ns)   --->   "%v2_V_1971 = load i3 %mem_data_split_V_addr_5"   --->   Operation 46 'load' 'v2_V_1971' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 47 [2/2] (0.71ns)   --->   "%v2_V_1972 = load i3 %mem_data_split_V_addr_4"   --->   Operation 47 'load' 'v2_V_1972' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 48 [2/2] (0.71ns)   --->   "%v2_V_1973 = load i3 %mem_data_split_V_addr_3"   --->   Operation 48 'load' 'v2_V_1973' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 7 <SV = 5> <Delay = 0.71>
ST_7 : Operation 49 [1/2] (0.71ns)   --->   "%v2_V_1972 = load i3 %mem_data_split_V_addr_4"   --->   Operation 49 'load' 'v2_V_1972' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 50 [1/2] (0.71ns)   --->   "%v2_V_1973 = load i3 %mem_data_split_V_addr_3"   --->   Operation 50 'load' 'v2_V_1973' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 51 [2/2] (0.71ns)   --->   "%v2_V_1974 = load i3 %mem_data_split_V_addr_2"   --->   Operation 51 'load' 'v2_V_1974' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_7 : Operation 52 [2/2] (0.71ns)   --->   "%v1_V = load i3 %mem_data_split_V_addr_1"   --->   Operation 52 'load' 'v1_V' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 8 <SV = 6> <Delay = 2.35>
ST_8 : Operation 53 [1/2] (0.71ns)   --->   "%v2_V_1974 = load i3 %mem_data_split_V_addr_2"   --->   Operation 53 'load' 'v2_V_1974' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 54 [1/2] (0.71ns)   --->   "%v1_V = load i3 %mem_data_split_V_addr_1"   --->   Operation 54 'load' 'v1_V' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64, i64 %v1_V, i64 %v2_V_1974, i64 %v2_V_1973, i64 %v2_V_1972, i64 %v2_V_1971, i64 %v2_V_1970, i64 %v2_V_1969, i64 %v2_V"   --->   Operation 55 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i12 %i_V"   --->   Operation 56 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i512 %C, i64 0, i64 %zext_ln534" [./dut.cpp:11781]   --->   Operation 57 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.64ns)   --->   "%store_ln11781 = store i512 %p_Result_s, i12 %C_addr" [./dut.cpp:11781]   --->   Operation 58 'store' 'store_ln11781' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 4096> <RAM>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_0_x1135]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 000000000]
mem_data_split_V        (alloca           ) [ 001111111]
mem_data_split_V_addr_1 (getelementptr    ) [ 001111111]
mem_data_split_V_addr_2 (getelementptr    ) [ 001111111]
mem_data_split_V_addr_3 (getelementptr    ) [ 001111111]
mem_data_split_V_addr_4 (getelementptr    ) [ 001111111]
mem_data_split_V_addr_5 (getelementptr    ) [ 001111111]
mem_data_split_V_addr_6 (getelementptr    ) [ 001111111]
mem_data_split_V_addr_7 (getelementptr    ) [ 001111111]
mem_data_split_V_addr_8 (getelementptr    ) [ 001111111]
br_ln11772              (br               ) [ 011111111]
i_V                     (phi              ) [ 001111111]
i_V_2                   (add              ) [ 011111111]
icmp_ln11772            (icmp             ) [ 001111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000]
br_ln11772              (br               ) [ 000000000]
specloopname_ln11775    (specloopname     ) [ 000000000]
br_ln11776              (br               ) [ 001111111]
ret_ln11783             (ret              ) [ 000000000]
p_V                     (phi              ) [ 000100000]
add_ln691               (add              ) [ 001111111]
zext_ln878              (zext             ) [ 000010000]
icmp_ln878              (icmp             ) [ 001111111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000]
br_ln11776              (br               ) [ 000000000]
specloopname_ln0        (specloopname     ) [ 000000000]
tmp_82                  (read             ) [ 000000000]
mem_data_split_V_addr   (getelementptr    ) [ 000000000]
store_ln11778           (store            ) [ 000000000]
br_ln0                  (br               ) [ 001111111]
v2_V                    (load             ) [ 000000111]
v2_V_1969               (load             ) [ 000000111]
v2_V_1970               (load             ) [ 000000011]
v2_V_1971               (load             ) [ 000000011]
v2_V_1972               (load             ) [ 000000001]
v2_V_1973               (load             ) [ 000000001]
v2_V_1974               (load             ) [ 000000000]
v1_V                    (load             ) [ 000000000]
p_Result_s              (bitconcatenate   ) [ 000000000]
zext_ln534              (zext             ) [ 000000000]
C_addr                  (getelementptr    ) [ 000000000]
store_ln11781           (store            ) [ 000000000]
br_ln0                  (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_0_x1135">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0_x1135"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_649"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1225"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1150"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1471"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i64.i64.i64.i64.i64.i64.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="mem_data_split_V_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_data_split_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_82_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_82/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mem_data_split_V_addr_1_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="mem_data_split_V_addr_2_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="mem_data_split_V_addr_3_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="mem_data_split_V_addr_4_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr_4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mem_data_split_V_addr_5_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr_5/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="mem_data_split_V_addr_6_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="3" slack="0"/>
<pin id="110" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr_6/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mem_data_split_V_addr_7_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr_7/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mem_data_split_V_addr_8_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr_8/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2"/>
<pin id="135" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="136" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="64" slack="0"/>
<pin id="138" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="v2_V/3 v2_V_1969/3 store_ln11778/4 v2_V_1970/5 v2_V_1971/5 v2_V_1972/6 v2_V_1973/6 v2_V_1974/7 v1_V/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="mem_data_split_V_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="1"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_data_split_V_addr/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="C_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="512" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="12" slack="0"/>
<pin id="151" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/8 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln11781_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="0" index="1" bw="512" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="512" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11781/8 "/>
</bind>
</comp>

<comp id="160" class="1005" name="i_V_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="1"/>
<pin id="162" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_V (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_V_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="12" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="p_V_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="1"/>
<pin id="174" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_V (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_V_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_V/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_V_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln11772_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="12" slack="0"/>
<pin id="191" dir="0" index="1" bw="12" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11772/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln691_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln878_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln878_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="p_Result_s_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="512" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="0" index="2" bw="64" slack="0"/>
<pin id="215" dir="0" index="3" bw="64" slack="1"/>
<pin id="216" dir="0" index="4" bw="64" slack="1"/>
<pin id="217" dir="0" index="5" bw="64" slack="2"/>
<pin id="218" dir="0" index="6" bw="64" slack="2"/>
<pin id="219" dir="0" index="7" bw="64" slack="3"/>
<pin id="220" dir="0" index="8" bw="64" slack="3"/>
<pin id="221" dir="1" index="9" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln534_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="5"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/8 "/>
</bind>
</comp>

<comp id="231" class="1005" name="mem_data_split_V_addr_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="5"/>
<pin id="233" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="mem_data_split_V_addr_1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="mem_data_split_V_addr_2_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="5"/>
<pin id="238" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="mem_data_split_V_addr_2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="mem_data_split_V_addr_3_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="4"/>
<pin id="243" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="mem_data_split_V_addr_3 "/>
</bind>
</comp>

<comp id="246" class="1005" name="mem_data_split_V_addr_4_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="4"/>
<pin id="248" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="mem_data_split_V_addr_4 "/>
</bind>
</comp>

<comp id="251" class="1005" name="mem_data_split_V_addr_5_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="3" slack="3"/>
<pin id="253" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="mem_data_split_V_addr_5 "/>
</bind>
</comp>

<comp id="256" class="1005" name="mem_data_split_V_addr_6_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="3"/>
<pin id="258" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="mem_data_split_V_addr_6 "/>
</bind>
</comp>

<comp id="261" class="1005" name="mem_data_split_V_addr_7_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="2"/>
<pin id="263" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="mem_data_split_V_addr_7 "/>
</bind>
</comp>

<comp id="266" class="1005" name="mem_data_split_V_addr_8_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="2"/>
<pin id="268" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="mem_data_split_V_addr_8 "/>
</bind>
</comp>

<comp id="271" class="1005" name="i_V_2_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="0"/>
<pin id="273" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_V_2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="add_ln691_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="0"/>
<pin id="281" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="284" class="1005" name="zext_ln878_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln878 "/>
</bind>
</comp>

<comp id="292" class="1005" name="v2_V_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="3"/>
<pin id="294" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="297" class="1005" name="v2_V_1969_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="3"/>
<pin id="299" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="v2_V_1969 "/>
</bind>
</comp>

<comp id="302" class="1005" name="v2_V_1970_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="2"/>
<pin id="304" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v2_V_1970 "/>
</bind>
</comp>

<comp id="307" class="1005" name="v2_V_1971_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="2"/>
<pin id="309" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v2_V_1971 "/>
</bind>
</comp>

<comp id="312" class="1005" name="v2_V_1972_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_1972 "/>
</bind>
</comp>

<comp id="317" class="1005" name="v2_V_1973_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v2_V_1973 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="52" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="56" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="56" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="56" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="56" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="56" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="24" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="56" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="56" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="56" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="60" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="164" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="30" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="164" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="176" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="176" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="176" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="223"><net_src comp="130" pin="7"/><net_sink comp="211" pin=1"/></net>

<net id="224"><net_src comp="130" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="225"><net_src comp="211" pin="9"/><net_sink comp="154" pin=1"/></net>

<net id="229"><net_src comp="160" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="234"><net_src comp="66" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="239"><net_src comp="74" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="244"><net_src comp="82" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="249"><net_src comp="90" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="254"><net_src comp="98" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="259"><net_src comp="106" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="264"><net_src comp="114" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="269"><net_src comp="122" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="274"><net_src comp="183" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="282"><net_src comp="195" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="287"><net_src comp="201" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="295"><net_src comp="130" pin="7"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="211" pin=8"/></net>

<net id="300"><net_src comp="130" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="211" pin=7"/></net>

<net id="305"><net_src comp="130" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="211" pin=6"/></net>

<net id="310"><net_src comp="130" pin="7"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="211" pin=5"/></net>

<net id="315"><net_src comp="130" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="211" pin=4"/></net>

<net id="320"><net_src comp="130" pin="7"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="211" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {8 }
 - Input state : 
	Port: C_drain_IO_L3_out_x1 : fifo_C_drain_C_drain_IO_L2_out_0_x1135 | {4 }
	Port: C_drain_IO_L3_out_x1 : C | {}
  - Chain level:
	State 1
		mem_data_split_V_addr_1 : 1
		mem_data_split_V_addr_2 : 1
		mem_data_split_V_addr_3 : 1
		mem_data_split_V_addr_4 : 1
		mem_data_split_V_addr_5 : 1
		mem_data_split_V_addr_6 : 1
		mem_data_split_V_addr_7 : 1
		mem_data_split_V_addr_8 : 1
	State 2
		i_V_2 : 1
		icmp_ln11772 : 1
		br_ln11772 : 2
	State 3
		add_ln691 : 1
		zext_ln878 : 1
		icmp_ln878 : 1
		br_ln11776 : 2
	State 4
		store_ln11778 : 1
	State 5
	State 6
	State 7
	State 8
		p_Result_s : 1
		C_addr : 1
		store_ln11781 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |     i_V_2_fu_183    |    0    |    19   |
|          |   add_ln691_fu_195  |    0    |    12   |
|----------|---------------------|---------|---------|
|   icmp   | icmp_ln11772_fu_189 |    0    |    12   |
|          |  icmp_ln878_fu_205  |    0    |    9    |
|----------|---------------------|---------|---------|
|   read   |  tmp_82_read_fu_60  |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |  zext_ln878_fu_201  |    0    |    0    |
|          |  zext_ln534_fu_226  |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|  p_Result_s_fu_211  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    52   |
|----------|---------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|mem_data_split_V|    0   |   64   |   65   |
+----------------+--------+--------+--------+
|      Total     |    0   |   64   |   65   |
+----------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln691_reg_279       |    4   |
|         i_V_2_reg_271         |   12   |
|          i_V_reg_160          |   12   |
|mem_data_split_V_addr_1_reg_231|    3   |
|mem_data_split_V_addr_2_reg_236|    3   |
|mem_data_split_V_addr_3_reg_241|    3   |
|mem_data_split_V_addr_4_reg_246|    3   |
|mem_data_split_V_addr_5_reg_251|    3   |
|mem_data_split_V_addr_6_reg_256|    3   |
|mem_data_split_V_addr_7_reg_261|    3   |
|mem_data_split_V_addr_8_reg_266|    3   |
|          p_V_reg_172          |    4   |
|       v2_V_1969_reg_297       |   64   |
|       v2_V_1970_reg_302       |   64   |
|       v2_V_1971_reg_307       |   64   |
|       v2_V_1972_reg_312       |   64   |
|       v2_V_1973_reg_317       |   64   |
|          v2_V_reg_292         |   64   |
|       zext_ln878_reg_284      |   64   |
+-------------------------------+--------+
|             Total             |   504  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_130 |  p0  |   5  |   3  |   15   ||    26   |
| grp_access_fu_130 |  p2  |   4  |   0  |    0   ||    20   |
|    i_V_reg_160    |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   39   || 1.32529 ||    55   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   52   |
|   Memory  |    0   |    -   |   64   |   65   |
|Multiplexer|    -   |    1   |    -   |   55   |
|  Register |    -   |    -   |   504  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   568  |   172  |
+-----------+--------+--------+--------+--------+
