# do UART_FPGA_RX.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:56 on Apr 09,2020
# vlog -work work UART_FPGA_RX.vo 
# -- Compiling module UART_FPGA_RX
# 
# Top level modules:
# 	UART_FPGA_RX
# End time: 00:26:56 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:26:56 on Apr 09,2020
# vlog -work work Waveform8.vwf.vt 
# -- Compiling module UART_FPGA_RX_vlg_vec_tst
# 
# Top level modules:
# 	UART_FPGA_RX_vlg_vec_tst
# End time: 00:26:57 on Apr 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.UART_FPGA_RX_vlg_vec_tst 
# Start time: 00:26:57 on Apr 09,2020
# Loading work.UART_FPGA_RX_vlg_vec_tst
# Loading work.UART_FPGA_RX
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#25
# ** Note: $finish    : Waveform8.vwf.vt(50)
#    Time: 1 us  Iteration: 0  Instance: /UART_FPGA_RX_vlg_vec_tst
# End time: 00:26:57 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
