#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Apr  3 23:37:07 2021
# Process ID: 2535
# Current directory: /home/javier/workshop_litex/src/build/gateware
# Command line: vivado -mode batch -source soc_gpio.tcl
# Log file: /home/javier/workshop_litex/src/build/gateware/vivado.log
# Journal file: /home/javier/workshop_litex/src/build/gateware/vivado.jou
#-----------------------------------------------------------
source soc_gpio.tcl
# source "soc_gpio_route.tcl"
## create_project -force -name soc_gpio -part xc7z020-clg400-1
## set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
## add_files {imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}
## set_property library work [get_files {imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/workshop_litex/src/build/gateware/imports/home/javier/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:]
## add_files {imports/home/javier/workshop_litex/src/soc_gpio.v}
## set_property library work [get_files {imports/home/javier/workshop_litex/src/soc_gpio.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/workshop_litex/src/build/gateware/imports/home/javier/workshop_litex/src/soc_gpio.v:]
## add_files {soc_gpio.v}
## set_property library work [get_files {soc_gpio.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/javier/workshop_litex/src/build/gateware/soc_gpio.v:]
## read_xdc soc_gpio.xdc
## synth_design -top soc_gpio -part xc7z020-clg400-1
Command: synth_design -top soc_gpio -part xc7z020-clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2583 
ERROR: [Synth 8-2576] procedural assignment to a non-register SW_REG_storage is not permitted [/home/javier/workshop_litex/src/build/gateware/soc_gpio.v:1748]
ERROR: [Synth 8-2576] procedural assignment to a non-register SW_REG_storage is not permitted [/home/javier/workshop_litex/src/build/gateware/soc_gpio.v:1939]
INFO: [Synth 8-2350] module soc_gpio ignored due to previous errors [/home/javier/workshop_litex/src/build/gateware/soc_gpio.v:2]
Failed to read verilog '/home/javier/workshop_litex/src/build/gateware/soc_gpio.v'
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details

    while executing
"source "soc_gpio_route.tcl""
    (file "soc_gpio.tcl" line 1)
INFO: [Common 17-206] Exiting Vivado at Sat Apr  3 23:37:30 2021...
