// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
// Date        : Thu Mar 28 18:56:10 2019
// Host        : MIRICOLT001 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               E:/MINIZED_N3Z/minized_petalinux.srcs/sources_1/bd/minized_petalinux/ip/minized_petalinux_minized_demodulate_0_0/minized_petalinux_minized_demodulate_0_0_sim_netlist.v
// Design      : minized_petalinux_minized_demodulate_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z007sclg225-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "minized_petalinux_minized_demodulate_0_0,minized_demodulate,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "sysgen" *) 
(* x_core_info = "minized_demodulate,Vivado 2018.2.2" *) 
(* NotValidForBitStream *)
module minized_petalinux_minized_demodulate_0_0
   (adc_in,
    adc_trig,
    inputsignalselect,
    tx_high,
    rxfreq,
    btaudio,
    nobtsignal,
    audiostreamdata,
    audiostreamvalid,
    agcvalue,
    selectmonitorstream,
    clk,
    filterredsignal,
    strobe,
    pulse8khz,
    audiomonitorstream,
    counter8khz);
  (* x_interface_info = "xilinx.com:signal:data:1.0 adc_in DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME adc_in, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [15:0]adc_in;
  (* x_interface_info = "xilinx.com:signal:data:1.0 adc_trig DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME adc_trig, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]adc_trig;
  (* x_interface_info = "xilinx.com:signal:data:1.0 inputsignalselect DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME inputsignalselect, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [3:0]inputsignalselect;
  (* x_interface_info = "xilinx.com:signal:data:1.0 tx_high DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME tx_high, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]tx_high;
  (* x_interface_info = "xilinx.com:signal:data:1.0 rxfreq DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME rxfreq, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [15:0]rxfreq;
  (* x_interface_info = "xilinx.com:signal:data:1.0 btaudio DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME btaudio, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [15:0]btaudio;
  (* x_interface_info = "xilinx.com:signal:data:1.0 nobtsignal DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME nobtsignal, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]nobtsignal;
  (* x_interface_info = "xilinx.com:signal:data:1.0 audiostreamdata DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME audiostreamdata, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) input [15:0]audiostreamdata;
  (* x_interface_info = "xilinx.com:signal:data:1.0 audiostreamvalid DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME audiostreamvalid, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [0:0]audiostreamvalid;
  (* x_interface_info = "xilinx.com:signal:data:1.0 agcvalue DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME agcvalue, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 4} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [3:0]agcvalue;
  (* x_interface_info = "xilinx.com:signal:data:1.0 selectmonitorstream DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME selectmonitorstream, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) input [1:0]selectmonitorstream;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk, FREQ_HZ 65544871, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1" *) input clk;
  (* x_interface_info = "xilinx.com:signal:data:1.0 filterredsignal DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME filterredsignal, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 18} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}" *) output [17:0]filterredsignal;
  (* x_interface_info = "xilinx.com:signal:data:1.0 strobe DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME strobe, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) output [0:0]strobe;
  (* x_interface_info = "xilinx.com:signal:data:1.0 pulse8khz DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME pulse8khz, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) output [0:0]pulse8khz;
  (* x_interface_info = "xilinx.com:signal:data:1.0 audiomonitorstream DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME audiomonitorstream, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) output [15:0]audiomonitorstream;
  (* x_interface_info = "xilinx.com:signal:data:1.0 counter8khz DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME counter8khz, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 6} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}" *) output [5:0]counter8khz;

  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire [3:0]agcvalue;
  wire [15:0]audiomonitorstream;
  wire [15:0]audiostreamdata;
  wire [0:0]audiostreamvalid;
  wire [15:0]btaudio;
  wire clk;
  wire [5:0]counter8khz;
  wire [17:0]filterredsignal;
  wire [3:0]inputsignalselect;
  wire [0:0]nobtsignal;
  wire [0:0]pulse8khz;
  wire [15:0]rxfreq;
  wire [1:0]selectmonitorstream;
  wire [0:0]strobe;
  wire [0:0]tx_high;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate U0
       (.adc_in(adc_in),
        .adc_trig(adc_trig),
        .agcvalue(agcvalue),
        .audiomonitorstream(audiomonitorstream),
        .audiostreamdata(audiostreamdata),
        .audiostreamvalid(audiostreamvalid),
        .btaudio(btaudio),
        .clk(clk),
        .counter8khz(counter8khz),
        .filterredsignal(filterredsignal),
        .inputsignalselect(inputsignalselect),
        .nobtsignal(nobtsignal),
        .pulse8khz(pulse8khz),
        .rxfreq(rxfreq),
        .selectmonitorstream(selectmonitorstream),
        .strobe(strobe),
        .tx_high(tx_high));
endmodule

(* ORIG_REF_NAME = "minized_demodulate" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate
   (adc_in,
    adc_trig,
    inputsignalselect,
    tx_high,
    rxfreq,
    btaudio,
    nobtsignal,
    audiostreamdata,
    audiostreamvalid,
    agcvalue,
    selectmonitorstream,
    clk,
    filterredsignal,
    strobe,
    pulse8khz,
    audiomonitorstream,
    counter8khz);
  input [15:0]adc_in;
  input [0:0]adc_trig;
  input [3:0]inputsignalselect;
  input [0:0]tx_high;
  input [15:0]rxfreq;
  input [15:0]btaudio;
  input [0:0]nobtsignal;
  input [15:0]audiostreamdata;
  input [0:0]audiostreamvalid;
  input [3:0]agcvalue;
  input [1:0]selectmonitorstream;
  input clk;
  output [17:0]filterredsignal;
  output [0:0]strobe;
  output [0:0]pulse8khz;
  output [15:0]audiomonitorstream;
  output [5:0]counter8khz;

  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire [3:0]agcvalue;
  wire [15:0]audiomonitorstream;
  wire [15:0]audiostreamdata;
  wire [0:0]audiostreamvalid;
  wire [15:0]btaudio;
  wire clk;
  wire [5:0]counter8khz;
  wire [17:0]filterredsignal;
  wire [3:0]inputsignalselect;
  wire [0:0]nobtsignal;
  wire [0:0]pulse8khz;
  wire [15:0]rxfreq;
  wire [1:0]selectmonitorstream;
  wire [0:0]tx_high;

  assign strobe[0] = counter8khz[5];
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_struct minized_demodulate_struct
       (.CE(pulse8khz),
        .adc_in(adc_in),
        .adc_trig(adc_trig),
        .agcvalue(agcvalue),
        .audiomonitorstream(audiomonitorstream),
        .audiostreamdata(audiostreamdata),
        .audiostreamvalid(audiostreamvalid),
        .btaudio(btaudio),
        .clk(clk),
        .counter8khz(counter8khz),
        .filterredsignal(filterredsignal),
        .inputsignalselect(inputsignalselect),
        .nobtsignal(nobtsignal),
        .rxfreq(rxfreq),
        .selectmonitorstream(selectmonitorstream),
        .tx_high(tx_high));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_3lineto8way" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_3lineto8way
   (qspo,
    q,
    clk);
  output [7:0]qspo;
  input [2:0]q;
  input clk;

  wire clk;
  wire [2:0]q;
  wire [7:0]qspo;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist__parameterized0__xdcDup__1 rom
       (.clk(clk),
        .q(q),
        .qspo(qspo));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_3lineto8way_x0" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_3lineto8way_x0
   (qspo,
    E,
    d,
    clk,
    relational1_op_net,
    delay1_q_net,
    \qspo_int_reg[0] ,
    delay1_q_net_0);
  output [7:0]qspo;
  output [0:0]E;
  input [2:0]d;
  input clk;
  input relational1_op_net;
  input delay1_q_net;
  input [0:0]\qspo_int_reg[0] ;
  input delay1_q_net_0;

  wire [0:0]E;
  wire clk;
  wire [2:0]d;
  wire delay1_q_net;
  wire delay1_q_net_0;
  wire [7:0]qspo;
  wire [0:0]\qspo_int_reg[0] ;
  wire relational1_op_net;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist__parameterized0 rom
       (.E(E),
        .clk(clk),
        .d(d),
        .delay1_q_net(delay1_q_net),
        .delay1_q_net_0(delay1_q_net_0),
        .qspo(qspo),
        .\qspo_int_reg[0] (\qspo_int_reg[0] ),
        .relational1_op_net(relational1_op_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_agcandfilter1" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_agcandfilter1
   (\latency_pipe_5_26_reg[0] ,
    o,
    audiomonitorstream,
    clk,
    CE,
    tx_high,
    btaudio,
    audiostreamvalid,
    audiostreamdata,
    nobtsignal,
    \pipe_20_22_reg[0] ,
    \pipe_20_22_reg[0]_24_sp_1 ,
    \pipe_20_22_reg[0]_23_sp_1 ,
    \pipe_20_22_reg[0]_22_sp_1 ,
    \pipe_20_22_reg[0]_21_sp_1 ,
    \pipe_20_22_reg[0]_20_sp_1 ,
    agcvalue,
    selectmonitorstream);
  output \latency_pipe_5_26_reg[0] ;
  output [17:0]o;
  output [15:0]audiomonitorstream;
  input clk;
  input CE;
  input [0:0]tx_high;
  input [15:0]btaudio;
  input [0:0]audiostreamvalid;
  input [15:0]audiostreamdata;
  input [0:0]nobtsignal;
  input [24:0]\pipe_20_22_reg[0] ;
  input \pipe_20_22_reg[0]_24_sp_1 ;
  input \pipe_20_22_reg[0]_23_sp_1 ;
  input \pipe_20_22_reg[0]_22_sp_1 ;
  input \pipe_20_22_reg[0]_21_sp_1 ;
  input \pipe_20_22_reg[0]_20_sp_1 ;
  input [3:0]agcvalue;
  input [1:0]selectmonitorstream;

  wire CE;
  wire [3:0]agcvalue;
  wire [15:0]audiomonitorstream;
  wire [15:0]audiostreamdata;
  wire [0:0]audiostreamvalid;
  wire [15:0]btaudio;
  wire clk;
  wire [4:4]data0;
  wire data150;
  wire [15:0]data5;
  wire \latency_pipe_5_26_reg[0] ;
  wire logical_n_1;
  wire m1_n_0;
  wire m1_n_1;
  wire m1_n_2;
  wire m1_n_21;
  wire m1_n_22;
  wire m1_n_23;
  wire m1_n_24;
  wire m3_n_0;
  wire m3_n_1;
  wire m3_n_10;
  wire m3_n_11;
  wire m3_n_12;
  wire m3_n_13;
  wire m3_n_14;
  wire m3_n_15;
  wire m3_n_16;
  wire m3_n_17;
  wire m3_n_18;
  wire m3_n_19;
  wire m3_n_2;
  wire m3_n_20;
  wire m3_n_21;
  wire m3_n_22;
  wire m3_n_23;
  wire m3_n_24;
  wire m3_n_3;
  wire m3_n_4;
  wire m3_n_5;
  wire m3_n_6;
  wire m3_n_7;
  wire m3_n_8;
  wire m3_n_9;
  wire [15:0]mux1_y_net;
  wire [0:0]nobtsignal;
  wire [17:0]o;
  wire [24:0]\pipe_20_22_reg[0] ;
  wire \pipe_20_22_reg[0]_20_sn_1 ;
  wire \pipe_20_22_reg[0]_21_sn_1 ;
  wire \pipe_20_22_reg[0]_22_sn_1 ;
  wire \pipe_20_22_reg[0]_23_sn_1 ;
  wire \pipe_20_22_reg[0]_24_sn_1 ;
  wire [1:0]selectmonitorstream;
  wire [0:0]tx_high;

  assign \pipe_20_22_reg[0]_20_sn_1  = \pipe_20_22_reg[0]_20_sp_1 ;
  assign \pipe_20_22_reg[0]_21_sn_1  = \pipe_20_22_reg[0]_21_sp_1 ;
  assign \pipe_20_22_reg[0]_22_sn_1  = \pipe_20_22_reg[0]_22_sp_1 ;
  assign \pipe_20_22_reg[0]_23_sn_1  = \pipe_20_22_reg[0]_23_sp_1 ;
  assign \pipe_20_22_reg[0]_24_sn_1  = \pipe_20_22_reg[0]_24_sp_1 ;
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_filter1 filter1
       (.CE(CE),
        .Q(mux1_y_net),
        .clk(clk),
        .o(o),
        .tx_high(tx_high));
  minized_petalinux_minized_demodulate_0_0_sysgen_logical_622c03a89a logical
       (.btaudio(btaudio[15]),
        .clk(clk),
        .nobtsignal(nobtsignal),
        .\pipe_16_22_reg[0][20] (\latency_pipe_5_26_reg[0] ),
        .\pipe_16_22_reg[0][20]_0 (logical_n_1),
        .tx_high(tx_high));
  minized_petalinux_minized_demodulate_0_0_sysgen_mux_2508bd7f35 m1
       (.Q({m3_n_5,m3_n_6,m3_n_7,m3_n_8,m3_n_9,m3_n_10,m3_n_11,m3_n_12,m3_n_13,m3_n_14,m3_n_15,m3_n_16,m3_n_17,m3_n_18,m3_n_19}),
        .audiostreamdata(audiostreamdata),
        .audiostreamvalid(audiostreamvalid),
        .clk(clk),
        .data0(data0),
        .data150(data150),
        .data5(data5[3:0]),
        .\pipe_16_22_reg[0][0]_0 (m3_n_24),
        .\pipe_16_22_reg[0][1]_0 (m3_n_23),
        .\pipe_16_22_reg[0][20]_0 (m3_n_4),
        .\pipe_16_22_reg[0][21]_0 (m3_n_3),
        .\pipe_16_22_reg[0][22]_0 (m3_n_2),
        .\pipe_16_22_reg[0][23]_0 (m3_n_1),
        .\pipe_16_22_reg[0][24]_0 (m3_n_0),
        .\pipe_16_22_reg[0][2]_0 (m3_n_22),
        .\pipe_16_22_reg[0][3]_0 (m3_n_21),
        .\pipe_16_22_reg[0][4]_0 (m3_n_20),
        .\pipe_44_22_reg[0][12] ({m1_n_0,m1_n_1,m1_n_2,data5[15:4]}),
        .\pipe_44_22_reg[0][12]_0 (m1_n_21),
        .\pipe_44_22_reg[0][12]_1 (m1_n_22),
        .\pipe_44_22_reg[0][12]_2 (m1_n_23),
        .\pipe_44_22_reg[0][12]_3 (m1_n_24));
  minized_petalinux_minized_demodulate_0_0_sysgen_mux_2508bd7f35_54 m3
       (.Q({m3_n_5,m3_n_6,m3_n_7,m3_n_8,m3_n_9,m3_n_10,m3_n_11,m3_n_12,m3_n_13,m3_n_14,m3_n_15,m3_n_16,m3_n_17,m3_n_18,m3_n_19}),
        .audiostreamvalid(audiostreamvalid),
        .btaudio(btaudio[14:0]),
        .clk(clk),
        .\latency_pipe_5_26_reg[0][0] (logical_n_1),
        .\latency_pipe_5_26_reg[0][0]_0 (\latency_pipe_5_26_reg[0] ),
        .\pipe_16_22_reg[0][0]_0 (m3_n_24),
        .\pipe_16_22_reg[0][1]_0 (m3_n_23),
        .\pipe_16_22_reg[0][20]_0 (m3_n_4),
        .\pipe_16_22_reg[0][21]_0 (m3_n_3),
        .\pipe_16_22_reg[0][22]_0 (m3_n_2),
        .\pipe_16_22_reg[0][23]_0 (m3_n_1),
        .\pipe_16_22_reg[0][24]_0 (m3_n_0),
        .\pipe_16_22_reg[0][2]_0 (m3_n_22),
        .\pipe_16_22_reg[0][3]_0 (m3_n_21),
        .\pipe_16_22_reg[0][4]_0 (m3_n_20),
        .\pipe_20_22_reg[0] (\pipe_20_22_reg[0] [19:0]),
        .\pipe_20_22_reg[0][20] (\pipe_20_22_reg[0]_20_sn_1 ),
        .\pipe_20_22_reg[0][21] (\pipe_20_22_reg[0]_21_sn_1 ),
        .\pipe_20_22_reg[0][22] (\pipe_20_22_reg[0]_22_sn_1 ),
        .\pipe_20_22_reg[0][23] (\pipe_20_22_reg[0]_23_sn_1 ),
        .\pipe_20_22_reg[0][24] (\pipe_20_22_reg[0]_24_sn_1 ));
  minized_petalinux_minized_demodulate_0_0_sysgen_mux_51cbab73f4 mux1
       (.Q(mux1_y_net),
        .agcvalue(agcvalue),
        .clk(clk),
        .data0(data0),
        .data150(data150),
        .data5(data5),
        .\pipe_16_22_reg[0][19] ({m1_n_0,m1_n_1,m1_n_2}),
        .\pipe_16_22_reg[0][20] (m1_n_24),
        .\pipe_16_22_reg[0][21] (m1_n_23),
        .\pipe_16_22_reg[0][22] (m1_n_22),
        .\pipe_16_22_reg[0][23] (m1_n_21));
  minized_petalinux_minized_demodulate_0_0_sysgen_mux_d6a7a9af27 mux2
       (.Q(mux1_y_net),
        .audiomonitorstream(audiomonitorstream),
        .clk(clk),
        .o(o[15:0]),
        .\pipe_20_22_reg[0] (\pipe_20_22_reg[0] [24:9]),
        .selectmonitorstream(selectmonitorstream));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i0,blk_mem_gen_v8_4_1,{}" *) (* ORIG_REF_NAME = "minized_demodulate_blk_mem_gen_i0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i0
   (clka,
    ena,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [9:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [17:0]douta;

  wire [9:0]addra;
  wire clka;
  wire [17:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [17:0]NLW_U0_doutb_UNCONNECTED;
  wire [9:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [17:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "10" *) 
  (* C_ADDRB_WIDTH = "10" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.3964 mW" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i0.mem" *) 
  (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i0.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "1024" *) 
  (* C_READ_DEPTH_B = "1024" *) 
  (* C_READ_WIDTH_A = "18" *) 
  (* C_READ_WIDTH_B = "18" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "1024" *) 
  (* C_WRITE_DEPTH_B = "1024" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "18" *) 
  (* C_WRITE_WIDTH_B = "18" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_family = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[17:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[9:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[9:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[17:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i1,blk_mem_gen_v8_4_1,{}" *) (* ORIG_REF_NAME = "minized_demodulate_blk_mem_gen_i1" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i1
   (clka,
    ena,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [12:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [15:0]douta;

  wire [12:0]addra;
  wire clka;
  wire [15:0]douta;
  wire ena;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [15:0]NLW_U0_doutb_UNCONNECTED;
  wire [12:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [12:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [15:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "13" *) 
  (* C_ADDRB_WIDTH = "13" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "4" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.652799 mW" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i1.mem" *) 
  (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i1.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "8192" *) 
  (* C_READ_DEPTH_B = "8192" *) 
  (* C_READ_WIDTH_A = "16" *) 
  (* C_READ_WIDTH_B = "16" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "8192" *) 
  (* C_WRITE_DEPTH_B = "8192" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "16" *) 
  (* C_WRITE_WIDTH_B = "16" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_family = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[15:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[12:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[12:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[15:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i2,blk_mem_gen_v8_4_1,{}" *) (* ORIG_REF_NAME = "minized_demodulate_blk_mem_gen_i2" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i2
   (clka,
    ena,
    wea,
    addra,
    dina,
    douta,
    clkb,
    enb,
    web,
    addrb,
    dinb,
    doutb);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [9:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [15:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [15:0]douta;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER" *) input clkb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB EN" *) input enb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB WE" *) input [0:0]web;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR" *) input [9:0]addrb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN" *) input [15:0]dinb;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT" *) output [15:0]doutb;

  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [9:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [15:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "10" *) 
  (* C_ADDRB_WIDTH = "10" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "1" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "0" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.0361 mW" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "1" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i2.mem" *) 
  (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i2.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "2" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "1024" *) 
  (* C_READ_DEPTH_B = "1024" *) 
  (* C_READ_WIDTH_A = "16" *) 
  (* C_READ_WIDTH_B = "16" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "1024" *) 
  (* C_WRITE_DEPTH_B = "1024" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "16" *) 
  (* C_WRITE_WIDTH_B = "16" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_family = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(enb),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[9:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[9:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[15:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(web));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i3,blk_mem_gen_v8_4_1,{}" *) (* ORIG_REF_NAME = "minized_demodulate_blk_mem_gen_i3" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i3
   (clka,
    ena,
    wea,
    addra,
    dina,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA EN" *) input ena;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [24:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [24:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [24:0]dina;
  wire [24:0]douta;
  wire ena;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [24:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [24:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "3" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     8.185325 mW" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "1" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i3.mem" *) 
  (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i3.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4096" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_WIDTH_A = "25" *) 
  (* C_READ_WIDTH_B = "25" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4096" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "READ_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "25" *) 
  (* C_WRITE_WIDTH_B = "25" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_family = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[24:0]),
        .eccpipece(1'b0),
        .ena(ena),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[24:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_addsub_v12_0_i0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i0
   (A,
    B,
    ADD,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [18:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [18:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 add_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME add_intf, LAYERED_METADATA undef" *) input ADD;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [18:0]S;

  wire [18:0]A;
  wire ADD;
  wire [18:0]B;
  wire [18:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "19" *) 
  (* c_add_mode = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "0000000000000000000" *) 
  (* c_b_width = "19" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "19" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11 U0
       (.A(A),
        .ADD(ADD),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_addsub_v12_0_i1" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i1
   (A,
    B,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [8:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [8:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [8:0]S;

  wire [8:0]A;
  wire [8:0]B;
  wire [8:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "9" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "000000000" *) 
  (* c_b_width = "9" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "9" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i2,c_addsub_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_addsub_v12_0_i2" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i2
   (A,
    B,
    ADD,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [25:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [25:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 add_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME add_intf, LAYERED_METADATA undef" *) input ADD;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [25:0]S;

  wire [25:0]A;
  wire ADD;
  wire [25:0]B;
  wire [25:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "26" *) 
  (* c_add_mode = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "00000000000000000000000000" *) 
  (* c_b_width = "26" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "26" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1 U0
       (.A(A),
        .ADD(ADD),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i3,c_addsub_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_addsub_v12_0_i3" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i3
   (A,
    B,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [3:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [3:0]S;

  wire [3:0]A;
  wire [3:0]B;
  wire [3:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "4" *) 
  (* c_add_mode = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "0000" *) 
  (* c_b_width = "4" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "4" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i4,c_addsub_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_addsub_v12_0_i4" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i4
   (A,
    B,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [3:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [3:0]B;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [3:0]S;

  wire [3:0]A;
  wire [3:0]B;
  wire [3:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "4" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "0000" *) 
  (* c_b_width = "4" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "4" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b1),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_addsub_v12_0_i5" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5
   (A,
    B,
    CLK,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [17:0]S;

  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [17:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "000000000000000000" *) 
  (* c_b_width = "18" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "18" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_addsub_v12_0_i5" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__1
   (A,
    B,
    CLK,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [17:0]S;

  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [17:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "000000000000000000" *) 
  (* c_b_width = "18" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "18" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_addsub_v12_0_i5" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__2
   (A,
    B,
    CLK,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [17:0]S;

  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [17:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "000000000000000000" *) 
  (* c_b_width = "18" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "18" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i6,c_addsub_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_addsub_v12_0_i6" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i6
   (A,
    B,
    CLK,
    CE,
    S);
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [19:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [19:0]B;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF s_intf:c_out_intf:sinit_intf:sset_intf:bypass_intf:c_in_intf:add_intf:b_intf:a_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 s_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME s_intf, LAYERED_METADATA undef" *) output [19:0]S;

  wire [19:0]A;
  wire [19:0]B;
  wire CE;
  wire CLK;
  wire [19:0]S;
  wire NLW_U0_C_OUT_UNCONNECTED;

  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "20" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "00000000000000000000" *) 
  (* c_b_width = "20" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "20" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9 U0
       (.A(A),
        .ADD(1'b1),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_U0_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i0,c_counter_binary_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_counter_binary_v12_0_i0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i0
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [12:0]Q;

  wire CE;
  wire CLK;
  wire [12:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "13" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i1,c_counter_binary_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_counter_binary_v12_0_i1" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [7:0]Q;

  wire CE;
  wire CLK;
  wire [7:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "8" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i1,c_counter_binary_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_counter_binary_v12_0_i1" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1__2
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [7:0]Q;

  wire CE;
  wire CLK;
  wire [7:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "8" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i2,c_counter_binary_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_counter_binary_v12_0_i2" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i2
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [4:0]Q;

  wire CE;
  wire CLK;
  wire [4:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "5" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i3,c_counter_binary_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_counter_binary_v12_0_i3" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i3
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [5:0]Q;

  wire CE;
  wire CLK;
  wire [5:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "6" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i4,c_counter_binary_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_counter_binary_v12_0_i4" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [2:0]Q;

  wire CE;
  wire CLK;
  wire [2:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "3" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i4,c_counter_binary_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_counter_binary_v12_0_i4" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4__2
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [2:0]Q;

  wire CE;
  wire CLK;
  wire [2:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "3" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i5,c_counter_binary_v12_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_c_counter_binary_v12_0_i5" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i5
   (CLK,
    CE,
    SINIT,
    Q);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:data:1.0 sinit_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME sinit_intf, LAYERED_METADATA undef" *) input SINIT;
  (* x_interface_info = "xilinx.com:signal:data:1.0 q_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME q_intf, LAYERED_METADATA undef" *) output [11:0]Q;

  wire CE;
  wire CLK;
  wire [11:0]Q;
  wire SINIT;
  wire NLW_U0_THRESH0_UNCONNECTED;

  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "12" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7 U0
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_U0_THRESH0_UNCONNECTED),
        .UP(1'b1));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_ctrlbitsequenceaddress" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_ctrlbitsequenceaddress
   (Q,
    clk,
    adc_trig);
  output [4:0]Q;
  input clk;
  input [0:0]adc_trig;

  wire [4:0]Q;
  wire [0:0]adc_trig;
  wire clk;
  wire register3_q_net;
  wire relational_op_net;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized0 counter2
       (.Q(Q),
        .SINIT(register3_q_net),
        .clk(clk));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister_51 register3
       (.SINIT(register3_q_net),
        .adc_trig(adc_trig),
        .clk(clk),
        .relational_op_net(relational_op_net));
  minized_petalinux_minized_demodulate_0_0_sysgen_relational_76a291a9bc relational
       (.Q(Q),
        .clk(clk),
        .relational_op_net(relational_op_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_ctrlsequencer" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_ctrlsequencer
   (qspo,
    D,
    ADD,
    Q,
    clk,
    S);
  output [7:0]qspo;
  output [0:0]D;
  output ADD;
  input [4:0]Q;
  input clk;
  input [0:0]S;

  wire ADD;
  wire [0:0]D;
  wire [4:0]Q;
  wire [0:0]S;
  wire clk;
  wire [7:0]qspo;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist ctrlbitsequence
       (.ADD(ADD),
        .D(D),
        .Q(Q),
        .S(S),
        .clk(clk),
        .qspo(qspo));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_delayhalfsec" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_delayhalfsec
   (out1,
    clk,
    CE,
    in1);
  output [24:0]out1;
  input clk;
  input CE;
  input [24:0]in1;

  wire CE;
  wire clk;
  wire [11:0]counter1_op_net;
  wire [24:0]in1;
  wire [24:0]out1;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized3 counter1
       (.CE(CE),
        .Q(counter1_op_net),
        .clk(clk));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlspram single_port_ram
       (.CE(CE),
        .Q(counter1_op_net),
        .clk(clk),
        .in1(in1),
        .out1(out1));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_demodulationssb1" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_demodulationssb1
   (d,
    Q,
    audiomonitorstream,
    filterredsignal,
    inputsignalselect,
    btaudio,
    audiostreamvalid,
    audiostreamdata,
    nobtsignal,
    tx_high,
    clk,
    adc_trig,
    adc_in,
    agcvalue,
    rxfreq,
    selectmonitorstream);
  output [0:0]d;
  output [5:0]Q;
  output [15:0]audiomonitorstream;
  output [17:0]filterredsignal;
  input [3:0]inputsignalselect;
  input [15:0]btaudio;
  input [0:0]audiostreamvalid;
  input [15:0]audiostreamdata;
  input [0:0]nobtsignal;
  input [0:0]tx_high;
  input clk;
  input [0:0]adc_trig;
  input [15:0]adc_in;
  input [3:0]agcvalue;
  input [15:0]rxfreq;
  input [1:0]selectmonitorstream;

  wire [5:0]Q;
  wire [23:16]accum_reg_39_23_reg;
  wire [24:0]\accumulator2/accum_reg_39_23_reg ;
  wire [24:0]\accumulator3/accum_reg_39_23_reg ;
  wire [24:0]\accumulator4/accum_reg_39_23_reg ;
  wire [24:0]\accumulator5/accum_reg_39_23_reg ;
  wire [24:0]\accumulator6/accum_reg_39_23_reg ;
  wire [24:0]\accumulator7/accum_reg_39_23_reg ;
  wire [24:0]\accumulator8/accum_reg_39_23_reg ;
  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire add;
  wire [17:0]addsub_s_net;
  wire [24:0]addsub_s_net_x0;
  wire [2:2]addsub_s_net_x1;
  wire [3:0]agcvalue;
  wire [15:0]audiomonitorstream;
  wire [15:0]audiostreamdata;
  wire [0:0]audiostreamvalid;
  wire bitbasher_m1_net;
  wire [1:0]bitbasher_m2_net;
  wire [15:0]btaudio;
  wire clk;
  wire [17:0]cmult_p_net;
  wire convert1_dout_net_x0;
  wire convert2_dout_net_x0;
  wire convert3_dout_net_x0;
  wire convert4_dout_net;
  wire convert_dout_net_x0;
  wire [2:0]counter1_op_net;
  wire [4:0]counter2_op_net;
  wire [2:0]counter2_op_net_x0;
  wire [12:0]counter_op_net;
  wire ctrlsequencer_n_8;
  wire [0:0]d;
  wire delay1_q_net;
  wire delay1_q_net_0;
  wire delay1_q_net_1;
  wire delay_q_net;
  wire [17:0]filterredsignal;
  wire filterstreamintegration_n_208;
  wire filterstreamintegration_n_209;
  wire filterstreamintegration_n_210;
  wire filterstreamintegration_n_211;
  wire filterstreamintegration_n_212;
  wire filterstreamintegration_n_213;
  wire filterstreamintegration_n_214;
  wire filterstreamintegration_n_215;
  wire filterstreamintegration_n_216;
  wire filterstreamintegration_n_217;
  wire filterstreamintegration_n_218;
  wire filterstreamintegration_n_219;
  wire filterstreamintegration_n_220;
  wire filterstreamintegration_n_221;
  wire filterstreamintegration_n_222;
  wire filterstreamintegration_n_223;
  wire filterstreamintegration_n_224;
  wire filterstreamintegration_n_225;
  wire filterstreamintegration_n_226;
  wire filterstreamintegration_n_227;
  wire filterstreamintegration_n_228;
  wire filterstreamintegration_n_229;
  wire filterstreamintegration_n_230;
  wire filterstreamintegration_n_231;
  wire filterstreamintegration_n_232;
  wire [3:0]inputsignalselect;
  wire \latency_pipe_5_26_reg[0] ;
  wire logical1_y_net_x0;
  wire logical2_y_net_x0;
  wire logical3_y_net_x0;
  wire logical4_y_net_x0;
  wire logical5_y_net_x0;
  wire logical6_y_net_x0;
  wire logical7_y_net;
  wire [17:0]lut_data_net;
  wire [8:0]m1_y_net;
  wire [17:0]m2_y_net;
  wire m3_n_0;
  wire m3_n_26;
  wire m3_n_27;
  wire m3_n_28;
  wire m3_n_29;
  wire [17:0]mult_p_net;
  wire mux1_n_0;
  wire mux1_n_1;
  wire mux1_n_10;
  wire mux1_n_11;
  wire mux1_n_12;
  wire mux1_n_13;
  wire mux1_n_14;
  wire mux1_n_15;
  wire mux1_n_2;
  wire mux1_n_3;
  wire mux1_n_4;
  wire mux1_n_5;
  wire mux1_n_6;
  wire mux1_n_7;
  wire mux1_n_8;
  wire mux1_n_9;
  wire [0:0]nobtsignal;
  wire [24:0]\pipe_20_22_reg[0] ;
  wire [17:0]register1_q_net;
  wire register2_n_100;
  wire register2_n_101;
  wire register2_n_102;
  wire register2_n_103;
  wire register2_n_104;
  wire register2_n_105;
  wire register2_n_106;
  wire register2_n_107;
  wire register2_n_108;
  wire register2_n_109;
  wire register2_n_110;
  wire register2_n_111;
  wire register2_n_112;
  wire register2_n_113;
  wire register2_n_114;
  wire register2_n_115;
  wire register2_n_116;
  wire register2_n_117;
  wire register2_n_118;
  wire register2_n_119;
  wire register2_n_120;
  wire register2_n_121;
  wire register2_n_122;
  wire register2_n_123;
  wire register2_n_124;
  wire register2_n_125;
  wire register2_n_126;
  wire register2_n_127;
  wire register2_n_128;
  wire register2_n_129;
  wire register2_n_130;
  wire register2_n_131;
  wire register2_n_132;
  wire register2_n_133;
  wire register2_n_134;
  wire register2_n_135;
  wire register2_n_136;
  wire register2_n_137;
  wire register2_n_138;
  wire register2_n_139;
  wire register2_n_140;
  wire register2_n_141;
  wire register2_n_142;
  wire register2_n_143;
  wire register2_n_144;
  wire register2_n_145;
  wire register2_n_146;
  wire register2_n_147;
  wire register2_n_148;
  wire register2_n_149;
  wire register2_n_150;
  wire register2_n_151;
  wire register2_n_152;
  wire register2_n_153;
  wire register2_n_154;
  wire register2_n_155;
  wire register2_n_156;
  wire register2_n_157;
  wire register2_n_158;
  wire register2_n_159;
  wire register2_n_160;
  wire register2_n_161;
  wire register2_n_162;
  wire register2_n_163;
  wire register2_n_164;
  wire register2_n_165;
  wire register2_n_166;
  wire register2_n_167;
  wire register2_n_168;
  wire register2_n_169;
  wire register2_n_170;
  wire register2_n_171;
  wire register2_n_172;
  wire register2_n_173;
  wire register2_n_174;
  wire register2_n_175;
  wire register2_n_176;
  wire register2_n_177;
  wire register2_n_178;
  wire register2_n_179;
  wire register2_n_18;
  wire register2_n_180;
  wire register2_n_181;
  wire register2_n_182;
  wire register2_n_183;
  wire register2_n_184;
  wire register2_n_185;
  wire register2_n_186;
  wire register2_n_187;
  wire register2_n_188;
  wire register2_n_189;
  wire register2_n_19;
  wire register2_n_190;
  wire register2_n_191;
  wire register2_n_192;
  wire register2_n_20;
  wire register2_n_21;
  wire register2_n_22;
  wire register2_n_23;
  wire register2_n_24;
  wire register2_n_25;
  wire register2_n_26;
  wire register2_n_27;
  wire register2_n_28;
  wire register2_n_29;
  wire register2_n_30;
  wire register2_n_31;
  wire register2_n_32;
  wire register2_n_33;
  wire register2_n_34;
  wire register2_n_35;
  wire register2_n_36;
  wire register2_n_37;
  wire register2_n_38;
  wire register2_n_39;
  wire register2_n_40;
  wire register2_n_41;
  wire register2_n_42;
  wire register2_n_43;
  wire register2_n_44;
  wire register2_n_45;
  wire register2_n_46;
  wire register2_n_47;
  wire register2_n_48;
  wire register2_n_49;
  wire register2_n_50;
  wire register2_n_51;
  wire register2_n_52;
  wire register2_n_53;
  wire register2_n_54;
  wire register2_n_55;
  wire register2_n_56;
  wire register2_n_57;
  wire register2_n_58;
  wire register2_n_59;
  wire register2_n_60;
  wire register2_n_61;
  wire register2_n_62;
  wire register2_n_63;
  wire register2_n_64;
  wire register2_n_65;
  wire register2_n_66;
  wire register2_n_67;
  wire register2_n_68;
  wire register2_n_69;
  wire register2_n_70;
  wire register2_n_71;
  wire register2_n_72;
  wire register2_n_73;
  wire register2_n_74;
  wire register2_n_75;
  wire register2_n_76;
  wire register2_n_77;
  wire register2_n_78;
  wire register2_n_79;
  wire register2_n_80;
  wire register2_n_81;
  wire register2_n_82;
  wire register2_n_83;
  wire register2_n_84;
  wire register2_n_85;
  wire register2_n_86;
  wire register2_n_87;
  wire register2_n_88;
  wire register2_n_89;
  wire register2_n_90;
  wire register2_n_91;
  wire register2_n_92;
  wire register2_n_93;
  wire register2_n_94;
  wire register2_n_95;
  wire register2_n_96;
  wire register2_n_97;
  wire register2_n_98;
  wire register2_n_99;
  wire [17:0]register2_q_net;
  wire [17:0]register3_q_net;
  wire [17:0]register4_q_net;
  wire [17:0]register_q_net;
  wire [17:0]register_q_net_x0;
  wire relational1_op_net;
  wire [15:0]rom_data_net;
  wire [15:0]rxfreq;
  wire [1:0]selectmonitorstream;
  wire [24:0]single_port_ram_data_out_net;
  wire streamcontrol1_n_15;
  wire streamcontrol1_n_17;
  wire streamcontrol1_n_18;
  wire streamcontrol1_n_19;
  wire streamcontrol1_n_20;
  wire streamcontrol1_n_21;
  wire streamcontrol1_n_22;
  wire streamcontrol1_n_23;
  wire streamcontrol1_n_24;
  wire streamcontrol1_n_25;
  wire streamcontrol1_n_26;
  wire streamcontrol1_n_27;
  wire streamcontrol1_n_28;
  wire streamcontrol1_n_29;
  wire streamcontrol1_n_30;
  wire streamcontrol1_n_31;
  wire streamcontrol1_n_32;
  wire streamcontrol1_n_33;
  wire streamcontrol1_n_34;
  wire streamcontrol1_n_35;
  wire streamcontrol1_n_36;
  wire streamcontrol1_n_37;
  wire streamcontrol1_n_38;
  wire streamcontrol1_n_39;
  wire streamcontrol1_n_40;
  wire streamcontrol1_n_41;
  wire streamcontrol1_n_49;
  wire streamcontrol1_n_50;
  wire streamcontrol1_n_51;
  wire streamcontrol1_n_52;
  wire streamcontrol1_n_53;
  wire streamcontrol1_n_54;
  wire streamcontrol1_n_55;
  wire streamcontrol1_n_56;
  wire subsystem_n_0;
  wire subsystem_n_1;
  wire subsystem_n_10;
  wire subsystem_n_11;
  wire subsystem_n_12;
  wire subsystem_n_13;
  wire subsystem_n_14;
  wire subsystem_n_15;
  wire subsystem_n_2;
  wire subsystem_n_3;
  wire subsystem_n_4;
  wire subsystem_n_5;
  wire subsystem_n_6;
  wire subsystem_n_7;
  wire subsystem_n_8;
  wire subsystem_n_9;
  wire \trigdistrib1/convert1_dout_net ;
  wire \trigdistrib1/convert2_dout_net ;
  wire \trigdistrib1/convert3_dout_net ;
  wire \trigdistrib1/convert4_dout_net ;
  wire \trigdistrib1/convert5_dout_net ;
  wire \trigdistrib1/convert6_dout_net ;
  wire \trigdistrib1/convert7_dout_net ;
  wire \trigdistrib1/convert_dout_net ;
  wire [0:0]tx_high;

  minized_petalinux_minized_demodulate_0_0_sysgen_accum_223ad8fd43 accumulator
       (.clk(clk),
        .out(accum_reg_39_23_reg),
        .rxfreq(rxfreq),
        .tx_high(tx_high));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsubmode__parameterized0 addsub
       (.ADD(add),
        .S(addsub_s_net),
        .\fd_prim_array[17].bit_is_0.fdre_comp (register4_q_net),
        .o(register3_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_agcandfilter1 agcandfilter1
       (.CE(d),
        .agcvalue(agcvalue),
        .audiomonitorstream(audiomonitorstream),
        .audiostreamdata(audiostreamdata),
        .audiostreamvalid(audiostreamvalid),
        .btaudio(btaudio),
        .clk(clk),
        .\latency_pipe_5_26_reg[0] (\latency_pipe_5_26_reg[0] ),
        .nobtsignal(nobtsignal),
        .o(register_q_net),
        .\pipe_20_22_reg[0] (\pipe_20_22_reg[0] ),
        .\pipe_20_22_reg[0]_20_sp_1 (m3_n_29),
        .\pipe_20_22_reg[0]_21_sp_1 (m3_n_28),
        .\pipe_20_22_reg[0]_22_sp_1 (m3_n_27),
        .\pipe_20_22_reg[0]_23_sp_1 (m3_n_26),
        .\pipe_20_22_reg[0]_24_sp_1 (m3_n_0),
        .selectmonitorstream(selectmonitorstream),
        .tx_high(tx_high));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcmult cmult
       (.clk(clk),
        .i(cmult_p_net),
        .q(mult_p_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized4 counter
       (.CE(d),
        .Q(counter_op_net),
        .clk(clk));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_ctrlbitsequenceaddress ctrlbitsequenceaddress
       (.Q(counter2_op_net),
        .adc_trig(adc_trig),
        .clk(clk));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_ctrlsequencer ctrlsequencer
       (.ADD(add),
        .D(ctrlsequencer_n_8),
        .Q(counter2_op_net),
        .S(addsub_s_net_x1),
        .clk(clk),
        .qspo({convert_dout_net_x0,convert1_dout_net_x0,convert2_dout_net_x0,convert3_dout_net_x0,convert4_dout_net,bitbasher_m2_net,bitbasher_m1_net}));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay delay
       (.ce(delay_q_net),
        .clk(clk),
        .\qspo_int_reg[4] (convert4_dout_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_0 delay1
       (.ce(delay1_q_net),
        .clk(clk),
        .\qspo_int_reg[5] (convert3_dout_net_x0));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_delayhalfsec delayhalfsec
       (.CE(d),
        .clk(clk),
        .in1(addsub_s_net_x0),
        .out1(single_port_ram_data_out_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_filterstreamintegration filterstreamintegration
       (.CE(streamcontrol1_n_15),
        .D({streamcontrol1_n_17,streamcontrol1_n_18,streamcontrol1_n_19,streamcontrol1_n_20,streamcontrol1_n_21,streamcontrol1_n_22,streamcontrol1_n_23,streamcontrol1_n_24,streamcontrol1_n_25,streamcontrol1_n_26,streamcontrol1_n_27,streamcontrol1_n_28,streamcontrol1_n_29,streamcontrol1_n_30,streamcontrol1_n_31,streamcontrol1_n_32,streamcontrol1_n_33,streamcontrol1_n_34,streamcontrol1_n_35,streamcontrol1_n_36,streamcontrol1_n_37,streamcontrol1_n_38,streamcontrol1_n_39,streamcontrol1_n_40,streamcontrol1_n_41}),
        .O({register2_n_18,register2_n_19,register2_n_20,register2_n_21}),
        .S(addsub_s_net_x0),
        .accum_reg_39_23_reg(\accumulator8/accum_reg_39_23_reg ),
        .\accum_reg_39_23_reg[11] ({filterstreamintegration_n_216,filterstreamintegration_n_217,filterstreamintegration_n_218,filterstreamintegration_n_219}),
        .\accum_reg_39_23_reg[15] ({filterstreamintegration_n_220,filterstreamintegration_n_221,filterstreamintegration_n_222,filterstreamintegration_n_223}),
        .\accum_reg_39_23_reg[19] ({filterstreamintegration_n_224,filterstreamintegration_n_225,filterstreamintegration_n_226,filterstreamintegration_n_227}),
        .\accum_reg_39_23_reg[23] ({filterstreamintegration_n_228,filterstreamintegration_n_229,filterstreamintegration_n_230,filterstreamintegration_n_231}),
        .\accum_reg_39_23_reg[24] (filterstreamintegration_n_232),
        .\accum_reg_39_23_reg[3] ({filterstreamintegration_n_208,filterstreamintegration_n_209,filterstreamintegration_n_210,filterstreamintegration_n_211}),
        .\accum_reg_39_23_reg[7] ({filterstreamintegration_n_212,filterstreamintegration_n_213,filterstreamintegration_n_214,filterstreamintegration_n_215}),
        .accum_reg_39_23_reg_0(\accumulator7/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_1(\accumulator6/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_2(\accumulator5/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_3(\accumulator4/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_4(\accumulator3/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_5(\accumulator2/accum_reg_39_23_reg ),
        .clk(clk),
        .d(counter1_op_net),
        .delay1_q_net(delay1_q_net_1),
        .\fd_prim_array[11].bit_is_0.fdre_comp ({register2_n_26,register2_n_27,register2_n_28,register2_n_29}),
        .\fd_prim_array[11].bit_is_0.fdre_comp_0 ({register2_n_51,register2_n_52,register2_n_53,register2_n_54}),
        .\fd_prim_array[11].bit_is_0.fdre_comp_1 ({register2_n_76,register2_n_77,register2_n_78,register2_n_79}),
        .\fd_prim_array[11].bit_is_0.fdre_comp_2 ({register2_n_101,register2_n_102,register2_n_103,register2_n_104}),
        .\fd_prim_array[11].bit_is_0.fdre_comp_3 ({register2_n_126,register2_n_127,register2_n_128,register2_n_129}),
        .\fd_prim_array[11].bit_is_0.fdre_comp_4 ({register2_n_151,register2_n_152,register2_n_153,register2_n_154}),
        .\fd_prim_array[11].bit_is_0.fdre_comp_5 ({register2_n_176,register2_n_177,register2_n_178,register2_n_179}),
        .\fd_prim_array[15].bit_is_0.fdre_comp ({register2_n_30,register2_n_31,register2_n_32,register2_n_33}),
        .\fd_prim_array[15].bit_is_0.fdre_comp_0 ({register2_n_55,register2_n_56,register2_n_57,register2_n_58}),
        .\fd_prim_array[15].bit_is_0.fdre_comp_1 ({register2_n_80,register2_n_81,register2_n_82,register2_n_83}),
        .\fd_prim_array[15].bit_is_0.fdre_comp_2 ({register2_n_105,register2_n_106,register2_n_107,register2_n_108}),
        .\fd_prim_array[15].bit_is_0.fdre_comp_3 ({register2_n_130,register2_n_131,register2_n_132,register2_n_133}),
        .\fd_prim_array[15].bit_is_0.fdre_comp_4 ({register2_n_155,register2_n_156,register2_n_157,register2_n_158}),
        .\fd_prim_array[15].bit_is_0.fdre_comp_5 ({register2_n_180,register2_n_181,register2_n_182,register2_n_183}),
        .\fd_prim_array[17].bit_is_0.fdre_comp ({register2_n_34,register2_n_35,register2_n_36,register2_n_37}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 ({register2_n_38,register2_n_39,register2_n_40,register2_n_41}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (register2_n_42),
        .\fd_prim_array[17].bit_is_0.fdre_comp_10 (register2_n_117),
        .\fd_prim_array[17].bit_is_0.fdre_comp_11 ({register2_n_134,register2_n_135,register2_n_136,register2_n_137}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_12 ({register2_n_138,register2_n_139,register2_n_140,register2_n_141}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_13 (register2_n_142),
        .\fd_prim_array[17].bit_is_0.fdre_comp_14 ({register2_n_159,register2_n_160,register2_n_161,register2_n_162}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_15 ({register2_n_163,register2_n_164,register2_n_165,register2_n_166}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_16 (register2_n_167),
        .\fd_prim_array[17].bit_is_0.fdre_comp_17 ({register2_n_184,register2_n_185,register2_n_186,register2_n_187}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_18 ({register2_n_188,register2_n_189,register2_n_190,register2_n_191}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_19 (register2_n_192),
        .\fd_prim_array[17].bit_is_0.fdre_comp_2 ({register2_n_59,register2_n_60,register2_n_61,register2_n_62}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_3 ({register2_n_63,register2_n_64,register2_n_65,register2_n_66}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_4 (register2_n_67),
        .\fd_prim_array[17].bit_is_0.fdre_comp_5 ({register2_n_84,register2_n_85,register2_n_86,register2_n_87}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_6 ({register2_n_88,register2_n_89,register2_n_90,register2_n_91}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_7 (register2_n_92),
        .\fd_prim_array[17].bit_is_0.fdre_comp_8 ({register2_n_109,register2_n_110,register2_n_111,register2_n_112}),
        .\fd_prim_array[17].bit_is_0.fdre_comp_9 ({register2_n_113,register2_n_114,register2_n_115,register2_n_116}),
        .\fd_prim_array[3].bit_is_0.fdre_comp ({register2_n_43,register2_n_44,register2_n_45,register2_n_46}),
        .\fd_prim_array[3].bit_is_0.fdre_comp_0 ({register2_n_68,register2_n_69,register2_n_70,register2_n_71}),
        .\fd_prim_array[3].bit_is_0.fdre_comp_1 ({register2_n_93,register2_n_94,register2_n_95,register2_n_96}),
        .\fd_prim_array[3].bit_is_0.fdre_comp_2 ({register2_n_118,register2_n_119,register2_n_120,register2_n_121}),
        .\fd_prim_array[3].bit_is_0.fdre_comp_3 ({register2_n_143,register2_n_144,register2_n_145,register2_n_146}),
        .\fd_prim_array[3].bit_is_0.fdre_comp_4 ({register2_n_168,register2_n_169,register2_n_170,register2_n_171}),
        .\fd_prim_array[7].bit_is_0.fdre_comp ({register2_n_22,register2_n_23,register2_n_24,register2_n_25}),
        .\fd_prim_array[7].bit_is_0.fdre_comp_0 ({register2_n_47,register2_n_48,register2_n_49,register2_n_50}),
        .\fd_prim_array[7].bit_is_0.fdre_comp_1 ({register2_n_72,register2_n_73,register2_n_74,register2_n_75}),
        .\fd_prim_array[7].bit_is_0.fdre_comp_2 ({register2_n_97,register2_n_98,register2_n_99,register2_n_100}),
        .\fd_prim_array[7].bit_is_0.fdre_comp_3 ({register2_n_122,register2_n_123,register2_n_124,register2_n_125}),
        .\fd_prim_array[7].bit_is_0.fdre_comp_4 ({register2_n_147,register2_n_148,register2_n_149,register2_n_150}),
        .\fd_prim_array[7].bit_is_0.fdre_comp_5 ({register2_n_172,register2_n_173,register2_n_174,register2_n_175}),
        .\i_no_async_controls.output_reg[3] (counter2_op_net_x0),
        .logical1_y_net_x0(logical1_y_net_x0),
        .logical2_y_net_x0(logical2_y_net_x0),
        .logical3_y_net_x0(logical3_y_net_x0),
        .logical4_y_net_x0(logical4_y_net_x0),
        .logical5_y_net_x0(logical5_y_net_x0),
        .logical6_y_net_x0(logical6_y_net_x0),
        .logical7_y_net(logical7_y_net),
        .o(register2_q_net),
        .qspo({\trigdistrib1/convert7_dout_net ,\trigdistrib1/convert6_dout_net ,\trigdistrib1/convert5_dout_net ,\trigdistrib1/convert4_dout_net ,\trigdistrib1/convert3_dout_net ,\trigdistrib1/convert2_dout_net ,\trigdistrib1/convert1_dout_net ,\trigdistrib1/convert_dout_net }),
        .\qspo_int_reg[7] (convert1_dout_net_x0),
        .relational1_op_net(relational1_op_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom lut
       (.Q(m1_y_net),
        .clk(clk),
        .douta(lut_data_net),
        .qspo(bitbasher_m1_net));
  minized_petalinux_minized_demodulate_0_0_sysgen_mux_a111c33481 m1
       (.D({ctrlsequencer_n_8,streamcontrol1_n_49,streamcontrol1_n_50,streamcontrol1_n_51,streamcontrol1_n_52,streamcontrol1_n_53,streamcontrol1_n_54,streamcontrol1_n_55,streamcontrol1_n_56}),
        .Q(m1_y_net),
        .clk(clk));
  minized_petalinux_minized_demodulate_0_0_sysgen_mux_58fb6be996 m2
       (.Q({mux1_n_0,mux1_n_1,mux1_n_2,mux1_n_3,mux1_n_4,mux1_n_5,mux1_n_6,mux1_n_7,mux1_n_8,mux1_n_9,mux1_n_10,mux1_n_11,mux1_n_12,mux1_n_13,mux1_n_14,mux1_n_15}),
        .S(addsub_s_net),
        .clk(clk),
        .\fd_prim_array[17].bit_is_0.fdre_comp (register1_q_net),
        .\inferred_dsp.reg_mult.m_reg_reg (m2_y_net),
        .o(register_q_net_x0),
        .qspo(bitbasher_m2_net));
  minized_petalinux_minized_demodulate_0_0_sysgen_mux_abe5b40344 m3
       (.clk(clk),
        .douta(rom_data_net),
        .inputsignalselect(inputsignalselect[1:0]),
        .\latency_pipe_5_26_reg[0] (\latency_pipe_5_26_reg[0] ),
        .out1(single_port_ram_data_out_net),
        .\pipe_16_22_reg[0][20] (m3_n_29),
        .\pipe_16_22_reg[0][21] (m3_n_28),
        .\pipe_16_22_reg[0][22] (m3_n_27),
        .\pipe_16_22_reg[0][23] (m3_n_26),
        .\pipe_16_22_reg[0][24] (m3_n_0),
        .\pipe_20_22_reg[0] (\pipe_20_22_reg[0] ));
  minized_petalinux_minized_demodulate_0_0_sysgen_mux_97355f4bd1 m4
       (.clk(clk),
        .douta(rom_data_net),
        .filterredsignal(filterredsignal),
        .inputsignalselect(inputsignalselect[3:2]),
        .o(register_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable_x0 monostable
       (.Q(Q[5]),
        .clk(clk),
        .delay1_q_net(delay1_q_net_0));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlmult__parameterized0 mult
       (.clk(clk),
        .douta(lut_data_net),
        .\pipe_20_22_reg[0][17] (m2_y_net),
        .q(mult_p_net));
  minized_petalinux_minized_demodulate_0_0_sysgen_mux_5ff663aadf mux1
       (.D({subsystem_n_0,subsystem_n_1,subsystem_n_2,subsystem_n_3,subsystem_n_4,subsystem_n_5,subsystem_n_6,subsystem_n_7,subsystem_n_8,subsystem_n_9,subsystem_n_10,subsystem_n_11,subsystem_n_12,subsystem_n_13,subsystem_n_14,subsystem_n_15}),
        .Q({mux1_n_0,mux1_n_1,mux1_n_2,mux1_n_3,mux1_n_4,mux1_n_5,mux1_n_6,mux1_n_7,mux1_n_8,mux1_n_9,mux1_n_10,mux1_n_11,mux1_n_12,mux1_n_13,mux1_n_14,mux1_n_15}),
        .clk(clk));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0 register1
       (.ce(convert3_dout_net_x0),
        .clk(clk),
        .i(mult_p_net),
        .o(register1_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_1 register2
       (.O({register2_n_18,register2_n_19,register2_n_20,register2_n_21}),
        .accum_reg_39_23_reg(\accumulator8/accum_reg_39_23_reg ),
        .\accum_reg_39_23_reg[11] ({register2_n_26,register2_n_27,register2_n_28,register2_n_29}),
        .\accum_reg_39_23_reg[11]_0 ({register2_n_51,register2_n_52,register2_n_53,register2_n_54}),
        .\accum_reg_39_23_reg[11]_1 ({register2_n_76,register2_n_77,register2_n_78,register2_n_79}),
        .\accum_reg_39_23_reg[11]_2 ({register2_n_101,register2_n_102,register2_n_103,register2_n_104}),
        .\accum_reg_39_23_reg[11]_3 ({register2_n_126,register2_n_127,register2_n_128,register2_n_129}),
        .\accum_reg_39_23_reg[11]_4 ({register2_n_151,register2_n_152,register2_n_153,register2_n_154}),
        .\accum_reg_39_23_reg[11]_5 ({register2_n_176,register2_n_177,register2_n_178,register2_n_179}),
        .\accum_reg_39_23_reg[15] ({register2_n_30,register2_n_31,register2_n_32,register2_n_33}),
        .\accum_reg_39_23_reg[15]_0 ({register2_n_55,register2_n_56,register2_n_57,register2_n_58}),
        .\accum_reg_39_23_reg[15]_1 ({register2_n_80,register2_n_81,register2_n_82,register2_n_83}),
        .\accum_reg_39_23_reg[15]_2 ({register2_n_105,register2_n_106,register2_n_107,register2_n_108}),
        .\accum_reg_39_23_reg[15]_3 ({register2_n_130,register2_n_131,register2_n_132,register2_n_133}),
        .\accum_reg_39_23_reg[15]_4 ({register2_n_155,register2_n_156,register2_n_157,register2_n_158}),
        .\accum_reg_39_23_reg[15]_5 ({register2_n_180,register2_n_181,register2_n_182,register2_n_183}),
        .\accum_reg_39_23_reg[19] ({register2_n_34,register2_n_35,register2_n_36,register2_n_37}),
        .\accum_reg_39_23_reg[19]_0 ({register2_n_59,register2_n_60,register2_n_61,register2_n_62}),
        .\accum_reg_39_23_reg[19]_1 ({register2_n_84,register2_n_85,register2_n_86,register2_n_87}),
        .\accum_reg_39_23_reg[19]_2 ({register2_n_109,register2_n_110,register2_n_111,register2_n_112}),
        .\accum_reg_39_23_reg[19]_3 ({register2_n_134,register2_n_135,register2_n_136,register2_n_137}),
        .\accum_reg_39_23_reg[19]_4 ({register2_n_159,register2_n_160,register2_n_161,register2_n_162}),
        .\accum_reg_39_23_reg[19]_5 ({register2_n_184,register2_n_185,register2_n_186,register2_n_187}),
        .\accum_reg_39_23_reg[23] ({register2_n_38,register2_n_39,register2_n_40,register2_n_41}),
        .\accum_reg_39_23_reg[23]_0 ({register2_n_63,register2_n_64,register2_n_65,register2_n_66}),
        .\accum_reg_39_23_reg[23]_1 ({register2_n_88,register2_n_89,register2_n_90,register2_n_91}),
        .\accum_reg_39_23_reg[23]_2 ({register2_n_113,register2_n_114,register2_n_115,register2_n_116}),
        .\accum_reg_39_23_reg[23]_3 ({register2_n_138,register2_n_139,register2_n_140,register2_n_141}),
        .\accum_reg_39_23_reg[23]_4 ({register2_n_163,register2_n_164,register2_n_165,register2_n_166}),
        .\accum_reg_39_23_reg[23]_5 ({register2_n_188,register2_n_189,register2_n_190,register2_n_191}),
        .\accum_reg_39_23_reg[24] (register2_n_42),
        .\accum_reg_39_23_reg[24]_0 (register2_n_67),
        .\accum_reg_39_23_reg[24]_1 (register2_n_92),
        .\accum_reg_39_23_reg[24]_2 (register2_n_117),
        .\accum_reg_39_23_reg[24]_3 (register2_n_142),
        .\accum_reg_39_23_reg[24]_4 (register2_n_167),
        .\accum_reg_39_23_reg[24]_5 (register2_n_192),
        .\accum_reg_39_23_reg[3] ({register2_n_43,register2_n_44,register2_n_45,register2_n_46}),
        .\accum_reg_39_23_reg[3]_0 ({register2_n_68,register2_n_69,register2_n_70,register2_n_71}),
        .\accum_reg_39_23_reg[3]_1 ({register2_n_93,register2_n_94,register2_n_95,register2_n_96}),
        .\accum_reg_39_23_reg[3]_2 ({register2_n_118,register2_n_119,register2_n_120,register2_n_121}),
        .\accum_reg_39_23_reg[3]_3 ({register2_n_143,register2_n_144,register2_n_145,register2_n_146}),
        .\accum_reg_39_23_reg[3]_4 ({register2_n_168,register2_n_169,register2_n_170,register2_n_171}),
        .\accum_reg_39_23_reg[7] ({register2_n_22,register2_n_23,register2_n_24,register2_n_25}),
        .\accum_reg_39_23_reg[7]_0 ({register2_n_47,register2_n_48,register2_n_49,register2_n_50}),
        .\accum_reg_39_23_reg[7]_1 ({register2_n_72,register2_n_73,register2_n_74,register2_n_75}),
        .\accum_reg_39_23_reg[7]_2 ({register2_n_97,register2_n_98,register2_n_99,register2_n_100}),
        .\accum_reg_39_23_reg[7]_3 ({register2_n_122,register2_n_123,register2_n_124,register2_n_125}),
        .\accum_reg_39_23_reg[7]_4 ({register2_n_147,register2_n_148,register2_n_149,register2_n_150}),
        .\accum_reg_39_23_reg[7]_5 ({register2_n_172,register2_n_173,register2_n_174,register2_n_175}),
        .accum_reg_39_23_reg_0(\accumulator7/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_1(\accumulator6/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_2(\accumulator5/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_3(\accumulator4/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_4(\accumulator3/accum_reg_39_23_reg ),
        .accum_reg_39_23_reg_5(\accumulator2/accum_reg_39_23_reg ),
        .ce(convert2_dout_net_x0),
        .clk(clk),
        .i(mult_p_net),
        .o(register2_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_2 register3
       (.ce(delay_q_net),
        .clk(clk),
        .i(cmult_p_net),
        .o(register3_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_3 register4
       (.ce(delay1_q_net),
        .clk(clk),
        .i(cmult_p_net),
        .o(register4_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_4 register_x0
       (.ce(convert4_dout_net),
        .clk(clk),
        .o(register_q_net_x0),
        .q(mult_p_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom__parameterized0 rom
       (.Q(counter_op_net),
        .clk(clk),
        .douta(rom_data_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_streamcontrol1 streamcontrol1
       (.CE(streamcontrol1_n_15),
        .D({streamcontrol1_n_17,streamcontrol1_n_18,streamcontrol1_n_19,streamcontrol1_n_20,streamcontrol1_n_21,streamcontrol1_n_22,streamcontrol1_n_23,streamcontrol1_n_24,streamcontrol1_n_25,streamcontrol1_n_26,streamcontrol1_n_27,streamcontrol1_n_28,streamcontrol1_n_29,streamcontrol1_n_30,streamcontrol1_n_31,streamcontrol1_n_32,streamcontrol1_n_33,streamcontrol1_n_34,streamcontrol1_n_35,streamcontrol1_n_36,streamcontrol1_n_37,streamcontrol1_n_38,streamcontrol1_n_39,streamcontrol1_n_40,streamcontrol1_n_41}),
        .Q(counter1_op_net),
        .S(addsub_s_net_x1),
        .\accum_reg_39_23_reg[11] ({filterstreamintegration_n_216,filterstreamintegration_n_217,filterstreamintegration_n_218,filterstreamintegration_n_219}),
        .\accum_reg_39_23_reg[15] ({filterstreamintegration_n_220,filterstreamintegration_n_221,filterstreamintegration_n_222,filterstreamintegration_n_223}),
        .\accum_reg_39_23_reg[19] ({filterstreamintegration_n_224,filterstreamintegration_n_225,filterstreamintegration_n_226,filterstreamintegration_n_227}),
        .\accum_reg_39_23_reg[23] ({filterstreamintegration_n_228,filterstreamintegration_n_229,filterstreamintegration_n_230,filterstreamintegration_n_231}),
        .\accum_reg_39_23_reg[24] (filterstreamintegration_n_232),
        .\accum_reg_39_23_reg[3] ({filterstreamintegration_n_208,filterstreamintegration_n_209,filterstreamintegration_n_210,filterstreamintegration_n_211}),
        .\accum_reg_39_23_reg[7] ({filterstreamintegration_n_212,filterstreamintegration_n_213,filterstreamintegration_n_214,filterstreamintegration_n_215}),
        .adc_trig(adc_trig),
        .clk(clk),
        .\counter8khz[5] (Q),
        .delay1_q_net(delay1_q_net_1),
        .delay1_q_net_0(delay1_q_net_0),
        .\i_no_async_controls.output_reg[3] (counter2_op_net_x0),
        .logical1_y_net_x0(logical1_y_net_x0),
        .logical2_y_net_x0(logical2_y_net_x0),
        .logical3_y_net_x0(logical3_y_net_x0),
        .logical4_y_net_x0(logical4_y_net_x0),
        .logical5_y_net_x0(logical5_y_net_x0),
        .logical6_y_net_x0(logical6_y_net_x0),
        .logical7_y_net(logical7_y_net),
        .o(register2_q_net),
        .out(accum_reg_39_23_reg),
        .\pipe_16_22_reg[0][7] ({streamcontrol1_n_49,streamcontrol1_n_50,streamcontrol1_n_51,streamcontrol1_n_52,streamcontrol1_n_53,streamcontrol1_n_54,streamcontrol1_n_55,streamcontrol1_n_56}),
        .\pulse8khz[0] (d),
        .qspo({convert_dout_net_x0,bitbasher_m1_net}),
        .\qspo_int_reg[7] ({\trigdistrib1/convert7_dout_net ,\trigdistrib1/convert6_dout_net ,\trigdistrib1/convert5_dout_net ,\trigdistrib1/convert4_dout_net ,\trigdistrib1/convert3_dout_net ,\trigdistrib1/convert2_dout_net ,\trigdistrib1/convert1_dout_net ,\trigdistrib1/convert_dout_net }),
        .relational1_op_net(relational1_op_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_subsystem subsystem
       (.D({subsystem_n_0,subsystem_n_1,subsystem_n_2,subsystem_n_3,subsystem_n_4,subsystem_n_5,subsystem_n_6,subsystem_n_7,subsystem_n_8,subsystem_n_9,subsystem_n_10,subsystem_n_11,subsystem_n_12,subsystem_n_13,subsystem_n_14,subsystem_n_15}),
        .adc_in(adc_in),
        .adc_trig(adc_trig),
        .clk(clk),
        .tx_high(tx_high));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_dist_mem_gen_i0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i0
   (a,
    clk,
    qspo_ce,
    qspo);
  input [4:0]a;
  input clk;
  input qspo_ce;
  output [9:0]qspo;

  wire [4:0]a;
  wire clk;
  wire [9:0]qspo;
  wire qspo_ce;
  wire [9:0]NLW_U0_dpo_UNCONNECTED;
  wire [9:0]NLW_U0_qdpo_UNCONNECTED;
  wire [9:0]NLW_U0_spo_UNCONNECTED;

  (* C_DEFAULT_DATA = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "5" *) 
  (* c_depth = "32" *) 
  (* c_family = "zynq" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "minized_demodulate_dist_mem_gen_i0.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "10" *) 
  minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[9:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[9:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[9:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_dist_mem_gen_i1" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [7:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire [7:0]NLW_U0_dpo_UNCONNECTED;
  wire [7:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:0]NLW_U0_spo_UNCONNECTED;

  (* C_DEFAULT_DATA = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_depth = "16" *) 
  (* c_family = "zynq" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "minized_demodulate_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "8" *) 
  minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[7:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[7:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[7:0]),
        .we(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) (* ORIG_REF_NAME = "minized_demodulate_dist_mem_gen_i1" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1__2
   (a,
    clk,
    qspo_ce,
    qspo);
  input [3:0]a;
  input clk;
  input qspo_ce;
  output [7:0]qspo;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;
  wire [7:0]NLW_U0_dpo_UNCONNECTED;
  wire [7:0]NLW_U0_qdpo_UNCONNECTED;
  wire [7:0]NLW_U0_spo_UNCONNECTED;

  (* C_DEFAULT_DATA = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_HAS_D = "0" *) 
  (* C_HAS_DPO = "0" *) 
  (* C_HAS_DPRA = "0" *) 
  (* C_HAS_I_CE = "0" *) 
  (* C_HAS_QDPO = "0" *) 
  (* C_HAS_QDPO_CE = "0" *) 
  (* C_HAS_QDPO_CLK = "0" *) 
  (* C_HAS_QDPO_RST = "0" *) 
  (* C_HAS_QDPO_SRST = "0" *) 
  (* C_HAS_WE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_PIPELINE_STAGES = "0" *) 
  (* C_QCE_JOINED = "0" *) 
  (* C_QUALIFY_WE = "0" *) 
  (* C_REG_DPRA_INPUT = "0" *) 
  (* c_addr_width = "4" *) 
  (* c_depth = "16" *) 
  (* c_family = "zynq" *) 
  (* c_has_clk = "1" *) 
  (* c_has_qspo = "1" *) 
  (* c_has_qspo_ce = "1" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "0" *) 
  (* c_mem_init_file = "minized_demodulate_dist_mem_gen_i1.mif" *) 
  (* c_parser_type = "1" *) 
  (* c_read_mif = "1" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "8" *) 
  minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2 U0
       (.a(a),
        .clk(clk),
        .d({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dpo(NLW_U0_dpo_UNCONNECTED[7:0]),
        .dpra({1'b0,1'b0,1'b0,1'b0}),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[7:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(qspo),
        .qspo_ce(qspo_ce),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(NLW_U0_spo_UNCONNECTED[7:0]),
        .we(1'b0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_filter1" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_filter1
   (o,
    clk,
    CE,
    Q,
    tx_high);
  output [17:0]o;
  input clk;
  input CE;
  input [15:0]Q;
  input [0:0]tx_high;

  wire CE;
  wire [15:0]Q;
  wire [17:0]accumulator_q_net;
  wire [7:0]addsub_s_net;
  wire clk;
  wire counter1_n_8;
  wire [7:0]counter1_op_net;
  wire [7:0]counter_op_net;
  wire delay1_q_net;
  wire delay1_q_net_0;
  wire delay1_q_net_1;
  wire delay2_q_net;
  wire delay3_n_0;
  wire delay3_q_net;
  wire [15:0]dual_port_ram_douta_net;
  wire [15:0]dual_port_ram_doutb_net;
  wire inverter1_op_net;
  wire inverter2_op_net;
  wire inverter_op_net;
  wire mult_n_0;
  wire mult_n_1;
  wire mult_n_10;
  wire mult_n_11;
  wire mult_n_12;
  wire mult_n_13;
  wire mult_n_14;
  wire mult_n_15;
  wire mult_n_16;
  wire mult_n_17;
  wire mult_n_2;
  wire mult_n_3;
  wire mult_n_4;
  wire mult_n_5;
  wire mult_n_6;
  wire mult_n_7;
  wire mult_n_8;
  wire mult_n_9;
  wire [7:0]mux_y_net;
  wire [17:0]o;
  wire register2_q_net;
  wire [0:0]tx_high;

  minized_petalinux_minized_demodulate_0_0_sysgen_accum_5df5f8241b accumulator
       (.O({mult_n_0,mult_n_1,mult_n_2,mult_n_3}),
        .clk(clk),
        .i(accumulator_q_net),
        .\inferred_dsp.use_p_reg.p_reg_reg ({mult_n_4,mult_n_5,mult_n_6,mult_n_7}),
        .\inferred_dsp.use_p_reg.p_reg_reg_0 ({mult_n_8,mult_n_9,mult_n_10,mult_n_11}),
        .\inferred_dsp.use_p_reg.p_reg_reg_1 ({mult_n_12,mult_n_13,mult_n_14,mult_n_15}),
        .\inferred_dsp.use_p_reg.p_reg_reg_2 ({mult_n_16,mult_n_17}),
        .q(delay3_q_net),
        .\reg_array[0].fde_used.u2 (delay3_n_0));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub addsub
       (.Q(counter_op_net),
        .S(addsub_s_net),
        .\i_no_async_controls.output_reg[8] (counter1_op_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__xdcDup__1 counter
       (.CE(CE),
        .Q(counter_op_net),
        .clk(clk));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free counter1
       (.Q(counter1_op_net),
        .SINIT(inverter_op_net),
        .clk(clk),
        .delay1_q_net(delay1_q_net_0),
        .\fd_prim_array[0].bit_is_0.fdre_comp (counter1_n_8),
        .inverter1_op_net(inverter1_op_net),
        .q(delay2_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized0 delay1
       (.CE(CE),
        .clk(clk),
        .q(delay1_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized1 delay2
       (.clk(clk),
        .q(delay2_q_net),
        .register2_q_net(register2_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized0_55 delay3
       (.ce(delay3_n_0),
        .clk(clk),
        .delay1_q_net(delay1_q_net_1),
        .inverter2_op_net(inverter2_op_net),
        .q(delay3_q_net),
        .register2_q_net(register2_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldpram dual_port_ram
       (.CE(CE),
        .Q(Q),
        .addra(mux_y_net),
        .addrb({tx_high,counter1_op_net}),
        .clk(clk),
        .douta(dual_port_ram_douta_net),
        .doutb(dual_port_ram_doutb_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_latch latch
       (.SINIT(inverter_op_net),
        .clk(clk),
        .\i_no_async_controls.output_reg[8] (counter1_n_8),
        .q(delay1_q_net),
        .register2_q_net(register2_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable monostable
       (.clk(clk),
        .delay1_q_net(delay1_q_net_0),
        .inverter1_op_net(inverter1_op_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable1 monostable1
       (.clk(clk),
        .delay1_q_net(delay1_q_net_1),
        .inverter2_op_net(inverter2_op_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlmult mult
       (.O({mult_n_0,mult_n_1,mult_n_2,mult_n_3}),
        .\accum_reg_39_23_reg[11] ({mult_n_8,mult_n_9,mult_n_10,mult_n_11}),
        .\accum_reg_39_23_reg[15] ({mult_n_12,mult_n_13,mult_n_14,mult_n_15}),
        .\accum_reg_39_23_reg[17] ({mult_n_16,mult_n_17}),
        .\accum_reg_39_23_reg[7] ({mult_n_4,mult_n_5,mult_n_6,mult_n_7}),
        .clk(clk),
        .douta(dual_port_ram_douta_net),
        .doutb(dual_port_ram_doutb_net),
        .i(accumulator_q_net));
  minized_petalinux_minized_demodulate_0_0_sysgen_mux_eafcf3d881 mux
       (.Q(counter_op_net),
        .S(addsub_s_net),
        .addra(mux_y_net),
        .register2_q_net(register2_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_56 register_x0
       (.ce(delay3_n_0),
        .clk(clk),
        .i(accumulator_q_net),
        .o(o));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_filterstreamintegration" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_filterstreamintegration
   (qspo,
    S,
    accum_reg_39_23_reg,
    accum_reg_39_23_reg_0,
    accum_reg_39_23_reg_1,
    accum_reg_39_23_reg_2,
    accum_reg_39_23_reg_3,
    accum_reg_39_23_reg_4,
    accum_reg_39_23_reg_5,
    \accum_reg_39_23_reg[3] ,
    \accum_reg_39_23_reg[7] ,
    \accum_reg_39_23_reg[11] ,
    \accum_reg_39_23_reg[15] ,
    \accum_reg_39_23_reg[19] ,
    \accum_reg_39_23_reg[23] ,
    \accum_reg_39_23_reg[24] ,
    clk,
    d,
    \qspo_int_reg[7] ,
    CE,
    logical1_y_net_x0,
    O,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 ,
    logical2_y_net_x0,
    \fd_prim_array[3].bit_is_0.fdre_comp ,
    \fd_prim_array[7].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[11].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[15].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_2 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_3 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_4 ,
    logical3_y_net_x0,
    \fd_prim_array[3].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[7].bit_is_0.fdre_comp_1 ,
    \fd_prim_array[11].bit_is_0.fdre_comp_1 ,
    \fd_prim_array[15].bit_is_0.fdre_comp_1 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_5 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_6 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_7 ,
    logical4_y_net_x0,
    \fd_prim_array[3].bit_is_0.fdre_comp_1 ,
    \fd_prim_array[7].bit_is_0.fdre_comp_2 ,
    \fd_prim_array[11].bit_is_0.fdre_comp_2 ,
    \fd_prim_array[15].bit_is_0.fdre_comp_2 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_8 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_9 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_10 ,
    logical5_y_net_x0,
    \fd_prim_array[3].bit_is_0.fdre_comp_2 ,
    \fd_prim_array[7].bit_is_0.fdre_comp_3 ,
    \fd_prim_array[11].bit_is_0.fdre_comp_3 ,
    \fd_prim_array[15].bit_is_0.fdre_comp_3 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_11 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_12 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_13 ,
    logical6_y_net_x0,
    \fd_prim_array[3].bit_is_0.fdre_comp_3 ,
    \fd_prim_array[7].bit_is_0.fdre_comp_4 ,
    \fd_prim_array[11].bit_is_0.fdre_comp_4 ,
    \fd_prim_array[15].bit_is_0.fdre_comp_4 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_14 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_15 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_16 ,
    logical7_y_net,
    \fd_prim_array[3].bit_is_0.fdre_comp_4 ,
    \fd_prim_array[7].bit_is_0.fdre_comp_5 ,
    \fd_prim_array[11].bit_is_0.fdre_comp_5 ,
    \fd_prim_array[15].bit_is_0.fdre_comp_5 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_17 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_18 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_19 ,
    relational1_op_net,
    delay1_q_net,
    o,
    \i_no_async_controls.output_reg[3] ,
    D);
  output [7:0]qspo;
  output [24:0]S;
  output [24:0]accum_reg_39_23_reg;
  output [24:0]accum_reg_39_23_reg_0;
  output [24:0]accum_reg_39_23_reg_1;
  output [24:0]accum_reg_39_23_reg_2;
  output [24:0]accum_reg_39_23_reg_3;
  output [24:0]accum_reg_39_23_reg_4;
  output [24:0]accum_reg_39_23_reg_5;
  output [3:0]\accum_reg_39_23_reg[3] ;
  output [3:0]\accum_reg_39_23_reg[7] ;
  output [3:0]\accum_reg_39_23_reg[11] ;
  output [3:0]\accum_reg_39_23_reg[15] ;
  output [3:0]\accum_reg_39_23_reg[19] ;
  output [3:0]\accum_reg_39_23_reg[23] ;
  output [0:0]\accum_reg_39_23_reg[24] ;
  input clk;
  input [2:0]d;
  input [0:0]\qspo_int_reg[7] ;
  input CE;
  input logical1_y_net_x0;
  input [3:0]O;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  input logical2_y_net_x0;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_0 ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_0 ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_0 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_2 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_3 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_4 ;
  input logical3_y_net_x0;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_0 ;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_1 ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_1 ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_1 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_5 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_6 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_7 ;
  input logical4_y_net_x0;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_1 ;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_2 ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_2 ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_2 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_8 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_9 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_10 ;
  input logical5_y_net_x0;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_2 ;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_3 ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_3 ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_3 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_11 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_12 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_13 ;
  input logical6_y_net_x0;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_3 ;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_4 ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_4 ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_4 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_14 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_15 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_16 ;
  input logical7_y_net;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_4 ;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_5 ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_5 ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_5 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_17 ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_18 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_19 ;
  input relational1_op_net;
  input delay1_q_net;
  input [17:0]o;
  input [2:0]\i_no_async_controls.output_reg[3] ;
  input [24:0]D;

  wire CE;
  wire [24:0]D;
  wire [3:0]O;
  wire [24:0]S;
  wire [24:0]accum_reg_39_23_reg;
  wire [3:0]\accum_reg_39_23_reg[11] ;
  wire [3:0]\accum_reg_39_23_reg[15] ;
  wire [3:0]\accum_reg_39_23_reg[19] ;
  wire [3:0]\accum_reg_39_23_reg[23] ;
  wire [0:0]\accum_reg_39_23_reg[24] ;
  wire [3:0]\accum_reg_39_23_reg[3] ;
  wire [3:0]\accum_reg_39_23_reg[7] ;
  wire [24:0]accum_reg_39_23_reg_0;
  wire [24:0]accum_reg_39_23_reg_1;
  wire [24:0]accum_reg_39_23_reg_2;
  wire [24:0]accum_reg_39_23_reg_3;
  wire [24:0]accum_reg_39_23_reg_4;
  wire [24:0]accum_reg_39_23_reg_5;
  wire [24:0]accumulator1_q_net;
  wire add;
  wire clk;
  wire convert1_dout_net;
  wire convert2_dout_net;
  wire convert3_dout_net;
  wire convert4_dout_net;
  wire convert5_dout_net;
  wire convert6_dout_net;
  wire convert7_dout_net;
  wire convert_dout_net;
  wire [2:0]d;
  wire delay1_q_net;
  wire delay1_q_net_0;
  wire delay3_n_0;
  wire [24:0]delay4_q_net;
  wire [2:0]delay_q_net;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_0 ;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_2 ;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_3 ;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_4 ;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp_5 ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_0 ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_2 ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_3 ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_4 ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp_5 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_10 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_11 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_12 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_13 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_14 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_15 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_16 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_17 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_18 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_19 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_2 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_3 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_4 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_5 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_6 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_7 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_8 ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_9 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_0 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_2 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_3 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp_4 ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_0 ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_2 ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_3 ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_4 ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp_5 ;
  wire [2:0]\i_no_async_controls.output_reg[3] ;
  wire logical1_y_net;
  wire logical1_y_net_x0;
  wire logical2_y_net;
  wire logical2_y_net_x0;
  wire logical3_y_net;
  wire logical3_y_net_x0;
  wire logical4_y_net;
  wire logical4_y_net_x0;
  wire logical5_y_net;
  wire logical5_y_net_x0;
  wire logical6_y_net;
  wire logical6_y_net_x0;
  wire logical7_y_net;
  wire logical7_y_net_x0;
  wire logical_y_net_x0;
  wire [24:0]mux_y_net;
  wire [17:0]o;
  wire [7:0]qspo;
  wire [0:0]\qspo_int_reg[7] ;
  wire [24:0]register_q_net;
  wire relational1_op_net;
  wire trigdistrib1_n_8;
  wire [24:0]unregy_join_6_1;

  minized_petalinux_minized_demodulate_0_0_sysgen_accum_5e6bf75022 accumulator1
       (.D(D),
        .E(trigdistrib1_n_8),
        .Q(accumulator1_q_net),
        .\accum_reg_39_23_reg[11]_0 (\accum_reg_39_23_reg[11] ),
        .\accum_reg_39_23_reg[15]_0 (\accum_reg_39_23_reg[15] ),
        .\accum_reg_39_23_reg[19]_0 (\accum_reg_39_23_reg[19] ),
        .\accum_reg_39_23_reg[23]_0 (\accum_reg_39_23_reg[23] ),
        .\accum_reg_39_23_reg[24]_0 (\accum_reg_39_23_reg[24] ),
        .\accum_reg_39_23_reg[3]_0 (\accum_reg_39_23_reg[3] ),
        .\accum_reg_39_23_reg[7]_0 (\accum_reg_39_23_reg[7] ),
        .clk(clk),
        .delay1_q_net(delay1_q_net),
        .o(o),
        .qspo(qspo[0]),
        .relational1_op_net(relational1_op_net));
  minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134 accumulator2
       (.accum_reg_39_23_reg_5(accum_reg_39_23_reg_5),
        .clk(clk),
        .\fd_prim_array[11].bit_is_0.fdre_comp (\fd_prim_array[11].bit_is_0.fdre_comp_5 ),
        .\fd_prim_array[15].bit_is_0.fdre_comp (\fd_prim_array[15].bit_is_0.fdre_comp_5 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp (\fd_prim_array[17].bit_is_0.fdre_comp_17 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 (\fd_prim_array[17].bit_is_0.fdre_comp_18 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (\fd_prim_array[17].bit_is_0.fdre_comp_19 ),
        .\fd_prim_array[3].bit_is_0.fdre_comp (\fd_prim_array[3].bit_is_0.fdre_comp_4 ),
        .\fd_prim_array[7].bit_is_0.fdre_comp (\fd_prim_array[7].bit_is_0.fdre_comp_5 ),
        .logical1_y_net(logical1_y_net),
        .logical7_y_net(logical7_y_net));
  minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_30 accumulator3
       (.accum_reg_39_23_reg_4(accum_reg_39_23_reg_4),
        .clk(clk),
        .\fd_prim_array[11].bit_is_0.fdre_comp (\fd_prim_array[11].bit_is_0.fdre_comp_4 ),
        .\fd_prim_array[15].bit_is_0.fdre_comp (\fd_prim_array[15].bit_is_0.fdre_comp_4 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp (\fd_prim_array[17].bit_is_0.fdre_comp_14 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 (\fd_prim_array[17].bit_is_0.fdre_comp_15 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (\fd_prim_array[17].bit_is_0.fdre_comp_16 ),
        .\fd_prim_array[3].bit_is_0.fdre_comp (\fd_prim_array[3].bit_is_0.fdre_comp_3 ),
        .\fd_prim_array[7].bit_is_0.fdre_comp (\fd_prim_array[7].bit_is_0.fdre_comp_4 ),
        .logical2_y_net(logical2_y_net),
        .logical6_y_net_x0(logical6_y_net_x0));
  minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_31 accumulator4
       (.accum_reg_39_23_reg_3(accum_reg_39_23_reg_3),
        .clk(clk),
        .\fd_prim_array[11].bit_is_0.fdre_comp (\fd_prim_array[11].bit_is_0.fdre_comp_3 ),
        .\fd_prim_array[15].bit_is_0.fdre_comp (\fd_prim_array[15].bit_is_0.fdre_comp_3 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp (\fd_prim_array[17].bit_is_0.fdre_comp_11 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 (\fd_prim_array[17].bit_is_0.fdre_comp_12 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (\fd_prim_array[17].bit_is_0.fdre_comp_13 ),
        .\fd_prim_array[3].bit_is_0.fdre_comp (\fd_prim_array[3].bit_is_0.fdre_comp_2 ),
        .\fd_prim_array[7].bit_is_0.fdre_comp (\fd_prim_array[7].bit_is_0.fdre_comp_3 ),
        .logical3_y_net(logical3_y_net),
        .logical5_y_net_x0(logical5_y_net_x0));
  minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_32 accumulator5
       (.accum_reg_39_23_reg_2(accum_reg_39_23_reg_2),
        .clk(clk),
        .\fd_prim_array[11].bit_is_0.fdre_comp (\fd_prim_array[11].bit_is_0.fdre_comp_2 ),
        .\fd_prim_array[15].bit_is_0.fdre_comp (\fd_prim_array[15].bit_is_0.fdre_comp_2 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp (\fd_prim_array[17].bit_is_0.fdre_comp_8 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 (\fd_prim_array[17].bit_is_0.fdre_comp_9 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (\fd_prim_array[17].bit_is_0.fdre_comp_10 ),
        .\fd_prim_array[3].bit_is_0.fdre_comp (\fd_prim_array[3].bit_is_0.fdre_comp_1 ),
        .\fd_prim_array[7].bit_is_0.fdre_comp (\fd_prim_array[7].bit_is_0.fdre_comp_2 ),
        .logical4_y_net(logical4_y_net),
        .logical4_y_net_x0(logical4_y_net_x0));
  minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_33 accumulator6
       (.accum_reg_39_23_reg_1(accum_reg_39_23_reg_1),
        .clk(clk),
        .\fd_prim_array[11].bit_is_0.fdre_comp (\fd_prim_array[11].bit_is_0.fdre_comp_1 ),
        .\fd_prim_array[15].bit_is_0.fdre_comp (\fd_prim_array[15].bit_is_0.fdre_comp_1 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp (\fd_prim_array[17].bit_is_0.fdre_comp_5 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 (\fd_prim_array[17].bit_is_0.fdre_comp_6 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (\fd_prim_array[17].bit_is_0.fdre_comp_7 ),
        .\fd_prim_array[3].bit_is_0.fdre_comp (\fd_prim_array[3].bit_is_0.fdre_comp_0 ),
        .\fd_prim_array[7].bit_is_0.fdre_comp (\fd_prim_array[7].bit_is_0.fdre_comp_1 ),
        .logical3_y_net_x0(logical3_y_net_x0),
        .logical5_y_net(logical5_y_net));
  minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_34 accumulator7
       (.accum_reg_39_23_reg_0(accum_reg_39_23_reg_0),
        .clk(clk),
        .\fd_prim_array[11].bit_is_0.fdre_comp (\fd_prim_array[11].bit_is_0.fdre_comp_0 ),
        .\fd_prim_array[15].bit_is_0.fdre_comp (\fd_prim_array[15].bit_is_0.fdre_comp_0 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp (\fd_prim_array[17].bit_is_0.fdre_comp_2 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 (\fd_prim_array[17].bit_is_0.fdre_comp_3 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (\fd_prim_array[17].bit_is_0.fdre_comp_4 ),
        .\fd_prim_array[3].bit_is_0.fdre_comp (\fd_prim_array[3].bit_is_0.fdre_comp ),
        .\fd_prim_array[7].bit_is_0.fdre_comp (\fd_prim_array[7].bit_is_0.fdre_comp_0 ),
        .logical2_y_net_x0(logical2_y_net_x0),
        .logical6_y_net(logical6_y_net));
  minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_35 accumulator8
       (.O(O),
        .accum_reg_39_23_reg(accum_reg_39_23_reg),
        .clk(clk),
        .\fd_prim_array[11].bit_is_0.fdre_comp (\fd_prim_array[11].bit_is_0.fdre_comp ),
        .\fd_prim_array[15].bit_is_0.fdre_comp (\fd_prim_array[15].bit_is_0.fdre_comp ),
        .\fd_prim_array[17].bit_is_0.fdre_comp (\fd_prim_array[17].bit_is_0.fdre_comp ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_0 (\fd_prim_array[17].bit_is_0.fdre_comp_0 ),
        .\fd_prim_array[17].bit_is_0.fdre_comp_1 (\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .\fd_prim_array[7].bit_is_0.fdre_comp (\fd_prim_array[7].bit_is_0.fdre_comp ),
        .logical1_y_net_x0(logical1_y_net_x0),
        .logical7_y_net_x0(logical7_y_net_x0));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsubmode addsub
       (.ADD(add),
        .S(S),
        .q(delay4_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized0 addsub1
       (.d(d),
        .logical_y_net_x0(logical_y_net_x0));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized2 delay
       (.clk(clk),
        .\i_no_async_controls.output_reg[3] (\i_no_async_controls.output_reg[3] ),
        .q(delay_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_36 delay1
       (.clk(clk),
        .delay1_q_net_0(delay1_q_net_0),
        .logical1_y_net(logical1_y_net),
        .logical2_y_net(logical2_y_net),
        .logical3_y_net(logical3_y_net),
        .logical4_y_net(logical4_y_net),
        .logical5_y_net(logical5_y_net),
        .logical6_y_net(logical6_y_net),
        .logical7_y_net_x0(logical7_y_net_x0),
        .qspo({convert7_dout_net,convert6_dout_net,convert5_dout_net,convert4_dout_net,convert3_dout_net,convert2_dout_net,convert1_dout_net}),
        .\qspo_int_reg[7] (\qspo_int_reg[7] ));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized2_37 delay2
       (.D(unregy_join_6_1),
        .Q(accumulator1_q_net),
        .accum_reg_39_23_reg(accum_reg_39_23_reg),
        .accum_reg_39_23_reg_0(accum_reg_39_23_reg_0),
        .accum_reg_39_23_reg_1(accum_reg_39_23_reg_1),
        .accum_reg_39_23_reg_2(accum_reg_39_23_reg_2),
        .accum_reg_39_23_reg_3(accum_reg_39_23_reg_3),
        .accum_reg_39_23_reg_4(accum_reg_39_23_reg_4),
        .accum_reg_39_23_reg_5(accum_reg_39_23_reg_5),
        .clk(clk),
        .d(d));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_38 delay3
       (.CE(CE),
        .ce(delay3_n_0),
        .clk(clk));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized3 delay4
       (.clk(clk),
        .o(register_q_net),
        .q(delay4_q_net));
  minized_petalinux_minized_demodulate_0_0_sysgen_mux_ee9f110cde mux
       (.D(unregy_join_6_1),
        .Q(mux_y_net),
        .clk(clk));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister register6
       (.ADD(add),
        .clk(clk),
        .logical3_y_net(logical3_y_net),
        .logical_y_net_x0(logical_y_net_x0));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized1 register_x0
       (.ce(delay3_n_0),
        .clk(clk),
        .i(mux_y_net),
        .o(register_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_trigdistrib trigdistrib
       (.clk(clk),
        .q(delay_q_net),
        .qspo({convert7_dout_net,convert6_dout_net,convert5_dout_net,convert4_dout_net,convert3_dout_net,convert2_dout_net,convert1_dout_net,convert_dout_net}));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_trigdistrib1 trigdistrib1
       (.E(trigdistrib1_n_8),
        .clk(clk),
        .d(d),
        .delay1_q_net(delay1_q_net),
        .delay1_q_net_0(delay1_q_net_0),
        .qspo(qspo),
        .\qspo_int_reg[0] (convert_dout_net),
        .relational1_op_net(relational1_op_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_latch" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_latch
   (register2_q_net,
    SINIT,
    \i_no_async_controls.output_reg[8] ,
    q,
    clk);
  output register2_q_net;
  output SINIT;
  input \i_no_async_controls.output_reg[8] ;
  input [0:0]q;
  input clk;

  wire SINIT;
  wire clk;
  wire \i_no_async_controls.output_reg[8] ;
  wire [0:0]q;
  wire register2_q_net;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister_65 register2
       (.SINIT(SINIT),
        .clk(clk),
        .\i_no_async_controls.output_reg[8] (\i_no_async_controls.output_reg[8] ),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_monostable" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable
   (delay1_q_net,
    inverter1_op_net,
    clk);
  output delay1_q_net;
  input inverter1_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter1_op_net;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_62 delay1
       (.clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter1_op_net(inverter1_op_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_monostable1" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable1
   (delay1_q_net,
    inverter2_op_net,
    clk);
  output delay1_q_net;
  input inverter2_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter2_op_net;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_59 delay1
       (.clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter2_op_net(inverter2_op_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_monostable_x0" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable_x0
   (delay1_q_net,
    Q,
    clk);
  output delay1_q_net;
  input [0:0]Q;
  input clk;

  wire [0:0]Q;
  wire clk;
  wire delay1_q_net;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_27 delay1
       (.Q(Q),
        .clk(clk),
        .delay1_q_net(delay1_q_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_monostable_x1" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable_x1
   (\accum_reg_39_23_reg[0] ,
    logical1_y_net_x0,
    logical2_y_net_x0,
    logical3_y_net_x0,
    logical4_y_net_x0,
    logical5_y_net_x0,
    logical6_y_net_x0,
    logical7_y_net,
    \op_mem_37_22_reg[0] ,
    clk,
    \qspo_int_reg[7] );
  output \accum_reg_39_23_reg[0] ;
  output logical1_y_net_x0;
  output logical2_y_net_x0;
  output logical3_y_net_x0;
  output logical4_y_net_x0;
  output logical5_y_net_x0;
  output logical6_y_net_x0;
  output logical7_y_net;
  input \op_mem_37_22_reg[0] ;
  input clk;
  input [6:0]\qspo_int_reg[7] ;

  wire \accum_reg_39_23_reg[0] ;
  wire clk;
  wire logical1_y_net_x0;
  wire logical2_y_net_x0;
  wire logical3_y_net_x0;
  wire logical4_y_net_x0;
  wire logical5_y_net_x0;
  wire logical6_y_net_x0;
  wire logical7_y_net;
  wire \op_mem_37_22_reg[0] ;
  wire [6:0]\qspo_int_reg[7] ;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_13 delay1
       (.\accum_reg_39_23_reg[0] (\accum_reg_39_23_reg[0] ),
        .clk(clk),
        .logical1_y_net_x0(logical1_y_net_x0),
        .logical2_y_net_x0(logical2_y_net_x0),
        .logical3_y_net_x0(logical3_y_net_x0),
        .logical4_y_net_x0(logical4_y_net_x0),
        .logical5_y_net_x0(logical5_y_net_x0),
        .logical6_y_net_x0(logical6_y_net_x0),
        .logical7_y_net(logical7_y_net),
        .\op_mem_37_22_reg[0] (\op_mem_37_22_reg[0] ),
        .\qspo_int_reg[7] (\qspo_int_reg[7] ));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}" *) (* ORIG_REF_NAME = "minized_demodulate_mult_gen_v12_0_i0" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "mult_gen_v12_0_14,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i0
   (CLK,
    A,
    CE,
    SCLR,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* x_interface_parameter = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [33:0]P;

  wire \<const0> ;
  wire [17:0]A;
  wire CE;
  wire CLK;
  wire [32:1]\^P ;
  wire SCLR;
  wire [32:0]NLW_U0_P_UNCONNECTED;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  assign P[33] = \^P [32];
  assign P[32:1] = \^P [32:1];
  assign P[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "2" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "33" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "101101010000010" *) 
  (* c_b_width = "15" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_latency = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1 U0
       (.A(A),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(CE),
        .CLK(CLK),
        .P({\^P [32],NLW_U0_P_UNCONNECTED[32],\^P [31:1],NLW_U0_P_UNCONNECTED[0]}),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}" *) (* ORIG_REF_NAME = "minized_demodulate_mult_gen_v12_0_i1" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "mult_gen_v12_0_14,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i1
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [17:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [17:0]B;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* x_interface_parameter = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [35:0]P;

  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "10000001" *) 
  (* c_b_width = "18" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_latency = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "minized_demodulate_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}" *) (* ORIG_REF_NAME = "minized_demodulate_mult_gen_v12_0_i2" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "mult_gen_v12_0_14,Vivado 2018.2.2" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i2
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000" *) input CLK;
  (* x_interface_info = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [15:0]A;
  (* x_interface_info = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [15:0]B;
  (* x_interface_info = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* x_interface_parameter = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* x_interface_parameter = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH" *) input SCLR;
  (* x_interface_info = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* x_interface_parameter = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [31:0]P;

  wire [15:0]A;
  wire [15:0]B;
  wire CE;
  wire CLK;
  wire [31:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "31" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "16" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "10000001" *) 
  (* c_b_width = "16" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_latency = "3" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_streamcontrol1" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_streamcontrol1
   (delay1_q_net,
    relational1_op_net,
    S,
    Q,
    \i_no_async_controls.output_reg[3] ,
    \counter8khz[5] ,
    CE,
    \pulse8khz[0] ,
    D,
    logical1_y_net_x0,
    logical2_y_net_x0,
    logical3_y_net_x0,
    logical4_y_net_x0,
    logical5_y_net_x0,
    logical6_y_net_x0,
    logical7_y_net,
    \pipe_16_22_reg[0][7] ,
    clk,
    adc_trig,
    qspo,
    o,
    \qspo_int_reg[7] ,
    delay1_q_net_0,
    \accum_reg_39_23_reg[3] ,
    \accum_reg_39_23_reg[7] ,
    \accum_reg_39_23_reg[11] ,
    \accum_reg_39_23_reg[15] ,
    \accum_reg_39_23_reg[19] ,
    \accum_reg_39_23_reg[23] ,
    \accum_reg_39_23_reg[24] ,
    out);
  output delay1_q_net;
  output relational1_op_net;
  output [0:0]S;
  output [2:0]Q;
  output [2:0]\i_no_async_controls.output_reg[3] ;
  output [5:0]\counter8khz[5] ;
  output CE;
  output \pulse8khz[0] ;
  output [24:0]D;
  output logical1_y_net_x0;
  output logical2_y_net_x0;
  output logical3_y_net_x0;
  output logical4_y_net_x0;
  output logical5_y_net_x0;
  output logical6_y_net_x0;
  output logical7_y_net;
  output [7:0]\pipe_16_22_reg[0][7] ;
  input clk;
  input [0:0]adc_trig;
  input [1:0]qspo;
  input [17:0]o;
  input [7:0]\qspo_int_reg[7] ;
  input delay1_q_net_0;
  input [3:0]\accum_reg_39_23_reg[3] ;
  input [3:0]\accum_reg_39_23_reg[7] ;
  input [3:0]\accum_reg_39_23_reg[11] ;
  input [3:0]\accum_reg_39_23_reg[15] ;
  input [3:0]\accum_reg_39_23_reg[19] ;
  input [3:0]\accum_reg_39_23_reg[23] ;
  input [0:0]\accum_reg_39_23_reg[24] ;
  input [7:0]out;

  wire CE;
  wire [24:0]D;
  wire [2:0]Q;
  wire [0:0]S;
  wire [3:0]\accum_reg_39_23_reg[11] ;
  wire [3:0]\accum_reg_39_23_reg[15] ;
  wire [3:0]\accum_reg_39_23_reg[19] ;
  wire [3:0]\accum_reg_39_23_reg[23] ;
  wire [0:0]\accum_reg_39_23_reg[24] ;
  wire [3:0]\accum_reg_39_23_reg[3] ;
  wire [3:0]\accum_reg_39_23_reg[7] ;
  wire [0:0]adc_trig;
  wire clk;
  wire [5:0]\counter8khz[5] ;
  wire counter_n_7;
  wire delay1_q_net;
  wire delay1_q_net_0;
  wire [2:0]\i_no_async_controls.output_reg[3] ;
  wire logical1_y_net_x0;
  wire logical2_y_net_x0;
  wire logical3_y_net_x0;
  wire logical4_y_net_x0;
  wire logical5_y_net_x0;
  wire logical6_y_net_x0;
  wire logical7_y_net;
  wire [17:0]o;
  wire [7:0]out;
  wire [7:0]\pipe_16_22_reg[0][7] ;
  wire \pulse8khz[0] ;
  wire [1:0]qspo;
  wire [7:0]\qspo_int_reg[7] ;
  wire relational1_op_net;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized1 addsub
       (.Q(Q),
        .S(S),
        .\i_no_async_controls.output_reg[3] (\i_no_async_controls.output_reg[3] ),
        .out(out[7:6]),
        .\pipe_16_22_reg[0][7] (\pipe_16_22_reg[0][7] [7:6]),
        .qspo(qspo[0]));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized1 counter
       (.Q(\counter8khz[5] ),
        .adc_trig(adc_trig),
        .clk(clk),
        .delay1_q_net_0(delay1_q_net_0),
        .\op_mem_37_22_reg[0] (counter_n_7),
        .out(out[5:0]),
        .\pipe_16_22_reg[0][5] (\pipe_16_22_reg[0][7] [5:0]),
        .\pulse8khz[0] (\pulse8khz[0] ),
        .qspo(qspo[0]));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized2__xdcDup__1 counter1
       (.CE(CE),
        .Q(Q),
        .clk(clk));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized2 counter2
       (.clk(clk),
        .\i_no_async_controls.output_reg[3] (\i_no_async_controls.output_reg[3] ),
        .qspo(qspo[1]));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_monostable_x1 monostable
       (.\accum_reg_39_23_reg[0] (delay1_q_net),
        .clk(clk),
        .logical1_y_net_x0(logical1_y_net_x0),
        .logical2_y_net_x0(logical2_y_net_x0),
        .logical3_y_net_x0(logical3_y_net_x0),
        .logical4_y_net_x0(logical4_y_net_x0),
        .logical5_y_net_x0(logical5_y_net_x0),
        .logical6_y_net_x0(logical6_y_net_x0),
        .logical7_y_net(logical7_y_net),
        .\op_mem_37_22_reg[0] (relational1_op_net),
        .\qspo_int_reg[7] (\qspo_int_reg[7] [7:1]));
  minized_petalinux_minized_demodulate_0_0_sysgen_relational_9ff7dff7d3 relational1
       (.CE(CE),
        .D(D),
        .\accum_reg_39_23_reg[11] (\accum_reg_39_23_reg[11] ),
        .\accum_reg_39_23_reg[15] (\accum_reg_39_23_reg[15] ),
        .\accum_reg_39_23_reg[19] (\accum_reg_39_23_reg[19] ),
        .\accum_reg_39_23_reg[23] (\accum_reg_39_23_reg[23] ),
        .\accum_reg_39_23_reg[24] (\accum_reg_39_23_reg[24] ),
        .\accum_reg_39_23_reg[3] (\accum_reg_39_23_reg[3] ),
        .\accum_reg_39_23_reg[7] (\accum_reg_39_23_reg[7] ),
        .clk(clk),
        .\i_no_async_controls.output_reg[5] (counter_n_7),
        .o(o),
        .\qspo_int_reg[0] (\qspo_int_reg[7] [0]),
        .\reg_array[0].fde_used.u2 (relational1_op_net),
        .\reg_array[0].fde_used.u2_0 (delay1_q_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_struct" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_struct
   (CE,
    counter8khz,
    audiomonitorstream,
    filterredsignal,
    inputsignalselect,
    btaudio,
    audiostreamvalid,
    audiostreamdata,
    nobtsignal,
    tx_high,
    clk,
    adc_trig,
    adc_in,
    agcvalue,
    rxfreq,
    selectmonitorstream);
  output CE;
  output [5:0]counter8khz;
  output [15:0]audiomonitorstream;
  output [17:0]filterredsignal;
  input [3:0]inputsignalselect;
  input [15:0]btaudio;
  input [0:0]audiostreamvalid;
  input [15:0]audiostreamdata;
  input [0:0]nobtsignal;
  input [0:0]tx_high;
  input clk;
  input [0:0]adc_trig;
  input [15:0]adc_in;
  input [3:0]agcvalue;
  input [15:0]rxfreq;
  input [1:0]selectmonitorstream;

  wire CE;
  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire [3:0]agcvalue;
  wire [15:0]audiomonitorstream;
  wire [15:0]audiostreamdata;
  wire [0:0]audiostreamvalid;
  wire [15:0]btaudio;
  wire clk;
  wire [5:0]counter8khz;
  wire [17:0]filterredsignal;
  wire [3:0]inputsignalselect;
  wire [0:0]nobtsignal;
  wire [15:0]rxfreq;
  wire [1:0]selectmonitorstream;
  wire [0:0]tx_high;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate_demodulationssb1 demodulationssb1
       (.Q(counter8khz),
        .adc_in(adc_in),
        .adc_trig(adc_trig),
        .agcvalue(agcvalue),
        .audiomonitorstream(audiomonitorstream),
        .audiostreamdata(audiostreamdata),
        .audiostreamvalid(audiostreamvalid),
        .btaudio(btaudio),
        .clk(clk),
        .d(CE),
        .filterredsignal(filterredsignal),
        .inputsignalselect(inputsignalselect),
        .nobtsignal(nobtsignal),
        .rxfreq(rxfreq),
        .selectmonitorstream(selectmonitorstream),
        .tx_high(tx_high));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_subsystem" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_subsystem
   (D,
    adc_in,
    tx_high,
    clk,
    adc_trig);
  output [15:0]D;
  input [15:0]adc_in;
  input [0:0]tx_high;
  input clk;
  input [0:0]adc_trig;

  wire [15:0]D;
  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire [16:0]addsub1_s_net;
  wire [16:0]addsub2_s_net;
  wire [15:0]addsub_s_net;
  wire clk;
  wire [15:0]delay2_q_net;
  wire [15:0]delay_q_net;
  wire [16:0]register_q_net;
  wire [0:0]tx_high;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized2 addsub
       (.S(addsub_s_net),
        .adc_in(adc_in),
        .adc_trig(adc_trig),
        .clk(clk),
        .q(delay_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized3 addsub1
       (.S(addsub_s_net),
        .adc_trig(adc_trig),
        .clk(clk),
        .i(addsub1_s_net),
        .q(delay2_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized4 addsub2
       (.S(addsub2_s_net),
        .adc_trig(adc_trig),
        .clk(clk),
        .i(addsub1_s_net),
        .o(register_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized5 addsub3
       (.D(D),
        .S(addsub2_s_net),
        .adc_in(adc_in),
        .adc_trig(adc_trig),
        .clk(clk),
        .i(addsub1_s_net),
        .tx_high(tx_high));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized4 delay
       (.adc_in(adc_in),
        .adc_trig(adc_trig),
        .clk(clk),
        .q(delay_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized5 delay2
       (.adc_trig(adc_trig),
        .clk(clk),
        .d(delay_q_net),
        .q(delay2_q_net));
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized2 register_x0
       (.adc_trig(adc_trig),
        .clk(clk),
        .i(addsub1_s_net),
        .o(register_q_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_trigdistrib" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_trigdistrib
   (qspo,
    q,
    clk);
  output [7:0]qspo;
  input [2:0]q;
  input clk;

  wire clk;
  wire [2:0]q;
  wire [7:0]qspo;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate_3lineto8way x3lineto8way
       (.clk(clk),
        .q(q),
        .qspo(qspo));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_trigdistrib1" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_trigdistrib1
   (qspo,
    E,
    d,
    clk,
    relational1_op_net,
    delay1_q_net,
    \qspo_int_reg[0] ,
    delay1_q_net_0);
  output [7:0]qspo;
  output [0:0]E;
  input [2:0]d;
  input clk;
  input relational1_op_net;
  input delay1_q_net;
  input [0:0]\qspo_int_reg[0] ;
  input delay1_q_net_0;

  wire [0:0]E;
  wire clk;
  wire [2:0]d;
  wire delay1_q_net;
  wire delay1_q_net_0;
  wire [7:0]qspo;
  wire [0:0]\qspo_int_reg[0] ;
  wire relational1_op_net;

  minized_petalinux_minized_demodulate_0_0_minized_demodulate_3lineto8way_x0 x3lineto8way
       (.E(E),
        .clk(clk),
        .d(d),
        .delay1_q_net(delay1_q_net),
        .delay1_q_net_0(delay1_q_net_0),
        .qspo(qspo),
        .\qspo_int_reg[0] (\qspo_int_reg[0] ),
        .relational1_op_net(relational1_op_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsub" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub
   (S,
    Q,
    \i_no_async_controls.output_reg[8] );
  output [7:0]S;
  input [7:0]Q;
  input [7:0]\i_no_async_controls.output_reg[8] ;

  wire [7:0]Q;
  wire [7:0]S;
  wire [7:0]\i_no_async_controls.output_reg[8] ;
  wire [8:8]\NLW_comp0.core_instance0_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i1,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i1 \comp0.core_instance0 
       (.A({1'b0,Q}),
        .B({1'b0,\i_no_async_controls.output_reg[8] }),
        .S({\NLW_comp0.core_instance0_S_UNCONNECTED [8],S}));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsub" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized0
   (logical_y_net_x0,
    d);
  output logical_y_net_x0;
  input [2:0]d;

  wire [2:0]addsub1_s_net;
  wire [2:0]d;
  wire logical_y_net_x0;
  wire [3:3]\NLW_comp1.core_instance1_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i3,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i3 \comp1.core_instance1 
       (.A({1'b0,d}),
        .B({1'b0,1'b0,1'b0,1'b1}),
        .S({\NLW_comp1.core_instance1_S_UNCONNECTED [3],addsub1_s_net}));
  LUT2 #(
    .INIT(4'h6)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_2 
       (.I0(addsub1_s_net[2]),
        .I1(addsub1_s_net[1]),
        .O(logical_y_net_x0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsub" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized1
   (S,
    \pipe_16_22_reg[0][7] ,
    Q,
    \i_no_async_controls.output_reg[3] ,
    qspo,
    out);
  output [0:0]S;
  output [1:0]\pipe_16_22_reg[0][7] ;
  input [2:0]Q;
  input [2:0]\i_no_async_controls.output_reg[3] ;
  input [0:0]qspo;
  input [1:0]out;

  wire [2:0]Q;
  wire [0:0]S;
  wire [1:0]addsub_s_net_x1;
  wire [2:0]\i_no_async_controls.output_reg[3] ;
  wire [1:0]out;
  wire [1:0]\pipe_16_22_reg[0][7] ;
  wire [0:0]qspo;
  wire [3:3]\NLW_comp2.core_instance2_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i4,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i4 \comp2.core_instance2 
       (.A({1'b0,Q}),
        .B({1'b0,\i_no_async_controls.output_reg[3] }),
        .S({\NLW_comp2.core_instance2_S_UNCONNECTED [3],S,addsub_s_net_x1}));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][6]_i_1 
       (.I0(addsub_s_net_x1[0]),
        .I1(qspo),
        .I2(out[0]),
        .O(\pipe_16_22_reg[0][7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][7]_i_1 
       (.I0(addsub_s_net_x1[1]),
        .I1(qspo),
        .I2(out[1]),
        .O(\pipe_16_22_reg[0][7] [1]));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsub" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized2
   (S,
    q,
    adc_in,
    clk,
    adc_trig);
  output [15:0]S;
  input [15:0]q;
  input [15:0]adc_in;
  input clk;
  input [0:0]adc_trig;

  wire [15:0]S;
  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire clk;
  wire [15:0]q;
  wire [17:0]\NLW_comp3.core_instance3_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__1 \comp3.core_instance3 
       (.A({q[15],q,1'b0}),
        .B({adc_in[15],adc_in[15],adc_in}),
        .CE(adc_trig),
        .CLK(clk),
        .S({\NLW_comp3.core_instance3_S_UNCONNECTED [17],S,\NLW_comp3.core_instance3_S_UNCONNECTED [0]}));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsub" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized3
   (i,
    S,
    q,
    clk,
    adc_trig);
  output [16:0]i;
  input [15:0]S;
  input [15:0]q;
  input clk;
  input [0:0]adc_trig;

  wire [15:0]S;
  wire [0:0]adc_trig;
  wire clk;
  wire [16:0]i;
  wire [15:0]q;
  wire [0:0]\NLW_comp3.core_instance3_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5__2 \comp3.core_instance3 
       (.A({S[15],S,1'b0}),
        .B({q[15],q[15],q}),
        .CE(adc_trig),
        .CLK(clk),
        .S({i,\NLW_comp3.core_instance3_S_UNCONNECTED [0]}));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsub" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized4
   (S,
    o,
    i,
    clk,
    adc_trig);
  output [16:0]S;
  input [16:0]o;
  input [16:0]i;
  input clk;
  input [0:0]adc_trig;

  wire [16:0]S;
  wire [0:0]adc_trig;
  wire clk;
  wire [16:0]i;
  wire [16:0]o;
  wire [0:0]\NLW_comp3.core_instance3_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i5,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i5 \comp3.core_instance3 
       (.A({o[16],o}),
        .B({i[16],i}),
        .CE(adc_trig),
        .CLK(clk),
        .S({S,\NLW_comp3.core_instance3_S_UNCONNECTED [0]}));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsub" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsub__parameterized5
   (D,
    S,
    i,
    clk,
    adc_trig,
    adc_in,
    tx_high);
  output [15:0]D;
  input [16:0]S;
  input [16:0]i;
  input clk;
  input [0:0]adc_trig;
  input [15:0]adc_in;
  input [0:0]tx_high;

  wire [15:0]D;
  wire [16:0]S;
  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire [1:0]addsub3_s_net;
  wire clk;
  wire [16:0]i;
  wire [15:0]reinterpret_output_port_net;
  wire [0:0]tx_high;
  wire [19:0]\NLW_comp4.core_instance4_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i6,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i6 \comp4.core_instance4 
       (.A({S[16],S[16],S,1'b0}),
        .B({i[16],i[16],i[16],i}),
        .CE(adc_trig),
        .CLK(clk),
        .S({\NLW_comp4.core_instance4_S_UNCONNECTED [19],reinterpret_output_port_net,addsub3_s_net,\NLW_comp4.core_instance4_S_UNCONNECTED [0]}));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][0]_i_1__0 
       (.I0(reinterpret_output_port_net[0]),
        .I1(adc_in[0]),
        .I2(tx_high),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][10]_i_1 
       (.I0(reinterpret_output_port_net[10]),
        .I1(adc_in[10]),
        .I2(tx_high),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][11]_i_1 
       (.I0(reinterpret_output_port_net[11]),
        .I1(adc_in[11]),
        .I2(tx_high),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][12]_i_1 
       (.I0(reinterpret_output_port_net[12]),
        .I1(adc_in[12]),
        .I2(tx_high),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][13]_i_1 
       (.I0(reinterpret_output_port_net[13]),
        .I1(adc_in[13]),
        .I2(tx_high),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][14]_i_1 
       (.I0(reinterpret_output_port_net[14]),
        .I1(adc_in[14]),
        .I2(tx_high),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][15]_i_1 
       (.I0(reinterpret_output_port_net[15]),
        .I1(adc_in[15]),
        .I2(tx_high),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][1]_i_1__0 
       (.I0(reinterpret_output_port_net[1]),
        .I1(adc_in[1]),
        .I2(tx_high),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][2]_i_1__0 
       (.I0(reinterpret_output_port_net[2]),
        .I1(adc_in[2]),
        .I2(tx_high),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][3]_i_1__0 
       (.I0(reinterpret_output_port_net[3]),
        .I1(adc_in[3]),
        .I2(tx_high),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][4]_i_1__0 
       (.I0(reinterpret_output_port_net[4]),
        .I1(adc_in[4]),
        .I2(tx_high),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][5]_i_1__0 
       (.I0(reinterpret_output_port_net[5]),
        .I1(adc_in[5]),
        .I2(tx_high),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][6]_i_1__0 
       (.I0(reinterpret_output_port_net[6]),
        .I1(adc_in[6]),
        .I2(tx_high),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][7]_i_1__0 
       (.I0(reinterpret_output_port_net[7]),
        .I1(adc_in[7]),
        .I2(tx_high),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][8]_i_1__0 
       (.I0(reinterpret_output_port_net[8]),
        .I1(adc_in[8]),
        .I2(tx_high),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][9]_i_1 
       (.I0(reinterpret_output_port_net[9]),
        .I1(adc_in[9]),
        .I2(tx_high),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsubmode" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsubmode
   (S,
    q,
    ADD);
  output [24:0]S;
  input [24:0]q;
  input ADD;

  wire ADD;
  wire [24:0]S;
  wire [24:0]q;
  wire [25:25]\NLW_comp1.core_instance1_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i2,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i2 \comp1.core_instance1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADD(ADD),
        .B({q[24],q}),
        .S({\NLW_comp1.core_instance1_S_UNCONNECTED [25],S}));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xladdsubmode" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xladdsubmode__parameterized0
   (S,
    o,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    ADD);
  output [17:0]S;
  input [17:0]o;
  input [17:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input ADD;

  wire ADD;
  wire [17:0]S;
  wire [17:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [17:0]o;
  wire [18:18]\NLW_comp0.core_instance0_S_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_addsub_v12_0_i0,c_addsub_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_addsub_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_addsub_v12_0_i0 \comp0.core_instance0 
       (.A({o[17],o}),
        .ADD(ADD),
        .B({\fd_prim_array[17].bit_is_0.fdre_comp [17],\fd_prim_array[17].bit_is_0.fdre_comp }),
        .S({\NLW_comp0.core_instance0_S_UNCONNECTED [18],S}));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcmult" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcmult
   (i,
    clk,
    q);
  output [17:0]i;
  input clk;
  input [17:0]q;

  wire clk;
  wire [17:0]i;
  wire [17:0]q;
  wire [33:0]\NLW_comp0.core_instance0_P_UNCONNECTED ;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_mult_gen_v12_0_i0,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i0 \comp0.core_instance0 
       (.A(q),
        .CE(1'b1),
        .CLK(clk),
        .P({\NLW_comp0.core_instance0_P_UNCONNECTED [33],i,\NLW_comp0.core_instance0_P_UNCONNECTED [14:0]}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcounter_free" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free
   (Q,
    \fd_prim_array[0].bit_is_0.fdre_comp ,
    inverter1_op_net,
    clk,
    q,
    SINIT,
    delay1_q_net);
  output [7:0]Q;
  output \fd_prim_array[0].bit_is_0.fdre_comp ;
  output inverter1_op_net;
  input clk;
  input [0:0]q;
  input SINIT;
  input delay1_q_net;

  wire [7:0]Q;
  wire SINIT;
  wire clk;
  wire delay1_q_net;
  wire \fd_prim_array[0].bit_is_0.fdre_comp ;
  wire inverter1_op_net;
  wire [0:0]q;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i1,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1 \comp1.core_instance1 
       (.CE(q),
        .CLK(clk),
        .Q(Q),
        .SINIT(SINIT));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_1__0 
       (.I0(Q[7]),
        .I1(delay1_q_net),
        .O(\fd_prim_array[0].bit_is_0.fdre_comp ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \reg_array[0].fde_used.u2_i_1__1 
       (.I0(Q[7]),
        .O(inverter1_op_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcounter_free" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized0
   (Q,
    clk,
    SINIT);
  output [4:0]Q;
  input clk;
  input SINIT;

  wire [4:0]Q;
  wire SINIT;
  wire clk;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i2,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i2 \comp2.core_instance2 
       (.CE(1'b1),
        .CLK(clk),
        .Q(Q),
        .SINIT(SINIT));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcounter_free" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized1
   (Q,
    \pulse8khz[0] ,
    \op_mem_37_22_reg[0] ,
    \pipe_16_22_reg[0][5] ,
    clk,
    adc_trig,
    delay1_q_net_0,
    qspo,
    out);
  output [5:0]Q;
  output \pulse8khz[0] ;
  output \op_mem_37_22_reg[0] ;
  output [5:0]\pipe_16_22_reg[0][5] ;
  input clk;
  input [0:0]adc_trig;
  input delay1_q_net_0;
  input [0:0]qspo;
  input [5:0]out;

  wire [5:0]Q;
  wire [0:0]adc_trig;
  wire clk;
  wire delay1_q_net_0;
  wire \op_mem_37_22_reg[0] ;
  wire [5:0]out;
  wire [5:0]\pipe_16_22_reg[0][5] ;
  wire \pulse8khz[0] ;
  wire [0:0]qspo;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i3,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i3 \comp3.core_instance3 
       (.CE(adc_trig),
        .CLK(clk),
        .Q(Q),
        .SINIT(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \op_mem_37_22[0]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\op_mem_37_22_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][0]_i_1 
       (.I0(Q[0]),
        .I1(qspo),
        .I2(out[0]),
        .O(\pipe_16_22_reg[0][5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][1]_i_1 
       (.I0(Q[1]),
        .I1(qspo),
        .I2(out[1]),
        .O(\pipe_16_22_reg[0][5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][2]_i_1 
       (.I0(Q[2]),
        .I1(qspo),
        .I2(out[2]),
        .O(\pipe_16_22_reg[0][5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][3]_i_1 
       (.I0(Q[3]),
        .I1(qspo),
        .I2(out[3]),
        .O(\pipe_16_22_reg[0][5] [3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][4]_i_1 
       (.I0(Q[4]),
        .I1(qspo),
        .I2(out[4]),
        .O(\pipe_16_22_reg[0][5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][5]_i_1 
       (.I0(Q[5]),
        .I1(qspo),
        .I2(out[5]),
        .O(\pipe_16_22_reg[0][5] [5]));
  LUT2 #(
    .INIT(4'h2)) 
    \pulse8khz[0]_INST_0 
       (.I0(Q[5]),
        .I1(delay1_q_net_0),
        .O(\pulse8khz[0] ));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcounter_free" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized2
   (\i_no_async_controls.output_reg[3] ,
    clk,
    qspo);
  output [2:0]\i_no_async_controls.output_reg[3] ;
  input clk;
  input [0:0]qspo;

  wire clk;
  wire [2:0]\i_no_async_controls.output_reg[3] ;
  wire [0:0]qspo;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i4,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4 \comp4.core_instance4 
       (.CE(qspo),
        .CLK(clk),
        .Q(\i_no_async_controls.output_reg[3] ),
        .SINIT(1'b0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcounter_free" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized2__xdcDup__1
   (Q,
    clk,
    CE);
  output [2:0]Q;
  input clk;
  input CE;

  wire CE;
  wire [2:0]Q;
  wire clk;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i4,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i4__2 \comp4.core_instance4 
       (.CE(CE),
        .CLK(clk),
        .Q(Q),
        .SINIT(1'b0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcounter_free" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized3
   (Q,
    clk,
    CE);
  output [11:0]Q;
  input clk;
  input CE;

  wire CE;
  wire [11:0]Q;
  wire clk;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i5,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i5 \comp5.core_instance5 
       (.CE(CE),
        .CLK(clk),
        .Q(Q),
        .SINIT(1'b0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcounter_free" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__parameterized4
   (Q,
    clk,
    CE);
  output [12:0]Q;
  input clk;
  input CE;

  wire CE;
  wire [12:0]Q;
  wire clk;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i0,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i0 \comp0.core_instance0 
       (.CE(CE),
        .CLK(clk),
        .Q(Q),
        .SINIT(1'b0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlcounter_free" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlcounter_free__xdcDup__1
   (Q,
    clk,
    CE);
  output [7:0]Q;
  input clk;
  input CE;

  wire CE;
  wire [7:0]Q;
  wire clk;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_c_counter_binary_v12_0_i1,c_counter_binary_v12_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "c_counter_binary_v12_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_c_counter_binary_v12_0_i1__2 \comp1.core_instance1 
       (.CE(CE),
        .CLK(clk),
        .Q(Q),
        .SINIT(1'b0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay
   (ce,
    \qspo_int_reg[4] ,
    clk);
  output ce;
  input \qspo_int_reg[4] ;
  input clk;

  wire ce;
  wire clk;
  wire \qspo_int_reg[4] ;

  minized_petalinux_minized_demodulate_0_0_synth_reg_49 \srl_delay.synth_reg_srl_inst 
       (.ce(ce),
        .clk(clk),
        .\qspo_int_reg[4] (\qspo_int_reg[4] ));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_0
   (ce,
    \qspo_int_reg[5] ,
    clk);
  output ce;
  input \qspo_int_reg[5] ;
  input clk;

  wire ce;
  wire clk;
  wire \qspo_int_reg[5] ;

  minized_petalinux_minized_demodulate_0_0_synth_reg_47 \srl_delay.synth_reg_srl_inst 
       (.ce(ce),
        .clk(clk),
        .\qspo_int_reg[5] (\qspo_int_reg[5] ));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_13
   (\accum_reg_39_23_reg[0] ,
    logical1_y_net_x0,
    logical2_y_net_x0,
    logical3_y_net_x0,
    logical4_y_net_x0,
    logical5_y_net_x0,
    logical6_y_net_x0,
    logical7_y_net,
    \op_mem_37_22_reg[0] ,
    clk,
    \qspo_int_reg[7] );
  output \accum_reg_39_23_reg[0] ;
  output logical1_y_net_x0;
  output logical2_y_net_x0;
  output logical3_y_net_x0;
  output logical4_y_net_x0;
  output logical5_y_net_x0;
  output logical6_y_net_x0;
  output logical7_y_net;
  input \op_mem_37_22_reg[0] ;
  input clk;
  input [6:0]\qspo_int_reg[7] ;

  wire \accum_reg_39_23_reg[0] ;
  wire clk;
  wire logical1_y_net_x0;
  wire logical2_y_net_x0;
  wire logical3_y_net_x0;
  wire logical4_y_net_x0;
  wire logical5_y_net_x0;
  wire logical6_y_net_x0;
  wire logical7_y_net;
  wire \op_mem_37_22_reg[0] ;
  wire [6:0]\qspo_int_reg[7] ;

  minized_petalinux_minized_demodulate_0_0_synth_reg \srl_delay.synth_reg_srl_inst 
       (.\accum_reg_39_23_reg[0] (\accum_reg_39_23_reg[0] ),
        .clk(clk),
        .logical1_y_net_x0(logical1_y_net_x0),
        .logical2_y_net_x0(logical2_y_net_x0),
        .logical3_y_net_x0(logical3_y_net_x0),
        .logical4_y_net_x0(logical4_y_net_x0),
        .logical5_y_net_x0(logical5_y_net_x0),
        .logical6_y_net_x0(logical6_y_net_x0),
        .logical7_y_net(logical7_y_net),
        .\op_mem_37_22_reg[0] (\op_mem_37_22_reg[0] ),
        .\qspo_int_reg[7] (\qspo_int_reg[7] ));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_27
   (delay1_q_net,
    Q,
    clk);
  output delay1_q_net;
  input [0:0]Q;
  input clk;

  wire [0:0]Q;
  wire clk;
  wire delay1_q_net;

  minized_petalinux_minized_demodulate_0_0_synth_reg_28 \srl_delay.synth_reg_srl_inst 
       (.Q(Q),
        .clk(clk),
        .delay1_q_net(delay1_q_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_36
   (delay1_q_net_0,
    logical1_y_net,
    logical2_y_net,
    logical3_y_net,
    logical4_y_net,
    logical5_y_net,
    logical6_y_net,
    logical7_y_net_x0,
    \qspo_int_reg[7] ,
    clk,
    qspo);
  output delay1_q_net_0;
  output logical1_y_net;
  output logical2_y_net;
  output logical3_y_net;
  output logical4_y_net;
  output logical5_y_net;
  output logical6_y_net;
  output logical7_y_net_x0;
  input [0:0]\qspo_int_reg[7] ;
  input clk;
  input [6:0]qspo;

  wire clk;
  wire delay1_q_net_0;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net_x0;
  wire [6:0]qspo;
  wire [0:0]\qspo_int_reg[7] ;

  minized_petalinux_minized_demodulate_0_0_synth_reg_43 \srl_delay.synth_reg_srl_inst 
       (.\accum_reg_39_23_reg[24] (delay1_q_net_0),
        .clk(clk),
        .logical1_y_net(logical1_y_net),
        .logical2_y_net(logical2_y_net),
        .logical3_y_net(logical3_y_net),
        .logical4_y_net(logical4_y_net),
        .logical5_y_net(logical5_y_net),
        .logical6_y_net(logical6_y_net),
        .logical7_y_net_x0(logical7_y_net_x0),
        .qspo(qspo),
        .\qspo_int_reg[7] (\qspo_int_reg[7] ));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_38
   (ce,
    CE,
    clk);
  output ce;
  input CE;
  input clk;

  wire CE;
  wire ce;
  wire clk;

  minized_petalinux_minized_demodulate_0_0_synth_reg_41 \srl_delay.synth_reg_srl_inst 
       (.CE(CE),
        .ce(ce),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_59
   (delay1_q_net,
    inverter2_op_net,
    clk);
  output delay1_q_net;
  input inverter2_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter2_op_net;

  minized_petalinux_minized_demodulate_0_0_synth_reg_60 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter2_op_net(inverter2_op_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay_62
   (delay1_q_net,
    inverter1_op_net,
    clk);
  output delay1_q_net;
  input inverter1_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter1_op_net;

  minized_petalinux_minized_demodulate_0_0_synth_reg_63 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter1_op_net(inverter1_op_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized0
   (q,
    CE,
    clk);
  output [0:0]q;
  input CE;
  input clk;

  wire CE;
  wire clk;
  wire [0:0]q;

  minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized1_68 \srl_delay.synth_reg_srl_inst 
       (.CE(CE),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized0_55
   (ce,
    q,
    inverter2_op_net,
    delay1_q_net,
    register2_q_net,
    clk);
  output ce;
  output [0:0]q;
  output inverter2_op_net;
  input delay1_q_net;
  input register2_q_net;
  input clk;

  wire ce;
  wire clk;
  wire delay1_q_net;
  wire inverter2_op_net;
  wire [0:0]q;
  wire register2_q_net;

  minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized1 \srl_delay.synth_reg_srl_inst 
       (.ce(ce),
        .clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter2_op_net(inverter2_op_net),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized1
   (q,
    register2_q_net,
    clk);
  output [0:0]q;
  input register2_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register2_q_net;

  minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized3 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized2
   (q,
    \i_no_async_controls.output_reg[3] ,
    clk);
  output [2:0]q;
  input [2:0]\i_no_async_controls.output_reg[3] ;
  input clk;

  wire clk;
  wire [2:0]\i_no_async_controls.output_reg[3] ;
  wire [2:0]q;

  minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized5_45 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .\i_no_async_controls.output_reg[3] (\i_no_async_controls.output_reg[3] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized2_37
   (D,
    accum_reg_39_23_reg_1,
    accum_reg_39_23_reg_0,
    accum_reg_39_23_reg,
    Q,
    accum_reg_39_23_reg_5,
    accum_reg_39_23_reg_4,
    accum_reg_39_23_reg_3,
    accum_reg_39_23_reg_2,
    d,
    clk);
  output [24:0]D;
  input [24:0]accum_reg_39_23_reg_1;
  input [24:0]accum_reg_39_23_reg_0;
  input [24:0]accum_reg_39_23_reg;
  input [24:0]Q;
  input [24:0]accum_reg_39_23_reg_5;
  input [24:0]accum_reg_39_23_reg_4;
  input [24:0]accum_reg_39_23_reg_3;
  input [24:0]accum_reg_39_23_reg_2;
  input [2:0]d;
  input clk;

  wire [24:0]D;
  wire [24:0]Q;
  wire [24:0]accum_reg_39_23_reg;
  wire [24:0]accum_reg_39_23_reg_0;
  wire [24:0]accum_reg_39_23_reg_1;
  wire [24:0]accum_reg_39_23_reg_2;
  wire [24:0]accum_reg_39_23_reg_3;
  wire [24:0]accum_reg_39_23_reg_4;
  wire [24:0]accum_reg_39_23_reg_5;
  wire clk;
  wire [2:0]d;

  minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized5 \srl_delay.synth_reg_srl_inst 
       (.D(D),
        .Q(Q),
        .accum_reg_39_23_reg(accum_reg_39_23_reg),
        .accum_reg_39_23_reg_0(accum_reg_39_23_reg_0),
        .accum_reg_39_23_reg_1(accum_reg_39_23_reg_1),
        .accum_reg_39_23_reg_2(accum_reg_39_23_reg_2),
        .accum_reg_39_23_reg_3(accum_reg_39_23_reg_3),
        .accum_reg_39_23_reg_4(accum_reg_39_23_reg_4),
        .accum_reg_39_23_reg_5(accum_reg_39_23_reg_5),
        .clk(clk),
        .d(d));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized3
   (q,
    o,
    clk);
  output [24:0]q;
  input [24:0]o;
  input clk;

  wire clk;
  wire [24:0]o;
  wire [24:0]q;

  minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized7 \srl_delay.synth_reg_srl_inst 
       (.clk(clk),
        .o(o),
        .q(q));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized4
   (q,
    adc_trig,
    adc_in,
    clk);
  output [15:0]q;
  input [0:0]adc_trig;
  input [15:0]adc_in;
  input clk;

  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire clk;
  wire [15:0]q;

  minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized9 \srl_delay.synth_reg_srl_inst 
       (.adc_in(adc_in),
        .adc_trig(adc_trig),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldelay" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldelay__parameterized5
   (q,
    adc_trig,
    d,
    clk);
  output [15:0]q;
  input [0:0]adc_trig;
  input [15:0]d;
  input clk;

  wire [0:0]adc_trig;
  wire clk;
  wire [15:0]d;
  wire [15:0]q;

  minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized11 \srl_delay.synth_reg_srl_inst 
       (.adc_trig(adc_trig),
        .clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xldpram" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xldpram
   (douta,
    doutb,
    clk,
    CE,
    addra,
    Q,
    addrb);
  output [15:0]douta;
  output [15:0]doutb;
  input clk;
  input CE;
  input [7:0]addra;
  input [15:0]Q;
  input [8:0]addrb;

  wire CE;
  wire [15:0]Q;
  wire [7:0]addra;
  wire [8:0]addrb;
  wire clk;
  wire [15:0]douta;
  wire [15:0]doutb;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i2,blk_mem_gen_v8_4_1,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i2 \comp0.core_instance0 
       (.addra({1'b0,1'b0,addra}),
        .addrb({1'b1,addrb}),
        .clka(clk),
        .clkb(clk),
        .dina(Q),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(doutb),
        .ena(1'b1),
        .enb(1'b1),
        .wea(CE),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlmult" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlmult
   (O,
    \accum_reg_39_23_reg[7] ,
    \accum_reg_39_23_reg[11] ,
    \accum_reg_39_23_reg[15] ,
    \accum_reg_39_23_reg[17] ,
    clk,
    douta,
    doutb,
    i);
  output [3:0]O;
  output [3:0]\accum_reg_39_23_reg[7] ;
  output [3:0]\accum_reg_39_23_reg[11] ;
  output [3:0]\accum_reg_39_23_reg[15] ;
  output [1:0]\accum_reg_39_23_reg[17] ;
  input clk;
  input [15:0]douta;
  input [15:0]doutb;
  input [17:0]i;

  wire [3:0]O;
  wire \accum_reg_39_23[0]_i_2__6_n_0 ;
  wire \accum_reg_39_23[0]_i_3__0_n_0 ;
  wire \accum_reg_39_23[0]_i_4__0_n_0 ;
  wire \accum_reg_39_23[0]_i_5__0_n_0 ;
  wire \accum_reg_39_23[12]_i_2__0_n_0 ;
  wire \accum_reg_39_23[12]_i_3__0_n_0 ;
  wire \accum_reg_39_23[12]_i_4__0_n_0 ;
  wire \accum_reg_39_23[12]_i_5__0_n_0 ;
  wire \accum_reg_39_23[16]_i_2_n_0 ;
  wire \accum_reg_39_23[16]_i_3_n_0 ;
  wire \accum_reg_39_23[4]_i_2__0_n_0 ;
  wire \accum_reg_39_23[4]_i_3__0_n_0 ;
  wire \accum_reg_39_23[4]_i_4__0_n_0 ;
  wire \accum_reg_39_23[4]_i_5__0_n_0 ;
  wire \accum_reg_39_23[8]_i_2__0_n_0 ;
  wire \accum_reg_39_23[8]_i_3__0_n_0 ;
  wire \accum_reg_39_23[8]_i_4__0_n_0 ;
  wire \accum_reg_39_23[8]_i_5__0_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[11] ;
  wire \accum_reg_39_23_reg[12]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[15] ;
  wire \accum_reg_39_23_reg[16]_i_1_n_3 ;
  wire [1:0]\accum_reg_39_23_reg[17] ;
  wire \accum_reg_39_23_reg[4]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[7] ;
  wire \accum_reg_39_23_reg[8]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1_n_3 ;
  wire clk;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire [17:0]i;
  wire [30:0]mult_p_net;
  wire [3:1]\NLW_accum_reg_39_23_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_accum_reg_39_23_reg[16]_i_1_O_UNCONNECTED ;
  wire [31:31]\NLW_comp1.core_instance1_P_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_2__6 
       (.I0(mult_p_net[16]),
        .I1(i[3]),
        .O(\accum_reg_39_23[0]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_3__0 
       (.I0(mult_p_net[15]),
        .I1(i[2]),
        .O(\accum_reg_39_23[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__0 
       (.I0(mult_p_net[14]),
        .I1(i[1]),
        .O(\accum_reg_39_23[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__0 
       (.I0(mult_p_net[13]),
        .I1(i[0]),
        .O(\accum_reg_39_23[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__0 
       (.I0(mult_p_net[28]),
        .I1(i[15]),
        .O(\accum_reg_39_23[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__0 
       (.I0(mult_p_net[27]),
        .I1(i[14]),
        .O(\accum_reg_39_23[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__0 
       (.I0(mult_p_net[26]),
        .I1(i[13]),
        .O(\accum_reg_39_23[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__0 
       (.I0(mult_p_net[25]),
        .I1(i[12]),
        .O(\accum_reg_39_23[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2 
       (.I0(mult_p_net[30]),
        .I1(i[17]),
        .O(\accum_reg_39_23[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3 
       (.I0(mult_p_net[29]),
        .I1(i[16]),
        .O(\accum_reg_39_23[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__0 
       (.I0(mult_p_net[20]),
        .I1(i[7]),
        .O(\accum_reg_39_23[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__0 
       (.I0(mult_p_net[19]),
        .I1(i[6]),
        .O(\accum_reg_39_23[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__0 
       (.I0(mult_p_net[18]),
        .I1(i[5]),
        .O(\accum_reg_39_23[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__0 
       (.I0(mult_p_net[17]),
        .I1(i[4]),
        .O(\accum_reg_39_23[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__0 
       (.I0(mult_p_net[24]),
        .I1(i[11]),
        .O(\accum_reg_39_23[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__0 
       (.I0(mult_p_net[23]),
        .I1(i[10]),
        .O(\accum_reg_39_23[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__0 
       (.I0(mult_p_net[22]),
        .I1(i[9]),
        .O(\accum_reg_39_23[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__0 
       (.I0(mult_p_net[21]),
        .I1(i[8]),
        .O(\accum_reg_39_23[8]_i_5__0_n_0 ));
  CARRY4 \accum_reg_39_23_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_1_n_0 ,\accum_reg_39_23_reg[0]_i_1_n_1 ,\accum_reg_39_23_reg[0]_i_1_n_2 ,\accum_reg_39_23_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mult_p_net[16:13]),
        .O(O),
        .S({\accum_reg_39_23[0]_i_2__6_n_0 ,\accum_reg_39_23[0]_i_3__0_n_0 ,\accum_reg_39_23[0]_i_4__0_n_0 ,\accum_reg_39_23[0]_i_5__0_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1 
       (.CI(\accum_reg_39_23_reg[8]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1_n_0 ,\accum_reg_39_23_reg[12]_i_1_n_1 ,\accum_reg_39_23_reg[12]_i_1_n_2 ,\accum_reg_39_23_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mult_p_net[28:25]),
        .O(\accum_reg_39_23_reg[15] ),
        .S({\accum_reg_39_23[12]_i_2__0_n_0 ,\accum_reg_39_23[12]_i_3__0_n_0 ,\accum_reg_39_23[12]_i_4__0_n_0 ,\accum_reg_39_23[12]_i_5__0_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1 
       (.CI(\accum_reg_39_23_reg[12]_i_1_n_0 ),
        .CO({\NLW_accum_reg_39_23_reg[16]_i_1_CO_UNCONNECTED [3:1],\accum_reg_39_23_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,mult_p_net[29]}),
        .O({\NLW_accum_reg_39_23_reg[16]_i_1_O_UNCONNECTED [3:2],\accum_reg_39_23_reg[17] }),
        .S({1'b0,1'b0,\accum_reg_39_23[16]_i_2_n_0 ,\accum_reg_39_23[16]_i_3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1 
       (.CI(\accum_reg_39_23_reg[0]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1_n_0 ,\accum_reg_39_23_reg[4]_i_1_n_1 ,\accum_reg_39_23_reg[4]_i_1_n_2 ,\accum_reg_39_23_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mult_p_net[20:17]),
        .O(\accum_reg_39_23_reg[7] ),
        .S({\accum_reg_39_23[4]_i_2__0_n_0 ,\accum_reg_39_23[4]_i_3__0_n_0 ,\accum_reg_39_23[4]_i_4__0_n_0 ,\accum_reg_39_23[4]_i_5__0_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1 
       (.CI(\accum_reg_39_23_reg[4]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1_n_0 ,\accum_reg_39_23_reg[8]_i_1_n_1 ,\accum_reg_39_23_reg[8]_i_1_n_2 ,\accum_reg_39_23_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mult_p_net[24:21]),
        .O(\accum_reg_39_23_reg[11] ),
        .S({\accum_reg_39_23[8]_i_2__0_n_0 ,\accum_reg_39_23[8]_i_3__0_n_0 ,\accum_reg_39_23[8]_i_4__0_n_0 ,\accum_reg_39_23[8]_i_5__0_n_0 }));
  (* CHECK_LICENSE_TYPE = "minized_demodulate_mult_gen_v12_0_i2,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i2 \comp1.core_instance1 
       (.A(douta),
        .B(doutb),
        .CE(1'b1),
        .CLK(clk),
        .P({\NLW_comp1.core_instance1_P_UNCONNECTED [31],mult_p_net}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlmult" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlmult__parameterized0
   (q,
    clk,
    \pipe_20_22_reg[0][17] ,
    douta);
  output [17:0]q;
  input clk;
  input [17:0]\pipe_20_22_reg[0][17] ;
  input [17:0]douta;

  wire clk;
  wire [17:0]douta;
  wire [17:0]\pipe_20_22_reg[0][17] ;
  wire [17:0]q;
  wire [35:0]tmp_p;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_mult_gen_v12_0_i1,mult_gen_v12_0_14,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_14,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_mult_gen_v12_0_i1 \comp0.core_instance0 
       (.A(\pipe_20_22_reg[0][17] ),
        .B(douta),
        .CE(1'b1),
        .CLK(clk),
        .P(tmp_p),
        .SCLR(1'b0));
  minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized13 \latency_gt_0.reg 
       (.P(tmp_p),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister
   (ADD,
    logical3_y_net,
    logical_y_net_x0,
    clk);
  output ADD;
  input logical3_y_net;
  input logical_y_net_x0;
  input clk;

  wire ADD;
  wire clk;
  wire logical3_y_net;
  wire logical_y_net_x0;

  minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1 synth_reg_inst
       (.ADD(ADD),
        .clk(clk),
        .logical3_y_net(logical3_y_net),
        .logical_y_net_x0(logical_y_net_x0));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister_51
   (SINIT,
    adc_trig,
    relational_op_net,
    clk);
  output SINIT;
  input [0:0]adc_trig;
  input relational_op_net;
  input clk;

  wire SINIT;
  wire [0:0]adc_trig;
  wire clk;
  wire relational_op_net;

  minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1_52 synth_reg_inst
       (.SINIT(SINIT),
        .adc_trig(adc_trig),
        .clk(clk),
        .relational_op_net(relational_op_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister_65
   (register2_q_net,
    SINIT,
    \i_no_async_controls.output_reg[8] ,
    q,
    clk);
  output register2_q_net;
  output SINIT;
  input \i_no_async_controls.output_reg[8] ;
  input [0:0]q;
  input clk;

  wire SINIT;
  wire clk;
  wire \i_no_async_controls.output_reg[8] ;
  wire [0:0]q;
  wire register2_q_net;

  minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1_66 synth_reg_inst
       (.SINIT(SINIT),
        .clk(clk),
        .\i_no_async_controls.output_reg[8] (\i_no_async_controls.output_reg[8] ),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_25 synth_reg_inst
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_1
   (o,
    O,
    \accum_reg_39_23_reg[7] ,
    \accum_reg_39_23_reg[11] ,
    \accum_reg_39_23_reg[15] ,
    \accum_reg_39_23_reg[19] ,
    \accum_reg_39_23_reg[23] ,
    \accum_reg_39_23_reg[24] ,
    \accum_reg_39_23_reg[3] ,
    \accum_reg_39_23_reg[7]_0 ,
    \accum_reg_39_23_reg[11]_0 ,
    \accum_reg_39_23_reg[15]_0 ,
    \accum_reg_39_23_reg[19]_0 ,
    \accum_reg_39_23_reg[23]_0 ,
    \accum_reg_39_23_reg[24]_0 ,
    \accum_reg_39_23_reg[3]_0 ,
    \accum_reg_39_23_reg[7]_1 ,
    \accum_reg_39_23_reg[11]_1 ,
    \accum_reg_39_23_reg[15]_1 ,
    \accum_reg_39_23_reg[19]_1 ,
    \accum_reg_39_23_reg[23]_1 ,
    \accum_reg_39_23_reg[24]_1 ,
    \accum_reg_39_23_reg[3]_1 ,
    \accum_reg_39_23_reg[7]_2 ,
    \accum_reg_39_23_reg[11]_2 ,
    \accum_reg_39_23_reg[15]_2 ,
    \accum_reg_39_23_reg[19]_2 ,
    \accum_reg_39_23_reg[23]_2 ,
    \accum_reg_39_23_reg[24]_2 ,
    \accum_reg_39_23_reg[3]_2 ,
    \accum_reg_39_23_reg[7]_3 ,
    \accum_reg_39_23_reg[11]_3 ,
    \accum_reg_39_23_reg[15]_3 ,
    \accum_reg_39_23_reg[19]_3 ,
    \accum_reg_39_23_reg[23]_3 ,
    \accum_reg_39_23_reg[24]_3 ,
    \accum_reg_39_23_reg[3]_3 ,
    \accum_reg_39_23_reg[7]_4 ,
    \accum_reg_39_23_reg[11]_4 ,
    \accum_reg_39_23_reg[15]_4 ,
    \accum_reg_39_23_reg[19]_4 ,
    \accum_reg_39_23_reg[23]_4 ,
    \accum_reg_39_23_reg[24]_4 ,
    \accum_reg_39_23_reg[3]_4 ,
    \accum_reg_39_23_reg[7]_5 ,
    \accum_reg_39_23_reg[11]_5 ,
    \accum_reg_39_23_reg[15]_5 ,
    \accum_reg_39_23_reg[19]_5 ,
    \accum_reg_39_23_reg[23]_5 ,
    \accum_reg_39_23_reg[24]_5 ,
    accum_reg_39_23_reg,
    accum_reg_39_23_reg_0,
    accum_reg_39_23_reg_1,
    accum_reg_39_23_reg_2,
    accum_reg_39_23_reg_3,
    accum_reg_39_23_reg_4,
    accum_reg_39_23_reg_5,
    ce,
    i,
    clk);
  output [17:0]o;
  output [3:0]O;
  output [3:0]\accum_reg_39_23_reg[7] ;
  output [3:0]\accum_reg_39_23_reg[11] ;
  output [3:0]\accum_reg_39_23_reg[15] ;
  output [3:0]\accum_reg_39_23_reg[19] ;
  output [3:0]\accum_reg_39_23_reg[23] ;
  output [0:0]\accum_reg_39_23_reg[24] ;
  output [3:0]\accum_reg_39_23_reg[3] ;
  output [3:0]\accum_reg_39_23_reg[7]_0 ;
  output [3:0]\accum_reg_39_23_reg[11]_0 ;
  output [3:0]\accum_reg_39_23_reg[15]_0 ;
  output [3:0]\accum_reg_39_23_reg[19]_0 ;
  output [3:0]\accum_reg_39_23_reg[23]_0 ;
  output [0:0]\accum_reg_39_23_reg[24]_0 ;
  output [3:0]\accum_reg_39_23_reg[3]_0 ;
  output [3:0]\accum_reg_39_23_reg[7]_1 ;
  output [3:0]\accum_reg_39_23_reg[11]_1 ;
  output [3:0]\accum_reg_39_23_reg[15]_1 ;
  output [3:0]\accum_reg_39_23_reg[19]_1 ;
  output [3:0]\accum_reg_39_23_reg[23]_1 ;
  output [0:0]\accum_reg_39_23_reg[24]_1 ;
  output [3:0]\accum_reg_39_23_reg[3]_1 ;
  output [3:0]\accum_reg_39_23_reg[7]_2 ;
  output [3:0]\accum_reg_39_23_reg[11]_2 ;
  output [3:0]\accum_reg_39_23_reg[15]_2 ;
  output [3:0]\accum_reg_39_23_reg[19]_2 ;
  output [3:0]\accum_reg_39_23_reg[23]_2 ;
  output [0:0]\accum_reg_39_23_reg[24]_2 ;
  output [3:0]\accum_reg_39_23_reg[3]_2 ;
  output [3:0]\accum_reg_39_23_reg[7]_3 ;
  output [3:0]\accum_reg_39_23_reg[11]_3 ;
  output [3:0]\accum_reg_39_23_reg[15]_3 ;
  output [3:0]\accum_reg_39_23_reg[19]_3 ;
  output [3:0]\accum_reg_39_23_reg[23]_3 ;
  output [0:0]\accum_reg_39_23_reg[24]_3 ;
  output [3:0]\accum_reg_39_23_reg[3]_3 ;
  output [3:0]\accum_reg_39_23_reg[7]_4 ;
  output [3:0]\accum_reg_39_23_reg[11]_4 ;
  output [3:0]\accum_reg_39_23_reg[15]_4 ;
  output [3:0]\accum_reg_39_23_reg[19]_4 ;
  output [3:0]\accum_reg_39_23_reg[23]_4 ;
  output [0:0]\accum_reg_39_23_reg[24]_4 ;
  output [3:0]\accum_reg_39_23_reg[3]_4 ;
  output [3:0]\accum_reg_39_23_reg[7]_5 ;
  output [3:0]\accum_reg_39_23_reg[11]_5 ;
  output [3:0]\accum_reg_39_23_reg[15]_5 ;
  output [3:0]\accum_reg_39_23_reg[19]_5 ;
  output [3:0]\accum_reg_39_23_reg[23]_5 ;
  output [0:0]\accum_reg_39_23_reg[24]_5 ;
  input [24:0]accum_reg_39_23_reg;
  input [24:0]accum_reg_39_23_reg_0;
  input [24:0]accum_reg_39_23_reg_1;
  input [24:0]accum_reg_39_23_reg_2;
  input [24:0]accum_reg_39_23_reg_3;
  input [24:0]accum_reg_39_23_reg_4;
  input [24:0]accum_reg_39_23_reg_5;
  input ce;
  input [17:0]i;
  input clk;

  wire [3:0]O;
  wire [24:0]accum_reg_39_23_reg;
  wire [3:0]\accum_reg_39_23_reg[11] ;
  wire [3:0]\accum_reg_39_23_reg[11]_0 ;
  wire [3:0]\accum_reg_39_23_reg[11]_1 ;
  wire [3:0]\accum_reg_39_23_reg[11]_2 ;
  wire [3:0]\accum_reg_39_23_reg[11]_3 ;
  wire [3:0]\accum_reg_39_23_reg[11]_4 ;
  wire [3:0]\accum_reg_39_23_reg[11]_5 ;
  wire [3:0]\accum_reg_39_23_reg[15] ;
  wire [3:0]\accum_reg_39_23_reg[15]_0 ;
  wire [3:0]\accum_reg_39_23_reg[15]_1 ;
  wire [3:0]\accum_reg_39_23_reg[15]_2 ;
  wire [3:0]\accum_reg_39_23_reg[15]_3 ;
  wire [3:0]\accum_reg_39_23_reg[15]_4 ;
  wire [3:0]\accum_reg_39_23_reg[15]_5 ;
  wire [3:0]\accum_reg_39_23_reg[19] ;
  wire [3:0]\accum_reg_39_23_reg[19]_0 ;
  wire [3:0]\accum_reg_39_23_reg[19]_1 ;
  wire [3:0]\accum_reg_39_23_reg[19]_2 ;
  wire [3:0]\accum_reg_39_23_reg[19]_3 ;
  wire [3:0]\accum_reg_39_23_reg[19]_4 ;
  wire [3:0]\accum_reg_39_23_reg[19]_5 ;
  wire [3:0]\accum_reg_39_23_reg[23] ;
  wire [3:0]\accum_reg_39_23_reg[23]_0 ;
  wire [3:0]\accum_reg_39_23_reg[23]_1 ;
  wire [3:0]\accum_reg_39_23_reg[23]_2 ;
  wire [3:0]\accum_reg_39_23_reg[23]_3 ;
  wire [3:0]\accum_reg_39_23_reg[23]_4 ;
  wire [3:0]\accum_reg_39_23_reg[23]_5 ;
  wire [0:0]\accum_reg_39_23_reg[24] ;
  wire [0:0]\accum_reg_39_23_reg[24]_0 ;
  wire [0:0]\accum_reg_39_23_reg[24]_1 ;
  wire [0:0]\accum_reg_39_23_reg[24]_2 ;
  wire [0:0]\accum_reg_39_23_reg[24]_3 ;
  wire [0:0]\accum_reg_39_23_reg[24]_4 ;
  wire [0:0]\accum_reg_39_23_reg[24]_5 ;
  wire [3:0]\accum_reg_39_23_reg[3] ;
  wire [3:0]\accum_reg_39_23_reg[3]_0 ;
  wire [3:0]\accum_reg_39_23_reg[3]_1 ;
  wire [3:0]\accum_reg_39_23_reg[3]_2 ;
  wire [3:0]\accum_reg_39_23_reg[3]_3 ;
  wire [3:0]\accum_reg_39_23_reg[3]_4 ;
  wire [3:0]\accum_reg_39_23_reg[7] ;
  wire [3:0]\accum_reg_39_23_reg[7]_0 ;
  wire [3:0]\accum_reg_39_23_reg[7]_1 ;
  wire [3:0]\accum_reg_39_23_reg[7]_2 ;
  wire [3:0]\accum_reg_39_23_reg[7]_3 ;
  wire [3:0]\accum_reg_39_23_reg[7]_4 ;
  wire [3:0]\accum_reg_39_23_reg[7]_5 ;
  wire [24:0]accum_reg_39_23_reg_0;
  wire [24:0]accum_reg_39_23_reg_1;
  wire [24:0]accum_reg_39_23_reg_2;
  wire [24:0]accum_reg_39_23_reg_3;
  wire [24:0]accum_reg_39_23_reg_4;
  wire [24:0]accum_reg_39_23_reg_5;
  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_23 synth_reg_inst
       (.O(O),
        .accum_reg_39_23_reg(accum_reg_39_23_reg),
        .\accum_reg_39_23_reg[11] (\accum_reg_39_23_reg[11] ),
        .\accum_reg_39_23_reg[11]_0 (\accum_reg_39_23_reg[11]_0 ),
        .\accum_reg_39_23_reg[11]_1 (\accum_reg_39_23_reg[11]_1 ),
        .\accum_reg_39_23_reg[11]_2 (\accum_reg_39_23_reg[11]_2 ),
        .\accum_reg_39_23_reg[11]_3 (\accum_reg_39_23_reg[11]_3 ),
        .\accum_reg_39_23_reg[11]_4 (\accum_reg_39_23_reg[11]_4 ),
        .\accum_reg_39_23_reg[11]_5 (\accum_reg_39_23_reg[11]_5 ),
        .\accum_reg_39_23_reg[15] (\accum_reg_39_23_reg[15] ),
        .\accum_reg_39_23_reg[15]_0 (\accum_reg_39_23_reg[15]_0 ),
        .\accum_reg_39_23_reg[15]_1 (\accum_reg_39_23_reg[15]_1 ),
        .\accum_reg_39_23_reg[15]_2 (\accum_reg_39_23_reg[15]_2 ),
        .\accum_reg_39_23_reg[15]_3 (\accum_reg_39_23_reg[15]_3 ),
        .\accum_reg_39_23_reg[15]_4 (\accum_reg_39_23_reg[15]_4 ),
        .\accum_reg_39_23_reg[15]_5 (\accum_reg_39_23_reg[15]_5 ),
        .\accum_reg_39_23_reg[19] (\accum_reg_39_23_reg[19] ),
        .\accum_reg_39_23_reg[19]_0 (\accum_reg_39_23_reg[19]_0 ),
        .\accum_reg_39_23_reg[19]_1 (\accum_reg_39_23_reg[19]_1 ),
        .\accum_reg_39_23_reg[19]_2 (\accum_reg_39_23_reg[19]_2 ),
        .\accum_reg_39_23_reg[19]_3 (\accum_reg_39_23_reg[19]_3 ),
        .\accum_reg_39_23_reg[19]_4 (\accum_reg_39_23_reg[19]_4 ),
        .\accum_reg_39_23_reg[19]_5 (\accum_reg_39_23_reg[19]_5 ),
        .\accum_reg_39_23_reg[23] (\accum_reg_39_23_reg[23] ),
        .\accum_reg_39_23_reg[23]_0 (\accum_reg_39_23_reg[23]_0 ),
        .\accum_reg_39_23_reg[23]_1 (\accum_reg_39_23_reg[23]_1 ),
        .\accum_reg_39_23_reg[23]_2 (\accum_reg_39_23_reg[23]_2 ),
        .\accum_reg_39_23_reg[23]_3 (\accum_reg_39_23_reg[23]_3 ),
        .\accum_reg_39_23_reg[23]_4 (\accum_reg_39_23_reg[23]_4 ),
        .\accum_reg_39_23_reg[23]_5 (\accum_reg_39_23_reg[23]_5 ),
        .\accum_reg_39_23_reg[24] (\accum_reg_39_23_reg[24] ),
        .\accum_reg_39_23_reg[24]_0 (\accum_reg_39_23_reg[24]_0 ),
        .\accum_reg_39_23_reg[24]_1 (\accum_reg_39_23_reg[24]_1 ),
        .\accum_reg_39_23_reg[24]_2 (\accum_reg_39_23_reg[24]_2 ),
        .\accum_reg_39_23_reg[24]_3 (\accum_reg_39_23_reg[24]_3 ),
        .\accum_reg_39_23_reg[24]_4 (\accum_reg_39_23_reg[24]_4 ),
        .\accum_reg_39_23_reg[24]_5 (\accum_reg_39_23_reg[24]_5 ),
        .\accum_reg_39_23_reg[3] (\accum_reg_39_23_reg[3] ),
        .\accum_reg_39_23_reg[3]_0 (\accum_reg_39_23_reg[3]_0 ),
        .\accum_reg_39_23_reg[3]_1 (\accum_reg_39_23_reg[3]_1 ),
        .\accum_reg_39_23_reg[3]_2 (\accum_reg_39_23_reg[3]_2 ),
        .\accum_reg_39_23_reg[3]_3 (\accum_reg_39_23_reg[3]_3 ),
        .\accum_reg_39_23_reg[3]_4 (\accum_reg_39_23_reg[3]_4 ),
        .\accum_reg_39_23_reg[7] (\accum_reg_39_23_reg[7] ),
        .\accum_reg_39_23_reg[7]_0 (\accum_reg_39_23_reg[7]_0 ),
        .\accum_reg_39_23_reg[7]_1 (\accum_reg_39_23_reg[7]_1 ),
        .\accum_reg_39_23_reg[7]_2 (\accum_reg_39_23_reg[7]_2 ),
        .\accum_reg_39_23_reg[7]_3 (\accum_reg_39_23_reg[7]_3 ),
        .\accum_reg_39_23_reg[7]_4 (\accum_reg_39_23_reg[7]_4 ),
        .\accum_reg_39_23_reg[7]_5 (\accum_reg_39_23_reg[7]_5 ),
        .accum_reg_39_23_reg_0(accum_reg_39_23_reg_0),
        .accum_reg_39_23_reg_1(accum_reg_39_23_reg_1),
        .accum_reg_39_23_reg_2(accum_reg_39_23_reg_2),
        .accum_reg_39_23_reg_3(accum_reg_39_23_reg_3),
        .accum_reg_39_23_reg_4(accum_reg_39_23_reg_4),
        .accum_reg_39_23_reg_5(accum_reg_39_23_reg_5),
        .ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_2
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_21 synth_reg_inst
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_3
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_19 synth_reg_inst
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_4
   (o,
    ce,
    q,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]q;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]o;
  wire [17:0]q;

  minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3 synth_reg_inst
       (.ce(ce),
        .clk(clk),
        .o(o),
        .q(q));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized0_56
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_57 synth_reg_inst
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized1
   (o,
    ce,
    i,
    clk);
  output [24:0]o;
  input ce;
  input [24:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [24:0]i;
  wire [24:0]o;

  minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized5 synth_reg_inst
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlregister" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlregister__parameterized2
   (o,
    adc_trig,
    i,
    clk);
  output [16:0]o;
  input [0:0]adc_trig;
  input [16:0]i;
  input clk;

  wire [0:0]adc_trig;
  wire clk;
  wire [16:0]i;
  wire [16:0]o;

  minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized7 synth_reg_inst
       (.adc_trig(adc_trig),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlspram" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlspram
   (out1,
    clk,
    CE,
    Q,
    in1);
  output [24:0]out1;
  input clk;
  input CE;
  input [11:0]Q;
  input [24:0]in1;

  wire CE;
  wire [11:0]Q;
  wire clk;
  wire [24:0]in1;
  wire [24:0]out1;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i3,blk_mem_gen_v8_4_1,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i3 \comp0.core_instance0 
       (.addra(Q),
        .clka(clk),
        .dina(in1),
        .douta(out1),
        .ena(1'b1),
        .wea(CE));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlsprom" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom
   (douta,
    clk,
    qspo,
    Q);
  output [17:0]douta;
  input clk;
  input [0:0]qspo;
  input [8:0]Q;

  wire [8:0]Q;
  wire clk;
  wire [17:0]douta;
  wire [0:0]qspo;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i0,blk_mem_gen_v8_4_1,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i0 \comp0.core_instance0 
       (.addra({qspo,Q}),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlsprom" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom__parameterized0
   (douta,
    clk,
    Q);
  output [15:0]douta;
  input clk;
  input [12:0]Q;

  wire [12:0]Q;
  wire clk;
  wire [15:0]douta;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_blk_mem_gen_i1,blk_mem_gen_v8_4_1,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_1,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_blk_mem_gen_i1 \comp1.core_instance1 
       (.addra(Q),
        .clka(clk),
        .douta(douta),
        .ena(1'b1));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlsprom_dist" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist
   (qspo,
    D,
    ADD,
    Q,
    clk,
    S);
  output [7:0]qspo;
  output [0:0]D;
  output ADD;
  input [4:0]Q;
  input clk;
  input [0:0]S;

  wire ADD;
  wire [0:0]D;
  wire [4:0]Q;
  wire [0:0]S;
  wire bitbasher_iqaddress_net;
  wire clk;
  wire convert5_dout_net;
  wire [7:0]qspo;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_dist_mem_gen_i0,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i0 \comp0.core_instance0 
       (.a(Q),
        .clk(clk),
        .qspo({convert5_dout_net,qspo[7:3],bitbasher_iqaddress_net,qspo[2:0]}),
        .qspo_ce(1'b1));
  LUT1 #(
    .INIT(2'h1)) 
    \comp0.core_instance0_i_1 
       (.I0(convert5_dout_net),
        .O(ADD));
  LUT3 #(
    .INIT(8'hB8)) 
    \pipe_16_22[0][8]_i_1 
       (.I0(S),
        .I1(qspo[0]),
        .I2(bitbasher_iqaddress_net),
        .O(D));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlsprom_dist" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist__parameterized0
   (qspo,
    E,
    d,
    clk,
    relational1_op_net,
    delay1_q_net,
    \qspo_int_reg[0] ,
    delay1_q_net_0);
  output [7:0]qspo;
  output [0:0]E;
  input [2:0]d;
  input clk;
  input relational1_op_net;
  input delay1_q_net;
  input [0:0]\qspo_int_reg[0] ;
  input delay1_q_net_0;

  wire [0:0]E;
  wire clk;
  wire [2:0]d;
  wire delay1_q_net;
  wire delay1_q_net_0;
  wire [7:0]qspo;
  wire [0:0]\qspo_int_reg[0] ;
  wire relational1_op_net;

  LUT5 #(
    .INIT(32'hFF080808)) 
    \accum_reg_39_23[24]_i_1 
       (.I0(qspo[0]),
        .I1(relational1_op_net),
        .I2(delay1_q_net),
        .I3(\qspo_int_reg[0] ),
        .I4(delay1_q_net_0),
        .O(E));
  (* CHECK_LICENSE_TYPE = "minized_demodulate_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1 \comp1.core_instance1 
       (.a({1'b0,d}),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "minized_demodulate_xlsprom_dist" *) 
module minized_petalinux_minized_demodulate_0_0_minized_demodulate_xlsprom_dist__parameterized0__xdcDup__1
   (qspo,
    q,
    clk);
  output [7:0]qspo;
  input [2:0]q;
  input clk;

  wire clk;
  wire [2:0]q;
  wire [7:0]qspo;

  (* CHECK_LICENSE_TYPE = "minized_demodulate_dist_mem_gen_i1,dist_mem_gen_v8_0_12,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_12,Vivado 2018.2.2" *) 
  minized_petalinux_minized_demodulate_0_0_minized_demodulate_dist_mem_gen_i1__2 \comp1.core_instance1 
       (.a({1'b0,q}),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(1'b1));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1
   (ADD,
    logical3_y_net,
    logical_y_net_x0,
    clk);
  output ADD;
  input logical3_y_net;
  input logical_y_net_x0;
  input clk;

  wire ADD;
  wire clk;
  wire logical3_y_net;
  wire logical_y_net_x0;
  wire register6_q_net;

  LUT1 #(
    .INIT(2'h1)) 
    \comp1.core_instance1_i_1__0 
       (.I0(register6_q_net),
        .O(ADD));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(logical3_y_net),
        .D(logical_y_net_x0),
        .Q(register6_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1_53
   (SINIT,
    adc_trig,
    relational_op_net,
    clk);
  output SINIT;
  input [0:0]adc_trig;
  input relational_op_net;
  input clk;

  wire SINIT;
  wire [0:0]adc_trig;
  wire clk;
  wire relational_op_net;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(relational_op_net),
        .D(1'b1),
        .Q(SINIT),
        .R(adc_trig));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1_67
   (register2_q_net,
    SINIT,
    \i_no_async_controls.output_reg[8] ,
    q,
    clk);
  output register2_q_net;
  output SINIT;
  input \i_no_async_controls.output_reg[8] ;
  input [0:0]q;
  input clk;

  wire SINIT;
  wire clk;
  wire \i_no_async_controls.output_reg[8] ;
  wire [0:0]q;
  wire register2_q_net;

  LUT1 #(
    .INIT(2'h1)) 
    \comp1.core_instance1_i_1 
       (.I0(register2_q_net),
        .O(SINIT));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(q),
        .D(1'b1),
        .Q(register2_q_net),
        .R(\i_no_async_controls.output_reg[8] ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3
   (o,
    ce,
    q,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]q;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]o;
  wire [17:0]q;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[17].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[17]),
        .Q(o[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(q[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_20
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[17].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_22
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[17].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_24
   (o,
    O,
    \accum_reg_39_23_reg[7] ,
    \accum_reg_39_23_reg[11] ,
    \accum_reg_39_23_reg[15] ,
    \accum_reg_39_23_reg[19] ,
    \accum_reg_39_23_reg[23] ,
    \accum_reg_39_23_reg[24] ,
    \accum_reg_39_23_reg[3] ,
    \accum_reg_39_23_reg[7]_0 ,
    \accum_reg_39_23_reg[11]_0 ,
    \accum_reg_39_23_reg[15]_0 ,
    \accum_reg_39_23_reg[19]_0 ,
    \accum_reg_39_23_reg[23]_0 ,
    \accum_reg_39_23_reg[24]_0 ,
    \accum_reg_39_23_reg[3]_0 ,
    \accum_reg_39_23_reg[7]_1 ,
    \accum_reg_39_23_reg[11]_1 ,
    \accum_reg_39_23_reg[15]_1 ,
    \accum_reg_39_23_reg[19]_1 ,
    \accum_reg_39_23_reg[23]_1 ,
    \accum_reg_39_23_reg[24]_1 ,
    \accum_reg_39_23_reg[3]_1 ,
    \accum_reg_39_23_reg[7]_2 ,
    \accum_reg_39_23_reg[11]_2 ,
    \accum_reg_39_23_reg[15]_2 ,
    \accum_reg_39_23_reg[19]_2 ,
    \accum_reg_39_23_reg[23]_2 ,
    \accum_reg_39_23_reg[24]_2 ,
    \accum_reg_39_23_reg[3]_2 ,
    \accum_reg_39_23_reg[7]_3 ,
    \accum_reg_39_23_reg[11]_3 ,
    \accum_reg_39_23_reg[15]_3 ,
    \accum_reg_39_23_reg[19]_3 ,
    \accum_reg_39_23_reg[23]_3 ,
    \accum_reg_39_23_reg[24]_3 ,
    \accum_reg_39_23_reg[3]_3 ,
    \accum_reg_39_23_reg[7]_4 ,
    \accum_reg_39_23_reg[11]_4 ,
    \accum_reg_39_23_reg[15]_4 ,
    \accum_reg_39_23_reg[19]_4 ,
    \accum_reg_39_23_reg[23]_4 ,
    \accum_reg_39_23_reg[24]_4 ,
    \accum_reg_39_23_reg[3]_4 ,
    \accum_reg_39_23_reg[7]_5 ,
    \accum_reg_39_23_reg[11]_5 ,
    \accum_reg_39_23_reg[15]_5 ,
    \accum_reg_39_23_reg[19]_5 ,
    \accum_reg_39_23_reg[23]_5 ,
    \accum_reg_39_23_reg[24]_5 ,
    accum_reg_39_23_reg,
    accum_reg_39_23_reg_0,
    accum_reg_39_23_reg_1,
    accum_reg_39_23_reg_2,
    accum_reg_39_23_reg_3,
    accum_reg_39_23_reg_4,
    accum_reg_39_23_reg_5,
    ce,
    i,
    clk);
  output [17:0]o;
  output [3:0]O;
  output [3:0]\accum_reg_39_23_reg[7] ;
  output [3:0]\accum_reg_39_23_reg[11] ;
  output [3:0]\accum_reg_39_23_reg[15] ;
  output [3:0]\accum_reg_39_23_reg[19] ;
  output [3:0]\accum_reg_39_23_reg[23] ;
  output [0:0]\accum_reg_39_23_reg[24] ;
  output [3:0]\accum_reg_39_23_reg[3] ;
  output [3:0]\accum_reg_39_23_reg[7]_0 ;
  output [3:0]\accum_reg_39_23_reg[11]_0 ;
  output [3:0]\accum_reg_39_23_reg[15]_0 ;
  output [3:0]\accum_reg_39_23_reg[19]_0 ;
  output [3:0]\accum_reg_39_23_reg[23]_0 ;
  output [0:0]\accum_reg_39_23_reg[24]_0 ;
  output [3:0]\accum_reg_39_23_reg[3]_0 ;
  output [3:0]\accum_reg_39_23_reg[7]_1 ;
  output [3:0]\accum_reg_39_23_reg[11]_1 ;
  output [3:0]\accum_reg_39_23_reg[15]_1 ;
  output [3:0]\accum_reg_39_23_reg[19]_1 ;
  output [3:0]\accum_reg_39_23_reg[23]_1 ;
  output [0:0]\accum_reg_39_23_reg[24]_1 ;
  output [3:0]\accum_reg_39_23_reg[3]_1 ;
  output [3:0]\accum_reg_39_23_reg[7]_2 ;
  output [3:0]\accum_reg_39_23_reg[11]_2 ;
  output [3:0]\accum_reg_39_23_reg[15]_2 ;
  output [3:0]\accum_reg_39_23_reg[19]_2 ;
  output [3:0]\accum_reg_39_23_reg[23]_2 ;
  output [0:0]\accum_reg_39_23_reg[24]_2 ;
  output [3:0]\accum_reg_39_23_reg[3]_2 ;
  output [3:0]\accum_reg_39_23_reg[7]_3 ;
  output [3:0]\accum_reg_39_23_reg[11]_3 ;
  output [3:0]\accum_reg_39_23_reg[15]_3 ;
  output [3:0]\accum_reg_39_23_reg[19]_3 ;
  output [3:0]\accum_reg_39_23_reg[23]_3 ;
  output [0:0]\accum_reg_39_23_reg[24]_3 ;
  output [3:0]\accum_reg_39_23_reg[3]_3 ;
  output [3:0]\accum_reg_39_23_reg[7]_4 ;
  output [3:0]\accum_reg_39_23_reg[11]_4 ;
  output [3:0]\accum_reg_39_23_reg[15]_4 ;
  output [3:0]\accum_reg_39_23_reg[19]_4 ;
  output [3:0]\accum_reg_39_23_reg[23]_4 ;
  output [0:0]\accum_reg_39_23_reg[24]_4 ;
  output [3:0]\accum_reg_39_23_reg[3]_4 ;
  output [3:0]\accum_reg_39_23_reg[7]_5 ;
  output [3:0]\accum_reg_39_23_reg[11]_5 ;
  output [3:0]\accum_reg_39_23_reg[15]_5 ;
  output [3:0]\accum_reg_39_23_reg[19]_5 ;
  output [3:0]\accum_reg_39_23_reg[23]_5 ;
  output [0:0]\accum_reg_39_23_reg[24]_5 ;
  input [24:0]accum_reg_39_23_reg;
  input [24:0]accum_reg_39_23_reg_0;
  input [24:0]accum_reg_39_23_reg_1;
  input [24:0]accum_reg_39_23_reg_2;
  input [24:0]accum_reg_39_23_reg_3;
  input [24:0]accum_reg_39_23_reg_4;
  input [24:0]accum_reg_39_23_reg_5;
  input ce;
  input [17:0]i;
  input clk;

  wire [3:0]O;
  wire \accum_reg_39_23[0]_i_3__1_n_0 ;
  wire \accum_reg_39_23[0]_i_4__1_n_0 ;
  wire \accum_reg_39_23[0]_i_4__2_n_0 ;
  wire \accum_reg_39_23[0]_i_4__3_n_0 ;
  wire \accum_reg_39_23[0]_i_4__4_n_0 ;
  wire \accum_reg_39_23[0]_i_4__5_n_0 ;
  wire \accum_reg_39_23[0]_i_4__6_n_0 ;
  wire \accum_reg_39_23[0]_i_4__7_n_0 ;
  wire \accum_reg_39_23[0]_i_5__1_n_0 ;
  wire \accum_reg_39_23[0]_i_5__2_n_0 ;
  wire \accum_reg_39_23[0]_i_5__3_n_0 ;
  wire \accum_reg_39_23[0]_i_5__4_n_0 ;
  wire \accum_reg_39_23[0]_i_5__5_n_0 ;
  wire \accum_reg_39_23[0]_i_5__6_n_0 ;
  wire \accum_reg_39_23[0]_i_5__7_n_0 ;
  wire \accum_reg_39_23[0]_i_6__0_n_0 ;
  wire \accum_reg_39_23[0]_i_6__1_n_0 ;
  wire \accum_reg_39_23[0]_i_6__2_n_0 ;
  wire \accum_reg_39_23[0]_i_6__3_n_0 ;
  wire \accum_reg_39_23[0]_i_6__4_n_0 ;
  wire \accum_reg_39_23[0]_i_6__5_n_0 ;
  wire \accum_reg_39_23[0]_i_6_n_0 ;
  wire \accum_reg_39_23[0]_i_7__0_n_0 ;
  wire \accum_reg_39_23[0]_i_7__1_n_0 ;
  wire \accum_reg_39_23[0]_i_7__2_n_0 ;
  wire \accum_reg_39_23[0]_i_7__3_n_0 ;
  wire \accum_reg_39_23[0]_i_7__4_n_0 ;
  wire \accum_reg_39_23[0]_i_7_n_0 ;
  wire \accum_reg_39_23[12]_i_2__1_n_0 ;
  wire \accum_reg_39_23[12]_i_2__2_n_0 ;
  wire \accum_reg_39_23[12]_i_2__3_n_0 ;
  wire \accum_reg_39_23[12]_i_2__4_n_0 ;
  wire \accum_reg_39_23[12]_i_2__5_n_0 ;
  wire \accum_reg_39_23[12]_i_2__6_n_0 ;
  wire \accum_reg_39_23[12]_i_2__7_n_0 ;
  wire \accum_reg_39_23[12]_i_3__1_n_0 ;
  wire \accum_reg_39_23[12]_i_3__2_n_0 ;
  wire \accum_reg_39_23[12]_i_3__3_n_0 ;
  wire \accum_reg_39_23[12]_i_3__4_n_0 ;
  wire \accum_reg_39_23[12]_i_3__5_n_0 ;
  wire \accum_reg_39_23[12]_i_3__6_n_0 ;
  wire \accum_reg_39_23[12]_i_3__7_n_0 ;
  wire \accum_reg_39_23[12]_i_4__1_n_0 ;
  wire \accum_reg_39_23[12]_i_4__2_n_0 ;
  wire \accum_reg_39_23[12]_i_4__3_n_0 ;
  wire \accum_reg_39_23[12]_i_4__4_n_0 ;
  wire \accum_reg_39_23[12]_i_4__5_n_0 ;
  wire \accum_reg_39_23[12]_i_4__6_n_0 ;
  wire \accum_reg_39_23[12]_i_4__7_n_0 ;
  wire \accum_reg_39_23[12]_i_5__1_n_0 ;
  wire \accum_reg_39_23[12]_i_5__2_n_0 ;
  wire \accum_reg_39_23[12]_i_5__3_n_0 ;
  wire \accum_reg_39_23[12]_i_5__4_n_0 ;
  wire \accum_reg_39_23[12]_i_5__5_n_0 ;
  wire \accum_reg_39_23[12]_i_5__6_n_0 ;
  wire \accum_reg_39_23[12]_i_5__7_n_0 ;
  wire \accum_reg_39_23[16]_i_2__0_n_0 ;
  wire \accum_reg_39_23[16]_i_2__1_n_0 ;
  wire \accum_reg_39_23[16]_i_2__2_n_0 ;
  wire \accum_reg_39_23[16]_i_2__3_n_0 ;
  wire \accum_reg_39_23[16]_i_2__4_n_0 ;
  wire \accum_reg_39_23[16]_i_2__5_n_0 ;
  wire \accum_reg_39_23[16]_i_2__6_n_0 ;
  wire \accum_reg_39_23[16]_i_3__0_n_0 ;
  wire \accum_reg_39_23[16]_i_3__1_n_0 ;
  wire \accum_reg_39_23[16]_i_3__2_n_0 ;
  wire \accum_reg_39_23[16]_i_3__3_n_0 ;
  wire \accum_reg_39_23[16]_i_3__4_n_0 ;
  wire \accum_reg_39_23[16]_i_3__5_n_0 ;
  wire \accum_reg_39_23[16]_i_3__6_n_0 ;
  wire \accum_reg_39_23[16]_i_4__0_n_0 ;
  wire \accum_reg_39_23[16]_i_4__1_n_0 ;
  wire \accum_reg_39_23[16]_i_4__2_n_0 ;
  wire \accum_reg_39_23[16]_i_4__3_n_0 ;
  wire \accum_reg_39_23[16]_i_4__4_n_0 ;
  wire \accum_reg_39_23[16]_i_4__5_n_0 ;
  wire \accum_reg_39_23[16]_i_4_n_0 ;
  wire \accum_reg_39_23[16]_i_5__0_n_0 ;
  wire \accum_reg_39_23[16]_i_5__1_n_0 ;
  wire \accum_reg_39_23[16]_i_5__2_n_0 ;
  wire \accum_reg_39_23[16]_i_5__3_n_0 ;
  wire \accum_reg_39_23[16]_i_5__4_n_0 ;
  wire \accum_reg_39_23[16]_i_5__5_n_0 ;
  wire \accum_reg_39_23[16]_i_5_n_0 ;
  wire \accum_reg_39_23[20]_i_2__0_n_0 ;
  wire \accum_reg_39_23[20]_i_2__1_n_0 ;
  wire \accum_reg_39_23[20]_i_2__2_n_0 ;
  wire \accum_reg_39_23[20]_i_2__3_n_0 ;
  wire \accum_reg_39_23[20]_i_2__4_n_0 ;
  wire \accum_reg_39_23[20]_i_2__5_n_0 ;
  wire \accum_reg_39_23[20]_i_2_n_0 ;
  wire \accum_reg_39_23[20]_i_3__0_n_0 ;
  wire \accum_reg_39_23[20]_i_3__1_n_0 ;
  wire \accum_reg_39_23[20]_i_3__2_n_0 ;
  wire \accum_reg_39_23[20]_i_3__3_n_0 ;
  wire \accum_reg_39_23[20]_i_3__4_n_0 ;
  wire \accum_reg_39_23[20]_i_3__5_n_0 ;
  wire \accum_reg_39_23[20]_i_3_n_0 ;
  wire \accum_reg_39_23[20]_i_4__0_n_0 ;
  wire \accum_reg_39_23[20]_i_4__1_n_0 ;
  wire \accum_reg_39_23[20]_i_4__2_n_0 ;
  wire \accum_reg_39_23[20]_i_4__3_n_0 ;
  wire \accum_reg_39_23[20]_i_4__4_n_0 ;
  wire \accum_reg_39_23[20]_i_4__5_n_0 ;
  wire \accum_reg_39_23[20]_i_4_n_0 ;
  wire \accum_reg_39_23[20]_i_5__0_n_0 ;
  wire \accum_reg_39_23[20]_i_5__1_n_0 ;
  wire \accum_reg_39_23[20]_i_5__2_n_0 ;
  wire \accum_reg_39_23[20]_i_5__3_n_0 ;
  wire \accum_reg_39_23[20]_i_5__4_n_0 ;
  wire \accum_reg_39_23[20]_i_5__5_n_0 ;
  wire \accum_reg_39_23[20]_i_5_n_0 ;
  wire \accum_reg_39_23[24]_i_2__0_n_0 ;
  wire \accum_reg_39_23[24]_i_2__1_n_0 ;
  wire \accum_reg_39_23[24]_i_2__2_n_0 ;
  wire \accum_reg_39_23[24]_i_2__3_n_0 ;
  wire \accum_reg_39_23[24]_i_2__4_n_0 ;
  wire \accum_reg_39_23[24]_i_2__5_n_0 ;
  wire \accum_reg_39_23[24]_i_2_n_0 ;
  wire \accum_reg_39_23[4]_i_2__1_n_0 ;
  wire \accum_reg_39_23[4]_i_2__2_n_0 ;
  wire \accum_reg_39_23[4]_i_2__3_n_0 ;
  wire \accum_reg_39_23[4]_i_2__4_n_0 ;
  wire \accum_reg_39_23[4]_i_2__5_n_0 ;
  wire \accum_reg_39_23[4]_i_2__6_n_0 ;
  wire \accum_reg_39_23[4]_i_2__7_n_0 ;
  wire \accum_reg_39_23[4]_i_3__1_n_0 ;
  wire \accum_reg_39_23[4]_i_3__2_n_0 ;
  wire \accum_reg_39_23[4]_i_3__3_n_0 ;
  wire \accum_reg_39_23[4]_i_3__4_n_0 ;
  wire \accum_reg_39_23[4]_i_3__5_n_0 ;
  wire \accum_reg_39_23[4]_i_3__6_n_0 ;
  wire \accum_reg_39_23[4]_i_3__7_n_0 ;
  wire \accum_reg_39_23[4]_i_4__1_n_0 ;
  wire \accum_reg_39_23[4]_i_4__2_n_0 ;
  wire \accum_reg_39_23[4]_i_4__3_n_0 ;
  wire \accum_reg_39_23[4]_i_4__4_n_0 ;
  wire \accum_reg_39_23[4]_i_4__5_n_0 ;
  wire \accum_reg_39_23[4]_i_4__6_n_0 ;
  wire \accum_reg_39_23[4]_i_4__7_n_0 ;
  wire \accum_reg_39_23[4]_i_5__1_n_0 ;
  wire \accum_reg_39_23[4]_i_5__2_n_0 ;
  wire \accum_reg_39_23[4]_i_5__3_n_0 ;
  wire \accum_reg_39_23[4]_i_5__4_n_0 ;
  wire \accum_reg_39_23[4]_i_5__5_n_0 ;
  wire \accum_reg_39_23[4]_i_5__6_n_0 ;
  wire \accum_reg_39_23[4]_i_5__7_n_0 ;
  wire \accum_reg_39_23[8]_i_2__1_n_0 ;
  wire \accum_reg_39_23[8]_i_2__2_n_0 ;
  wire \accum_reg_39_23[8]_i_2__3_n_0 ;
  wire \accum_reg_39_23[8]_i_2__4_n_0 ;
  wire \accum_reg_39_23[8]_i_2__5_n_0 ;
  wire \accum_reg_39_23[8]_i_2__6_n_0 ;
  wire \accum_reg_39_23[8]_i_2__7_n_0 ;
  wire \accum_reg_39_23[8]_i_3__1_n_0 ;
  wire \accum_reg_39_23[8]_i_3__2_n_0 ;
  wire \accum_reg_39_23[8]_i_3__3_n_0 ;
  wire \accum_reg_39_23[8]_i_3__4_n_0 ;
  wire \accum_reg_39_23[8]_i_3__5_n_0 ;
  wire \accum_reg_39_23[8]_i_3__6_n_0 ;
  wire \accum_reg_39_23[8]_i_3__7_n_0 ;
  wire \accum_reg_39_23[8]_i_4__1_n_0 ;
  wire \accum_reg_39_23[8]_i_4__2_n_0 ;
  wire \accum_reg_39_23[8]_i_4__3_n_0 ;
  wire \accum_reg_39_23[8]_i_4__4_n_0 ;
  wire \accum_reg_39_23[8]_i_4__5_n_0 ;
  wire \accum_reg_39_23[8]_i_4__6_n_0 ;
  wire \accum_reg_39_23[8]_i_4__7_n_0 ;
  wire \accum_reg_39_23[8]_i_5__1_n_0 ;
  wire \accum_reg_39_23[8]_i_5__2_n_0 ;
  wire \accum_reg_39_23[8]_i_5__3_n_0 ;
  wire \accum_reg_39_23[8]_i_5__4_n_0 ;
  wire \accum_reg_39_23[8]_i_5__5_n_0 ;
  wire \accum_reg_39_23[8]_i_5__6_n_0 ;
  wire \accum_reg_39_23[8]_i_5__7_n_0 ;
  wire [24:0]accum_reg_39_23_reg;
  wire \accum_reg_39_23_reg[0]_i_2_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_2_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_2_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_2_n_3 ;
  wire \accum_reg_39_23_reg[0]_i_3__0_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_3__0_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_3__0_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_3__0_n_3 ;
  wire \accum_reg_39_23_reg[0]_i_3__1_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_3__1_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_3__1_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_3__1_n_3 ;
  wire \accum_reg_39_23_reg[0]_i_3__2_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_3__2_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_3__2_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_3__2_n_3 ;
  wire \accum_reg_39_23_reg[0]_i_3__3_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_3__3_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_3__3_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_3__3_n_3 ;
  wire \accum_reg_39_23_reg[0]_i_3__4_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_3__4_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_3__4_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_3__4_n_3 ;
  wire \accum_reg_39_23_reg[0]_i_3_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_3_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_3_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_3_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[11] ;
  wire [3:0]\accum_reg_39_23_reg[11]_0 ;
  wire [3:0]\accum_reg_39_23_reg[11]_1 ;
  wire [3:0]\accum_reg_39_23_reg[11]_2 ;
  wire [3:0]\accum_reg_39_23_reg[11]_3 ;
  wire [3:0]\accum_reg_39_23_reg[11]_4 ;
  wire [3:0]\accum_reg_39_23_reg[11]_5 ;
  wire \accum_reg_39_23_reg[12]_i_1__0_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__0_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__0_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__0_n_3 ;
  wire \accum_reg_39_23_reg[12]_i_1__1_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__1_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__1_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__1_n_3 ;
  wire \accum_reg_39_23_reg[12]_i_1__2_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__2_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__2_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__2_n_3 ;
  wire \accum_reg_39_23_reg[12]_i_1__3_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__3_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__3_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__3_n_3 ;
  wire \accum_reg_39_23_reg[12]_i_1__4_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__4_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__4_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__4_n_3 ;
  wire \accum_reg_39_23_reg[12]_i_1__5_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__5_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__5_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__5_n_3 ;
  wire \accum_reg_39_23_reg[12]_i_1__6_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__6_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__6_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__6_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[15] ;
  wire [3:0]\accum_reg_39_23_reg[15]_0 ;
  wire [3:0]\accum_reg_39_23_reg[15]_1 ;
  wire [3:0]\accum_reg_39_23_reg[15]_2 ;
  wire [3:0]\accum_reg_39_23_reg[15]_3 ;
  wire [3:0]\accum_reg_39_23_reg[15]_4 ;
  wire [3:0]\accum_reg_39_23_reg[15]_5 ;
  wire \accum_reg_39_23_reg[16]_i_1__0_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__0_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__0_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__0_n_3 ;
  wire \accum_reg_39_23_reg[16]_i_1__1_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__1_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__1_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__1_n_3 ;
  wire \accum_reg_39_23_reg[16]_i_1__2_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__2_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__2_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__2_n_3 ;
  wire \accum_reg_39_23_reg[16]_i_1__3_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__3_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__3_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__3_n_3 ;
  wire \accum_reg_39_23_reg[16]_i_1__4_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__4_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__4_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__4_n_3 ;
  wire \accum_reg_39_23_reg[16]_i_1__5_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__5_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__5_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__5_n_3 ;
  wire \accum_reg_39_23_reg[16]_i_1__6_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__6_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__6_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__6_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[19] ;
  wire [3:0]\accum_reg_39_23_reg[19]_0 ;
  wire [3:0]\accum_reg_39_23_reg[19]_1 ;
  wire [3:0]\accum_reg_39_23_reg[19]_2 ;
  wire [3:0]\accum_reg_39_23_reg[19]_3 ;
  wire [3:0]\accum_reg_39_23_reg[19]_4 ;
  wire [3:0]\accum_reg_39_23_reg[19]_5 ;
  wire \accum_reg_39_23_reg[20]_i_1__0_n_0 ;
  wire \accum_reg_39_23_reg[20]_i_1__0_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1__0_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1__0_n_3 ;
  wire \accum_reg_39_23_reg[20]_i_1__1_n_0 ;
  wire \accum_reg_39_23_reg[20]_i_1__1_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1__1_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1__1_n_3 ;
  wire \accum_reg_39_23_reg[20]_i_1__2_n_0 ;
  wire \accum_reg_39_23_reg[20]_i_1__2_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1__2_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1__2_n_3 ;
  wire \accum_reg_39_23_reg[20]_i_1__3_n_0 ;
  wire \accum_reg_39_23_reg[20]_i_1__3_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1__3_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1__3_n_3 ;
  wire \accum_reg_39_23_reg[20]_i_1__4_n_0 ;
  wire \accum_reg_39_23_reg[20]_i_1__4_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1__4_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1__4_n_3 ;
  wire \accum_reg_39_23_reg[20]_i_1__5_n_0 ;
  wire \accum_reg_39_23_reg[20]_i_1__5_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1__5_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1__5_n_3 ;
  wire \accum_reg_39_23_reg[20]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[20]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[23] ;
  wire [3:0]\accum_reg_39_23_reg[23]_0 ;
  wire [3:0]\accum_reg_39_23_reg[23]_1 ;
  wire [3:0]\accum_reg_39_23_reg[23]_2 ;
  wire [3:0]\accum_reg_39_23_reg[23]_3 ;
  wire [3:0]\accum_reg_39_23_reg[23]_4 ;
  wire [3:0]\accum_reg_39_23_reg[23]_5 ;
  wire [0:0]\accum_reg_39_23_reg[24] ;
  wire [0:0]\accum_reg_39_23_reg[24]_0 ;
  wire [0:0]\accum_reg_39_23_reg[24]_1 ;
  wire [0:0]\accum_reg_39_23_reg[24]_2 ;
  wire [0:0]\accum_reg_39_23_reg[24]_3 ;
  wire [0:0]\accum_reg_39_23_reg[24]_4 ;
  wire [0:0]\accum_reg_39_23_reg[24]_5 ;
  wire [3:0]\accum_reg_39_23_reg[3] ;
  wire [3:0]\accum_reg_39_23_reg[3]_0 ;
  wire [3:0]\accum_reg_39_23_reg[3]_1 ;
  wire [3:0]\accum_reg_39_23_reg[3]_2 ;
  wire [3:0]\accum_reg_39_23_reg[3]_3 ;
  wire [3:0]\accum_reg_39_23_reg[3]_4 ;
  wire \accum_reg_39_23_reg[4]_i_1__0_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__0_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__0_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__0_n_3 ;
  wire \accum_reg_39_23_reg[4]_i_1__1_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__1_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__1_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__1_n_3 ;
  wire \accum_reg_39_23_reg[4]_i_1__2_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__2_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__2_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__2_n_3 ;
  wire \accum_reg_39_23_reg[4]_i_1__3_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__3_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__3_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__3_n_3 ;
  wire \accum_reg_39_23_reg[4]_i_1__4_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__4_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__4_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__4_n_3 ;
  wire \accum_reg_39_23_reg[4]_i_1__5_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__5_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__5_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__5_n_3 ;
  wire \accum_reg_39_23_reg[4]_i_1__6_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__6_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__6_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__6_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[7] ;
  wire [3:0]\accum_reg_39_23_reg[7]_0 ;
  wire [3:0]\accum_reg_39_23_reg[7]_1 ;
  wire [3:0]\accum_reg_39_23_reg[7]_2 ;
  wire [3:0]\accum_reg_39_23_reg[7]_3 ;
  wire [3:0]\accum_reg_39_23_reg[7]_4 ;
  wire [3:0]\accum_reg_39_23_reg[7]_5 ;
  wire \accum_reg_39_23_reg[8]_i_1__0_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__0_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__0_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__0_n_3 ;
  wire \accum_reg_39_23_reg[8]_i_1__1_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__1_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__1_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__1_n_3 ;
  wire \accum_reg_39_23_reg[8]_i_1__2_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__2_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__2_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__2_n_3 ;
  wire \accum_reg_39_23_reg[8]_i_1__3_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__3_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__3_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__3_n_3 ;
  wire \accum_reg_39_23_reg[8]_i_1__4_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__4_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__4_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__4_n_3 ;
  wire \accum_reg_39_23_reg[8]_i_1__5_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__5_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__5_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__5_n_3 ;
  wire \accum_reg_39_23_reg[8]_i_1__6_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__6_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__6_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__6_n_3 ;
  wire [24:0]accum_reg_39_23_reg_0;
  wire [24:0]accum_reg_39_23_reg_1;
  wire [24:0]accum_reg_39_23_reg_2;
  wire [24:0]accum_reg_39_23_reg_3;
  wire [24:0]accum_reg_39_23_reg_4;
  wire [24:0]accum_reg_39_23_reg_5;
  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_1__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_1__1_O_UNCONNECTED ;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_1__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_1__2_O_UNCONNECTED ;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_1__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_1__3_O_UNCONNECTED ;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_1__4_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_1__4_O_UNCONNECTED ;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_1__5_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_1__5_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_3__1 
       (.I0(o[3]),
        .I1(accum_reg_39_23_reg_3[3]),
        .O(\accum_reg_39_23[0]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__1 
       (.I0(o[3]),
        .I1(accum_reg_39_23_reg[3]),
        .O(\accum_reg_39_23[0]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__2 
       (.I0(o[3]),
        .I1(accum_reg_39_23_reg_0[3]),
        .O(\accum_reg_39_23[0]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__3 
       (.I0(o[3]),
        .I1(accum_reg_39_23_reg_1[3]),
        .O(\accum_reg_39_23[0]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__4 
       (.I0(o[3]),
        .I1(accum_reg_39_23_reg_2[3]),
        .O(\accum_reg_39_23[0]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__5 
       (.I0(o[2]),
        .I1(accum_reg_39_23_reg_3[2]),
        .O(\accum_reg_39_23[0]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__6 
       (.I0(o[3]),
        .I1(accum_reg_39_23_reg_4[3]),
        .O(\accum_reg_39_23[0]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_4__7 
       (.I0(o[3]),
        .I1(accum_reg_39_23_reg_5[3]),
        .O(\accum_reg_39_23[0]_i_4__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__1 
       (.I0(o[2]),
        .I1(accum_reg_39_23_reg[2]),
        .O(\accum_reg_39_23[0]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__2 
       (.I0(o[2]),
        .I1(accum_reg_39_23_reg_0[2]),
        .O(\accum_reg_39_23[0]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__3 
       (.I0(o[2]),
        .I1(accum_reg_39_23_reg_1[2]),
        .O(\accum_reg_39_23[0]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__4 
       (.I0(o[2]),
        .I1(accum_reg_39_23_reg_2[2]),
        .O(\accum_reg_39_23[0]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__5 
       (.I0(o[1]),
        .I1(accum_reg_39_23_reg_3[1]),
        .O(\accum_reg_39_23[0]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__6 
       (.I0(o[2]),
        .I1(accum_reg_39_23_reg_4[2]),
        .O(\accum_reg_39_23[0]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_5__7 
       (.I0(o[2]),
        .I1(accum_reg_39_23_reg_5[2]),
        .O(\accum_reg_39_23[0]_i_5__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_6 
       (.I0(o[1]),
        .I1(accum_reg_39_23_reg[1]),
        .O(\accum_reg_39_23[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_6__0 
       (.I0(o[1]),
        .I1(accum_reg_39_23_reg_0[1]),
        .O(\accum_reg_39_23[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_6__1 
       (.I0(o[1]),
        .I1(accum_reg_39_23_reg_1[1]),
        .O(\accum_reg_39_23[0]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_6__2 
       (.I0(o[1]),
        .I1(accum_reg_39_23_reg_2[1]),
        .O(\accum_reg_39_23[0]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_6__3 
       (.I0(o[0]),
        .I1(accum_reg_39_23_reg_3[0]),
        .O(\accum_reg_39_23[0]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_6__4 
       (.I0(o[1]),
        .I1(accum_reg_39_23_reg_4[1]),
        .O(\accum_reg_39_23[0]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_6__5 
       (.I0(o[1]),
        .I1(accum_reg_39_23_reg_5[1]),
        .O(\accum_reg_39_23[0]_i_6__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_7 
       (.I0(o[0]),
        .I1(accum_reg_39_23_reg[0]),
        .O(\accum_reg_39_23[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_7__0 
       (.I0(o[0]),
        .I1(accum_reg_39_23_reg_0[0]),
        .O(\accum_reg_39_23[0]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_7__1 
       (.I0(o[0]),
        .I1(accum_reg_39_23_reg_1[0]),
        .O(\accum_reg_39_23[0]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_7__2 
       (.I0(o[0]),
        .I1(accum_reg_39_23_reg_2[0]),
        .O(\accum_reg_39_23[0]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_7__3 
       (.I0(o[0]),
        .I1(accum_reg_39_23_reg_4[0]),
        .O(\accum_reg_39_23[0]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[0]_i_7__4 
       (.I0(o[0]),
        .I1(accum_reg_39_23_reg_5[0]),
        .O(\accum_reg_39_23[0]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__1 
       (.I0(o[15]),
        .I1(accum_reg_39_23_reg[15]),
        .O(\accum_reg_39_23[12]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__2 
       (.I0(o[15]),
        .I1(accum_reg_39_23_reg_0[15]),
        .O(\accum_reg_39_23[12]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__3 
       (.I0(o[15]),
        .I1(accum_reg_39_23_reg_1[15]),
        .O(\accum_reg_39_23[12]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__4 
       (.I0(o[15]),
        .I1(accum_reg_39_23_reg_2[15]),
        .O(\accum_reg_39_23[12]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__5 
       (.I0(o[15]),
        .I1(accum_reg_39_23_reg_3[15]),
        .O(\accum_reg_39_23[12]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__6 
       (.I0(o[15]),
        .I1(accum_reg_39_23_reg_4[15]),
        .O(\accum_reg_39_23[12]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_2__7 
       (.I0(o[15]),
        .I1(accum_reg_39_23_reg_5[15]),
        .O(\accum_reg_39_23[12]_i_2__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__1 
       (.I0(o[14]),
        .I1(accum_reg_39_23_reg[14]),
        .O(\accum_reg_39_23[12]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__2 
       (.I0(o[14]),
        .I1(accum_reg_39_23_reg_0[14]),
        .O(\accum_reg_39_23[12]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__3 
       (.I0(o[14]),
        .I1(accum_reg_39_23_reg_1[14]),
        .O(\accum_reg_39_23[12]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__4 
       (.I0(o[14]),
        .I1(accum_reg_39_23_reg_2[14]),
        .O(\accum_reg_39_23[12]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__5 
       (.I0(o[14]),
        .I1(accum_reg_39_23_reg_3[14]),
        .O(\accum_reg_39_23[12]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__6 
       (.I0(o[14]),
        .I1(accum_reg_39_23_reg_4[14]),
        .O(\accum_reg_39_23[12]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_3__7 
       (.I0(o[14]),
        .I1(accum_reg_39_23_reg_5[14]),
        .O(\accum_reg_39_23[12]_i_3__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__1 
       (.I0(o[13]),
        .I1(accum_reg_39_23_reg[13]),
        .O(\accum_reg_39_23[12]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__2 
       (.I0(o[13]),
        .I1(accum_reg_39_23_reg_0[13]),
        .O(\accum_reg_39_23[12]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__3 
       (.I0(o[13]),
        .I1(accum_reg_39_23_reg_1[13]),
        .O(\accum_reg_39_23[12]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__4 
       (.I0(o[13]),
        .I1(accum_reg_39_23_reg_2[13]),
        .O(\accum_reg_39_23[12]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__5 
       (.I0(o[13]),
        .I1(accum_reg_39_23_reg_3[13]),
        .O(\accum_reg_39_23[12]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__6 
       (.I0(o[13]),
        .I1(accum_reg_39_23_reg_4[13]),
        .O(\accum_reg_39_23[12]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_4__7 
       (.I0(o[13]),
        .I1(accum_reg_39_23_reg_5[13]),
        .O(\accum_reg_39_23[12]_i_4__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__1 
       (.I0(o[12]),
        .I1(accum_reg_39_23_reg[12]),
        .O(\accum_reg_39_23[12]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__2 
       (.I0(o[12]),
        .I1(accum_reg_39_23_reg_0[12]),
        .O(\accum_reg_39_23[12]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__3 
       (.I0(o[12]),
        .I1(accum_reg_39_23_reg_1[12]),
        .O(\accum_reg_39_23[12]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__4 
       (.I0(o[12]),
        .I1(accum_reg_39_23_reg_2[12]),
        .O(\accum_reg_39_23[12]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__5 
       (.I0(o[12]),
        .I1(accum_reg_39_23_reg_3[12]),
        .O(\accum_reg_39_23[12]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__6 
       (.I0(o[12]),
        .I1(accum_reg_39_23_reg_4[12]),
        .O(\accum_reg_39_23[12]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[12]_i_5__7 
       (.I0(o[12]),
        .I1(accum_reg_39_23_reg_5[12]),
        .O(\accum_reg_39_23[12]_i_5__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[19]),
        .O(\accum_reg_39_23[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[19]),
        .O(\accum_reg_39_23[16]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[19]),
        .O(\accum_reg_39_23[16]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[19]),
        .O(\accum_reg_39_23[16]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[19]),
        .O(\accum_reg_39_23[16]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[19]),
        .O(\accum_reg_39_23[16]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_2__6 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[19]),
        .O(\accum_reg_39_23[16]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[18]),
        .O(\accum_reg_39_23[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[18]),
        .O(\accum_reg_39_23[16]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[18]),
        .O(\accum_reg_39_23[16]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[18]),
        .O(\accum_reg_39_23[16]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[18]),
        .O(\accum_reg_39_23[16]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[18]),
        .O(\accum_reg_39_23[16]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_3__6 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[18]),
        .O(\accum_reg_39_23[16]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[17]),
        .O(\accum_reg_39_23[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_4__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[17]),
        .O(\accum_reg_39_23[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_4__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[17]),
        .O(\accum_reg_39_23[16]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_4__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[17]),
        .O(\accum_reg_39_23[16]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_4__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[17]),
        .O(\accum_reg_39_23[16]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_4__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[17]),
        .O(\accum_reg_39_23[16]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_4__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[17]),
        .O(\accum_reg_39_23[16]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_5 
       (.I0(o[16]),
        .I1(accum_reg_39_23_reg[16]),
        .O(\accum_reg_39_23[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_5__0 
       (.I0(o[16]),
        .I1(accum_reg_39_23_reg_0[16]),
        .O(\accum_reg_39_23[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_5__1 
       (.I0(o[16]),
        .I1(accum_reg_39_23_reg_1[16]),
        .O(\accum_reg_39_23[16]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_5__2 
       (.I0(o[16]),
        .I1(accum_reg_39_23_reg_2[16]),
        .O(\accum_reg_39_23[16]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_5__3 
       (.I0(o[16]),
        .I1(accum_reg_39_23_reg_3[16]),
        .O(\accum_reg_39_23[16]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_5__4 
       (.I0(o[16]),
        .I1(accum_reg_39_23_reg_4[16]),
        .O(\accum_reg_39_23[16]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[16]_i_5__5 
       (.I0(o[16]),
        .I1(accum_reg_39_23_reg_5[16]),
        .O(\accum_reg_39_23[16]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[23]),
        .O(\accum_reg_39_23[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_2__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[23]),
        .O(\accum_reg_39_23[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_2__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[23]),
        .O(\accum_reg_39_23[20]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_2__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[23]),
        .O(\accum_reg_39_23[20]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_2__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[23]),
        .O(\accum_reg_39_23[20]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_2__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[23]),
        .O(\accum_reg_39_23[20]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_2__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[23]),
        .O(\accum_reg_39_23[20]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[22]),
        .O(\accum_reg_39_23[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_3__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[22]),
        .O(\accum_reg_39_23[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_3__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[22]),
        .O(\accum_reg_39_23[20]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_3__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[22]),
        .O(\accum_reg_39_23[20]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_3__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[22]),
        .O(\accum_reg_39_23[20]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_3__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[22]),
        .O(\accum_reg_39_23[20]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_3__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[22]),
        .O(\accum_reg_39_23[20]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[21]),
        .O(\accum_reg_39_23[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_4__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[21]),
        .O(\accum_reg_39_23[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_4__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[21]),
        .O(\accum_reg_39_23[20]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_4__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[21]),
        .O(\accum_reg_39_23[20]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_4__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[21]),
        .O(\accum_reg_39_23[20]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_4__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[21]),
        .O(\accum_reg_39_23[20]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_4__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[21]),
        .O(\accum_reg_39_23[20]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[20]),
        .O(\accum_reg_39_23[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_5__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[20]),
        .O(\accum_reg_39_23[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_5__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[20]),
        .O(\accum_reg_39_23[20]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_5__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[20]),
        .O(\accum_reg_39_23[20]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_5__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[20]),
        .O(\accum_reg_39_23[20]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_5__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[20]),
        .O(\accum_reg_39_23[20]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[20]_i_5__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[20]),
        .O(\accum_reg_39_23[20]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[24]_i_2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg[24]),
        .O(\accum_reg_39_23[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[24]_i_2__0 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_0[24]),
        .O(\accum_reg_39_23[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[24]_i_2__1 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_1[24]),
        .O(\accum_reg_39_23[24]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[24]_i_2__2 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_2[24]),
        .O(\accum_reg_39_23[24]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[24]_i_2__3 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_3[24]),
        .O(\accum_reg_39_23[24]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[24]_i_2__4 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_4[24]),
        .O(\accum_reg_39_23[24]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[24]_i_2__5 
       (.I0(o[17]),
        .I1(accum_reg_39_23_reg_5[24]),
        .O(\accum_reg_39_23[24]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__1 
       (.I0(o[7]),
        .I1(accum_reg_39_23_reg[7]),
        .O(\accum_reg_39_23[4]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__2 
       (.I0(o[7]),
        .I1(accum_reg_39_23_reg_0[7]),
        .O(\accum_reg_39_23[4]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__3 
       (.I0(o[7]),
        .I1(accum_reg_39_23_reg_1[7]),
        .O(\accum_reg_39_23[4]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__4 
       (.I0(o[7]),
        .I1(accum_reg_39_23_reg_2[7]),
        .O(\accum_reg_39_23[4]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__5 
       (.I0(o[7]),
        .I1(accum_reg_39_23_reg_3[7]),
        .O(\accum_reg_39_23[4]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__6 
       (.I0(o[7]),
        .I1(accum_reg_39_23_reg_4[7]),
        .O(\accum_reg_39_23[4]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_2__7 
       (.I0(o[7]),
        .I1(accum_reg_39_23_reg_5[7]),
        .O(\accum_reg_39_23[4]_i_2__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__1 
       (.I0(o[6]),
        .I1(accum_reg_39_23_reg[6]),
        .O(\accum_reg_39_23[4]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__2 
       (.I0(o[6]),
        .I1(accum_reg_39_23_reg_0[6]),
        .O(\accum_reg_39_23[4]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__3 
       (.I0(o[6]),
        .I1(accum_reg_39_23_reg_1[6]),
        .O(\accum_reg_39_23[4]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__4 
       (.I0(o[6]),
        .I1(accum_reg_39_23_reg_2[6]),
        .O(\accum_reg_39_23[4]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__5 
       (.I0(o[6]),
        .I1(accum_reg_39_23_reg_3[6]),
        .O(\accum_reg_39_23[4]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__6 
       (.I0(o[6]),
        .I1(accum_reg_39_23_reg_4[6]),
        .O(\accum_reg_39_23[4]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_3__7 
       (.I0(o[6]),
        .I1(accum_reg_39_23_reg_5[6]),
        .O(\accum_reg_39_23[4]_i_3__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__1 
       (.I0(o[5]),
        .I1(accum_reg_39_23_reg[5]),
        .O(\accum_reg_39_23[4]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__2 
       (.I0(o[5]),
        .I1(accum_reg_39_23_reg_0[5]),
        .O(\accum_reg_39_23[4]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__3 
       (.I0(o[5]),
        .I1(accum_reg_39_23_reg_1[5]),
        .O(\accum_reg_39_23[4]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__4 
       (.I0(o[5]),
        .I1(accum_reg_39_23_reg_2[5]),
        .O(\accum_reg_39_23[4]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__5 
       (.I0(o[5]),
        .I1(accum_reg_39_23_reg_3[5]),
        .O(\accum_reg_39_23[4]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__6 
       (.I0(o[5]),
        .I1(accum_reg_39_23_reg_4[5]),
        .O(\accum_reg_39_23[4]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_4__7 
       (.I0(o[5]),
        .I1(accum_reg_39_23_reg_5[5]),
        .O(\accum_reg_39_23[4]_i_4__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__1 
       (.I0(o[4]),
        .I1(accum_reg_39_23_reg[4]),
        .O(\accum_reg_39_23[4]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__2 
       (.I0(o[4]),
        .I1(accum_reg_39_23_reg_0[4]),
        .O(\accum_reg_39_23[4]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__3 
       (.I0(o[4]),
        .I1(accum_reg_39_23_reg_1[4]),
        .O(\accum_reg_39_23[4]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__4 
       (.I0(o[4]),
        .I1(accum_reg_39_23_reg_2[4]),
        .O(\accum_reg_39_23[4]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__5 
       (.I0(o[4]),
        .I1(accum_reg_39_23_reg_3[4]),
        .O(\accum_reg_39_23[4]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__6 
       (.I0(o[4]),
        .I1(accum_reg_39_23_reg_4[4]),
        .O(\accum_reg_39_23[4]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[4]_i_5__7 
       (.I0(o[4]),
        .I1(accum_reg_39_23_reg_5[4]),
        .O(\accum_reg_39_23[4]_i_5__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__1 
       (.I0(o[11]),
        .I1(accum_reg_39_23_reg[11]),
        .O(\accum_reg_39_23[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__2 
       (.I0(o[11]),
        .I1(accum_reg_39_23_reg_0[11]),
        .O(\accum_reg_39_23[8]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__3 
       (.I0(o[11]),
        .I1(accum_reg_39_23_reg_1[11]),
        .O(\accum_reg_39_23[8]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__4 
       (.I0(o[11]),
        .I1(accum_reg_39_23_reg_2[11]),
        .O(\accum_reg_39_23[8]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__5 
       (.I0(o[11]),
        .I1(accum_reg_39_23_reg_3[11]),
        .O(\accum_reg_39_23[8]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__6 
       (.I0(o[11]),
        .I1(accum_reg_39_23_reg_4[11]),
        .O(\accum_reg_39_23[8]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_2__7 
       (.I0(o[11]),
        .I1(accum_reg_39_23_reg_5[11]),
        .O(\accum_reg_39_23[8]_i_2__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__1 
       (.I0(o[10]),
        .I1(accum_reg_39_23_reg[10]),
        .O(\accum_reg_39_23[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__2 
       (.I0(o[10]),
        .I1(accum_reg_39_23_reg_0[10]),
        .O(\accum_reg_39_23[8]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__3 
       (.I0(o[10]),
        .I1(accum_reg_39_23_reg_1[10]),
        .O(\accum_reg_39_23[8]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__4 
       (.I0(o[10]),
        .I1(accum_reg_39_23_reg_2[10]),
        .O(\accum_reg_39_23[8]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__5 
       (.I0(o[10]),
        .I1(accum_reg_39_23_reg_3[10]),
        .O(\accum_reg_39_23[8]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__6 
       (.I0(o[10]),
        .I1(accum_reg_39_23_reg_4[10]),
        .O(\accum_reg_39_23[8]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_3__7 
       (.I0(o[10]),
        .I1(accum_reg_39_23_reg_5[10]),
        .O(\accum_reg_39_23[8]_i_3__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__1 
       (.I0(o[9]),
        .I1(accum_reg_39_23_reg[9]),
        .O(\accum_reg_39_23[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__2 
       (.I0(o[9]),
        .I1(accum_reg_39_23_reg_0[9]),
        .O(\accum_reg_39_23[8]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__3 
       (.I0(o[9]),
        .I1(accum_reg_39_23_reg_1[9]),
        .O(\accum_reg_39_23[8]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__4 
       (.I0(o[9]),
        .I1(accum_reg_39_23_reg_2[9]),
        .O(\accum_reg_39_23[8]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__5 
       (.I0(o[9]),
        .I1(accum_reg_39_23_reg_3[9]),
        .O(\accum_reg_39_23[8]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__6 
       (.I0(o[9]),
        .I1(accum_reg_39_23_reg_4[9]),
        .O(\accum_reg_39_23[8]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_4__7 
       (.I0(o[9]),
        .I1(accum_reg_39_23_reg_5[9]),
        .O(\accum_reg_39_23[8]_i_4__7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__1 
       (.I0(o[8]),
        .I1(accum_reg_39_23_reg[8]),
        .O(\accum_reg_39_23[8]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__2 
       (.I0(o[8]),
        .I1(accum_reg_39_23_reg_0[8]),
        .O(\accum_reg_39_23[8]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__3 
       (.I0(o[8]),
        .I1(accum_reg_39_23_reg_1[8]),
        .O(\accum_reg_39_23[8]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__4 
       (.I0(o[8]),
        .I1(accum_reg_39_23_reg_2[8]),
        .O(\accum_reg_39_23[8]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__5 
       (.I0(o[8]),
        .I1(accum_reg_39_23_reg_3[8]),
        .O(\accum_reg_39_23[8]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__6 
       (.I0(o[8]),
        .I1(accum_reg_39_23_reg_4[8]),
        .O(\accum_reg_39_23[8]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_reg_39_23[8]_i_5__7 
       (.I0(o[8]),
        .I1(accum_reg_39_23_reg_5[8]),
        .O(\accum_reg_39_23[8]_i_5__7_n_0 ));
  CARRY4 \accum_reg_39_23_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_2_n_0 ,\accum_reg_39_23_reg[0]_i_2_n_1 ,\accum_reg_39_23_reg[0]_i_2_n_2 ,\accum_reg_39_23_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(o[3:0]),
        .O(\accum_reg_39_23_reg[3]_2 ),
        .S({\accum_reg_39_23[0]_i_3__1_n_0 ,\accum_reg_39_23[0]_i_4__5_n_0 ,\accum_reg_39_23[0]_i_5__5_n_0 ,\accum_reg_39_23[0]_i_6__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_3_n_0 ,\accum_reg_39_23_reg[0]_i_3_n_1 ,\accum_reg_39_23_reg[0]_i_3_n_2 ,\accum_reg_39_23_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(o[3:0]),
        .O(O),
        .S({\accum_reg_39_23[0]_i_4__1_n_0 ,\accum_reg_39_23[0]_i_5__1_n_0 ,\accum_reg_39_23[0]_i_6_n_0 ,\accum_reg_39_23[0]_i_7_n_0 }));
  CARRY4 \accum_reg_39_23_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_3__0_n_0 ,\accum_reg_39_23_reg[0]_i_3__0_n_1 ,\accum_reg_39_23_reg[0]_i_3__0_n_2 ,\accum_reg_39_23_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(o[3:0]),
        .O(\accum_reg_39_23_reg[3] ),
        .S({\accum_reg_39_23[0]_i_4__2_n_0 ,\accum_reg_39_23[0]_i_5__2_n_0 ,\accum_reg_39_23[0]_i_6__0_n_0 ,\accum_reg_39_23[0]_i_7__0_n_0 }));
  CARRY4 \accum_reg_39_23_reg[0]_i_3__1 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_3__1_n_0 ,\accum_reg_39_23_reg[0]_i_3__1_n_1 ,\accum_reg_39_23_reg[0]_i_3__1_n_2 ,\accum_reg_39_23_reg[0]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI(o[3:0]),
        .O(\accum_reg_39_23_reg[3]_0 ),
        .S({\accum_reg_39_23[0]_i_4__3_n_0 ,\accum_reg_39_23[0]_i_5__3_n_0 ,\accum_reg_39_23[0]_i_6__1_n_0 ,\accum_reg_39_23[0]_i_7__1_n_0 }));
  CARRY4 \accum_reg_39_23_reg[0]_i_3__2 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_3__2_n_0 ,\accum_reg_39_23_reg[0]_i_3__2_n_1 ,\accum_reg_39_23_reg[0]_i_3__2_n_2 ,\accum_reg_39_23_reg[0]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI(o[3:0]),
        .O(\accum_reg_39_23_reg[3]_1 ),
        .S({\accum_reg_39_23[0]_i_4__4_n_0 ,\accum_reg_39_23[0]_i_5__4_n_0 ,\accum_reg_39_23[0]_i_6__2_n_0 ,\accum_reg_39_23[0]_i_7__2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[0]_i_3__3 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_3__3_n_0 ,\accum_reg_39_23_reg[0]_i_3__3_n_1 ,\accum_reg_39_23_reg[0]_i_3__3_n_2 ,\accum_reg_39_23_reg[0]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI(o[3:0]),
        .O(\accum_reg_39_23_reg[3]_3 ),
        .S({\accum_reg_39_23[0]_i_4__6_n_0 ,\accum_reg_39_23[0]_i_5__6_n_0 ,\accum_reg_39_23[0]_i_6__4_n_0 ,\accum_reg_39_23[0]_i_7__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[0]_i_3__4 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_3__4_n_0 ,\accum_reg_39_23_reg[0]_i_3__4_n_1 ,\accum_reg_39_23_reg[0]_i_3__4_n_2 ,\accum_reg_39_23_reg[0]_i_3__4_n_3 }),
        .CYINIT(1'b0),
        .DI(o[3:0]),
        .O(\accum_reg_39_23_reg[3]_4 ),
        .S({\accum_reg_39_23[0]_i_4__7_n_0 ,\accum_reg_39_23[0]_i_5__7_n_0 ,\accum_reg_39_23[0]_i_6__5_n_0 ,\accum_reg_39_23[0]_i_7__4_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__0 
       (.CI(\accum_reg_39_23_reg[8]_i_1__0_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__0_n_0 ,\accum_reg_39_23_reg[12]_i_1__0_n_1 ,\accum_reg_39_23_reg[12]_i_1__0_n_2 ,\accum_reg_39_23_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(o[15:12]),
        .O(\accum_reg_39_23_reg[15] ),
        .S({\accum_reg_39_23[12]_i_2__1_n_0 ,\accum_reg_39_23[12]_i_3__1_n_0 ,\accum_reg_39_23[12]_i_4__1_n_0 ,\accum_reg_39_23[12]_i_5__1_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__1 
       (.CI(\accum_reg_39_23_reg[8]_i_1__1_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__1_n_0 ,\accum_reg_39_23_reg[12]_i_1__1_n_1 ,\accum_reg_39_23_reg[12]_i_1__1_n_2 ,\accum_reg_39_23_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(o[15:12]),
        .O(\accum_reg_39_23_reg[15]_0 ),
        .S({\accum_reg_39_23[12]_i_2__2_n_0 ,\accum_reg_39_23[12]_i_3__2_n_0 ,\accum_reg_39_23[12]_i_4__2_n_0 ,\accum_reg_39_23[12]_i_5__2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__2 
       (.CI(\accum_reg_39_23_reg[8]_i_1__2_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__2_n_0 ,\accum_reg_39_23_reg[12]_i_1__2_n_1 ,\accum_reg_39_23_reg[12]_i_1__2_n_2 ,\accum_reg_39_23_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(o[15:12]),
        .O(\accum_reg_39_23_reg[15]_1 ),
        .S({\accum_reg_39_23[12]_i_2__3_n_0 ,\accum_reg_39_23[12]_i_3__3_n_0 ,\accum_reg_39_23[12]_i_4__3_n_0 ,\accum_reg_39_23[12]_i_5__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__3 
       (.CI(\accum_reg_39_23_reg[8]_i_1__3_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__3_n_0 ,\accum_reg_39_23_reg[12]_i_1__3_n_1 ,\accum_reg_39_23_reg[12]_i_1__3_n_2 ,\accum_reg_39_23_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(o[15:12]),
        .O(\accum_reg_39_23_reg[15]_2 ),
        .S({\accum_reg_39_23[12]_i_2__4_n_0 ,\accum_reg_39_23[12]_i_3__4_n_0 ,\accum_reg_39_23[12]_i_4__4_n_0 ,\accum_reg_39_23[12]_i_5__4_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__4 
       (.CI(\accum_reg_39_23_reg[8]_i_1__4_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__4_n_0 ,\accum_reg_39_23_reg[12]_i_1__4_n_1 ,\accum_reg_39_23_reg[12]_i_1__4_n_2 ,\accum_reg_39_23_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(o[15:12]),
        .O(\accum_reg_39_23_reg[15]_3 ),
        .S({\accum_reg_39_23[12]_i_2__5_n_0 ,\accum_reg_39_23[12]_i_3__5_n_0 ,\accum_reg_39_23[12]_i_4__5_n_0 ,\accum_reg_39_23[12]_i_5__5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__5 
       (.CI(\accum_reg_39_23_reg[8]_i_1__5_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__5_n_0 ,\accum_reg_39_23_reg[12]_i_1__5_n_1 ,\accum_reg_39_23_reg[12]_i_1__5_n_2 ,\accum_reg_39_23_reg[12]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI(o[15:12]),
        .O(\accum_reg_39_23_reg[15]_4 ),
        .S({\accum_reg_39_23[12]_i_2__6_n_0 ,\accum_reg_39_23[12]_i_3__6_n_0 ,\accum_reg_39_23[12]_i_4__6_n_0 ,\accum_reg_39_23[12]_i_5__6_n_0 }));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__6 
       (.CI(\accum_reg_39_23_reg[8]_i_1__6_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__6_n_0 ,\accum_reg_39_23_reg[12]_i_1__6_n_1 ,\accum_reg_39_23_reg[12]_i_1__6_n_2 ,\accum_reg_39_23_reg[12]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI(o[15:12]),
        .O(\accum_reg_39_23_reg[15]_5 ),
        .S({\accum_reg_39_23[12]_i_2__7_n_0 ,\accum_reg_39_23[12]_i_3__7_n_0 ,\accum_reg_39_23[12]_i_4__7_n_0 ,\accum_reg_39_23[12]_i_5__7_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__0 
       (.CI(\accum_reg_39_23_reg[12]_i_1__0_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__0_n_0 ,\accum_reg_39_23_reg[16]_i_1__0_n_1 ,\accum_reg_39_23_reg[16]_i_1__0_n_2 ,\accum_reg_39_23_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17:16]}),
        .O(\accum_reg_39_23_reg[19] ),
        .S({\accum_reg_39_23[16]_i_2__0_n_0 ,\accum_reg_39_23[16]_i_3__0_n_0 ,\accum_reg_39_23[16]_i_4_n_0 ,\accum_reg_39_23[16]_i_5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__1 
       (.CI(\accum_reg_39_23_reg[12]_i_1__1_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__1_n_0 ,\accum_reg_39_23_reg[16]_i_1__1_n_1 ,\accum_reg_39_23_reg[16]_i_1__1_n_2 ,\accum_reg_39_23_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17:16]}),
        .O(\accum_reg_39_23_reg[19]_0 ),
        .S({\accum_reg_39_23[16]_i_2__1_n_0 ,\accum_reg_39_23[16]_i_3__1_n_0 ,\accum_reg_39_23[16]_i_4__0_n_0 ,\accum_reg_39_23[16]_i_5__0_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__2 
       (.CI(\accum_reg_39_23_reg[12]_i_1__2_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__2_n_0 ,\accum_reg_39_23_reg[16]_i_1__2_n_1 ,\accum_reg_39_23_reg[16]_i_1__2_n_2 ,\accum_reg_39_23_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17:16]}),
        .O(\accum_reg_39_23_reg[19]_1 ),
        .S({\accum_reg_39_23[16]_i_2__2_n_0 ,\accum_reg_39_23[16]_i_3__2_n_0 ,\accum_reg_39_23[16]_i_4__1_n_0 ,\accum_reg_39_23[16]_i_5__1_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__3 
       (.CI(\accum_reg_39_23_reg[12]_i_1__3_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__3_n_0 ,\accum_reg_39_23_reg[16]_i_1__3_n_1 ,\accum_reg_39_23_reg[16]_i_1__3_n_2 ,\accum_reg_39_23_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17:16]}),
        .O(\accum_reg_39_23_reg[19]_2 ),
        .S({\accum_reg_39_23[16]_i_2__3_n_0 ,\accum_reg_39_23[16]_i_3__3_n_0 ,\accum_reg_39_23[16]_i_4__2_n_0 ,\accum_reg_39_23[16]_i_5__2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__4 
       (.CI(\accum_reg_39_23_reg[12]_i_1__4_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__4_n_0 ,\accum_reg_39_23_reg[16]_i_1__4_n_1 ,\accum_reg_39_23_reg[16]_i_1__4_n_2 ,\accum_reg_39_23_reg[16]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17:16]}),
        .O(\accum_reg_39_23_reg[19]_3 ),
        .S({\accum_reg_39_23[16]_i_2__4_n_0 ,\accum_reg_39_23[16]_i_3__4_n_0 ,\accum_reg_39_23[16]_i_4__3_n_0 ,\accum_reg_39_23[16]_i_5__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__5 
       (.CI(\accum_reg_39_23_reg[12]_i_1__5_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__5_n_0 ,\accum_reg_39_23_reg[16]_i_1__5_n_1 ,\accum_reg_39_23_reg[16]_i_1__5_n_2 ,\accum_reg_39_23_reg[16]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17:16]}),
        .O(\accum_reg_39_23_reg[19]_4 ),
        .S({\accum_reg_39_23[16]_i_2__5_n_0 ,\accum_reg_39_23[16]_i_3__5_n_0 ,\accum_reg_39_23[16]_i_4__4_n_0 ,\accum_reg_39_23[16]_i_5__4_n_0 }));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__6 
       (.CI(\accum_reg_39_23_reg[12]_i_1__6_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__6_n_0 ,\accum_reg_39_23_reg[16]_i_1__6_n_1 ,\accum_reg_39_23_reg[16]_i_1__6_n_2 ,\accum_reg_39_23_reg[16]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17:16]}),
        .O(\accum_reg_39_23_reg[19]_5 ),
        .S({\accum_reg_39_23[16]_i_2__6_n_0 ,\accum_reg_39_23[16]_i_3__6_n_0 ,\accum_reg_39_23[16]_i_4__5_n_0 ,\accum_reg_39_23[16]_i_5__5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[20]_i_1 
       (.CI(\accum_reg_39_23_reg[16]_i_1__0_n_0 ),
        .CO({\accum_reg_39_23_reg[20]_i_1_n_0 ,\accum_reg_39_23_reg[20]_i_1_n_1 ,\accum_reg_39_23_reg[20]_i_1_n_2 ,\accum_reg_39_23_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17],o[17]}),
        .O(\accum_reg_39_23_reg[23] ),
        .S({\accum_reg_39_23[20]_i_2_n_0 ,\accum_reg_39_23[20]_i_3_n_0 ,\accum_reg_39_23[20]_i_4_n_0 ,\accum_reg_39_23[20]_i_5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[20]_i_1__0 
       (.CI(\accum_reg_39_23_reg[16]_i_1__1_n_0 ),
        .CO({\accum_reg_39_23_reg[20]_i_1__0_n_0 ,\accum_reg_39_23_reg[20]_i_1__0_n_1 ,\accum_reg_39_23_reg[20]_i_1__0_n_2 ,\accum_reg_39_23_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17],o[17]}),
        .O(\accum_reg_39_23_reg[23]_0 ),
        .S({\accum_reg_39_23[20]_i_2__0_n_0 ,\accum_reg_39_23[20]_i_3__0_n_0 ,\accum_reg_39_23[20]_i_4__0_n_0 ,\accum_reg_39_23[20]_i_5__0_n_0 }));
  CARRY4 \accum_reg_39_23_reg[20]_i_1__1 
       (.CI(\accum_reg_39_23_reg[16]_i_1__2_n_0 ),
        .CO({\accum_reg_39_23_reg[20]_i_1__1_n_0 ,\accum_reg_39_23_reg[20]_i_1__1_n_1 ,\accum_reg_39_23_reg[20]_i_1__1_n_2 ,\accum_reg_39_23_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17],o[17]}),
        .O(\accum_reg_39_23_reg[23]_1 ),
        .S({\accum_reg_39_23[20]_i_2__1_n_0 ,\accum_reg_39_23[20]_i_3__1_n_0 ,\accum_reg_39_23[20]_i_4__1_n_0 ,\accum_reg_39_23[20]_i_5__1_n_0 }));
  CARRY4 \accum_reg_39_23_reg[20]_i_1__2 
       (.CI(\accum_reg_39_23_reg[16]_i_1__3_n_0 ),
        .CO({\accum_reg_39_23_reg[20]_i_1__2_n_0 ,\accum_reg_39_23_reg[20]_i_1__2_n_1 ,\accum_reg_39_23_reg[20]_i_1__2_n_2 ,\accum_reg_39_23_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17],o[17]}),
        .O(\accum_reg_39_23_reg[23]_2 ),
        .S({\accum_reg_39_23[20]_i_2__2_n_0 ,\accum_reg_39_23[20]_i_3__2_n_0 ,\accum_reg_39_23[20]_i_4__2_n_0 ,\accum_reg_39_23[20]_i_5__2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[20]_i_1__3 
       (.CI(\accum_reg_39_23_reg[16]_i_1__4_n_0 ),
        .CO({\accum_reg_39_23_reg[20]_i_1__3_n_0 ,\accum_reg_39_23_reg[20]_i_1__3_n_1 ,\accum_reg_39_23_reg[20]_i_1__3_n_2 ,\accum_reg_39_23_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17],o[17]}),
        .O(\accum_reg_39_23_reg[23]_3 ),
        .S({\accum_reg_39_23[20]_i_2__3_n_0 ,\accum_reg_39_23[20]_i_3__3_n_0 ,\accum_reg_39_23[20]_i_4__3_n_0 ,\accum_reg_39_23[20]_i_5__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[20]_i_1__4 
       (.CI(\accum_reg_39_23_reg[16]_i_1__5_n_0 ),
        .CO({\accum_reg_39_23_reg[20]_i_1__4_n_0 ,\accum_reg_39_23_reg[20]_i_1__4_n_1 ,\accum_reg_39_23_reg[20]_i_1__4_n_2 ,\accum_reg_39_23_reg[20]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17],o[17]}),
        .O(\accum_reg_39_23_reg[23]_4 ),
        .S({\accum_reg_39_23[20]_i_2__4_n_0 ,\accum_reg_39_23[20]_i_3__4_n_0 ,\accum_reg_39_23[20]_i_4__4_n_0 ,\accum_reg_39_23[20]_i_5__4_n_0 }));
  CARRY4 \accum_reg_39_23_reg[20]_i_1__5 
       (.CI(\accum_reg_39_23_reg[16]_i_1__6_n_0 ),
        .CO({\accum_reg_39_23_reg[20]_i_1__5_n_0 ,\accum_reg_39_23_reg[20]_i_1__5_n_1 ,\accum_reg_39_23_reg[20]_i_1__5_n_2 ,\accum_reg_39_23_reg[20]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({o[17],o[17],o[17],o[17]}),
        .O(\accum_reg_39_23_reg[23]_5 ),
        .S({\accum_reg_39_23[20]_i_2__5_n_0 ,\accum_reg_39_23[20]_i_3__5_n_0 ,\accum_reg_39_23[20]_i_4__5_n_0 ,\accum_reg_39_23[20]_i_5__5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[24]_i_1 
       (.CI(\accum_reg_39_23_reg[20]_i_1_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_1_O_UNCONNECTED [3:1],\accum_reg_39_23_reg[24] }),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23[24]_i_2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[24]_i_1__0 
       (.CI(\accum_reg_39_23_reg[20]_i_1__0_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_1__0_O_UNCONNECTED [3:1],\accum_reg_39_23_reg[24]_0 }),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23[24]_i_2__0_n_0 }));
  CARRY4 \accum_reg_39_23_reg[24]_i_1__1 
       (.CI(\accum_reg_39_23_reg[20]_i_1__1_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_1__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_1__1_O_UNCONNECTED [3:1],\accum_reg_39_23_reg[24]_1 }),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23[24]_i_2__1_n_0 }));
  CARRY4 \accum_reg_39_23_reg[24]_i_1__2 
       (.CI(\accum_reg_39_23_reg[20]_i_1__2_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_1__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_1__2_O_UNCONNECTED [3:1],\accum_reg_39_23_reg[24]_2 }),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23[24]_i_2__2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[24]_i_1__3 
       (.CI(\accum_reg_39_23_reg[20]_i_1__3_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_1__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_1__3_O_UNCONNECTED [3:1],\accum_reg_39_23_reg[24]_3 }),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23[24]_i_2__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[24]_i_1__4 
       (.CI(\accum_reg_39_23_reg[20]_i_1__4_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_1__4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_1__4_O_UNCONNECTED [3:1],\accum_reg_39_23_reg[24]_4 }),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23[24]_i_2__4_n_0 }));
  CARRY4 \accum_reg_39_23_reg[24]_i_1__5 
       (.CI(\accum_reg_39_23_reg[20]_i_1__5_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_1__5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_1__5_O_UNCONNECTED [3:1],\accum_reg_39_23_reg[24]_5 }),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23[24]_i_2__5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__0 
       (.CI(\accum_reg_39_23_reg[0]_i_3_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__0_n_0 ,\accum_reg_39_23_reg[4]_i_1__0_n_1 ,\accum_reg_39_23_reg[4]_i_1__0_n_2 ,\accum_reg_39_23_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(o[7:4]),
        .O(\accum_reg_39_23_reg[7] ),
        .S({\accum_reg_39_23[4]_i_2__1_n_0 ,\accum_reg_39_23[4]_i_3__1_n_0 ,\accum_reg_39_23[4]_i_4__1_n_0 ,\accum_reg_39_23[4]_i_5__1_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__1 
       (.CI(\accum_reg_39_23_reg[0]_i_3__0_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__1_n_0 ,\accum_reg_39_23_reg[4]_i_1__1_n_1 ,\accum_reg_39_23_reg[4]_i_1__1_n_2 ,\accum_reg_39_23_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(o[7:4]),
        .O(\accum_reg_39_23_reg[7]_0 ),
        .S({\accum_reg_39_23[4]_i_2__2_n_0 ,\accum_reg_39_23[4]_i_3__2_n_0 ,\accum_reg_39_23[4]_i_4__2_n_0 ,\accum_reg_39_23[4]_i_5__2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__2 
       (.CI(\accum_reg_39_23_reg[0]_i_3__1_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__2_n_0 ,\accum_reg_39_23_reg[4]_i_1__2_n_1 ,\accum_reg_39_23_reg[4]_i_1__2_n_2 ,\accum_reg_39_23_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(o[7:4]),
        .O(\accum_reg_39_23_reg[7]_1 ),
        .S({\accum_reg_39_23[4]_i_2__3_n_0 ,\accum_reg_39_23[4]_i_3__3_n_0 ,\accum_reg_39_23[4]_i_4__3_n_0 ,\accum_reg_39_23[4]_i_5__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__3 
       (.CI(\accum_reg_39_23_reg[0]_i_3__2_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__3_n_0 ,\accum_reg_39_23_reg[4]_i_1__3_n_1 ,\accum_reg_39_23_reg[4]_i_1__3_n_2 ,\accum_reg_39_23_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(o[7:4]),
        .O(\accum_reg_39_23_reg[7]_2 ),
        .S({\accum_reg_39_23[4]_i_2__4_n_0 ,\accum_reg_39_23[4]_i_3__4_n_0 ,\accum_reg_39_23[4]_i_4__4_n_0 ,\accum_reg_39_23[4]_i_5__4_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__4 
       (.CI(\accum_reg_39_23_reg[0]_i_2_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__4_n_0 ,\accum_reg_39_23_reg[4]_i_1__4_n_1 ,\accum_reg_39_23_reg[4]_i_1__4_n_2 ,\accum_reg_39_23_reg[4]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(o[7:4]),
        .O(\accum_reg_39_23_reg[7]_3 ),
        .S({\accum_reg_39_23[4]_i_2__5_n_0 ,\accum_reg_39_23[4]_i_3__5_n_0 ,\accum_reg_39_23[4]_i_4__5_n_0 ,\accum_reg_39_23[4]_i_5__5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__5 
       (.CI(\accum_reg_39_23_reg[0]_i_3__3_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__5_n_0 ,\accum_reg_39_23_reg[4]_i_1__5_n_1 ,\accum_reg_39_23_reg[4]_i_1__5_n_2 ,\accum_reg_39_23_reg[4]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI(o[7:4]),
        .O(\accum_reg_39_23_reg[7]_4 ),
        .S({\accum_reg_39_23[4]_i_2__6_n_0 ,\accum_reg_39_23[4]_i_3__6_n_0 ,\accum_reg_39_23[4]_i_4__6_n_0 ,\accum_reg_39_23[4]_i_5__6_n_0 }));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__6 
       (.CI(\accum_reg_39_23_reg[0]_i_3__4_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__6_n_0 ,\accum_reg_39_23_reg[4]_i_1__6_n_1 ,\accum_reg_39_23_reg[4]_i_1__6_n_2 ,\accum_reg_39_23_reg[4]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI(o[7:4]),
        .O(\accum_reg_39_23_reg[7]_5 ),
        .S({\accum_reg_39_23[4]_i_2__7_n_0 ,\accum_reg_39_23[4]_i_3__7_n_0 ,\accum_reg_39_23[4]_i_4__7_n_0 ,\accum_reg_39_23[4]_i_5__7_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__0 
       (.CI(\accum_reg_39_23_reg[4]_i_1__0_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__0_n_0 ,\accum_reg_39_23_reg[8]_i_1__0_n_1 ,\accum_reg_39_23_reg[8]_i_1__0_n_2 ,\accum_reg_39_23_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(o[11:8]),
        .O(\accum_reg_39_23_reg[11] ),
        .S({\accum_reg_39_23[8]_i_2__1_n_0 ,\accum_reg_39_23[8]_i_3__1_n_0 ,\accum_reg_39_23[8]_i_4__1_n_0 ,\accum_reg_39_23[8]_i_5__1_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__1 
       (.CI(\accum_reg_39_23_reg[4]_i_1__1_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__1_n_0 ,\accum_reg_39_23_reg[8]_i_1__1_n_1 ,\accum_reg_39_23_reg[8]_i_1__1_n_2 ,\accum_reg_39_23_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI(o[11:8]),
        .O(\accum_reg_39_23_reg[11]_0 ),
        .S({\accum_reg_39_23[8]_i_2__2_n_0 ,\accum_reg_39_23[8]_i_3__2_n_0 ,\accum_reg_39_23[8]_i_4__2_n_0 ,\accum_reg_39_23[8]_i_5__2_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__2 
       (.CI(\accum_reg_39_23_reg[4]_i_1__2_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__2_n_0 ,\accum_reg_39_23_reg[8]_i_1__2_n_1 ,\accum_reg_39_23_reg[8]_i_1__2_n_2 ,\accum_reg_39_23_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI(o[11:8]),
        .O(\accum_reg_39_23_reg[11]_1 ),
        .S({\accum_reg_39_23[8]_i_2__3_n_0 ,\accum_reg_39_23[8]_i_3__3_n_0 ,\accum_reg_39_23[8]_i_4__3_n_0 ,\accum_reg_39_23[8]_i_5__3_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__3 
       (.CI(\accum_reg_39_23_reg[4]_i_1__3_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__3_n_0 ,\accum_reg_39_23_reg[8]_i_1__3_n_1 ,\accum_reg_39_23_reg[8]_i_1__3_n_2 ,\accum_reg_39_23_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI(o[11:8]),
        .O(\accum_reg_39_23_reg[11]_2 ),
        .S({\accum_reg_39_23[8]_i_2__4_n_0 ,\accum_reg_39_23[8]_i_3__4_n_0 ,\accum_reg_39_23[8]_i_4__4_n_0 ,\accum_reg_39_23[8]_i_5__4_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__4 
       (.CI(\accum_reg_39_23_reg[4]_i_1__4_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__4_n_0 ,\accum_reg_39_23_reg[8]_i_1__4_n_1 ,\accum_reg_39_23_reg[8]_i_1__4_n_2 ,\accum_reg_39_23_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI(o[11:8]),
        .O(\accum_reg_39_23_reg[11]_3 ),
        .S({\accum_reg_39_23[8]_i_2__5_n_0 ,\accum_reg_39_23[8]_i_3__5_n_0 ,\accum_reg_39_23[8]_i_4__5_n_0 ,\accum_reg_39_23[8]_i_5__5_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__5 
       (.CI(\accum_reg_39_23_reg[4]_i_1__5_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__5_n_0 ,\accum_reg_39_23_reg[8]_i_1__5_n_1 ,\accum_reg_39_23_reg[8]_i_1__5_n_2 ,\accum_reg_39_23_reg[8]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI(o[11:8]),
        .O(\accum_reg_39_23_reg[11]_4 ),
        .S({\accum_reg_39_23[8]_i_2__6_n_0 ,\accum_reg_39_23[8]_i_3__6_n_0 ,\accum_reg_39_23[8]_i_4__6_n_0 ,\accum_reg_39_23[8]_i_5__6_n_0 }));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__6 
       (.CI(\accum_reg_39_23_reg[4]_i_1__6_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__6_n_0 ,\accum_reg_39_23_reg[8]_i_1__6_n_1 ,\accum_reg_39_23_reg[8]_i_1__6_n_2 ,\accum_reg_39_23_reg[8]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI(o[11:8]),
        .O(\accum_reg_39_23_reg[11]_5 ),
        .S({\accum_reg_39_23[8]_i_2__7_n_0 ,\accum_reg_39_23[8]_i_3__7_n_0 ,\accum_reg_39_23[8]_i_4__7_n_0 ,\accum_reg_39_23[8]_i_5__7_n_0 }));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[17].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_26
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[17].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_58
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[17].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized5
   (o,
    ce,
    i,
    clk);
  output [24:0]o;
  input ce;
  input [24:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [24:0]i;
  wire [24:0]o;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[17].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[18].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[19].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[20].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[21].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[22].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[23].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[24].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(ce),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized7
   (o,
    adc_trig,
    i,
    clk);
  output [16:0]o;
  input [0:0]adc_trig;
  input [16:0]i;
  input clk;

  wire [0:0]adc_trig;
  wire clk;
  wire [16:0]i;
  wire [16:0]o;

  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[0].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[10].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[11].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[12].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[13].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[14].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[15].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[16].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[1].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[2].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[3].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[4].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[5].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[6].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[7].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[8].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE \fd_prim_array[9].bit_is_0.fdre_comp 
       (.C(clk),
        .CE(adc_trig),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e
   (\accum_reg_39_23_reg[0] ,
    logical1_y_net_x0,
    logical2_y_net_x0,
    logical3_y_net_x0,
    logical4_y_net_x0,
    logical5_y_net_x0,
    logical6_y_net_x0,
    logical7_y_net,
    \op_mem_37_22_reg[0] ,
    clk,
    \qspo_int_reg[7] );
  output \accum_reg_39_23_reg[0] ;
  output logical1_y_net_x0;
  output logical2_y_net_x0;
  output logical3_y_net_x0;
  output logical4_y_net_x0;
  output logical5_y_net_x0;
  output logical6_y_net_x0;
  output logical7_y_net;
  input \op_mem_37_22_reg[0] ;
  input clk;
  input [6:0]\qspo_int_reg[7] ;

  wire \accum_reg_39_23_reg[0] ;
  wire clk;
  wire logical1_y_net_x0;
  wire logical2_y_net_x0;
  wire logical3_y_net_x0;
  wire logical4_y_net_x0;
  wire logical5_y_net_x0;
  wire logical6_y_net_x0;
  wire logical7_y_net;
  wire \op_mem_37_22_reg[0] ;
  wire [6:0]\qspo_int_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \accum_reg_39_23[0]_i_1 
       (.I0(\accum_reg_39_23_reg[0] ),
        .I1(\op_mem_37_22_reg[0] ),
        .I2(\qspo_int_reg[7] [0]),
        .O(logical1_y_net_x0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \accum_reg_39_23[0]_i_1__0 
       (.I0(\accum_reg_39_23_reg[0] ),
        .I1(\op_mem_37_22_reg[0] ),
        .I2(\qspo_int_reg[7] [1]),
        .O(logical2_y_net_x0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \accum_reg_39_23[0]_i_1__1 
       (.I0(\accum_reg_39_23_reg[0] ),
        .I1(\op_mem_37_22_reg[0] ),
        .I2(\qspo_int_reg[7] [2]),
        .O(logical3_y_net_x0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \accum_reg_39_23[0]_i_1__2 
       (.I0(\accum_reg_39_23_reg[0] ),
        .I1(\op_mem_37_22_reg[0] ),
        .I2(\qspo_int_reg[7] [3]),
        .O(logical4_y_net_x0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \accum_reg_39_23[0]_i_1__3 
       (.I0(\accum_reg_39_23_reg[0] ),
        .I1(\op_mem_37_22_reg[0] ),
        .I2(\qspo_int_reg[7] [4]),
        .O(logical5_y_net_x0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \accum_reg_39_23[0]_i_1__4 
       (.I0(\accum_reg_39_23_reg[0] ),
        .I1(\op_mem_37_22_reg[0] ),
        .I2(\qspo_int_reg[7] [5]),
        .O(logical6_y_net_x0));
  LUT3 #(
    .INIT(8'h40)) 
    \accum_reg_39_23[0]_i_1__5 
       (.I0(\accum_reg_39_23_reg[0] ),
        .I1(\op_mem_37_22_reg[0] ),
        .I2(\qspo_int_reg[7] [6]),
        .O(logical7_y_net));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_37_22_reg[0] ),
        .Q(\accum_reg_39_23_reg[0] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e_29
   (delay1_q_net,
    Q,
    clk);
  output delay1_q_net;
  input [0:0]Q;
  input clk;

  wire [0:0]Q;
  wire clk;
  wire delay1_q_net;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(delay1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e_42
   (ce,
    CE,
    clk);
  output ce;
  input CE;
  input clk;

  wire CE;
  wire ce;
  wire clk;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(CE),
        .Q(ce),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e_44
   (\accum_reg_39_23_reg[24] ,
    logical1_y_net,
    logical2_y_net,
    logical3_y_net,
    logical4_y_net,
    logical5_y_net,
    logical6_y_net,
    logical7_y_net_x0,
    \qspo_int_reg[7] ,
    clk,
    qspo);
  output \accum_reg_39_23_reg[24] ;
  output logical1_y_net;
  output logical2_y_net;
  output logical3_y_net;
  output logical4_y_net;
  output logical5_y_net;
  output logical6_y_net;
  output logical7_y_net_x0;
  input [0:0]\qspo_int_reg[7] ;
  input clk;
  input [6:0]qspo;

  wire \accum_reg_39_23_reg[24] ;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net_x0;
  wire [6:0]qspo;
  wire [0:0]\qspo_int_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \accum_reg_39_23[0]_i_2__0 
       (.I0(\accum_reg_39_23_reg[24] ),
        .I1(qspo[0]),
        .O(logical1_y_net));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \accum_reg_39_23[0]_i_2__1 
       (.I0(\accum_reg_39_23_reg[24] ),
        .I1(qspo[1]),
        .O(logical2_y_net));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \accum_reg_39_23[0]_i_2__2 
       (.I0(\accum_reg_39_23_reg[24] ),
        .I1(qspo[3]),
        .O(logical4_y_net));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \accum_reg_39_23[0]_i_2__3 
       (.I0(\accum_reg_39_23_reg[24] ),
        .I1(qspo[4]),
        .O(logical5_y_net));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \accum_reg_39_23[0]_i_2__4 
       (.I0(\accum_reg_39_23_reg[24] ),
        .I1(qspo[5]),
        .O(logical6_y_net));
  LUT2 #(
    .INIT(4'h8)) 
    \accum_reg_39_23[0]_i_2__5 
       (.I0(\accum_reg_39_23_reg[24] ),
        .I1(qspo[6]),
        .O(logical7_y_net_x0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_1 
       (.I0(\accum_reg_39_23_reg[24] ),
        .I1(qspo[2]),
        .O(logical3_y_net));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\qspo_int_reg[7] ),
        .Q(\accum_reg_39_23_reg[24] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e_48
   (ce,
    \qspo_int_reg[5] ,
    clk);
  output ce;
  input \qspo_int_reg[5] ;
  input clk;

  wire ce;
  wire clk;
  wire \qspo_int_reg[5] ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\qspo_int_reg[5] ),
        .Q(ce),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e_50
   (ce,
    \qspo_int_reg[4] ,
    clk);
  output ce;
  input \qspo_int_reg[4] ;
  input clk;

  wire ce;
  wire clk;
  wire \qspo_int_reg[4] ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(\qspo_int_reg[4] ),
        .Q(ce),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e_61
   (delay1_q_net,
    inverter2_op_net,
    clk);
  output delay1_q_net;
  input inverter2_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter2_op_net;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inverter2_op_net),
        .Q(delay1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e_64
   (delay1_q_net,
    inverter1_op_net,
    clk);
  output delay1_q_net;
  input inverter1_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter1_op_net;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inverter1_op_net),
        .Q(delay1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized1
   (ce,
    q,
    inverter2_op_net,
    delay1_q_net,
    register2_q_net,
    clk);
  output ce;
  output [0:0]q;
  output inverter2_op_net;
  input delay1_q_net;
  input register2_q_net;
  input clk;

  wire Q;
  wire ce;
  wire clk;
  wire delay1_q_net;
  wire inverter2_op_net;
  wire [0:0]q;
  wire register2_q_net;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fd_prim_array[0].bit_is_0.fdre_comp_i_1__1 
       (.I0(q),
        .I1(delay1_q_net),
        .O(ce));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \reg_array[0].fde_used.u2_i_1 
       (.I0(q),
        .O(inverter2_op_net));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(register2_q_net),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized11
   (q,
    adc_trig,
    d,
    clk);
  output [15:0]q;
  input [0:0]adc_trig;
  input [15:0]d;
  input clk;

  wire [0:0]adc_trig;
  wire clk;
  wire [15:0]d;
  wire [15:0]q;
  wire srlc32_out_0;
  wire srlc32_out_1;
  wire srlc32_out_10;
  wire srlc32_out_11;
  wire srlc32_out_12;
  wire srlc32_out_13;
  wire srlc32_out_14;
  wire srlc32_out_15;
  wire srlc32_out_2;
  wire srlc32_out_3;
  wire srlc32_out_4;
  wire srlc32_out_5;
  wire srlc32_out_6;
  wire srlc32_out_7;
  wire srlc32_out_8;
  wire srlc32_out_9;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_0),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out_0),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_10),
        .Q(q[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[10].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[10]),
        .Q(srlc32_out_10),
        .Q31(\NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_11),
        .Q(q[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[11].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[11]),
        .Q(srlc32_out_11),
        .Q31(\NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_12),
        .Q(q[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[12].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[12]),
        .Q(srlc32_out_12),
        .Q31(\NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_13),
        .Q(q[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[13].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[13]),
        .Q(srlc32_out_13),
        .Q31(\NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_14),
        .Q(q[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[14].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[14]),
        .Q(srlc32_out_14),
        .Q31(\NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_15),
        .Q(q[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[15].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[15]),
        .Q(srlc32_out_15),
        .Q31(\NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_1),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out_1),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_2),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out_2),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_3),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[3]),
        .Q(srlc32_out_3),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_4),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[4]),
        .Q(srlc32_out_4),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_5),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[5]),
        .Q(srlc32_out_5),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_6),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[6]),
        .Q(srlc32_out_6),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_7),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[7]),
        .Q(srlc32_out_7),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_8),
        .Q(q[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[8].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[8]),
        .Q(srlc32_out_8),
        .Q31(\NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_9),
        .Q(q[9]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[9].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(adc_trig),
        .CLK(clk),
        .D(d[9]),
        .Q(srlc32_out_9),
        .Q31(\NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized13
   (q,
    clk,
    P);
  output [17:0]q;
  input clk;
  input [35:0]P;

  wire [35:0]P;
  wire clk;
  wire [17:0]inp;
  wire [17:0]q;
  wire \reg_array[0].fde_used.u2_i_1__0_n_0 ;
  wire \reg_array[0].fde_used.u2_i_1__0_n_1 ;
  wire \reg_array[0].fde_used.u2_i_1__0_n_2 ;
  wire \reg_array[0].fde_used.u2_i_1__0_n_3 ;
  wire \reg_array[0].fde_used.u2_i_2_n_0 ;
  wire \reg_array[0].fde_used.u2_i_3_n_0 ;
  wire \reg_array[0].fde_used.u2_i_4_n_0 ;
  wire \reg_array[0].fde_used.u2_i_5_n_0 ;
  wire \reg_array[0].fde_used.u2_i_6_n_0 ;
  wire \reg_array[0].fde_used.u2_i_7_n_0 ;
  wire \reg_array[12].fde_used.u2_i_1_n_0 ;
  wire \reg_array[12].fde_used.u2_i_1_n_1 ;
  wire \reg_array[12].fde_used.u2_i_1_n_2 ;
  wire \reg_array[12].fde_used.u2_i_1_n_3 ;
  wire \reg_array[16].fde_used.u2_i_1_n_3 ;
  wire \reg_array[4].fde_used.u2_i_1_n_0 ;
  wire \reg_array[4].fde_used.u2_i_1_n_1 ;
  wire \reg_array[4].fde_used.u2_i_1_n_2 ;
  wire \reg_array[4].fde_used.u2_i_1_n_3 ;
  wire \reg_array[8].fde_used.u2_i_1_n_0 ;
  wire \reg_array[8].fde_used.u2_i_1_n_1 ;
  wire \reg_array[8].fde_used.u2_i_1_n_2 ;
  wire \reg_array[8].fde_used.u2_i_1_n_3 ;
  wire [3:1]\NLW_reg_array[16].fde_used.u2_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_reg_array[16].fde_used.u2_i_1_O_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[0]),
        .Q(q[0]),
        .R(1'b0));
  CARRY4 \reg_array[0].fde_used.u2_i_1__0 
       (.CI(1'b0),
        .CO({\reg_array[0].fde_used.u2_i_1__0_n_0 ,\reg_array[0].fde_used.u2_i_1__0_n_1 ,\reg_array[0].fde_used.u2_i_1__0_n_2 ,\reg_array[0].fde_used.u2_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,P[17]}),
        .O(inp[3:0]),
        .S({P[20:18],\reg_array[0].fde_used.u2_i_2_n_0 }));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    \reg_array[0].fde_used.u2_i_2 
       (.I0(P[17]),
        .I1(\reg_array[0].fde_used.u2_i_3_n_0 ),
        .I2(\reg_array[0].fde_used.u2_i_4_n_0 ),
        .I3(\reg_array[0].fde_used.u2_i_5_n_0 ),
        .I4(\reg_array[0].fde_used.u2_i_6_n_0 ),
        .I5(\reg_array[0].fde_used.u2_i_7_n_0 ),
        .O(\reg_array[0].fde_used.u2_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_array[0].fde_used.u2_i_3 
       (.I0(P[1]),
        .I1(P[16]),
        .O(\reg_array[0].fde_used.u2_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \reg_array[0].fde_used.u2_i_4 
       (.I0(P[2]),
        .I1(P[5]),
        .I2(P[6]),
        .I3(P[4]),
        .I4(P[16]),
        .I5(P[3]),
        .O(\reg_array[0].fde_used.u2_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFEF0000)) 
    \reg_array[0].fde_used.u2_i_5 
       (.I0(P[12]),
        .I1(P[15]),
        .I2(P[35]),
        .I3(P[14]),
        .I4(P[16]),
        .I5(P[13]),
        .O(\reg_array[0].fde_used.u2_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \reg_array[0].fde_used.u2_i_6 
       (.I0(P[7]),
        .I1(P[10]),
        .I2(P[11]),
        .I3(P[9]),
        .I4(P[16]),
        .I5(P[8]),
        .O(\reg_array[0].fde_used.u2_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \reg_array[0].fde_used.u2_i_7 
       (.I0(P[0]),
        .I1(P[16]),
        .O(\reg_array[0].fde_used.u2_i_7_n_0 ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[10]),
        .Q(q[10]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[11]),
        .Q(q[11]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[12]),
        .Q(q[12]),
        .R(1'b0));
  CARRY4 \reg_array[12].fde_used.u2_i_1 
       (.CI(\reg_array[8].fde_used.u2_i_1_n_0 ),
        .CO({\reg_array[12].fde_used.u2_i_1_n_0 ,\reg_array[12].fde_used.u2_i_1_n_1 ,\reg_array[12].fde_used.u2_i_1_n_2 ,\reg_array[12].fde_used.u2_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[15:12]),
        .S(P[32:29]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[13]),
        .Q(q[13]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[14]),
        .Q(q[14]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[15]),
        .Q(q[15]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[16]),
        .Q(q[16]),
        .R(1'b0));
  CARRY4 \reg_array[16].fde_used.u2_i_1 
       (.CI(\reg_array[12].fde_used.u2_i_1_n_0 ),
        .CO({\NLW_reg_array[16].fde_used.u2_i_1_CO_UNCONNECTED [3:1],\reg_array[16].fde_used.u2_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_array[16].fde_used.u2_i_1_O_UNCONNECTED [3:2],inp[17:16]}),
        .S({1'b0,1'b0,P[34:33]}));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[17]),
        .Q(q[17]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[1]),
        .Q(q[1]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[2]),
        .Q(q[2]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[3]),
        .Q(q[3]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[4]),
        .Q(q[4]),
        .R(1'b0));
  CARRY4 \reg_array[4].fde_used.u2_i_1 
       (.CI(\reg_array[0].fde_used.u2_i_1__0_n_0 ),
        .CO({\reg_array[4].fde_used.u2_i_1_n_0 ,\reg_array[4].fde_used.u2_i_1_n_1 ,\reg_array[4].fde_used.u2_i_1_n_2 ,\reg_array[4].fde_used.u2_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[7:4]),
        .S(P[24:21]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[5]),
        .Q(q[5]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[6]),
        .Q(q[6]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[7]),
        .Q(q[7]),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[8]),
        .Q(q[8]),
        .R(1'b0));
  CARRY4 \reg_array[8].fde_used.u2_i_1 
       (.CI(\reg_array[4].fde_used.u2_i_1_n_0 ),
        .CO({\reg_array[8].fde_used.u2_i_1_n_0 ,\reg_array[8].fde_used.u2_i_1_n_1 ,\reg_array[8].fde_used.u2_i_1_n_2 ,\reg_array[8].fde_used.u2_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(inp[11:8]),
        .S(P[28:25]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(inp[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized1_69
   (q,
    CE,
    clk);
  output [0:0]q;
  input CE;
  input clk;

  wire CE;
  wire Q;
  wire clk;
  wire [0:0]q;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b1,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(CE),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized3
   (q,
    register2_q_net,
    clk);
  output [0:0]q;
  input register2_q_net;
  input clk;

  wire Q;
  wire clk;
  wire [0:0]q;
  wire register2_q_net;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(Q),
        .Q(q),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/agcandfilter1/filter1/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(register2_q_net),
        .Q(Q),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized5
   (D,
    accum_reg_39_23_reg_1,
    accum_reg_39_23_reg_0,
    accum_reg_39_23_reg,
    Q,
    accum_reg_39_23_reg_5,
    accum_reg_39_23_reg_4,
    accum_reg_39_23_reg_3,
    accum_reg_39_23_reg_2,
    d,
    clk);
  output [24:0]D;
  input [24:0]accum_reg_39_23_reg_1;
  input [24:0]accum_reg_39_23_reg_0;
  input [24:0]accum_reg_39_23_reg;
  input [24:0]Q;
  input [24:0]accum_reg_39_23_reg_5;
  input [24:0]accum_reg_39_23_reg_4;
  input [24:0]accum_reg_39_23_reg_3;
  input [24:0]accum_reg_39_23_reg_2;
  input [2:0]d;
  input clk;

  wire [24:0]D;
  wire [24:0]Q;
  wire [24:0]accum_reg_39_23_reg;
  wire [24:0]accum_reg_39_23_reg_0;
  wire [24:0]accum_reg_39_23_reg_1;
  wire [24:0]accum_reg_39_23_reg_2;
  wire [24:0]accum_reg_39_23_reg_3;
  wire [24:0]accum_reg_39_23_reg_4;
  wire [24:0]accum_reg_39_23_reg_5;
  wire clk;
  wire [2:0]d;
  wire [2:0]delay2_q_net;
  wire \pipe_28_22[0][0]_i_2_n_0 ;
  wire \pipe_28_22[0][0]_i_3_n_0 ;
  wire \pipe_28_22[0][10]_i_2_n_0 ;
  wire \pipe_28_22[0][10]_i_3_n_0 ;
  wire \pipe_28_22[0][11]_i_2_n_0 ;
  wire \pipe_28_22[0][11]_i_3_n_0 ;
  wire \pipe_28_22[0][12]_i_2_n_0 ;
  wire \pipe_28_22[0][12]_i_3_n_0 ;
  wire \pipe_28_22[0][13]_i_2_n_0 ;
  wire \pipe_28_22[0][13]_i_3_n_0 ;
  wire \pipe_28_22[0][14]_i_2_n_0 ;
  wire \pipe_28_22[0][14]_i_3_n_0 ;
  wire \pipe_28_22[0][15]_i_2_n_0 ;
  wire \pipe_28_22[0][15]_i_3_n_0 ;
  wire \pipe_28_22[0][16]_i_2_n_0 ;
  wire \pipe_28_22[0][16]_i_3_n_0 ;
  wire \pipe_28_22[0][17]_i_2_n_0 ;
  wire \pipe_28_22[0][17]_i_3_n_0 ;
  wire \pipe_28_22[0][18]_i_2_n_0 ;
  wire \pipe_28_22[0][18]_i_3_n_0 ;
  wire \pipe_28_22[0][19]_i_2_n_0 ;
  wire \pipe_28_22[0][19]_i_3_n_0 ;
  wire \pipe_28_22[0][1]_i_2_n_0 ;
  wire \pipe_28_22[0][1]_i_3_n_0 ;
  wire \pipe_28_22[0][20]_i_2_n_0 ;
  wire \pipe_28_22[0][20]_i_3_n_0 ;
  wire \pipe_28_22[0][21]_i_2_n_0 ;
  wire \pipe_28_22[0][21]_i_3_n_0 ;
  wire \pipe_28_22[0][22]_i_2_n_0 ;
  wire \pipe_28_22[0][22]_i_3_n_0 ;
  wire \pipe_28_22[0][23]_i_2_n_0 ;
  wire \pipe_28_22[0][23]_i_3_n_0 ;
  wire \pipe_28_22[0][24]_i_2_n_0 ;
  wire \pipe_28_22[0][24]_i_3_n_0 ;
  wire \pipe_28_22[0][2]_i_2_n_0 ;
  wire \pipe_28_22[0][2]_i_3_n_0 ;
  wire \pipe_28_22[0][3]_i_2_n_0 ;
  wire \pipe_28_22[0][3]_i_3_n_0 ;
  wire \pipe_28_22[0][4]_i_2_n_0 ;
  wire \pipe_28_22[0][4]_i_3_n_0 ;
  wire \pipe_28_22[0][5]_i_2_n_0 ;
  wire \pipe_28_22[0][5]_i_3_n_0 ;
  wire \pipe_28_22[0][6]_i_2_n_0 ;
  wire \pipe_28_22[0][6]_i_3_n_0 ;
  wire \pipe_28_22[0][7]_i_2_n_0 ;
  wire \pipe_28_22[0][7]_i_3_n_0 ;
  wire \pipe_28_22[0][8]_i_2_n_0 ;
  wire \pipe_28_22[0][8]_i_3_n_0 ;
  wire \pipe_28_22[0][9]_i_2_n_0 ;
  wire \pipe_28_22[0][9]_i_3_n_0 ;
  wire srlc32_out_0;
  wire srlc32_out_1;
  wire srlc32_out_2;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][0]_i_2 
       (.I0(accum_reg_39_23_reg_1[0]),
        .I1(accum_reg_39_23_reg_0[0]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[0]),
        .I4(delay2_q_net[0]),
        .I5(Q[0]),
        .O(\pipe_28_22[0][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][0]_i_3 
       (.I0(accum_reg_39_23_reg_5[0]),
        .I1(accum_reg_39_23_reg_4[0]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[0]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[0]),
        .O(\pipe_28_22[0][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][10]_i_2 
       (.I0(accum_reg_39_23_reg_1[10]),
        .I1(accum_reg_39_23_reg_0[10]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[10]),
        .I4(delay2_q_net[0]),
        .I5(Q[10]),
        .O(\pipe_28_22[0][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][10]_i_3 
       (.I0(accum_reg_39_23_reg_5[10]),
        .I1(accum_reg_39_23_reg_4[10]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[10]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[10]),
        .O(\pipe_28_22[0][10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][11]_i_2 
       (.I0(accum_reg_39_23_reg_1[11]),
        .I1(accum_reg_39_23_reg_0[11]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[11]),
        .I4(delay2_q_net[0]),
        .I5(Q[11]),
        .O(\pipe_28_22[0][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][11]_i_3 
       (.I0(accum_reg_39_23_reg_5[11]),
        .I1(accum_reg_39_23_reg_4[11]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[11]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[11]),
        .O(\pipe_28_22[0][11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][12]_i_2 
       (.I0(accum_reg_39_23_reg_1[12]),
        .I1(accum_reg_39_23_reg_0[12]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[12]),
        .I4(delay2_q_net[0]),
        .I5(Q[12]),
        .O(\pipe_28_22[0][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][12]_i_3 
       (.I0(accum_reg_39_23_reg_5[12]),
        .I1(accum_reg_39_23_reg_4[12]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[12]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[12]),
        .O(\pipe_28_22[0][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][13]_i_2 
       (.I0(accum_reg_39_23_reg_1[13]),
        .I1(accum_reg_39_23_reg_0[13]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[13]),
        .I4(delay2_q_net[0]),
        .I5(Q[13]),
        .O(\pipe_28_22[0][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][13]_i_3 
       (.I0(accum_reg_39_23_reg_5[13]),
        .I1(accum_reg_39_23_reg_4[13]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[13]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[13]),
        .O(\pipe_28_22[0][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][14]_i_2 
       (.I0(accum_reg_39_23_reg_1[14]),
        .I1(accum_reg_39_23_reg_0[14]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[14]),
        .I4(delay2_q_net[0]),
        .I5(Q[14]),
        .O(\pipe_28_22[0][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][14]_i_3 
       (.I0(accum_reg_39_23_reg_5[14]),
        .I1(accum_reg_39_23_reg_4[14]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[14]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[14]),
        .O(\pipe_28_22[0][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][15]_i_2 
       (.I0(accum_reg_39_23_reg_1[15]),
        .I1(accum_reg_39_23_reg_0[15]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[15]),
        .I4(delay2_q_net[0]),
        .I5(Q[15]),
        .O(\pipe_28_22[0][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][15]_i_3 
       (.I0(accum_reg_39_23_reg_5[15]),
        .I1(accum_reg_39_23_reg_4[15]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[15]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[15]),
        .O(\pipe_28_22[0][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][16]_i_2 
       (.I0(accum_reg_39_23_reg_1[16]),
        .I1(accum_reg_39_23_reg_0[16]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[16]),
        .I4(delay2_q_net[0]),
        .I5(Q[16]),
        .O(\pipe_28_22[0][16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][16]_i_3 
       (.I0(accum_reg_39_23_reg_5[16]),
        .I1(accum_reg_39_23_reg_4[16]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[16]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[16]),
        .O(\pipe_28_22[0][16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][17]_i_2 
       (.I0(accum_reg_39_23_reg_1[17]),
        .I1(accum_reg_39_23_reg_0[17]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[17]),
        .I4(delay2_q_net[0]),
        .I5(Q[17]),
        .O(\pipe_28_22[0][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][17]_i_3 
       (.I0(accum_reg_39_23_reg_5[17]),
        .I1(accum_reg_39_23_reg_4[17]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[17]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[17]),
        .O(\pipe_28_22[0][17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][18]_i_2 
       (.I0(accum_reg_39_23_reg_1[18]),
        .I1(accum_reg_39_23_reg_0[18]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[18]),
        .I4(delay2_q_net[0]),
        .I5(Q[18]),
        .O(\pipe_28_22[0][18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][18]_i_3 
       (.I0(accum_reg_39_23_reg_5[18]),
        .I1(accum_reg_39_23_reg_4[18]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[18]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[18]),
        .O(\pipe_28_22[0][18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][19]_i_2 
       (.I0(accum_reg_39_23_reg_1[19]),
        .I1(accum_reg_39_23_reg_0[19]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[19]),
        .I4(delay2_q_net[0]),
        .I5(Q[19]),
        .O(\pipe_28_22[0][19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][19]_i_3 
       (.I0(accum_reg_39_23_reg_5[19]),
        .I1(accum_reg_39_23_reg_4[19]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[19]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[19]),
        .O(\pipe_28_22[0][19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][1]_i_2 
       (.I0(accum_reg_39_23_reg_1[1]),
        .I1(accum_reg_39_23_reg_0[1]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[1]),
        .I4(delay2_q_net[0]),
        .I5(Q[1]),
        .O(\pipe_28_22[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][1]_i_3 
       (.I0(accum_reg_39_23_reg_5[1]),
        .I1(accum_reg_39_23_reg_4[1]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[1]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[1]),
        .O(\pipe_28_22[0][1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][20]_i_2 
       (.I0(accum_reg_39_23_reg_1[20]),
        .I1(accum_reg_39_23_reg_0[20]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[20]),
        .I4(delay2_q_net[0]),
        .I5(Q[20]),
        .O(\pipe_28_22[0][20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][20]_i_3 
       (.I0(accum_reg_39_23_reg_5[20]),
        .I1(accum_reg_39_23_reg_4[20]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[20]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[20]),
        .O(\pipe_28_22[0][20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][21]_i_2 
       (.I0(accum_reg_39_23_reg_1[21]),
        .I1(accum_reg_39_23_reg_0[21]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[21]),
        .I4(delay2_q_net[0]),
        .I5(Q[21]),
        .O(\pipe_28_22[0][21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][21]_i_3 
       (.I0(accum_reg_39_23_reg_5[21]),
        .I1(accum_reg_39_23_reg_4[21]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[21]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[21]),
        .O(\pipe_28_22[0][21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][22]_i_2 
       (.I0(accum_reg_39_23_reg_1[22]),
        .I1(accum_reg_39_23_reg_0[22]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[22]),
        .I4(delay2_q_net[0]),
        .I5(Q[22]),
        .O(\pipe_28_22[0][22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][22]_i_3 
       (.I0(accum_reg_39_23_reg_5[22]),
        .I1(accum_reg_39_23_reg_4[22]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[22]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[22]),
        .O(\pipe_28_22[0][22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][23]_i_2 
       (.I0(accum_reg_39_23_reg_1[23]),
        .I1(accum_reg_39_23_reg_0[23]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[23]),
        .I4(delay2_q_net[0]),
        .I5(Q[23]),
        .O(\pipe_28_22[0][23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][23]_i_3 
       (.I0(accum_reg_39_23_reg_5[23]),
        .I1(accum_reg_39_23_reg_4[23]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[23]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[23]),
        .O(\pipe_28_22[0][23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][24]_i_2 
       (.I0(accum_reg_39_23_reg_1[24]),
        .I1(accum_reg_39_23_reg_0[24]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[24]),
        .I4(delay2_q_net[0]),
        .I5(Q[24]),
        .O(\pipe_28_22[0][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][24]_i_3 
       (.I0(accum_reg_39_23_reg_5[24]),
        .I1(accum_reg_39_23_reg_4[24]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[24]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[24]),
        .O(\pipe_28_22[0][24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][2]_i_2 
       (.I0(accum_reg_39_23_reg_1[2]),
        .I1(accum_reg_39_23_reg_0[2]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[2]),
        .I4(delay2_q_net[0]),
        .I5(Q[2]),
        .O(\pipe_28_22[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][2]_i_3 
       (.I0(accum_reg_39_23_reg_5[2]),
        .I1(accum_reg_39_23_reg_4[2]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[2]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[2]),
        .O(\pipe_28_22[0][2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][3]_i_2 
       (.I0(accum_reg_39_23_reg_1[3]),
        .I1(accum_reg_39_23_reg_0[3]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[3]),
        .I4(delay2_q_net[0]),
        .I5(Q[3]),
        .O(\pipe_28_22[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][3]_i_3 
       (.I0(accum_reg_39_23_reg_5[3]),
        .I1(accum_reg_39_23_reg_4[3]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[3]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[3]),
        .O(\pipe_28_22[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][4]_i_2 
       (.I0(accum_reg_39_23_reg_1[4]),
        .I1(accum_reg_39_23_reg_0[4]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[4]),
        .I4(delay2_q_net[0]),
        .I5(Q[4]),
        .O(\pipe_28_22[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][4]_i_3 
       (.I0(accum_reg_39_23_reg_5[4]),
        .I1(accum_reg_39_23_reg_4[4]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[4]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[4]),
        .O(\pipe_28_22[0][4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][5]_i_2 
       (.I0(accum_reg_39_23_reg_1[5]),
        .I1(accum_reg_39_23_reg_0[5]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[5]),
        .I4(delay2_q_net[0]),
        .I5(Q[5]),
        .O(\pipe_28_22[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][5]_i_3 
       (.I0(accum_reg_39_23_reg_5[5]),
        .I1(accum_reg_39_23_reg_4[5]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[5]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[5]),
        .O(\pipe_28_22[0][5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][6]_i_2 
       (.I0(accum_reg_39_23_reg_1[6]),
        .I1(accum_reg_39_23_reg_0[6]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[6]),
        .I4(delay2_q_net[0]),
        .I5(Q[6]),
        .O(\pipe_28_22[0][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][6]_i_3 
       (.I0(accum_reg_39_23_reg_5[6]),
        .I1(accum_reg_39_23_reg_4[6]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[6]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[6]),
        .O(\pipe_28_22[0][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][7]_i_2 
       (.I0(accum_reg_39_23_reg_1[7]),
        .I1(accum_reg_39_23_reg_0[7]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[7]),
        .I4(delay2_q_net[0]),
        .I5(Q[7]),
        .O(\pipe_28_22[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][7]_i_3 
       (.I0(accum_reg_39_23_reg_5[7]),
        .I1(accum_reg_39_23_reg_4[7]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[7]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[7]),
        .O(\pipe_28_22[0][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][8]_i_2 
       (.I0(accum_reg_39_23_reg_1[8]),
        .I1(accum_reg_39_23_reg_0[8]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[8]),
        .I4(delay2_q_net[0]),
        .I5(Q[8]),
        .O(\pipe_28_22[0][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][8]_i_3 
       (.I0(accum_reg_39_23_reg_5[8]),
        .I1(accum_reg_39_23_reg_4[8]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[8]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[8]),
        .O(\pipe_28_22[0][8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][9]_i_2 
       (.I0(accum_reg_39_23_reg_1[9]),
        .I1(accum_reg_39_23_reg_0[9]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg[9]),
        .I4(delay2_q_net[0]),
        .I5(Q[9]),
        .O(\pipe_28_22[0][9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_28_22[0][9]_i_3 
       (.I0(accum_reg_39_23_reg_5[9]),
        .I1(accum_reg_39_23_reg_4[9]),
        .I2(delay2_q_net[1]),
        .I3(accum_reg_39_23_reg_3[9]),
        .I4(delay2_q_net[0]),
        .I5(accum_reg_39_23_reg_2[9]),
        .O(\pipe_28_22[0][9]_i_3_n_0 ));
  MUXF7 \pipe_28_22_reg[0][0]_i_1 
       (.I0(\pipe_28_22[0][0]_i_2_n_0 ),
        .I1(\pipe_28_22[0][0]_i_3_n_0 ),
        .O(D[0]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][10]_i_1 
       (.I0(\pipe_28_22[0][10]_i_2_n_0 ),
        .I1(\pipe_28_22[0][10]_i_3_n_0 ),
        .O(D[10]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][11]_i_1 
       (.I0(\pipe_28_22[0][11]_i_2_n_0 ),
        .I1(\pipe_28_22[0][11]_i_3_n_0 ),
        .O(D[11]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][12]_i_1 
       (.I0(\pipe_28_22[0][12]_i_2_n_0 ),
        .I1(\pipe_28_22[0][12]_i_3_n_0 ),
        .O(D[12]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][13]_i_1 
       (.I0(\pipe_28_22[0][13]_i_2_n_0 ),
        .I1(\pipe_28_22[0][13]_i_3_n_0 ),
        .O(D[13]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][14]_i_1 
       (.I0(\pipe_28_22[0][14]_i_2_n_0 ),
        .I1(\pipe_28_22[0][14]_i_3_n_0 ),
        .O(D[14]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][15]_i_1 
       (.I0(\pipe_28_22[0][15]_i_2_n_0 ),
        .I1(\pipe_28_22[0][15]_i_3_n_0 ),
        .O(D[15]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][16]_i_1 
       (.I0(\pipe_28_22[0][16]_i_2_n_0 ),
        .I1(\pipe_28_22[0][16]_i_3_n_0 ),
        .O(D[16]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][17]_i_1 
       (.I0(\pipe_28_22[0][17]_i_2_n_0 ),
        .I1(\pipe_28_22[0][17]_i_3_n_0 ),
        .O(D[17]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][18]_i_1 
       (.I0(\pipe_28_22[0][18]_i_2_n_0 ),
        .I1(\pipe_28_22[0][18]_i_3_n_0 ),
        .O(D[18]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][19]_i_1 
       (.I0(\pipe_28_22[0][19]_i_2_n_0 ),
        .I1(\pipe_28_22[0][19]_i_3_n_0 ),
        .O(D[19]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][1]_i_1 
       (.I0(\pipe_28_22[0][1]_i_2_n_0 ),
        .I1(\pipe_28_22[0][1]_i_3_n_0 ),
        .O(D[1]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][20]_i_1 
       (.I0(\pipe_28_22[0][20]_i_2_n_0 ),
        .I1(\pipe_28_22[0][20]_i_3_n_0 ),
        .O(D[20]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][21]_i_1 
       (.I0(\pipe_28_22[0][21]_i_2_n_0 ),
        .I1(\pipe_28_22[0][21]_i_3_n_0 ),
        .O(D[21]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][22]_i_1 
       (.I0(\pipe_28_22[0][22]_i_2_n_0 ),
        .I1(\pipe_28_22[0][22]_i_3_n_0 ),
        .O(D[22]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][23]_i_1 
       (.I0(\pipe_28_22[0][23]_i_2_n_0 ),
        .I1(\pipe_28_22[0][23]_i_3_n_0 ),
        .O(D[23]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][24]_i_1 
       (.I0(\pipe_28_22[0][24]_i_2_n_0 ),
        .I1(\pipe_28_22[0][24]_i_3_n_0 ),
        .O(D[24]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][2]_i_1 
       (.I0(\pipe_28_22[0][2]_i_2_n_0 ),
        .I1(\pipe_28_22[0][2]_i_3_n_0 ),
        .O(D[2]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][3]_i_1 
       (.I0(\pipe_28_22[0][3]_i_2_n_0 ),
        .I1(\pipe_28_22[0][3]_i_3_n_0 ),
        .O(D[3]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][4]_i_1 
       (.I0(\pipe_28_22[0][4]_i_2_n_0 ),
        .I1(\pipe_28_22[0][4]_i_3_n_0 ),
        .O(D[4]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][5]_i_1 
       (.I0(\pipe_28_22[0][5]_i_2_n_0 ),
        .I1(\pipe_28_22[0][5]_i_3_n_0 ),
        .O(D[5]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][6]_i_1 
       (.I0(\pipe_28_22[0][6]_i_2_n_0 ),
        .I1(\pipe_28_22[0][6]_i_3_n_0 ),
        .O(D[6]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][7]_i_1 
       (.I0(\pipe_28_22[0][7]_i_2_n_0 ),
        .I1(\pipe_28_22[0][7]_i_3_n_0 ),
        .O(D[7]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][8]_i_1 
       (.I0(\pipe_28_22[0][8]_i_2_n_0 ),
        .I1(\pipe_28_22[0][8]_i_3_n_0 ),
        .O(D[8]),
        .S(delay2_q_net[2]));
  MUXF7 \pipe_28_22_reg[0][9]_i_1 
       (.I0(\pipe_28_22[0][9]_i_2_n_0 ),
        .I1(\pipe_28_22[0][9]_i_3_n_0 ),
        .O(D[9]),
        .S(delay2_q_net[2]));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_0),
        .Q(delay2_q_net[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[0]),
        .Q(srlc32_out_0),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_1),
        .Q(delay2_q_net[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[1]),
        .Q(srlc32_out_1),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_2),
        .Q(delay2_q_net[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(d[2]),
        .Q(srlc32_out_2),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized5_46
   (q,
    \i_no_async_controls.output_reg[3] ,
    clk);
  output [2:0]q;
  input [2:0]\i_no_async_controls.output_reg[3] ;
  input clk;

  wire clk;
  wire [2:0]\i_no_async_controls.output_reg[3] ;
  wire [2:0]q;
  wire srlc32_out_0;
  wire srlc32_out_1;
  wire srlc32_out_2;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_0),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(\i_no_async_controls.output_reg[3] [0]),
        .Q(srlc32_out_0),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_1),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(\i_no_async_controls.output_reg[3] [1]),
        .Q(srlc32_out_1),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_2),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(\i_no_async_controls.output_reg[3] [2]),
        .Q(srlc32_out_2),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized7
   (q,
    o,
    clk);
  output [24:0]q;
  input [24:0]o;
  input clk;

  wire clk;
  wire [24:0]o;
  wire [24:0]q;
  wire srlc32_out_0;
  wire srlc32_out_1;
  wire srlc32_out_10;
  wire srlc32_out_11;
  wire srlc32_out_12;
  wire srlc32_out_13;
  wire srlc32_out_14;
  wire srlc32_out_15;
  wire srlc32_out_16;
  wire srlc32_out_17;
  wire srlc32_out_18;
  wire srlc32_out_19;
  wire srlc32_out_2;
  wire srlc32_out_20;
  wire srlc32_out_21;
  wire srlc32_out_22;
  wire srlc32_out_23;
  wire srlc32_out_24;
  wire srlc32_out_3;
  wire srlc32_out_4;
  wire srlc32_out_5;
  wire srlc32_out_6;
  wire srlc32_out_7;
  wire srlc32_out_8;
  wire srlc32_out_9;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[16].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[17].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[18].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[19].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[20].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[21].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[22].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[23].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[24].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_0),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[0]),
        .Q(srlc32_out_0),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_10),
        .Q(q[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[10].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[10]),
        .Q(srlc32_out_10),
        .Q31(\NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_11),
        .Q(q[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[11].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[11]),
        .Q(srlc32_out_11),
        .Q31(\NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_12),
        .Q(q[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[12].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[12]),
        .Q(srlc32_out_12),
        .Q31(\NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_13),
        .Q(q[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[13].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[13]),
        .Q(srlc32_out_13),
        .Q31(\NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_14),
        .Q(q[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[14].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[14]),
        .Q(srlc32_out_14),
        .Q31(\NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_15),
        .Q(q[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[15].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[15]),
        .Q(srlc32_out_15),
        .Q31(\NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_16),
        .Q(q[16]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[16].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[16].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[16]),
        .Q(srlc32_out_16),
        .Q31(\NLW_reg_array[16].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_17),
        .Q(q[17]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[17].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[17].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[17]),
        .Q(srlc32_out_17),
        .Q31(\NLW_reg_array[17].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_18),
        .Q(q[18]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[18].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[18].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[18]),
        .Q(srlc32_out_18),
        .Q31(\NLW_reg_array[18].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_19),
        .Q(q[19]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[19].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[19].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[19]),
        .Q(srlc32_out_19),
        .Q31(\NLW_reg_array[19].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_1),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[1]),
        .Q(srlc32_out_1),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_20),
        .Q(q[20]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[20].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[20].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[20]),
        .Q(srlc32_out_20),
        .Q31(\NLW_reg_array[20].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_21),
        .Q(q[21]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[21].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[21].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[21]),
        .Q(srlc32_out_21),
        .Q31(\NLW_reg_array[21].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_22),
        .Q(q[22]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[22].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[22].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[22]),
        .Q(srlc32_out_22),
        .Q31(\NLW_reg_array[22].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_23),
        .Q(q[23]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[23].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[23].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[23]),
        .Q(srlc32_out_23),
        .Q31(\NLW_reg_array[23].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_24),
        .Q(q[24]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[24].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[24].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[24]),
        .Q(srlc32_out_24),
        .Q31(\NLW_reg_array[24].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_2),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[2]),
        .Q(srlc32_out_2),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_3),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[3]),
        .Q(srlc32_out_3),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_4),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[4]),
        .Q(srlc32_out_4),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_5),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[5]),
        .Q(srlc32_out_5),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_6),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[6]),
        .Q(srlc32_out_6),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_7),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[7]),
        .Q(srlc32_out_7),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_8),
        .Q(q[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[8].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[8]),
        .Q(srlc32_out_8),
        .Q31(\NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out_9),
        .Q(q[9]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[9].srlc32_used.u1 
       (.A({1'b0,1'b1,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(clk),
        .D(o[9]),
        .Q(srlc32_out_9),
        .Q31(\NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized9
   (q,
    adc_trig,
    adc_in,
    clk);
  output [15:0]q;
  input [0:0]adc_trig;
  input [15:0]adc_in;
  input clk;

  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire clk;
  wire [15:0]q;
  wire srlc32_out_0;
  wire srlc32_out_1;
  wire srlc32_out_10;
  wire srlc32_out_11;
  wire srlc32_out_12;
  wire srlc32_out_13;
  wire srlc32_out_14;
  wire srlc32_out_15;
  wire srlc32_out_2;
  wire srlc32_out_3;
  wire srlc32_out_4;
  wire srlc32_out_5;
  wire srlc32_out_6;
  wire srlc32_out_7;
  wire srlc32_out_8;
  wire srlc32_out_9;
  wire \NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_0),
        .Q(q[0]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[0].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[0]),
        .Q(srlc32_out_0),
        .Q31(\NLW_reg_array[0].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_10),
        .Q(q[10]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[10].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[10]),
        .Q(srlc32_out_10),
        .Q31(\NLW_reg_array[10].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_11),
        .Q(q[11]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[11].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[11].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[11]),
        .Q(srlc32_out_11),
        .Q31(\NLW_reg_array[11].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_12),
        .Q(q[12]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[12].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[12]),
        .Q(srlc32_out_12),
        .Q31(\NLW_reg_array[12].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_13),
        .Q(q[13]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[13].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[13].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[13]),
        .Q(srlc32_out_13),
        .Q31(\NLW_reg_array[13].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_14),
        .Q(q[14]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[14].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[14].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[14]),
        .Q(srlc32_out_14),
        .Q31(\NLW_reg_array[14].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_15),
        .Q(q[15]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[15].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[15].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[15]),
        .Q(srlc32_out_15),
        .Q31(\NLW_reg_array[15].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_1),
        .Q(q[1]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[1].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[1]),
        .Q(srlc32_out_1),
        .Q31(\NLW_reg_array[1].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_2),
        .Q(q[2]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[2].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[2]),
        .Q(srlc32_out_2),
        .Q31(\NLW_reg_array[2].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_3),
        .Q(q[3]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[3].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[3]),
        .Q(srlc32_out_3),
        .Q31(\NLW_reg_array[3].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_4),
        .Q(q[4]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[4].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[4]),
        .Q(srlc32_out_4),
        .Q31(\NLW_reg_array[4].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_5),
        .Q(q[5]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[5].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[5].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[5]),
        .Q(srlc32_out_5),
        .Q31(\NLW_reg_array[5].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_6),
        .Q(q[6]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[6].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[6].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[6]),
        .Q(srlc32_out_6),
        .Q31(\NLW_reg_array[6].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_7),
        .Q(q[7]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[7].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[7]),
        .Q(srlc32_out_7),
        .Q31(\NLW_reg_array[7].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_8),
        .Q(q[8]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[8].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[8].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[8]),
        .Q(srlc32_out_8),
        .Q31(\NLW_reg_array[8].srlc32_used.u1_Q31_UNCONNECTED ));
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  (* fpga_dont_touch = "true" *) 
  (* syn_black_box = "TRUE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].fde_used.u2 
       (.C(clk),
        .CE(adc_trig),
        .D(srlc32_out_9),
        .Q(q[9]),
        .R(1'b0));
  (* fpga_dont_touch = "true" *) 
  (* srl_bus_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array " *) 
  (* srl_name = "U0/\minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].srlc32_used.u1 " *) 
  (* syn_black_box = "TRUE" *) 
  SRLC32E \reg_array[9].srlc32_used.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(adc_trig),
        .CLK(clk),
        .D(adc_in[9]),
        .Q(srlc32_out_9),
        .Q31(\NLW_reg_array[9].srlc32_used.u1_Q31_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg
   (\accum_reg_39_23_reg[0] ,
    logical1_y_net_x0,
    logical2_y_net_x0,
    logical3_y_net_x0,
    logical4_y_net_x0,
    logical5_y_net_x0,
    logical6_y_net_x0,
    logical7_y_net,
    \op_mem_37_22_reg[0] ,
    clk,
    \qspo_int_reg[7] );
  output \accum_reg_39_23_reg[0] ;
  output logical1_y_net_x0;
  output logical2_y_net_x0;
  output logical3_y_net_x0;
  output logical4_y_net_x0;
  output logical5_y_net_x0;
  output logical6_y_net_x0;
  output logical7_y_net;
  input \op_mem_37_22_reg[0] ;
  input clk;
  input [6:0]\qspo_int_reg[7] ;

  wire \accum_reg_39_23_reg[0] ;
  wire clk;
  wire logical1_y_net_x0;
  wire logical2_y_net_x0;
  wire logical3_y_net_x0;
  wire logical4_y_net_x0;
  wire logical5_y_net_x0;
  wire logical6_y_net_x0;
  wire logical7_y_net;
  wire \op_mem_37_22_reg[0] ;
  wire [6:0]\qspo_int_reg[7] ;

  minized_petalinux_minized_demodulate_0_0_srlc33e \partial_one.last_srlc33e 
       (.\accum_reg_39_23_reg[0] (\accum_reg_39_23_reg[0] ),
        .clk(clk),
        .logical1_y_net_x0(logical1_y_net_x0),
        .logical2_y_net_x0(logical2_y_net_x0),
        .logical3_y_net_x0(logical3_y_net_x0),
        .logical4_y_net_x0(logical4_y_net_x0),
        .logical5_y_net_x0(logical5_y_net_x0),
        .logical6_y_net_x0(logical6_y_net_x0),
        .logical7_y_net(logical7_y_net),
        .\op_mem_37_22_reg[0] (\op_mem_37_22_reg[0] ),
        .\qspo_int_reg[7] (\qspo_int_reg[7] ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_28
   (delay1_q_net,
    Q,
    clk);
  output delay1_q_net;
  input [0:0]Q;
  input clk;

  wire [0:0]Q;
  wire clk;
  wire delay1_q_net;

  minized_petalinux_minized_demodulate_0_0_srlc33e_29 \partial_one.last_srlc33e 
       (.Q(Q),
        .clk(clk),
        .delay1_q_net(delay1_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_41
   (ce,
    CE,
    clk);
  output ce;
  input CE;
  input clk;

  wire CE;
  wire ce;
  wire clk;

  minized_petalinux_minized_demodulate_0_0_srlc33e_42 \partial_one.last_srlc33e 
       (.CE(CE),
        .ce(ce),
        .clk(clk));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_43
   (\accum_reg_39_23_reg[24] ,
    logical1_y_net,
    logical2_y_net,
    logical3_y_net,
    logical4_y_net,
    logical5_y_net,
    logical6_y_net,
    logical7_y_net_x0,
    \qspo_int_reg[7] ,
    clk,
    qspo);
  output \accum_reg_39_23_reg[24] ;
  output logical1_y_net;
  output logical2_y_net;
  output logical3_y_net;
  output logical4_y_net;
  output logical5_y_net;
  output logical6_y_net;
  output logical7_y_net_x0;
  input [0:0]\qspo_int_reg[7] ;
  input clk;
  input [6:0]qspo;

  wire \accum_reg_39_23_reg[24] ;
  wire clk;
  wire logical1_y_net;
  wire logical2_y_net;
  wire logical3_y_net;
  wire logical4_y_net;
  wire logical5_y_net;
  wire logical6_y_net;
  wire logical7_y_net_x0;
  wire [6:0]qspo;
  wire [0:0]\qspo_int_reg[7] ;

  minized_petalinux_minized_demodulate_0_0_srlc33e_44 \partial_one.last_srlc33e 
       (.\accum_reg_39_23_reg[24] (\accum_reg_39_23_reg[24] ),
        .clk(clk),
        .logical1_y_net(logical1_y_net),
        .logical2_y_net(logical2_y_net),
        .logical3_y_net(logical3_y_net),
        .logical4_y_net(logical4_y_net),
        .logical5_y_net(logical5_y_net),
        .logical6_y_net(logical6_y_net),
        .logical7_y_net_x0(logical7_y_net_x0),
        .qspo(qspo),
        .\qspo_int_reg[7] (\qspo_int_reg[7] ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_47
   (ce,
    \qspo_int_reg[5] ,
    clk);
  output ce;
  input \qspo_int_reg[5] ;
  input clk;

  wire ce;
  wire clk;
  wire \qspo_int_reg[5] ;

  minized_petalinux_minized_demodulate_0_0_srlc33e_48 \partial_one.last_srlc33e 
       (.ce(ce),
        .clk(clk),
        .\qspo_int_reg[5] (\qspo_int_reg[5] ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_49
   (ce,
    \qspo_int_reg[4] ,
    clk);
  output ce;
  input \qspo_int_reg[4] ;
  input clk;

  wire ce;
  wire clk;
  wire \qspo_int_reg[4] ;

  minized_petalinux_minized_demodulate_0_0_srlc33e_50 \partial_one.last_srlc33e 
       (.ce(ce),
        .clk(clk),
        .\qspo_int_reg[4] (\qspo_int_reg[4] ));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_60
   (delay1_q_net,
    inverter2_op_net,
    clk);
  output delay1_q_net;
  input inverter2_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter2_op_net;

  minized_petalinux_minized_demodulate_0_0_srlc33e_61 \partial_one.last_srlc33e 
       (.clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter2_op_net(inverter2_op_net));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_63
   (delay1_q_net,
    inverter1_op_net,
    clk);
  output delay1_q_net;
  input inverter1_op_net;
  input clk;

  wire clk;
  wire delay1_q_net;
  wire inverter1_op_net;

  minized_petalinux_minized_demodulate_0_0_srlc33e_64 \partial_one.last_srlc33e 
       (.clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter1_op_net(inverter1_op_net));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized1
   (ce,
    q,
    inverter2_op_net,
    delay1_q_net,
    register2_q_net,
    clk);
  output ce;
  output [0:0]q;
  output inverter2_op_net;
  input delay1_q_net;
  input register2_q_net;
  input clk;

  wire ce;
  wire clk;
  wire delay1_q_net;
  wire inverter2_op_net;
  wire [0:0]q;
  wire register2_q_net;

  minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized1 \partial_one.last_srlc33e 
       (.ce(ce),
        .clk(clk),
        .delay1_q_net(delay1_q_net),
        .inverter2_op_net(inverter2_op_net),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized11
   (q,
    adc_trig,
    d,
    clk);
  output [15:0]q;
  input [0:0]adc_trig;
  input [15:0]d;
  input clk;

  wire [0:0]adc_trig;
  wire clk;
  wire [15:0]d;
  wire [15:0]q;

  minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized11 \partial_one.last_srlc33e 
       (.adc_trig(adc_trig),
        .clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized13
   (q,
    clk,
    P);
  output [17:0]q;
  input clk;
  input [35:0]P;

  wire [35:0]P;
  wire clk;
  wire [17:0]q;

  minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized13 \partial_one.last_srlc33e 
       (.P(P),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized1_68
   (q,
    CE,
    clk);
  output [0:0]q;
  input CE;
  input clk;

  wire CE;
  wire clk;
  wire [0:0]q;

  minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized1_69 \partial_one.last_srlc33e 
       (.CE(CE),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized3
   (q,
    register2_q_net,
    clk);
  output [0:0]q;
  input register2_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register2_q_net;

  minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized3 \partial_one.last_srlc33e 
       (.clk(clk),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized5
   (D,
    accum_reg_39_23_reg_1,
    accum_reg_39_23_reg_0,
    accum_reg_39_23_reg,
    Q,
    accum_reg_39_23_reg_5,
    accum_reg_39_23_reg_4,
    accum_reg_39_23_reg_3,
    accum_reg_39_23_reg_2,
    d,
    clk);
  output [24:0]D;
  input [24:0]accum_reg_39_23_reg_1;
  input [24:0]accum_reg_39_23_reg_0;
  input [24:0]accum_reg_39_23_reg;
  input [24:0]Q;
  input [24:0]accum_reg_39_23_reg_5;
  input [24:0]accum_reg_39_23_reg_4;
  input [24:0]accum_reg_39_23_reg_3;
  input [24:0]accum_reg_39_23_reg_2;
  input [2:0]d;
  input clk;

  wire [24:0]D;
  wire [24:0]Q;
  wire [24:0]accum_reg_39_23_reg;
  wire [24:0]accum_reg_39_23_reg_0;
  wire [24:0]accum_reg_39_23_reg_1;
  wire [24:0]accum_reg_39_23_reg_2;
  wire [24:0]accum_reg_39_23_reg_3;
  wire [24:0]accum_reg_39_23_reg_4;
  wire [24:0]accum_reg_39_23_reg_5;
  wire clk;
  wire [2:0]d;

  minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized5 \partial_one.last_srlc33e 
       (.D(D),
        .Q(Q),
        .accum_reg_39_23_reg(accum_reg_39_23_reg),
        .accum_reg_39_23_reg_0(accum_reg_39_23_reg_0),
        .accum_reg_39_23_reg_1(accum_reg_39_23_reg_1),
        .accum_reg_39_23_reg_2(accum_reg_39_23_reg_2),
        .accum_reg_39_23_reg_3(accum_reg_39_23_reg_3),
        .accum_reg_39_23_reg_4(accum_reg_39_23_reg_4),
        .accum_reg_39_23_reg_5(accum_reg_39_23_reg_5),
        .clk(clk),
        .d(d));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized5_45
   (q,
    \i_no_async_controls.output_reg[3] ,
    clk);
  output [2:0]q;
  input [2:0]\i_no_async_controls.output_reg[3] ;
  input clk;

  wire clk;
  wire [2:0]\i_no_async_controls.output_reg[3] ;
  wire [2:0]q;

  minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized5_46 \partial_one.last_srlc33e 
       (.clk(clk),
        .\i_no_async_controls.output_reg[3] (\i_no_async_controls.output_reg[3] ),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized7
   (q,
    o,
    clk);
  output [24:0]q;
  input [24:0]o;
  input clk;

  wire clk;
  wire [24:0]o;
  wire [24:0]q;

  minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized7 \partial_one.last_srlc33e 
       (.clk(clk),
        .o(o),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg__parameterized9
   (q,
    adc_trig,
    adc_in,
    clk);
  output [15:0]q;
  input [0:0]adc_trig;
  input [15:0]adc_in;
  input clk;

  wire [15:0]adc_in;
  wire [0:0]adc_trig;
  wire clk;
  wire [15:0]q;

  minized_petalinux_minized_demodulate_0_0_srlc33e__parameterized9 \partial_one.last_srlc33e 
       (.adc_in(adc_in),
        .adc_trig(adc_trig),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1
   (ADD,
    logical3_y_net,
    logical_y_net_x0,
    clk);
  output ADD;
  input logical3_y_net;
  input logical_y_net_x0;
  input clk;

  wire ADD;
  wire clk;
  wire logical3_y_net;
  wire logical_y_net_x0;

  minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1 \latency_gt_0.fd_array[1].reg_comp 
       (.ADD(ADD),
        .clk(clk),
        .logical3_y_net(logical3_y_net),
        .logical_y_net_x0(logical_y_net_x0));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1_52
   (SINIT,
    adc_trig,
    relational_op_net,
    clk);
  output SINIT;
  input [0:0]adc_trig;
  input relational_op_net;
  input clk;

  wire SINIT;
  wire [0:0]adc_trig;
  wire clk;
  wire relational_op_net;

  minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1_53 \latency_gt_0.fd_array[1].reg_comp 
       (.SINIT(SINIT),
        .adc_trig(adc_trig),
        .clk(clk),
        .relational_op_net(relational_op_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized1_66
   (register2_q_net,
    SINIT,
    \i_no_async_controls.output_reg[8] ,
    q,
    clk);
  output register2_q_net;
  output SINIT;
  input \i_no_async_controls.output_reg[8] ;
  input [0:0]q;
  input clk;

  wire SINIT;
  wire clk;
  wire \i_no_async_controls.output_reg[8] ;
  wire [0:0]q;
  wire register2_q_net;

  minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized1_67 \latency_gt_0.fd_array[1].reg_comp 
       (.SINIT(SINIT),
        .clk(clk),
        .\i_no_async_controls.output_reg[8] (\i_no_async_controls.output_reg[8] ),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3
   (o,
    ce,
    q,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]q;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]o;
  wire [17:0]q;

  minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3 \latency_gt_0.fd_array[1].reg_comp 
       (.ce(ce),
        .clk(clk),
        .o(o),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_19
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_20 \latency_gt_0.fd_array[1].reg_comp 
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_21
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_22 \latency_gt_0.fd_array[1].reg_comp 
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_23
   (o,
    O,
    \accum_reg_39_23_reg[7] ,
    \accum_reg_39_23_reg[11] ,
    \accum_reg_39_23_reg[15] ,
    \accum_reg_39_23_reg[19] ,
    \accum_reg_39_23_reg[23] ,
    \accum_reg_39_23_reg[24] ,
    \accum_reg_39_23_reg[3] ,
    \accum_reg_39_23_reg[7]_0 ,
    \accum_reg_39_23_reg[11]_0 ,
    \accum_reg_39_23_reg[15]_0 ,
    \accum_reg_39_23_reg[19]_0 ,
    \accum_reg_39_23_reg[23]_0 ,
    \accum_reg_39_23_reg[24]_0 ,
    \accum_reg_39_23_reg[3]_0 ,
    \accum_reg_39_23_reg[7]_1 ,
    \accum_reg_39_23_reg[11]_1 ,
    \accum_reg_39_23_reg[15]_1 ,
    \accum_reg_39_23_reg[19]_1 ,
    \accum_reg_39_23_reg[23]_1 ,
    \accum_reg_39_23_reg[24]_1 ,
    \accum_reg_39_23_reg[3]_1 ,
    \accum_reg_39_23_reg[7]_2 ,
    \accum_reg_39_23_reg[11]_2 ,
    \accum_reg_39_23_reg[15]_2 ,
    \accum_reg_39_23_reg[19]_2 ,
    \accum_reg_39_23_reg[23]_2 ,
    \accum_reg_39_23_reg[24]_2 ,
    \accum_reg_39_23_reg[3]_2 ,
    \accum_reg_39_23_reg[7]_3 ,
    \accum_reg_39_23_reg[11]_3 ,
    \accum_reg_39_23_reg[15]_3 ,
    \accum_reg_39_23_reg[19]_3 ,
    \accum_reg_39_23_reg[23]_3 ,
    \accum_reg_39_23_reg[24]_3 ,
    \accum_reg_39_23_reg[3]_3 ,
    \accum_reg_39_23_reg[7]_4 ,
    \accum_reg_39_23_reg[11]_4 ,
    \accum_reg_39_23_reg[15]_4 ,
    \accum_reg_39_23_reg[19]_4 ,
    \accum_reg_39_23_reg[23]_4 ,
    \accum_reg_39_23_reg[24]_4 ,
    \accum_reg_39_23_reg[3]_4 ,
    \accum_reg_39_23_reg[7]_5 ,
    \accum_reg_39_23_reg[11]_5 ,
    \accum_reg_39_23_reg[15]_5 ,
    \accum_reg_39_23_reg[19]_5 ,
    \accum_reg_39_23_reg[23]_5 ,
    \accum_reg_39_23_reg[24]_5 ,
    accum_reg_39_23_reg,
    accum_reg_39_23_reg_0,
    accum_reg_39_23_reg_1,
    accum_reg_39_23_reg_2,
    accum_reg_39_23_reg_3,
    accum_reg_39_23_reg_4,
    accum_reg_39_23_reg_5,
    ce,
    i,
    clk);
  output [17:0]o;
  output [3:0]O;
  output [3:0]\accum_reg_39_23_reg[7] ;
  output [3:0]\accum_reg_39_23_reg[11] ;
  output [3:0]\accum_reg_39_23_reg[15] ;
  output [3:0]\accum_reg_39_23_reg[19] ;
  output [3:0]\accum_reg_39_23_reg[23] ;
  output [0:0]\accum_reg_39_23_reg[24] ;
  output [3:0]\accum_reg_39_23_reg[3] ;
  output [3:0]\accum_reg_39_23_reg[7]_0 ;
  output [3:0]\accum_reg_39_23_reg[11]_0 ;
  output [3:0]\accum_reg_39_23_reg[15]_0 ;
  output [3:0]\accum_reg_39_23_reg[19]_0 ;
  output [3:0]\accum_reg_39_23_reg[23]_0 ;
  output [0:0]\accum_reg_39_23_reg[24]_0 ;
  output [3:0]\accum_reg_39_23_reg[3]_0 ;
  output [3:0]\accum_reg_39_23_reg[7]_1 ;
  output [3:0]\accum_reg_39_23_reg[11]_1 ;
  output [3:0]\accum_reg_39_23_reg[15]_1 ;
  output [3:0]\accum_reg_39_23_reg[19]_1 ;
  output [3:0]\accum_reg_39_23_reg[23]_1 ;
  output [0:0]\accum_reg_39_23_reg[24]_1 ;
  output [3:0]\accum_reg_39_23_reg[3]_1 ;
  output [3:0]\accum_reg_39_23_reg[7]_2 ;
  output [3:0]\accum_reg_39_23_reg[11]_2 ;
  output [3:0]\accum_reg_39_23_reg[15]_2 ;
  output [3:0]\accum_reg_39_23_reg[19]_2 ;
  output [3:0]\accum_reg_39_23_reg[23]_2 ;
  output [0:0]\accum_reg_39_23_reg[24]_2 ;
  output [3:0]\accum_reg_39_23_reg[3]_2 ;
  output [3:0]\accum_reg_39_23_reg[7]_3 ;
  output [3:0]\accum_reg_39_23_reg[11]_3 ;
  output [3:0]\accum_reg_39_23_reg[15]_3 ;
  output [3:0]\accum_reg_39_23_reg[19]_3 ;
  output [3:0]\accum_reg_39_23_reg[23]_3 ;
  output [0:0]\accum_reg_39_23_reg[24]_3 ;
  output [3:0]\accum_reg_39_23_reg[3]_3 ;
  output [3:0]\accum_reg_39_23_reg[7]_4 ;
  output [3:0]\accum_reg_39_23_reg[11]_4 ;
  output [3:0]\accum_reg_39_23_reg[15]_4 ;
  output [3:0]\accum_reg_39_23_reg[19]_4 ;
  output [3:0]\accum_reg_39_23_reg[23]_4 ;
  output [0:0]\accum_reg_39_23_reg[24]_4 ;
  output [3:0]\accum_reg_39_23_reg[3]_4 ;
  output [3:0]\accum_reg_39_23_reg[7]_5 ;
  output [3:0]\accum_reg_39_23_reg[11]_5 ;
  output [3:0]\accum_reg_39_23_reg[15]_5 ;
  output [3:0]\accum_reg_39_23_reg[19]_5 ;
  output [3:0]\accum_reg_39_23_reg[23]_5 ;
  output [0:0]\accum_reg_39_23_reg[24]_5 ;
  input [24:0]accum_reg_39_23_reg;
  input [24:0]accum_reg_39_23_reg_0;
  input [24:0]accum_reg_39_23_reg_1;
  input [24:0]accum_reg_39_23_reg_2;
  input [24:0]accum_reg_39_23_reg_3;
  input [24:0]accum_reg_39_23_reg_4;
  input [24:0]accum_reg_39_23_reg_5;
  input ce;
  input [17:0]i;
  input clk;

  wire [3:0]O;
  wire [24:0]accum_reg_39_23_reg;
  wire [3:0]\accum_reg_39_23_reg[11] ;
  wire [3:0]\accum_reg_39_23_reg[11]_0 ;
  wire [3:0]\accum_reg_39_23_reg[11]_1 ;
  wire [3:0]\accum_reg_39_23_reg[11]_2 ;
  wire [3:0]\accum_reg_39_23_reg[11]_3 ;
  wire [3:0]\accum_reg_39_23_reg[11]_4 ;
  wire [3:0]\accum_reg_39_23_reg[11]_5 ;
  wire [3:0]\accum_reg_39_23_reg[15] ;
  wire [3:0]\accum_reg_39_23_reg[15]_0 ;
  wire [3:0]\accum_reg_39_23_reg[15]_1 ;
  wire [3:0]\accum_reg_39_23_reg[15]_2 ;
  wire [3:0]\accum_reg_39_23_reg[15]_3 ;
  wire [3:0]\accum_reg_39_23_reg[15]_4 ;
  wire [3:0]\accum_reg_39_23_reg[15]_5 ;
  wire [3:0]\accum_reg_39_23_reg[19] ;
  wire [3:0]\accum_reg_39_23_reg[19]_0 ;
  wire [3:0]\accum_reg_39_23_reg[19]_1 ;
  wire [3:0]\accum_reg_39_23_reg[19]_2 ;
  wire [3:0]\accum_reg_39_23_reg[19]_3 ;
  wire [3:0]\accum_reg_39_23_reg[19]_4 ;
  wire [3:0]\accum_reg_39_23_reg[19]_5 ;
  wire [3:0]\accum_reg_39_23_reg[23] ;
  wire [3:0]\accum_reg_39_23_reg[23]_0 ;
  wire [3:0]\accum_reg_39_23_reg[23]_1 ;
  wire [3:0]\accum_reg_39_23_reg[23]_2 ;
  wire [3:0]\accum_reg_39_23_reg[23]_3 ;
  wire [3:0]\accum_reg_39_23_reg[23]_4 ;
  wire [3:0]\accum_reg_39_23_reg[23]_5 ;
  wire [0:0]\accum_reg_39_23_reg[24] ;
  wire [0:0]\accum_reg_39_23_reg[24]_0 ;
  wire [0:0]\accum_reg_39_23_reg[24]_1 ;
  wire [0:0]\accum_reg_39_23_reg[24]_2 ;
  wire [0:0]\accum_reg_39_23_reg[24]_3 ;
  wire [0:0]\accum_reg_39_23_reg[24]_4 ;
  wire [0:0]\accum_reg_39_23_reg[24]_5 ;
  wire [3:0]\accum_reg_39_23_reg[3] ;
  wire [3:0]\accum_reg_39_23_reg[3]_0 ;
  wire [3:0]\accum_reg_39_23_reg[3]_1 ;
  wire [3:0]\accum_reg_39_23_reg[3]_2 ;
  wire [3:0]\accum_reg_39_23_reg[3]_3 ;
  wire [3:0]\accum_reg_39_23_reg[3]_4 ;
  wire [3:0]\accum_reg_39_23_reg[7] ;
  wire [3:0]\accum_reg_39_23_reg[7]_0 ;
  wire [3:0]\accum_reg_39_23_reg[7]_1 ;
  wire [3:0]\accum_reg_39_23_reg[7]_2 ;
  wire [3:0]\accum_reg_39_23_reg[7]_3 ;
  wire [3:0]\accum_reg_39_23_reg[7]_4 ;
  wire [3:0]\accum_reg_39_23_reg[7]_5 ;
  wire [24:0]accum_reg_39_23_reg_0;
  wire [24:0]accum_reg_39_23_reg_1;
  wire [24:0]accum_reg_39_23_reg_2;
  wire [24:0]accum_reg_39_23_reg_3;
  wire [24:0]accum_reg_39_23_reg_4;
  wire [24:0]accum_reg_39_23_reg_5;
  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_24 \latency_gt_0.fd_array[1].reg_comp 
       (.O(O),
        .accum_reg_39_23_reg(accum_reg_39_23_reg),
        .\accum_reg_39_23_reg[11] (\accum_reg_39_23_reg[11] ),
        .\accum_reg_39_23_reg[11]_0 (\accum_reg_39_23_reg[11]_0 ),
        .\accum_reg_39_23_reg[11]_1 (\accum_reg_39_23_reg[11]_1 ),
        .\accum_reg_39_23_reg[11]_2 (\accum_reg_39_23_reg[11]_2 ),
        .\accum_reg_39_23_reg[11]_3 (\accum_reg_39_23_reg[11]_3 ),
        .\accum_reg_39_23_reg[11]_4 (\accum_reg_39_23_reg[11]_4 ),
        .\accum_reg_39_23_reg[11]_5 (\accum_reg_39_23_reg[11]_5 ),
        .\accum_reg_39_23_reg[15] (\accum_reg_39_23_reg[15] ),
        .\accum_reg_39_23_reg[15]_0 (\accum_reg_39_23_reg[15]_0 ),
        .\accum_reg_39_23_reg[15]_1 (\accum_reg_39_23_reg[15]_1 ),
        .\accum_reg_39_23_reg[15]_2 (\accum_reg_39_23_reg[15]_2 ),
        .\accum_reg_39_23_reg[15]_3 (\accum_reg_39_23_reg[15]_3 ),
        .\accum_reg_39_23_reg[15]_4 (\accum_reg_39_23_reg[15]_4 ),
        .\accum_reg_39_23_reg[15]_5 (\accum_reg_39_23_reg[15]_5 ),
        .\accum_reg_39_23_reg[19] (\accum_reg_39_23_reg[19] ),
        .\accum_reg_39_23_reg[19]_0 (\accum_reg_39_23_reg[19]_0 ),
        .\accum_reg_39_23_reg[19]_1 (\accum_reg_39_23_reg[19]_1 ),
        .\accum_reg_39_23_reg[19]_2 (\accum_reg_39_23_reg[19]_2 ),
        .\accum_reg_39_23_reg[19]_3 (\accum_reg_39_23_reg[19]_3 ),
        .\accum_reg_39_23_reg[19]_4 (\accum_reg_39_23_reg[19]_4 ),
        .\accum_reg_39_23_reg[19]_5 (\accum_reg_39_23_reg[19]_5 ),
        .\accum_reg_39_23_reg[23] (\accum_reg_39_23_reg[23] ),
        .\accum_reg_39_23_reg[23]_0 (\accum_reg_39_23_reg[23]_0 ),
        .\accum_reg_39_23_reg[23]_1 (\accum_reg_39_23_reg[23]_1 ),
        .\accum_reg_39_23_reg[23]_2 (\accum_reg_39_23_reg[23]_2 ),
        .\accum_reg_39_23_reg[23]_3 (\accum_reg_39_23_reg[23]_3 ),
        .\accum_reg_39_23_reg[23]_4 (\accum_reg_39_23_reg[23]_4 ),
        .\accum_reg_39_23_reg[23]_5 (\accum_reg_39_23_reg[23]_5 ),
        .\accum_reg_39_23_reg[24] (\accum_reg_39_23_reg[24] ),
        .\accum_reg_39_23_reg[24]_0 (\accum_reg_39_23_reg[24]_0 ),
        .\accum_reg_39_23_reg[24]_1 (\accum_reg_39_23_reg[24]_1 ),
        .\accum_reg_39_23_reg[24]_2 (\accum_reg_39_23_reg[24]_2 ),
        .\accum_reg_39_23_reg[24]_3 (\accum_reg_39_23_reg[24]_3 ),
        .\accum_reg_39_23_reg[24]_4 (\accum_reg_39_23_reg[24]_4 ),
        .\accum_reg_39_23_reg[24]_5 (\accum_reg_39_23_reg[24]_5 ),
        .\accum_reg_39_23_reg[3] (\accum_reg_39_23_reg[3] ),
        .\accum_reg_39_23_reg[3]_0 (\accum_reg_39_23_reg[3]_0 ),
        .\accum_reg_39_23_reg[3]_1 (\accum_reg_39_23_reg[3]_1 ),
        .\accum_reg_39_23_reg[3]_2 (\accum_reg_39_23_reg[3]_2 ),
        .\accum_reg_39_23_reg[3]_3 (\accum_reg_39_23_reg[3]_3 ),
        .\accum_reg_39_23_reg[3]_4 (\accum_reg_39_23_reg[3]_4 ),
        .\accum_reg_39_23_reg[7] (\accum_reg_39_23_reg[7] ),
        .\accum_reg_39_23_reg[7]_0 (\accum_reg_39_23_reg[7]_0 ),
        .\accum_reg_39_23_reg[7]_1 (\accum_reg_39_23_reg[7]_1 ),
        .\accum_reg_39_23_reg[7]_2 (\accum_reg_39_23_reg[7]_2 ),
        .\accum_reg_39_23_reg[7]_3 (\accum_reg_39_23_reg[7]_3 ),
        .\accum_reg_39_23_reg[7]_4 (\accum_reg_39_23_reg[7]_4 ),
        .\accum_reg_39_23_reg[7]_5 (\accum_reg_39_23_reg[7]_5 ),
        .accum_reg_39_23_reg_0(accum_reg_39_23_reg_0),
        .accum_reg_39_23_reg_1(accum_reg_39_23_reg_1),
        .accum_reg_39_23_reg_2(accum_reg_39_23_reg_2),
        .accum_reg_39_23_reg_3(accum_reg_39_23_reg_3),
        .accum_reg_39_23_reg_4(accum_reg_39_23_reg_4),
        .accum_reg_39_23_reg_5(accum_reg_39_23_reg_5),
        .ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_25
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_26 \latency_gt_0.fd_array[1].reg_comp 
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized3_57
   (o,
    ce,
    i,
    clk);
  output [17:0]o;
  input ce;
  input [17:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [17:0]i;
  wire [17:0]o;

  minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized3_58 \latency_gt_0.fd_array[1].reg_comp 
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized5
   (o,
    ce,
    i,
    clk);
  output [24:0]o;
  input ce;
  input [24:0]i;
  input clk;

  wire ce;
  wire clk;
  wire [24:0]i;
  wire [24:0]o;

  minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized5 \latency_gt_0.fd_array[1].reg_comp 
       (.ce(ce),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module minized_petalinux_minized_demodulate_0_0_synth_reg_w_init__parameterized7
   (o,
    adc_trig,
    i,
    clk);
  output [16:0]o;
  input [0:0]adc_trig;
  input [16:0]i;
  input clk;

  wire [0:0]adc_trig;
  wire clk;
  wire [16:0]i;
  wire [16:0]o;

  minized_petalinux_minized_demodulate_0_0_single_reg_w_init__parameterized7 \latency_gt_0.fd_array[1].reg_comp 
       (.adc_trig(adc_trig),
        .clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_1da481a134" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134
   (accum_reg_39_23_reg_5,
    logical7_y_net,
    logical1_y_net,
    \fd_prim_array[3].bit_is_0.fdre_comp ,
    clk,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 );
  output [24:0]accum_reg_39_23_reg_5;
  input logical7_y_net;
  input logical1_y_net;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  input clk;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;

  wire [24:0]accum_reg_39_23_reg_5;
  wire clk;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire logical1_y_net;
  wire logical7_y_net;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_5[0]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_5[10]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_5[11]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_5[12]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_5[13]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_5[14]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_5[15]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_5[16]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_5[17]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_5[18]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_5[19]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_5[1]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [0]),
        .Q(accum_reg_39_23_reg_5[20]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [1]),
        .Q(accum_reg_39_23_reg_5[21]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [2]),
        .Q(accum_reg_39_23_reg_5[22]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [3]),
        .Q(accum_reg_39_23_reg_5[23]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .Q(accum_reg_39_23_reg_5[24]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_5[2]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_5[3]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_5[4]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_5[5]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_5[6]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_5[7]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_5[8]),
        .R(logical7_y_net));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(logical1_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_5[9]),
        .R(logical7_y_net));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_1da481a134" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_30
   (accum_reg_39_23_reg_4,
    logical6_y_net_x0,
    logical2_y_net,
    \fd_prim_array[3].bit_is_0.fdre_comp ,
    clk,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 );
  output [24:0]accum_reg_39_23_reg_4;
  input logical6_y_net_x0;
  input logical2_y_net;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  input clk;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;

  wire [24:0]accum_reg_39_23_reg_4;
  wire clk;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire logical2_y_net;
  wire logical6_y_net_x0;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_4[0]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_4[10]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_4[11]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_4[12]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_4[13]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_4[14]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_4[15]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_4[16]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_4[17]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_4[18]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_4[19]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_4[1]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [0]),
        .Q(accum_reg_39_23_reg_4[20]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [1]),
        .Q(accum_reg_39_23_reg_4[21]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [2]),
        .Q(accum_reg_39_23_reg_4[22]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [3]),
        .Q(accum_reg_39_23_reg_4[23]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .Q(accum_reg_39_23_reg_4[24]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_4[2]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_4[3]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_4[4]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_4[5]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_4[6]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_4[7]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_4[8]),
        .R(logical6_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(logical2_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_4[9]),
        .R(logical6_y_net_x0));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_1da481a134" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_31
   (accum_reg_39_23_reg_3,
    logical5_y_net_x0,
    logical3_y_net,
    \fd_prim_array[3].bit_is_0.fdre_comp ,
    clk,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 );
  output [24:0]accum_reg_39_23_reg_3;
  input logical5_y_net_x0;
  input logical3_y_net;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  input clk;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;

  wire [24:0]accum_reg_39_23_reg_3;
  wire clk;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire logical3_y_net;
  wire logical5_y_net_x0;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_3[0]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_3[10]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_3[11]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_3[12]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_3[13]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_3[14]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_3[15]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_3[16]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_3[17]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_3[18]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_3[19]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_3[1]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [0]),
        .Q(accum_reg_39_23_reg_3[20]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [1]),
        .Q(accum_reg_39_23_reg_3[21]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [2]),
        .Q(accum_reg_39_23_reg_3[22]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [3]),
        .Q(accum_reg_39_23_reg_3[23]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .Q(accum_reg_39_23_reg_3[24]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_3[2]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_3[3]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_3[4]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_3[5]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_3[6]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_3[7]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_3[8]),
        .R(logical5_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(logical3_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_3[9]),
        .R(logical5_y_net_x0));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_1da481a134" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_32
   (accum_reg_39_23_reg_2,
    logical4_y_net_x0,
    logical4_y_net,
    \fd_prim_array[3].bit_is_0.fdre_comp ,
    clk,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 );
  output [24:0]accum_reg_39_23_reg_2;
  input logical4_y_net_x0;
  input logical4_y_net;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  input clk;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;

  wire [24:0]accum_reg_39_23_reg_2;
  wire clk;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire logical4_y_net;
  wire logical4_y_net_x0;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_2[0]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_2[10]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_2[11]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_2[12]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_2[13]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_2[14]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_2[15]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_2[16]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_2[17]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_2[18]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_2[19]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_2[1]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [0]),
        .Q(accum_reg_39_23_reg_2[20]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [1]),
        .Q(accum_reg_39_23_reg_2[21]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [2]),
        .Q(accum_reg_39_23_reg_2[22]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [3]),
        .Q(accum_reg_39_23_reg_2[23]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .Q(accum_reg_39_23_reg_2[24]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_2[2]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_2[3]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_2[4]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_2[5]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_2[6]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_2[7]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_2[8]),
        .R(logical4_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(logical4_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_2[9]),
        .R(logical4_y_net_x0));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_1da481a134" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_33
   (accum_reg_39_23_reg_1,
    logical3_y_net_x0,
    logical5_y_net,
    \fd_prim_array[3].bit_is_0.fdre_comp ,
    clk,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 );
  output [24:0]accum_reg_39_23_reg_1;
  input logical3_y_net_x0;
  input logical5_y_net;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  input clk;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;

  wire [24:0]accum_reg_39_23_reg_1;
  wire clk;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire logical3_y_net_x0;
  wire logical5_y_net;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_1[0]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_1[10]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_1[11]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_1[12]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_1[13]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_1[14]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_1[15]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_1[16]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_1[17]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_1[18]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_1[19]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_1[1]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [0]),
        .Q(accum_reg_39_23_reg_1[20]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [1]),
        .Q(accum_reg_39_23_reg_1[21]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [2]),
        .Q(accum_reg_39_23_reg_1[22]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [3]),
        .Q(accum_reg_39_23_reg_1[23]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .Q(accum_reg_39_23_reg_1[24]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_1[2]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_1[3]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_1[4]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_1[5]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_1[6]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_1[7]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_1[8]),
        .R(logical3_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(logical5_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_1[9]),
        .R(logical3_y_net_x0));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_1da481a134" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_34
   (accum_reg_39_23_reg_0,
    logical2_y_net_x0,
    logical6_y_net,
    \fd_prim_array[3].bit_is_0.fdre_comp ,
    clk,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 );
  output [24:0]accum_reg_39_23_reg_0;
  input logical2_y_net_x0;
  input logical6_y_net;
  input [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  input clk;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;

  wire [24:0]accum_reg_39_23_reg_0;
  wire clk;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[3].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire logical2_y_net_x0;
  wire logical6_y_net;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_0[0]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_0[10]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_0[11]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_0[12]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_0[13]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_0[14]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_0[15]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_0[16]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_0[17]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_0[18]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_0[19]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_0[1]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [0]),
        .Q(accum_reg_39_23_reg_0[20]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [1]),
        .Q(accum_reg_39_23_reg_0[21]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [2]),
        .Q(accum_reg_39_23_reg_0[22]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [3]),
        .Q(accum_reg_39_23_reg_0[23]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .Q(accum_reg_39_23_reg_0[24]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_0[2]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[3].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_0[3]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_0[4]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_0[5]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg_0[6]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg_0[7]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg_0[8]),
        .R(logical2_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(logical6_y_net),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg_0[9]),
        .R(logical2_y_net_x0));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_1da481a134" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_accum_1da481a134_35
   (accum_reg_39_23_reg,
    logical1_y_net_x0,
    logical7_y_net_x0,
    O,
    clk,
    \fd_prim_array[7].bit_is_0.fdre_comp ,
    \fd_prim_array[11].bit_is_0.fdre_comp ,
    \fd_prim_array[15].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    \fd_prim_array[17].bit_is_0.fdre_comp_0 ,
    \fd_prim_array[17].bit_is_0.fdre_comp_1 );
  output [24:0]accum_reg_39_23_reg;
  input logical1_y_net_x0;
  input logical7_y_net_x0;
  input [3:0]O;
  input clk;
  input [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  input [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;

  wire [3:0]O;
  wire [24:0]accum_reg_39_23_reg;
  wire clk;
  wire [3:0]\fd_prim_array[11].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[15].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [3:0]\fd_prim_array[17].bit_is_0.fdre_comp_0 ;
  wire [0:0]\fd_prim_array[17].bit_is_0.fdre_comp_1 ;
  wire [3:0]\fd_prim_array[7].bit_is_0.fdre_comp ;
  wire logical1_y_net_x0;
  wire logical7_y_net_x0;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(O[0]),
        .Q(accum_reg_39_23_reg[0]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg[10]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg[11]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg[12]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg[13]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg[14]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[15].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg[15]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg[16]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg[17]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg[18]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg[19]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(O[1]),
        .Q(accum_reg_39_23_reg[1]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [0]),
        .Q(accum_reg_39_23_reg[20]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [1]),
        .Q(accum_reg_39_23_reg[21]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [2]),
        .Q(accum_reg_39_23_reg[22]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_0 [3]),
        .Q(accum_reg_39_23_reg[23]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[17].bit_is_0.fdre_comp_1 ),
        .Q(accum_reg_39_23_reg[24]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(O[2]),
        .Q(accum_reg_39_23_reg[2]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(O[3]),
        .Q(accum_reg_39_23_reg[3]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg[4]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg[5]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [2]),
        .Q(accum_reg_39_23_reg[6]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[7].bit_is_0.fdre_comp [3]),
        .Q(accum_reg_39_23_reg[7]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [0]),
        .Q(accum_reg_39_23_reg[8]),
        .R(logical1_y_net_x0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(logical7_y_net_x0),
        .D(\fd_prim_array[11].bit_is_0.fdre_comp [1]),
        .Q(accum_reg_39_23_reg[9]),
        .R(logical1_y_net_x0));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_223ad8fd43" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_accum_223ad8fd43
   (out,
    clk,
    tx_high,
    rxfreq);
  output [7:0]out;
  input clk;
  input [0:0]tx_high;
  input [15:0]rxfreq;

  wire \accum_reg_39_23[0]_i_2_n_0 ;
  wire \accum_reg_39_23[0]_i_3_n_0 ;
  wire \accum_reg_39_23[0]_i_4_n_0 ;
  wire \accum_reg_39_23[0]_i_5_n_0 ;
  wire \accum_reg_39_23[12]_i_2_n_0 ;
  wire \accum_reg_39_23[12]_i_3_n_0 ;
  wire \accum_reg_39_23[12]_i_4_n_0 ;
  wire \accum_reg_39_23[12]_i_5_n_0 ;
  wire \accum_reg_39_23[4]_i_2_n_0 ;
  wire \accum_reg_39_23[4]_i_3_n_0 ;
  wire \accum_reg_39_23[4]_i_4_n_0 ;
  wire \accum_reg_39_23[4]_i_5_n_0 ;
  wire \accum_reg_39_23[8]_i_2_n_0 ;
  wire \accum_reg_39_23[8]_i_3_n_0 ;
  wire \accum_reg_39_23[8]_i_4_n_0 ;
  wire \accum_reg_39_23[8]_i_5_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_0 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_1 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_2 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_3 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_4 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_5 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_6 ;
  wire \accum_reg_39_23_reg[0]_i_1__0_n_7 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_0 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_1 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_2 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_3 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_4 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_5 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_6 ;
  wire \accum_reg_39_23_reg[12]_i_1__7_n_7 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_0 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_1 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_2 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_3 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_4 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_5 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_6 ;
  wire \accum_reg_39_23_reg[16]_i_1__7_n_7 ;
  wire \accum_reg_39_23_reg[20]_i_1__6_n_1 ;
  wire \accum_reg_39_23_reg[20]_i_1__6_n_2 ;
  wire \accum_reg_39_23_reg[20]_i_1__6_n_3 ;
  wire \accum_reg_39_23_reg[20]_i_1__6_n_4 ;
  wire \accum_reg_39_23_reg[20]_i_1__6_n_5 ;
  wire \accum_reg_39_23_reg[20]_i_1__6_n_6 ;
  wire \accum_reg_39_23_reg[20]_i_1__6_n_7 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_0 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_1 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_2 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_3 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_4 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_5 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_6 ;
  wire \accum_reg_39_23_reg[4]_i_1__7_n_7 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_0 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_1 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_2 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_3 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_4 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_5 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_6 ;
  wire \accum_reg_39_23_reg[8]_i_1__7_n_7 ;
  wire \accum_reg_39_23_reg_n_0_[0] ;
  wire \accum_reg_39_23_reg_n_0_[10] ;
  wire \accum_reg_39_23_reg_n_0_[11] ;
  wire \accum_reg_39_23_reg_n_0_[12] ;
  wire \accum_reg_39_23_reg_n_0_[13] ;
  wire \accum_reg_39_23_reg_n_0_[14] ;
  wire \accum_reg_39_23_reg_n_0_[15] ;
  wire \accum_reg_39_23_reg_n_0_[1] ;
  wire \accum_reg_39_23_reg_n_0_[2] ;
  wire \accum_reg_39_23_reg_n_0_[3] ;
  wire \accum_reg_39_23_reg_n_0_[4] ;
  wire \accum_reg_39_23_reg_n_0_[5] ;
  wire \accum_reg_39_23_reg_n_0_[6] ;
  wire \accum_reg_39_23_reg_n_0_[7] ;
  wire \accum_reg_39_23_reg_n_0_[8] ;
  wire \accum_reg_39_23_reg_n_0_[9] ;
  wire clk;
  wire [7:0]out;
  wire [15:0]rxfreq;
  wire [0:0]tx_high;
  wire [3:3]\NLW_accum_reg_39_23_reg[20]_i_1__6_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[0]_i_2 
       (.I0(tx_high),
        .I1(rxfreq[3]),
        .I2(\accum_reg_39_23_reg_n_0_[3] ),
        .O(\accum_reg_39_23[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \accum_reg_39_23[0]_i_3 
       (.I0(tx_high),
        .I1(rxfreq[2]),
        .I2(\accum_reg_39_23_reg_n_0_[2] ),
        .O(\accum_reg_39_23[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[0]_i_4 
       (.I0(tx_high),
        .I1(rxfreq[1]),
        .I2(\accum_reg_39_23_reg_n_0_[1] ),
        .O(\accum_reg_39_23[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \accum_reg_39_23[0]_i_5 
       (.I0(tx_high),
        .I1(rxfreq[0]),
        .I2(\accum_reg_39_23_reg_n_0_[0] ),
        .O(\accum_reg_39_23[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[12]_i_2 
       (.I0(tx_high),
        .I1(rxfreq[15]),
        .I2(\accum_reg_39_23_reg_n_0_[15] ),
        .O(\accum_reg_39_23[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[12]_i_3 
       (.I0(tx_high),
        .I1(rxfreq[14]),
        .I2(\accum_reg_39_23_reg_n_0_[14] ),
        .O(\accum_reg_39_23[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[12]_i_4 
       (.I0(tx_high),
        .I1(rxfreq[13]),
        .I2(\accum_reg_39_23_reg_n_0_[13] ),
        .O(\accum_reg_39_23[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[12]_i_5 
       (.I0(tx_high),
        .I1(rxfreq[12]),
        .I2(\accum_reg_39_23_reg_n_0_[12] ),
        .O(\accum_reg_39_23[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[4]_i_2 
       (.I0(tx_high),
        .I1(rxfreq[7]),
        .I2(\accum_reg_39_23_reg_n_0_[7] ),
        .O(\accum_reg_39_23[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \accum_reg_39_23[4]_i_3 
       (.I0(tx_high),
        .I1(rxfreq[6]),
        .I2(\accum_reg_39_23_reg_n_0_[6] ),
        .O(\accum_reg_39_23[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[4]_i_4 
       (.I0(tx_high),
        .I1(rxfreq[5]),
        .I2(\accum_reg_39_23_reg_n_0_[5] ),
        .O(\accum_reg_39_23[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \accum_reg_39_23[4]_i_5 
       (.I0(tx_high),
        .I1(rxfreq[4]),
        .I2(\accum_reg_39_23_reg_n_0_[4] ),
        .O(\accum_reg_39_23[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[8]_i_2 
       (.I0(tx_high),
        .I1(rxfreq[11]),
        .I2(\accum_reg_39_23_reg_n_0_[11] ),
        .O(\accum_reg_39_23[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[8]_i_3 
       (.I0(tx_high),
        .I1(rxfreq[10]),
        .I2(\accum_reg_39_23_reg_n_0_[10] ),
        .O(\accum_reg_39_23[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \accum_reg_39_23[8]_i_4 
       (.I0(tx_high),
        .I1(rxfreq[9]),
        .I2(\accum_reg_39_23_reg_n_0_[9] ),
        .O(\accum_reg_39_23[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \accum_reg_39_23[8]_i_5 
       (.I0(tx_high),
        .I1(rxfreq[8]),
        .I2(\accum_reg_39_23_reg_n_0_[8] ),
        .O(\accum_reg_39_23[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[0]_i_1__0_n_7 ),
        .Q(\accum_reg_39_23_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \accum_reg_39_23_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[0]_i_1__0_n_0 ,\accum_reg_39_23_reg[0]_i_1__0_n_1 ,\accum_reg_39_23_reg[0]_i_1__0_n_2 ,\accum_reg_39_23_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23_reg_n_0_[3] ,\accum_reg_39_23_reg_n_0_[2] ,\accum_reg_39_23_reg_n_0_[1] ,\accum_reg_39_23_reg_n_0_[0] }),
        .O({\accum_reg_39_23_reg[0]_i_1__0_n_4 ,\accum_reg_39_23_reg[0]_i_1__0_n_5 ,\accum_reg_39_23_reg[0]_i_1__0_n_6 ,\accum_reg_39_23_reg[0]_i_1__0_n_7 }),
        .S({\accum_reg_39_23[0]_i_2_n_0 ,\accum_reg_39_23[0]_i_3_n_0 ,\accum_reg_39_23[0]_i_4_n_0 ,\accum_reg_39_23[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[8]_i_1__7_n_5 ),
        .Q(\accum_reg_39_23_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[8]_i_1__7_n_4 ),
        .Q(\accum_reg_39_23_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[12]_i_1__7_n_7 ),
        .Q(\accum_reg_39_23_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \accum_reg_39_23_reg[12]_i_1__7 
       (.CI(\accum_reg_39_23_reg[8]_i_1__7_n_0 ),
        .CO({\accum_reg_39_23_reg[12]_i_1__7_n_0 ,\accum_reg_39_23_reg[12]_i_1__7_n_1 ,\accum_reg_39_23_reg[12]_i_1__7_n_2 ,\accum_reg_39_23_reg[12]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23_reg_n_0_[15] ,\accum_reg_39_23_reg_n_0_[14] ,\accum_reg_39_23_reg_n_0_[13] ,\accum_reg_39_23_reg_n_0_[12] }),
        .O({\accum_reg_39_23_reg[12]_i_1__7_n_4 ,\accum_reg_39_23_reg[12]_i_1__7_n_5 ,\accum_reg_39_23_reg[12]_i_1__7_n_6 ,\accum_reg_39_23_reg[12]_i_1__7_n_7 }),
        .S({\accum_reg_39_23[12]_i_2_n_0 ,\accum_reg_39_23[12]_i_3_n_0 ,\accum_reg_39_23[12]_i_4_n_0 ,\accum_reg_39_23[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[12]_i_1__7_n_6 ),
        .Q(\accum_reg_39_23_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[12]_i_1__7_n_5 ),
        .Q(\accum_reg_39_23_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[12]_i_1__7_n_4 ),
        .Q(\accum_reg_39_23_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[16]_i_1__7_n_7 ),
        .Q(out[0]),
        .R(1'b0));
  CARRY4 \accum_reg_39_23_reg[16]_i_1__7 
       (.CI(\accum_reg_39_23_reg[12]_i_1__7_n_0 ),
        .CO({\accum_reg_39_23_reg[16]_i_1__7_n_0 ,\accum_reg_39_23_reg[16]_i_1__7_n_1 ,\accum_reg_39_23_reg[16]_i_1__7_n_2 ,\accum_reg_39_23_reg[16]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\accum_reg_39_23_reg[16]_i_1__7_n_4 ,\accum_reg_39_23_reg[16]_i_1__7_n_5 ,\accum_reg_39_23_reg[16]_i_1__7_n_6 ,\accum_reg_39_23_reg[16]_i_1__7_n_7 }),
        .S(out[3:0]));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[16]_i_1__7_n_6 ),
        .Q(out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[16]_i_1__7_n_5 ),
        .Q(out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[16]_i_1__7_n_4 ),
        .Q(out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[0]_i_1__0_n_6 ),
        .Q(\accum_reg_39_23_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[20]_i_1__6_n_7 ),
        .Q(out[4]),
        .R(1'b0));
  CARRY4 \accum_reg_39_23_reg[20]_i_1__6 
       (.CI(\accum_reg_39_23_reg[16]_i_1__7_n_0 ),
        .CO({\NLW_accum_reg_39_23_reg[20]_i_1__6_CO_UNCONNECTED [3],\accum_reg_39_23_reg[20]_i_1__6_n_1 ,\accum_reg_39_23_reg[20]_i_1__6_n_2 ,\accum_reg_39_23_reg[20]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\accum_reg_39_23_reg[20]_i_1__6_n_4 ,\accum_reg_39_23_reg[20]_i_1__6_n_5 ,\accum_reg_39_23_reg[20]_i_1__6_n_6 ,\accum_reg_39_23_reg[20]_i_1__6_n_7 }),
        .S(out[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[20]_i_1__6_n_6 ),
        .Q(out[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[20]_i_1__6_n_5 ),
        .Q(out[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[20]_i_1__6_n_4 ),
        .Q(out[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[0]_i_1__0_n_5 ),
        .Q(\accum_reg_39_23_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[0]_i_1__0_n_4 ),
        .Q(\accum_reg_39_23_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[4]_i_1__7_n_7 ),
        .Q(\accum_reg_39_23_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \accum_reg_39_23_reg[4]_i_1__7 
       (.CI(\accum_reg_39_23_reg[0]_i_1__0_n_0 ),
        .CO({\accum_reg_39_23_reg[4]_i_1__7_n_0 ,\accum_reg_39_23_reg[4]_i_1__7_n_1 ,\accum_reg_39_23_reg[4]_i_1__7_n_2 ,\accum_reg_39_23_reg[4]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23_reg_n_0_[7] ,\accum_reg_39_23_reg_n_0_[6] ,\accum_reg_39_23_reg_n_0_[5] ,\accum_reg_39_23_reg_n_0_[4] }),
        .O({\accum_reg_39_23_reg[4]_i_1__7_n_4 ,\accum_reg_39_23_reg[4]_i_1__7_n_5 ,\accum_reg_39_23_reg[4]_i_1__7_n_6 ,\accum_reg_39_23_reg[4]_i_1__7_n_7 }),
        .S({\accum_reg_39_23[4]_i_2_n_0 ,\accum_reg_39_23[4]_i_3_n_0 ,\accum_reg_39_23[4]_i_4_n_0 ,\accum_reg_39_23[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[4]_i_1__7_n_6 ),
        .Q(\accum_reg_39_23_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[4]_i_1__7_n_5 ),
        .Q(\accum_reg_39_23_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[4]_i_1__7_n_4 ),
        .Q(\accum_reg_39_23_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[8]_i_1__7_n_7 ),
        .Q(\accum_reg_39_23_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \accum_reg_39_23_reg[8]_i_1__7 
       (.CI(\accum_reg_39_23_reg[4]_i_1__7_n_0 ),
        .CO({\accum_reg_39_23_reg[8]_i_1__7_n_0 ,\accum_reg_39_23_reg[8]_i_1__7_n_1 ,\accum_reg_39_23_reg[8]_i_1__7_n_2 ,\accum_reg_39_23_reg[8]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23_reg_n_0_[11] ,\accum_reg_39_23_reg_n_0_[10] ,\accum_reg_39_23_reg_n_0_[9] ,\accum_reg_39_23_reg_n_0_[8] }),
        .O({\accum_reg_39_23_reg[8]_i_1__7_n_4 ,\accum_reg_39_23_reg[8]_i_1__7_n_5 ,\accum_reg_39_23_reg[8]_i_1__7_n_6 ,\accum_reg_39_23_reg[8]_i_1__7_n_7 }),
        .S({\accum_reg_39_23[8]_i_2_n_0 ,\accum_reg_39_23[8]_i_3_n_0 ,\accum_reg_39_23[8]_i_4_n_0 ,\accum_reg_39_23[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\accum_reg_39_23_reg[8]_i_1__7_n_6 ),
        .Q(\accum_reg_39_23_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_5df5f8241b" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_accum_5df5f8241b
   (i,
    \reg_array[0].fde_used.u2 ,
    q,
    O,
    clk,
    \inferred_dsp.use_p_reg.p_reg_reg ,
    \inferred_dsp.use_p_reg.p_reg_reg_0 ,
    \inferred_dsp.use_p_reg.p_reg_reg_1 ,
    \inferred_dsp.use_p_reg.p_reg_reg_2 );
  output [17:0]i;
  input \reg_array[0].fde_used.u2 ;
  input [0:0]q;
  input [3:0]O;
  input clk;
  input [3:0]\inferred_dsp.use_p_reg.p_reg_reg ;
  input [3:0]\inferred_dsp.use_p_reg.p_reg_reg_0 ;
  input [3:0]\inferred_dsp.use_p_reg.p_reg_reg_1 ;
  input [1:0]\inferred_dsp.use_p_reg.p_reg_reg_2 ;

  wire [3:0]O;
  wire clk;
  wire [17:0]i;
  wire [3:0]\inferred_dsp.use_p_reg.p_reg_reg ;
  wire [3:0]\inferred_dsp.use_p_reg.p_reg_reg_0 ;
  wire [3:0]\inferred_dsp.use_p_reg.p_reg_reg_1 ;
  wire [1:0]\inferred_dsp.use_p_reg.p_reg_reg_2 ;
  wire [0:0]q;
  wire \reg_array[0].fde_used.u2 ;

  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(q),
        .D(O[0]),
        .Q(i[0]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_0 [2]),
        .Q(i[10]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_0 [3]),
        .Q(i[11]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_1 [0]),
        .Q(i[12]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_1 [1]),
        .Q(i[13]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_1 [2]),
        .Q(i[14]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_1 [3]),
        .Q(i[15]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_2 [0]),
        .Q(i[16]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_2 [1]),
        .Q(i[17]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(q),
        .D(O[1]),
        .Q(i[1]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(q),
        .D(O[2]),
        .Q(i[2]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(q),
        .D(O[3]),
        .Q(i[3]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg [0]),
        .Q(i[4]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg [1]),
        .Q(i[5]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg [2]),
        .Q(i[6]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg [3]),
        .Q(i[7]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_0 [0]),
        .Q(i[8]),
        .R(\reg_array[0].fde_used.u2 ));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(q),
        .D(\inferred_dsp.use_p_reg.p_reg_reg_0 [1]),
        .Q(i[9]),
        .R(\reg_array[0].fde_used.u2 ));
endmodule

(* ORIG_REF_NAME = "sysgen_accum_5e6bf75022" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_accum_5e6bf75022
   (\accum_reg_39_23_reg[3]_0 ,
    Q,
    \accum_reg_39_23_reg[7]_0 ,
    \accum_reg_39_23_reg[11]_0 ,
    \accum_reg_39_23_reg[15]_0 ,
    \accum_reg_39_23_reg[19]_0 ,
    \accum_reg_39_23_reg[23]_0 ,
    \accum_reg_39_23_reg[24]_0 ,
    qspo,
    relational1_op_net,
    delay1_q_net,
    o,
    E,
    D,
    clk);
  output [3:0]\accum_reg_39_23_reg[3]_0 ;
  output [24:0]Q;
  output [3:0]\accum_reg_39_23_reg[7]_0 ;
  output [3:0]\accum_reg_39_23_reg[11]_0 ;
  output [3:0]\accum_reg_39_23_reg[15]_0 ;
  output [3:0]\accum_reg_39_23_reg[19]_0 ;
  output [3:0]\accum_reg_39_23_reg[23]_0 ;
  output [0:0]\accum_reg_39_23_reg[24]_0 ;
  input [0:0]qspo;
  input relational1_op_net;
  input delay1_q_net;
  input [17:0]o;
  input [0:0]E;
  input [24:0]D;
  input clk;

  wire [24:0]D;
  wire [0:0]E;
  wire [24:0]Q;
  wire [3:0]\accum_reg_39_23_reg[11]_0 ;
  wire [3:0]\accum_reg_39_23_reg[15]_0 ;
  wire [3:0]\accum_reg_39_23_reg[19]_0 ;
  wire [3:0]\accum_reg_39_23_reg[23]_0 ;
  wire [0:0]\accum_reg_39_23_reg[24]_0 ;
  wire [3:0]\accum_reg_39_23_reg[3]_0 ;
  wire [3:0]\accum_reg_39_23_reg[7]_0 ;
  wire clk;
  wire delay1_q_net;
  wire [17:0]o;
  wire [0:0]qspo;
  wire relational1_op_net;

  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[11]_i_6 
       (.I0(Q[11]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[11]),
        .O(\accum_reg_39_23_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[11]_i_7 
       (.I0(Q[10]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[10]),
        .O(\accum_reg_39_23_reg[11]_0 [2]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[11]_i_8 
       (.I0(Q[9]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[9]),
        .O(\accum_reg_39_23_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[11]_i_9 
       (.I0(Q[8]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[8]),
        .O(\accum_reg_39_23_reg[11]_0 [0]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[15]_i_6 
       (.I0(Q[15]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[15]),
        .O(\accum_reg_39_23_reg[15]_0 [3]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[15]_i_7 
       (.I0(Q[14]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[14]),
        .O(\accum_reg_39_23_reg[15]_0 [2]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[15]_i_8 
       (.I0(Q[13]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[13]),
        .O(\accum_reg_39_23_reg[15]_0 [1]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[15]_i_9 
       (.I0(Q[12]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[12]),
        .O(\accum_reg_39_23_reg[15]_0 [0]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[19]_i_6 
       (.I0(Q[19]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[19]_0 [3]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[19]_i_7 
       (.I0(Q[18]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[19]_0 [2]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[19]_i_8 
       (.I0(Q[17]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[19]_0 [1]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[19]_i_9 
       (.I0(Q[16]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[16]),
        .O(\accum_reg_39_23_reg[19]_0 [0]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[23]_i_6 
       (.I0(Q[23]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[23]_0 [3]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[23]_i_7 
       (.I0(Q[22]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[23]_0 [2]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[23]_i_8 
       (.I0(Q[21]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[23]_0 [1]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[23]_i_9 
       (.I0(Q[20]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[23]_0 [0]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[24]_i_3 
       (.I0(Q[24]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[17]),
        .O(\accum_reg_39_23_reg[24]_0 ));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[3]_i_6 
       (.I0(Q[3]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[3]),
        .O(\accum_reg_39_23_reg[3]_0 [3]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[3]_i_7 
       (.I0(Q[2]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[2]),
        .O(\accum_reg_39_23_reg[3]_0 [2]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[3]_i_8 
       (.I0(Q[1]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[1]),
        .O(\accum_reg_39_23_reg[3]_0 [1]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[3]_i_9 
       (.I0(Q[0]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[0]),
        .O(\accum_reg_39_23_reg[3]_0 [0]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[7]_i_6 
       (.I0(Q[7]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[7]),
        .O(\accum_reg_39_23_reg[7]_0 [3]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[7]_i_7 
       (.I0(Q[6]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[6]),
        .O(\accum_reg_39_23_reg[7]_0 [2]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[7]_i_8 
       (.I0(Q[5]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[5]),
        .O(\accum_reg_39_23_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h55D5AA2A)) 
    \accum_reg_39_23[7]_i_9 
       (.I0(Q[4]),
        .I1(qspo),
        .I2(relational1_op_net),
        .I3(delay1_q_net),
        .I4(o[4]),
        .O(\accum_reg_39_23_reg[7]_0 [0]));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[10] 
       (.C(clk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[11] 
       (.C(clk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[13] 
       (.C(clk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[14] 
       (.C(clk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[15] 
       (.C(clk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[16] 
       (.C(clk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[17] 
       (.C(clk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[18] 
       (.C(clk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[19] 
       (.C(clk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[20] 
       (.C(clk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[21] 
       (.C(clk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[22] 
       (.C(clk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[23] 
       (.C(clk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[24] 
       (.C(clk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[4] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[5] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[6] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[7] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[8] 
       (.C(clk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \accum_reg_39_23_reg[9] 
       (.C(clk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_logical_622c03a89a" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_logical_622c03a89a
   (\pipe_16_22_reg[0][20] ,
    \pipe_16_22_reg[0][20]_0 ,
    clk,
    btaudio,
    nobtsignal,
    tx_high);
  output \pipe_16_22_reg[0][20] ;
  output \pipe_16_22_reg[0][20]_0 ;
  input clk;
  input [0:0]btaudio;
  input [0:0]nobtsignal;
  input [0:0]tx_high;

  wire [0:0]btaudio;
  wire clk;
  wire \latency_pipe_5_26[0][0]_i_1_n_0 ;
  wire [0:0]nobtsignal;
  wire \pipe_16_22_reg[0][20] ;
  wire \pipe_16_22_reg[0][20]_0 ;
  wire [0:0]tx_high;

  LUT2 #(
    .INIT(4'hB)) 
    \latency_pipe_5_26[0][0]_i_1 
       (.I0(nobtsignal),
        .I1(tx_high),
        .O(\latency_pipe_5_26[0][0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \latency_pipe_5_26_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\latency_pipe_5_26[0][0]_i_1_n_0 ),
        .Q(\pipe_16_22_reg[0][20] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \pipe_16_22[0][24]_i_1 
       (.I0(btaudio),
        .I1(\pipe_16_22_reg[0][20] ),
        .O(\pipe_16_22_reg[0][20]_0 ));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_2508bd7f35" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_mux_2508bd7f35
   (\pipe_44_22_reg[0][12] ,
    data5,
    data0,
    data150,
    \pipe_44_22_reg[0][12]_0 ,
    \pipe_44_22_reg[0][12]_1 ,
    \pipe_44_22_reg[0][12]_2 ,
    \pipe_44_22_reg[0][12]_3 ,
    audiostreamdata,
    audiostreamvalid,
    Q,
    clk,
    \pipe_16_22_reg[0][4]_0 ,
    \pipe_16_22_reg[0][3]_0 ,
    \pipe_16_22_reg[0][2]_0 ,
    \pipe_16_22_reg[0][1]_0 ,
    \pipe_16_22_reg[0][0]_0 ,
    \pipe_16_22_reg[0][24]_0 ,
    \pipe_16_22_reg[0][23]_0 ,
    \pipe_16_22_reg[0][22]_0 ,
    \pipe_16_22_reg[0][21]_0 ,
    \pipe_16_22_reg[0][20]_0 );
  output [14:0]\pipe_44_22_reg[0][12] ;
  output [3:0]data5;
  output [0:0]data0;
  output data150;
  output \pipe_44_22_reg[0][12]_0 ;
  output \pipe_44_22_reg[0][12]_1 ;
  output \pipe_44_22_reg[0][12]_2 ;
  output \pipe_44_22_reg[0][12]_3 ;
  input [15:0]audiostreamdata;
  input [0:0]audiostreamvalid;
  input [14:0]Q;
  input clk;
  input \pipe_16_22_reg[0][4]_0 ;
  input \pipe_16_22_reg[0][3]_0 ;
  input \pipe_16_22_reg[0][2]_0 ;
  input \pipe_16_22_reg[0][1]_0 ;
  input \pipe_16_22_reg[0][0]_0 ;
  input \pipe_16_22_reg[0][24]_0 ;
  input \pipe_16_22_reg[0][23]_0 ;
  input \pipe_16_22_reg[0][22]_0 ;
  input \pipe_16_22_reg[0][21]_0 ;
  input \pipe_16_22_reg[0][20]_0 ;

  wire [14:0]Q;
  wire [15:0]audiostreamdata;
  wire [0:0]audiostreamvalid;
  wire clk;
  wire [0:0]data0;
  wire data150;
  wire [3:0]data5;
  wire \pipe_16_22[0][24]_i_1__0_n_0 ;
  wire \pipe_16_22_reg[0][0]_0 ;
  wire \pipe_16_22_reg[0][1]_0 ;
  wire \pipe_16_22_reg[0][20]_0 ;
  wire \pipe_16_22_reg[0][21]_0 ;
  wire \pipe_16_22_reg[0][22]_0 ;
  wire \pipe_16_22_reg[0][23]_0 ;
  wire \pipe_16_22_reg[0][24]_0 ;
  wire \pipe_16_22_reg[0][2]_0 ;
  wire \pipe_16_22_reg[0][3]_0 ;
  wire \pipe_16_22_reg[0][4]_0 ;
  wire [14:0]\pipe_44_22_reg[0][12] ;
  wire \pipe_44_22_reg[0][12]_0 ;
  wire \pipe_44_22_reg[0][12]_1 ;
  wire \pipe_44_22_reg[0][12]_2 ;
  wire \pipe_44_22_reg[0][12]_3 ;
  wire [19:5]unregy_join_6_1;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][10]_i_1 
       (.I0(audiostreamdata[5]),
        .I1(Q[5]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][11]_i_1 
       (.I0(audiostreamdata[6]),
        .I1(Q[6]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][12]_i_1 
       (.I0(audiostreamdata[7]),
        .I1(Q[7]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][13]_i_1 
       (.I0(audiostreamdata[8]),
        .I1(Q[8]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][14]_i_1 
       (.I0(audiostreamdata[9]),
        .I1(Q[9]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[14]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][15]_i_1 
       (.I0(audiostreamdata[10]),
        .I1(Q[10]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[15]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][16]_i_1 
       (.I0(audiostreamdata[11]),
        .I1(Q[11]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[16]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][17]_i_1 
       (.I0(audiostreamdata[12]),
        .I1(Q[12]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[17]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][18]_i_1 
       (.I0(audiostreamdata[13]),
        .I1(Q[13]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[18]));
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][19]_i_1 
       (.I0(audiostreamdata[14]),
        .I1(Q[14]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \pipe_16_22[0][24]_i_1__0 
       (.I0(audiostreamdata[15]),
        .I1(audiostreamvalid),
        .O(\pipe_16_22[0][24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][5]_i_1 
       (.I0(audiostreamdata[0]),
        .I1(Q[0]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][6]_i_1 
       (.I0(audiostreamdata[1]),
        .I1(Q[1]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][7]_i_1 
       (.I0(audiostreamdata[2]),
        .I1(Q[2]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][8]_i_1 
       (.I0(audiostreamdata[3]),
        .I1(Q[3]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][9]_i_1 
       (.I0(audiostreamdata[4]),
        .I1(Q[4]),
        .I2(audiostreamvalid),
        .O(unregy_join_6_1[9]));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][0]_0 ),
        .Q(data0),
        .R(audiostreamvalid));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[10]),
        .Q(\pipe_44_22_reg[0][12] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[11]),
        .Q(\pipe_44_22_reg[0][12] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[12]),
        .Q(\pipe_44_22_reg[0][12] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[13]),
        .Q(\pipe_44_22_reg[0][12] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[14]),
        .Q(\pipe_44_22_reg[0][12] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[15]),
        .Q(\pipe_44_22_reg[0][12] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[16]),
        .Q(\pipe_44_22_reg[0][12] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[17]),
        .Q(\pipe_44_22_reg[0][12] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[18]),
        .Q(\pipe_44_22_reg[0][12] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[19]),
        .Q(\pipe_44_22_reg[0][12] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][1]_0 ),
        .Q(data5[0]),
        .R(audiostreamvalid));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][20]_0 ),
        .Q(\pipe_44_22_reg[0][12]_3 ),
        .S(\pipe_16_22[0][24]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][21]_0 ),
        .Q(\pipe_44_22_reg[0][12]_2 ),
        .S(\pipe_16_22[0][24]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][22]_0 ),
        .Q(\pipe_44_22_reg[0][12]_1 ),
        .S(\pipe_16_22[0][24]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][23]_0 ),
        .Q(\pipe_44_22_reg[0][12]_0 ),
        .S(\pipe_16_22[0][24]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][24]_0 ),
        .Q(data150),
        .S(\pipe_16_22[0][24]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][2]_0 ),
        .Q(data5[1]),
        .R(audiostreamvalid));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][3]_0 ),
        .Q(data5[2]),
        .R(audiostreamvalid));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22_reg[0][4]_0 ),
        .Q(data5[3]),
        .R(audiostreamvalid));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[5]),
        .Q(\pipe_44_22_reg[0][12] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[6]),
        .Q(\pipe_44_22_reg[0][12] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[7]),
        .Q(\pipe_44_22_reg[0][12] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[8]),
        .Q(\pipe_44_22_reg[0][12] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1[9]),
        .Q(\pipe_44_22_reg[0][12] [4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_2508bd7f35" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_mux_2508bd7f35_54
   (\pipe_16_22_reg[0][24]_0 ,
    \pipe_16_22_reg[0][23]_0 ,
    \pipe_16_22_reg[0][22]_0 ,
    \pipe_16_22_reg[0][21]_0 ,
    \pipe_16_22_reg[0][20]_0 ,
    Q,
    \pipe_16_22_reg[0][4]_0 ,
    \pipe_16_22_reg[0][3]_0 ,
    \pipe_16_22_reg[0][2]_0 ,
    \pipe_16_22_reg[0][1]_0 ,
    \pipe_16_22_reg[0][0]_0 ,
    audiostreamvalid,
    clk,
    \pipe_20_22_reg[0] ,
    \latency_pipe_5_26_reg[0][0] ,
    \pipe_20_22_reg[0][24] ,
    \pipe_20_22_reg[0][23] ,
    \pipe_20_22_reg[0][22] ,
    \pipe_20_22_reg[0][21] ,
    \pipe_20_22_reg[0][20] ,
    \latency_pipe_5_26_reg[0][0]_0 ,
    btaudio);
  output \pipe_16_22_reg[0][24]_0 ;
  output \pipe_16_22_reg[0][23]_0 ;
  output \pipe_16_22_reg[0][22]_0 ;
  output \pipe_16_22_reg[0][21]_0 ;
  output \pipe_16_22_reg[0][20]_0 ;
  output [14:0]Q;
  output \pipe_16_22_reg[0][4]_0 ;
  output \pipe_16_22_reg[0][3]_0 ;
  output \pipe_16_22_reg[0][2]_0 ;
  output \pipe_16_22_reg[0][1]_0 ;
  output \pipe_16_22_reg[0][0]_0 ;
  input [0:0]audiostreamvalid;
  input clk;
  input [19:0]\pipe_20_22_reg[0] ;
  input \latency_pipe_5_26_reg[0][0] ;
  input \pipe_20_22_reg[0][24] ;
  input \pipe_20_22_reg[0][23] ;
  input \pipe_20_22_reg[0][22] ;
  input \pipe_20_22_reg[0][21] ;
  input \pipe_20_22_reg[0][20] ;
  input \latency_pipe_5_26_reg[0][0]_0 ;
  input [14:0]btaudio;

  wire [14:0]Q;
  wire [0:0]audiostreamvalid;
  wire [14:0]btaudio;
  wire clk;
  wire \latency_pipe_5_26_reg[0][0] ;
  wire \latency_pipe_5_26_reg[0][0]_0 ;
  wire \pipe_16_22[0][10]_i_1_n_0 ;
  wire \pipe_16_22[0][11]_i_1_n_0 ;
  wire \pipe_16_22[0][12]_i_1_n_0 ;
  wire \pipe_16_22[0][13]_i_1_n_0 ;
  wire \pipe_16_22[0][14]_i_1_n_0 ;
  wire \pipe_16_22[0][15]_i_1_n_0 ;
  wire \pipe_16_22[0][16]_i_1_n_0 ;
  wire \pipe_16_22[0][17]_i_1_n_0 ;
  wire \pipe_16_22[0][18]_i_1_n_0 ;
  wire \pipe_16_22[0][19]_i_1_n_0 ;
  wire \pipe_16_22[0][4]_i_1_n_0 ;
  wire \pipe_16_22[0][5]_i_1_n_0 ;
  wire \pipe_16_22[0][6]_i_1_n_0 ;
  wire \pipe_16_22[0][7]_i_1_n_0 ;
  wire \pipe_16_22[0][8]_i_1_n_0 ;
  wire \pipe_16_22[0][9]_i_1_n_0 ;
  wire \pipe_16_22_reg[0][0]_0 ;
  wire \pipe_16_22_reg[0][1]_0 ;
  wire \pipe_16_22_reg[0][20]_0 ;
  wire \pipe_16_22_reg[0][21]_0 ;
  wire \pipe_16_22_reg[0][22]_0 ;
  wire \pipe_16_22_reg[0][23]_0 ;
  wire \pipe_16_22_reg[0][24]_0 ;
  wire \pipe_16_22_reg[0][2]_0 ;
  wire \pipe_16_22_reg[0][3]_0 ;
  wire \pipe_16_22_reg[0][4]_0 ;
  wire \pipe_16_22_reg_n_0_[0][20] ;
  wire \pipe_16_22_reg_n_0_[0][21] ;
  wire \pipe_16_22_reg_n_0_[0][22] ;
  wire \pipe_16_22_reg_n_0_[0][23] ;
  wire \pipe_16_22_reg_n_0_[0][24] ;
  wire [19:0]\pipe_20_22_reg[0] ;
  wire \pipe_20_22_reg[0][20] ;
  wire \pipe_20_22_reg[0][21] ;
  wire \pipe_20_22_reg[0][22] ;
  wire \pipe_20_22_reg[0][23] ;
  wire \pipe_20_22_reg[0][24] ;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][10]_i_1 
       (.I0(\pipe_20_22_reg[0] [10]),
        .I1(btaudio[5]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][11]_i_1 
       (.I0(\pipe_20_22_reg[0] [11]),
        .I1(btaudio[6]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][12]_i_1 
       (.I0(\pipe_20_22_reg[0] [12]),
        .I1(btaudio[7]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][13]_i_1 
       (.I0(\pipe_20_22_reg[0] [13]),
        .I1(btaudio[8]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][14]_i_1 
       (.I0(\pipe_20_22_reg[0] [14]),
        .I1(btaudio[9]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][15]_i_1 
       (.I0(\pipe_20_22_reg[0] [15]),
        .I1(btaudio[10]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][16]_i_1 
       (.I0(\pipe_20_22_reg[0] [16]),
        .I1(btaudio[11]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][17]_i_1 
       (.I0(\pipe_20_22_reg[0] [17]),
        .I1(btaudio[12]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][18]_i_1 
       (.I0(\pipe_20_22_reg[0] [18]),
        .I1(btaudio[13]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][19]_i_1 
       (.I0(\pipe_20_22_reg[0] [19]),
        .I1(btaudio[14]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pipe_16_22[0][20]_i_1 
       (.I0(\pipe_16_22_reg_n_0_[0][20] ),
        .I1(audiostreamvalid),
        .O(\pipe_16_22_reg[0][20]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \pipe_16_22[0][21]_i_1 
       (.I0(\pipe_16_22_reg_n_0_[0][21] ),
        .I1(audiostreamvalid),
        .O(\pipe_16_22_reg[0][21]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pipe_16_22[0][22]_i_1 
       (.I0(\pipe_16_22_reg_n_0_[0][22] ),
        .I1(audiostreamvalid),
        .O(\pipe_16_22_reg[0][22]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pipe_16_22[0][23]_i_1 
       (.I0(\pipe_16_22_reg_n_0_[0][23] ),
        .I1(audiostreamvalid),
        .O(\pipe_16_22_reg[0][23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \pipe_16_22[0][24]_i_2 
       (.I0(\pipe_16_22_reg_n_0_[0][24] ),
        .I1(audiostreamvalid),
        .O(\pipe_16_22_reg[0][24]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \pipe_16_22[0][4]_i_1 
       (.I0(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][5]_i_1 
       (.I0(\pipe_20_22_reg[0] [5]),
        .I1(btaudio[0]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][6]_i_1 
       (.I0(\pipe_20_22_reg[0] [6]),
        .I1(btaudio[1]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][7]_i_1 
       (.I0(\pipe_20_22_reg[0] [7]),
        .I1(btaudio[2]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][8]_i_1 
       (.I0(\pipe_20_22_reg[0] [8]),
        .I1(btaudio[3]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \pipe_16_22[0][9]_i_1 
       (.I0(\pipe_20_22_reg[0] [9]),
        .I1(btaudio[4]),
        .I2(\latency_pipe_5_26_reg[0][0]_0 ),
        .O(\pipe_16_22[0][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0] [0]),
        .Q(\pipe_16_22_reg[0][0]_0 ),
        .R(\pipe_16_22[0][4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][10]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][11]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][12]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][13]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][14]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][15]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][16]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][17]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][18]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][19]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0] [1]),
        .Q(\pipe_16_22_reg[0][1]_0 ),
        .R(\pipe_16_22[0][4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0][20] ),
        .Q(\pipe_16_22_reg_n_0_[0][20] ),
        .S(\latency_pipe_5_26_reg[0][0] ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0][21] ),
        .Q(\pipe_16_22_reg_n_0_[0][21] ),
        .S(\latency_pipe_5_26_reg[0][0] ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0][22] ),
        .Q(\pipe_16_22_reg_n_0_[0][22] ),
        .S(\latency_pipe_5_26_reg[0][0] ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0][23] ),
        .Q(\pipe_16_22_reg_n_0_[0][23] ),
        .S(\latency_pipe_5_26_reg[0][0] ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0][24] ),
        .Q(\pipe_16_22_reg_n_0_[0][24] ),
        .S(\latency_pipe_5_26_reg[0][0] ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0] [2]),
        .Q(\pipe_16_22_reg[0][2]_0 ),
        .R(\pipe_16_22[0][4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0] [3]),
        .Q(\pipe_16_22_reg[0][3]_0 ),
        .R(\pipe_16_22[0][4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22_reg[0] [4]),
        .Q(\pipe_16_22_reg[0][4]_0 ),
        .R(\pipe_16_22[0][4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][5]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][6]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][7]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][8]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_16_22[0][9]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_51cbab73f4" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_mux_51cbab73f4
   (Q,
    agcvalue,
    data5,
    data0,
    \pipe_16_22_reg[0][19] ,
    \pipe_16_22_reg[0][23] ,
    \pipe_16_22_reg[0][22] ,
    \pipe_16_22_reg[0][21] ,
    \pipe_16_22_reg[0][20] ,
    data150,
    clk);
  output [15:0]Q;
  input [3:0]agcvalue;
  input [15:0]data5;
  input [0:0]data0;
  input [2:0]\pipe_16_22_reg[0][19] ;
  input \pipe_16_22_reg[0][23] ;
  input \pipe_16_22_reg[0][22] ;
  input \pipe_16_22_reg[0][21] ;
  input \pipe_16_22_reg[0][20] ;
  input data150;
  input clk;

  wire [15:0]Q;
  wire [3:0]agcvalue;
  wire clk;
  wire [0:0]data0;
  wire data150;
  wire [15:0]data5;
  wire [2:0]\pipe_16_22_reg[0][19] ;
  wire \pipe_16_22_reg[0][20] ;
  wire \pipe_16_22_reg[0][21] ;
  wire \pipe_16_22_reg[0][22] ;
  wire \pipe_16_22_reg[0][23] ;
  wire \pipe_44_22[0][10]_i_2_n_0 ;
  wire \pipe_44_22[0][11]_i_2_n_0 ;
  wire \pipe_44_22[0][12]_i_2_n_0 ;
  wire \pipe_44_22[0][12]_i_3_n_0 ;
  wire \pipe_44_22[0][12]_i_4_n_0 ;
  wire \pipe_44_22[0][12]_i_5_n_0 ;
  wire \pipe_44_22[0][13]_i_2_n_0 ;
  wire \pipe_44_22[0][13]_i_3_n_0 ;
  wire \pipe_44_22[0][13]_i_4_n_0 ;
  wire \pipe_44_22[0][13]_i_5_n_0 ;
  wire \pipe_44_22[0][14]_i_2_n_0 ;
  wire \pipe_44_22[0][14]_i_3_n_0 ;
  wire \pipe_44_22[0][14]_i_4_n_0 ;
  wire \pipe_44_22[0][14]_i_5_n_0 ;
  wire \pipe_44_22[0][15]_i_2_n_0 ;
  wire \pipe_44_22[0][15]_i_3_n_0 ;
  wire \pipe_44_22[0][15]_i_4_n_0 ;
  wire \pipe_44_22[0][15]_i_5_n_0 ;
  wire \pipe_44_22[0][1]_i_2_n_0 ;
  wire \pipe_44_22[0][2]_i_2_n_0 ;
  wire \pipe_44_22[0][3]_i_2_n_0 ;
  wire \pipe_44_22[0][4]_i_2_n_0 ;
  wire \pipe_44_22[0][5]_i_2_n_0 ;
  wire \pipe_44_22[0][6]_i_2_n_0 ;
  wire \pipe_44_22[0][7]_i_2_n_0 ;
  wire \pipe_44_22[0][8]_i_2_n_0 ;
  wire \pipe_44_22[0][9]_i_2_n_0 ;
  wire [15:0]unregy_join_6_1__0;

  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pipe_44_22[0][0]_i_1 
       (.I0(\pipe_44_22[0][12]_i_5_n_0 ),
        .I1(\pipe_44_22[0][8]_i_2_n_0 ),
        .I2(agcvalue[3]),
        .I3(agcvalue[2]),
        .I4(\pipe_44_22[0][4]_i_2_n_0 ),
        .O(unregy_join_6_1__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][10]_i_1 
       (.I0(\pipe_44_22[0][14]_i_3_n_0 ),
        .I1(\pipe_44_22[0][14]_i_4_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][14]_i_5_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][10]_i_2_n_0 ),
        .O(unregy_join_6_1__0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][10]_i_2 
       (.I0(data5[8]),
        .I1(data5[7]),
        .I2(agcvalue[1]),
        .I3(data5[6]),
        .I4(agcvalue[0]),
        .I5(data5[5]),
        .O(\pipe_44_22[0][10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][11]_i_1 
       (.I0(\pipe_44_22[0][15]_i_3_n_0 ),
        .I1(\pipe_44_22[0][15]_i_4_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][15]_i_5_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][11]_i_2_n_0 ),
        .O(unregy_join_6_1__0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][11]_i_2 
       (.I0(data5[9]),
        .I1(data5[8]),
        .I2(agcvalue[1]),
        .I3(data5[7]),
        .I4(agcvalue[0]),
        .I5(data5[6]),
        .O(\pipe_44_22[0][11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][12]_i_1 
       (.I0(\pipe_44_22[0][12]_i_2_n_0 ),
        .I1(\pipe_44_22[0][12]_i_3_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][12]_i_4_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][12]_i_5_n_0 ),
        .O(unregy_join_6_1__0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][12]_i_2 
       (.I0(\pipe_16_22_reg[0][23] ),
        .I1(\pipe_16_22_reg[0][22] ),
        .I2(agcvalue[1]),
        .I3(\pipe_16_22_reg[0][21] ),
        .I4(agcvalue[0]),
        .I5(\pipe_16_22_reg[0][20] ),
        .O(\pipe_44_22[0][12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][12]_i_3 
       (.I0(\pipe_16_22_reg[0][19] [2]),
        .I1(\pipe_16_22_reg[0][19] [1]),
        .I2(agcvalue[1]),
        .I3(\pipe_16_22_reg[0][19] [0]),
        .I4(agcvalue[0]),
        .I5(data5[15]),
        .O(\pipe_44_22[0][12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][12]_i_4 
       (.I0(data5[14]),
        .I1(data5[13]),
        .I2(agcvalue[1]),
        .I3(data5[12]),
        .I4(agcvalue[0]),
        .I5(data5[11]),
        .O(\pipe_44_22[0][12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][12]_i_5 
       (.I0(data5[10]),
        .I1(data5[9]),
        .I2(agcvalue[1]),
        .I3(data5[8]),
        .I4(agcvalue[0]),
        .I5(data5[7]),
        .O(\pipe_44_22[0][12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][13]_i_1 
       (.I0(\pipe_44_22[0][13]_i_2_n_0 ),
        .I1(\pipe_44_22[0][13]_i_3_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][13]_i_4_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][13]_i_5_n_0 ),
        .O(unregy_join_6_1__0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][13]_i_2 
       (.I0(data150),
        .I1(\pipe_16_22_reg[0][23] ),
        .I2(agcvalue[1]),
        .I3(\pipe_16_22_reg[0][22] ),
        .I4(agcvalue[0]),
        .I5(\pipe_16_22_reg[0][21] ),
        .O(\pipe_44_22[0][13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][13]_i_3 
       (.I0(\pipe_16_22_reg[0][20] ),
        .I1(\pipe_16_22_reg[0][19] [2]),
        .I2(agcvalue[1]),
        .I3(\pipe_16_22_reg[0][19] [1]),
        .I4(agcvalue[0]),
        .I5(\pipe_16_22_reg[0][19] [0]),
        .O(\pipe_44_22[0][13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][13]_i_4 
       (.I0(data5[15]),
        .I1(data5[14]),
        .I2(agcvalue[1]),
        .I3(data5[13]),
        .I4(agcvalue[0]),
        .I5(data5[12]),
        .O(\pipe_44_22[0][13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][13]_i_5 
       (.I0(data5[11]),
        .I1(data5[10]),
        .I2(agcvalue[1]),
        .I3(data5[9]),
        .I4(agcvalue[0]),
        .I5(data5[8]),
        .O(\pipe_44_22[0][13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][14]_i_1 
       (.I0(\pipe_44_22[0][14]_i_2_n_0 ),
        .I1(\pipe_44_22[0][14]_i_3_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][14]_i_4_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][14]_i_5_n_0 ),
        .O(unregy_join_6_1__0[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pipe_44_22[0][14]_i_2 
       (.I0(data150),
        .I1(agcvalue[1]),
        .I2(\pipe_16_22_reg[0][23] ),
        .I3(agcvalue[0]),
        .I4(\pipe_16_22_reg[0][22] ),
        .O(\pipe_44_22[0][14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][14]_i_3 
       (.I0(\pipe_16_22_reg[0][21] ),
        .I1(\pipe_16_22_reg[0][20] ),
        .I2(agcvalue[1]),
        .I3(\pipe_16_22_reg[0][19] [2]),
        .I4(agcvalue[0]),
        .I5(\pipe_16_22_reg[0][19] [1]),
        .O(\pipe_44_22[0][14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][14]_i_4 
       (.I0(\pipe_16_22_reg[0][19] [0]),
        .I1(data5[15]),
        .I2(agcvalue[1]),
        .I3(data5[14]),
        .I4(agcvalue[0]),
        .I5(data5[13]),
        .O(\pipe_44_22[0][14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][14]_i_5 
       (.I0(data5[12]),
        .I1(data5[11]),
        .I2(agcvalue[1]),
        .I3(data5[10]),
        .I4(agcvalue[0]),
        .I5(data5[9]),
        .O(\pipe_44_22[0][14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][15]_i_1 
       (.I0(\pipe_44_22[0][15]_i_2_n_0 ),
        .I1(\pipe_44_22[0][15]_i_3_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][15]_i_4_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][15]_i_5_n_0 ),
        .O(unregy_join_6_1__0[15]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \pipe_44_22[0][15]_i_2 
       (.I0(agcvalue[1]),
        .I1(data150),
        .I2(agcvalue[0]),
        .I3(\pipe_16_22_reg[0][23] ),
        .O(\pipe_44_22[0][15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][15]_i_3 
       (.I0(\pipe_16_22_reg[0][22] ),
        .I1(\pipe_16_22_reg[0][21] ),
        .I2(agcvalue[1]),
        .I3(\pipe_16_22_reg[0][20] ),
        .I4(agcvalue[0]),
        .I5(\pipe_16_22_reg[0][19] [2]),
        .O(\pipe_44_22[0][15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][15]_i_4 
       (.I0(\pipe_16_22_reg[0][19] [1]),
        .I1(\pipe_16_22_reg[0][19] [0]),
        .I2(agcvalue[1]),
        .I3(data5[15]),
        .I4(agcvalue[0]),
        .I5(data5[14]),
        .O(\pipe_44_22[0][15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][15]_i_5 
       (.I0(data5[13]),
        .I1(data5[12]),
        .I2(agcvalue[1]),
        .I3(data5[11]),
        .I4(agcvalue[0]),
        .I5(data5[10]),
        .O(\pipe_44_22[0][15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][1]_i_1 
       (.I0(\pipe_44_22[0][13]_i_5_n_0 ),
        .I1(\pipe_44_22[0][9]_i_2_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][5]_i_2_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][1]_i_2_n_0 ),
        .O(unregy_join_6_1__0[1]));
  LUT3 #(
    .INIT(8'h80)) 
    \pipe_44_22[0][1]_i_2 
       (.I0(agcvalue[1]),
        .I1(data0),
        .I2(agcvalue[0]),
        .O(\pipe_44_22[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][2]_i_1 
       (.I0(\pipe_44_22[0][14]_i_5_n_0 ),
        .I1(\pipe_44_22[0][10]_i_2_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][6]_i_2_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][2]_i_2_n_0 ),
        .O(unregy_join_6_1__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \pipe_44_22[0][2]_i_2 
       (.I0(agcvalue[1]),
        .I1(data0),
        .I2(agcvalue[0]),
        .I3(data5[0]),
        .O(\pipe_44_22[0][2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][3]_i_1 
       (.I0(\pipe_44_22[0][15]_i_5_n_0 ),
        .I1(\pipe_44_22[0][11]_i_2_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][7]_i_2_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][3]_i_2_n_0 ),
        .O(unregy_join_6_1__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pipe_44_22[0][3]_i_2 
       (.I0(data5[1]),
        .I1(data5[0]),
        .I2(agcvalue[1]),
        .I3(agcvalue[0]),
        .I4(data0),
        .O(\pipe_44_22[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][4]_i_1 
       (.I0(\pipe_44_22[0][12]_i_4_n_0 ),
        .I1(\pipe_44_22[0][12]_i_5_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][8]_i_2_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][4]_i_2_n_0 ),
        .O(unregy_join_6_1__0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][4]_i_2 
       (.I0(data5[2]),
        .I1(data5[1]),
        .I2(agcvalue[1]),
        .I3(data5[0]),
        .I4(agcvalue[0]),
        .I5(data0),
        .O(\pipe_44_22[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][5]_i_1 
       (.I0(\pipe_44_22[0][13]_i_4_n_0 ),
        .I1(\pipe_44_22[0][13]_i_5_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][9]_i_2_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][5]_i_2_n_0 ),
        .O(unregy_join_6_1__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][5]_i_2 
       (.I0(data5[3]),
        .I1(data5[2]),
        .I2(agcvalue[1]),
        .I3(data5[1]),
        .I4(agcvalue[0]),
        .I5(data5[0]),
        .O(\pipe_44_22[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][6]_i_1 
       (.I0(\pipe_44_22[0][14]_i_4_n_0 ),
        .I1(\pipe_44_22[0][14]_i_5_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][10]_i_2_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][6]_i_2_n_0 ),
        .O(unregy_join_6_1__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][6]_i_2 
       (.I0(data5[4]),
        .I1(data5[3]),
        .I2(agcvalue[1]),
        .I3(data5[2]),
        .I4(agcvalue[0]),
        .I5(data5[1]),
        .O(\pipe_44_22[0][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][7]_i_1 
       (.I0(\pipe_44_22[0][15]_i_4_n_0 ),
        .I1(\pipe_44_22[0][15]_i_5_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][11]_i_2_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][7]_i_2_n_0 ),
        .O(unregy_join_6_1__0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][7]_i_2 
       (.I0(data5[5]),
        .I1(data5[4]),
        .I2(agcvalue[1]),
        .I3(data5[3]),
        .I4(agcvalue[0]),
        .I5(data5[2]),
        .O(\pipe_44_22[0][7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][8]_i_1 
       (.I0(\pipe_44_22[0][12]_i_3_n_0 ),
        .I1(\pipe_44_22[0][12]_i_4_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][12]_i_5_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][8]_i_2_n_0 ),
        .O(unregy_join_6_1__0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][8]_i_2 
       (.I0(data5[6]),
        .I1(data5[5]),
        .I2(agcvalue[1]),
        .I3(data5[4]),
        .I4(agcvalue[0]),
        .I5(data5[3]),
        .O(\pipe_44_22[0][8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][9]_i_1 
       (.I0(\pipe_44_22[0][13]_i_3_n_0 ),
        .I1(\pipe_44_22[0][13]_i_4_n_0 ),
        .I2(agcvalue[3]),
        .I3(\pipe_44_22[0][13]_i_5_n_0 ),
        .I4(agcvalue[2]),
        .I5(\pipe_44_22[0][9]_i_2_n_0 ),
        .O(unregy_join_6_1__0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_44_22[0][9]_i_2 
       (.I0(data5[7]),
        .I1(data5[6]),
        .I2(agcvalue[1]),
        .I3(data5[5]),
        .I4(agcvalue[0]),
        .I5(data5[4]),
        .O(\pipe_44_22[0][9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_44_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(unregy_join_6_1__0[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_58fb6be996" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_mux_58fb6be996
   (\inferred_dsp.reg_mult.m_reg_reg ,
    S,
    o,
    qspo,
    \fd_prim_array[17].bit_is_0.fdre_comp ,
    Q,
    clk);
  output [17:0]\inferred_dsp.reg_mult.m_reg_reg ;
  input [17:0]S;
  input [17:0]o;
  input [1:0]qspo;
  input [17:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  input [15:0]Q;
  input clk;

  wire [15:0]Q;
  wire [17:0]S;
  wire clk;
  wire [17:0]\fd_prim_array[17].bit_is_0.fdre_comp ;
  wire [17:0]\inferred_dsp.reg_mult.m_reg_reg ;
  wire [17:0]o;
  wire \pipe_20_22[0][0]_i_1_n_0 ;
  wire \pipe_20_22[0][10]_i_1_n_0 ;
  wire \pipe_20_22[0][11]_i_1_n_0 ;
  wire \pipe_20_22[0][12]_i_1_n_0 ;
  wire \pipe_20_22[0][13]_i_1_n_0 ;
  wire \pipe_20_22[0][14]_i_1_n_0 ;
  wire \pipe_20_22[0][15]_i_1_n_0 ;
  wire \pipe_20_22[0][16]_i_1_n_0 ;
  wire \pipe_20_22[0][17]_i_1_n_0 ;
  wire \pipe_20_22[0][1]_i_1_n_0 ;
  wire \pipe_20_22[0][2]_i_1_n_0 ;
  wire \pipe_20_22[0][3]_i_1_n_0 ;
  wire \pipe_20_22[0][4]_i_1_n_0 ;
  wire \pipe_20_22[0][5]_i_1_n_0 ;
  wire \pipe_20_22[0][6]_i_1_n_0 ;
  wire \pipe_20_22[0][7]_i_1_n_0 ;
  wire \pipe_20_22[0][8]_i_1_n_0 ;
  wire \pipe_20_22[0][9]_i_1_n_0 ;
  wire [1:0]qspo;

  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pipe_20_22[0][0]_i_1 
       (.I0(S[0]),
        .I1(o[0]),
        .I2(qspo[0]),
        .I3(qspo[1]),
        .I4(\fd_prim_array[17].bit_is_0.fdre_comp [0]),
        .O(\pipe_20_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][10]_i_1 
       (.I0(S[10]),
        .I1(o[10]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [10]),
        .I4(qspo[1]),
        .I5(Q[8]),
        .O(\pipe_20_22[0][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][11]_i_1 
       (.I0(S[11]),
        .I1(o[11]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [11]),
        .I4(qspo[1]),
        .I5(Q[9]),
        .O(\pipe_20_22[0][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][12]_i_1 
       (.I0(S[12]),
        .I1(o[12]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [12]),
        .I4(qspo[1]),
        .I5(Q[10]),
        .O(\pipe_20_22[0][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][13]_i_1 
       (.I0(S[13]),
        .I1(o[13]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [13]),
        .I4(qspo[1]),
        .I5(Q[11]),
        .O(\pipe_20_22[0][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][14]_i_1 
       (.I0(S[14]),
        .I1(o[14]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [14]),
        .I4(qspo[1]),
        .I5(Q[12]),
        .O(\pipe_20_22[0][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][15]_i_1 
       (.I0(S[15]),
        .I1(o[15]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [15]),
        .I4(qspo[1]),
        .I5(Q[13]),
        .O(\pipe_20_22[0][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][16]_i_1 
       (.I0(S[16]),
        .I1(o[16]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [16]),
        .I4(qspo[1]),
        .I5(Q[14]),
        .O(\pipe_20_22[0][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][17]_i_1 
       (.I0(S[17]),
        .I1(o[17]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [17]),
        .I4(qspo[1]),
        .I5(Q[15]),
        .O(\pipe_20_22[0][17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \pipe_20_22[0][1]_i_1 
       (.I0(S[1]),
        .I1(o[1]),
        .I2(qspo[0]),
        .I3(qspo[1]),
        .I4(\fd_prim_array[17].bit_is_0.fdre_comp [1]),
        .O(\pipe_20_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][2]_i_1 
       (.I0(S[2]),
        .I1(o[2]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [2]),
        .I4(qspo[1]),
        .I5(Q[0]),
        .O(\pipe_20_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][3]_i_1 
       (.I0(S[3]),
        .I1(o[3]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [3]),
        .I4(qspo[1]),
        .I5(Q[1]),
        .O(\pipe_20_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][4]_i_1 
       (.I0(S[4]),
        .I1(o[4]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [4]),
        .I4(qspo[1]),
        .I5(Q[2]),
        .O(\pipe_20_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][5]_i_1 
       (.I0(S[5]),
        .I1(o[5]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [5]),
        .I4(qspo[1]),
        .I5(Q[3]),
        .O(\pipe_20_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][6]_i_1 
       (.I0(S[6]),
        .I1(o[6]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [6]),
        .I4(qspo[1]),
        .I5(Q[4]),
        .O(\pipe_20_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][7]_i_1 
       (.I0(S[7]),
        .I1(o[7]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [7]),
        .I4(qspo[1]),
        .I5(Q[5]),
        .O(\pipe_20_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][8]_i_1 
       (.I0(S[8]),
        .I1(o[8]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [8]),
        .I4(qspo[1]),
        .I5(Q[6]),
        .O(\pipe_20_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][9]_i_1 
       (.I0(S[9]),
        .I1(o[9]),
        .I2(qspo[0]),
        .I3(\fd_prim_array[17].bit_is_0.fdre_comp [9]),
        .I4(qspo[1]),
        .I5(Q[7]),
        .O(\pipe_20_22[0][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][0]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][10]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][11]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][12]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][13]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][14]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][15]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][16]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][17]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][1]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][2]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][3]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][4]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][5]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][6]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][7]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][8]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][9]_i_1_n_0 ),
        .Q(\inferred_dsp.reg_mult.m_reg_reg [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_5ff663aadf" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_mux_5ff663aadf
   (Q,
    D,
    clk);
  output [15:0]Q;
  input [15:0]D;
  input clk;

  wire [15:0]D;
  wire [15:0]Q;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_97355f4bd1" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_mux_97355f4bd1
   (filterredsignal,
    clk,
    o,
    inputsignalselect,
    douta);
  output [17:0]filterredsignal;
  input clk;
  input [17:0]o;
  input [1:0]inputsignalselect;
  input [15:0]douta;

  wire clk;
  wire [15:0]douta;
  wire [17:0]filterredsignal;
  wire [1:0]inputsignalselect;
  wire [17:0]o;
  wire \pipe_20_22[0][0]_i_1_n_0 ;
  wire \pipe_20_22[0][10]_i_1_n_0 ;
  wire \pipe_20_22[0][11]_i_1_n_0 ;
  wire \pipe_20_22[0][12]_i_1_n_0 ;
  wire \pipe_20_22[0][13]_i_1_n_0 ;
  wire \pipe_20_22[0][14]_i_1_n_0 ;
  wire \pipe_20_22[0][15]_i_1_n_0 ;
  wire \pipe_20_22[0][16]_i_1_n_0 ;
  wire \pipe_20_22[0][17]_i_1_n_0 ;
  wire \pipe_20_22[0][17]_i_2_n_0 ;
  wire \pipe_20_22[0][1]_i_1_n_0 ;
  wire \pipe_20_22[0][2]_i_1_n_0 ;
  wire \pipe_20_22[0][3]_i_1_n_0 ;
  wire \pipe_20_22[0][4]_i_1_n_0 ;
  wire \pipe_20_22[0][5]_i_1_n_0 ;
  wire \pipe_20_22[0][6]_i_1_n_0 ;
  wire \pipe_20_22[0][7]_i_1_n_0 ;
  wire \pipe_20_22[0][8]_i_1_n_0 ;
  wire \pipe_20_22[0][9]_i_1_n_0 ;

  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][0]_i_1 
       (.I0(douta[0]),
        .I1(o[0]),
        .I2(douta[2]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[1]),
        .O(\pipe_20_22[0][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][10]_i_1 
       (.I0(douta[10]),
        .I1(o[10]),
        .I2(douta[12]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[11]),
        .O(\pipe_20_22[0][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][11]_i_1 
       (.I0(douta[11]),
        .I1(o[11]),
        .I2(douta[13]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[12]),
        .O(\pipe_20_22[0][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][12]_i_1 
       (.I0(douta[12]),
        .I1(o[12]),
        .I2(douta[14]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[13]),
        .O(\pipe_20_22[0][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][13]_i_1 
       (.I0(douta[13]),
        .I1(o[13]),
        .I2(douta[15]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[14]),
        .O(\pipe_20_22[0][13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0E02)) 
    \pipe_20_22[0][14]_i_1 
       (.I0(o[14]),
        .I1(inputsignalselect[0]),
        .I2(inputsignalselect[1]),
        .I3(douta[14]),
        .O(\pipe_20_22[0][14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0E02)) 
    \pipe_20_22[0][15]_i_1 
       (.I0(o[15]),
        .I1(inputsignalselect[0]),
        .I2(inputsignalselect[1]),
        .I3(douta[15]),
        .O(\pipe_20_22[0][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \pipe_20_22[0][16]_i_1 
       (.I0(o[16]),
        .I1(inputsignalselect[0]),
        .I2(inputsignalselect[1]),
        .I3(douta[15]),
        .O(\pipe_20_22[0][16]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pipe_20_22[0][17]_i_1 
       (.I0(inputsignalselect[1]),
        .I1(douta[15]),
        .O(\pipe_20_22[0][17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0E02)) 
    \pipe_20_22[0][17]_i_2 
       (.I0(o[17]),
        .I1(inputsignalselect[0]),
        .I2(inputsignalselect[1]),
        .I3(douta[15]),
        .O(\pipe_20_22[0][17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][1]_i_1 
       (.I0(douta[1]),
        .I1(o[1]),
        .I2(douta[3]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[2]),
        .O(\pipe_20_22[0][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][2]_i_1 
       (.I0(douta[2]),
        .I1(o[2]),
        .I2(douta[4]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[3]),
        .O(\pipe_20_22[0][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][3]_i_1 
       (.I0(douta[3]),
        .I1(o[3]),
        .I2(douta[5]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[4]),
        .O(\pipe_20_22[0][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][4]_i_1 
       (.I0(douta[4]),
        .I1(o[4]),
        .I2(douta[6]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[5]),
        .O(\pipe_20_22[0][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][5]_i_1 
       (.I0(douta[5]),
        .I1(o[5]),
        .I2(douta[7]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[6]),
        .O(\pipe_20_22[0][5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][6]_i_1 
       (.I0(douta[6]),
        .I1(o[6]),
        .I2(douta[8]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[7]),
        .O(\pipe_20_22[0][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][7]_i_1 
       (.I0(douta[7]),
        .I1(o[7]),
        .I2(douta[9]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[8]),
        .O(\pipe_20_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][8]_i_1 
       (.I0(douta[8]),
        .I1(o[8]),
        .I2(douta[10]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[9]),
        .O(\pipe_20_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \pipe_20_22[0][9]_i_1 
       (.I0(douta[9]),
        .I1(o[9]),
        .I2(douta[11]),
        .I3(inputsignalselect[0]),
        .I4(inputsignalselect[1]),
        .I5(douta[10]),
        .O(\pipe_20_22[0][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][0]_i_1_n_0 ),
        .Q(filterredsignal[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][10]_i_1_n_0 ),
        .Q(filterredsignal[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][11]_i_1_n_0 ),
        .Q(filterredsignal[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][12]_i_1_n_0 ),
        .Q(filterredsignal[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][13]_i_1_n_0 ),
        .Q(filterredsignal[13]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][14]_i_1_n_0 ),
        .Q(filterredsignal[14]),
        .S(\pipe_20_22[0][17]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][15]_i_1_n_0 ),
        .Q(filterredsignal[15]),
        .S(\pipe_20_22[0][17]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][16]_i_1_n_0 ),
        .Q(filterredsignal[16]),
        .S(\pipe_20_22[0][17]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][17]_i_2_n_0 ),
        .Q(filterredsignal[17]),
        .S(\pipe_20_22[0][17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][1]_i_1_n_0 ),
        .Q(filterredsignal[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][2]_i_1_n_0 ),
        .Q(filterredsignal[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][3]_i_1_n_0 ),
        .Q(filterredsignal[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][4]_i_1_n_0 ),
        .Q(filterredsignal[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][5]_i_1_n_0 ),
        .Q(filterredsignal[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][6]_i_1_n_0 ),
        .Q(filterredsignal[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][7]_i_1_n_0 ),
        .Q(filterredsignal[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][8]_i_1_n_0 ),
        .Q(filterredsignal[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][9]_i_1_n_0 ),
        .Q(filterredsignal[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_a111c33481" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_mux_a111c33481
   (Q,
    D,
    clk);
  output [8:0]Q;
  input [8:0]D;
  input clk;

  wire [8:0]D;
  wire [8:0]Q;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_16_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_abe5b40344" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_mux_abe5b40344
   (\pipe_16_22_reg[0][24] ,
    \pipe_20_22_reg[0] ,
    \pipe_16_22_reg[0][23] ,
    \pipe_16_22_reg[0][22] ,
    \pipe_16_22_reg[0][21] ,
    \pipe_16_22_reg[0][20] ,
    inputsignalselect,
    \latency_pipe_5_26_reg[0] ,
    clk,
    out1,
    douta);
  output \pipe_16_22_reg[0][24] ;
  output [24:0]\pipe_20_22_reg[0] ;
  output \pipe_16_22_reg[0][23] ;
  output \pipe_16_22_reg[0][22] ;
  output \pipe_16_22_reg[0][21] ;
  output \pipe_16_22_reg[0][20] ;
  input [1:0]inputsignalselect;
  input \latency_pipe_5_26_reg[0] ;
  input clk;
  input [24:0]out1;
  input [15:0]douta;

  wire clk;
  wire [15:0]douta;
  wire [1:0]inputsignalselect;
  wire \latency_pipe_5_26_reg[0] ;
  wire [24:0]out1;
  wire \pipe_16_22_reg[0][20] ;
  wire \pipe_16_22_reg[0][21] ;
  wire \pipe_16_22_reg[0][22] ;
  wire \pipe_16_22_reg[0][23] ;
  wire \pipe_16_22_reg[0][24] ;
  wire \pipe_20_22[0][10]_i_1_n_0 ;
  wire \pipe_20_22[0][11]_i_1_n_0 ;
  wire \pipe_20_22[0][12]_i_1_n_0 ;
  wire \pipe_20_22[0][13]_i_1_n_0 ;
  wire \pipe_20_22[0][14]_i_1_n_0 ;
  wire \pipe_20_22[0][15]_i_1_n_0 ;
  wire \pipe_20_22[0][16]_i_1_n_0 ;
  wire \pipe_20_22[0][17]_i_1_n_0 ;
  wire \pipe_20_22[0][18]_i_1_n_0 ;
  wire \pipe_20_22[0][19]_i_1_n_0 ;
  wire \pipe_20_22[0][20]_i_1_n_0 ;
  wire \pipe_20_22[0][21]_i_1_n_0 ;
  wire \pipe_20_22[0][22]_i_1_n_0 ;
  wire \pipe_20_22[0][23]_i_1_n_0 ;
  wire \pipe_20_22[0][24]_i_1_n_0 ;
  wire \pipe_20_22[0][5]_i_1_n_0 ;
  wire \pipe_20_22[0][6]_i_1_n_0 ;
  wire \pipe_20_22[0][7]_i_1_n_0 ;
  wire \pipe_20_22[0][8]_i_1_n_0 ;
  wire \pipe_20_22[0][9]_i_1_n_0 ;
  wire [24:0]\pipe_20_22_reg[0] ;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pipe_16_22[0][20]_i_1__0 
       (.I0(\pipe_20_22_reg[0] [20]),
        .I1(\latency_pipe_5_26_reg[0] ),
        .O(\pipe_16_22_reg[0][20] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pipe_16_22[0][21]_i_1__0 
       (.I0(\pipe_20_22_reg[0] [21]),
        .I1(\latency_pipe_5_26_reg[0] ),
        .O(\pipe_16_22_reg[0][21] ));
  LUT2 #(
    .INIT(4'h8)) 
    \pipe_16_22[0][22]_i_1__0 
       (.I0(\pipe_20_22_reg[0] [22]),
        .I1(\latency_pipe_5_26_reg[0] ),
        .O(\pipe_16_22_reg[0][22] ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pipe_16_22[0][23]_i_1__0 
       (.I0(\pipe_20_22_reg[0] [23]),
        .I1(\latency_pipe_5_26_reg[0] ),
        .O(\pipe_16_22_reg[0][23] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \pipe_16_22[0][24]_i_2__0 
       (.I0(\pipe_20_22_reg[0] [24]),
        .I1(\latency_pipe_5_26_reg[0] ),
        .O(\pipe_16_22_reg[0][24] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][10]_i_1 
       (.I0(douta[2]),
        .I1(douta[4]),
        .I2(inputsignalselect[0]),
        .I3(douta[3]),
        .I4(inputsignalselect[1]),
        .I5(out1[10]),
        .O(\pipe_20_22[0][10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][11]_i_1 
       (.I0(douta[3]),
        .I1(douta[5]),
        .I2(inputsignalselect[0]),
        .I3(douta[4]),
        .I4(inputsignalselect[1]),
        .I5(out1[11]),
        .O(\pipe_20_22[0][11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][12]_i_1 
       (.I0(douta[4]),
        .I1(douta[6]),
        .I2(inputsignalselect[0]),
        .I3(douta[5]),
        .I4(inputsignalselect[1]),
        .I5(out1[12]),
        .O(\pipe_20_22[0][12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][13]_i_1 
       (.I0(douta[5]),
        .I1(douta[7]),
        .I2(inputsignalselect[0]),
        .I3(douta[6]),
        .I4(inputsignalselect[1]),
        .I5(out1[13]),
        .O(\pipe_20_22[0][13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][14]_i_1 
       (.I0(douta[6]),
        .I1(douta[8]),
        .I2(inputsignalselect[0]),
        .I3(douta[7]),
        .I4(inputsignalselect[1]),
        .I5(out1[14]),
        .O(\pipe_20_22[0][14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][15]_i_1 
       (.I0(douta[7]),
        .I1(douta[9]),
        .I2(inputsignalselect[0]),
        .I3(douta[8]),
        .I4(inputsignalselect[1]),
        .I5(out1[15]),
        .O(\pipe_20_22[0][15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][16]_i_1 
       (.I0(douta[8]),
        .I1(douta[10]),
        .I2(inputsignalselect[0]),
        .I3(douta[9]),
        .I4(inputsignalselect[1]),
        .I5(out1[16]),
        .O(\pipe_20_22[0][16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][17]_i_1 
       (.I0(douta[9]),
        .I1(douta[11]),
        .I2(inputsignalselect[0]),
        .I3(douta[10]),
        .I4(inputsignalselect[1]),
        .I5(out1[17]),
        .O(\pipe_20_22[0][17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][18]_i_1 
       (.I0(douta[10]),
        .I1(douta[12]),
        .I2(inputsignalselect[0]),
        .I3(douta[11]),
        .I4(inputsignalselect[1]),
        .I5(out1[18]),
        .O(\pipe_20_22[0][18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][19]_i_1 
       (.I0(douta[11]),
        .I1(douta[13]),
        .I2(inputsignalselect[0]),
        .I3(douta[12]),
        .I4(inputsignalselect[1]),
        .I5(out1[19]),
        .O(\pipe_20_22[0][19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][20]_i_1 
       (.I0(douta[12]),
        .I1(douta[14]),
        .I2(inputsignalselect[0]),
        .I3(douta[13]),
        .I4(inputsignalselect[1]),
        .I5(out1[20]),
        .O(\pipe_20_22[0][20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][21]_i_1 
       (.I0(douta[13]),
        .I1(douta[15]),
        .I2(inputsignalselect[0]),
        .I3(douta[14]),
        .I4(inputsignalselect[1]),
        .I5(out1[21]),
        .O(\pipe_20_22[0][21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8F3B8C0)) 
    \pipe_20_22[0][22]_i_1 
       (.I0(douta[14]),
        .I1(inputsignalselect[0]),
        .I2(douta[15]),
        .I3(inputsignalselect[1]),
        .I4(out1[22]),
        .O(\pipe_20_22[0][22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \pipe_20_22[0][23]_i_1 
       (.I0(inputsignalselect[0]),
        .I1(douta[15]),
        .I2(inputsignalselect[1]),
        .I3(out1[23]),
        .O(\pipe_20_22[0][23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \pipe_20_22[0][24]_i_1 
       (.I0(inputsignalselect[0]),
        .I1(douta[15]),
        .I2(inputsignalselect[1]),
        .I3(out1[24]),
        .O(\pipe_20_22[0][24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pipe_20_22[0][5]_i_1 
       (.I0(inputsignalselect[1]),
        .I1(inputsignalselect[0]),
        .O(\pipe_20_22[0][5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \pipe_20_22[0][6]_i_1 
       (.I0(out1[6]),
        .I1(inputsignalselect[0]),
        .I2(douta[0]),
        .I3(inputsignalselect[1]),
        .O(\pipe_20_22[0][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \pipe_20_22[0][7]_i_1 
       (.I0(douta[1]),
        .I1(inputsignalselect[0]),
        .I2(douta[0]),
        .I3(inputsignalselect[1]),
        .I4(out1[7]),
        .O(\pipe_20_22[0][7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][8]_i_1 
       (.I0(douta[0]),
        .I1(douta[2]),
        .I2(inputsignalselect[0]),
        .I3(douta[1]),
        .I4(inputsignalselect[1]),
        .I5(out1[8]),
        .O(\pipe_20_22[0][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \pipe_20_22[0][9]_i_1 
       (.I0(douta[1]),
        .I1(douta[3]),
        .I2(inputsignalselect[0]),
        .I3(douta[2]),
        .I4(inputsignalselect[1]),
        .I5(out1[9]),
        .O(\pipe_20_22[0][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(out1[0]),
        .Q(\pipe_20_22_reg[0] [0]),
        .R(\pipe_20_22[0][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][10]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][11]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][12]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][13]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][14]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][15]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][16]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][17]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][18]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][19]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(out1[1]),
        .Q(\pipe_20_22_reg[0] [1]),
        .R(\pipe_20_22[0][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][20]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][21]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][22]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][23]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][24]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(out1[2]),
        .Q(\pipe_20_22_reg[0] [2]),
        .R(\pipe_20_22[0][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(out1[3]),
        .Q(\pipe_20_22_reg[0] [3]),
        .R(\pipe_20_22[0][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(out1[4]),
        .Q(\pipe_20_22_reg[0] [4]),
        .R(\pipe_20_22[0][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(out1[5]),
        .Q(\pipe_20_22_reg[0] [5]),
        .R(\pipe_20_22[0][5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][6]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][7]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][8]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][9]_i_1_n_0 ),
        .Q(\pipe_20_22_reg[0] [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_d6a7a9af27" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_mux_d6a7a9af27
   (audiomonitorstream,
    clk,
    o,
    Q,
    selectmonitorstream,
    \pipe_20_22_reg[0] );
  output [15:0]audiomonitorstream;
  input clk;
  input [15:0]o;
  input [15:0]Q;
  input [1:0]selectmonitorstream;
  input [15:0]\pipe_20_22_reg[0] ;

  wire [15:0]Q;
  wire [15:0]audiomonitorstream;
  wire clk;
  wire [15:0]o;
  wire \pipe_20_22[0][0]_i_1_n_0 ;
  wire \pipe_20_22[0][10]_i_1_n_0 ;
  wire \pipe_20_22[0][11]_i_1_n_0 ;
  wire \pipe_20_22[0][12]_i_1_n_0 ;
  wire \pipe_20_22[0][13]_i_1_n_0 ;
  wire \pipe_20_22[0][14]_i_1_n_0 ;
  wire \pipe_20_22[0][15]_i_1_n_0 ;
  wire \pipe_20_22[0][1]_i_1_n_0 ;
  wire \pipe_20_22[0][2]_i_1_n_0 ;
  wire \pipe_20_22[0][3]_i_1_n_0 ;
  wire \pipe_20_22[0][4]_i_1_n_0 ;
  wire \pipe_20_22[0][5]_i_1_n_0 ;
  wire \pipe_20_22[0][6]_i_1_n_0 ;
  wire \pipe_20_22[0][7]_i_1_n_0 ;
  wire \pipe_20_22[0][8]_i_1_n_0 ;
  wire \pipe_20_22[0][9]_i_1_n_0 ;
  wire [15:0]\pipe_20_22_reg[0] ;
  wire [1:0]selectmonitorstream;

  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][0]_i_1 
       (.I0(o[0]),
        .I1(Q[0]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [0]),
        .O(\pipe_20_22[0][0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][10]_i_1 
       (.I0(o[10]),
        .I1(Q[10]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [10]),
        .O(\pipe_20_22[0][10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][11]_i_1 
       (.I0(o[11]),
        .I1(Q[11]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [11]),
        .O(\pipe_20_22[0][11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][12]_i_1 
       (.I0(o[12]),
        .I1(Q[12]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [12]),
        .O(\pipe_20_22[0][12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][13]_i_1 
       (.I0(o[13]),
        .I1(Q[13]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [13]),
        .O(\pipe_20_22[0][13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][14]_i_1 
       (.I0(o[14]),
        .I1(Q[14]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [14]),
        .O(\pipe_20_22[0][14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][15]_i_1 
       (.I0(o[15]),
        .I1(Q[15]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [15]),
        .O(\pipe_20_22[0][15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][1]_i_1 
       (.I0(o[1]),
        .I1(Q[1]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [1]),
        .O(\pipe_20_22[0][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][2]_i_1 
       (.I0(o[2]),
        .I1(Q[2]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [2]),
        .O(\pipe_20_22[0][2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][3]_i_1 
       (.I0(o[3]),
        .I1(Q[3]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [3]),
        .O(\pipe_20_22[0][3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][4]_i_1 
       (.I0(o[4]),
        .I1(Q[4]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [4]),
        .O(\pipe_20_22[0][4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][5]_i_1 
       (.I0(o[5]),
        .I1(Q[5]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [5]),
        .O(\pipe_20_22[0][5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][6]_i_1 
       (.I0(o[6]),
        .I1(Q[6]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [6]),
        .O(\pipe_20_22[0][6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][7]_i_1 
       (.I0(o[7]),
        .I1(Q[7]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [7]),
        .O(\pipe_20_22[0][7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][8]_i_1 
       (.I0(o[8]),
        .I1(Q[8]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [8]),
        .O(\pipe_20_22[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCFCAC0CA)) 
    \pipe_20_22[0][9]_i_1 
       (.I0(o[9]),
        .I1(Q[9]),
        .I2(selectmonitorstream[0]),
        .I3(selectmonitorstream[1]),
        .I4(\pipe_20_22_reg[0] [9]),
        .O(\pipe_20_22[0][9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][0]_i_1_n_0 ),
        .Q(audiomonitorstream[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][10]_i_1_n_0 ),
        .Q(audiomonitorstream[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][11]_i_1_n_0 ),
        .Q(audiomonitorstream[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][12]_i_1_n_0 ),
        .Q(audiomonitorstream[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][13]_i_1_n_0 ),
        .Q(audiomonitorstream[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][14]_i_1_n_0 ),
        .Q(audiomonitorstream[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][15]_i_1_n_0 ),
        .Q(audiomonitorstream[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][1]_i_1_n_0 ),
        .Q(audiomonitorstream[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][2]_i_1_n_0 ),
        .Q(audiomonitorstream[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][3]_i_1_n_0 ),
        .Q(audiomonitorstream[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][4]_i_1_n_0 ),
        .Q(audiomonitorstream[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][5]_i_1_n_0 ),
        .Q(audiomonitorstream[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][6]_i_1_n_0 ),
        .Q(audiomonitorstream[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][7]_i_1_n_0 ),
        .Q(audiomonitorstream[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][8]_i_1_n_0 ),
        .Q(audiomonitorstream[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_20_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\pipe_20_22[0][9]_i_1_n_0 ),
        .Q(audiomonitorstream[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_eafcf3d881" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_mux_eafcf3d881
   (addra,
    S,
    Q,
    register2_q_net);
  output [7:0]addra;
  input [7:0]S;
  input [7:0]Q;
  input register2_q_net;

  wire [7:0]Q;
  wire [7:0]S;
  wire [7:0]addra;
  wire register2_q_net;

  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_1 
       (.I0(S[7]),
        .I1(Q[7]),
        .I2(register2_q_net),
        .O(addra[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_2 
       (.I0(S[6]),
        .I1(Q[6]),
        .I2(register2_q_net),
        .O(addra[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_3 
       (.I0(S[5]),
        .I1(Q[5]),
        .I2(register2_q_net),
        .O(addra[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_4 
       (.I0(S[4]),
        .I1(Q[4]),
        .I2(register2_q_net),
        .O(addra[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_5 
       (.I0(S[3]),
        .I1(Q[3]),
        .I2(register2_q_net),
        .O(addra[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_6 
       (.I0(S[2]),
        .I1(Q[2]),
        .I2(register2_q_net),
        .O(addra[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_7 
       (.I0(S[1]),
        .I1(Q[1]),
        .I2(register2_q_net),
        .O(addra[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \comp0.core_instance0_i_8 
       (.I0(S[0]),
        .I1(Q[0]),
        .I2(register2_q_net),
        .O(addra[0]));
endmodule

(* ORIG_REF_NAME = "sysgen_mux_ee9f110cde" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_mux_ee9f110cde
   (Q,
    D,
    clk);
  output [24:0]Q;
  input [24:0]D;
  input clk;

  wire [24:0]D;
  wire [24:0]Q;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pipe_28_22_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_76a291a9bc" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_relational_76a291a9bc
   (relational_op_net,
    Q,
    clk);
  output relational_op_net;
  input [4:0]Q;
  input clk;

  wire [4:0]Q;
  wire clk;
  wire relational_op_net;
  wire result_12_3_rel__0;

  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(result_12_3_rel__0),
        .Q(relational_op_net),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    result_12_3_rel
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(result_12_3_rel__0));
endmodule

(* ORIG_REF_NAME = "sysgen_relational_9ff7dff7d3" *) 
module minized_petalinux_minized_demodulate_0_0_sysgen_relational_9ff7dff7d3
   (\reg_array[0].fde_used.u2 ,
    CE,
    D,
    \i_no_async_controls.output_reg[5] ,
    clk,
    o,
    \qspo_int_reg[0] ,
    \reg_array[0].fde_used.u2_0 ,
    \accum_reg_39_23_reg[3] ,
    \accum_reg_39_23_reg[7] ,
    \accum_reg_39_23_reg[11] ,
    \accum_reg_39_23_reg[15] ,
    \accum_reg_39_23_reg[19] ,
    \accum_reg_39_23_reg[23] ,
    \accum_reg_39_23_reg[24] );
  output \reg_array[0].fde_used.u2 ;
  output CE;
  output [24:0]D;
  input \i_no_async_controls.output_reg[5] ;
  input clk;
  input [17:0]o;
  input [0:0]\qspo_int_reg[0] ;
  input \reg_array[0].fde_used.u2_0 ;
  input [3:0]\accum_reg_39_23_reg[3] ;
  input [3:0]\accum_reg_39_23_reg[7] ;
  input [3:0]\accum_reg_39_23_reg[11] ;
  input [3:0]\accum_reg_39_23_reg[15] ;
  input [3:0]\accum_reg_39_23_reg[19] ;
  input [3:0]\accum_reg_39_23_reg[23] ;
  input [0:0]\accum_reg_39_23_reg[24] ;

  wire CE;
  wire [24:0]D;
  wire \accum_reg_39_23[11]_i_2_n_0 ;
  wire \accum_reg_39_23[11]_i_3_n_0 ;
  wire \accum_reg_39_23[11]_i_4_n_0 ;
  wire \accum_reg_39_23[11]_i_5_n_0 ;
  wire \accum_reg_39_23[15]_i_2_n_0 ;
  wire \accum_reg_39_23[15]_i_3_n_0 ;
  wire \accum_reg_39_23[15]_i_4_n_0 ;
  wire \accum_reg_39_23[15]_i_5_n_0 ;
  wire \accum_reg_39_23[19]_i_2_n_0 ;
  wire \accum_reg_39_23[19]_i_3_n_0 ;
  wire \accum_reg_39_23[19]_i_4_n_0 ;
  wire \accum_reg_39_23[19]_i_5_n_0 ;
  wire \accum_reg_39_23[23]_i_2_n_0 ;
  wire \accum_reg_39_23[23]_i_3_n_0 ;
  wire \accum_reg_39_23[23]_i_4_n_0 ;
  wire \accum_reg_39_23[23]_i_5_n_0 ;
  wire \accum_reg_39_23[3]_i_2_n_0 ;
  wire \accum_reg_39_23[3]_i_3_n_0 ;
  wire \accum_reg_39_23[3]_i_4_n_0 ;
  wire \accum_reg_39_23[3]_i_5_n_0 ;
  wire \accum_reg_39_23[7]_i_2_n_0 ;
  wire \accum_reg_39_23[7]_i_3_n_0 ;
  wire \accum_reg_39_23[7]_i_4_n_0 ;
  wire \accum_reg_39_23[7]_i_5_n_0 ;
  wire [3:0]\accum_reg_39_23_reg[11] ;
  wire \accum_reg_39_23_reg[11]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[11]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[11]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[11]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[15] ;
  wire \accum_reg_39_23_reg[15]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[15]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[15]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[15]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[19] ;
  wire \accum_reg_39_23_reg[19]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[19]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[19]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[19]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[23] ;
  wire \accum_reg_39_23_reg[23]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[23]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[23]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[23]_i_1_n_3 ;
  wire [0:0]\accum_reg_39_23_reg[24] ;
  wire [3:0]\accum_reg_39_23_reg[3] ;
  wire \accum_reg_39_23_reg[3]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[3]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[3]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[3]_i_1_n_3 ;
  wire [3:0]\accum_reg_39_23_reg[7] ;
  wire \accum_reg_39_23_reg[7]_i_1_n_0 ;
  wire \accum_reg_39_23_reg[7]_i_1_n_1 ;
  wire \accum_reg_39_23_reg[7]_i_1_n_2 ;
  wire \accum_reg_39_23_reg[7]_i_1_n_3 ;
  wire clk;
  wire \i_no_async_controls.output_reg[5] ;
  wire [17:0]o;
  wire [0:0]\qspo_int_reg[0] ;
  wire \reg_array[0].fde_used.u2 ;
  wire \reg_array[0].fde_used.u2_0 ;
  wire [3:0]\NLW_accum_reg_39_23_reg[24]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_accum_reg_39_23_reg[24]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[11]_i_2 
       (.I0(o[11]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[11]_i_3 
       (.I0(o[10]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[11]_i_4 
       (.I0(o[9]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[11]_i_5 
       (.I0(o[8]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[15]_i_2 
       (.I0(o[15]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[15]_i_3 
       (.I0(o[14]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[15]_i_4 
       (.I0(o[13]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[15]_i_5 
       (.I0(o[12]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[19]_i_2 
       (.I0(o[17]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[19]_i_3 
       (.I0(o[17]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[19]_i_4 
       (.I0(o[17]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[19]_i_5 
       (.I0(o[16]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[23]_i_2 
       (.I0(o[17]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[23]_i_3 
       (.I0(o[17]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[23]_i_4 
       (.I0(o[17]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[23]_i_5 
       (.I0(o[17]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[3]_i_2 
       (.I0(o[3]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[3]_i_3 
       (.I0(o[2]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[3]_i_4 
       (.I0(o[1]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[3]_i_5 
       (.I0(o[0]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[7]_i_2 
       (.I0(o[7]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[7]_i_3 
       (.I0(o[6]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[7]_i_4 
       (.I0(o[5]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \accum_reg_39_23[7]_i_5 
       (.I0(o[4]),
        .I1(\qspo_int_reg[0] ),
        .I2(\reg_array[0].fde_used.u2 ),
        .I3(\reg_array[0].fde_used.u2_0 ),
        .O(\accum_reg_39_23[7]_i_5_n_0 ));
  CARRY4 \accum_reg_39_23_reg[11]_i_1 
       (.CI(\accum_reg_39_23_reg[7]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[11]_i_1_n_0 ,\accum_reg_39_23_reg[11]_i_1_n_1 ,\accum_reg_39_23_reg[11]_i_1_n_2 ,\accum_reg_39_23_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23[11]_i_2_n_0 ,\accum_reg_39_23[11]_i_3_n_0 ,\accum_reg_39_23[11]_i_4_n_0 ,\accum_reg_39_23[11]_i_5_n_0 }),
        .O(D[11:8]),
        .S(\accum_reg_39_23_reg[11] ));
  CARRY4 \accum_reg_39_23_reg[15]_i_1 
       (.CI(\accum_reg_39_23_reg[11]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[15]_i_1_n_0 ,\accum_reg_39_23_reg[15]_i_1_n_1 ,\accum_reg_39_23_reg[15]_i_1_n_2 ,\accum_reg_39_23_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23[15]_i_2_n_0 ,\accum_reg_39_23[15]_i_3_n_0 ,\accum_reg_39_23[15]_i_4_n_0 ,\accum_reg_39_23[15]_i_5_n_0 }),
        .O(D[15:12]),
        .S(\accum_reg_39_23_reg[15] ));
  CARRY4 \accum_reg_39_23_reg[19]_i_1 
       (.CI(\accum_reg_39_23_reg[15]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[19]_i_1_n_0 ,\accum_reg_39_23_reg[19]_i_1_n_1 ,\accum_reg_39_23_reg[19]_i_1_n_2 ,\accum_reg_39_23_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23[19]_i_2_n_0 ,\accum_reg_39_23[19]_i_3_n_0 ,\accum_reg_39_23[19]_i_4_n_0 ,\accum_reg_39_23[19]_i_5_n_0 }),
        .O(D[19:16]),
        .S(\accum_reg_39_23_reg[19] ));
  CARRY4 \accum_reg_39_23_reg[23]_i_1 
       (.CI(\accum_reg_39_23_reg[19]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[23]_i_1_n_0 ,\accum_reg_39_23_reg[23]_i_1_n_1 ,\accum_reg_39_23_reg[23]_i_1_n_2 ,\accum_reg_39_23_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23[23]_i_2_n_0 ,\accum_reg_39_23[23]_i_3_n_0 ,\accum_reg_39_23[23]_i_4_n_0 ,\accum_reg_39_23[23]_i_5_n_0 }),
        .O(D[23:20]),
        .S(\accum_reg_39_23_reg[23] ));
  CARRY4 \accum_reg_39_23_reg[24]_i_2 
       (.CI(\accum_reg_39_23_reg[23]_i_1_n_0 ),
        .CO(\NLW_accum_reg_39_23_reg[24]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_accum_reg_39_23_reg[24]_i_2_O_UNCONNECTED [3:1],D[24]}),
        .S({1'b0,1'b0,1'b0,\accum_reg_39_23_reg[24] }));
  CARRY4 \accum_reg_39_23_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\accum_reg_39_23_reg[3]_i_1_n_0 ,\accum_reg_39_23_reg[3]_i_1_n_1 ,\accum_reg_39_23_reg[3]_i_1_n_2 ,\accum_reg_39_23_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23[3]_i_2_n_0 ,\accum_reg_39_23[3]_i_3_n_0 ,\accum_reg_39_23[3]_i_4_n_0 ,\accum_reg_39_23[3]_i_5_n_0 }),
        .O(D[3:0]),
        .S(\accum_reg_39_23_reg[3] ));
  CARRY4 \accum_reg_39_23_reg[7]_i_1 
       (.CI(\accum_reg_39_23_reg[3]_i_1_n_0 ),
        .CO({\accum_reg_39_23_reg[7]_i_1_n_0 ,\accum_reg_39_23_reg[7]_i_1_n_1 ,\accum_reg_39_23_reg[7]_i_1_n_2 ,\accum_reg_39_23_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_reg_39_23[7]_i_2_n_0 ,\accum_reg_39_23[7]_i_3_n_0 ,\accum_reg_39_23[7]_i_4_n_0 ,\accum_reg_39_23[7]_i_5_n_0 }),
        .O(D[7:4]),
        .S(\accum_reg_39_23_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_37_22_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\i_no_async_controls.output_reg[5] ),
        .Q(\reg_array[0].fde_used.u2 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \reg_array[0].fde_used.u2_i_1__2 
       (.I0(\reg_array[0].fde_used.u2 ),
        .I1(\reg_array[0].fde_used.u2_0 ),
        .O(CE));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module minized_petalinux_minized_demodulate_0_0_bindec
   (ena_array,
    addra,
    ena);
  output [1:0]ena_array;
  input [0:0]addra;
  input ena;

  wire [0:0]addra;
  wire ena;
  wire [1:0]ena_array;

  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra),
        .I1(ena),
        .O(ena_array[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(ena),
        .I1(addra),
        .O(ena_array[0]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr
   (douta,
    doutb,
    clka,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input clka;
  input ena;
  input enb;
  input [9:0]addra;
  input [9:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized0
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [24:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [24:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [24:0]dina;
  wire [24:0]douta;
  wire ena;
  wire [0:0]wea;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[8:0]),
        .douta(douta[8:0]),
        .ena(ena),
        .wea(wea));
  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized1 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[17:9]),
        .douta(douta[17:9]),
        .ena(ena),
        .wea(wea));
  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized2 \ramloop[2].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[24:18]),
        .douta(douta[24:18]),
        .ena(ena),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized1
   (douta,
    clka,
    ena,
    addra);
  output [17:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [17:0]douta;
  wire ena;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized3 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized2
   (douta,
    addra,
    ena,
    clka);
  output [15:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [15:0]douta;
  wire [31:0]douta_array;
  wire ena;
  wire [1:0]ena_array;

  minized_petalinux_minized_demodulate_0_0_bindec \bindec_a.bindec_inst_a 
       (.addra(addra[12]),
        .ena(ena),
        .ena_array(ena_array));
  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_mux \has_mux_a.A 
       (.addra(addra[12]),
        .clka(clka),
        .douta(douta),
        .douta_array(douta_array),
        .ena(ena));
  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized4 \ramloop[0].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[8:0]),
        .ena_array(ena_array[0]));
  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized5 \ramloop[1].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[24:16]),
        .ena_array(ena_array[1]));
  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized6 \ramloop[2].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[15:9]),
        .ena_array(ena_array[0]));
  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized7 \ramloop[3].ram.r 
       (.addra(addra[11:0]),
        .clka(clka),
        .douta_array(douta_array[31:25]),
        .ena_array(ena_array[1]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_mux
   (douta,
    douta_array,
    addra,
    ena,
    clka);
  output [15:0]douta;
  input [31:0]douta_array;
  input [0:0]addra;
  input ena;
  input clka;

  wire [0:0]addra;
  wire clka;
  wire [15:0]douta;
  wire [31:0]douta_array;
  wire ena;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ;
  wire sel_pipe;

  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[0]_INST_0 
       (.I0(douta_array[16]),
        .I1(sel_pipe),
        .I2(douta_array[0]),
        .O(douta[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[10]_INST_0 
       (.I0(douta_array[26]),
        .I1(sel_pipe),
        .I2(douta_array[10]),
        .O(douta[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[11]_INST_0 
       (.I0(douta_array[27]),
        .I1(sel_pipe),
        .I2(douta_array[11]),
        .O(douta[11]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[12]_INST_0 
       (.I0(douta_array[28]),
        .I1(sel_pipe),
        .I2(douta_array[12]),
        .O(douta[12]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[13]_INST_0 
       (.I0(douta_array[29]),
        .I1(sel_pipe),
        .I2(douta_array[13]),
        .O(douta[13]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[14]_INST_0 
       (.I0(douta_array[30]),
        .I1(sel_pipe),
        .I2(douta_array[14]),
        .O(douta[14]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[15]_INST_0 
       (.I0(douta_array[31]),
        .I1(sel_pipe),
        .I2(douta_array[15]),
        .O(douta[15]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[1]_INST_0 
       (.I0(douta_array[17]),
        .I1(sel_pipe),
        .I2(douta_array[1]),
        .O(douta[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[2]_INST_0 
       (.I0(douta_array[18]),
        .I1(sel_pipe),
        .I2(douta_array[2]),
        .O(douta[2]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[3]_INST_0 
       (.I0(douta_array[19]),
        .I1(sel_pipe),
        .I2(douta_array[3]),
        .O(douta[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[4]_INST_0 
       (.I0(douta_array[20]),
        .I1(sel_pipe),
        .I2(douta_array[4]),
        .O(douta[4]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[5]_INST_0 
       (.I0(douta_array[21]),
        .I1(sel_pipe),
        .I2(douta_array[5]),
        .O(douta[5]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[6]_INST_0 
       (.I0(douta_array[22]),
        .I1(sel_pipe),
        .I2(douta_array[6]),
        .O(douta[6]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[7]_INST_0 
       (.I0(douta_array[23]),
        .I1(sel_pipe),
        .I2(douta_array[7]),
        .O(douta[7]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[8]_INST_0 
       (.I0(douta_array[24]),
        .I1(sel_pipe),
        .I2(douta_array[8]),
        .O(douta[8]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \douta[9]_INST_0 
       (.I0(douta_array[25]),
        .I1(sel_pipe),
        .I2(douta_array[9]),
        .O(douta[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(addra),
        .I1(ena),
        .I2(sel_pipe),
        .O(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0 ),
        .Q(sel_pipe),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width
   (douta,
    doutb,
    clka,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input clka;
  input ena;
  input enb;
  input [9:0]addra;
  input [9:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire ena;
  wire [0:0]wea;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized1
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire ena;
  wire [0:0]wea;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized1 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized2
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [6:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [6:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [6:0]dina;
  wire [6:0]douta;
  wire ena;
  wire [0:0]wea;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized2 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized3
   (douta,
    clka,
    ena,
    addra);
  output [17:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [17:0]douta;
  wire ena;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized3 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized4
   (douta_array,
    clka,
    ena_array,
    addra);
  output [8:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [8:0]douta_array;
  wire [0:0]ena_array;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized4 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized5
   (douta_array,
    clka,
    ena_array,
    addra);
  output [8:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [8:0]douta_array;
  wire [0:0]ena_array;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized5 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized6
   (douta_array,
    clka,
    ena_array,
    addra);
  output [6:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [6:0]douta_array;
  wire [0:0]ena_array;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized6 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_width__parameterized7
   (douta_array,
    clka,
    ena_array,
    addra);
  output [6:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [6:0]douta_array;
  wire [0:0]ena_array;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized7 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta_array(douta_array),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init
   (douta,
    doutb,
    clka,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input clka;
  input ena;
  input enb;
  input [9:0]addra;
  input [9:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_35 ;
  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0004000500050005000500050005000500050005000500050005000500050005),
    .INIT_21(256'hFFFEFFFFFFFF0000000000010001000200020002000300030003000400040004),
    .INIT_22(256'hFFF3FFF3FFF4FFF5FFF5FFF6FFF7FFF8FFF8FFF9FFFAFFFBFFFBFFFCFFFDFFFD),
    .INIT_23(256'hFFEDFFEDFFECFFEDFFEDFFEDFFEDFFEEFFEEFFEEFFEFFFEFFFF0FFF1FFF1FFF2),
    .INIT_24(256'hFFFAFFF9FFF7FFF6FFF5FFF4FFF2FFF1FFF0FFF0FFEFFFEEFFEEFFEDFFEDFFED),
    .INIT_25(256'h00170015001300120010000E000C000A00080006000500030001FFFFFFFDFFFC),
    .INIT_26(256'h0022002300220023002200220022002100200020001F001E001C001B001A0018),
    .INIT_27(256'hFFEF002D00190026001C001F001A001E001C0020001F00210021002200220023),
    .INIT_28(256'hF55DF57BF622F760F91BFB3CFDBE00A3037705F207D4089008680985086F01D6),
    .INIT_29(256'h040C03CD036802DB022201400035FF0AFDC4FC6EFB11F9BAF875F753F661F5B3),
    .INIT_2A(256'h00D70124017201C20211025D02A702ED032F036D03A603D9040304220431042C),
    .INIT_2B(256'hFF72FF6BFF62FF5AFF54FF50FF50FF55FF61FF73FF8DFFB0FFDC0010004C008F),
    .INIT_2C(256'hFF9DFF94FF8CFF86FF82FF80FF7FFF80FF81FF83FF84FF85FF84FF82FF7FFF79),
    .INIT_2D(256'h00410040003D00390032002A002000150009FFFCFFEEFFDFFFD1FFC2FFB5FFA8),
    .INIT_2E(256'hFFEBFFF0FFF5FFFB00010008000F0017001E0025002C00320038003C003F0041),
    .INIT_2F(256'h00050001FFFEFFFAFFF6FFF2FFEFFFEBFFE8FFE6FFE4FFE3FFE3FFE4FFE6FFE8),
    .INIT_30(256'hFFF90007FFF90007FFF90007FFF90007FFF90007FFFA0006FFFA0006FFFA0006),
    .INIT_31(256'hFFF80008FFF80008FFF80008FFF80008FFF80008FFF90008FFF90007FFF90007),
    .INIT_32(256'hFFF6000AFFF6000AFFF6000AFFF70009FFF70009FFF70009FFF70009FFF80009),
    .INIT_33(256'hFFF3000DFFF4000CFFF4000CFFF4000CFFF5000BFFF5000BFFF5000BFFF6000A),
    .INIT_34(256'hFFEF0011FFEF0011FFF00010FFF1000FFFF1000FFFF2000EFFF2000EFFF3000D),
    .INIT_35(256'hFFE4001AFFE60019FFE80017FFE90016FFEA0015FFEC0014FFED0013FFEE0012),
    .INIT_36(256'hFFC00036FFCB0031FFD0002AFFD30025FFD60021FFDA001EFFDE001DFFE1001B),
    .INIT_37(256'hF98C032CFE6601CDFF390110FF6E00B5FF920084FFA2005EFFA80045FFB2003B),
    .INIT_38(256'h012C01B20047FE0AFF1C0094FB99F78FFAD801C71C233B31F1C7800035081545),
    .INIT_39(256'h003D002900490005FFFDFFAAFFB8FF95FFEC001D00AD009C0043FF3FFF11FFA3),
    .INIT_3A(256'h0015FFFC001AFFFD0017FFF6000EFFEB0005FFE2FFFEFFDCFFFDFFE0000F0001),
    .INIT_3B(256'h000AFFF40009FFF30009FFF30009FFF2000AFFF2000AFFF1000BFFF2000EFFF7),
    .INIT_3C(256'h0009FFF70009FFF70009FFF7000AFFF8000BFFF8000BFFF8000BFFF7000AFFF5),
    .INIT_3D(256'h0007FFF90007FFF80008FFF80008FFF80008FFF80008FFF80008FFF80009FFF8),
    .INIT_3E(256'h0007FFFA0007FFFA0007FFFA0007FFF90007FFF90007FFF90007FFF90007FFF9),
    .INIT_3F(256'h0006FFFA0006FFFA0006FFFA0006FFFA0006FFFA0006FFFA0006FFFA0006FFFA),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({addrb,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI(dina),
        .DIBDI(dinb),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(douta),
        .DOBDO(doutb),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_n_35 }),
        .ENARDEN(ena),
        .ENBWREN(enb),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({wea,wea}),
        .WEBWE({1'b0,1'b0,web,web}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire ena;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized1
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire ena;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized2
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [6:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [6:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [6:0]dina;
  wire [6:0]douta;
  wire ena;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ,douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized3
   (douta,
    clka,
    ena,
    addra);
  output [17:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [17:0]douta;
  wire ena;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h1415000145040011054105045505550541554154414105411000414500015050),
    .INITP_01(256'hEBEAFFFEBAFBFFEEFABEFAFBAAFAAAFABEAABEABBEBEFABEEFFFBEBAFFFEAFAC),
    .INITP_02(256'h41554154414105411000414500015050EBEAFFFEBAFBFFEEFABEFAFBAAFAAAFA),
    .INITP_03(256'hBEAABEABBEBEFABEEFFFBEBAFFFEAFAC14150001450400110541050455055505),
    .INITP_04(256'h154014144510443AFAFAAFFAAAAAAAAAAABFFFEAAABFFFEAAAABFFFFFFEAAAAA),
    .INITP_05(256'h5414410000511115000050510444511445104441144414540000050411114140),
    .INITP_06(256'h0141444441015555505041111111445104411111145055554144440554144415),
    .INITP_07(256'hAAAAAAFFFFFFFAAAABFFFEAAABFFFEAAAAAAAAAAABFFABEBEB04410441054000),
    .INIT_00(256'h5C15565150724A7A446C3E48381131C92B72250D1F9D192212A10C19068D0000),
    .INIT_01(256'hB0B1AB7FA717A27C9DAF98B193858E2B88A583F57E1D781D72F96DB0674761BD),
    .INIT_02(256'hE99BE761E4E0E118DE0ADBB8D822D449D12FCDD5C93BC563C14EBDFDB972B4AD),
    .INIT_03(256'hFF55FFDFFF1AFE06FDA4FCF4FBF5FAA9F90FF829F6F6F477F2ACF097EE37EC8E),
    .INIT_04(256'hEE37F097F2ACF477F6F6F829F90FFAA9FBF5FCF4FDA4FE06FF1AFFDFFF55FF7D),
    .INIT_05(256'hB972BDFDC14EC563C93BCDD5D12FD449D822DBB8DE0AE118E4E0E761E99BEC8E),
    .INIT_06(256'h67476DB072F9781D7E1D83F588A58E2B938598B19DAFA27CA717AB7FB0B1B4AD),
    .INIT_07(256'h068D0C1912A119221F9D250D2B7231C938113E48446C4A7A507256515C1561BD),
    .INIT_08(256'hA3EBA9AFAF8EB586BB94C1B8C7EFCE37D48EDAF3E063E6DEED5FF3E7F9730000),
    .INIT_09(256'h4F4F548158E95D846251674F6C7B71D5775B7C0B81E387E38D07925098B99E43),
    .INIT_0A(256'h1665189F1B201EE821F6244827DE2BB72ED1322B36C53A9D3EB24203468E4B53),
    .INIT_0B(256'h00AB002100E601FA025C030C040B055706F107D7090A0B890D540F6911C91372),
    .INIT_0C(256'h11C90F690D540B89090A07D706F10557040B030C025C01FA00E6002100AB0083),
    .INIT_0D(256'h468E42033EB23A9D36C5322B2ED12BB727DE244821F61EE81B20189F16651372),
    .INIT_0E(256'h98B992508D0787E381E37C0B775B71D56C7B674F62515D8458E954814F4F4B53),
    .INIT_0F(256'hF973F3E7ED5FE6DEE063DAF3D48ECE37C7EFC1B8BB94B586AF8EA9AFA3EB9E43),
    .INIT_10(256'h11C90F690D540B89090A07D706F10557040B030C025C01FA00E6002100AB0083),
    .INIT_11(256'h468E42033EB23A9D36C5322B2ED12BB727DE244821F61EE81B20189F16651372),
    .INIT_12(256'h98B992508D0787E381E37C0B775B71D56C7B674F62515D8458E954814F4F4B53),
    .INIT_13(256'hF973F3E7ED5FE6DEE063DAF3D48ECE37C7EFC1B8BB94B586AF8EA9AFA3EB9E43),
    .INIT_14(256'h5C15565150724A7A446C3E48381131C92B72250D1F9D192212A10C19068D0000),
    .INIT_15(256'hB0B1AB7FA717A27C9DAF98B193858E2B88A583F57E1D781D72F96DB0674761BD),
    .INIT_16(256'hE99BE761E4E0E118DE0ADBB8D822D449D12FCDD5C93BC563C14EBDFDB972B4AD),
    .INIT_17(256'hFF55FFDFFF1AFE06FDA4FCF4FBF5FAA9F90FF829F6F6F477F2ACF097EE37EC8E),
    .INIT_18(256'hEE37F097F2ACF477F6F6F829F90FFAA9FBF5FCF4FDA4FE06FF1AFFDFFF55FF7D),
    .INIT_19(256'hB972BDFDC14EC563C93BCDD5D12FD449D822DBB8DE0AE118E4E0E761E99BEC8E),
    .INIT_1A(256'h67476DB072F9781D7E1D83F588A58E2B938598B19DAFA27CA717AB7FB0B1B4AD),
    .INIT_1B(256'h068D0C1912A119221F9D250D2B7231C938113E48446C4A7A507256515C1561BD),
    .INIT_1C(256'hA3EBA9AFAF8EB586BB94C1B8C7EFCE37D48EDAF3E063E6DEED5FF3E7F9730000),
    .INIT_1D(256'h4F4F548158E95D846251674F6C7B71D5775B7C0B81E387E38D07925098B99E43),
    .INIT_1E(256'h1665189F1B201EE821F6244827DE2BB72ED1322B36C53A9D3EB24203468E4B53),
    .INIT_1F(256'h00AB002100E601FA025C030C040B055706F107D7090A0B890D540F6911C91372),
    .INIT_20(256'hFEBFFED0FEE0FEEFFEFDFF0BFF19FF26FF32FF3EFF49FF54FF5EFF68FF72FF7B),
    .INIT_21(256'hFE5EFE79FE94FEAEFEC7FEDFFEF7FE0EFE24FE3AFE4FFE64FE77FE8AFE9DFEAE),
    .INIT_22(256'hFD6BFD8CFDADFDCEFDEFFD10FD31FD51FD71FD90FDAFFDCEFDECFE09FE26FE42),
    .INIT_23(256'hFC9CFCB1FCC8FCE0FCF9FC14FC30FC4CFC6AFC88FCA8FCC7FCE7FD08FD29FD4A),
    .INIT_24(256'hFCB3FC96FC7EFC6BFC5BFC50FC48FC43FC42FC45FC4AFC51FC5CFC69FC78FC89),
    .INIT_25(256'hFEA4FE1FFEA1FE2CFDBFFD5AFDFCFDA5FD56FD0CFCCAFC8DFC57FC26FCFAFCD4),
    .INIT_26(256'h055E052C040703EE03E102E102EC020201240151008800CA0016FF6BFFCAFF33),
    .INIT_27(256'h130611E910DC0FDF0EF20E140D460C870BD80A3709A4092108AB074406EA069D),
    .INIT_28(256'h28CC269F25832378227E20961FBF1DFA1C451BA21A10188F171F16C015711433),
    .INIT_29(256'h46974462423C40253E1E3C273A40386936A334ED324730B32F2F2DBD2B5B2A0B),
    .INIT_2A(256'h6BEB68F26603641D61415F6F5CA95AED583E559B5304517A4EFE4C8F4A2E48DB),
    .INIT_2B(256'h948692498F0C8CCE8A928757851F82E97FB77D897A60783C751E730670F56DEC),
    .INIT_2C(256'hBDFBBB22B83CB64CB352B14FAE42AC2EA913A6F1A4C9A19C9F6B9C3699FD97C3),
    .INIT_2D(256'hE040DE7CDCA2DAB2D8ADD694D467D227CFD5CD71CBFCC976C6E0C43CC289BFC9),
    .INIT_2E(256'hF7EEF6D6F5A0F44CF2DBF14DF0A2EEDBEDF9EBFCEAE3E8B1E765E500E383E1ED),
    .INIT_2F(256'hFF96FF81FF4AFFF3FF7AFEE1FE26FE4BFD4FFD32FCF5FB98FB1BFA7FF9C3F8E8),
    .INIT_30(256'hF77CF86DF940FAF3FB87FBFBFC4FFD83FD97FE8AFE5CFF0EFF9FFF0EFF5DFF8A),
    .INIT_31(256'hE042E2E9E478E5EFE74EE993EABEECCFEDC5EFA0F05FF202F389F4F2F53EF66C),
    .INIT_32(256'hBE47C011C2CEC57EC71FC9B0CC32CEA3D002D250D48BD6B3D8C7DAC6DCB0DE84),
    .INIT_33(256'h95E898259A5F9D979FCCA2FCA529A74FAA70AC8AAF9DB1A7B4A8B6A0B98EBB70),
    .INIT_34(256'h6C326E3671427355766F78907BB67DE180118345857C88B58AF18D2E906C92AB),
    .INIT_35(256'h46A048E84B3F4DA54F185199542756C258695B1C5DDB5FA6627B645A67436936),
    .INIT_36(256'h28842AC82C1D2D842FFC3184331E34C83683384F3A2B3C173E13401F423B4466),
    .INIT_37(256'h136D149F15E216351799190E1A941B2B1CD31E8D1F5821342221242025302751),
    .INIT_38(256'h058206C50715077308DE095809DF0A760B1B0CCF0D920E640F4610381139124B),
    .INIT_39(256'hFE9CFF2CFFC6FF69001600CD008E0159012F021002FD02F403F804080424054D),
    .INIT_3A(256'hFC93FCB5FCDDFC09FC3BFC73FCB0FCF4FD3FFD90FDE8FD48FDAFFE1EFE95FE14),
    .INIT_3B(256'hFC78FC65FC54FC45FC38FC2EFC26FC21FC1FFC20FC25FC2DFC39FC49FC5EFC76),
    .INIT_3C(256'hFD4EFD2CFD0BFCE9FCC8FCA8FC87FC68FC49FC2BFC0DFCF1FCD6FCBDFCA4FC8D),
    .INIT_3D(256'hFE4DFE30FE13FDF5FDD7FDB8FD99FD79FD59FD39FD18FDF7FDD5FDB4FD92FD70),
    .INIT_3E(256'hFEB8FEA7FE94FE81FE6EFE5AFE45FE2FFE18FE01FEEAFED1FEB8FE9EFE84FE68),
    .INIT_3F(256'hFF84FF7BFF71FF67FF5DFF52FF47FF3BFF2FFF22FF15FF07FEF8FEE9FEDAFEC9),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({douta[16:9],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP({douta[17],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ena),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized4
   (douta_array,
    clka,
    ena_array,
    addra);
  output [8:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [8:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h5FFFFFFFE96321FFFFFFF54D635BFFFFFD6D84D490DA5BFF82B3FED77FFF7FFF),
    .INITP_01(256'h13F5927FFFFFFF5C7E798FFFFFFFE55FF86BFFFFFFEF9FEB5FFFFFFFE04DEC16),
    .INITP_02(256'hFFFA90FF39BFFFFFFFFF3FFA9BFFFFFFFCCFFC9C3FFFFFFFF13FAFC1FFFFFFF5),
    .INITP_03(256'h1FFF2FFFFFFFFCEEFFF7FFFF55FF3F67FAFBFFE0DFFFDFFFF43FFF93BFEFFFFF),
    .INITP_04(256'hAFB5DFBBEDFDF779EF84BFFF2FBF7FFFFEEEFF39FBFEE9FFDD85DEF77B3FFFEF),
    .INITP_05(256'hFF629FEC45F7DDCFF6BFFDC633F7EF9FFF8DFEB1ECFD4BFFFBBFBDC93DA7FFFA),
    .INITP_06(256'hFFFFFFF2605F27F7EEA7FA5EFD9EABFFDDFFFFD7FFBFFFFDFFFF9C77FA5DFE45),
    .INITP_07(256'hFF3CFFFFFFFD147FE287FFFFFFF76FDF95FFFFFFFE109289FFFFFFDF57FEFFFF),
    .INITP_08(256'hFFF187FFFFFFFFCBBFFF69FFFFFFFE01FFE5D1FFFFFFFA73FF874BFFFFFFF15F),
    .INITP_09(256'h775D7EFFFFF8D45615A3FFFFFFFFFF897F28FBFFFE7FFE7B7FC88BFFF1FFFF3E),
    .INITP_0A(256'hD7ABD7FFDFFFFF6FF66FFFCEC37FFEFFE5C3FFFD6DFFE2367A957EFFFFFFF88F),
    .INITP_0B(256'hCE97E8527853FFE79DFD32FFB9FFFF7F7FB1EBFF977BBEFF5CE30DFF157EF7EF),
    .INITP_0C(256'h2EFFF67775DFFFFFFFFB2BFFEF1BFE7F7E18C5FF81EFFFFFFE57FFFDBFFF3FFF),
    .INITP_0D(256'hED7FFFFC5F8E3FA1FF9EE47F37F39F7FF9BFEFFF493FFFFEBF773D08FC52BFF2),
    .INITP_0E(256'hF17F8A2BFFFFFFFEE7FEAA3FFFFFFEDEFC03F9FFFFFFF8C0DE63FFFFFFFFF7EC),
    .INITP_0F(256'hCFFF06FF69FFFFD47FD81FF64FFFFA5FFE47FFB47FFF83FFEC1FF93CFFFBFFFD),
    .INIT_00(256'h00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_01(256'h0E101010141CFF00FF00FFFF0000FFFFFFFFFFFFFFFFFF00FFFF000208060606),
    .INIT_02(256'h0A0400FF0004000402020C0A0E14121818120C060600FFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFF0200FF00FFFF00020204060A080C04040A0C0C060204060C0A0408),
    .INIT_04(256'h0402FF040404060208020006FF04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02000204060802080402020406),
    .INIT_06(256'h061A2A343E494D4F49473A3C30281E1614140E0404040002FFFFFFFFFFFFFFFF),
    .INIT_07(256'h1C0A04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_08(256'hFFFFFF0834556571797F79592E1A0CFFFFFFFF001E2E415D7D898983756F6341),
    .INIT_09(256'hB5BBB99B876B4712FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0A(256'hFFFFFFFFFFFFFFFFFFFF12496B93A39B978D6126FFFFFFFFFFFFFF0C3A516F93),
    .INIT_0B(256'hFF12364F87B1D6DED6C4AFA15F24FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02436391A1A3A59F71320CFFFFFFFFFF),
    .INIT_0D(256'h10FFFFFFFFFFFF08284787BBDCE6E2E4D4A9653C1AFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_0E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A658BA1AFAFA36D3C),
    .INIT_0F(256'hA1A99D7F4508FFFFFFFFFFFF00224977A7DEE6E4D2C6A7613C1AFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C5F8997),
    .INIT_11(256'hFF1A53778585857B4D18FFFFFFFFFFFFFF284F699FD8F4FFECCCC2AD69240CFF),
    .INIT_12(256'h85591EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_13(256'hFFFFFFFFFFFF3461737B79796B36FFFFFFFFFFFFFFFF244D6FA5DAF8F8E4C6AD),
    .INIT_14(256'hF4E2AD93874DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_15(256'hFFFFFFFFFFFFFFFFFFFF1E4F73776F6B614502FFFFFFFFFFFFFF1E4B6791C8E2),
    .INIT_16(256'h91958F877F6151361A04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_17(256'hFFFFFFFFFFFFFFFFFFFFFFFFFF080E1022282822202020200E0E222E364B6373),
    .INIT_18(256'h574D2202FFFFFFFFFFFFFF00020202FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_19(256'hFFFFFFFF040A1C2020180A02FFFFFFFFFFFFFFFFFFFF0E2E3E4D65777D85776B),
    .INIT_1A(256'h362A18FFFFFFFFFFFFFFFFFFFFFF0E12163A281E1A0EFFFFFFFFFFFFFFFFFFFF),
    .INIT_1B(256'hFFFFFF021A203A3C57574F4B532C2A0A0AFFFFFFFFFFFFFFFFFFFF20303C3038),
    .INIT_1C(256'h24FF45FF24FF04FFFFFFFFFFFFFFFFFF040802474F1E3A5B2416160008FFFFFF),
    .INIT_1D(256'hFFFFFFFFFFFFFF02FF123A2628323222321AFF02FFFFFFFFFFFFFFFFFFFF0AFF),
    .INIT_1E(256'hFFFFFFFFFF22FF1EFFFFFFFFFFFFFFFFFFFFFFFF0AFF3C203A3E3A4926322208),
    .INIT_1F(256'h0C2000FFFFFFFFFFFFFFFFFF0AFF220E183C3A302E1E2EFFFFFFFFFFFFFFFFFF),
    .INIT_20(256'h00FF060EFF10FF1A0018FFFFFFFF06FFFFFFFFFFFFFFFFFFFFFF12042626FF0E),
    .INIT_21(256'hFF1E14362E260C3E3E100404042E0C220A3620260E3A532C2EFF1A1E18FFFF0A),
    .INIT_22(256'h0A32260EFF04FFFFFFFFFFFFFFFFFF04FFFF0A14FF14041AFFFFFFFFFFFF02FF),
    .INIT_23(256'hFFFF0206FFFFFF300E22021C02FF02082AFFFF1E2202121E180CFFFF47002812),
    .INIT_24(256'h140CFF08FF1EFFFFFF20FFFFFFFFFF02040EFFFFFF0AFFFFFFFFFFFFFFFFFFFF),
    .INIT_25(256'hFF12FF0CFFFF02FF0210181C18FF2C200E041A1E0EFF02260606021AFF0E16FF),
    .INIT_26(256'hFF060E181EFF04FFFF02FFFF1EFF1012FF0EFFFF14FFFFFF000212FF0A0410FF),
    .INIT_27(256'hFF08FF180AFFFFFFFF00FFFF08223822061E0C3EFFFFFF26FF04FF321E00FF1E),
    .INIT_28(256'h000412FFFFFF10FFFF00FF2024FFFF1EFFFFFFFFFFFFFFFFFFFFFFFFFF28FF2C),
    .INIT_29(256'hFFFFFFFF0E0CFFFFFF14FFFFFFFF0EFF0E0C26FFFFFF000E16FF040C320404FF),
    .INIT_2A(256'hFF160610FFFF0C1CFFFF0EFF16FF183608FF1810FF10FFFFFF12FFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFF36060216081408FFFF04FFFFFFFFFFFF1A1A18122422322C202816),
    .INIT_2C(256'h20100E060000FFFFFFFFFFFF04FF020E1AFFFF080E12FFFFFF0004FFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFF0402FF0CFF04FF12FFFFFFFF02FFFFFF06FF001AFFFF08280C160E14),
    .INIT_2E(256'h08021804180E00FFFFFFFF0600FFFFFF061E00120EFF00FFFFFF0400FFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFF0EFF20FFFF040C1C1200FF102C06FFFFFFFFFFFFFF04FF120810),
    .INIT_30(256'hFF0E0A0622001A140C120C1AFFFF040EFFFFFFFFFFFFFF08080A00140CFF14FF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFF02FFFF0606141C0E120E04040CFF06FF10FFFFFF),
    .INIT_32(256'hFFFFFFFFFF0EFF020A0006FF120A0606FFFF06FFFFFF06FFFF0AFFFF02020412),
    .INIT_33(256'hFFFF04FFFFFF08FFFFFFFFFFFFFFFFFFFFFFFF0EFF0EFF1E0E0200FF00FFFFFF),
    .INIT_34(256'h0EFFFFFFFFFF04FF06040406FFFF02000204020CFF08FFFFFF0AFFFFFFFF06FF),
    .INIT_35(256'hFFFFFF04FFFFFF000600FF000002FFFFFF0A020AFF04FF0C040A041612FF0608),
    .INIT_36(256'h0C06020C0C080000040A0002FFFF06020400FF04080606020A0E02FF00FFFFFF),
    .INIT_37(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02FFFFFFFFFFFFFFFFFF02080C0A18),
    .INIT_38(256'h0C0208060C0E0E120E12060E060AFF04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_39(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0206FFFF02FF00FFFFFFFF02),
    .INIT_3A(256'hFFFFFFFFFFFF02101820282E3C41494D4F45494338342E20221C10140E0C04FF),
    .INIT_3B(256'h9BA1958365431C06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFF0E262E4953574B41321A08FFFFFFFFFFFF0822536F8B8F),
    .INIT_3D(256'hFF1A366595A9ABB9AF998D612806FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF082A495D5D6F715B412404FFFFFFFFFFFFFF),
    .INIT_3F(256'hFFFFFFFF02124B739DB1B7D0D4BF9D6D472A06FFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A3A45595D636953341A02FFFFFF),
    .INIT_41(256'hFFFFFFFFFFFFFFFF06386981A5A7BFC4C29F795D3614FFFFFFFFFFFFFFFFFFFF),
    .INIT_42(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04222C3C434F4F411C02FF),
    .INIT_43(256'hFFFFFFFFFFFFFFFFFFFF0A2C597B95939FABA1976D492C1EFFFFFFFFFFFFFFFF),
    .INIT_44(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF142C34383838382C0E),
    .INIT_45(256'h2208FFFFFFFFFFFFFFFFFF061232577B897F938D8B75552A1A16FFFFFFFFFFFF),
    .INIT_46(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A122E3C494B453E32),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFF1A3C617D8F87858175593612FFFFFFFFFFFFFFFFFF),
    .INIT_48(256'hFFFFFFFF04180C06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF16345553574B433A24),
    .INIT_49(256'h08FFFFFFFFFFFFFFFFFF1C41678199A1ABA99575573012FFFFFFFFFFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFF0A161A142016FFFFFFFFFFFFFFFFFFFFFFFF06283853636763614726),
    .INIT_4B(256'h04FFFFFFFFFFFFFF0818323C4F6169716B634B4B2E10FFFFFFFFFFFFFFFFFFFF),
    .INIT_4C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0E1620283026281C1A),
    .INIT_4D(256'h2424343A494349473E341E141008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_4E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFF00081C16161C26200E080C0C0600FF040E1A1C),
    .INIT_4F(256'h383A2E26281622020C120C06FF0204FF00FFFFFFFFFFFF10FFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFFFF0AFF0AFFFFFF02FFFF100014122028303E3A3A43),
    .INIT_51(256'h00FFFF0AFF0CFF18FF1008FF04FF10FF08FFFFFFFFFFFF08FFFFFFFFFFFFFFFF),
    .INIT_52(256'h0C06FF08FF0200FFFFFFFFFFFFFFFFFFFF0AFF000C141618181416061402FF00),
    .INIT_53(256'hFFFFFF0810FF00FF1EFF080C2000FF0612FFFFFFFF02FF06FFFFFFFF02FF0CFF),
    .INIT_54(256'h161A2824282C0A06140602FF02FFFFFFFFFFFFFFFF02FF04FF16020AFF120222),
    .INIT_55(256'h02FFFFFF28061A18102A1214061AFFFFFFFFFFFFFFFF06FFFFFF0C14FF120220),
    .INIT_56(256'h1AFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFF0EFFFF12FF0E060002FF20FFFFFFFF),
    .INIT_57(256'h12FF24FF10FFFF360A20FF18FF1812FF06FF04FF00FFFF12FF2AFF1E1E221E02),
    .INIT_58(256'h0408080E10FF00FF0CFFFFFFFFFFFF0CFFFFFFFF28FFFF02FF1AFF14FFFFFFFF),
    .INIT_59(256'h082600FFFFFF0800FFFF0E2C2C08060E5114300CFF26040EFF06060AFF02020A),
    .INIT_5A(256'hFF140C0A04FF1E2210FFFFFF0A00FFFFFF14FF06FFFF161832FF0E0E32FFFFFF),
    .INIT_5B(256'h0CFFFFFFFF06FFFFFF00121618042C0E221AFF18FF18FFFFFFFFFFFF02FFFFFF),
    .INIT_5C(256'hFF04FF0EFF0408FF0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0006FF12FF02FFFF),
    .INIT_5D(256'hFF0000FFFFFF04FFFFFFFFFF0A06040604181206040C0E1006FFFFFF06FFFFFF),
    .INIT_5E(256'h041A0A120A0410040CFF0C060000FF02FFFFFFFFFFFF0AFFFFFFFF0400FFFFFF),
    .INIT_5F(256'hFFFF0004FF0E060812080C02040AFF06FF060208FF00000804FF10FF100C0604),
    .INIT_60(256'hFF04FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_61(256'hFFFFFFFF0202FF0C000E040604FF02FFFFFFFFFFFFFFFFFFFFFFFFFF06060402),
    .INIT_62(256'h06040804040C040AFF06FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_63(256'h00FF02FFFF020208080C0C120E10100C120E0C08040A00FFFFFFFFFFFFFFFFFF),
    .INIT_64(256'hFFFF0204060E0A0A080404060200FFFFFFFFFFFFFFFFFF000002FF02020602FF),
    .INIT_65(256'hFFFFFFFFFFFFFFFFFFFFFFFF06000606080C0604060406FFFFFFFFFFFFFFFFFF),
    .INIT_66(256'h00FFFFFF000200FFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_67(256'h04040200FF02FF00FFFFFFFFFFFFFFFF02FFFFFF0002020000FF020200FFFFFF),
    .INIT_68(256'h06060A060A060804040204020404FF00020002FFFFFFFFFFFFFFFFFF0000FF00),
    .INIT_69(256'hFF04FFFFFFFF06020002020200FF02020000FF02060608020404080402080408),
    .INIT_6A(256'h00060400020000020000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00),
    .INIT_6B(256'hFFFFFFFFFF0008120E08FFFFFFFFFFFFFFFF0610160AFFFFFFFFFFFFFFFFFFFF),
    .INIT_6C(256'h0404060600FFFFFFFFFFFFFF04080E0602000402060A060E04FFFFFFFFFF06FF),
    .INIT_6D(256'h0A02FFFFFFFFFF02FF040006FF0202080E0E0E0400FF04040402FFFFFFFFFFFF),
    .INIT_6E(256'h000200FFFFFFFFFF02040404060602040000FFFFFFFFFFFFFF0002080C080806),
    .INIT_6F(256'hFF02FF00020204FF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02FFFFFF0000),
    .INIT_70(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040202FFFFFF020802060004),
    .INIT_71(256'h2E2E2C2A2622261C14120A0C0804FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040C10161A2020242C2C30),
    .INIT_73(256'hFFFFFFFFFFFF000C243C495D697573736F5F4F432E1800FFFFFFFFFFFFFFFFFF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF061A202E2E302E261E0E08),
    .INIT_75(256'h57574B3414FFFFFFFFFFFFFFFFFFFF203659677D878583716149361AFFFFFFFF),
    .INIT_76(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A36435359),
    .INIT_77(256'h677B7F7B6D59341604FFFFFFFFFFFFFFFF102C617BA1B7BDC2AD8F754F34FFFF),
    .INIT_78(256'h1AFFFFFFFFFFFFFFFFFFFFFFFF000602FFFFFFFFFFFFFFFFFFFFFFFFFF0A3453),
    .INIT_79(256'hFF0E3269839799A185614D16FFFFFFFFFFFFFFFFFF1C5D87B5D6E8E4C8A78161),
    .INIT_7A(256'hAD8B32FFFFFFFFFFFFFFFFFFFFFFFFFF021018201C08FFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'hFFFFFFFFFF1A4B81A9BFBDAD956F32FFFFFFFFFFFFFFFFFF1E4D8FC4EEECDECE),
    .INIT_7C(256'hCAD4E6DAAB5F3606FFFFFFFFFFFFFFFFFFFFFFFFFF1836453C3614FFFFFFFFFF),
    .INIT_7D(256'h0CFFFFFFFFFFFFFFFFFF2C579BB9D6D2B58D5932FFFFFFFFFFFFFFFF084B97C2),
    .INIT_7E(256'h28636B616F85854F2A1E120AFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C2649433020),
    .INIT_7F(256'h1E2628301E0EFFFFFFFFFFFFFFFF063A5D858585797B6318FFFFFFFFFFFFFF06),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta_array[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized5
   (douta_array,
    clka,
    ena_array,
    addra);
  output [8:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [8:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'hFFFFDDFC3BF3DFFFFFEDFFFCFFCCFFFFFE07FDA3FC63FFFFE9BFCADFCDEBFFFF),
    .INITP_01(256'h8FFFFFFFFEFD51F3C7FFFFFEB7CD3F8CFFFFFF9FFF71FFD7FFFFFA1FE90FDBFF),
    .INITP_02(256'hBFCEFFFFFFF99F94FE0DFFFFFFF2FF93F857FFFFFF79EB2FC5FFFFFFFD0FF2BF),
    .INITP_03(256'hFCEFF41FFFFFFE0FFBBFAE7FFFFFE23F26FEA5FFFFFFE4FF73FF47FFFFFF3FE6),
    .INITP_04(256'hB7FC67FCDFFFEFFD87E37FF9BFFF5FFBDFA6FF0AFFFEFFDAFF25FC8BFFF3FF79),
    .INITP_05(256'hFFE6BFE17F31FFFFFFABFEEFFABFFFDFF9CFED3F9C7FFEFFF1FF2FFDF7FFFDFF),
    .INITP_06(256'hDFFFFFC13F85FF59FFFFFC57F3BFFA5FFFFFC97F7FFFFBFFFFFF57F0CFFF7FFF),
    .INITP_07(256'hE52B9FFFFFFC5FFF7FE17FFFFFE77BCFF007FFFFEBFFA9FF94FFFFFE3FF8BFFF),
    .INITP_08(256'hFFFFF7EF593FFFFFFFFE5C4436FFFFFFFEB317603FFFFFFFE436A987FFFFFBFF),
    .INITP_09(256'h3FFFFFFFD5BF45B6FFFFFFF06FF856DFFFFFFFFDF899FFFFFFFFEB1F669AFFFF),
    .INITP_0A(256'hFFFFD7711D3FFFFFFE355D1DFFFFEF7FFA105FFFFFFEBFFB657FFFFFFFF3FE63),
    .INITP_0B(256'h4FFF27FF8FDFEB27F87BFEAEFF85FD283FFFFF7B6BFFFFFDFFFF99726A49FFF7),
    .INITP_0C(256'h8EEDBFF7CFFFAE7FFDFFFDFFFFE00FDBFF46FF8BFF7F07BFFFFD9FFFA0FFFFF0),
    .INITP_0D(256'hFFFFFFFFFFFD1DED10B67ECAFE9B23FFFFFFFEFFE597FFDBFFFE5FFF82CCFF9C),
    .INITP_0E(256'h661F8DFFFAD8DAFFF77FFFF7FFFFFFFE277F5B33327B1FB5BFFB3BFFC3FFAC9F),
    .INITP_0F(256'hFFFFFFFFFFC8B7FEBCFFFF3C1740EBEFDFF159FFFFFFFFFFFFD5AFFFF51F8EB6),
    .INIT_00(256'hFFFF18457F736D7B8777320C0604FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06),
    .INIT_01(256'hFFFFFF0416202C3E433002FFFFFFFFFFFFFF205977818F8993772CFFFFFFFFFF),
    .INIT_02(256'hFFFFFFFFFF123C698573777D7D3C06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_03(256'hFFFFFFFFFFFFFF08203C4555552A0EFFFFFFFFFFFFFF143E5B7D8791915112FF),
    .INIT_04(256'h5F43FFFFFFFFFFFFFF2259796773797D2AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_05(256'hFFFFFFFFFFFFFFFFFFFFFF081E2A556B5B4B1EFFFFFFFFFFFFFF223E677B8995),
    .INIT_06(256'h6579AFA77F38FFFFFFFFFFFF04347F736F7B91631EFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_07(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E36697F7F6B3006FFFFFFFFFFFF2849),
    .INIT_08(256'hFFFF02285F91BDAB7D240800FFFFFFFFFF4B716B7B999B5BFFFFFFFFFFFFFFFF),
    .INIT_09(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF023867858561411EFFFFFFFF),
    .INIT_0A(256'h02FFFFFFFFFF02366D9BD4B3793818FFFFFFFFFFFF36636B8BA3AD3E04FFFFFF),
    .INIT_0B(256'h16FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1861879373472A),
    .INIT_0C(256'h83614B320CFFFFFFFFFF04285FC4D2B775241EFFFFFFFFFF06696585A3E0A930),
    .INIT_0D(256'hC8D88D2C04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2A6781),
    .INIT_0E(256'hFF164F7F673E2A28FFFFFFFFFFFF0C4389CCBD932C1004FFFFFFFFFF385D5783),
    .INIT_0F(256'h675D65ADD4A32A02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_10(256'hFFFFFFFFFF3275775D342818FFFFFFFFFF1A325F99BD9B380E00FFFFFFFFFF32),
    .INIT_11(256'hFFFF497975639DD0AB3AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_12(256'hFFFFFFFFFFFFFFFF245F6B4F221C18FFFFFFFF0022385B87A5993200FFFFFFFF),
    .INIT_13(256'hFFFFFFFFFF558581719FCA8F1CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_14(256'hFFFFFFFFFFFFFFFFFFFFFF265D654B181212FFFFFFFF12324755858B7530FFFF),
    .INIT_15(256'hFFFFFFFFFFFFFF2481A99185ABBF5502FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_16(256'hFFFFFFFFFFFFFFFFFFFFFFFFFF1C456363410806FFFFFFFF02385D6779938541),
    .INIT_17(256'h9F814BFFFFFFFFFFFFFF1C9DAB8B9FC2A73AFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_18(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E385D6B571EFFFFFFFFFFFF1449737F95),
    .INIT_19(256'h818FA3A3650CFFFFFFFFFFFF0267B39B89A7BD6108FFFFFFFFFFFFFFFFFFFFFF),
    .INIT_1A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2E5D6D5B3400FFFFFFFFFFFF366B),
    .INIT_1B(256'h14658FA1B1B39745FFFFFFFFFFFFFF30AFB99395C68B24FFFFFFFFFFFFFFFFFF),
    .INIT_1C(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF041C557F896520FFFFFFFFFFFF),
    .INIT_1D(256'hFFFFFF4393A1ABAB9B6DFFFFFFFFFFFFFF048FC6AB97AF9D28FFFFFFFFFFFFFF),
    .INIT_1E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02264555797130FFFFFFFF),
    .INIT_1F(256'hFFFFFFFFFF1E6595AFBFAB8D26FFFFFFFFFFFFFF5DC8BDADB1C2611AFFFFFFFF),
    .INIT_20(256'hFFFFFFFFFFFFFFFFFFFFFFFF1004FFFFFFFFFFFFFFFFFFFF3063838F97650CFF),
    .INIT_21(256'h360EFFFFFFFFFF164D7DA3C2C28B41FFFFFFFFFFFFFF51D2D4B5B9D28700FFFF),
    .INIT_22(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF0E08FFFFFFFFFFFFFFFFFFFF14478BA59F71),
    .INIT_23(256'h937334FFFFFFFFFFFF0863A5A9BBBB914FFFFFFFFFFFFFFF34D2EEC2BBD69B08),
    .INIT_24(256'hB730FFFFFFFFFFFFFFFFFFFFFFFFFFFF081600FFFFFFFFFFFFFFFFFF0A416F93),
    .INIT_25(256'h6B959D894DFFFFFFFFFFFF0C65ADB3C4C29F67FFFFFFFFFFFFFF53BFFFE6CEE0),
    .INIT_26(256'hE0E8D247FFFFFFFFFFFFFFFFFFFFFFFFFFFF062012FFFFFFFFFFFFFFFFFF183A),
    .INIT_27(256'h122C638F957B3EFFFFFFFFFFFFFF4991C2C4C8A555FFFFFFFFFFFFFF369FFEF2),
    .INIT_28(256'hFFFFE4E8EA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1208FFFFFFFFFFFFFFFFFF),
    .INIT_29(256'hFFFF0E2A557989835706FFFFFFFFFFFF498DBBBDD0BB771AFFFFFFFFFFFF08AB),
    .INIT_2A(256'hFF5DCEFFF0D0E2C62CFFFFFFFFFFFFFFFFFFFFFFFFFFFF140EFFFFFFFFFFFFFF),
    .INIT_2B(256'hFFFFFFFFFF104573878B7945FFFFFFFFFFFF1A69B3CCD2D0A13CFFFFFFFFFFFF),
    .INIT_2C(256'hFFFFFFFF57D6FFDAB7CAB726FFFFFFFFFFFFFFFFFFFFFFFFFFFF08FFFFFFFFFF),
    .INIT_2D(256'hFFFFFFFFFFFFFFFF12416F79836D2AFFFFFFFFFFFF126BB9CCC4CC9D5FFFFFFF),
    .INIT_2E(256'h04FFFFFFFFFFFF0691FED8AFADC261FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_2F(256'hFFFFFFFFFFFFFFFFFFFFFF1041636F897B410AFFFFFFFFFFFF579BB1B1B9A177),
    .INIT_30(256'hA7B3A151FFFFFFFFFFFFFF2EA7E4BF97A5AB5FFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_31(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF435D5F718B692EFFFFFFFFFFFF2C6999A9),
    .INIT_32(256'h1063939B8B978F4B02FFFFFFFFFFFF0A5FB79F878FA55BFFFFFFFFFFFFFFFFFF),
    .INIT_33(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C344751697749FFFFFFFFFFFFFF),
    .INIT_34(256'hFFFFFFFF1469777F93B9BB771AFFFFFFFFFFFFFF43A5AB95A5C4812AFFFFFFFF),
    .INIT_35(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF203C414F616738FFFFFF),
    .INIT_36(256'h3400FFFFFFFFFFFFFF2C6995B1B7C69336FFFFFFFFFFFFFF1863B9AFBBCABD4F),
    .INIT_37(256'hBFCCB96716FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF042838414943),
    .INIT_38(256'h28383A2E16FFFFFFFFFFFFFFFF41798197B5C8AF43FFFFFFFFFFFFFFFF67BFC4),
    .INIT_39(256'h065581B3BDBBC2A15B02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF020C),
    .INIT_3A(256'hFFFF0608120C02FFFFFFFFFFFFFFFFFF023C5B85979D956F26FFFFFFFFFFFFFF),
    .INIT_3B(256'hFFFFFFFF183055859D9DA59D754B06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3C(256'hFFFFFFFFFFFFFFFFFFFFFF000C1A1A0604FFFFFFFF081A2A2A22201C16FFFFFF),
    .INIT_3D(256'h283A434B637B7B777F7F6B6D756145432CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_3E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF0018303E382A1602FFFFFFFFFFFFFFFFFF0A),
    .INIT_3F(256'hFFFF0210202A303A38385359576173836F818D7F5F4B2EFFFFFFFFFFFFFFFFFF),
    .INIT_40(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF020C1A0AFFFFFFFFFFFFFFFF),
    .INIT_41(256'hFFFFFF000802040C1010121A181E1A243E5563819795859B9F71453414FFFFFF),
    .INIT_42(256'h5545FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_43(256'hFFFFFFFFFFFFFF000E24261A140C06FF0008040A0022576B799BAFA5A9B9956D),
    .INIT_44(256'hBDA1A3AB7D533A14FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_45(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF1620100608FFFFFF10040C1224457D8B89B5),
    .INIT_46(256'h5D778997A399797769451E0EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_47(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFF141A222A47),
    .INIT_48(256'h04161E20415F6F8997A5957B7F654F2C26FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_49(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF040600FFFF080C08FFFFFFFFFF),
    .INIT_4A(256'hFFFFFFFFFF08101C2638596B6F7D917F6B6B5F3E2626FFFFFFFFFFFFFFFFFFFF),
    .INIT_4B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02FFFFFFFFFF00FF),
    .INIT_4C(256'h00020A08FFFFFFFFFFFFFFFF1220384D656F7D8F856F6B613E160CFFFFFFFFFF),
    .INIT_4D(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0C0C100C),
    .INIT_4E(256'hFFFF0006080A0812161002FFFFFFFFFF00161C2C4963717B8F8D7F6F65472614),
    .INIT_4F(256'h59451E06FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_50(256'hFFFFFFFFFFFFFFFFFFFFFF060C0CFFFFFFFFFFFFFFFF0A1C28475F6575856F67),
    .INIT_51(256'h5967777D654F4D3A1402FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_52(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF06080E100E02FFFFFFFFFFFFFFFF0A182E47),
    .INIT_53(256'hFFFFFF0A1A2436495D65696769614D412C1200FFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_54(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0406060A0A040602FFFFFFFFFF),
    .INIT_55(256'hFFFFFFFFFFFFFF000408122228363036383A3C3A363230262020201A160E00FF),
    .INIT_56(256'h3441494B4F473C36240CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_57(256'hFFFFFFFFFFFFFFFFFFFFFFFFFF020E1A222E302E2C22161204FFFFFF040C1822),
    .INIT_58(256'h080E121826242A282826241C160C08FFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF),
    .INIT_59(256'hFF0202FFFFFFFFFFFFFFFFFFFFFFFFFFFF0008060A0C0C0E080606020000FF04),
    .INIT_5A(256'h241A16100E0806FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF),
    .INIT_5B(256'h0C04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00060E161E242222),
    .INIT_5C(256'hFFFFFFFFFFFFFFFFFF0810101412100AFFFFFFFFFFFF040E14202224261C1410),
    .INIT_5D(256'hFFFFFFFFFF0C203445434336220CFFFFFFFFFFFFFFFFFF0C2234363C32261A00),
    .INIT_5E(256'hFF040C10161A1E1A160E08FFFFFFFFFFFFFFFF04121C262E2C281E1000FFFFFF),
    .INIT_5F(256'h080A0804FFFFFFFFFFFFFFFFFFFFFFFF00040A100C0E060202FFFFFFFFFFFFFF),
    .INIT_60(256'h020806080C040400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0604080808),
    .INIT_61(256'hFFFFFFFFFFFFFFFFFFFFFFFFFF02040A0A0C0402FFFFFFFFFFFFFFFFFFFFFF02),
    .INIT_62(256'hFFFFFFFFFFFFFF02080A1216161212121008080004FFFFFFFF00FFFFFFFFFFFF),
    .INIT_63(256'hFFFFFFFFFFFFFFFF04060C0C08060200FFFFFFFFFFFFFF0202080C100E100A0A),
    .INIT_64(256'hFFFFFFFFFFFFFFFFFFFF02080808080404040004060A0A0A0E0E100E0A04FFFF),
    .INIT_65(256'hFFFFFFFF020204060602FFFFFFFFFFFFFFFFFFFFFFFF0002FF02FFFFFFFFFFFF),
    .INIT_66(256'h0A0A0C0806FFFFFFFFFFFFFFFFFFFFFFFF0006080A06060400FFFFFFFFFFFFFF),
    .INIT_67(256'h0604040002FFFF0002060204060A0806060402FFFFFFFFFFFFFFFFFF0002020A),
    .INIT_68(256'h06080C040C100E100E0E0C0806020000FFFFFFFFFFFF020206040406060A0804),
    .INIT_69(256'hFFFFFFFFFFFFFFFFFFFFFF0202020204040604FFFFFFFFFFFFFFFFFFFFFFFF02),
    .INIT_6A(256'hFFFFFF00040A0C0E0A00040600FFFFFFFFFFFFFFFFFFFFFFFFFF0002FF00FFFF),
    .INIT_6B(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02FF00FFFFFFFFFFFFFFFF),
    .INIT_6C(256'hFFFFFFFFFFFFFF000200080A0E0C0E0E100C0A040400FFFFFFFFFFFFFFFFFFFF),
    .INIT_6D(256'h00000002040804080A080A060402FF0000FFFFFFFFFFFF00FF0204040204FF00),
    .INIT_6E(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF000404060A0A0C0A0A0A0604020200FF),
    .INIT_6F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_70(256'hFFFF00000000FFFFFFFFFFFFFFFFFFFFFF00020002020404020400FFFFFFFFFF),
    .INIT_71(256'h060802FFFFFFFFFFFFFFFF02FF00020204080A060200FFFFFFFFFFFFFFFFFFFF),
    .INIT_72(256'h0000FFFF0000020000FF02020204060604040002020602060208060A0C0A080A),
    .INIT_73(256'h0404FF0000FFFFFF00FFFFFFFFFFFFFF0002040602000202040002FF000002FF),
    .INIT_74(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0200),
    .INIT_75(256'hFFFFFFFF0402FFFF0002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFF),
    .INIT_76(256'hFFFFFFFFFF00FF0002FF00FFFF0004040602040202000204FFFFFFFFFFFFFFFF),
    .INIT_77(256'h00FFFF0000FF02000408080A0A0A0A060A08080402020002FFFFFFFFFFFF02FF),
    .INIT_78(256'hFFFFFF0200FF000200000002FFFFFFFFFF000000FFFF0200FF00FFFF00020200),
    .INIT_79(256'hFFFFFFFFFFFFFFFFFFFF00FF04020402FF00FF00FFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7A(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_7B(256'h020200FFFFFFFFFFFFFFFFFF0404040204060402020000FFFFFFFFFFFFFFFFFF),
    .INIT_7C(256'h0804040604060A060806040404040400FF02FF00FF0002020202020406020202),
    .INIT_7D(256'hFF00FFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFFFF020200040A0A0A0A0C08),
    .INIT_7E(256'hFFFFFFFFFFFFFFFFFFFF040002000004FF0002FF00FFFFFFFFFFFFFFFFFFFF00),
    .INIT_7F(256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta_array[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta_array[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized6
   (douta_array,
    clka,
    ena_array,
    addra);
  output [6:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [6:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_01(256'h0304040405073F003F003F3F00003F3F3F3F3F3F3F3F3F003F3F000002010101),
    .INIT_02(256'h0201003F0001000100000302030504060604030101003F3F3F3F3F3F3F3F3F3F),
    .INIT_03(256'h3F3F3F3F3F00003F003F3F000000010102020301010203030100010103020102),
    .INIT_04(256'h01003F0101010100020000013F013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_05(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F00000001010200020100000101),
    .INIT_06(256'h01060A0D0F12131312110E0F0C0A070505050301010100003F3F3F3F3F3F3F3F),
    .INIT_07(256'h0702013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_08(256'h3F3F3F020D15191C1E1F1E160B06033F3F3F3F00070B10171F2222201D1B1810),
    .INIT_09(256'h2D2E2E26211A11043F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_0A(256'h3F3F3F3F3F3F3F3F3F3F04121A242826252318093F3F3F3F3F3F3F030E141B24),
    .INIT_0B(256'h3F040D13212C353735302B2817093F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_0C(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F00101824282829271C0C033F3F3F3F3F),
    .INIT_0D(256'h043F3F3F3F3F3F020A11212E36393838342A190F063F3F3F3F3F3F3F3F3F3F3F),
    .INIT_0E(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0E1922282B2B281B0F),
    .INIT_0F(256'h282A271F11023F3F3F3F3F3F0008121D29373938343129180F063F3F3F3F3F3F),
    .INIT_10(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F07172225),
    .INIT_11(256'h3F06141D2121211E13063F3F3F3F3F3F3F0A131A27353C3F3A32302B1A09033F),
    .INIT_12(256'h2116073F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_13(256'h3F3F3F3F3F3F0D181C1E1E1E1A0D3F3F3F3F3F3F3F3F09131B29363D3D38312B),
    .INIT_14(256'h3C382B2421133F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_15(256'h3F3F3F3F3F3F3F3F3F3F07131C1D1B1A1811003F3F3F3F3F3F3F071219243138),
    .INIT_16(256'h242523211F18140D06013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_17(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F020304080A0A08080808080303080B0D12181C),
    .INIT_18(256'h151308003F3F3F3F3F3F3F000000003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_19(256'h3F3F3F3F01020708080602003F3F3F3F3F3F3F3F3F3F030B0F13191D1F211D1A),
    .INIT_1A(256'h0D0A063F3F3F3F3F3F3F3F3F3F3F0304050E0A0706033F3F3F3F3F3F3F3F3F3F),
    .INIT_1B(256'h3F3F3F0006080E0F15151312140B0A02023F3F3F3F3F3F3F3F3F3F080C0F0C0E),
    .INIT_1C(256'h093F113F093F013F3F3F3F3F3F3F3F3F0102001113070E1609050500023F3F3F),
    .INIT_1D(256'h3F3F3F3F3F3F3F003F040E090A0C0C080C063F003F3F3F3F3F3F3F3F3F3F023F),
    .INIT_1E(256'h3F3F3F3F3F083F073F3F3F3F3F3F3F3F3F3F3F3F023F0F080E0F0E12090C0802),
    .INIT_1F(256'h0308003F3F3F3F3F3F3F3F3F023F0803060F0E0C0B070B3F3F3F3F3F3F3F3F3F),
    .INIT_20(256'h003F01033F043F0600063F3F3F3F013F3F3F3F3F3F3F3F3F3F3F040109093F03),
    .INIT_21(256'h3F07050D0B09030F0F040101010B0308020D0809030E140B0B3F0607063F3F02),
    .INIT_22(256'h020C09033F013F3F3F3F3F3F3F3F3F013F3F02053F0501063F3F3F3F3F3F003F),
    .INIT_23(256'h3F3F00013F3F3F0C03080007003F00020A3F3F070800040706033F3F11000A04),
    .INIT_24(256'h05033F023F073F3F3F083F3F3F3F3F0001033F3F3F023F3F3F3F3F3F3F3F3F3F),
    .INIT_25(256'h3F043F033F3F003F00040607063F0B0803010607033F0009010100063F03053F),
    .INIT_26(256'h3F010306073F013F3F003F3F073F04043F033F3F053F3F3F0000043F0201043F),
    .INIT_27(256'h3F023F06023F3F3F3F003F3F02080E080107030F3F3F3F093F013F0C07003F07),
    .INIT_28(256'h0001043F3F3F043F3F003F08093F3F073F3F3F3F3F3F3F3F3F3F3F3F3F0A3F0B),
    .INIT_29(256'h3F3F3F3F03033F3F3F053F3F3F3F033F0303093F3F3F0003053F01030C01013F),
    .INIT_2A(256'h3F0501043F3F03073F3F033F053F060D023F06043F043F3F3F043F3F3F3F3F3F),
    .INIT_2B(256'h3F3F3F3F3F0D0100050205023F3F013F3F3F3F3F3F0606060409080C0B080A05),
    .INIT_2C(256'h0804030100003F3F3F3F3F3F013F0003063F3F0203043F3F3F00013F3F3F3F3F),
    .INIT_2D(256'h3F3F3F3F01003F033F013F043F3F3F3F003F3F3F013F00063F3F020A03050305),
    .INIT_2E(256'h020006010603003F3F3F3F01003F3F3F01070004033F003F3F3F01003F3F3F3F),
    .INIT_2F(256'h3F3F3F3F3F3F033F083F3F01030704003F040B013F3F3F3F3F3F3F013F040204),
    .INIT_30(256'h3F03020108000605030403063F3F01033F3F3F3F3F3F3F0202020005033F053F),
    .INIT_31(256'h3F3F3F3F3F3F3F3F3F3F3F3F003F3F010105070304030101033F013F043F3F3F),
    .INIT_32(256'h3F3F3F3F3F033F000200013F040201013F3F013F3F3F013F3F023F3F00000104),
    .INIT_33(256'h3F3F013F3F3F023F3F3F3F3F3F3F3F3F3F3F3F033F033F070300003F003F3F3F),
    .INIT_34(256'h033F3F3F3F3F013F010101013F3F0000000100033F023F3F3F023F3F3F3F013F),
    .INIT_35(256'h3F3F3F013F3F3F0001003F0000003F3F3F0200023F013F0301020105043F0102),
    .INIT_36(256'h0301000303020000010200003F3F010001003F01020101000203003F003F3F3F),
    .INIT_37(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F3F3F3F3F3F3F0002030206),
    .INIT_38(256'h03000201030303040304010301023F013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_39(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F00013F3F003F003F3F3F3F00),
    .INIT_3A(256'h3F3F3F3F3F3F000406080A0B0F101213131112100E0D0B08080704050303013F),
    .INIT_3B(256'h26282520191007013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_3C(256'h3F3F3F3F3F3F3F3F3F03090B12141512100C06023F3F3F3F3F3F0208141B2223),
    .INIT_3D(256'h3F060D19252A2A2E2B2623180A013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_3E(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F020A1217171B1C161009013F3F3F3F3F3F3F),
    .INIT_3F(256'h3F3F3F3F0004121C272C2D33342F271B110A013F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_40(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F060E111617181A140D06003F3F3F),
    .INIT_41(256'h3F3F3F3F3F3F3F3F010E1A2029292F3030271E170D053F3F3F3F3F3F3F3F3F3F),
    .INIT_42(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F01080B0F1013131007003F),
    .INIT_43(256'h3F3F3F3F3F3F3F3F3F3F020B161E2524272A28251B120B073F3F3F3F3F3F3F3F),
    .INIT_44(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F050B0D0E0E0E0E0B03),
    .INIT_45(256'h08023F3F3F3F3F3F3F3F3F01040C151E221F2423221D150A06053F3F3F3F3F3F),
    .INIT_46(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F02040B0F1212110F0C),
    .INIT_47(256'h3F3F3F3F3F3F3F3F3F3F3F060F181F232121201D160D043F3F3F3F3F3F3F3F3F),
    .INIT_48(256'h3F3F3F3F010603013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F050D15141512100E09),
    .INIT_49(256'h023F3F3F3F3F3F3F3F3F0710192026282A2A251D150C043F3F3F3F3F3F3F3F3F),
    .INIT_4A(256'h3F3F3F3F0205060508053F3F3F3F3F3F3F3F3F3F3F3F010A0E14181918181109),
    .INIT_4B(256'h013F3F3F3F3F3F3F02060C0F13181A1C1A1812120B043F3F3F3F3F3F3F3F3F3F),
    .INIT_4C(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F020305080A0C090A0706),
    .INIT_4D(256'h09090D0E121012110F0D070504023F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_4E(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F00020705050709080302030301003F01030607),
    .INIT_4F(256'h0E0E0B090A050800030403013F00013F003F3F3F3F3F3F043F3F3F3F3F3F3F3F),
    .INIT_50(256'h3F3F3F3F3F3F3F3F3F3F3F3F023F023F3F3F003F3F04000504080A0C0F0E0E10),
    .INIT_51(256'h003F3F023F033F063F04023F013F043F023F3F3F3F3F3F023F3F3F3F3F3F3F3F),
    .INIT_52(256'h03013F023F00003F3F3F3F3F3F3F3F3F3F023F00030505060605050105003F00),
    .INIT_53(256'h3F3F3F02043F003F073F020308003F01043F3F3F3F003F013F3F3F3F003F033F),
    .INIT_54(256'h05060A090A0B02010501003F003F3F3F3F3F3F3F3F003F013F0500023F040008),
    .INIT_55(256'h003F3F3F0A010606040A040501063F3F3F3F3F3F3F3F013F3F3F03053F040008),
    .INIT_56(256'h063F003F3F3F3F3F3F3F3F3F3F3F3F3F3F033F3F043F030100003F083F3F3F3F),
    .INIT_57(256'h043F093F043F3F0D02083F063F06043F013F013F003F3F043F0A3F0707080700),
    .INIT_58(256'h01020203043F003F033F3F3F3F3F3F033F3F3F3F0A3F3F003F063F053F3F3F3F),
    .INIT_59(256'h0209003F3F3F02003F3F030B0B02010314050C033F0901033F0101023F000002),
    .INIT_5A(256'h3F050302013F0708043F3F3F02003F3F3F053F013F3F05060C3F03030C3F3F3F),
    .INIT_5B(256'h033F3F3F3F013F3F3F00040506010B0308063F063F063F3F3F3F3F3F003F3F3F),
    .INIT_5C(256'h3F013F033F01023F033F3F3F3F3F3F3F3F3F3F3F3F3F3F3F00013F043F003F3F),
    .INIT_5D(256'h3F00003F3F3F013F3F3F3F3F020101010106040101030304013F3F3F013F3F3F),
    .INIT_5E(256'h0106020402010401033F030100003F003F3F3F3F3F3F023F3F3F3F01003F3F3F),
    .INIT_5F(256'h3F3F00013F0301020402030001023F013F0100023F000002013F043F04030101),
    .INIT_60(256'h3F013F3F3F3F3F3F3F3F3F3F3F3F3F3F00003F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_61(256'h3F3F3F3F00003F0300030101013F003F3F3F3F3F3F3F3F3F3F3F3F3F01010100),
    .INIT_62(256'h01010201010301023F013F003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_63(256'h003F003F3F0000020203030403040403040303020102003F3F3F3F3F3F3F3F3F),
    .INIT_64(256'h3F3F0001010302020201010100003F3F3F3F3F3F3F3F3F0000003F000001003F),
    .INIT_65(256'h3F3F3F3F3F3F3F3F3F3F3F3F01000101020301010101013F3F3F3F3F3F3F3F3F),
    .INIT_66(256'h003F3F3F0000003F3F3F003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_67(256'h010100003F003F003F3F3F3F3F3F3F3F003F3F3F00000000003F0000003F3F3F),
    .INIT_68(256'h01010201020102010100010001013F000000003F3F3F3F3F3F3F3F3F00003F00),
    .INIT_69(256'h3F013F3F3F3F010000000000003F000000003F00010102000101020100020102),
    .INIT_6A(256'h000101000000000000003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F00),
    .INIT_6B(256'h3F3F3F3F3F00020403023F3F3F3F3F3F3F3F010405023F3F3F3F3F3F3F3F3F3F),
    .INIT_6C(256'h01010101003F3F3F3F3F3F3F010203010000010001020103013F3F3F3F3F013F),
    .INIT_6D(256'h02003F3F3F3F3F003F0100013F00000203030301003F010101003F3F3F3F3F3F),
    .INIT_6E(256'h0000003F3F3F3F3F000101010101000100003F3F3F3F3F3F3F00000203020201),
    .INIT_6F(256'h3F003F000000013F003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F0000),
    .INIT_70(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0100003F3F3F000200010001),
    .INIT_71(256'h0B0B0B0A090809070504020302013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_72(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F01030405060808090B0B0C),
    .INIT_73(256'h3F3F3F3F3F3F0003090F12171A1D1C1C1B1713100B06003F3F3F3F3F3F3F3F3F),
    .INIT_74(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0106080B0B0C0B09070302),
    .INIT_75(256'h1515120D053F3F3F3F3F3F3F3F3F3F080D16191F2121201C18120D063F3F3F3F),
    .INIT_76(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F060D101416),
    .INIT_77(256'h191E1F1E1B160D05013F3F3F3F3F3F3F3F040B181E282D2F302B231D130D3F3F),
    .INIT_78(256'h063F3F3F3F3F3F3F3F3F3F3F3F0001003F3F3F3F3F3F3F3F3F3F3F3F3F020D14),
    .INIT_79(256'h3F030C1A20252628211813053F3F3F3F3F3F3F3F3F0717212D35393831292018),
    .INIT_7A(256'h2B220C3F3F3F3F3F3F3F3F3F3F3F3F3F0004060807023F3F3F3F3F3F3F3F3F3F),
    .INIT_7B(256'h3F3F3F3F3F0612202A2F2F2B251B0C3F3F3F3F3F3F3F3F3F071323303B3A3733),
    .INIT_7C(256'h323439362A170D013F3F3F3F3F3F3F3F3F3F3F3F3F060D110F0D053F3F3F3F3F),
    .INIT_7D(256'h033F3F3F3F3F3F3F3F3F0B15262E35342D23160C3F3F3F3F3F3F3F3F02122530),
    .INIT_7E(256'h0A181A181B2121130A0704023F3F3F3F3F3F3F3F3F3F3F3F3F3F030912100C08),
    .INIT_7F(256'h07090A0C07033F3F3F3F3F3F3F3F010E172121211E1E18063F3F3F3F3F3F3F01),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ,douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_prim_wrapper_init__parameterized7
   (douta_array,
    clka,
    ena_array,
    addra);
  output [6:0]douta_array;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [6:0]douta_array;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3F3F06111F1C1B1E211D0C0301013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F01),
    .INIT_01(256'h3F3F3F0105080B0F100C003F3F3F3F3F3F3F08161D202322241D0B3F3F3F3F3F),
    .INIT_02(256'h3F3F3F3F3F040F1A211C1D1F1F0F013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_03(256'h3F3F3F3F3F3F3F02080F1115150A033F3F3F3F3F3F3F050F161F21242414043F),
    .INIT_04(256'h17103F3F3F3F3F3F3F08161E191C1E1F0A3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_05(256'h3F3F3F3F3F3F3F3F3F3F3F02070A151A1612073F3F3F3F3F3F3F080F191E2225),
    .INIT_06(256'h191E2B291F0E3F3F3F3F3F3F010D1F1C1B1E2418073F3F3F3F3F3F3F3F3F3F3F),
    .INIT_07(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F030D1A1F1F1A0C013F3F3F3F3F3F0A12),
    .INIT_08(256'h3F3F000A17242F2A1F0902003F3F3F3F3F121C1A1E2626163F3F3F3F3F3F3F3F),
    .INIT_09(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F000E1921211810073F3F3F3F),
    .INIT_0A(256'h003F3F3F3F3F000D1B26342C1E0E063F3F3F3F3F3F0D181A22282B0F013F3F3F),
    .INIT_0B(256'h053F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F061821241C110A),
    .INIT_0C(256'h2018120C033F3F3F3F3F010A1730342D1D09073F3F3F3F3F011A192128372A0C),
    .INIT_0D(256'h3135230B013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0A1920),
    .INIT_0E(256'h3F05131F190F0A0A3F3F3F3F3F3F031022322F240B04013F3F3F3F3F0E171520),
    .INIT_0F(256'h1917192B34280A003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_10(256'h3F3F3F3F3F0C1D1D170D0A063F3F3F3F3F060C17262F260E03003F3F3F3F3F0C),
    .INIT_11(256'h3F3F121E1D1827332A0E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_12(256'h3F3F3F3F3F3F3F3F09171A130807063F3F3F3F00080E162129260C003F3F3F3F),
    .INIT_13(256'h3F3F3F3F3F1521201C273223073F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_14(256'h3F3F3F3F3F3F3F3F3F3F3F091719120604043F3F3F3F040C111521221D0C3F3F),
    .INIT_15(256'h3F3F3F3F3F3F3F09202A24212A2F15003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_16(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F071118181002013F3F3F3F000E17191E242110),
    .INIT_17(256'h2720123F3F3F3F3F3F3F07272A222730290E3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_18(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F030E171A15073F3F3F3F3F3F05121C1F25),
    .INIT_19(256'h2023282819033F3F3F3F3F3F00192C2622292F18023F3F3F3F3F3F3F3F3F3F3F),
    .INIT_1A(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0B171B160D003F3F3F3F3F3F0D1A),
    .INIT_1B(256'h051923282C2C25113F3F3F3F3F3F3F0C2B2E24253122093F3F3F3F3F3F3F3F3F),
    .INIT_1C(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0107151F2219083F3F3F3F3F3F),
    .INIT_1D(256'h3F3F3F1024282A2A261B3F3F3F3F3F3F3F0123312A252B270A3F3F3F3F3F3F3F),
    .INIT_1E(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F000911151E1C0C3F3F3F3F),
    .INIT_1F(256'h3F3F3F3F3F0719252B2F2A23093F3F3F3F3F3F3F17312F2B2C3018063F3F3F3F),
    .INIT_20(256'h3F3F3F3F3F3F3F3F3F3F3F3F04013F3F3F3F3F3F3F3F3F3F0C1820232519033F),
    .INIT_21(256'h0D033F3F3F3F3F05131F28303022103F3F3F3F3F3F3F1434342D2E3421003F3F),
    .INIT_22(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F03023F3F3F3F3F3F3F3F3F3F05112229271C),
    .INIT_23(256'h241C0D3F3F3F3F3F3F0218292A2E2E24133F3F3F3F3F3F3F0D343B302E352602),
    .INIT_24(256'h2D0C3F3F3F3F3F3F3F3F3F3F3F3F3F3F0205003F3F3F3F3F3F3F3F3F02101B24),
    .INIT_25(256'h1A252722133F3F3F3F3F3F03192B2C303027193F3F3F3F3F3F3F142F3F393337),
    .INIT_26(256'h373934113F3F3F3F3F3F3F3F3F3F3F3F3F3F0108043F3F3F3F3F3F3F3F3F060E),
    .INIT_27(256'h040B1823251E0F3F3F3F3F3F3F3F122430303129153F3F3F3F3F3F3F0D273F3C),
    .INIT_28(256'h3F3F38393A1F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F04023F3F3F3F3F3F3F3F3F),
    .INIT_29(256'h3F3F030A151E222015013F3F3F3F3F3F12232E2F332E1D063F3F3F3F3F3F022A),
    .INIT_2A(256'h3F17333F3B3338310B3F3F3F3F3F3F3F3F3F3F3F3F3F3F05033F3F3F3F3F3F3F),
    .INIT_2B(256'h3F3F3F3F3F04111C21221E113F3F3F3F3F3F061A2C323433280F3F3F3F3F3F3F),
    .INIT_2C(256'h3F3F3F3F15353F362D322D093F3F3F3F3F3F3F3F3F3F3F3F3F3F023F3F3F3F3F),
    .INIT_2D(256'h3F3F3F3F3F3F3F3F04101B1E201B0A3F3F3F3F3F3F041A2E32303227173F3F3F),
    .INIT_2E(256'h013F3F3F3F3F3F01243F352B2B30183F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_2F(256'h3F3F3F3F3F3F3F3F3F3F3F0410181B221E10023F3F3F3F3F3F15262C2C2E281D),
    .INIT_30(256'h292C28143F3F3F3F3F3F3F0B29382F25292A173F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_31(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F1017171C221A0B3F3F3F3F3F3F0B1A262A),
    .INIT_32(256'h0418242622252312003F3F3F3F3F3F02172D27212329163F3F3F3F3F3F3F3F3F),
    .INIT_33(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F070D11141A1D123F3F3F3F3F3F3F),
    .INIT_34(256'h3F3F3F3F051A1D1F242E2E1D063F3F3F3F3F3F3F10292A252930200A3F3F3F3F),
    .INIT_35(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F080F101318190E3F3F3F),
    .INIT_36(256'h0D003F3F3F3F3F3F3F0B1A252C2D31240D3F3F3F3F3F3F3F06182E2B2E322F13),
    .INIT_37(256'h2F322E19053F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F010A0E101210),
    .INIT_38(256'h0A0E0E0B053F3F3F3F3F3F3F3F101E20252D312B103F3F3F3F3F3F3F3F192F30),
    .INIT_39(256'h0115202C2F2E302816003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0003),
    .INIT_3A(256'h3F3F01020403003F3F3F3F3F3F3F3F3F000F16212527251B093F3F3F3F3F3F3F),
    .INIT_3B(256'h3F3F3F3F060C1521272729271D12013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_3C(256'h3F3F3F3F3F3F3F3F3F3F3F0003060601013F3F3F3F02060A0A080807053F3F3F),
    .INIT_3D(256'h0A0E1012181E1E1D1F1F1A1B1D1811100B3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_3E(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F00060C0F0E0A05003F3F3F3F3F3F3F3F3F02),
    .INIT_3F(256'h3F3F0004080A0C0E0E0E141615181C201B20231F17120B3F3F3F3F3F3F3F3F3F),
    .INIT_40(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F000306023F3F3F3F3F3F3F3F),
    .INIT_41(256'h3F3F3F000200010304040406060706090F15182025252126271C110D053F3F3F),
    .INIT_42(256'h15113F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_43(256'h3F3F3F3F3F3F3F00030909060503013F000201020008151A1E262B292A2E251B),
    .INIT_44(256'h2F28282A1F140E053F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_45(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F05080401023F3F3F0401030409111F22222D),
    .INIT_46(256'h171D222528261E1D1A1107033F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_47(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F3F3F3F0506080A11),
    .INIT_48(256'h0105070810171B222529251E1F19130B093F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_49(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0101003F3F0203023F3F3F3F3F),
    .INIT_4A(256'h3F3F3F3F3F020407090E161A1B1F241F1A1A170F09093F3F3F3F3F3F3F3F3F3F),
    .INIT_4B(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F3F3F003F),
    .INIT_4C(256'h000002023F3F3F3F3F3F3F3F04080E13191B1F23211B1A180F05033F3F3F3F3F),
    .INIT_4D(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0203030403),
    .INIT_4E(256'h3F3F0001020202040504003F3F3F3F3F0005070B12181C1E23231F1B19110905),
    .INIT_4F(256'h161107013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_50(256'h3F3F3F3F3F3F3F3F3F3F3F0103033F3F3F3F3F3F3F3F02070A1117191D211B19),
    .INIT_51(256'h16191D1F1913130E05003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_52(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F0102030403003F3F3F3F3F3F3F3F02060B11),
    .INIT_53(256'h3F3F3F0206090D1217191A191A1813100B04003F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_54(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F01010102020101003F3F3F3F3F),
    .INIT_55(256'h3F3F3F3F3F3F3F00010204080A0D0C0D0E0E0F0E0D0C0C09080808060503003F),
    .INIT_56(256'h0D10121213110F0D09033F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_57(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F000306080B0C0B0B080504013F3F3F01030608),
    .INIT_58(256'h0203040609090A0A0A0909070503023F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F),
    .INIT_59(256'h3F00003F3F3F3F3F3F3F3F3F3F3F3F3F3F000201020303030201010000003F01),
    .INIT_5A(256'h090605040302013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F),
    .INIT_5B(256'h03013F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0001030507090808),
    .INIT_5C(256'h3F3F3F3F3F3F3F3F3F020404050404023F3F3F3F3F3F01030508080909070504),
    .INIT_5D(256'h3F3F3F3F3F03080D1110100D08033F3F3F3F3F3F3F3F3F03080D0D0F0C090600),
    .INIT_5E(256'h3F010304050607060503023F3F3F3F3F3F3F3F010407090B0B0A0704003F3F3F),
    .INIT_5F(256'h020202013F3F3F3F3F3F3F3F3F3F3F3F0001020403030100003F3F3F3F3F3F3F),
    .INIT_60(256'h00020102030101003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0101020202),
    .INIT_61(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F000102020301003F3F3F3F3F3F3F3F3F3F3F00),
    .INIT_62(256'h3F3F3F3F3F3F3F00020204050504040404020200013F3F3F3F003F3F3F3F3F3F),
    .INIT_63(256'h3F3F3F3F3F3F3F3F01010303020100003F3F3F3F3F3F3F000002030403040202),
    .INIT_64(256'h3F3F3F3F3F3F3F3F3F3F00020202020101010001010202020303040302013F3F),
    .INIT_65(256'h3F3F3F3F0000010101003F3F3F3F3F3F3F3F3F3F3F3F00003F003F3F3F3F3F3F),
    .INIT_66(256'h02020302013F3F3F3F3F3F3F3F3F3F3F3F00010202010101003F3F3F3F3F3F3F),
    .INIT_67(256'h01010100003F3F0000010001010202010101003F3F3F3F3F3F3F3F3F00000002),
    .INIT_68(256'h010203010304030403030302010000003F3F3F3F3F3F00000101010101020201),
    .INIT_69(256'h3F3F3F3F3F3F3F3F3F3F3F00000000010101013F3F3F3F3F3F3F3F3F3F3F3F00),
    .INIT_6A(256'h3F3F3F000102030302000101003F3F3F3F3F3F3F3F3F3F3F3F3F00003F003F3F),
    .INIT_6B(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F003F3F3F3F3F3F3F3F),
    .INIT_6C(256'h3F3F3F3F3F3F3F0000000202030303030403020101003F3F3F3F3F3F3F3F3F3F),
    .INIT_6D(256'h00000000010201020202020101003F00003F3F3F3F3F3F003F00010100013F00),
    .INIT_6E(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F0001010102020302020201010000003F),
    .INIT_6F(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_70(256'h3F3F000000003F3F3F3F3F3F3F3F3F3F3F000000000001010001003F3F3F3F3F),
    .INIT_71(256'h0102003F3F3F3F3F3F3F3F003F0000000102020100003F3F3F3F3F3F3F3F3F3F),
    .INIT_72(256'h00003F3F00000000003F00000001010101010000000100010002010203020202),
    .INIT_73(256'h01013F00003F3F3F003F3F3F3F3F3F3F00000101000000000100003F0000003F),
    .INIT_74(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F0000),
    .INIT_75(256'h3F3F3F3F01003F3F00003F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F003F3F3F),
    .INIT_76(256'h3F3F3F3F3F003F00003F003F3F00010101000100000000013F3F3F3F3F3F3F3F),
    .INIT_77(256'h003F3F00003F0000010202020202020102020201000000003F3F3F3F3F3F003F),
    .INIT_78(256'h3F3F3F00003F0000000000003F3F3F3F3F0000003F3F00003F003F3F00000000),
    .INIT_79(256'h3F3F3F3F3F3F3F3F3F3F003F010001003F003F003F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_7A(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_7B(256'h0000003F3F3F3F3F3F3F3F3F01010100010101000000003F3F3F3F3F3F3F3F3F),
    .INIT_7C(256'h020101010101020102010101010101003F003F003F0000000000000101000000),
    .INIT_7D(256'h3F003F3F3F3F00003F3F3F3F3F3F3F3F3F3F3F3F3F3F00000001020202020302),
    .INIT_7E(256'h3F3F3F3F3F3F3F3F3F3F0100000000013F00003F003F3F3F3F3F3F3F3F3F3F00),
    .INIT_7F(256'h3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ,douta_array}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top
   (douta,
    doutb,
    clka,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input clka;
  input ena;
  input enb;
  input [9:0]addra;
  input [9:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized0
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [24:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [24:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [24:0]dina;
  wire [24:0]douta;
  wire ena;
  wire [0:0]wea;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized1
   (douta,
    clka,
    ena,
    addra);
  output [17:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [17:0]douta;
  wire ena;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized1 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized2
   (douta,
    addra,
    ena,
    clka);
  output [15:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [15:0]douta;
  wire ena;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_generic_cstr__parameterized2 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "10" *) (* C_ADDRB_WIDTH = "10" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "1" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.0361 mW" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) (* C_HAS_ENB = "1" *) 
(* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
(* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) (* C_HAS_REGCEA = "0" *) 
(* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) (* C_HAS_RSTB = "0" *) 
(* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) (* C_INITA_VAL = "0" *) 
(* C_INITB_VAL = "0" *) (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i2.mem" *) (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i2.mif" *) 
(* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) (* C_MEM_TYPE = "2" *) 
(* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) (* C_READ_DEPTH_A = "1024" *) 
(* C_READ_DEPTH_B = "1024" *) (* C_READ_WIDTH_A = "16" *) (* C_READ_WIDTH_B = "16" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "1024" *) 
(* C_WRITE_DEPTH_B = "1024" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "16" *) (* C_WRITE_WIDTH_B = "16" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) (* c_family = "zynq" *) (* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [15:0]dina;
  output [15:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [15:0]dinb;
  output [15:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [9:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [15:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [15:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [9:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  assign dbiterr = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth inst_blk_mem_gen
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "3" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     8.185325 mW" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) (* C_HAS_ENB = "0" *) 
(* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
(* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) (* C_HAS_REGCEA = "0" *) 
(* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) (* C_HAS_RSTB = "0" *) 
(* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) (* C_INITA_VAL = "0" *) 
(* C_INITB_VAL = "0" *) (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i3.mem" *) (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i3.mif" *) 
(* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) (* C_MEM_TYPE = "0" *) 
(* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) (* C_READ_DEPTH_A = "4096" *) 
(* C_READ_DEPTH_B = "4096" *) (* C_READ_WIDTH_A = "25" *) (* C_READ_WIDTH_B = "25" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "4096" *) 
(* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "READ_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "25" *) (* C_WRITE_WIDTH_B = "25" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) (* c_family = "zynq" *) (* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [24:0]dina;
  output [24:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [24:0]dinb;
  output [24:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [24:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [24:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [24:0]dina;
  wire [24:0]douta;
  wire ena;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign doutb[24] = \<const0> ;
  assign doutb[23] = \<const0> ;
  assign doutb[22] = \<const0> ;
  assign doutb[21] = \<const0> ;
  assign doutb[20] = \<const0> ;
  assign doutb[19] = \<const0> ;
  assign doutb[18] = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized0 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "10" *) (* C_ADDRB_WIDTH = "10" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "0" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     1.3964 mW" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) (* C_HAS_ENB = "0" *) 
(* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
(* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) (* C_HAS_REGCEA = "0" *) 
(* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) (* C_HAS_RSTB = "0" *) 
(* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) (* C_INITA_VAL = "0" *) 
(* C_INITB_VAL = "0" *) (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i0.mem" *) (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i0.mif" *) 
(* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) (* C_MEM_TYPE = "3" *) 
(* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) (* C_READ_DEPTH_A = "1024" *) 
(* C_READ_DEPTH_B = "1024" *) (* C_READ_WIDTH_A = "18" *) (* C_READ_WIDTH_B = "18" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "1024" *) 
(* C_WRITE_DEPTH_B = "1024" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "18" *) (* C_WRITE_WIDTH_B = "18" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) (* c_family = "zynq" *) (* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized3
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [17:0]dina;
  output [17:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [17:0]dinb;
  output [17:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [9:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [17:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [17:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [9:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [9:0]addra;
  wire clka;
  wire [17:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized1 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADDRA_WIDTH = "13" *) (* C_ADDRB_WIDTH = "13" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "4" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     4.652799 mW" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "1" *) (* C_HAS_ENB = "0" *) 
(* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
(* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) (* C_HAS_REGCEA = "0" *) 
(* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) (* C_HAS_RSTB = "0" *) 
(* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) (* C_INITA_VAL = "0" *) 
(* C_INITB_VAL = "0" *) (* C_INIT_FILE = "minized_demodulate_blk_mem_gen_i1.mem" *) (* C_INIT_FILE_NAME = "minized_demodulate_blk_mem_gen_i1.mif" *) 
(* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) (* C_MEM_TYPE = "3" *) 
(* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) (* C_READ_DEPTH_A = "8192" *) 
(* C_READ_DEPTH_B = "8192" *) (* C_READ_WIDTH_A = "16" *) (* C_READ_WIDTH_B = "16" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "8192" *) 
(* C_WRITE_DEPTH_B = "8192" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "16" *) (* C_WRITE_WIDTH_B = "16" *) (* C_XDEVICEFAMILY = "zynq" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1" *) (* c_family = "zynq" *) (* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1__parameterized5
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [12:0]addra;
  input [15:0]dina;
  output [15:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [12:0]addrb;
  input [15:0]dinb;
  output [15:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [12:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [15:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [15:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [12:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [12:0]addra;
  wire clka;
  wire [15:0]douta;
  wire ena;

  assign dbiterr = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[12] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[12] = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized2 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth
   (douta,
    doutb,
    clka,
    ena,
    enb,
    addra,
    addrb,
    dina,
    dinb,
    wea,
    web);
  output [15:0]douta;
  output [15:0]doutb;
  input clka;
  input ena;
  input enb;
  input [9:0]addra;
  input [9:0]addrb;
  input [15:0]dina;
  input [15:0]dinb;
  input [0:0]wea;
  input [0:0]web;

  wire [9:0]addra;
  wire [9:0]addrb;
  wire clka;
  wire [15:0]dina;
  wire [15:0]dinb;
  wire [15:0]douta;
  wire [15:0]doutb;
  wire ena;
  wire enb;
  wire [0:0]wea;
  wire [0:0]web;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .dina(dina),
        .dinb(dinb),
        .douta(douta),
        .doutb(doutb),
        .ena(ena),
        .enb(enb),
        .wea(wea),
        .web(web));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized0
   (douta,
    clka,
    ena,
    addra,
    dina,
    wea);
  output [24:0]douta;
  input clka;
  input ena;
  input [11:0]addra;
  input [24:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [24:0]dina;
  wire [24:0]douta;
  wire ena;
  wire [0:0]wea;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .ena(ena),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized1
   (douta,
    clka,
    ena,
    addra);
  output [17:0]douta;
  input clka;
  input ena;
  input [9:0]addra;

  wire [9:0]addra;
  wire clka;
  wire [17:0]douta;
  wire ena;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized1 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_1_synth" *) 
module minized_petalinux_minized_demodulate_0_0_blk_mem_gen_v8_4_1_synth__parameterized2
   (douta,
    addra,
    ena,
    clka);
  output [15:0]douta;
  input [12:0]addra;
  input ena;
  input clka;

  wire [12:0]addra;
  wire clka;
  wire [15:0]douta;
  wire ena;

  minized_petalinux_minized_demodulate_0_0_blk_mem_gen_top__parameterized2 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .ena(ena));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "1" *) 
(* C_A_WIDTH = "9" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "1" *) (* C_B_VALUE = "000000000" *) 
(* C_B_WIDTH = "9" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "0" *) (* c_out_width = "9" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [8:0]A;
  input [8:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [8:0]S;

  wire \<const0> ;
  wire [8:0]A;
  wire [8:0]B;
  wire [8:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "9" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "000000000" *) 
  (* c_b_width = "9" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "9" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "2" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "0" *) 
(* C_A_WIDTH = "26" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "0" *) (* C_B_VALUE = "00000000000000000000000000" *) 
(* C_B_WIDTH = "26" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "0" *) (* c_out_width = "26" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized1
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [25:0]A;
  input [25:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [25:0]S;

  wire \<const0> ;
  wire [25:0]A;
  wire ADD;
  wire [25:0]B;
  wire [25:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "26" *) 
  (* c_add_mode = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "00000000000000000000000000" *) 
  (* c_b_width = "26" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "26" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized1 xst_addsub
       (.A(A),
        .ADD(ADD),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "2" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "0" *) 
(* C_A_WIDTH = "19" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "0" *) (* C_B_VALUE = "0000000000000000000" *) 
(* C_B_WIDTH = "19" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "0" *) (* c_out_width = "19" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized11
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [18:0]A;
  input [18:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [18:0]S;

  wire \<const0> ;
  wire [18:0]A;
  wire ADD;
  wire [18:0]B;
  wire [18:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "19" *) 
  (* c_add_mode = "2" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "0000000000000000000" *) 
  (* c_b_width = "19" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "19" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized11 xst_addsub
       (.A(A),
        .ADD(ADD),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "1" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "0" *) 
(* C_A_WIDTH = "4" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "0" *) (* C_B_VALUE = "0000" *) 
(* C_B_WIDTH = "4" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "0" *) (* c_out_width = "4" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized3
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [3:0]A;
  input [3:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [3:0]S;

  wire \<const0> ;
  wire [3:0]A;
  wire [3:0]B;
  wire [3:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "4" *) 
  (* c_add_mode = "1" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "0000" *) 
  (* c_b_width = "4" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "4" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized3 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "1" *) 
(* C_A_WIDTH = "4" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "1" *) (* C_B_VALUE = "0000" *) 
(* C_B_WIDTH = "4" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "0" *) (* c_out_width = "4" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized5
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [3:0]A;
  input [3:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [3:0]S;

  wire \<const0> ;
  wire [3:0]A;
  wire [3:0]B;
  wire [3:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "1" *) 
  (* c_a_width = "4" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "0000" *) 
  (* c_b_width = "4" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "0" *) 
  (* c_out_width = "4" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized5 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(1'b0),
        .CLK(1'b0),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "0" *) 
(* C_A_WIDTH = "18" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "0" *) (* C_B_VALUE = "000000000000000000" *) 
(* C_B_WIDTH = "18" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "1" *) (* c_out_width = "18" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [17:0]A;
  input [17:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [17:0]S;

  wire \<const0> ;
  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [17:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "000000000000000000" *) 
  (* c_b_width = "18" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "18" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized7 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "0" *) 
(* C_A_WIDTH = "18" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "0" *) (* C_B_VALUE = "000000000000000000" *) 
(* C_B_WIDTH = "18" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "1" *) (* c_out_width = "18" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__1
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [17:0]A;
  input [17:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [17:0]S;

  wire \<const0> ;
  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [17:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "000000000000000000" *) 
  (* c_b_width = "18" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "18" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized7__1 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "0" *) 
(* C_A_WIDTH = "18" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "0" *) (* C_B_VALUE = "000000000000000000" *) 
(* C_B_WIDTH = "18" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "1" *) (* c_out_width = "18" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized7__2
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [17:0]A;
  input [17:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [17:0]S;

  wire \<const0> ;
  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [17:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "000000000000000000" *) 
  (* c_b_width = "18" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "18" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized7__2 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_ADD_MODE = "0" *) (* C_AINIT_VAL = "0" *) (* C_A_TYPE = "0" *) 
(* C_A_WIDTH = "20" *) (* C_BORROW_LOW = "1" *) (* C_BYPASS_LOW = "0" *) 
(* C_B_CONSTANT = "0" *) (* C_B_TYPE = "0" *) (* C_B_VALUE = "00000000000000000000" *) 
(* C_B_WIDTH = "20" *) (* C_CE_OVERRIDES_BYPASS = "1" *) (* C_CE_OVERRIDES_SCLR = "0" *) 
(* C_HAS_BYPASS = "0" *) (* C_HAS_CE = "1" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "0" *) (* C_HAS_SSET = "0" *) (* C_IMPLEMENTATION = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_addsub_v12_0_12" *) (* c_has_c_in = "0" *) 
(* c_has_c_out = "0" *) (* c_latency = "1" *) (* c_out_width = "20" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12__parameterized9
   (A,
    B,
    CLK,
    ADD,
    C_IN,
    CE,
    BYPASS,
    SCLR,
    SSET,
    SINIT,
    C_OUT,
    S);
  input [19:0]A;
  input [19:0]B;
  input CLK;
  input ADD;
  input C_IN;
  input CE;
  input BYPASS;
  input SCLR;
  input SSET;
  input SINIT;
  output C_OUT;
  output [19:0]S;

  wire \<const0> ;
  wire [19:0]A;
  wire [19:0]B;
  wire CE;
  wire CLK;
  wire [19:0]S;
  wire NLW_xst_addsub_C_OUT_UNCONNECTED;

  assign C_OUT = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_BORROW_LOW = "1" *) 
  (* C_CE_OVERRIDES_BYPASS = "1" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "20" *) 
  (* c_add_mode = "0" *) 
  (* c_ainit_val = "0" *) 
  (* c_b_constant = "0" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "00000000000000000000" *) 
  (* c_b_width = "20" *) 
  (* c_bypass_low = "0" *) 
  (* c_has_bypass = "0" *) 
  (* c_has_c_in = "0" *) 
  (* c_has_c_out = "0" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "0" *) 
  (* c_has_sset = "0" *) 
  (* c_latency = "1" *) 
  (* c_out_width = "20" *) 
  (* c_sinit_val = "0" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_addsub_v12_0_12_viv__parameterized9 xst_addsub
       (.A(A),
        .ADD(1'b0),
        .B(B),
        .BYPASS(1'b0),
        .CE(CE),
        .CLK(CLK),
        .C_IN(1'b0),
        .C_OUT(NLW_xst_addsub_C_OUT_UNCONNECTED),
        .S(S),
        .SCLR(1'b0),
        .SINIT(1'b0),
        .SSET(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_counter_binary_v12_0_12" *) 
(* c_latency = "1" *) (* c_width = "8" *) (* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [7:0]L;
  output THRESH0;
  output [7:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [7:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "8" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_counter_binary_v12_0_12" *) 
(* c_latency = "1" *) (* c_width = "8" *) (* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__2
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [7:0]L;
  output THRESH0;
  output [7:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [7:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "8" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv__2 i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_counter_binary_v12_0_12" *) 
(* c_latency = "1" *) (* c_width = "5" *) (* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized1
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [4:0]L;
  output THRESH0;
  output [4:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [4:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "5" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv__parameterized1 i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_counter_binary_v12_0_12" *) 
(* c_latency = "1" *) (* c_width = "6" *) (* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized3
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [5:0]L;
  output THRESH0;
  output [5:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [5:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "6" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv__parameterized3 i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_counter_binary_v12_0_12" *) 
(* c_latency = "1" *) (* c_width = "3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [2:0]L;
  output THRESH0;
  output [2:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [2:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "3" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv__parameterized5 i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_counter_binary_v12_0_12" *) 
(* c_latency = "1" *) (* c_width = "3" *) (* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized5__2
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [2:0]L;
  output THRESH0;
  output [2:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [2:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "3" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv__parameterized5__2 i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_counter_binary_v12_0_12" *) 
(* c_latency = "1" *) (* c_width = "12" *) (* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized7
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [11:0]L;
  output THRESH0;
  output [11:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [11:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "12" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv__parameterized7 i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_AINIT_VAL = "0" *) (* C_CE_OVERRIDES_SYNC = "0" *) (* C_COUNT_BY = "1" *) 
(* C_COUNT_MODE = "0" *) (* C_COUNT_TO = "1" *) (* C_FB_LATENCY = "0" *) 
(* C_HAS_CE = "1" *) (* C_HAS_LOAD = "0" *) (* C_HAS_SCLR = "0" *) 
(* C_HAS_SINIT = "1" *) (* C_HAS_SSET = "0" *) (* C_HAS_THRESH0 = "0" *) 
(* C_IMPLEMENTATION = "0" *) (* C_LOAD_LOW = "0" *) (* C_RESTRICT_COUNT = "0" *) 
(* C_SCLR_OVERRIDES_SSET = "1" *) (* C_SINIT_VAL = "0" *) (* C_THRESH0_VALUE = "1" *) 
(* C_VERBOSITY = "0" *) (* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "c_counter_binary_v12_0_12" *) 
(* c_latency = "1" *) (* c_width = "13" *) (* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12__parameterized9
   (CLK,
    CE,
    SCLR,
    SSET,
    SINIT,
    UP,
    LOAD,
    L,
    THRESH0,
    Q);
  input CLK;
  input CE;
  input SCLR;
  input SSET;
  input SINIT;
  input UP;
  input LOAD;
  input [12:0]L;
  output THRESH0;
  output [12:0]Q;

  wire \<const0> ;
  wire CE;
  wire CLK;
  wire [12:0]Q;
  wire SINIT;
  wire NLW_i_synth_THRESH0_UNCONNECTED;

  assign THRESH0 = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CE_OVERRIDES_SYNC = "0" *) 
  (* C_FB_LATENCY = "0" *) 
  (* C_IMPLEMENTATION = "0" *) 
  (* C_SCLR_OVERRIDES_SSET = "1" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_ainit_val = "0" *) 
  (* c_count_by = "1" *) 
  (* c_count_mode = "0" *) 
  (* c_count_to = "1" *) 
  (* c_has_ce = "1" *) 
  (* c_has_load = "0" *) 
  (* c_has_sclr = "0" *) 
  (* c_has_sinit = "1" *) 
  (* c_has_sset = "0" *) 
  (* c_has_thresh0 = "0" *) 
  (* c_latency = "1" *) 
  (* c_load_low = "0" *) 
  (* c_restrict_count = "0" *) 
  (* c_sinit_val = "0" *) 
  (* c_thresh0_value = "1" *) 
  (* c_width = "13" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_c_counter_binary_v12_0_12_viv__parameterized9 i_synth
       (.CE(CE),
        .CLK(CLK),
        .L({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LOAD(1'b0),
        .Q(Q),
        .SCLR(1'b0),
        .SINIT(SINIT),
        .SSET(1'b0),
        .THRESH0(NLW_i_synth_THRESH0_UNCONNECTED),
        .UP(1'b0));
endmodule

(* C_ADDR_WIDTH = "5" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "32" *) 
(* C_ELABORATION_DIR = "./" *) (* C_HAS_CLK = "1" *) (* C_HAS_D = "0" *) 
(* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) (* C_HAS_I_CE = "0" *) 
(* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) (* C_HAS_QDPO_CLK = "0" *) 
(* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) (* C_HAS_QSPO = "1" *) 
(* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) (* C_HAS_QSPO_SRST = "0" *) 
(* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) (* C_MEM_INIT_FILE = "minized_demodulate_dist_mem_gen_i0.mif" *) 
(* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) (* C_PIPELINE_STAGES = "0" *) 
(* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) (* C_READ_MIF = "1" *) 
(* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
(* c_family = "zynq" *) (* c_sync_enable = "1" *) (* c_width = "10" *) 
module minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [4:0]a;
  input [9:0]d;
  input [4:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [9:0]spo;
  output [9:0]dpo;
  output [9:0]qspo;
  output [9:0]qdpo;

  wire \<const0> ;
  wire [4:0]a;
  wire clk;
  wire [9:0]qspo;
  wire qspo_ce;

  assign dpo[9] = \<const0> ;
  assign dpo[8] = \<const0> ;
  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[9] = \<const0> ;
  assign qdpo[8] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[9] = \<const0> ;
  assign spo[8] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_HAS_CLK = "1" *) (* C_HAS_D = "0" *) 
(* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) (* C_HAS_I_CE = "0" *) 
(* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) (* C_HAS_QDPO_CLK = "0" *) 
(* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) (* C_HAS_QSPO = "1" *) 
(* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) (* C_HAS_QSPO_SRST = "0" *) 
(* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) (* C_MEM_INIT_FILE = "minized_demodulate_dist_mem_gen_i1.mif" *) 
(* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) (* C_PIPELINE_STAGES = "0" *) 
(* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) (* C_READ_MIF = "1" *) 
(* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
(* c_family = "zynq" *) (* c_sync_enable = "1" *) (* c_width = "8" *) 
module minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [7:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [7:0]spo;
  output [7:0]dpo;
  output [7:0]qspo;
  output [7:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth__parameterized0 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_ADDR_WIDTH = "4" *) (* C_DEFAULT_DATA = "0" *) (* C_DEPTH = "16" *) 
(* C_ELABORATION_DIR = "./" *) (* C_HAS_CLK = "1" *) (* C_HAS_D = "0" *) 
(* C_HAS_DPO = "0" *) (* C_HAS_DPRA = "0" *) (* C_HAS_I_CE = "0" *) 
(* C_HAS_QDPO = "0" *) (* C_HAS_QDPO_CE = "0" *) (* C_HAS_QDPO_CLK = "0" *) 
(* C_HAS_QDPO_RST = "0" *) (* C_HAS_QDPO_SRST = "0" *) (* C_HAS_QSPO = "1" *) 
(* C_HAS_QSPO_CE = "1" *) (* C_HAS_QSPO_RST = "0" *) (* C_HAS_QSPO_SRST = "0" *) 
(* C_HAS_SPO = "0" *) (* C_HAS_WE = "0" *) (* C_MEM_INIT_FILE = "minized_demodulate_dist_mem_gen_i1.mif" *) 
(* C_MEM_TYPE = "0" *) (* C_PARSER_TYPE = "1" *) (* C_PIPELINE_STAGES = "0" *) 
(* C_QCE_JOINED = "0" *) (* C_QUALIFY_WE = "0" *) (* C_READ_MIF = "1" *) 
(* C_REG_A_D_INPUTS = "0" *) (* C_REG_DPRA_INPUT = "0" *) (* ORIG_REF_NAME = "dist_mem_gen_v8_0_12" *) 
(* c_family = "zynq" *) (* c_sync_enable = "1" *) (* c_width = "8" *) 
module minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12__parameterized1__2
   (a,
    d,
    dpra,
    clk,
    we,
    i_ce,
    qspo_ce,
    qdpo_ce,
    qdpo_clk,
    qspo_rst,
    qdpo_rst,
    qspo_srst,
    qdpo_srst,
    spo,
    dpo,
    qspo,
    qdpo);
  input [3:0]a;
  input [7:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  input i_ce;
  input qspo_ce;
  input qdpo_ce;
  input qdpo_clk;
  input qspo_rst;
  input qdpo_rst;
  input qspo_srst;
  input qdpo_srst;
  output [7:0]spo;
  output [7:0]dpo;
  output [7:0]qspo;
  output [7:0]qdpo;

  wire \<const0> ;
  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  assign dpo[7] = \<const0> ;
  assign dpo[6] = \<const0> ;
  assign dpo[5] = \<const0> ;
  assign dpo[4] = \<const0> ;
  assign dpo[3] = \<const0> ;
  assign dpo[2] = \<const0> ;
  assign dpo[1] = \<const0> ;
  assign dpo[0] = \<const0> ;
  assign qdpo[7] = \<const0> ;
  assign qdpo[6] = \<const0> ;
  assign qdpo[5] = \<const0> ;
  assign qdpo[4] = \<const0> ;
  assign qdpo[3] = \<const0> ;
  assign qdpo[2] = \<const0> ;
  assign qdpo[1] = \<const0> ;
  assign qdpo[0] = \<const0> ;
  assign spo[7] = \<const0> ;
  assign spo[6] = \<const0> ;
  assign spo[5] = \<const0> ;
  assign spo[4] = \<const0> ;
  assign spo[3] = \<const0> ;
  assign spo[2] = \<const0> ;
  assign spo[1] = \<const0> ;
  assign spo[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth__parameterized0_39 \synth_options.dist_mem_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth
   (qspo,
    a,
    qspo_ce,
    clk);
  output [9:0]qspo;
  input [4:0]a;
  input qspo_ce;
  input clk;

  wire [4:0]a;
  wire clk;
  wire [9:0]qspo;
  wire qspo_ce;

  minized_petalinux_minized_demodulate_0_0_rom \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth__parameterized0
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  minized_petalinux_minized_demodulate_0_0_rom__parameterized1 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* ORIG_REF_NAME = "dist_mem_gen_v8_0_12_synth" *) 
module minized_petalinux_minized_demodulate_0_0_dist_mem_gen_v8_0_12_synth__parameterized0_39
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire [7:0]qspo;
  wire qspo_ce;

  minized_petalinux_minized_demodulate_0_0_rom__parameterized1_40 \gen_rom.rom_inst 
       (.a(a),
        .clk(clk),
        .qspo(qspo),
        .qspo_ce(qspo_ce));
endmodule

(* C_A_TYPE = "0" *) (* C_A_WIDTH = "16" *) (* C_B_TYPE = "0" *) 
(* C_B_VALUE = "10000001" *) (* C_B_WIDTH = "16" *) (* C_CCM_IMP = "0" *) 
(* C_CE_OVERRIDES_SCLR = "1" *) (* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) 
(* C_HAS_ZERO_DETECT = "0" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "31" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) (* c_latency = "3" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [15:0]A;
  input [15:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [31:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [15:0]A;
  wire [15:0]B;
  wire CE;
  wire CLK;
  wire [31:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "31" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "16" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "10000001" *) 
  (* c_b_width = "16" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_latency = "3" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14_viv i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_A_TYPE = "0" *) (* C_A_WIDTH = "18" *) (* C_B_TYPE = "1" *) 
(* C_B_VALUE = "101101010000010" *) (* C_B_WIDTH = "15" *) (* C_CCM_IMP = "0" *) 
(* C_CE_OVERRIDES_SCLR = "0" *) (* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) 
(* C_HAS_ZERO_DETECT = "0" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "2" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "33" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) (* c_latency = "1" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized1
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [17:0]A;
  input [14:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [33:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [17:0]A;
  wire CE;
  wire CLK;
  wire [33:1]\^P ;
  wire SCLR;
  wire [32:0]NLW_i_mult_P_UNCONNECTED;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign P[33] = \^P [33];
  assign P[32] = \<const0> ;
  assign P[31:1] = \^P [31:1];
  assign P[0] = \<const0> ;
  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "0" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "2" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "33" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_b_type = "1" *) 
  (* c_b_value = "101101010000010" *) 
  (* c_b_width = "15" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_latency = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14_viv__parameterized1 i_mult
       (.A(A),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CE(CE),
        .CLK(CLK),
        .P({\^P ,NLW_i_mult_P_UNCONNECTED[0]}),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_A_TYPE = "0" *) (* C_A_WIDTH = "18" *) (* C_B_TYPE = "0" *) 
(* C_B_VALUE = "10000001" *) (* C_B_WIDTH = "18" *) (* C_CCM_IMP = "0" *) 
(* C_CE_OVERRIDES_SCLR = "1" *) (* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) 
(* C_HAS_ZERO_DETECT = "0" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "35" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* ORIG_REF_NAME = "mult_gen_v12_0_14" *) (* c_latency = "1" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14__parameterized3
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [17:0]A;
  input [17:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [35:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [17:0]A;
  wire [17:0]B;
  wire CE;
  wire CLK;
  wire [35:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "35" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* c_a_type = "0" *) 
  (* c_a_width = "18" *) 
  (* c_b_type = "0" *) 
  (* c_b_value = "10000001" *) 
  (* c_b_width = "18" *) 
  (* c_has_ce = "1" *) 
  (* c_has_sclr = "1" *) 
  (* c_latency = "1" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  minized_petalinux_minized_demodulate_0_0_mult_gen_v12_0_14_viv__parameterized3 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module minized_petalinux_minized_demodulate_0_0_rom
   (qspo,
    a,
    qspo_ce,
    clk);
  output [9:0]qspo;
  input [4:0]a;
  input qspo_ce;
  input clk;

  wire [4:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire g0_b8_n_0;
  wire g0_b9_n_0;
  wire [9:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h7FFFFFE0)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[4]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h0033F3E0)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[4]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0770)) 
    g0_b2
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .I3(a[4]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[4]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[4]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[4]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h28)) 
    g0_b6
       (.I0(a[0]),
        .I1(a[3]),
        .I2(a[4]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h01555400)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[4]),
        .O(g0_b7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00155540)) 
    g0_b8
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .I4(a[4]),
        .O(g0_b8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hF99F)) 
    g0_b9
       (.I0(a[1]),
        .I1(a[2]),
        .I2(a[3]),
        .I3(a[4]),
        .O(g0_b9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[8] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b8_n_0),
        .Q(qspo[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[9] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b9_n_0),
        .Q(qspo[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module minized_petalinux_minized_demodulate_0_0_rom__parameterized1
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    g0_b6
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rom" *) 
module minized_petalinux_minized_demodulate_0_0_rom__parameterized1_40
   (qspo,
    a,
    qspo_ce,
    clk);
  output [7:0]qspo;
  input [3:0]a;
  input qspo_ce;
  input clk;

  wire [3:0]a;
  wire clk;
  wire g0_b0_n_0;
  wire g0_b1_n_0;
  wire g0_b2_n_0;
  wire g0_b3_n_0;
  wire g0_b4_n_0;
  wire g0_b5_n_0;
  wire g0_b6_n_0;
  wire g0_b7_n_0;
  wire [7:0]qspo;
  wire qspo_ce;

  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    g0_b0
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    g0_b1
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    g0_b2
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    g0_b3
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    g0_b4
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    g0_b5
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    g0_b6
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    g0_b7
       (.I0(a[0]),
        .I1(a[1]),
        .I2(a[2]),
        .I3(a[3]),
        .O(g0_b7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[0] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b0_n_0),
        .Q(qspo[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[1] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b1_n_0),
        .Q(qspo[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[2] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b2_n_0),
        .Q(qspo[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[3] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b3_n_0),
        .Q(qspo[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[4] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b4_n_0),
        .Q(qspo[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[5] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b5_n_0),
        .Q(qspo[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[6] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b6_n_0),
        .Q(qspo[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \qspo_int_reg[7] 
       (.C(clk),
        .CE(qspo_ce),
        .D(g0_b7_n_0),
        .Q(qspo[7]),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
FFhFwx0Z7fz6mtY6A5aE1N6pi1GRHYPZNOEM0uL8E7n4YtXNoiwaNiJ94RvvavkmQT3LfuLf8+xC
Wdn/ovm3Ng==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
BRrdNiqsrUppTUtPFFgJ0DC4I+mEOrXINpKiWOiItEZh/M3KrIU5UzjenmgPBJ9RrRVYEFRemwXg
TWojD86EpP2Nfr/2amZDJx2y0g1dp8t4qrISSgUt2YgvKx3zXcbSS3E9KyW/BoKNDdAzXDMbc0dG
b6Y/91di9OQOhhRmezs=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
f8L1nMX461PY6mcZz/rGq2poeGZo99ejbQ/aiU+uf82S1H17OwrwvdpnLtaIuA5oR5V0xWcSQUsb
o7KNCQ2i8ldbNnBPCgt6S2bONnPaOdsSqss5fLWujR9JneBcKjSLXZXmxOAJqaMY8sJ32hZje3Vm
gHF/vWTxU0V3p1i+WNz+ltcK88r7k5cDdjsgyDrwT0w+C6qh+qqAMbfrYCD+JEjl/GoycUKRon3j
aSx0GaU+tgwNQIes2DLLTsNOrbVT1r0bEbpeUXRB47aCcyiBNe6fZmpjUbmp8RxIgrcBnX6Nl4Mm
SXwGexakYxM3wWlfIll5EYSfeEEuFw14AVZeVQ==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
PStcvdtDEQol6VJANKfzOg3qjemBLidRWhLTETa92VAxqfP/v4xg+G/GN5Lc+i3uDzRhyt9kcO8a
OEkIpdE0hIvGG0wVnVPa94W56jUeRZmkuhDNgLuz3dA24qFbzygsIOcUHrE6D3OegE42fiAZRm+G
KUbgkuFUmIaHApotDKfSx+LyWzMk4lGDOxsXyF3Xj/yw2S8/d/tLFd8AfUD2CZ6JbwUb8pibz6Ej
DdcgObJdH1NKc/1Ae+QmNdnrgs/ns5Zab8ZDJvhwsTlL79Td/aAE4xJdo710+jWo7wpb8zHFuM08
u1AdHa6AH4WwBh32KvOcfFBzTrxhWOYUa71/KA==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
FfywgklkzoTMSY5pB4eDKZXgMLJXdM2RMCj8QdBAhWZDZVLtj3kaZP4xBKEDURIOxLnlkc+8DCS7
Fgi9xLDjjWyOlIFpsMWwyYHKtQutOUL7t/ZqN8xGRYKZ5/h2vq3gRcPCE7ROOrt4ZClTP7WGpYN9
OXxrIYHHwI7+h3pMWibkd+FiR7X3gGtsIRA4BvRQY9Yfa/RL9bAnfhVakvy3slXlpkUTNkfKAl8B
Jx4TNdkn2aARmPy8aPvlwAMphJFKxCwSCebd1HnT1tYvEdxnDvBgs/1D34UB9Df3M7l1hA2+vLlh
tpQFYV0Nj303H5gkZW0Zj3Ye/yGShZRqL8jw4g==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
F30yV9IHYrLybOEoaUPzd88wcdiYyfMtT/tnhVkYSqyVdMQgkT4utnsnEA2q+5bvBn4MANBxHBeq
/d99LVE5BEiQRonl+Rib+8MqbuNw6qtIgSfuTYDkDaj/7myLwnj8q1Vhzd1XhxuajXUabRTyPqE6
aUVPk9Rf7NJ0Oi+Z0Oc=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
F86pry7g1ooY2qGxlpJXNJlqo8gSGAYbxYse0SfERJ/0Zd0d/Bn18GXE4/352qaXnjqc7qMQBys/
bq44kqDrdq34V71eVkX6TYu6cgJDh9q0CNKLwX8RZVwze7Jaz5FN5uURMs+fzXxVR+KOG+GmytJ1
+1HcJsX6HOq9aCwIXJftU4b0Y0Nf+U8BP+HGxAcnS/YjUVOn4aaQf8/ziBU2u/GLdT5hSORWE2Zf
diVpcYTZ4Hsdakn82t4RJQlLHNGiveCSmIVLNyMuEn+GZa6ZT99Aa7ecbSaD8TuGXZPgr2V/ExWf
3/2izwZsPGz1olScEPk+7UoTGaQHqe29jHw5uw==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
Ff7ZGKtc5YII9++aSxZe6ZYE9z3/xszNAchkryo8Lf3rwhLZ3btjwDxvT5SNzNtKbMxikjMIfTOm
b06/4tk7UZdiCkP06Oz+mXbzZErjM4vh+bELAsaS17AatqAZPf2o170/aIH3Lh0bfktKLnlz+yxr
eeyGW5a1rWtg/nTIUXHLz8i7qEb589ZKcYMcpAvsEGwqVe3FyPxDIL+tZiKugqvOTjt7i241XXwP
GsY2lytif8Lg0L1k0jQ9oh7RUMK6N86I1xf3ZmYXgwBbe9lQZeZDNXCVgj0EbtbAO0PmNz+PUmSb
do2o1LGRn8KINwTwPNjMRtdXzCZOJF6pfTHDdw==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
CXukqBOy6gvCxhZzlzNOX4ErR8fMoWGrYloIagpz76jdtkynnVeZLlRNkO6Jppn0l+jtrYsWX0zV
HKQcPjaYJFTrLkO9WRpuMoJQfhjLbyDLhVjoeMpkVbxci68T8NCEJEgtR7UtiG9NPMm5lml0ZUr+
BaLurrdYxgDHut99MUxQQp8B7yhpJ2a/vXKfHH+vgpLbhhSCjVhZ/Fp5Q/+Wq81gL3tFBziRbkay
Ec8TNsstoBP+SAZiefRBeHO3ceaK/fIuB5LuPY10dkQOl6kZtSpMKeVt0Hg1LEAc6rcea1X8MzGO
quyXjIZuNs1TOASRxTyNIcqf02bSqb2bgZo8Tw==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 209936)
`pragma protect data_block
fPxCDzpv99Uhcfbj0wClweynluQMaiGivJzxZ8XYg5q1BLaV5w82XIx/rk671k5zUG6scBvvnQQi
aXO7wtjwypjQs/Q/Tb0rNcsHh5V1EgyGUg0QuvwZMI32wmXx9CcDSjzeCqvqQR1/mvpyrGTt8sGi
dfDywWb7eZOy3GNEQ5X3as8kvf5TS2OEElbhB1RtaEi6nrkWly+nFFiwgeK/aHBhUjyODaz4tVs3
OrUzbN1EFcofJ9yzR0Ao7KNhut3swNnd1qxO2HS93mMrAZs9gfOdCIeUM0xFIt5vZ++S4SRdowSe
mP8osUa71IhSF/My0rfzQs3MimnR/PoHO6hlOZawgTwPli+RrSbeFFVO3FTmyttlnf7m3OaaaEad
UA3O1Up1sk+++ogDPRF0LgE7dAk4wv1MiXVzVk0gnduGeMb5dIwfzgTAwHUvCThsasrxeX+OnZP9
GWihglShCp9fA8Qhl39GJWKxYE9eRcCV3Hunibf5bT0MpnmSJm4mLW2XfppMM62lIGQI6iTcExd3
uYvhTPlwtYXP3zy/rYLODhP9cr1aOaAhee5591uXr2g70GWr0JEawEGVM5WYPtMAMd8mMgN2f3Lm
5d/xGg1LokQTGZoikiyQ1slv5aAaM0c21zqf+z6fgD0XYiEF6OteF2HpDA8Fc0tyNo6/Bf03+wcn
bJCq0F6xDehxnkF2GhZT+8nhQoOnRdxyVbGtbJFw4aEl7qTA8yTwL/irgbs+i+GYP9YZ27TaLOB6
SXprctnqQuvCStbyDXYpu7/jJBAyCCAmDrrjUmXAm9KF0PJf5vKD9NtaMRaIq++3DorW4jfRB22v
XTxJ8WYptzLtxwrZDrASa8i56sgrHuhwuZeiw0bBDRy/MRLT62xo/gmvor+1/62rXFoPpr9N2CDg
/r+YWvNOfE0NBWifjoHNgsJ3DjAwd5QDkySInZ/QALsAJ5VrOhBiE/+swtuljymZSK9l+erPJ6zD
4MdH4qpwLSkJ2u852WK9ePY0e1kOFm7CPXPPaf8vSJj1C5POF71YtUdFEZzptUGdcUCDNXErkcsk
B0OflNiYodt1YnGP/WVOCwyARMwWZRA+VWnJ1mCGXoKpRovuJnI9oc5ZMdRscK3wHF5m5gbej2ua
oX8ZIFYQBJg2w0q0zCjGlWYyGFb5X1/K6H1mY3Y7XgzEdkO/n05ZN+LkZrdsDWTO1CV1E+gJTdtu
G7rTYPyKrLCfCw6rc0WmPJJGBbQrK6+p3/gGkNeAdGCKlQJm1ks8NqZydTEwyVoDBA+hljxr90q2
rNeLZivF8oG+Dyp0v1yxUr0pXQp+idEsAIXYRW+wV+UrvS6kE7e+nmvU3plQQD26DYeIREhiAUih
h8kpXWqSAVsQbt7YcLMYhFjl5VsD64+w5aojbA5GvSJkwtOGHbKxoONWDJMxTy6uVKb3jr5zF121
AcvA6WMp3mhL9ov9U/zBnsWhbgZes5Bl5m62bWs2OBFsNHRBTNi0v4W2wOmDbsReDvqWnw32M9ZK
LiKp/omGyCToIrkjYxzwvWv/a62URA+ByzlOn8WaOnYjkOqV2mckc/pmx8c5g9qC9s0mIhnKyc7d
VYNyjbGLtxRGKq7CV1XSRfLlvx1GaKrKlBQO7k7JZrgneNAYEstD9v738nqqoRxHe/wn9A/Llj6Y
Zj+KqBnLoVGR8hkdiB6lrjv2WsPg0hRjm0ddcPCY2vyqqXm+NOqL6NQBtBSZus5NxDaaWYQvv3U5
ezgZpwI0GpYYfc9Po0rqyWnOQuWK+8ShFgribWsrEPeRCOeaoHhVpzZJJvd1QoGzk7r7jeE2FtqG
gPH8E17+VoZjPGiY4+ZBr/K8QsQk4ZZmno4rJIjykvMuIFOcfwLe/zyyispnPqKK43+2H7RQA+vi
msZoAIVd8kdpnVECOIVLn4IxV7xjXgup4ntQkDXv0XEUlgeTxF4ktw7ejTbLrrRswbtdjvt6YyVz
halj+FZ+1/ces32jklvk58foZwBwspqzaY8OGplOGHlxiYEOUBpdn62x58IEr/q3IaYHeLgUHB5E
dxpic/yjgjr8S5siEiTpv26fxDTUQUWRGaZYL3PU7qiKg//zC+OyXObzh3USzkz2HKswLCn9CC0H
sMXikteN70jcRPYHccgjNFXBCnbKf01AQ4KRtljLlwqa/XllAeM1IUWgI6dnlqC/KBspLX2+JEds
lrdi04oymYkWCpY74dL+PU6nO9ZQri49ilDrrFVOCCDfAY8vEEfxT4yfScViY6SHY62KgBOWtwjl
XUGi+zLNUfWxBTNeLVC4YoDS2J3rvH2UN7eQBO8M6I/abMXiAEvVmBrLu3CmVjCH+LJ45j8c7Ya8
Neqm44NZ4aNJTMr0Yvgo8qmB2elhqFu2LHLduK4WDjP2cbscDyv+qYzKx1lT1qsEhOd06zzw6Hwh
blyOW2Z2i+sK3QmdfH//WAGS0UIVXflMHwklaPp2Bkr0TK9pNg7J5JyDNcZFCqxaxSoNBp8EdZNB
thUKTmINGHUKIR8bEbswtzcG43BkuFlVOIhFEQ6vUF3kaf/5q1EpQMwvXgOmmqcGIkx8KdEcAoIY
UudkUoU4r1SPoIsMdJZFhdTe+9Fgoi5WFOI128mUGSdxi+PeXXqOc0/e/KvHPQYxcka95vEDYQuu
TZqcrVeHzgTbBlcSvzCwMm+PjCuleDQMkJDdqJyR9+b+NHYBWC1AgSlejvbNjkYuyvh9AdgPz4ZP
R/67C7V1JyQrOGjwHyMcE24HwR30G43WFMXsQ9+hNHyMCeSEv2EYErtmW7U9RcGa+YaHNJcO4h6o
fkTXk8OTuRLGVmvIXoEfIqxBy5EFhot9tkFoNPes/ILJLR3RvmaWCHqAk9XssMXIRremrKwor2J0
pwIlVCWlk/kIZgnMnWT1is5WwNG14KoypCzq/E4Lg7fshrgfTsXBbnHVmETZ6vI0pxYCjKvnwc4y
cJSTDpFouyFc1ppJARQTIBSpjzFglod2S3zap9k/Y1xygPOeOQR54awmEkxs923L5iJt9gcGza4B
tS/yNnM2PWsji5QzN1ChG5NekDme1pVj7C+UiQ3jaV8+I1fodRoz+DO2HgG354Kgurx8W8Tm21S9
X6VV2j3BJqSJn+yxHS+n9iXYKLZ0zhuSCICiOcR7FqnOE0Ssu44zUA6G+6UMRgAPtbsSYZiHdwls
houj2bIDBbUa31Z3B4nHuEP7Jjqj4DCKJN7G0nugB+dHvJgL44X6YI9q88qsAdC9EkoL75za6w0o
Y4wbIr22+qj7VRIUWoBNQ4kxIVcGqXVutkDNC72vIYpps0+rE53WZF9r7952IuQXgT8CUCmOHpXG
YQ/FY4bujVFb6/CB0RrgEvvFMRON4vgb7Q+NGkhKxOxolAsOPI/sv5tp/xqETbfswaxfOa9DC8ek
yjvG2/vF8RAPpzlMECpvThyw6HTpYD51inzi2A4Bctince8a98JwTagxuOYV9QEZ8zPpU8JKIy3r
RK5qhPbxELJPT1DyJv1N7ERd+uGLHhaWKBK9Z47HioKB9Of8N5i+iLeD9JqIuUDU7/4r7zmu8KFY
lrifebar4zUry7Qm0j93fyPMWx6ZdxY86EXpXz6JwHWa0wgp4Soa+2xbW91t6DbNlDXiWYKlQoxL
13U3lY2y+fpH2hcRZtIIvspuqoGw4/UYV16+k6Ma9iJmC0KSXDYx+YylzPBoMNvzADbd2fzTWP+E
2tuSjDb6JCGLlrzqUkt1nraiuIBJvmH6dOPEs2VTC767BQOPeGnLm0vq6ooZEPQQPQP8zF+u4FvZ
QJuJkE2YC4ez4cTJ9QHAfiOXltru07zYZdU7FAQK/D4y4O8PepHAsXQXOkvnLb723zWbn45Y4CDp
huP/CD5ljJqQExeQ5JCYJoOpf2U4xG3ljF/le62h4Dyb5e9K4K45rgUu4YGU6feL8xFbHMtkH71p
9s+Z12DCCKcHxtoJzDKd8UJBKKD+wheSBQBvjjCh6+ukPD9LppSDzUPudcV93etokxaFmL+29DlY
OEEiqgzAU4/Iev+lbQK1TBuGIitapnOWaPCP5RuRArzh4/vkSFNech1BfxgGroRDKgTaD61bbA8M
5S4CsjmeD0TNPRroWTmoDOzx2seK1x9GTLWhdOyESYNctWa0rAIJTwr2HxG92c5mjc7/vWkD0fea
A+Snlm6hWQUDRgZH+9tEx14naWf3SkLuJm3i83LNxjfIFSxBvizeBWM//nt6ZIR5rxdQa9Eyii3o
yDPvgonAobs3d0EEzvtfuhki9O+71z9jfzYqfgkcZ2m03/gudp4HcIgcj5ZxilJGAQwZDxpCa6uO
7KMeNCoR8SU3yUjRdEUP8dv/76YsNz4CapIhJkqtfWMTvPfr/SEU44Maf+WXLASeVyyfkehQHqYf
pKZKzCmnPMneyI9oDXIcuLUgzlmMp0emr+GLqnYhDN8aLnxTcR8frq7VTtwSr0yM7wLA0PPLerqT
M+AW5SAJ4h7mS+1Vjbkqv++wf5SPGkX3zUZUjYFuIFyNQD757tQu4ZQ74h5fFrDaz1JiQ77Y4P7T
vnnVc0/0WxpdesC8W9H9JJh7Xu3Jnb5RnIcgJtmQn72c6ycKi6j9eTdFZRmPQkU8TVBHtMWc2gja
Zf9sD7jUAzivTFBnXp3j4ACeXjhjJt1sUiH3bphROFdMTh6M+o2HelgDw9kt7+IF97j0wLuCigCB
Dr2I96BXyMvHOT1phLsx5q5vQhNK/rd7PL6tml6sdDFgUyXUB4GBRCG1ZH65VFiJVfPNbONUK99G
Y6NHGrXyUKJ4B1hEU7xLmIaTo2aFIwPN10xEog2YvuVZk+oFJ4Hg8ABdlsbedlMjMyjTT0JBtO+4
1daQjWaVcO5EAqgOO3r31qMIHlD6HqP9MbNrgDJckdBJ10RM0bPFEmsGc3KUNHhHX+ZAtUmZ6mcN
pvwZHSkdE+92iS7ebh5cegu+cI+N+YniL8smCj2rT0H/i5fQUDD9nX3LLQF0nPH1v3xlBe9Y6CEJ
Xjj7kDpYN8SB/4/1Xnh/zAWf86p10KuNbfzQZJ6rYD0FhECClbFKI7XDGLm2vZE8fZ0GKZ8wK5O9
xJLMD94qkdNbC8iMbOgXtcGK91CxggD8VN3WIJgLipx+OivXtYRa+M69esnVX/Epgd5L3KyKoSpd
ksG7SgqonyOG/fg+oMNcumFSCj6o84Y0wtA5tO7+SqvWwlOtADk9Vbvluunqxns+ufnQgXbnU68k
Bzhy4FEfCKAyEuTXWJnZr2ZZ8Vfn176Sw5qdXd1UjCist0hwstyOn/52ubQN5NAz4VJMVTNMhAqz
j0WvVDc1SEcd7+NEihaU9f2wlWhPi9wEPr6O8I0bpib2K9HnJNsdGx30bZVOUXY1yvNwKaAxlt6h
i3EujM+9YRhRtCr/IhyYuHy3vRSCHPg41PItGoRmKasClL2LVy4aRKc7m6a8KYszHqvmz7u9J07h
R0cD8CjZj1GU4uNZcVVqJwiIZMCnsb3XyEq2Vvjupaj7sFaM/LrKXMvSj/ElhEFh8lkVmXLAulF8
maKQiW4EUcBplsaXBZ9U9SEzpgcIOgRZEjg6QH0/aSVnQ+pCsT41EFNhEJu6mCsu7xAlFG5SF8Cc
Q/FEZLcM78N15tX/xwPbcpaNmmAraU0rXquaAzKvzSX4LuhJy77rUYNuJCZ57LfNkv/SE+sk8wy8
b3DbOnUwoZPHdH/G1L0zA386jmDqHE3FZ7mFCNHy4qFnPBf5QA922wAznx9yOKSmmb0eKBCzQj+d
pF5V8LElwOcqAt9amJnEO83rpUOubxSMJsdt0solnTY5YxSiSBg41thBZk4X01EZ6ePj9NlUWaI1
e8uvbLxe+HHbv8+Wc9sUkNgN/fVER+YaDI1Vq1GZb733cB+iYBhiIBkVUexUUP8cDJMtqoGotfxf
Zry6X6A++KvHZdkZL1+1OtJeIx6oWvNIDZubeByhIBbQbUJs84jfYarv6BKcSH7cO4isjerTCtSB
UBa0B+4vnlaJTl8g3Oc5jFZXJEmxOMMtClzewdyGWPfk6AP0uaRp4mnJhdTAoVNLjQBwUmAxjM/c
ezP9pmRF7I+4FWibO9JuJJsNcXhuvlIN2z7GCT+rIdCYlHcnl85j6P0V6lJ2P9bR9QczTn7cJ//W
mbl2JbpQJgZfVXeoAPZIqCn+FsImHbFFbbfiypsnwmyEujh6m5VGLDODdAX9NWxdUJfq5wvINt9w
rJWWJWi3/UdsYyQgmew9dVPsZwv5iK9lCfRVxvS661rrE8+BA3lYvb68ChY4mY7o6b3pEKXjPCJP
dg3cvVOOTBwgQ5aavXZ+s4UoZM91tgfw7HDp1JcN1k2kkObY9OXVfCFjX1JFGPyGnLq0/nddDaTY
S1e0FKW2UG7FnE5yia4XRKh+2ETytDqCvgFZail2zuBV7D6vyZiraViutHiVOFkxF1bGRNsOFLpA
E60w5DrTMR1VWyW8hCqZF6NlpuQiupB2Wyzg6UoZiNhsR/uPiWbSfqGSFtI5ul/fAtVL6MUNFX//
r7SfG84l49KtHQQominG0E27aZasEySoNCjnF7MfZDAQfH/qGjTAbe5zJBhWfOiUeOYyZSsWtK3d
1MBaTb493XqiLcQuEAY7dAFlnevEIzQ7CidNO7iYxhlIguoIe9SJvDCQv1IfL41c3DRcPo2GSBuE
P6CyQoZ/8b8WszObM8PsQ5VK7FgmaNsTpeO+uNWFVD7MAzZKQluqsqTcmzsYuMFgK3D7ciKZ7KI7
Z4l6Ig0yTXwW8WJACb0FmgZtiDcE5iIcGvcojhUgliDDNO/HC3q+Wak62FSNzYNwXf+LTd2HaJGU
evDsBCg8fUDT1Osk+t+jFGYx6aakh2+AjjVdinsEJvMU5coyxF4DhM00J9/couvjEYvT6zpo5xrf
5slZSe8MZW7Xx2AyCSwJYPvET9VYmjLI/qmpGBb6EJR0E/YsnVWUUQjsUobKd/tAlE1F96Ec2yFd
AoOYMghndJISAEMdAR26WH6itp3Ied8xC3ASTUxV20v2UD48xuS/hwlSuOLQMPbegu+zk5VIhkpZ
HGIT3fIxL2xlsYBgfJPR/hc064yc1TdbwW6BIn+yhRCcYZnUDq5dDd08Lms/Jv9xKX8yjgVF/IAZ
NaNTQGq1PThG8jrFn0bSFv6yrMJVzHvZbbobEo6ij9/KwuM/1QVBlnfDxa0lcvcyl+PT5pL4Ffzg
pKQe4mYYIJYE55gCYOu0VyYtRtUR4QulpN6yBTmq4NXXnzNghQI8J6colg3vCkmOdNiu/lnFkTxC
wMKB+II7S68WeObwFjNwxKZTYKqkhL02dlJ9l6gaahDlsg3kGawfeuoJxQ96+wJXPP11y3EGv2H4
ZoHf0jLfeGb9/4/M+zwrvnQiwUZrv6FLqaGJlB9btULOavnIDVIc4SQ5n+ZzCGx4Rf2nSPwvu+NL
4fWjcylf6RCGgyVL2/72xURozLBfkJsn/GjZ7R8lxUYgi8V4nChCvLQinTaOUVkxWuckWopKk6EK
hZ2Kztwbz78sQaTiX80Dh/KBlDmNIRrdLRnpArCv/uf2T3UM+PjxlFiUThSc9Cydzbaj9PP65PpR
FpvqgmI9Mtp/XSHUKrqERKnHIo64/QhbPbz9Xzmhl0OClGa7bz7PBZB8N4lilIWcnTwYw2gEW007
ITZ+ltZ590r9M1d3/OSRsI9i0Cx7nn7n9qWX/+Xy8SGkvKpFhtRCX8x9f2V5Cr+3kC0o+5kEDWxD
+WpxNbq9d5qVUI579cBz6oEJpTcbpViFexMM7gmpNBvuXAxuqtaLcdWcqqKqy4BLTOd5wMI18fE2
yqJkREXNx7EOqbIBmVHQ8lvQK4rlK+hsNsL2oP7iHmgaa3mGSZPHJ/yM51TtyszukEaby7Coesck
YQlS0iRSvR9mjkOoVsUGRJCW8auE3wB1eNg+IBsMltpZRX8TXcAoyEtd08BN1E0kGr8D4zoZVDSx
Asja1JEQ667Fv0SE3ahJH6Kq5ckPDYYOLjT2t5pelEV9c0SvSFvEA8HrB1yPI5P307YfnbMgjamk
ZU5jpgdD0i12x4lppnxvaNRaDUSSiKrcwcT2x/AqkkVkbbT5z3LbM9UwalGeDCOQhyomADlGOWJ2
1SSea30lXfBD8zYvrNqSSj9F1LB1Ww4QDWhmR8lmOn+zpM1yB8PYG2RcE3gDpxAJhuc05axZD3Ck
Zi11wiNDD0yu65Zl9rmxDAF/ib7ik61OZgF0YNt5jeQ9EW/RAi7xqPWXB8FzLoGhp3ZjZ9O3GT2T
YWXYGhHZCPSUrEzzqAatDW1XV+kAFUA1tmBH5Ks4n+iwF5VwIL2rX02aa/MGRWlNUZyOYHxrARCM
tXbJmFY0UumVYqJfBxBWZusdyV5W5AkLI/XpKHT7BZeHPj8V3LZGVt2XfAUicTujqSCH7vKv/oTG
XVXKRzPlSb1yQO3xelKGYp14EsSrWqtMqUzbAxKtLca4U9FnJKtow276z9evx1ttTsEJPq9vRFGZ
Z7Phb2sTLj9h+Ax7Roj2kZCeGZIVlfGXT8ziGk3oXaK2rFFCywbj80On11dX+NoGMnWuIAwOdR8o
rjbQZwhE231IfELQmU3tvwZdRU5jH9fUYLk10wuh4LNpZ5TYkN7YJMefbrg9Dq1rKoJbk9QUwAP/
6eGkVNFCWvDtjTuSOcm+Pley0Eq8oF4azGZtbElDSetiRnBbRgM5mHFuDxEZqEmjemBUnxlasE+e
7gmxsqiz2DPAjKBJxrTfxsGIULY16mu2cgsEfwaD1IIakqHE+w1wsK9kKDqpxuMJXr/UrAUeN7qX
0g8tO3WsnkWlMM1NiFdMFnulP8uoEKU2LIKYJl5MyCCVEvAHPPNyNaRMtTqeHVFSyh9elJ3LZoqd
Y94paHxivkfSpEzikzd+MlsZDSBmjLCcr0qnUM6MwUHdqGaDLPh9WszS3uVLofUOSNFA8o4laZFt
ycUviQ6/rR8TjvL/VC1k7dYmnf/EmbzjM+idNV9rK0oriFxRWF415gaj6KCPyKNo0Fbn+Zix7wfT
jU7eeKt7GHjD1q/xIi3M1fAeVqIOj24g9O8pn5al8f071cc/SHDk49Z07As9qEXDeel/ycsOBkBH
qt77HS8pHUq+oYAvOSkjwXlh1C1S2U6phfRacL5ws4Y/QPjlnNDOfWi4GCQhAnnWuKxfOY85hU+3
hBOmNDrVaEYV/AkcLQ/d/iLRvcFpnO9iYVit4KSYLdFHes47IpordifrIg6bDSQEesBdubgLncKL
LPhyS/rgfnpsBNUTiE3I9dONSRNBd+B11KBc9CeT5V0a6jkvVRgcX6R0NjCTym/z8kCZUOvgpZYi
3JiPLbYPVMxlZrk9izUNoxQYtxvLG6Mz1C5DnxTjd640wiZ3oRu6K0Z/4MGJymDGH2S1GhL/1SRC
oe/3VgXCK21p1XShtR6IfFmB3PA2zyJIx3oxy6xf3RR7gmL8gRL89idQGgWreBL3hjiCYiG/+t6v
nv1FFH2tPEkpZg4xihX3s3Y8xmSQ3EO9GRgb7LAuGEAD5QxObMz3O6X48ofLLQiZq8lxuMag9rTt
sgN6IdgT15mQRx86gltjsPn9x0yKMfs604pnMBAlo52bTbz1KKlSrKDyscH7sAB5ElL3BCJEEPFv
ZNiW6uOq05FPFO04lLgunjw21+WpiYu1DeVsfLoqMf43et8fIi1T/kB3PGsP6QprfDeDqOvfmL9w
X7FJjzKJnVTif0CHOAjn0/s3uF8p6DL0TxPS4+KkIiNSVqJG3iXD70VctUc2hQEGn8DfYT7R0WvF
Z1aRPpCQyswG6voE2MFlR0pgFGx52CAy/aqiYHmHwn0GZ3hwpJsAqJO18HciPlTI7J1E2P0u23xz
6ZauB7iuJELEhB/JbboSZCcn7O+GROrNHaD6KJ8bj3FRpkMQpd0ZT3svwmOYb/TUs9jirbK9/BTz
OP28o3p9bbN3aRssUIBgOIgxiTe/+kG1VxZASZLfKtE+49aRz5QJIsg4hItSZtB5eSN2/nas8MpO
uVm8DG//F28YOoYpA4XQ9QcxexEll1YbvDQ6sg5fLgf0v77B8EQDGEV6XXaleCESaCnxzcbT4QgG
WgoPELOhiszVKt5Y3JwpH+UB+oHiwO5c60EjMhf3fDytftP88/euxP0bqqep04n6KeN7m5cJvAu/
zm2+Ok5S3Tl94oZeBDp3NGU2gzVcXIvHiDrMK4lexOUe5fkr/UrK/A+VYxJkew7NFgeHBblDEMdz
fHc4li2fUfUoN+5AybSPW0P75q1cDlQ5uwF03pbrU+v1yPi2FXyC3sQyjfWd5XVXBOr8CGEjKFuZ
n70iywZV0gCUUbV06MYmPnvf4wP/IYmIv4lsfylc5aNNfoZgIyXd1DsLOfQmn7Gznij5p5rYBfN3
mmExGEVHESo2F2zuN/x26QT0Wo0LnNzMC7CgzXBTINWB8okwOO5xRLAvIj31QjFsqYE4Rp5HmT0v
SI8uKdhGCrUKC4nxo+GC6Y9iapbJ1vNdt71HjdX/e5joVyVQbdVEz1Xgl8sKfIbjV+EQ0GvHrLBu
1cLuD3TKEWX2W4N1HK7uayQalP7KfgL4uhbvydM06FK2o0Gq6Rw8stI+PKeqTLPXooXctRT1S3H1
yCbQRAIqzMfMxwnCsMyibVy1/lUJxt0n94qEm8s7DNnfXf5giwFYYApb3Zcno8ne4Vbrv7Dun/D/
QmSFdZqk5QjDFPLBJ2VJVqYTGYRDxyZWGEKhugHZ7RPQ9R59qZ5GZbWiR+oc9I5nQ/kU4OOXy4uH
o1UMvSLv8Y0b4KDrw5HeHLDoDvnuGQ/XchQJzIqj5NPGKZmex6I2uMa5M6XaNISooq2yZIEZ1g+a
v144XZ8qNXuukaudPSID/UKkTgH15KsxEsqvL3yBrR8Xh7l6S2F5P1GMXMxjxHSO4LXHkT7xc6XH
Y6Bk5Gu/BOZ/93zo//oKUUNS+Qd5bZ2OEGoq25XnpyOXxwmD7i8+wTQCb1P/wxV2xt2TCMYexyhh
FLlbgtnwqnkTQ/DlE/gc3rQql1/m1GYoQmvpXeEY9L602AKC9g+BtvUIK6dXVywPT6ZoarVovp2r
WNGlkDtv/w0qBeLF/1H8zO7nBA8oaD2afIo4laW7+5GB7rRyFcV69zARysJnYqRri4kjqcOPSAAg
phv2ZO+Pu+fQL3Q/ecA3EBqWi5CXkeMOaYhFz17Alzz/YgNm2EVIk1SBEX55Tme+0YX5X0XO0gdq
VPlQu156bHjdmbztm82Hhr+yNCOzCInFumzlSw2skDnUw9qt5TAs/HcNj4wvxJtGM8jArtj5EZM2
nS+FE1Q0Zf8Q2b4DszMKJhHj7ep0hupjsV1X18w6UKxvZ+UBC/QeFVEUOoWCa5IIQM8CkNa/Jlan
SP21zEjj0aVys+MENBPwb59zYmyZTzCqCC3xWUpOMv0TLEXAVttEFrPjrk4NuRY3Ci6uyASvlAZg
rlqwlsajUjr6wy6I1lciZdzpyr2AFK+XoqwksJAc9IX7qIhOCbqYNCGjWju6UINfSTsUpNdiglnK
7+vcjGaRiOXL+S2Tl4jLyj0b/03ANTW20alrFq7565LTVsKGWtChjzR7wH/wRerZqagF8pLxMBy9
xI1Sa5xG/s4ro7gY7l3mvidSajb8rJ44LkrSM+7dzWy/CgaL+GYLSscVAkZFuhxRxmd0hF/9CogD
CyZ41k2ZTn6kAmTFx8IoPa62dSKwQoT+fwlGBtDwfhWyR1ZHQIqdhAAMbXu8smPGxF59bBYfh9Gb
7RTO17UEZAzWhBTw7szTHLnPLvJEM44e8P2KnKA9pEpc5RjdOXoXEjkTWbVF3oaMAiWpK5LoK8/w
9ezxsz28kEnnZvrhSlyJMxWgdQPRlAtLKVQLSYgl3VRPzUb7x3ox21COTVor6KWCrO4LE1LrLXVE
TwWI6R8cXoC5XsjcIbLgYIlEwcD6aVGn1+XiuD2BpXrn94qrLMUy1nvBmxJ6IF3fy5a9PqNZ9NGQ
y5TDCnn3eQhx+j+3MISUT6r+Par8InKi3JsqABqcqIAsZyu7p2fPRL1AHQfLVSAHpWYT5AeaEbkh
Worf0R0A2jhK0BIBifc8OcryP83/2bte/rwRw9Cie81oKD7CZNAoXhyd45NxL5RcqqUH/5C8UbeE
lGLO6XMvw+dlKd6HlM/oo7epSsQIyDMvpQ1T91XQGSkQWzFlG4dKgs/5dgWPOI3jq044R0uPrNTM
aXRjhSZHTasRijES+re141pTjbHTjKRsC1U254fXJLtdrw8AstqZ4rRcftApo9+QUC9uNbwDKXBI
2qtY8P8jZ1DbwQbLypmyhljuPmnPtl0DKLmbWyLkYYMQHsRpujB/5DQ5Ca/OHzNCXRB9/i+bxO6h
5qAHGVn32ZxPVywtidnTQqESyG/QkVsmxcfXpu56cCE7cPDw83DL/hgjw3kBxbK99Bha49uqaitd
AXdigCDlFW3bHi0Qua9BjtctQm5+6+hBohg1uFDGoTC0zyBjNdJ1hV8ZF1qOfMyhez4uRC0RmO6v
3pND5NmV7zhYex8QCL7Uoc4NIlrUoMgk5ThSWDdwvXwqBKQGKyLrY/PFAXhPua/yAqkJVIGhsZCx
hdMrvpFNQkfHQ+1JooPXJ3Im4VSMp12bAX7/ieO0QL4eZ/B3Vr3P4pzVNbN1D60RAgKLsCQPk0Cn
aRND7Qu4PMLivpTacNrFE9TtZKS6dmf2GO/p1QGiFONl1JXsM8ruk5qm6pm7X2gwHLM5IXnN6v9B
e4ZFS48z1JxDd5SqF6MPpDfN30PKcupEngvgRaIscJzkV9ZTUlstcFh6HlVpF8QYzzaRoXiPE/nK
7G8EUpahH/D93eeEviV3Ck4N8cmPfYxMpLoqQDyAA/wMxU/OIktMpGrzKbgeoMTSXu72RoJY91SV
i3emG0vV+Wi2XAVadGRo5QZWrWyrBsS4lmfzfrbQprXG7xy3hYjK1Xu5tqJirCt4RrRWR+r6A32R
nb9qGmzOfNaeEYkmsOUIBCgc7gw9W1L8p4kf4oeU8vBzQ5R2OSVPWNsbLeg/TDl9TKHoNMOhHpWX
TXUJiIMF+QoPHrkoVk+8lYwem7JlGgS0RIrGBt8IjjDePo3RjN0posQEMpB1FuYjlPvt/5RCXcTp
FwyIDbdhxzcT0hm7/WGdgI6qudnigpAtrrx1+vwrngvMZeyco2XFhtRAyNFc26qIBYj174n8v7br
XPKT9MZNkr/KBi8L8m+q+5FwILF4Iv8x9GzOJA7jGqKX8JNNUopXGV7UhbLOU6Hh3XjOjugu3rSE
Zx5gJ4BuJdWdgyDri4bPMZBY24FLkjSpoL+WzQthmzM5zQnhTOtpjTo4eOpEBOX10kdGwqeSGtDU
lomOj/JV4mOBHbL7dMWCFN1rqVfaPlu3uYIyY+cEvx8ipKw6WsCIMqL5tCQEyjP4/j6VQLqzc/m5
dpIr+YQlfgd2BkcC6aJRF9qpC39Jw2NIcxyU+QdWv/eK8hIyKt3Gv3ry2MJX9SMMqjNaNlr/00H/
+uHwpIQEMNZYNjC48W/bRg9Ue4Xit365h3nkdsr13vgKo3bA60Er5Rxvve76GsbIEmXpSWsl/1WE
6kN0m6oftQ0bQLobBT1hReEMHw/aPJXeRRzoCUuS5Gi6cGbI9fuMmBvvtuEyrPejuDg82vkwD366
uD4yx4iTeSSomqST6ymw6nfELjdBykswrVSbOJDBPrDWuphLFRat9BV0UNfXKZk1v35k6XbvH9QG
E5OY6Lglbj9kCWFDsRi1zAxLegM/rBdW9P1H7RMCMuHAZyc3W/NHkx80WnuwD1i3OE0FfHXLp0h1
Unarqzxt9F14JInD6oWb95j0SGL4xLLqaIObyfh/A+zRDiIMosaPTNXUoY+w9OVXL50aZl9wuobK
QvS6N4HILaM+Kvl7W079kVbz5cXxW+C3+i9nmR16UABaYDDkambBv37SYieK9c0NbvkiNgoXB8FE
l7qbitq1HjRY7CzLw5eFCTsYt+jXjz/5ca5HFozu99DYiKsXfgRhS++z2HFuSaJpqXOxWcnsDllZ
yr8DEMqoVTOof+y7kbQ8F070r0F5RffIx2rsqwmT4QcP7kO2xPPSmaK2Nfl9DJs4oUcU0hvW3pQh
ZzomWhzYykIXnbkI+9AkIZuEZ9uAuUvGesvS7KxruSCdaGahPkFLwmakj2vqypZjoUqRDLgCICgV
EjqyOp2pgyiMouoCjVUSDsUvPWufKSoXN7+6nRz74YfWyOLCRN5oEaNA6iJQ08QD1Xykjulv/eHm
R2mWQQtyssRvNpdHRxTf3w9FUUqE+oZABopF9jLU388kCEzBtJ0wXgS4fc/VfBU1MQTLrp99zwnb
3aJeMLSsdedd8XA754Of+fHqUCjKqCDchc8Rl/EAoJDIoIJWR6ZPFYa3Gp5UOmx3TCMJfP/k5+hv
UTKEeY8wUS9AphbPwLzBZA1vBJigc3lNlZMUVUQcjRNUk++8pqSXgcPw8LZ/eISFRIRwGmClZ2L8
63wFVTYeCsd2v1cqfpqHBF9gJSAqMMxuHWLPn2mzGw6T2pYejF7VdxPZgkk5bqCDrn26IaXDuzYB
RFmfqEajRXWfLdzmz9P3WpKf/5yQvrGuoNr+YOvsQFqy2ZLj1vK2B7WLiOlut2yxcOZstMxqthJ7
A1DgirlYxi5DrLBnbiwh55uY2p3S2p8/TiqG3Q8pr2hc3Jf9wnxDzWIx09EGXyodwb9U1FkKU1T4
02gr9KhcqZcQcdRcM6IGxr0XXaisQ3X2+Ka9e0jPubl2Bk1Qs4Kb0U3YcPCmvRahIZzd0B2dpUIF
u3kdscuCvfHMlHDS01qdkr1YKVxRoLdnkM2gTN9TLT/i5d+dzmk9di+/yWIJ7wGqEpHROhRkbVlF
umO221y8NRR9ifakfqyOxd5XMVxTsRo/gB4Jp3eFOCndKHTnrGJPmt3aUg+iVVJo1pPtloyIvmGs
jItpQZB8+6WVZYWwvoMzQ9ryhmVIjQ0IGf68gcrddVNf/ZC0m987PS1Jhk+eC42eshSuycxsAf6b
QN68kRY5+tG3Jgz8+Rl5pN2x5j63uJR5A9K8aZvJBjfOf9/Oyi9G+bsOBPx3BLvuf6juAv4AW7OR
A7rdDZlO3ouu6/ZFtiR/G7KBplPpBEvQOIQrhWaQKxwxgXm34oJqmOeoKlo26xgaq3Sxzxnx2GK6
lK+APSyk8CePeLMynsoLQgLo3QgW4ab5MZqBRjfvaxPg4kZ8OeGxbfsvPuVmirNGS78amXipI89i
poSLQpDtgoFNA7rfdOwvIsKjJOb+v4JAOltcx8H6pOR9Ny6xSLTfrX1OH8nbeksb+5hLruP48ItA
FiERd4JfyOQcX7t4hE2PVwR4e3CYoa2rorINNvKZgzeVrS2fwQ1JHl95AV5TXAIfHsyMbtpFHaTr
FySWzrwMmli8RsvbthZ0vzF9+0CbD0OiBGViBv7b86NPoS1rOqrJvKGySshAIsgKCLA8wcm1+2RC
b31W22iufAo+t5Rro4zEhjsFi7IGcZMJwIL/AV/yQljxZXnwYEriOJx1CiITLgbQ9DbvtOutl15Y
SBrCdso9CeLC+qZTFsSxGLuqwDiXQQ73H1Os5mHQlth2jhipfbyVI++O5+oM36iJARFYqwUuNPfU
aWwBWoyix76a6Hpn2IyAXQGU2M+TjFPUO14p7lr8ZmiH5u03i2h2GJmJ388r/4bsPycOxJhfwldd
aGTYRV175c1aGRxzIP94kwG7XAmPKwY/cN8QzDgoI4c5AAERe80xtG+3Qs2sSsfwzwFbs1UbmNPR
gTn+dWXI0LCu3iPBTpsx+UZV//ffufn0cOOQNfUd95Wfy2zxKAc5BsIlWmJMkqwD0rvZvVAPE0bo
4NDenBnlsKxCPCACIZ5B7rupmfe6PdID8A9Gwt2Vl8yubS8i7VTM81fbLUv4Lr0cl5mK8gBXPIi+
8yayMY4zNWHdAdxXT2Lc36XpQnWCRxhTNWoRwKwk7A2dB0nJ5LLGtcMNLFMGZNTrMNxe5qvBp+wi
huI/U9WaWeFMAIyPLYDKRLOJxqbCM2IfVnQAQuNEjnXaHTUPGEGC5UmUvgNzMxt5iD9ygVEvzo//
d/iO/8J4SI9KcpF7UjDHtS99jhW3F664GDALVA58gQ11kRcyQHJEnSMoxJVq6Uhb0E+dkDwbkEkc
ieCT8DB0vQJz2TfHEAG56+ZZDoJzm15VGswQlu8MYHKa2lh+IbuDhZKJvoTZJQZ3W20DLdlduVEY
gX2L9HlzTcaVG44NEtIbb3DYVieY2ksHIODUlPTrdns+pwpkH0nmSdygkY8tKAdCraToarmzBNrp
GFUf383QVATB9MsZ0JmG+KEjOuWRqQ9LD7N+u8B42ZtzK2qtl2R4+8q5nv5qJXS32PsgOR6CutiE
TKfG0F1gsoJUJDMte1F6WKP6yE/bWvXXV4jQKZnwwiPtNlYWWvx0Rl5HlPWdTHe9VuwdbXwOmNxL
rW8pgRaGCjBFBogWXsCB8JZjaWT+Fq2jCEYDBcYQYqRcB6q9hqYGuJ3lTwp1L42yusggdpICFTvj
084nWsr3EsoJ4kV+oHGE//EmSncMEOhQbLhvNOBRfmYby43lHnynNaYvBAMOpstoiVB7uUYZmKfo
nte5+1ademsIlWfORBfYRlQ2q8e1ppsYVg7uwfGLDp1CQ9xeBmcKLV9ZSlTIsGsXqJgiyFQeTbfm
eFRUA2QKGXCb+NjB3YV1Jf1JSWUOfS1YELSWT/JNkSUvvQOCDc2eBb/mhN3sREfxBPRFFhVr93mz
J3H7jwlt35UqYPFHka+hP8pyE9eu9TNIWm5+APM53uDu00EXPvy82kU70MSUPwwfvvM9NB+G2BNc
xfWLEAokKMDo0xWDlu2XFMmijh1QZZybqVClUl0DnB53g9lE3nvcXaib90+RuK5AY55TCJGetnxp
lF0l9vMaBKi9G+w+BG4YZ6MTxqJAcXr22Wuv9ra8Vscde+E0HC9kN3jfQWsxavFgJ+a84qOjyzcV
oK7t4dMzwcSg+vNjvDA6kIqBrx6mWXzZTT31/zNrBdQSmniP8t49bhXA08ZqqZgi9OsjauztJpc7
W3c4XEQ3IV/U7JK2ZO8T2nWStL36jwUFcE9zP/tmTFX1ZjAFoZKoVXR9IQq+90P9EBPz8z8PXqCF
MjRm0wWaVmHpCZS+1gcxa3eMaF1ya/Vu+La5XUctZDf9yZcaT+JbGSyidEYkxQ8xu5v6DFYPnybO
QvYUq7LtvbArlV3LmtFkdpiaePstM1AAnO43kSJB2VnSS6XRe/Nhr3kxM80DhIkMiQH71UOltJcw
UhJlxwutDgOOXDBgut/YM8NzGmqqI+Z+W1HlWLjxFC5U0JcJQazOMxV4jOd6DOlMC8LwOsXaRcmM
OFT8mNpbHXIqJrovwxubceIyx3wYyrBH7viUWNtsCmN9qq/Byhtaow5foZwxUkjG4dkHAqD3Zx/A
5U/Jia4K8PPF6ODk+1SAusAR5b9xsG8B8a7jjTJTnm/oYNB3yzAPE+Hbb5yw2QvnaycQTyq3F1vy
icTfUMLVr1XmEu3kmNwgNsgLr8Zbh7RtN+LwSCP8mtmdwa++ZeWArqZmAyf3i1CgXp+nApt1mJHG
Jp0/yOfC2DcATbq0EpC4LDBME7pCC39WZTTNgR/AdhVGVsbgjQq9lOHBbXm2REL7JGbGo2UIDVKQ
1IgbaQhQdTOjepvi4xwmYW0Hyi6QDE5QoYsVKHJIN3jpoYpYUlafnOYvETdwb70J6586hh5vADV7
93Eh1b2kqvRFQ++BJFwbZ0+xswRIvCAdoL+ilgKHMIFmS9xpExKwNSioPnBH6RMzjx5TIUv3QQll
EUL94vOi0qKLdCOQXkgsQlG9Uxuc3EFZDiGv4Auqcflt4BwRCU70dWgrBiINR0lZbEXRkeeoiNYJ
lDrfdxe9quEizAlA0J1HR/uLB0HvBn9qvBB39Hu7YkYj68pXyrSrltQu7OkPQbhrmmCn+xxEcNF8
hFaRFV22V2VDp1Wk166sbQxXFx0AnPHtuxY4Ucxu7AkaT2xe7vdVPPewHfEBAp9qvKgv50Bek7+D
Ml+3gf83WbnNxhoBNjpAa5/j4kTiOZexqi0Mj+yBNunDKR6XukRYxiWPT0ncoUxW1/g3/MK4DZrl
wHjfU9a3nzRP6OcLIKbeSf88NU/3HB4OqkrPYrMNDHwomXVphnjnux3JHNdTFurTYsaJUPT+wQAG
MXp5r/tNOdygjhNMwCBRO3kuXZJYIFRUULJIuKwjZieMLL1Cdq7flJH5XUewCiFQneaFlY0MycT8
oPsyUvVEj8ZHSsxpgrUxuVHr6tmGfhBwhMQyBjF/SSLWnDHTCXt2rocN9PNOf0TUb5EwNxELfoPG
ywO6X7Ql2oeQaDuiIWootzlv/KxC5hIavOM53R68FWIDh2jGJMpKWattrvi4zuzK50q1GgpSjDlq
1akqBBQLYAzEFzGkN5HkoB0Mis5b0QeuroHECjrcEi4ui/vd3QQuME+GfHsFmzF9MKB/ko5qs/Ol
IZW/rVwqncND6S79Q9kFqt+g/9KPsXWMLqPQKLd+J3KF2/v4gnCdY4gNdzcp5vDedd/nkVEJY15g
idh0aW4zIP4+Krs4b8Ck1/gyobRiYtcDM3Sdvx9DK9Z3tgsJWZatIQmEj2zspctk4DqBNMq8oSPs
fW8FZfpaoPJCqTXF6qQhV28vjyB45pfz7wjar1p4Rdt5m8PvpdCA1PPQ9zwULHHshIhVx8LLZkWW
Ecr2clk+B7NuP8Lyi3CLoGZNI15f5fJ42PZX5ncixCa+1F3bkJy48By5Sq+Rfpb22gObfI4LhrWa
cyhnDaTHejemm/ozEIujf5BoeaZq36XtWJ0R9l4IsQxaqcBCu908l2bXxdO2jO7ZbuB7oFl+fVcy
6QbkXPE7otwY0El7dU5wX5Q7v6fyRr3lLKc+wMama8g6b2dAaOD7PM6eOQYuY8Ha5/ke5/arZMBc
b7OXrXXENuJNV7M1HrVamyxqTMhtTbPTvz+ZCUSQvTprn3+8NSKnQYeNX/MYvoa++TVR/WNxnnXn
IOYBsEdqYSqqSNvJFRVGnT3+PED9lz3G2ceRL+2XrkhrKbN68FVRWo5k0Wlp7SHSuRD8kK9+MDBm
qoP3UcFg2AmIAQua64AIn4E2nGfSNs3mz0CkNHiBSJhJsSnEgRN9K+dsQlpGfPiH9U4exLU7ACes
1IzrzyACZS4FYVDm+M2x6M4wlwWarZ7+R6fg8E3lPWTQNnJ4qpuV69ach3l+TN0JhnX/VAOrH5hr
1q7pYR2Fi0mGrEX6LYhgc6H6Bz6+sSjFjJvcGglh17ytxTIJFOFFRhTNMOBHbk6ruJjw39qIvyKX
GDvJkYaOkE6B7Pqzx4opRDuuq891wII7eXPTkT3q49uCoaDp09fWqPXubpBsAnjfjaL4kPXEoh6q
U+JDhZBmWwzCnfSjd+4EoKyEVyy5i85G7kRRJVW6y95OlEQa2fjF20OalNAW3ZVstp3W/gGjHrJE
YWw0R8cznyjJ03TqPTwNKZVtImDtaeE8KKgsD1hQ0YiaE8Z8WvSEn0+5x9wy9snzRmH1d5v9aYEW
1nO2Y6BkRtD1GKohpFJoMCXitXbuOytrilgH0KEp39cl1D+/XHbeZP94JmzMe3ea/xxTY8mCWYYp
ciheTspya/Bf/0G69E+W0rIb9abNTmn6pplIFmY2KfktkOHB6u2CG6WiUB+DpSbtWXrYPMKlvi97
Zz317V5krc4XalCSQO/niURaKwePO4Nie2xzdent6aT4+lFH+ollR/MEVqrIZDMpIgWWokC1zh12
yU3cXPyboE3K8UzCc8AXFPDZT035BWzppxeX0D+zABWoJ2uOvxIyKzI8cfZGLUYLN1dIQ1cMkR72
3JwmbjofFTYjA5T6TCsUFksAzyygGuekxkvOJjGrdsGE61+qLgVYDPJpjE4AfpYN1OjppCbrprNn
cYAovMoEKR/OtnnL1QYDZ6E+RPDf5DWfe2kv4WV9BcdYhjyb5t/yIuNSnXvmz8M1LcWZ4loqrq5V
GI84u9ioBxhWiVFi6barLAcEKh2iwSNN9WOrhS8d7yNb4XkgwBLxEI0VIEtHyZ6YMz3AlylkSg5K
2CNrSBnEIHXAdz1aEU0VXe5SccOMGW2QkCe9cUJKoRFy5BaPHvuUmqcOGEB1wDU45okBR80iS8LL
sz33WP5uxdNFLNqpVBfXsqlOC/9GfV1vw8hEQ7N9lkF9dDV2/l0sjr9IKjnzzcGM47bR8bEglYE/
Wlgrl2UWPYjB2i9aukK3uJpoaEjH2hZHIrN3gAPYLRMgsBDl478v8L+pNEb3OYiOwJS1BtqXDSYe
ILCkZBwRAWCkWH3QIEYfGzABbC1ZliFd4jaCe7hpL1UVBp2MQV2lNls6p4hIOHgkVb6kIX1YRbcc
aasBSMfJ12c3xUNgNDSwC3eXaFegC2mUHwajMFdSGulrSNzUFgbrz+pY1Aho6QOWhX/acxR4TxjH
XkE+RvoW5bWiebTtRpj43qpcGlGABOj2X5rG/SVLfAYer3lUzQQ4VHhNAzZqseLLfKsCHShGS7iD
WvwIcKcAInkY8FbVaC5NY+bsipooSm6d2/Td2IJSWxQIBHFCfWU88mFb/DrLmzr2bGAWM972VKnK
72PrwFESyecuaYhqRu67rtYHusSeXPaXPaJTFq54HZXT6/a+ZtLskih70E1W1eVbPUoonNap/+gU
xry7xZIlQSNeKcrCNlQh8mYdfzPT7ODuJ+XZDmhergt9bfXDBaKR05J4F7gxqUEIa1d2I+QQWsRw
opNA1kEFgGhwGIbr6lxziolESDlfkPmUyX2Lrdj656xV4IGMrdp+D58pvCHsd6hlZTQLs64sg+m5
DNbpeO2I9tTu+PfKPRMVt58cICTz89MEWoGBiXXKwytBHhOkJjz0aMTVwK8C7tzuU5n9BiHjOME5
6lQe0aaVEPrTNLfqhTSmye6nRt7TgSwQIyVWPYMGtcToYcpMRkTwSXtOFwL0Soq4t4fIuhuA9uwA
h91zWnLOd0zs1vKZ2Ren4f1pyiXPUhzplWL76OzzKz7qqEOx1aENLFcJPcTXwhdqL4D6vNe17QLy
eiyfMnnlEjXviHibaBFNBgr1DtEuNz4V30jxZsG9S0Wc/XXrGe0diia67pWGgT6KVuhRdlwFFOTE
GTK7MBBz3Hvb/w19EVtSoirluYcYyglazIz2voX3VK8jq8sD342mpANyr2aVMua5w8uk5nY1xBqk
9ABA6WYn3UByUOnC1P4YQDn1H6irnA9E2LyaVlphVlVRSAqPvYIdVtJuELJ/LKrs+DF/uBnYtIGA
BRw5IuWzl0FRFzmXB73yS8w2adtb4htJJ/AhaO1g9t+f0NhVJ3ojAMrN1c8p/8ePvq9mIVqfNekY
zuHr+qho2esKu8pdRkGeApvxRNbuGYRE90qhg1KGEjXR9gq20mefqVjeNEQdYzsKMCDbvsj2CZoX
I8SYTs5COjE6dIK1gf/dCxWQjjIblQMgYpx+/EIysJba3gXOOMhl79LOHjmvhmRFl0PkVJ/QLpFX
Fqwkz3P6ZhorN5MsROrvCbgMdJ5zodP+SLLYYXwyyvM0nCMVQzOFsemQ9WzpFcViBa0XIdt8n4tl
lkqNv0maoxQkVEwwH7Gpgl3kn48ccFtM9TZIluIXqxFeEDFBYSIYXWDx3FYmrv2Ash3BNdMYsxyN
rCWbtVER3xaaQ/0m+gq8czmvUrfsSLw9b2YufvrMT2LDqYPr7ERY8vIYE5Fp3nB8TfmrJVdkEK/w
v86cJdbdtVxFIx+6yq5PKculjPvihiyQHtJ8SNQNZABAwGr38oZT2B7dZIKoEwc/U+S2oqFO5htx
P2Ke0pv5OofQscCwsyzW3Ydl6Zfo7aTLnR6to6UvPb6L3xwvQuJyJ17nGxvfBQo+KbusCBxABmLz
Fxce893QJ6R+ChOa4D694Q22zIsD41fAkeiJOuCqI1rPmPQ6DUMBUBXU3sDTkd9ho1NqyO1PT37x
NxFro4lewrcC2JVAczqlnhzMNN/yCM7PIO1EBc1QXSX6NrpLzx4dNhoL9fmV+QemOEhwSGbwPUbU
ita6JV3eJghNnTIUxDgpRFyL/8RYspCXKDtRSwZfGPWQm977VdtUIyJ6TVv9XHLaoaWPDSrl3zcX
Uz/PCBJ8ct45kYZCh8yPyDM/pySde5YbJ7s7C8LFN8cnhTQpodbG+yguD9wIuD8Lw0fsVLXPlZZ3
gWiqYknaGvpVVi1+OTqP+Al8HDxMEABqK8dXOHMr2Cn4nXchDgckD/1zm0QnXrkc6/i38vnLHqkG
eEhM95t9+ddiMK2irA0ku1TnYQAjRpFE9My6FY2fukpnmmlt9AbkR2mTEUpj45g//X19CyeIA0Ri
u2ih8EreQgl1CXf40eyf3mpJGfop+GUx2TyBG8uR5HGDSo97kTmxY6MeyrQh8e0Y3T1cceyetePl
GnGXL7RRIngcKAVbHVcbVfnl9bEiZ6t+UuCjMW1xUVHQFwu4/FabXhYKy/KYKoFTHUfZsvTX+D2q
X87eEJKqoyY6opNf10L/ZhsuBQTDkSVw5o/CXEQK0zfMfs0yQbZQ7oCeFf4YlZ7xHPD25Ra/lVMH
iGSwcAkfFhKJMNCi1tYA3kdHw/Ip96NhXNzCZUbkJFy3hIMvfBUW4tUmCpFHrk5k8SHtETpBS823
Ml4GX22hO6M+eS4pMGp2FAp2ujqUVd/A9YpSyctoNHOdTsQ3y4PKcw3Y4brpMm89NDABVEYjjKW1
sfOP7RGx16UorNTrPxb20RDQegg54XHPXy7JOYYs41xQrAYyF6iC6FpV2YMQbZxz1SEBf/AwhZC1
liZuF1pcT9Cq7lv020q9Z8x5bfB5lESULPgt0MfNYd06uWd/7J8WHrVxF8XKFmLAXJ7vw4uvHfWH
UtdkXAOIL9IzFrfumv3/dE9DtA7ZDcbGDf7PUR0FD2/gK11+qLT9PGjSiYuznltGd4TzRDleIY7K
4yJ2MRTTttu6DvyUIH0k3JbIRrh8B37mAKNSeAZOMX8+ezLs/QaShbrmAOKupETgGsV3wWtitwHa
JrBfLE+6MPufMLd2/rL+JF1dDBBUQVtHEEEVdJjCdoROJ3G+z4vi0jeykqBQodpo2e6ItIqddX5i
b2U0K5JxRf+hQRUu2D+RznrlyUUfdYoQwq8zh/wsgnJvSsrHYrhU2lzij5Ow6yhr6mirBeuAcCF3
wxm2UzeUjagiKzA5s4QadUidSjIliHv7FWcA0/uDBy8WN936oBtWjAvIxN0MqRPvKGM6oAj0McPC
d+MX6Iorf/gssxqdb9B597xDTdh/B1gvPdbbJmtBIYNBv9zyWFgfPJKsw2LRSDi0sIXPA6Pyu7n8
9Q03+6KYfnT8TOkMEgkhLHFV8dc348Kn9Ymm+TouPYm+yGpJN2jZv9p6ka25oCLS3ZHEiXCd3dNI
uZAY5b7RxB3NeluAMQFD8MkoavKzxF+ONt/4kTnAxlMfc9e1VkTtYr1s9aOk0yru3fjCi9J9zfer
/zoAA2QxwUUWyP/E4dYjnKnTA7fZrRcG/byFsOREzFFQ5zpB/4Q04cg18a80oOAGgyL15eMTYIlW
NgbRRT5qBa+fjb1BOvLRiNwnZPxWvKGjEKOd6oY+e8J9+2FOi/e63CUlH45v3QBkTXgQh6Qgltey
/54gkin1jCjd3A/heFUTBNoP4a9V48ra3PZkNSAhyAxNmfx0169VD2zo4rqVUzsjEii/ZoOXeIyu
0psMjHJIWn8PIMlnPrNjXII3e1/xwkM35AE5sshlJ1UYLLm/2GD/EUgGTz/X9UcO3HxwA0Uw1Ljf
leXn+IePWZHLcDTSBJLttAAl8awkudHdR1V850ziUpe6cK1iqoJRIY5WYMVvn412D/ATvXbQCeKy
8NPQgOgJzKbGS5XFK2q3pcDAuDGUm0O6t0dFZey00oM/qdDQEsg12wSaC4JiLTLaMyALA8CVwVzj
i4nXVrpo/xl/8D1OwxrZiZ4wJUdNtrM2YGOtaChlGvfMPeMKhkVMnZaCdJJ6QeszaN0TeCFL5mco
8sbRodrOuJj7xxfqOwKDl14TCfxe6lzWeK9xiQPnYxwyWgBec7z+tm/4Fi6v9ohvTmx6wmCfrs4X
eLtxf+MeTXVk6oABpiXQ1gp4GAD4DAfOBRuorZiN63aYJMOsa7myuZ3mv2C6PGlD7xgZfvV/P4zg
McRD0t6Sdj3oJ1rxww40lcAFgjYBVaRWdNvwZDpgwnqVsAj/TR+9KEtH5EY+MsgIt83AHZbKOHbn
dUKZ7nvpO04lEKSnp09RyA3nAzJ7W2PL9AcAgNJWQOKlhkrnOdwA3xC8f5zoIWS/09ZFNgwTHnin
L3CiuOLykojjLeGntBinQgB18WB4eO4z3q10ugappD3mNAKfaku0VQuNNwapZnkt7AsOA5DJSg0N
85RdsUgHEdh6kx7ZTP5IYs8NJgtWZlDS1BQ97Ywkn/sZgR+qzujt7cCzF7X53NixwMSthwz8tq6E
ILG+fUcuCAu8r+o10MlcOw8iRH0/lhsQynf2LmbiQjgheGsBOGNM2VGdJ0EoL2mkP3KqBafGgvXO
Ib4p5uWnYDJKzj7X41nx7UAtz6iQLXVqJAzmOfolc/MM6RJRAy53hhHkNWUOEwc9vt+H/xyoF5iN
0egF0v30T2RdIGHnvd+kV0WEIywki5Tk934Lqtk9ViyhigxymBib5CRwn9loGuoYTxJcjYI3N8OG
KCeNVLTlE1JQwDi7Nk3RAQ5O+HNKVWq/JoIY/5RVWW26n2RM+c0BQFwXtRDvbQr2bxZqA993hCR+
nBYrpMXHLd5k2YxygZH+G06DLn6GqP0gVtvauJ5eBIj+jS5SCOkaQHNrDPY/0IHPuqTQ6gQyp3Qb
Gs/tiB4LtcXLEkFvgBtYZaBXTzDWY165eLXyIRqhZChoiWHmMcYcVPiA0aZADKi1Lw2rTeTFoDd2
wqGswIhd4yfz7dz9iDqessArmWQxwXEuHAVCz3l+LxT7qSjGo7AoKf2yYZYifEYIQLA65RVlSGkH
HyqDf3dWxMD4iz0feA1L+a8dCQCXusYqk7c+Zsgd3fi6qNH5aFc26bfk6YAVZtiUjoU4UNblJhik
CuCbh5r8SVD8GUmtVSy/Wm+swv44NTje73h/0ytX8ReejDcw7N9dInWzfAvd5fF7GoE2dmofVzZu
5ujEEcqIGlzSvcqIP48N65jrfjceq3usc73xuo1DtVmNdfDLUHvjQsWKntvc/EiYGPPfP6GmGZ4b
oGssC/M9eQE6pq3jgNl/YsdAa52QZOT2dBzeGAQbihiPg74rGqzPuYf31GN++1x/11qksF2B+hbS
TmRmsOtiiGmaYOySSCrbCK+vn9yWHeTpgMPjmtMX352xMocFxyuFI0gRqXSgh9IplvZMIpSBo09G
/EHbXPdD1CPbtf648apDEXCJc+MhZc5+kUFJvJFyTMTJtmmvd6k4JFhF+MdNiayCGm06uh+uJOfu
WNBRKB+4TnLuv/HkVUYcLSBCQKBZilGHnll+jUr7DKXDX7+ygP+AGZk8mUO3R16lC3+LscxZOwqt
FWuKgt3G9ZSY9w2MmiOq0lv6JYK9tcB4uHGxdidRKeA1k4KlUGZaG6UrySvbcMaFLuj0/RgEw4tL
/JcuEcq5YS6lE8Au27i1S/dKlRvlQwPnr5eHLiopHJ1wQTNbrulQFYqCq19tkBB75gFShibQNoBS
9XksA9+p2woO4esW0qeydgUD4tl4OQvVwn71SlKb2T3dwSKL9c6g7M/GEYUN7dm1NCA9iJK98tY7
Y5jX26CCsBdFrNiGCD3z0Wg5UOkXf5tgtVFX+9r2YJ+EzbDnYKuHNzkldjeaXufKh/iY6tBgEXAZ
Ofa1JtV2MStWsypoqQEQegsVDivrZmG7b4BYi6Oi/9v0xJ4YS4qeRoLwnnDB3eF8up0vqx7c82k7
qPo91NmsGm2QpkHYxiqE8HOQtXykOEJfGHb2hKdBUOK2uu4ZWJOZZfVkMNOgu+7Y+o5Llm9Nt+A+
LsOtdScCV1bgPUZz2gzsQlhvIcG7N9Wv4GnQ7AfOluMKc+YumMQHomnPx1j9d/HNLk0D8bucdq2X
9A48IgPkKfsfybUGhSbAg8WK9RzyUWzrB91DjR8bw33IH06I4dEZfLhLsbGK82Muq9aDhwdpv8p/
qidkCQYXd4Av0OxA2JICRdwX32A130V/I8wmX8y7+todKuVKMRBFQXLvAcmv/n3IvmuW0LfJ0Bm2
yMaVW2Qy8x2uy2y5Lef/q7DidOMM/OM9j+wv12fNeC/xV/P8VWtk2lFgL82mUbLWMyFzyKlke0hS
TLET5I2q40aFxbghSsBGQ3ufCEI2oIYc320HYNixbgalutKWXUJKwOccaJJ6MyR8X39Z2Bx6RXge
3Xr+HS+0ro6nbr0FuQ3qvk7XY1PuRrajBIa8tKWo4k3LsVXsqXI/4zS7WVDPXThyedsPdWGVjKwe
Xwp61Vq92kkrWouoB1LuNR1pszrr+i4P8bDQlrUgHoJxXwUbg757cU+iKwne3O8fD7R4PBCxTbWU
A9mTY3QsHvW9WZnDwiYQhGc5VMHVF8XIveyl89n9YtUzM3tO7G6XKzxQmUrNsNs4/Lv01B/QjZc/
L7cSCanqiJEIqNb1FUNTJAZbkVQjTmvDhQZIyui1inT+kVpW2vmr/gQnDWwJr3pYJFQ36FoNZGoG
HszQFyfL1qjEx0KgPQQCisjBBnSW2WFcE4vQGNuG2NvJM3LV4w+w+dfZvJRPes/dgdHRAtETOyl7
nAjIBJJ3gLixGUxZvTRbZwynUpZCKLUveT9QHjQgGLGBLQrbkFDi6Xm18USPsxUo7zHpzezslxIV
FBj2x7sIM1u5J84sHbzTHwsp5v/XcuafkJpU9tGXhBdLmQ0wAQ9znHTiZqHazICR7msf9hPMSXyI
8PkLyoTYOJIcP2tRmyZSS7TNMZ+P1VOcHKgL7xF3hi70vn40YVn84RwpU6WHModzSKVRlbQzvv6W
PzZdtxWWAT5BKLojXquGkwStUuzovj9D1VZ1dmKpZAfmNBAJGXirg/pzWDRgTKaXbt3tujZRdprh
jou6HzXPFMTPKRRhXSHcM1qRK5XA7Hav6M1NRB+ANdwx9MHh01WpkPxzCOMbzlYE5bvA0KKRDHJu
UP2aFsgaXfl1Jn7qPDYi0WfHNOIuBJa87vt+s5aMAvOl+2Yb0x4LD/XqmYiBWjHTftjMFSUlXz0u
UwBPqEcVXeiuybuGNesC42ugTPHRiuWghQQhmuCgMTe/5npd/qu5/y68hYb/AGTXG0pmxG/E5TBS
WOed/zDZB1eez/3kLN6DOnzQvHwyIJiemVrFl0OgnV7G8oucAsvHKYEJ65x/OgMbsbyUWk+K0sby
IRmbDotEbEvnf+Knr/TWHz1HCpJtyzRdFbEk86xO6DPbNBjhh20KdYUqvHNKQ8pCOsuzkvqW9A9t
NTJsSi0O9sBre3Ed7UIWReGYwBjHWHlNDZ/LlfSXKCaw0ziyrNG/A+XMZZmJo0lWkSA4WzqLK5V/
bvQ3Fbcxk+7sOjOGtPMFyIfI/w1IQt4SFi4I7Fy9+5lKKTH8+6crS9QCN9aBWeoJr1dqfGyOs3eI
m+BRIEGPRyVbtPkY6bLV4qkNmlZq5+oo+01mUrXNYCEXjtPahQ8n95qbdzEGWirVz1m1WXVZ4hCU
TEvc2VtjRdqyBaS9d3rTkQj2W98nMhN014rj5/vc56CC8jUjrveHjMswskAITJpf8cyHZYZBYpay
tDvwjmngEAhBZ1uCe7fL3C1qYo9KYFGcMgTVvKJlKjjsfWQGP8dMIwSHRHa9ePDp0mIvszVM2urx
awRxJpk7eJUczKuXp+0u8kLbgoxp4Ayd/41jgiO9Qur1FBW8d+ov2V9QTIIKvTJh9FkFss4hEDMY
qwLH4n2bdGPV2knm9NZlgghvUHOJp6lG/xKspGaNMte2KD2yJghT+2/ReL0c3WReSdrl3h8Jb1oU
QABFCP2hkJIeIVKUvuE78CfKc627MKjXzPaRCBIWWYoMXibDXDdvnV90fgInkUOO46vSzA6DX/yr
2+PF8c5XWrqdqyD02rTTSUFWuDkaqSjp63rugE/gkdx6rk8js9oIGf4N/x+i9g5sGXz2heSlD37n
nalYVjUpQrKrmk5KqKGyPeOhWpIsrOg0TQ4g3nQuA0WuLNpaPZaQ4atFy1zVKeSTjv94/rL44+9B
QWqiXFWykSAuV6YtrSelPWd5FWfcoklJMiF1joMkvMgdbp/creL1FAk4UB8+1GoIbj59xXCycYEK
K+/D97stzvilbYWQKUXE4pu3c0iFiR5IYq6plk0KIMkN8aRIDRH25vh+vex/whK/4WNMriWePNvB
xAasc8WniejiWKV4RN0zsGQ92z0Hsg/RlxU0KK66nqB1onDlC+BBhKA/bhXBfaqdk9RuOPeOr/nI
XY2NHnupO8eCntChFCXXCMppmXbbmsgRzoekOAo/BHqJldM5mc6UXSPKzM24LnrBckoVWuVHM5id
1zPqkOVqdSICEbvRw2b7lHmN++9+wFDhDB+dXUKLtUbkktWalbnDK2qncWdaU/cR2ePtUi2zErNn
Q0CgChNV67m3z90SEFAear8BbX/T7S9laTc6OY2Z7EbVyXGrFWXiXdyZPLIpyOJs+sXcgfzHDBTT
xgb1jelJo3yi5OlH9+YVA0FpX5btQdkehWqH2cxs57uA9FnX4RLMfrWwkDwJvyHnzWmSlt6iMYs0
LLDxAk5LBmvfSkNtrK3eYnE8sDH1BTTRzbjlGzy8L3R3HkdttXljJ2qn50a4wCLJG9v93If44vIk
R1G4ATIQ6sLd+l6R2iP/AiHyD+O/xoUhSaC9nP11fvK4N7q09n/2YR6YviAAhS9FcM1NsfwYkfTU
1jl4y30Rqtc+MdHK/QsL4BuR9eg9jZNB+R8j7XbqS6Xueb9sVmDxdJaIVaNVxyap5DRVcjExigfS
1vuD/A3uDODZhLDk85nikAvVzIO6iGw9rREZHdZi8y3DMe1DzBPayq2kK645LFzHtgg0sc21Zc9t
dzz8a9+oyhIA4MH4FrJ8dG8NzlCl+pg5hiqJoTQ5s+nySp6j4y8hTuVhLpHK7hKbDLcr/ky1dVwL
NAB41S26dLGd01HpGWBkiq4dBIwmuJ2oVj5Bn+OdqGegjPd/IPAnTOKmdB2qPf1SKX0J0Gnkr0Lt
0CSbd0cohx4iuS4EAMbw4UF+aYy3lTvUtL4U2N9eenn1GczSV4ai5zzvrrOlHFypXylu+z5kX/7W
03h6Vxo95+dzP8x/ZZqX5rYnqPNRmYypSZQBqlO3Kc3OIi0YJlPpEOS1Fe7HUUYTIFhfTGeIKE2D
Ac97MMPCLc6c5oXlTDwOIqxELM0VOsmL2fA57hsEbrHBBcE0cN4Juu4aTAc+760nKikwiIfXeU94
yAsao5tYNTEo99FQdPxBpHcmMJlj5oOTv5NHayGee8bp82p9Kg8qVp0LwV2UHxO3ORE3BK7jYBZH
w7xKKajK4FiMbdxFGkNjRUN+qXcda07QJLa5y9ePz+/Z5Hbhzm+UR1QG3T6zS/SKF17nTRwebAKe
/W1Ay6uwRwvqK/hkgqyJ7MOd/wr7zeqTZUHhFUcDxhNDKsVLSRVELOIXniX1bnObX7m6bsbfRCRO
BNY72nForM4+d0hD59Vxexv5xUtoA1bTk0NgOsOaxeQQzUo72QGkhNli+grdBRA55wFSZTcr1Ic2
xHubuKRKfOVot3WMzikq4sTxKCMyPanoQZJWov4TV3ekFflaNv7vgOIpUlsamp3PM1EwaPiVmvqP
z7YV4ntYdYFDacYHgC7L3YV9aY4fxe2bUOnf1vBmWfostglGt9qKhDiRXgrQmX9v1eFx8Gfs/QnE
7F3LOQUmn9X5zhFpVm9FRjd9O1zrW2tjD4O9UoKGSR0z+R+1g0vNtJ718Bq7kKCGtkRl0PgSLX+g
SSmznYNfRWP/BdlUeSSCVA6C1jqHIqTvEd5HHZ+/yK7hshd9bZbrtYKPqfyQjo4yy2T4qykkpmD+
lqp3xIH/qnSlmSALSkryNREJDuv8R9BLLRVpmmkMdNmt2w/saaflkz3ltH2DVmT5g7dRlEEymBuj
BHePd2NrARyXhKy5CPnB811Ba21SFqaCtS7jDRHnbQZuaLK5GbhjaxG+gYtYDa4M9eDiD/kW4qHu
q1EeXMiJPAmsfj5oZRaJhMImyzpfjohAiWL0B2GR2l1q/vGc+SISRqukW9N9/QFdxWLcSyGt1KSw
oCatTBB1rAOI8M2ILJ+7XqRb0AMsjnaAR2DzHF8NuSA3VpwkyWI5kGx8xU+alEyfEegZcKkof6Mt
maT16/hhiPQ1CVhlJ01i3kCEuCzb2fH6qn4c5GeZP9br+Wx+ssurgvB/EaM88HnT40LZ06Nx0SUK
YlZvtsnxWZiRXkehlGP349etM6L8b8/04RGT2RDay/12OmDO2oOKhyFSoNkLoYZZDYmQJjHtvnOw
frX/XhAROI3S8nR9wvz+t6Sf+v9s1kuMzw0TFKN8lmgPlV/3LJ/j6hZ7MEFxgj2vWzYNon9QTBPE
VVeQrxSaFNFLkqc4ix2psHdedWMcf+Zspuk/PIDaPY40LGXPfDHmP1syEQliVcR50CweDrTOMOYz
7JaEhXs/R9eR/WrW4kROI4UNOIYFlg/KeXx1DRQeOZ0/xZQ83sA//USJS3eGYaGX4skYya/VLBn3
FXQKELt2x8V506uab+uWhS5QIkLZuhXMxMRnHwcAaum+oG+TvOOoWbtNrTvL5F/59JLGWaJy0DRB
rE4SV4bCdQ3ekjmulRIqvQLpnLGe/CyOv1jCfKLsRx+gI27kk8WFDqpPHhchp5iOPsQ2pVBdiAd0
e1W9ldB0/13TJ1abehVXTvdrYrrqI8xH157kI+Efg0GbCOaRPwNFA9CtBONVGdeO7zN0tVm4qPiL
TxyKabvvI7ms8ChGFIacTM1qmyo7f9noI0VsyWAZygwib0Zw0sf2RrkwgswT1H8ZiOy/dTAc7J34
nW8VBsMXZTnIeOP/mNqE8BtmDSSSU6fnHN2MQv65AahFJQ9wPaq4SaYimYHt/zhuzgQZpNMzN66w
bHu565SKrX5aiOAZ3+pOYhO9Vl8l2QQPt4rYYywdU8/rW9DZ0vldkLrLB3eTvLLVKUT7YORelJq0
9dwY9PU1HaKsTpNnOUsUx7aXS2DHVYP3wn5v7k6wIatEd92XrDskMu13eVgbzdyrSeGo/gWk1h2g
tcWZH+EKr5jBaqsGx9zqCFqKmOmI2dqTF+Ev5Es2nDe6EToZoxFVZPPl1er6/xZBY3ZUOy8TiPVD
aehvn62c+rhUcADbOcL1mRiN81Y2p5kKVDZ1rBcC02xov5i96FQXIfZKKbaAOscTanAA/NxKl0K1
MDhsaINUm5T2ulpaIdqgxaZ4g35dCjr5oo7Epyljzyg9FoqDyoVad/SewbydVi1ozP8DUSnhDtOE
DcZgQhdUbKLVaolfIpyFKsigNDfvXlyzlmgs/NBtH3DNik6zvdnm/wBvdgrbdNJ2eJJN1O3Tg5sb
+M6TAT9Iwfkppkb8nndT1aPSgd73vwuuLFnqEhcXlM4r6Myey7i2+GFc+jqjFnSEzO0nQdUVWp/H
HA50ZyIxMJ+V8LLqANcLJ7XbUG88qhQQaVdBrYaxnBwxzT9kJK+bQT6QbPiznlTK8wG6BQttfRAx
Jc95+MaWLh0KtEriBzK8BP5tN52lZd5QP5lUBuHawZNcl0Vx5UYjpBm0qVUfC5UPmxErI8Ohu89l
135jCMgygi06Y4h7X/Q8Q3E/NHc/s5DDuk67+gnUhxEzWwuFJhquDDtdgmRT0x/231DtdTyRJqwE
5l6bGyUfpo5k1fCCzfSBOK41qPGo+ysnHpn64z2KFUIY1b3SlojAUNg5kviurEnSMfukgzJ5+UNo
95D8hG+hcq/7orgaDYG+jZSHkAM1NqEXMfaraRjwPQHlHGk6Er5hdkQmFA3X4U+e4wLw6eSa41zQ
E9f6Z+YGYuD5MpUmqwV7VY7tNgEBtsGEn24AgD/tSolNcST4il1LT5fzmaqtniLwXyGsmEtZOT+F
s4UI58b1j+VOHqITd0AhpJO2pDuQpjVfQ5MohsVd7z/m6Fvk3hU90c7vvd5i+a5AB0UjYl3XBoBH
AzYy4MwUzYfNyqzI/UsK6udcw9ZnwhOSsz92mMBsHlHR0o5gn80bc1Plvn705kAig/xqAOATg+Ca
9nD1CwgiDC4myguqnjmNnWik59OiWkKHcMlpyjZGlferEnmouqjhkh2KBSpvYoO8z/Hqay2oYfV0
C3Gh/o8dtRo6vFTBrQOftNDWP+VSbLO3SMhb57rj6Czcb6qdiCRo0kxfsnHYXoNd+HNWBb/hna+s
1kKsI+WFRj2h2USjflqihaXSmE4xSDT3p7LWP7cp4+RE1CjrPpJxT9B97F930eR5WSQywQ+bpoV5
TcmuTk28K9nvi2icmhbHTZPDl/wAft73/ILW6hGAKqizy39+ELQkLHHjby+F7y823OipmneGRcdD
X003Ux3rzPTBY4KymiEwsFVkK2OFQp2Dvn4hjLW2/GZ2HnOYVf4h7xxMSqZjk5EMqVUtc0pyuaY8
PnydbIrlHLYMsqTJDQMVk6lbYE3NoKFAVrOAonNlVAs+2hfUJuw40qbh18HY3as/6+fxFkqfpwms
Hr3BU/BOGj0PrK6bLee6xLiisynfyDqBAUR/J+tJBU+YGwb2eKmA9Cf3iqbyBmm3HU2XKbKXzJEM
St3ofrj232DmGXykPFW9Sr4fsh91XLJ9eljlbHqANYKWyAVNgxU5i6MqlfPuZzyg0U5RDeTYJbqV
9dfDYW4VQxC5AYq/7OdubluVApKUN01Zw64L1DeWxBLNaTwCi7xhlVEHmnRl3lHnyHdIp6+xFcfP
R8og+fJ9V77FWC9xKdpuJOTE15B3PIpXpaZL408N0Oyq/0ZDIALoGNYl/6mGsIqfFalqsqCSwN2K
sB9IXIkr2y+tFlW4LUS25dNQKOUHBYShA2J3vlnoapPqOM+h4+4UMGdMNwdBqmHcA4gxAqVxAcik
Kxdj0noCkOsxbo6vtsbXWQofMU6b+Bt5QLjroYLk1gfvL02ckS3PNHBtO7EQzjlCY6Oua+i9bdu8
QwwOnYuLUXGAl0RaJbNNVUSAull3v8vxB++uOFIzoG6FnFfvbtGl33YtYGs4eE+WT8Meznqn1E4j
ESduzBRZrDu+f/ITcRsp4m7slbzj03p2WUK89MCHgyOgIHBL0tdTI7QEWmAeT3MKPKaE6LnmUzND
sr6V679Cd6GGl31yrW1MJj+t7qGntGELPE3rYiQmWekOtMJs0vvZUjJKOH6HDdkm0iKyCgTBjB1s
UcZJGHVBcFqyl3av7cT6bgQC8Oe0UQnV8QavakHCTX9Zr+WxnpmOpZqiRbwKwtZWaCn/QRmFs9JO
A9oOEx2cmqNJ0ifDILOIjk4e1iM8Penmd0IPJtSlEBwOHUvSZYMDxOJiS7/N1in1OhfcEKRycbOU
32uuaeaWvC3hVHvIyLosfel5HcfXLs8pkRXfOCSvIPDumyO3TyodRcgfs1Tmktg2XtG80mZ6EYe3
D7R6W+W5/81QIQUu4x7b1jxuB+Z955JuBxBDDeVPNAnV7t6gi/j7i4Uw9ifgivfHVTKKdZHsyEFo
NXuy4zljs032aLZohKqkWUiqEX4AQ7jJkS1GRQk50p0Wj1dq0GDlJt5xdvWOF8jY9N5aIqGaaU1E
5ddHKtW+JsyO6V96NdhXNyZIhIUXHsrUvnzNXR92LGDYu9DVoy7O/fP00egz/b5b3mTyDxwYSej2
l25piLrWfqJP/c/xAoX3J8MvDpnOPiMMExbgxsg+aK1SWCSVcBHYGcpZzvQB7L6hW55BRvM1vz9Q
gggDuQ5EP1B/AmaMD/7eJIMIALOpHintVEb6s6qwcH8n7QfARl4jK/r04mscwhkmwA6O5Xepfw7y
O0ZPySRJNlamal4m6541+pHwsoIWRpWkzrU3Nve9O59iS9XYgcPdt693jMMXV64DFBBkg5DgApGn
VD5qK/ih6fmVzsY5vTMxcB6SJhFve/7kMeoC+fMX7LVJBeqc155fGg8j5GE2tBh3ouLq+AHzfzA+
AaRuhZovD0yShCkZ5TYixhgBS7iEUYTcFboBE4DRMKG6zht9G+t57oRme+ceoSzs+HML0A7i9SJc
Gob5zyGa2bxCud7N8Z4g5XYICK1dTwIY72S5BK6BUC/cqR6RD1Yo18vjGKEaMFxxhSykdtPDkFhM
cgSsJSmpm4plpkY9+zIyLiUgzldWNDiKtaTjKTZoASTlaZxFGMr6FjaHfGYsQRSan02tWayHjCyK
gO6BOF8zeue/5ZQHjZBuaxtyyd7ZxuAzOyBx0lOdCZ/ZaP87cHIO0A8wX3siuVt8uyEMVxlacwJo
KaKoYSAsu07waJwFSNV1LAXvHVk+7ZRNP19mj/6iq7VWujvYwNG4PZnK+/VztTlWJaZNGwIPmKiL
aF/G0bhpHTIYA1K0A0IO0JTo6XE1QHvC8Yj3ojOek0zHHjHdV8v/Jj7X1kU/I54Iw0nBkJw0PJj7
HR6Eb3gZCVuXjpQlciZt6C7avgJjeRkaBdgxuqEk13Pxy9J+WaK+zQsYqXscmTm8sUU+YTsBv26m
7iIn1AeaEmYIPq7WdenMTMqOQt3GUUDXF3iRwL11lvNsh+5JfkEZ77g3AXKbnxAbDiAWquzh97ak
1/nvqptimuRdIQzYyQEk9DFdCOZQYsSaZGeGWjhCHJ5oVSPzq04rB6IT5TFjgQJzR6n4kSimAhHr
sv562qmtyjaDJzddj0b/sZYyTLOls+tXsMRH4HOl0kUVr46rq3x4wZFnKEcszkG2+xoThu1MbumA
CpGC3F2eD2WjW/wloX5s+BOK6xpqCTNNaF7aIuaJ/c5vJRq/hR+0Uu+MmL00sw8kOL2vGZL+BzyI
Ss86+SDLUsIZZStghB5/fi3lrStMWlD6aHoa/wxOzef/U7d6gKHi8WKaP16zZ2ttszXvAXfKROAm
SdsqYp7RB+2cAKz2kQX6ulHj8OObHhFtFzOyKcOuIFdNZ9aqPj5rUId61dsOugc3lmGIr2F+Abd1
nMBDdJH0H3m1gCJxq5NIBni3NxA+XpuiCr4022RtwO1umj0gIzX2gAznisrDqaZSVJapEnke6+oD
kRBJrrwdkmS5x+SvlODDAqOhjzUzAdMHEu2x58li59D1uohfpTfdh/4+a60TP7Xh79lEqfWCHtcf
bG27QWUlu8i2pTu7WNToMSv5aQopnFtsmPxDv32B/Hb40QPoRPeV2S9+b5wetG2Abup2BLR9+kgO
DQ3j6t54tp2I5mVZ48QF42qrENdgcCT/Aosm02YED9OAkKtbH6AyWWeImNSgaAyCaAFDaCX6Sxb3
MEaXRe8YKplgGsDkzT9vaFKj1/UxzXr0LGjQbwRJjmdaTZVNvHIhlat4m468L6E1GSQyPNeprxwQ
s5r21+aWe5/MuOKY4yGdsWO/c5RKEPLhqkBDOEPXwqrq2xoVSHZLRxB9BYwH6vq8vOUZlRo7oziO
majHb58lxkF3e7Up2XjOyXw2w35ZZEyZ4+4DHG5CsBEpDD1suD4Ft06GbqhMKiXguJ4cp7f8QSht
4mvRnxIIZBzAIbzFonPNoSelNtObi3xjGHkubRkF55KfvZ7PUH+FGsE4MHlxB38wiIQcHWcDCF/e
aQ5ZD+grgKHUS1tj7fTKE/cTBYXjJZhC6VjEniT9NoiWAQkxMnQsZLK09+1l6koQW79XqHMiwR+p
hGZ4cWvq67uvkTBZgIXmTJuWXOQvs53ZhN9MjBykyjLLS0f8ro49nd/yT5uyMwL8q6CxJNzf9rmL
7TuyMjnhc9vOO+DLObBU4nUu4wlVJ6rKTSqd6XjaZvJKiHzvJgPVsBqvxAsgIzECZ4IRTEdBOWfO
gC5bpzWd6pi7AxbZQr5FMbivMLTnNpm1thNy8p+aNhQXdqLKAe4QqPlhNFPXz8ux+7o35LZWN+ub
wteCk0TVK/wrSLjg/Du62d84+kHYhE7xp+FeWs1yMenN5seY+f6sV2gKeMyvCQBAFx3eGTE6w+7L
5aB2XvMGDOxqpajD5NQK/nyVYVtTiM5T6IA8jeXMXBFhjugQus4HxlTvCCSM5GJx5JyEruGHzTJS
9am49dgOViW5BPtZ/PSa2MPeTAZ5KOLVYbVue/ajNNOhogDP/gS2QoDDO10rnO/dTsZxyoBRGmZA
JPZXmIDerv5XFfKqtEqQImU6J7tT6G7rj9ht96XQEJDV4C2HPUEc8q923p2JlT9ZHwuluxSG7AKX
azdrxVxacX3h/XU40oebY5e/ZQUc3Oc99KHz+OKHp5qlz936wJzC+CPUl2e/PK+EZz1yEJ6Pn8Pp
hJZnn727E8njJhsxmLl5pmdIzdMehBJQoP7faGLDl8xH9bVwj7zw3GfyGFAXhK7oR34YaLLh98M8
5h2vnJYQw+0f5Uiap6fcogbR9doKrz87WbZNN/UBaqGgbFsKG1OBSJ8lL2A0CawCim46gCdDRSFR
19biolSc5+/wWRZEY6goz5anxkHQ9cznYrtNDK6nJ1PYEf6anI/LzTCQQ1kw3Akvm7zAHz7uuRWE
GTc6qEZAW9wyk9+WTcQ5ZAdviixFox9H/WgHpW+8gSMOGoG1/IL3Gwf9W/0QUHIAZtv9QFAFa1HT
NEFAqph3zPS2ANDHM8rcU860BqDsYDNPN22LxIheclWflBn4GZyEzgYJdkcH/ZAhN18sV6ljt6fG
vs00Cm1e8Iuar/IR7nxierYTu8Kb8QdeVZ7KrylM6AqDe3QM3ZDA1OCskGi6/A8cEV07skPVcr03
vrlUMm/y/LnxDG6BEpAgPlCkmAuh0fyr3SWti8wUV7u1maGD3h61PZWuRrE1qFiVWNLveScd4rHv
hA5FrdzYs8j6lbbyqs3/2gEq3YpPN/OraigOgyVTpHkZTDQYTgvYsWPnpL+Gcfm3knmiRP1Fbbhi
ljr/FYwXARZG+EABGrhiHAFQdSYkcDANOiLgALA7EG4xU6ZCptgQplB00TjQgWSsp+mgFmD6q1s0
kCkE0pc0mHSxs7rt3LLRyRQNEI1p58wAQoCn/z0K7BoyhDFYxEmasB6Cnv9LFGKwyUQ6VGj54NWn
FGhJhvKKrwU8So+urfLM6d5u/WG+ZTGwLo0+xEdlzUSrLp6Jcbsa5CnkIT3YDynvHxvkrEKetQDU
8Lc1k7+Jz4dy6mjvdHNxmMJKNc6CZEBNCz4wYTJJt0wJQa7yH6/VTyWGIcfTffPMvXgz68b1wEVg
ohJT0fIbknIT4E+EGkHHYzP8KG6xN8QeYCaeFpGPzqsnAXdiA59sXt1pMV5jqkrzxR/KY8x58Hyy
KvM61/2mooz3weA1FhmT6vrzr7GKo5/Z2KClxUTOJ/SLjnkRT9b6QB/PsgCWBGjFGEN5sybdxseP
K6VMtc9sO0g0d6d1bIjBTF2QkWeVbr0v0EODsilSZqoh9cigH2MB4V9OgOhSW8Y7IeZRCFjCmwu4
GMEsdNuLzaoN9IxLIlY10f3I6KvGDEJaogRb3ZIA0YsPcdNbuxxksFA+kRcVIufAF/Eci0g+GeZe
L2l1QUMHLowvfVizkmgNVff4FOjbXPIsh1OynGYm45D1NHoTOhmINDnthGa9cGZDGx3l6AupFk9c
Hemio3Nq/DWP+AN09jrGgEa8E0cWW1lHUgPf+xncM0ZuEHNqh3riLxIFm9Zf5W8VAQJMHYqdQMCt
jhGphObnYpU1cv0rAWMnBnGxX3jQpSpTrAN+YReAFatiAmv61vfq/L9O2oZSuBXKqoIxzFgpyh1B
e2fzjpSIZ/ZLi6wak9JT17S21yCqSBq+VoKCqlENeZFG+xfXWtx/NiEIYxUD+9BOox0j+cZU6fDd
lajK5IxDWMT/EukXoXuYrFrM/F668Ze/oEcZpz/0RlLXxrB3EdlWvay6DKD+6yTlgRUoTq6K7e3O
N2gcNkqfvY9q29tOQX4l9loCH4o3Bjh+uCOLRoEfpdZ2HOE56kSYhcNSYsDl/oz/Vi3dWODyDvhy
jTllE+vTxNsCzspdYmM6+iXqf5u8BEySBrxQr5QB9kWIZgH1GgxOUYC66M8rYexjfmYXnP3DddAV
d3mCetFuigiV0yM+lnDrRfB4p8ojH6Y+QQLg+AO2TTvvRrd3dc2EKSCwFYkfDYiz0WSbPFUHtFrx
GkHqbd45FvwhO5v6PmxEA5uzW+yEiGjgXodiB0PfoFoofpRvnTvDv/w4Ns8roJPMiNuJGyUDIMlR
wDeuP6OTLoW7LtY/K9pjYMlqpQcPPZqKUx9jWqpjQaXl7qp+2jeLNZ+Z3pSRJ4FyvAFjuOg3HC8S
zkqDM4y4rwlumkbXytF/G3ntL1R1/kIHFEt4NKFHDlXYWFJld101sIuT0DALcL+NQBjo9AFrFN/H
34RVZoHmW5zuEY1oyoSz02XlobWVj0uqsZrBFkaJHA73hQ7yWt6l/IWcI3C+cMTkT2p+y/S3YSpO
KBmr/P1MjTgyIXtJzBi61diKW+H2ZuaKWXpHxA0yHplBokEkK4JL+92H4mo4wzgCbCUqnUhpnSb3
uLF+Eew01nvfk8peKvE6D+5t/z0PIN5e/sQHjPZDog4X3XJG9WRKef6yWNJvo8/gJrtJkZZHVqju
gIcrVzir32qMpC1ORmuJgjfUuxtcCpTpZPR8tU4yP80wR1rGaPd+X7GC1rd44CByh0hprHMe3JRE
76K8/1lVBrRogZwE3aYFopWU18Cif53uuqC126GsObPUv7xNBoxlLH38S9ObEjRetCcKDJRGC4dW
ztL9DL98dit3SKxoqTraefk71oAtMIztUk9mqNLDxbmb0PhHN4DATnEEe6eBVkkKqTiELJq9DaDz
D8KKPCVzAK/VueUtYTIDjj29TMmnuWzeXooZN1aFPlnxC8coHH+n/VN46oSbNH6kjnWMTHMfpzsQ
YRnJAszcyWe4Y2Fz5Nd4se4u6vnxDOiLA5J2FvjhfX7jARXof1D9gwrU9yQ1LBGaIHAPRDI7eQYb
oe+1staZz1gmZhLUgLTynFEjiqS4BR3Y5MWRzgBixgZnwt7HBZxalYoFKIIXWVAsaO/BCqpTVvop
MhvmeQpNHQfmK0AoZ88N5C46mSvZRQtDIDeqM6KtVORRvObghsS82GsAV8s2kxM3w0HX0XFNG6Oz
zGkkHxfQ1ErFOtNiqAFlQsKSc1ePiBF1N3kfVok5pG2UW0/vq8cyqpATsToCAjFx9s7jpcrVSj19
kJhtkINtKIVGEZ4Mhg9tGAtO6K2/9TgeSb/oHUJ0ENFqVJlA6IIf+k5YKaoR/MgmdpGlZagbmvQU
xazjNw4canLWEOR4hp7vE36WHQ2lu043hW6b8cgJQCAnEiJKWO/wnWuTKse7C4rrycps3uW+CjGA
3li8BfcvQ/ZPY3FXI2pZLQCeBwiJqtjmYJbkXSXjSISp+94PZjK6K6lEJd96F4q9svT+e4ABavrw
t+US98Dy40aClNty0gcwKp4b689lD46KdH/BrBlZVqVtfRWUPBX0P80EpGYg/rwrMU/RVbuwrkyT
1MkcOJ9Venq/ZMfDD60FSY0Uj0hPxO5kI0rq972bLv+0Q/2ISr/wdFtHwkksts6qDKVWx0rQmPqI
JmCQ4vWy+I77kFOm6Ukq7jQPz9DAi2IstJVvyyxVM55gU+7cdC+IdH4czigVh7Irp2Zwwc7Yyccz
Fjg0BORmrDmfnV9qtpZr/ccgN3anYnRXomScL46/ugFHHElBnIKdUQEzcbXJXnFapzAfKyDx/Y6t
G3EK06uVZXI109N5EYl7XLALyNtInk2MYTNnwMSH0gBLxd9zfaUn0Hj6UGgC8t3HbejXywHuJQXO
SnWCWqNOtgCKJxLGiUaviIp2UacrDox09Mjhvmb6U15fzmqvZL9bhIGqgzhUvp/faltWXzG1VlGz
sY0BHLJ83oTezL/JvRTOr1/XSjFEuRr4KFNvMDcYCte/rl39Um2UDewordasiqnISzSbECGqdpqg
cSYWoyd1ccDPVcGSWDry7N+z2YBgz8YsWcftng+73okgLn1S+ZG9qdcWa2qFkyR17eRYu2xsveuN
5/j115v4a1N1giqUXlfESHt51m6MsGjAMSFe+wFAkoHk3B0Be5uu6LfuFRWD+KmoXXgExhJ33VKc
JhJip4ktNLfLwFoGxULx4DUffmi+hyWTu0fpoSb0Grs7JJi+7bSmLFICaY0U+bqU7tUl1r6MLJpT
D4Kto0XPiMJR1SMK7YqDXe6xKbZNszWJCInOGDS6yjP3BRDN9k1LCA+IY0iMPf4/kZGtXZMYMsa8
td2ORiP+U7l/0UPA3hj3d2TNQQVsY0iRqqMT5OstWRwQd0pRaonrXKWkBzK2Ol086VTx2dQpNPS2
V6NGLKh/wTG4OsvyTRg6BjzN+ptCJY652WFxAJn1Sw+bffxKIS64R3Wd2NMrXozemlBHINPn7LfT
CNyZbG1soss3t4zhKvP3tj3xvMDBHam7vQf9D1iTCA18hAZrtjbjximW2c1VEgudYz63PlytfjkE
3UQOkCzaCOk0sQL+/tw3kiG7CE0wjL0pGB0gjiRG0W7JsGdYIC1tzzFKGZBB0xzOSaJ26gDYaKyY
sAVAHEORUQFLSCSR1PR+rozhROR4y0sdADwE53KjNxjwaUPLQox1sonazuYI0vgU77CGPCKs38Nv
HXQm5bufZ27okGKLmtfm7FXS2e8PwaruZsQa4a+2xfJJ0xzU1wY8n7BNqMIew60/py3wMCpzTD8g
sXH3Jff1c0Rh3fTsvcFRRh7OraIepWuWaM/v7n96ZBELVaPulyqC6Okgev+QZ3GcSDw2SQrpGKTe
AgukpD4xkO6Lg8vnjumHnCVPmQJUNm6K96pB3Xp2ySvzjBa1rPOIYqBOtOEnCTrnyJ47ZFj4ZoeS
Hfm/dK9BGzm8jLIhpSmUNTgOnFx+nJ8C/zDiEBnhPw+uCbNi0hoqOouAKpImYXxl06gNni5EQbF6
BAIuw9Iu1MnZ5TDKhnMawBvOW1UNoFkZQXgeXGYekOo8ss0Sfxq0M2buqnEv9t8ejG9+DW/kgc7x
8nXdOc30NF+zP7UWEt6BvLhDBUncpaBi5LePVMx2UfYWcnF5Nxdwk03vTu1tbL96+NZdsyzA5ylN
ERVYASAtNHmKUrk2LOwdQ4M1eQxxFHBhjouzho0eUwcIR+Yp3oloE6Gld+qxAc0/1x4IaQ0ih8xB
D+bDPj7yLOLAFmf2yIfBtlz0/kWzMCa+41TzCgo/Fz0FKSKPcw9stF++s7Ru9QRsVlk3BWSCiayf
iu+YXI1dnGPZZAm2Gs5Z/pHplpGxAve48xOsKmCDvaPNyenK8CtaATwTm/UADWtIY4gP1KTqqOAt
ghJy+0r5FRcfdRNFjjdEl0J7aSbkNIgcNhbr1xmUUBqZ2nHlpfRgB7Rex6kC6xh3tikmuhcMyZlH
q47/wcthhun8NDKCyIBTdbWKhPS7pEZiMgJ+14XM8scosqRGtd5pJEEU05Q+Wf3kbjjHtpxvyM/7
Bpfl79qVA/M897rX4QFX4J24waSZ4rFgBt9UGsch2ZdDQJmC1B6mvcoV1aNmkde1jT6w0HPOZtbT
wYB6huC6ih/NT30+2mhZWFvCpc2ztNutYW3mwtmxNKu6ZYeKC2JgfXVnx3nHtVF61BvNIu8WY3Nq
DvYcJzR+ADzM5AQWmkYAZFudH8GxGglzKlujrZxrvON2qxZgCHFlldsheqKNmS/wjlD77V5XPJva
nNY+woBLFvkWxKv1WPWKoR2XQeLKAkJmjZEvtJsFFxNStW/IVCTUJbkf8iVPJAFtixLuIbnvd/DF
Y5dc2DXObkXQubGALXnHtSrKMAp7ebLKt4OyquCePExQlRzDeuNOLNQv/Y4/OaHsYwBHMJY5jJZg
/lClN0RQWUkscfp42L7ZNLvd7XmaxTiPBOEXmq+sP/MjJWEiVuiNC/alaiDJ79BkQO6Oab/vF/td
Qnga+SJ6Gc7qRaQAb2IAFuvMO8g/YqGXzzxbI2n42aCi/4AH2Y8SkfDWBtusC9O3sDpdwgb2Ixy1
re2dgtkRkgVCRDwg04hqtYLsLLcg/IuZI2B2/UzsqJqf+yIRK3KEGP/R1r5snq1jfgdBC5EarZFX
CYysW5X7m878bOh3+8uRvxDEY+02uc/FlqooezxeROcjOV9vLG5h7FuHxq+XRSbCObN7ddW4+WYJ
U9p0+89vjyWbxEsGDHGUUNzYK31YJrYGZ1V1mmIqVqbAAWTtGD2S/Zktp//qK12P8MNzxBA8JLja
CLPOa0FHzt75TCya8xRKhlReXS1FgCPJEdOBGYOuM9VZZ5xBM2QA6F5JpSnziMyXBjhoK7j/a4tx
RG2Up1R9+NOh2fv6luAOB8/I3AHQlhpMUxA3jTrgn8hfhjoUhzktUQSUdKY2AtF2C0touua+vrIK
RW73f76TIN5AdZpG/b+F0LUr+r/9LDKWdBRBrqS+bwPV/tnmi32vRjDndGCJsvREIEuIoL/byKFg
Zft8FptwyNEZrYXoTxMy/LAkDi1DfvV6x/wSCulm6K8td2VZ6lVfO0a/bQ6oorKXdc26mkHwrvP6
v6AWgX4l+lmHQmwV/jJmI48JuEU7om6bw59Pp5bhj6PT3tNXVIChVoRixUEbvmnBhvE24uoaSjub
n2JIHUcjfS8QCF/obtOnVgtdRh2aLDh7YNqQYdoonrY2eOrg4HDT9J/r0rrmQQ59kOlN+POOS6ai
Yd+fv5zoHQAkhScjH8YheKiHQhovCQa0Pg8ILpFdCz/v5DpI1ISTAWpNee8VPNpTPEEp3iEJq8bn
EooYuIiqlkL6QrYfwFi7/3IkzQZIoFpoeCg8kokldWsX8QzMdfGI6h710Mg1q96oWsS1PI6hrBxD
sKJqF/Vk2uKOXfGBz+n2ghgX7zSVYi7ydNi5NKxmkrIKd4bV5eLt9gukqydRQM1eHQ5d9fUjvw9V
so6nTu144mzU9g5/7GZ7c7nCrZxFmuHjttxk9LxGD/S0rVvWio/qPbMJYkN7O9ibjEkqLjDSlVY7
e1ivlWQyDlwgHYFWG5YWBPuoCE8QYGquiZWBsapFuDkdukrRuw8dFC1UDfgFkCwvwb1mqbOXoWbc
SkT1qAoGD7cpkCEE2HpOjYN6/rrbOI0+u0O829XGyRNsm9APaMxtpTzXTe1X5Cez/4Th4rkmV3R0
mzTLqcEuqLkz5LYD1m2+6lI1tGii6TJpaxbLMiFuhKS8kUuMRC0sAs0HNWUmMzPPlJi1Dc+ZbtKr
8LawTMkBdUXhmBLQ0GbHtz6DnZNkUxBntMu6fiDyJJkBRmDjKsrjhN3+F6cqEtB+/7BrNDvnhUMz
mpe/wnS9k10WovLoKG0S/uUctJX7fNmew7cCyqSatliaPTiWF0y+SExX/Rc/aPbpUuRpXacCrzzv
PH1i/YBcF0y5Z0zMoPmyo9eqX6bJqMAgCWzPL1l5RWHUCEWS4spEdQ+EphAlpdRusQR40AdZuil9
4iKrwug7tKUmZKHIBOxbaBe+B0L7EOhc94RemP4PTQhO2GPXhQaANcLRF7PNMCHzs5rwrAJ5eLXr
edmiHHD1g74WqR6F6FT46WQMpFMKHH35bIkXSmrXiu78dt5MptEuunWC9fYdarIb/6urKlviXhnB
lHKCo+wvDVWq06AOND1cOXn4kOyUJrzUfl9gY9CYlPfVCTNuuYkqK4Mt51RVk6g1ERu1Gd2puFwT
jbtYkIVrEn0EDAnmorPypNVnf1X0tCdoValkr2EUaeAetNVuqpGzU2hR11xJ6lR7H51I3dKgw9Pu
AwdeXDpZxnO15YprRtc/my7KPnvVpjCOgZYIByOjR8Lwy20VUP7K+WxTzVAfzU/g1+4cbxniTI8c
HkEr5SEkKRM5J7ZZF6AnTfQp5EqMeFomqnm854KKYidH5LZFbHi51ZOFh02/swD5lx1IuLN6vcor
Ltf5HvuMmFz9uRuBYjjC7X+zSfVwWcXvjkHwt9TFg+g1vOTnPIIuAao5KbkfUc1Q+AVr3d/1171p
C28pglIl1EFtAQQqfG4zD7Om4OEUILY8zCQ0gMi4wAS/NrrA23jJ6+PLFRA28uQjW4ng3rOweHVd
+PVx/9pAFN1UhEAzcgjlyGvjJvHC6Jmu0DsiHxmHHb4UectnYEjtdiANAA55di0MqCMI8KAuqpyH
ZPRAqRdfT7i65G6yg2Rklv1DBQcES+irXz5MZrcnl/3o4jSXeRv3I6gdHGEoGINy8ak3vRenpwcg
wfX1NNsRfQvaXy1YQr36J1rbA7Pqan7JJ6+QgbhX9TSr5DNz6a7wC2NLCodRDMspuHuy+HT9qY2F
4QkPIXsh02EclyatUVnacrD8hbi9qWOOTcbB5i313vlPMYNheLihos5YcDhW7MpQOyX2ymGTz4bq
BTeTmS9VGNW7Gi1FX4tDg3ZB/SDmAfc4Bkz7o11Y3jFUdlDeU6VnYUacPSUtxQR0Zr73IrbydbUt
LPtf4UrG1RKdCo6Dxc/DoSLaiv2Bp9eAHWMvCK8918PwEwJhUGS8dXX1nGe6lZkUePcFlHTm60iq
o7X+jwTCSMMu2AJN01cDStSSWT0DILrPA8qfXSzAXCxfR7upnw/L2HK4kj5ebzPYvDhG7Tn6VUTC
jLHYocqaKGMdMJXOjCiAJlzfhKQa6rtnsXRDuxSyaJy7ZoNCnEZ4w1tf3vNeqt4CyVt1Ul/LZBoR
ODF8JfjWkg4Ewxogy2UUPoc48oqrBpM+00xGzbmnJazVz6MBjeyfA5ceWSuVRVeCxW5pLaHPCb/X
JKjIHYRGQm1WviVnb8OwuOWazjxyOZYCI5XxjP5RdUEGN8pv4IcxQJQT0pyDIt9PXFuTlYoQiAec
j0Y9Fy5UufKJEg7QBncaNrTTQPrZvqVZhx6tds2Xu1+yoBNQ/EM61ZSIlTko1NyGnEdzkoaiAvdz
6ArF0F4kh5732PCEnUq3mnlrBYT0qZRKxP9iFqxqMR3Bs5/GhegnVq184XJsFRjl7KLtT2vUmdIg
zPIXrdalAJQMoD40yd+ojA6RXOaQ2EheuWd8Fami9b+XLXQtmm5NiKHIvHt2gYxcKVULcnuv4V75
vI4mlN+ssonSCOivZxk7xIlesTQBIGIvog3gBAipuXiYxt7nM3D/FhwOb84RxhQ65bHqNekCJyoA
pcH+K+2H+nIg5GTS96MgxQQ9+GMxPoqOEjgazPq/jOTd2RMLy0cuz/w92vcIPEr4FTPcHMUdn3ou
gPrxmuAHZw5KxQfDWOZYVnX3KxODNRCchml8zCTv4x0QUi35jooEZblB0fZMF+KJ8LWjjDj6dsId
wDgfSpT0p/7eGL0KgGnlBxF9yAjwQNOmCB5S3xnuxVJrqyDnsmCzI1nG0rXSBBz4BYROdRxrViaJ
sUOhuyz+kCxc1HrGiAC7trvji8+GnSg7NKS6anDExTezMiEcvUkScf2s+Aw8ElALNcbS/pG9effp
SzHgqpmC822VK5AlUQzvVGwVd8/0flH9Hbf4nNs/fFMM1Ha1c+aACG4bYn1RZJwRaxZZ6xA44LtI
BmRKq5pgM93nmAfqFJG4SPuodp49aG3m/FzIj3yrqJpktq9N4G8D43uFYM/xEF8NiiQevtMT76/K
Eg3fUow464pKTbe47733lWs2Y5tYTOfnHfOHnMBom7SlbjHxkZoCKUIltPvkYJSQtOGgCuTFnw1c
nNCSDU3ZQ0Wo0+0voDX+Bs/3S47VuJtLXjp2hCLUicZu5G8eoDkPaO7klXR9GV75ovZZVypmkVJi
MidAL6581kYnL8x0/zVuviqkY+wing3kg1UvMRrI8Ty737ib055lCtG6Nsw6eeK3twQ6VLU8AmkL
lfTgU1gJeYVmV5Oz1L1Y/RGFYw2JFtV2SZ3jstMLv9fwznDcWeDzldX4o9CbKSEu/n+wWNGKFmIL
EO6h/haAq7T4PAUv/jGa9cAPwy1mKSqfCgHk+B08AZ/vTRm5CetAf7j+3mQGKTUaI/uCJlYinYYE
cQWPfijU/PtWo8bzZ/Lnr1M7TexHqvoi5PyPUmTiCNfyLdb3ponrZEyVMuvBktsFPTaahQS1MWvO
o2QIFF4zk7g9ZgOATvYCLuRMBuAppuWFLUg2ZggJTGA3b9dPFYwgzuY5vGdB2kBMTb2Xe+4PpLp0
VtO5TZaq3L7XljP4hGjfv1cIaHSIF1sZ+UZyyLFWUvG6VE6VCvPppkJNUsfXDBIe5TtFatbZY6RZ
ImFQqpQt/CLybc81MTLdkw1H0R1kCUhvQmPLdyONIGK9dT0n9+lS4/O6iEWPBgQnDPde4Z1G3vxv
Pmk4fZiMb2aUxOQ0+wXHRH+8ZOAr+QKH3OQ8QQ9IvVYwNB0rQjMLV2kUKvxSJ+ExQjtFWpoCvQaW
q0uAM10DS2TfvmU44GaOV/JjWiUvBwruGCtKZtXs/GMGwSG/kqhtnwB7JuZOqR1h13zZDIBLmH6E
0cwCeHDFgxkrDJZI/NsAlA/Xw4o0KpGL/Sc2kikbRjIWqgkMoU+feTpgy3UD3UPXTj2gQj4y5Ajd
0ZBnooNlxNTirVPK4oOfYpF5XZ/ix8sOHo1gJi1DEFvy7+OZoVtNrLy8tMJtcOWtlimQ/El2+LnM
o6/ykp+hEMzRrbUjNd293DQTEyvn9+R8B6UEazKaNR+F89Nqb3Jz55C7du/HsGy0cohx6O4722bl
y90+5tILbpjYGm/T6HMj2dsxVLIGENMukrUvWewtTenHCELNdY5k3GLilpB2MmtqblYScGIrdkiB
U3ynNRZDAezIDTCm45eeWobbuFa79wog8Y4c66i7emNtnGLhkZ1yEZChrGy4VnSrqOY6juzhxADR
/k8/VBOrufQYMlPfclVN2AHDv7v71TwStZubMuL1bNr1UMAcNV485raUIqV0GxsApPOIrYceL+4m
UcxTCFcirism85QW5EWP59O3e9FqAr2l+VUbQ6Amp5scQ+87b+xilmezrNvqrUuYPy3VxTdARmSb
RBqGCQP9h6g+Z3GIzbkP25X9fm9zjOCqYVOZyqj1jOo9q/WCb4RuxaFxYtmdTUCa2uXxFaWeqvfD
xOEEyqI0+f0rUQLKBPEJbofQT+DXrrHY/FvzqJG3Oany3WNHFvZwypPQ9PbTkbadVsV8A2Pa8ECl
6tA1freTsvzPetZyJfUJj4d/4W9aRBMtXccMWDTCBzPIzvFUJOZMpBlWAfW+Ae/teMu+DKuXMj2l
Jn2ouqorXLVY+/OlHspkgBVTGBDahKK2be9oNnfM5B8nabGeozlieUXxoXiscOiizrfKwzH8YZ3r
aqCBQ3QQaLXSwtDaF0tLI2Mn9vUhNRQjy//3YL8wxfO0XkDCjB2MD/qipzo9AqKBdhk8F6q7Nbdf
l+0EwZzvFgkukxpn0mhanC1iiRL2TMukz6Nblrs/UjTJzjYrskpHaiYMO7BwOGgOrzDYLgbp1fVT
aEgkCJn+cVfM4AFJHVnWlSgqhQUOWpcZZU1xK4GAjMPrvFUuJZf0F6Gf1dHYA2J7R8BISHH/1HGe
Xqq3ixcH2KIzQ9fzOelWe231fxvNC5+QVO1bVcW2t7pl2DPTfxrbHL3KhnKVpQx6xi7XSwtQnhJp
D3HOs4gYdtcTLX56qmEgR0YEkktRhDmJuPd312fNnCDIzJa6O2KQeoqWf8IOPyHETrkmzVYUEDy0
Vp/JGer1cFlLgfobHNq2/tvEgy43QOGbBDzMWa4Ji89KBU9Mw/f76TmmQuTNTWPOzaMR7S7b9H6K
FhZTqNVniH0cLRI4WV1aAkbWLyZINSkc/u5jbOeSZLzzu855iytwe5zEtbJ11+x5g2Cc3ZkVwre8
YFhL6lfwLhfYXOuC1E8qe9fBd1GfF3DFInE2i8ZllRj29e+kEqChX0xKNQpGgxFCCl7BAGRAj7gM
NNPfgw1V6rcj85ZNFeMKB95BENbyL5IzafyOP4AE+r7rIgZ6mtvgZUIIaqsThuDzAldByVWuGY7B
JIIHtJcYr0lUGx/rcY/HBcdVBhClRiqjPurYmidWHLSkwmYI7ZP+2cU/DvlTvJxWs5zi2+ruTPoP
70/52A4t8cjZ7wq4WhDg/qoqNGe5F9RNcJedqdG7w2+wYh/DaZNall1UMRsrEBnmBT3GnajUrwA/
edGCuHcVBJ35G5QjAtexta2yC6So09dEB9/YMXbVZpaLMRFvqfWnX8jdKYHAZpb3AtSqaIzqWYW1
J87Vt0UExIaSHn7sHqg4I1/umbTjtaf0M/rO/Ynn5e/uS7o7qQmap2kJCbINuFzbduvg+6SmwCUK
lrz8DTaTaXTbwGMXcsLPLTLSn93Q1SETBAAjZVXMOaPjm5gvX0N/e9N+oAp26bAGIjOfeO6pFcmr
ANLJZCbR/wD6W1lF4JgAngp5QWgF80hIdF9ocpYsdy6pguG+bMqMUAOFCb9vFe1dyR8KrpNAba1e
hQtLRwFcCn/3N1V07Q6RUK5XkcDYj5Z61TdKL9bOV8tkSZ9PMghwvEwa+8+AjjDqwo4HZ01TEu/t
fas8MiVCTzyG0v1Jz7/Un/0YL7rlPHwIaJd3iYXSqFim+cwjkwz6i5H4bcdwE1552tCWAHL/thmg
9shvuDkgJyUD2p4Tf3o0f6JIbG8QazCMeWBhOYOWAGjrxfpbEVk7SBzmf1y8/TKHwgBdFiIf2KFT
yexwBB3OvvT/A4EiycmbN00nqXK5fezA5dJvTHStx7bhLewtcH1FwttJcPQggUM1pZNtLl3Bzq0B
xJul+zc0WuUgldhb/n/8uN8Abl3+bAr5LyWrd+Ez6BDBWZX9V/CRk54U0mSPMBFkiuHWRPuSDMNs
Xt1R1VduI+bKJBMdDvnv5LLA9SgWBxpGrVs/TIkLOfr6+QMitYh9e2/j1In39RcCivXqIg7V3dd9
Vo1/ehh70ic8ZfXfAf4YqjQLFqBXF3P/i119r9hptvkJiqrfX21k7KmJ2obCz5yIm+q8XVHI9Mdt
ru4YrJQtJqs4NPKduuH0ONR3eN7OKAuGdbfcBw570QtXOvSG3eb40B1FPa0Fy7HgDh80qTmJa1Vx
8OSoPJ5agLgg7jnDab3P2c7Qqx7pcdWdnNnlwQ7JkiCcm0SpXOkbQyL1TJMo/OhM+uH2LhS+HSJ7
fssw2e2kUFCMgsOI7Z7qwDIGRO77Vq6zzSiMdr/ZLnoi2dTDmLdaBmQMKKU8c2I7YNoYA48aoBKO
QVZAU2VWNWhmew1Hkr27eWBwyjlLBzHUWwSEpY4yW0s4mEnmxNaiDTkVFGPuznHyR63s8ejfSjA+
VBL1uei9im25gg8Ws47RMEH6GFCKOK7GPNITyQrv4oEdWQ0BlJH5AH+bYwJ6q36uSX9n2b8oS2XU
xnVraz1I8XcWe3l9Rq3rDSXpWiiG9vsvEHyVyF3O4gDZ/32kKuq7rehRf/KSoo86wAR1FpC5kJf9
lU37RxyIms0uMt91z6MzE+7Ce8D2TFC5wymTwSuhj3DqgWoI2uv9kds89MEIKNggMKaGkjrMAkun
oBbNrp9pKazXotRUzDAqETB+D+5AaoxTq98MPmN29m0zNNrwTKlvtqGcIUHO8WDlC1t5izESt6Pk
DEd9tZjnZsmrkXJAPnNbU2BG8F+B+7hnYeLVpmBQlRpCq0WX0JucHFnFLm5sM1twgaXRnP5uESrg
bsFKpoUsC0YrJ4Jy+89wACsdiuhaJUKDZ6SF/Cb/dT8dhTc1KTsEoxD5rXv5coFK249HR2tsVQ8F
7YMOeE3y+Ehwrqujsq68/OFSVkOlHWGXKYAcGAy0I8Mxb3fM/y4JIa34lo4Ag1KYrsBCvIeVQkjp
eWfD7ZUqbb/MBX/XnNXEYBVFdbhNa7+n7gVtoxdOE7ALZ1Q/g21mlYfJAWl1STtLPJqqc5y/Er16
4rkB+Qzjyc1MzqWJvOsOX485UcpEZw0F6zsHln+gPBhV0FrrO3O+pNQ3fVtzEXbaFyNmgzH9pJ+z
hpyjrKCQbRPFv9d8xBfsBxCA3dSq/gebjd4qiMBks9Tmarh9FZks0nDo+X1+DE6BHzBfquhYDM50
eS2pTIeocNMx48tiV+CCwV7FxP3prGx8sKbTB9hbvTMholfmGFRind+PB2A8lkqxlxErhzgud183
3n+K4tSmh940qxUahPvM4vKYQtRZWu3FaD5QoGmGOPk2bXny6lyWctyNMV2fyG22QEG3EVS43Mnr
4vWgYWgAbj4TiCWGM8CUvU3K4OEl1RmheP4wOBKtCskBcdlDWJev1UWuAx2eHTMoHVVYGycBhCNR
zp93dHn8spTFmrUGgZkSukUYzaRUnCK4cKfuJNuBud0wkkcvxUR8xj3QZwt3hLwzyp2IUop/1ut+
8iwTs7rl53Du2rRtYSXiZSYTpQv0y2m9dcira72sA+ZVv4ESNJk39xIJzWkHox+Y+RxLpUjsMg0D
Y0PP1XzpvGyKITcS3YseKrr6I9ic/kpk/0f4NAAWO7nrJ7BaJ7AiWGSKpZY/bUK/vx/ViyX9JZ5H
EPd2o5KWk1B8ByB3/J41zUo4EGoMpOC3cx7WhgM9vvIMo5GEe/HzFLHlzR+Ik9chNnRiZLhtkti6
psFuRQcwtL6hf6ME56OPOa5VgF+OoqvBJCsUwuGnbS1glAYpRZBbgxDy9Cux3QWxrXUmw4OC6uEs
jl1x/cAKPyGUV1qIotQXZ99Yeoq6emisaUuCcA8W5di3Mo9DaWar/8L+6Euk9rHCmflm5YTvp8B8
Nz+MMDW/APhsAEp5t0z1sw63HouIvk62GzdpVFMCIJNqHV/YOWZ24bhsVM/v3uYIWhgjtKaQf8vn
GpO/dwGF1mkZfpyA6ScAvfUn6EQ4ef1O6dkUwQylBvWQCTeYf+oWXaaQw3GlD19gxfa3B8umPIM+
kjlsqvhzcxyDN9lf5Hlwxb7NezGy+/gBD2xMnJKGOgqXQjS5+WPzOmJcTZsaz7ePAOFqvoig+otD
o4nRHLgXxyHmm9ryDa1KqbiJJnRsTbe21tAyHBFa8AQpBQIM/D4wA+Pl+A2mhVc/JjUtSeNkbvWd
0yyb0dge8lHC2aTIPnChqIuyJv2faR7fNVyQmmR5PZbZOUp2PfXlY5yONtFiL67ZNakp3e/bAmnW
2yDqgqrq2wFRKfuX1RLowbauz28gYA4KhGgH2XVCrRMKqTi04H2YFgzbyXkz6deDtHdeVeAiWgb/
T1ysNxTsR5FKR2ikIHAGUMjN2XE5bovB9WSeZ5UI5GRq2wQcOr+zlrcdiZD2PETHy+6nzmTFECNQ
DPsjGqCqAEw3naelnkms2kSCYmQ0Cd/p756HhaZSd95HxOSkvUwtzlHdRjHW5DjXyIp6mUzW6uYy
3GX4wkfw9nlbmW0h6PA4XqoTNUOIgShtXapDwT8sRUa0bW3eH7WBga+HWQUApctJGXv6SgayR3aK
pBucktFI2Zg4ev8Sfn1NOL+Bz/faSYshFfGqn8MRKWa7MLLSEpeKlWPKm1O0FfszYHeQBzFA4WQm
EUWRlXAHJMSs8UhSQZap0pbnSMf/mPmTOYcMJcT1PwtIbhQYfMJ5IRy+tpuuJ/Hqu+XOtoo5MEVK
CCuEymMOqPHH4JRfoWvAQF1UvTy/pGOqueOH/LKpjPsvy8uyCqv5fVe5LMV2N1vzrlAWdtZ2fOfT
EWL0Sbo3Hj4YWOgiAdAdW3bUjAHWB1Yd/YlL+6FnGl7VYIrxbZT2A5cewKTq6RZ4kfesnjgs7m5o
DS22+ajWKU5YmPSzZjvDEefckrXqkOPzOawkl4gQuU7OQhOfRGvMW8azAfnuFpujT2HkKaR3LUAm
PWy4Q9ukAP5fkElerv+TV5/ZTtZgq4CLu80/+EUenReVuMC2I3n8t+xNvMHX4jKCi0iVa8e6hLt6
imyEhJWB3qJdf3sSSoJm1mPBvBfZskNeO9UWo/Vpj1vcPJ+zrFaHGcPKrOrVmahONnpLjX9YxTVu
pSeEygI2XahgLpD3P9f5AoqSzJclatsTr6y3+OD7dBPGw7JQPhPcNx8Nqc7NeFy2H4eVJQMPyCrs
AOBsULhGIHRG0AZY0UUo53F8ErTdM33cmfN6rmyqZ83N/ttRcUfpzmkQHRKgCuGp8vvESG9BeEj4
LuCFHSqZDyT8kxYaHgZ5Ua3WrONgegZPMg69WPqHILi1CbXzFM9taVUmzZipuSgepIMql4f+j/FM
mP5E+FCExM4tUDTWA+RAKSqZ4tyfBytxSciqoMuyiuvIUKIjdslougMcidnmhYkwGSRs0oXI1k5v
6JlQJpdUOnT57sZN35/5WPl+RuhUBkIuUCM9OvGGJBRvcNGJfelSjlfnvbJbG0THVs1WS3qcus++
7YZIsUpoA7pluHyMQyNGE8bZNsEsSb5c1Y7pWpcYZjAq74vlEwAeOZQ97KZwdMRTf42r4szUzEKo
TDpfsHicvO8rxGok0vViUJT1DyJS0+Shdnjm5Q5ruV1M7RtUAO3Oo+dInyf4IOjRd+4Ne4rxhsfu
btO76CaW5j0dkJUdgqTJW9mAbS/e+qJ6SoWAK25f2w52hhCPw9HS9OmIyh11feTh8Q254seUwq5y
8NdAKE4WmCBZlvgRWYqDR9V/dWp6pG8Fqpu7MJck+V8mM32GZ91kkdWeFauomMqat5PHC4t3lTL8
LUWBy/QmKO/RY46ZZK222JxVyHPuug75m3ICRfZOW3Z+o1OnXVWfHKkNAzwLCvyfR+WtSBrPHrX1
x7lNeY8CRT0xEnJhXpb4sApBIBAipZ0Aoq9/vz2s6eprP8c3VSPtWZSnFqZ/JQOdprWGtJ7oX/Eo
Q0k8OZCICWRQOEPXszUfmWkEUbFgozgv5boN6+ybvaYAqD1x0vZnOqXQYaWBRdUI3/fYWFa1Ak3Y
hPHeL1BeiwkxFcqzSSsTTzq0mzZtK+TP2dyF4R3sKL7AEEjuUyEFWLO1tYv1vFrA6PzDtTWNne9T
IDJWDp2CfrPPjWuzJBHHzRmhufVtpUEIXCGFHq1b915D1iVMesP5H+5u/2dGHSk+CjvwOFjgKtRE
xzjqIZdppay2qx/XcoHRMYalypIqTPLv08wx0hgh8n0wKgVAePagLYfrBnj2gJcZdPS0vBIfTrXc
Evt0L8jaIcj1+p0mNXWMiy7Au2tyQgIb4lsOiyq3N8lYGCVWrxPfe6skBpUwL+L2+vyw0/GHW7ky
x7e25OK6f3Wbz2ZijvuHigGa4/Yfdv6REYJWLj31CVxs1VjkXv0EwfIjAibAMXGfCFPGYm+ki4Z1
JBCMCOTQc+LYYFb8CnYBBNVkI1pGG16l4llVc+gYv5cmFLOs/phED/k7f/y/gmqLib6jArjB0PFm
agtSyxZYRF2UePtqdmuLHJzDtGyV0fa/HvaUjy3OKG5AVvWzL37t4l0DydmX1mg8o1IJvDFSpxsE
tXDPNttd3rUe0j+L/JS+c/0ptvYQHG+YBiab3IODnjOtmecTiZC+fzznqO4HmqUbAVKK3qUNGu0K
DmdVegROLKfucWDfHdLpzUfZBXQ6i/0DfKlQyv3muaVe4Y0bfjExZqZOUzFsYDQbXB68LwbavoDp
LDYzJ66u+UasyjVhOUCqovMcAV8RDaxUbA4VOE3lLr7Ww2VCHWdg86Sr+FM3/jlJZMU+IXB8iy1O
UpfD8txc2LvpDw6/szRDxa4IH4E7Hw8S1kLo0HnViECIF6umW4nSf7jAvqWAFAgrAQB60BWs+6bi
mX3Ozzf9dac2NE+w4kgUZFTBJInR7FVDE8f71m09Rn23QW7utTLJ58qbNf688pmKcDhQuxEngta0
h0upj1FZFc84YAR61CEPZJ1oKEyfshIcBcI22zeJockV4hV54q4Mz2eU0VQPL3LtNeTYCU3YsG5o
KvGaCXzAK8/gEmxd0jpdpGipGzgivHTzLPp3wuSWx3BA+S9V2kmBxjy1IHkTWAgx0UhqN4DRSj8z
z+ctG+04X73edet+/AfHcxjQ+lsXuu80r2uVayd6+M6EnrUGhXzFcg1uqRYBuYjYA/65wr5lhlPZ
QLdAlxeQsj0E47eAGjzu+7Y5KT1Mm5E0BheD0RfctjpczYyZOrvPeJW+IeQzUI8UGzLr3o6diOKF
mb5KxlAVMWqr4xESE9wSYtV1TdMxr2ieRjnwwcasFwfKEaFAdFyz/3tU8Jk5a5ms05VO8z/Lg1Db
3UD0E6JbvcNJh7JXCgciMNn7LbPAdzHn1oLz7OgF/doIei6x/PZTWZbBInpww180WjuKHnmRoiJE
4qI/2+khmDgJ/SgJoJCOmTzYP5h1L8/fSJNGFCR9CwuMVzLa2gtFxO+8SFXIz7+0JPOMEmGG2BLk
/xmiH6uJwJx1ZqUj5RyjqqynM7DO51LbwrZhA1SRsfGjTeOKB/Xsd4RNtVC47Gg5TdcGZpq+2KJP
hlv8UR+BW1JOReTJJ45rUw/P7HBjJdwDXUlsqOpgwwEqBWaHjtG+6NTjaTyZbED8y7NZxzYD1l4x
Tkxyxd4anypSQXnFJql6oXu/JfrWHwm14PHPBbAmZbXB82icn9DoCsoZtTGLiu2Ksk8r76cACtcp
3MUukOPFM/XSnBeazoo7hXLoEClUDrclyixLm9TXTvwveD6b2uOc17MhHB1q6LTfZvkGEae/49LE
dYvbnBfs2OKy6zR4DzR1ZSjljdboacPSPAB7GlndAgPobjQBT50R5pSzGouDgqhwgi0iU+zOuN+i
tS/suA0em3koJatf461oOEROKPmP2zCT/Z0OEWBlAZQUNKZBTnQhklsAk+X9MzGZSNBSj1cCFC6p
il19p7uT54KY7WqnqGwOoFMRLZ0tzbV8HxwNcMEZ0UfAJm8u2c6EPCgS9paA7twH0MEwfFvL5dbz
AcjqUcWvDYEJYq3I6AbXMA2/0P8HmH2JKtDJN4ZeOYxBVkUGMSdWaqLYMs64BrgA1DLZV/nf07ni
VlxLFQDVOkhxM+wfzCW8B83C58DPjHmaHNqOpnaxvb+jILi6M8JU+3SZUoQGl/Z3knw7HL3GWU0W
nHoBRZEgXt9cS863Zq07GW3ctvnaeknmNWPfkwZE/rVgXHeZ06AW7PG3A6JmoFI0jqWJp6NGqIPB
/S2qcj0sj4G0SjwPRrl2wZjTmP5znDbZAEnHACxOtlLLHwfl8XEaIRXJMd2/wH26xhXCXG9V3iV0
ZfsQXDd4TpOm/NcrdV1zuvR/vE/CMelu5xr3DBZEYrMVFIvHt+7XyKD/jMzOfQBFhrwYSZhVICZb
jxCRttJjOFAUfWNISGFN+52iF4psJJYL0RWLQePtqwIVF6rhAuiAgDwdjuwDCprBPNM7Kq7Dh0v6
UlLOLKMXtDplJnuUi0zj8vjAH0cbh0EUMlxw5zi2a0zfs+NJn+5tz/hJfRQ4s1DFJMExxvbB1AuW
D7oUS8hz97h/U7INOBuVAYK2nu8lw4PV1EupnhBAxzl9d+JdxGMYkcXmlsqv00H1yLxx/L5VxVpw
U3SHzoY7eQQ8aIF879jt67/Z1VXLxwapaK7y1oDE85eXNfS6A0srX9WPxtYJzyF+EjWG5qjxVD3q
3PEAZbT44cobXmHOPlFXd5+p5B+5ynyLn6f1vrbaLP4KlWIWGF7iQK4Alp6YkIP0qTJlygFn8AHF
u6xCIvflK23j+9AcaLfWMEkmR4xAbI8sUIyvQerh5T5ZmVJxqTB516YVaMydgY5xRfBin3bOrGMS
sJ4ph3q0yLc5JBsgvjiGh3vSQpw2Ikntv4LGuvH5jbqlD4jPd29xgzNZVdbNefbQjmW4iMa2kU4h
IcGMr44y0aXFQhObNcaJzytCNMNzeooU3Ik4xkLxHT5K5/CMXiUQO0EBpzY8ZAGDBoT2m8+gwrn8
Oq5a2BmYxwehQDU7syHMgaKVS6Z71a3rcl0ReubeCl0Khe7LreWsPP6yGFRMUce9sqUPx8zoxs3t
iw1KpGUXI0mVGC3ZSqHkVAtpITXPGPNL2k0qCXMQpnTUr05OJsnpOE+YG49IqLSd874gkQUa9bvy
5uKmihdW0Dj0SM0ERVsPsmstKs+0lFsj71+vm2OES60chVySYAu/cGFhbPQ7aKA3yJPDb88H4Ppi
yjDtvi972tCIm3KxyEeVL4BXBOSk0fdjEATNbfullq+i56in5zMIDHPfFdTPeRVuypq0aMFTQhg7
+JeB/m31jjQLDm2Ls09qizYxh/J8Jf+5HdLvxxImawJuUxOvLysPuqRAqMY1TGbkkbsl/uxNT0CE
tsNIn7/xgpMz173XA9s50UrKmv9JP0ELk/JM4Fq0Up8TQSQ348ailtUKqNLy9Fkv0nukGUHohEc9
hbojuoyjj5kEZgykNxJ9LdRfsd1VYo0aqucKBx2FMlzeySdm/kHzD12fydINF6L1J97/5RBIN6P+
qoT/yugKPk1xkgzMqOq8Q6uc13WxpSZCbXoVRbNVPV0+KQX0HTjcLYjbKEL/QIvj0UJ6gM8aWI/2
luvajy4N+b70tm5TU4UvRI9+D+v+pbcnpZi4huAcoZNVGKpQbAMCc+r0qCNROMN6BrGE9yT60lxp
cMvnvhz2Yes4wdCsn1KwIDajadntLfqlkOhDVPKYMT+WZMBEyp31HJy2yefNSiAQD37jFRT+X7Vn
Ku1ch6me14KnWx4Q9IGUKtRvhGiun3KRw/h6kOSeBOuhN67xdyvW7MsMoz3Uf0m650Rz7fC/rACB
jlQP9yvt6BaP2J+xxRZ9rQ4Sn0TtkrTq72lqV2lj39+MCJCGd7PvmeNcDcUZ6GqsuVzkOlyy0t60
dEnpKu5QMhGC88FHhrnuj4t6Gz9/VDiTwPHxNBhplzTaWzNSyB4dhuPLv/xmUPBwEysEwwSgm63D
rkpRPvaeHKnqca4ls0MmHm4BF8qdywORbaJVI9sUlxTBZLo06qN4NXrmsANzx4wQIJitaJe/bN7z
46+fcTXdbW+F4FNmhXP8Zyar/lrN5GAbCLCH27XsLLbu+mIyJroi6Oz63wXXlc74z7xJl7N03Mt1
rcVwBWakDZeJSiCu5zt1o24Unv1mXgUoVl3Md7Q84tqUsD8Rb8zXUBuOxZFGg3QCtmnZHPW7kggr
QzwgCRh9EYYuZz2mjrC4gKb1Ir2SuMdA/qgmMHFwiDu3o7NnpBWYLhiZwNTNW74kHNb8DELu/k7M
bdNaLv3v53IgrxapJ8nqm++cCUUsQoDK02VAUXBYqDuVV3z5zOow7VFB/Uz37DOsCNGA551keeaF
ibw3LRaftiBViOeQICyX4lUDSHcPE5Spw0F86wZVgsN1ThJbhw5FQo9Vh5C48NFw23Up66Z/kk0E
9sQ5DZC5OpujuCY77jDFEi+Wi73g2pivsTEkbnkaCtuk2WbM0zrgj8IqF14QSlvS1mJz3CfvK1Op
RMukyiy8aSDrgm0jBUUk2vD/xNMFXOy6F4OETzYL72lm6gQrj2NN7FAShCnN+eygo8zputu3OEkt
G+MyRmjuaY4f1aiJFj5wzOmqk2+6ZFp3YNDAjnEcNMMwkOJYeIaKF1L3yETnNO9b8AzIzISizbY2
49D/yY4PzLU74UvYSFpasNgZ13qAgfSQmCi6BBDRUcBQkfm8uKmNMAGa3aGR/IqZuL1jYBuD7Nfk
Z7YCX1UltVMwKlNVm/luDd8DgNY6Z5qrAm1L/VvD7eNh8NS9Dg8J2oRD02ZULMlORwCuNZnzeUe8
vFF1tEiZBVhK182Yo6Fjn11WfWBSltqAA9jXLRxESnXKLh3+loPjtMV/3SsyYxFrMeR548O7URZy
oP7k+2LGMHABOiAwru7HaR/S8X+5EJjtRShGSpNEYBS0lLzEWokR0sGOTYKOqyl1TUlUzeiXcRxZ
N4qqjyTk3bvnOOiSM1LiO+UA9aKGvp/UT62NmI4YB4Cw+gCvQ4Trl8BRJqkQYbwFnJRtjjOaexBW
LdiXg1rVVah0nE1CIDDsnCVNyXF/OKfv6Oz6JB5B0u/dfre7jFnfl1cbcdYKJ8crnZtwxqp6ctoS
IfE7C1BO7ocvprOi6uDUrVO/Iz1LsQwaa/KxfZrP6lQHZr2jQH1suuAe0BVoyRKhfc9pf0C1yv6z
0xRb2orphQlRFZf/EMf1HpnuLIssOf87omUCVfL63gJ+GlHRy6xGQlhYUkmUKvrHNl+Ndu495csh
c6L7VsGeDbNxQC2MtA0psQGIu++1a9wjdSUF5Of+KQbr/IpLbBEFXHFiBYgPQIwFBO20TzwI3oje
eKZIcMq8uGf/2AipkDDNzCpYGETYMNBig4RbvOt/4C9wvH70Ach43cMgGxltRRkBdqAAgMQi1J8l
dR2I7l5S+mgDi6iO3mncswDUNefQQj44IgrdJcXhGai0/lMuE6P9QQxJ+WsXWg8XMHoIKnrU42ay
gCk8V9qNSDs59THwjzs9iUuMqYDn6rHVXZQXO2lJUTQvUTykOmOZZFhSlqtx5TYxdm5ioE1Do3sN
GfV+DQFDzmJRDMtlbzns/+9w5Gxl58wLN4fHk3O5jubbVMsvKfRpYxkKERtQ4+uZnts0F7pU4pcE
QIrb+vh1l/RB8ctoTpyE68U4ryZFkmcrhMRQkLsFxNrNPuNwmPS8KAoF7As4ySSoZPF/KSvS3pxS
a2WG4aoRe6fX6nZkLSITHAZ/XbTv4f9UrmI5Bo2ZlIa8Kk5illoqhgkfY+V/5Cg55ghBYq5ne98j
7i5jlMo9M59ijaQBeC4TTdDgMtVUEnCQQuSh4utPr78xvMXSgqi+54d84clzJu7doOMuNN6O+DUs
RaeJU2MdcQbkMwh+6WqkYeQvKz4FGaTIy5YK3wiI0Ja0+1O+7OngaqwxXUgDB8VCAh9cof3gZ3sG
jALfnB8r042vNs0U2Ck1hT/Afsf3PfUarPTT0kW39TDWdhm1WTwuKX6utGEaqka2odG/jaQ7zeQc
R8H9SjNRmBxW85YvEc7UbkqbbIS5ohbRdxzO3Mmzic0I2KoPmet2E4bpeG0/P9ik30aFH6whEFCt
FVUucK/BNGgdgf724grtjz7mnRdkoLNe3/foCovVr7I19b7kHcgrnvFIpAHtWmDmVInXvjYm9+Xl
KuzM8AeJVgwp5R7mCevYcfXcTQ8WF/II18IKBNwURBse7Ykn2QPf7gIRper2OcBDPLiBlNBkUoGU
V7BCWE6zDSFWKFWMFxAzdoCITsC3AxpTEEusIeNI8mSEN2ceJkK/r71oqIhYbE7LRTShk0I23Q8k
gAOWueHNk4OMR/rX41GdDS6wWhDMKuts4EwKlBCr4zbGUui3ncowZRJYKZZhxZc+Saa3Evn6x00L
3wWp2gMFAoNU9rs83s3tq2Ge7wG2oBaoQlqpZ+AyJneHpopA1Jaj2xVLzqiKhRv0FxRGdcWVwxpr
rqwGigsZOSEQh/c+c93jjvxi36thJk/J08jjkd3UucLCceBr9ATGW3dn8rlbTvZK3VffGJIxI5C9
Py+cflgXvMC857/Xol4miIT6zaTVbF5iwTlju+clvT0HmiGo2YHFJyv0QidrAa+lk+wR01XRyBcY
RujZeDmWF2WGaU2ZBL8s2Gkyzrtndh10bPjQWrGRn1zMmK5npZsBy28JK7EH8t41VqWbNG6E5YEs
Uzs88pEWuYlwAnVljvoJmAZbInvVH2QI97abMA6WV/Haz6PW2AqDPsfleBEVlDqbU7b9F3Ek3ZMn
YuWwGHlY3sJ1oQdv5kpafhLTl8r2bQHtTbmWfG58/KMnB+o4NWQ16YvtBtSFAtWuBnXRP4UC/M81
xIGkfF75YCtmJaW3q5zvIU6WCxkrle7r4mjXTOOjizBq/IQYzifD0mKWvfNrKs2rHtHxKt4DXw6z
pYfOiQek7dLNBagNxp5qgsGv7XcCOOzwGhSk2pISXIHlyTxFk0FfHwNvkKEXsBpL1PfnY5etkF83
XMipE+yvgJoCMDfKAOyLzgoPABUCNlMbjQoCLVWE6OWU2yeELAV2l7NY8wH7agUW7xvn92P2RcCP
XCfFJ7BnE+KqDtELd3uo/MyDkQXLA7rbxkItDwYPBoCUBgKoZWlLSm5S15TaxUZM7+HLRuflG4VA
q2ur7zvhI11VTUU3/90166IIpoK8A3C7JRJ4lvHKiBI7jgdbb4Ecrom7JnHTILjoRdpjJGKTBTqO
yd6ofvfJg65jKD+saZs1hp07qOhHjseQztNEERkCpPINUlTQE4QZkIKwcNfC0jIrl9j4FXHp3vjD
sKJPoNLFaNYMHxqBqXiKCdnPhJWYZSYbgCkxbpHrmw4vlv4UKrFIBdr4c8z3OWyInHxb31YQhJpj
633oturItFPX9kf92HWSQH89YpXERlNi+vEadbxu+k4pXHThkXlFymwl39gLqbAzAU6BdBl3erqf
PNHfYfQu8TozG8P/DF48+s6oSMzFVmr9KjXn0oynlzPNrh6eGgELhRyIMUFsQ3k1naL/+M7YuL7e
dX3bggoGb/UjwL3oNto6q4Dxw/2SOPnbXaDSu/eblULkmAPftaoxi6LSzM//M6YvT0J2kt4reCM1
MD87zVdm1TixxJ1L17gJBWLxfYpY6/T8sW3qB4JR6Fh1D2U3N0TzdLj1EbAIvOsPPg60Dng8CHAn
q/i0XhhC+jpm9th4FP1fKS5kMohCSom3Tx0bE8tSY+TqEac6lSFmdA/Uw3qZuSzeBsdp0Ftm92EU
vsyziUg08wOnpMgcq9b15mhoDwnB+3Up/3SyfO/ua6xQ0RiCygwQCXZAW4IttEzM5LOK7StfukCZ
vJ3m4aVYqh8lYxxVIZxmegUDTMXEXDj1ByzKXbUKZKOGg97p9nixBkK+YGRqQaoOIU9FXt6YjX6/
jOI9p9qR6FhOTqan8P6nU1lNjm3Y9I3BN3rOH4+uKcv+3PQmy4FKkrkiOZyJyk9Ri1EnfQAhuCIm
Vm3JYGhyTHafRC+pJjwRI6tld5ctgEWP3FUre6I+Up+95tFR3ampWfK28VbIRl31SMc0nz8wWNpx
koun8K3AyY6vngSn4s7U1UH4E7VbSZnOSGFRetMIIB59deafmTy4sXSropH1RcYN7JIcCsNOrvxx
hJKvNbPfgdBsGwm9zlkGv1U/E8Bw8tW0NUbisfi65P5zKvzCE7COGAmwLjnQwk2r9dpci0x8BfaW
kuu5XCkXxSHViaIfb7HQxqxIdTXpF0Dpe17sU4xrsRxeE2zT6ycK691yILxavKBsDtDvYYmvkuce
PrkuReWImZmA+YV4NFAPulP7CzDPtcl3b/ww0o8yh2gqYnJTNkzy6gtCun6sCDPEjEcCIpN33u5V
QTPpZwL3e8Hkoow1Mz+hxBW2Bl9E9Vl78mGb/aMrYcq8qHzAmkBqm7J0VGh9TnyMtWJYiCw8Qt/H
AXB1WsP/QForOpTfFZ0MgqstMHXWXDZfclezzjD9itUGhRFZUZiyUvUtif1gREhhAmMaG2MPB60f
LL9ORCXpIKa9PM6FDDoWM4Wle/2i5wQZ2t+o8f9ktZtajL2HNsPqOF2+ExLJLLNkZMT8lJlYCwJT
+AlhDdqV3iti2+L+RwbqxRsijdsKFTIKNjKUuKIOa9EKkO9X/Bdg2pfkamjc+1GLOBwxroJgUdx3
HfJLcME+0LkGk0fPLHUpnAaiFVl5K1L0YGsIF7eg1gtBesWaEyeAZAZsUAra84Cs9IkzFNMWF6W/
RAjM+Ml+2s0+YO5LEnvYOaknjPUVIMoEDGQYzlZnPFIxPapaEG8wwQHwXRWRl6eLWZGls086z54r
YrRTEwck1lYeuD9UgJC/2Zkbxzx8VHAz0mF8KJvT1wGDAR9joc0HUn08tAvvL+vNYiVMwoDW5BmZ
j329iwzm/2ZdhME3crt9LtnYeGEc776RzTu5nUwn+rYUCF4spbXzoF80+oX6cGO9GqD/hXEpwFEo
0sa4zReXjLkb2Z5M9hNfRc3vq0Sp/GvGbDvfWX8Qgsi5rNskrU4R3U36c/XsnoP2gEb/SS4WeAox
/hEK13NusvLcjArDMW05Ac+1i024HuOOjfr/B2eGZD625iXsk2U3duSvucCjbQP8oL+xM/x4OGZV
ixRZEkoxtU3gexlsu7fB8nXNu7Ha7m7gQzjqJ/T3jLcBYwqikkGc7oe9Gf1+2hROyROHyllM4YrD
QqgUmjQKoZfMsg1g/U+9P43zFAkxkjcnZ6IhUmKNNYW4blU33sjXgMjEJCvcHXbbxlWprgoCuVGw
MlfVu86wp51bMo2o7neJqzFGFNWh7K5FoYDhYCyp3NA73wGKGEJu9Wxa6jimbramCuGtBjHuFyG/
nsrj3/oIZ/P9XOb/tKihQzWo6C4AZWAb7GWAn4lhYeJNZXK28uKXakUVxIU/6U5hUiaTSqCCaVhB
rZndiVgodBfQctZZ/MJm53ELIjMGgLFTJvvUjgsWUJtpJ6uhSkbLy9nLYLPQxe2U/M9q1CJ4Oy0h
ROBO16C54yq5XIRTdY7ArGK1ZZOix0K+DGc1Merg7OBzdxp4UWpJzlIKE05ErZGuvfV+cK7Au+Ge
j/W7T9Te9mN1E0eYRfsdzsacuExfioaww+7bSxthcjAG7sFrvvO40blZnpj9AJWrbvR3Ga9hfxWl
5/H1YCnVj47W7WxbZgtQR1pU9ma6xK1iRuUC2VGyziN1TwlE1COapRHCNFGn3Z2ueM5/tyYhJrHk
lcXzMBh1vusWa3oy1tH42IgS/Zkkn44dnPWg8ahgNJBnnr+Jq+6LNNI9dx+yfJpywNJgus0rDqqB
IINL+J7ryCQqZwjBRdTyxqqleFwy7IMprxcQagduXSdtpFBI6poUMHAD+Ow2Wfe6EWiqI3svfxMB
7/oX0fsqalPnhZmMtPuvQMBrOMpd4LCIad6Y8kHhp8NsXrwVlyKlRGjFUc6PEHB7ZS8J5wR7zANI
M+e8YYdmChI6rLUen8Mnc2+YM6BTdPvV4H4Aj/+YJKbiVsbxvoIF3kW5ctNFgRkvfZNOzLEPkx+H
AkmboB7QS45znMZs+57Ivkt+DsBnoICguWNba/So9LJugzNpKi4E9taJe4judEJrIf/LNAbLcR9b
R1g3uQMuDUJWUYfun4ZF4EMJ/wgD/XW9+K2uIOoJTh1yVVAscrxRCcTLEoSAXqe4LE0zoqQXtruh
IsWTVv8Bo4GyIiIbIiyd0Yk5dmbF0PQk8tW5ZbXmiiA+gn0nmv9bnIuqu6TBX1hZ/jXI+yVVg4Nk
1XQX9OHCp8Q+rT5QzK7YIRhzRXw90o9A5fu9o+MByhM+z7WxzFAeUogRdlp3siDHVpqIQVvSwKDE
CDPcXHrE2EkAZwQKO2f6wDxFmwQdzdTcKqYdcrYg6pr9mHq8cj/k8eT4UJnYKBVL3tF2ZZ8k8J7C
Dlhay92fxn4F38nj0ayFwsnfV2l4kUsSuHjSHJifejcz02qBwzbplD4RUpslf0biQT/7LSY2CVVX
HtH5mKpyMlpt82pq9wDVWhmW+z6c33RItzmVzP9/uQpZbA/OCqNxNN+2yWgcfMj8YHOnRA9LW2Yn
RquJSFp8EDdIUaXxAqKW7FzEArNP4gzhc39tqaZF2vEJDPyNAlInUnxCAG3ydtvEMKqihSiAqCVp
PWpddxgKdYOdYiRo3m0NaVL47UcxMUXs4vc5xlMuKce+ncQZhMdgJW2YuEec2pDfqdAH9O4TeGPk
+unlGpfCeIcLvEHAPqOYgTUL0XY/U3pW3Cxr5EovdCq/p/DQMbaPYVxTYCBPDA/+I/O178J2Wwvi
xGlZELFKxg3UDGh5Pu+C1FquJ/i06iwkiX6kcjHO7DKgZNAUjbCKm6W8/AqKmiZOI3smCMjDrIqZ
Di5BEZf7M2tL+zCtn9KSp2jrvHmE5jWz70pFoyKbIOKWkH7W9vycGo85aiP56d7LjGhST8ai71x3
vVImEUUjHUbzjMTPn1VLNdOboS0aRy9EZwg1RvRsU7eREcAF1wewSi7CFw2UzJHwQeXxAng06fhX
e5NHQx/MbS57LBm72EnoKEwUDFblzabZEsQOOg11Mpr7uijm8TEPnR56Pwqw7gOgD0ki7bSx5Viq
p0mtfOFCaRRO/hPpgbWsbx/90+lkwGBVseOY9qQbvzmeCz9V0t26zlJmC3mBcSFMJgLNeFk3ToHw
xEE0VWKIlG4obTa+rACZ7Eu7FcLZkiZ2LvTtDsh5+fV/pUkTEBNB+6LqfmrheGZ1h62pgL4jy1CN
Q/1Rjprk/fXCCIZVfNcnsp4D5Itb7Ddf1n3d8zH7AJ91FxPBHi0zMIXTADMyIiIaOasgW5NRXozp
Grt3JJQHBFGyzjQBhBeAI2OTB5PvzY0YSDjDOqwjZG+2nRIYxVMk6EPUmpicMFHbTwygG3ZDjLzq
t6zaEFkYxDVNcBRqTtHVV+MC9kDl+ZCFY5wP0MdIRYhxDGoOvJzoeKAL3cfHBlUkDlo1ZzjkvxxS
4pVR6NFUj4pix/aMsH5uXCEYAx5+iEDrJ1O1MXxlj2xq0dr+8d+WAcQANKtC4g0d9NC4+m+AYdzD
7ja8/Kd//fy+igML2ol0XppmQZ82LXra47qREkKSXef4nlx7MLGBhAhL4ZUOakK09a9GA4z3YGG7
5gnhpERCN0dTFIpYZ7WQwECyWN1mlF2hrcczZ+zTz5enWDXk0KW9yJcldyDpyI6OOFobVNnybd59
wsrJsYX4wsnS7T5PzFr6LJMcsio50IOtwc6tsu9AtW4Wxd3ZyoktJA7NYgxzp68Sxp1/OAmA9I/l
pRZTGV4YQfYmofuO5YHT53vL6SbXsBHVgdB8P+WxE3mIM2ITrrsuVd1MKtY85Ij/FbBUcXFwj8RG
o1UxLfbFjclOAZctUGWZQeoCn3hop7EF6+jfqfem1+tTU9Zno1Y00VJA3QjRo/7VRzGajsYOiBmK
ScjdGJIBRpmZfCeynUKtdU3kSFUVaAtcVQQ9SCAIBERAOZl3rXvYccfrAG3aWmJWwR5L4l73z/jw
X4mnJcOrrOe/jf7QAAW35OHd6Rq2S3ZobeF+Slbd+RCjcVQs4ioB7QUjH5VPNyV73PR4f8MCgrNx
cmhAeR4VOaK5mRI2/HtjD+UhQNlXL0ZOyocehkMiAw4oShGYamaDQBpi9430CmO5vyp0Z1mwqpxf
A+ZjZaxGstzF0N2RHjlR72J1byRHtVX4xqlxTeVgVDGeHyMOjF1iLO0EJQodR8w4IY3WzpmowjKr
K/hdeeirH7Qt7r/ThqcR1QYnh+LNYit0e9XTmKpNJTespCT5ZfSd1fTfExQhotvaXlx/Hspe1Iyy
HftzI+OCPyP/cXOQ0bMZeWmYPpk23J2RltIMGt2YHRPAqNNwclb5KFdhKILRIGIOdtvfkRRoVkUk
iO83gJ84U5lie+jxpdlVpCa9j9Qqo9oNBQSA4PTgHZ/J/HhbqYq3i/n0EVw/08xF2b7Vo+PiB/rW
rBnx7xJvf+jQYgrNq+G6AKRJzAarEUOp+zjYu0is+YIDgfRHBJSia2xFAD+Tw6dCqJQ/sj4eLCsk
8ufYil3wAWhg8su4VYa/G5ALMH20AKvtJMyO04BUJeECeGWB7ytqMPu6OV6iyhldvQ5NyqtLMVuZ
PIJCanJO8w7M95VNGphdYuRq5G/l3vLuRwXImlOt26lEqy5lHDljJkRtitwcznTZ+BLsXnLbezvv
5jhzwI7V6vBLoJdzKIaLV1ox+D7r/XPI4OnzhnsrNA/lkVb+0MZ16+E+UhSAlPuHpVLM8YH41MkO
+kAcUE0eZhTx40HM+jqlXtH82lX9H0RJ5G0mns6PISudZfhalD9pjPqcWysFxB7wcbWIzYQq1K2R
p67tHDY7CRdg/lcwaPjit9+66uKygGhqsAZqmlo/BI/ApcSKoMQHNuyLgQa4Nm2OQ98YSCxWj4OT
oBJD+Xn7ld2AoYGdoEQ0HEjMvGJKD4uzp+DxH9gl/z/HzQ2dlHYYm352auIc0cNou8R2I13vJ+B5
pRzREdIMcsVA7/XlGA1cLJWvIiovFCEk5+pbLS0nkA2AVebyiUXsrM5GAoGm6FdFRegz+sT6cRoI
M4HjxDQ/jkPktf5Us9ZaDYunTJXjpaSWsN2HbwV/VaJH/dKR1PEGmT5keQuNOK0Oi6dUQ9jT/h7s
XbKbP1f70NHzkGDjmjGIeumlP4hetLMhaPRZaKQAMT+fHlNG/KmocEkDhPezGqo5dIsAMi0utLOj
xHLRb6cP1wBF8/XMwqWDM2AFEreG/DxC0bl9mNh9bAT8ny/erzQceigkwzab/hvhmDG7UBw50Q/8
uCudNzxBw8YTwPRGwLXEBKGjvSfCo8TY3+iljuUf2MRLJzPtl63WrwiHcQj3syTdyAd6Nfo96QXo
SkB8JbnM8xSKHEOyF37hcVlUgPMMY4HW5882yYZ3UVhdMxJ6SiNva+xRCfYGT23SzL6lmkwXFauT
gJHP1WzG1OBNiBsNPiAbISxk4Yy2Nwv0MhWmWCvfgzLvPXP89UST8heXRieXeRILLBcnQ4O1JJgX
GP0xopWPbC4hhHmJqPaWL1QMw06LhsioF59urz6honeaoGk3xVtq+0nOh3lL6mUJDzIT7K6PrFKx
86ea9QCQCCBsepCJMw6uykdySvERNH2oyneOHz22DJhqxftHEqt9+K7sTmuGKJJXut2iJngGfgvH
5NmJBU10LIasKLWu9mH4hYFa/lgj9qhuI+H0hyvdwdNH9Om3VMKH9yKD0gqrXJA3bvA1fG1McFBi
7fCxmebmOBDE44YuMgcpG/RjftYvIbqXYHXH9itamiLgz1IIpESSq8r7mk4CDlGIfFEeQIo/usUV
MHsgmopTA+xk49bZsjjtzwrOQSH596s+g4dOfFH4ZqEJD/ods4H53KKc6Mqvrdr8b7ttdI+iap35
Tp2qaYS0rx0q2VH90qpTKuQDETcCEio51sHnfMvOap8C+A3awOUt4J1HnHA/IC4+UgxtJdr5kZLz
Dr5qe+iqlZsZCzUvvgA0u7iYCNviM3dsaq9iAhgFLkPU+ovybOUez5HYkTcILdYO7HEZJJB+Z183
qv+258CJHDAX2W+vLlHTAINPnnx8bX3y5Yo3msUvu31pzXYDqcrNzfyLDLbTemisrrCx6eauxMLx
4A8O6ELHISaB5pahVUS6i7ShW6f6e3x1j5G36qpkvYgonaFTTTlsk+zClUulKyw1wiAdet+AWEKy
hO+7U6ZLuFTZyAPVLA0s7yCsa15eCRZXt3ai6L9lK/Rqvj2+vMil+NI8MjT9IZYXlIL6GuclKjq9
DXaYyC18rDmknnKTHVBMl4KaeAvPEXpP9hHWtU2vuaKLNvSk6tFt/MLj67l9LNXFF2ryvWbvwfbh
Lz0LvQACa1MMUVEzsnlTFbXo1cHzoGZcoHJGxNI+FGreLU1P1ciKBcLd3jq5JeHHAiPeVDSwdJlf
456kyOM07fWBAGxg/0nTBSblZFr2dhM+x9u0+jzBOxQzlfpIjiUrU+t5TvAfYeAQVxCEARbUNBHC
48SuY9aqe5HcLOwURhXY5RMEg/0A6VdBLqKe/MHFnsEoDf8/eQb/VxG6vak2vEPh7HxzBTC/DGQ8
tM9w5lHmbkmp1sCdQhw0ctGGIkyHseq3Kj/SCwAE02w8F8k1vvqPWsxAPnSrADuy2HAC8qe0rsvf
YEdBYtg4B6y2cG0PZ0m8OYSWq+i+m9lhH1K2sEZYqkrGAYknao49WXMphqPr4hXaf9oZaA6uTuzo
RK14qt1kmr9bPGMjCQHek3xszB3wsIckkGRFuSz3mxN+g7kG/vO6kc5ro5AooajAbpNARGGW95MJ
MNnWrGsAmfldFkz8HATAfSPg8M58zhU1CPDGaXZtMcuTOkEK5G5GcvgTVt7ht9ZIQwlv4JN6EhKo
ZCMn7Uplwd7RofQf18AJdJGskqthEwSC5jqRSDwtdCLZFNK6jIOMFYdUcHyr8du3NkIqFUOq2XiY
dDWAAttlplc0mhJJCJQ2ghy8QNbCNikbzwMxWEe3VzM9RKFE6OBSgwZ4tc1g1wAPan/MgnF/VOam
PQUL1VimL5j/n9z+XhokuZIu922yAfOEaftW8VyV9lV3Re6gjjYnOwEgfpIVaFdMARdshjdbHWz7
TpykWzOUqT41DigzSS3ExoCDE8bvXsOhKt4r/8rYTq0sVd4A27L5hbBjxNo//tmb52nKD1fBDxVc
87eG4YNYkGPTh07q1wkIVW/eLn+FTWa+BsH6nybG0q7Xwu7e3nce+5+9miIA608iYtNk4VaVV6b7
ATfmsaTRfu6Xms9aNHIM3VxDhncILrp28TMmDpiRWkA9L2SKBzVZAiuxrk+bBHnbCwNL+2Q8jnps
/cptK01kjYVaAYimSFVN4HKAx1BASljeQkCS1xmSgWKYzDSj5Kn1hmA2fj6w1bDQaLUIdPHHhISd
rau5Y3NtsabSVCeLW4E06ookHrTi2+s29I/oVPObds5V0m7sUzk2Xb725Gzr5Mlv06gIp3uv0t7R
jmn52tQjsE/kwYLlEiNVHdAbsjcWL7EONnMhw79RtJNJpwgIzYnxpfAaSSGcEpUftaPmxyMoexC5
5lg3XM7Tg/WNd5+u6NwNGk7+DNyrRYwvdVxGakbibq7o92iHiCALsIa2s6ZpIdcZmFW6fpZAGNyh
jwkwhl5GESAwKn9Pg8M+dw27FaH4uLdVMKrdybZMEK/o2ul0jwrizoFJ+Tn+JLEk24CeME/bUlYV
wjay9lLKFFSwQQNNhKDX+2oHIff8oKuIZjSRM5F2yyCMlaatyC7PGPPFeI4R2GAbB6121yKpHVaW
00Kf/RYZZYJf94MWmDzkX9A60o5eeURmNsvso6tv/TqrdsjokmpDBmEi3TkVSrpTvwmCIgBUAHxT
k4xZr1toeedJmo4VJAx/oXIlc1SP33yxCPty60BK4/wGaHhiCiHSPdt7qpYQBklTtk06TYsYNplA
T3HwQhJs4ARAToU/6+6jevJqCh0MXncpmTF+3Yv/mLcSWSgOstboUwLVrdS1UjVMOIkkJGT+7Otn
Bd+AUBhA8bN3smbbstVewuEdESmcbQd21F5Q2N53ywvoEAkxcvxGz7mn3qMDUKT9gL27Y86TJrE1
yB0fPJkJcM3KGEygUlN0M8/JwoF499VenwlwJ9IqwnFU4A3a/4dikE0fJDV13zL91RQNiTrarFKX
RakmlA7c3sAgsGvX6sZ2UsFCGRqSX80fJrOeCMmLxxH8MgcPsvV60RJul+RwFJdqIuPQpbcWOInA
eI8Zs84PiTcDiXu3XOiZ81PCG6H5Nbla3x/TP0JZinI99mDbpFfhXN5V/JKl7+DH/kWp2hqrKyqC
yFLtYbsraLj45PUSCxSrBPdWMMTtvt8OHei1qNo/UkVkZs2Q2jjUYyvQY2G/jxR3kx2Lr2HpRjK1
DFt2yEH9wzq/b8yjoDW6GTm6hlswrSAwXjmKk2Xh5XG0Z3JW7aTn8rbNyMkKjTprq0KtXIawLC9m
cNGvJCuFAX6J38GGsscb8CmJZSCsHghoYRUiR9V00Wx2MgEXW1/nByzsjBaoCILrM5CbQgb8aKud
0F8wUVjfjQferSznJlOEYgZ3nBFsVrkHaZ0hGNPBgZ7hVYHPvb/CCJ5KT3BH5VKoIgnTXEdb9fF6
jC5crUcWSRLke4OQ/vM5HIfHDcjGYVWyADlrGoGAV9YGL751A2W0/mmmCGpinYgvc4d1LIxRPyiZ
JHhf6OEYpkOgrIspyLVaVL5wqUy41gS0rXpXX/MJhqA0Ndh5yeuw1eT/04aZw5ZRE+ZrnY20J2rC
CRk4wSKggffd5992T164pi2fFIuGoZzrTTrJsB3HVtOb01rtO0E/zUpG7gx8Jt08QwRP0A7VPcMc
n0puvikbvZRRv4dIHcmy8GvlnvjzYkajKD6vOzDY6rZOFdr5SVBowI3c6iGBNQdYZ7cx4FEEOXky
+jFTfYUQyxF7EC8Y1R/ewzZj2jc30RQHOGqod5D5Wo9oSRF8xluiIyWZaJZoQNf62qGQETdbL6N3
jbxmo9wrOxL5YfYtGLtFdID4cyQaCBOaWR+aWZjP0pT2AcjLh7XWAxCk9PmDljvTNWodY0bN2qLm
r7eOb6WTYeCjnQBiYlkpJcrirG/wc+xYUFdQIm7QTgcX9Z4FoY2a+fyVfRmrnSd0gEUg+rUudbWx
2l9fhJQ0zbUhAPQZeZXSV3Cj8noBQ8N9wTlaxhzSD/k6OwXZNKaDSZWM4/NuZNKeXQW4+y23gUmV
7sOCkXMMgBIND50Dn12w0SN4VC9w130hTYX/6X/cPrntWDbtN+a8Z+T7AuusXQNSReh+ErvHdNDk
yNzcR7LQhGiMbCayNB5K7jLIyEy7/kkZKvZDq0sJnV3YJavf/3C2bqH+iBLoxTn+IHgkzS0jf3YG
gjoA8Knvy3sIT9uuIKvm51JMUyw/B7yXmXUQD6YeX8FD09tYPemwxQCIiLdL7998XvRkkhBEXvIa
8kH3ZB/CGflwZ+qCead7p6Hq4AztlXRIWEnKc5thXiCGLOy+fVzrATqVXIzg5zDPollA+PwjRxHG
6fjyl3iOuinsmY4Ssx6skWS7SApkSWZVpLUvciX0Flx3hzpR8TcixMRSeAvZ70cjPdIikYc7g+PZ
BALDSVNhag0fRwtSrkSp5YcGGlSFhd+ga8BtHEWdD8ZYaX9lEgJiAb2J6Odq/hZ2bFrD1XR2qDgU
mLabSps1HC5n5mgG4+apkVdQ1sJI1sTALIv4nTL9+RCieoNVgUZYeUcEx+u+9TfSayBiFbxp9CU0
eGdrLJ3Jh2akQryS96Q2o5/W59AOhzb0nMSeeRybw5VHzjTRnIhIVhLIZLXpa6x2bq+NMNLcKLik
ZMP+LmPzox7Q+lUhVYrZ5psaKUQmbRvVgF0eJORvHmutVkgKZ/pYgp6Z33BLJy7t12VhHSC0hMDv
L9gN+2dvoEffnOlXNMV9lTyzH60OXJqfvvOI749IXcvF6lFHdHR7wGR/EARjGE29v8bxLvbcf6JA
PDVEHh8K5C674Y8hBJ8TjSSYmN2DwdaQDMWvSzioNpPsB7TVxlNtI5fQmBHTp1LBWZUofkGu5oKB
/M2VkKx19C3jWI/NzPeSEVkwOkHogIVI+ULxIROiYXiIx4uWFSFmF4JL26BTrocHE4ict51E13cW
BIzd64CQpGJd3LaNCbX0eMmHP/3LS20Ao0z0CNnxRyf07WzbzoKalPudoq6L6h/7tUxk2k/DDR06
ngVPs/Ak7kKgc6hK6j2fqmdJew/p7dEjjSPjP9ZcSPpYPX4Z3xM4sPxFOkSp7lWv/B5b45MV7J/s
G/nZebQ5cyB6KNkPqNf/zx34oywKexOX+PNx9wq7pLyw7sWOfY8aTj22bz1Efb1c9ijsFV0xiy7U
AiA6/ldmC5Jx1vaMBs2SFluhl9ygengdq4i4d3dR66n4EY2zZajCGjL8+Idsp5fAgfeAIMfa3ZwB
JvOZ6ik8rG7ResqjwCOB7cBrXZBCubX05nuIFL+WWERGJK5ZfdL0n/RqD5XFeJtFwz46qb5t7o4m
ieAv3KuFh6t85FZXB9kb3c7/YYDnoIF9A912ST6tZErQm6U0p8D+/WHLNEyFqFGkjnwDtSb//MKx
hJ6P1Djj7NTwYRjmMVwM/KJGX+LCqEyAHBTlMOqSgh1Mi1Apm6a0lnDHV2uUXPW2xDh92BkoqnMR
e5icaZwoGIQH3f8Ue8ak3sDaYhdgVPU3vAiOWZIWVuigHnSC6iZQPZfPatEJVP72JJDsrrdQshrp
X+Ik7hLb3uXerzp6hMMt8V/jnoKohV7o6uo3v3Q/F+qjj9KKpBTc/zHLinUsB2oCavAgrkUewhrD
GljnNHLQjWCB/sIbyu1WrGTjOgWkARaLuskJ/SZgbbqfB/qqZriE61vE9P+Cq9iu05YqMGVq3bcF
eUxYC7FK5ZXDcD2EC2SStFrqB5cIirGP835jxhCGkyWrjTEnRQEIkHZSH2jczfZAZ3L4KdNqvQNS
bQ4N2rU3zCnfx3qKsMoxrbwolutEbS2/Flesm42++Z1CuRl1KENqU9ArDZZYqXG6xmn5tJUT3d6R
xVdAICsD9tPikXRokgNvBHSjQ4rSbIpYVG+utC+oro6Q0jQfUjiLuKNYIpB92Za3gTCEwxnr8Dbe
FGrTANhDSgQbaYG61hfcFw0LK3u0E5dcxPFbGJgLsuANLlQkBjWqg0PuGdyl41MoQGiUFv6dnNoN
ResOEhAGg/APVLMu97A3WoepuyiuBFDHB8fafZCCyDM5mX5qPvNC6m+eUk7PN4ovZGsbuREllSZX
iUEkkKdtYQvpiU6GTa7obWw/u2iT/zmh0Cvq3+s3hOBFaYyAylIdig0H9MWauKuKeVJOQ1TaNPBU
b3SdKBzsvIAyveftsV6uprkttcd6orZPDifANWERZeYedik0qOhbo5bxNUe4mzBaDBwuTRBVOBOA
KUqLcadaLWYYpw5OLseIbn4GovHvJDi8iT0TfMujRGQqJSatOl2EgT82bqHVy3D+5XV4eThgrO7A
Wf3bsw4iOaiT+4FxLXonrm/yP0+MEYgmmvXVcbKvL9x0ZxG6jb6CCHkBJ/mmOJLI9kiQCo4Dkr30
zYXvarj8Qo5WZ5Lxp0BL2xDMe9NTcLITl84tAiXZcZLwdBzFc7TwGwVA2Fd7lglkKLX3+EM4/XyC
/p0rYHMb2poCR/GMJoC2Xx/XFKXzK7f1zpYLH5uO9bF8RshWD3lHuuAR4BktQvzGqUxU3KojzTaV
rwJyCK0e4YpmABchubWHmcIJ5oYfSFswftUgk5OAhcPXzgBc817mWoS35DSO4aao943a2lawTCAc
RIL6jTU1ZByPtv6o3SZYdnNtuJBYsAAAhaDtSbqhX5jU5tfPsy3oWrwvhYDXo6wvh81FMDFMPQvb
2dWbRABWc6XSkd9qu4GVUNg7UmUDez9afMqpsOZNIVIm6BuQTzbMPbrGQUGlnHamj/MnUn8hcqgP
xTHHqHc6U+1T8rxYvvC3WvXUpjZHY0wdgBHovFyS22IT93oQkMgZLA0t26dAb61c73Espo3tjWny
y1u7EX6NSkFNb9AHXzqoAvZW/H7xFWU5wHxDVERNahw9Ydfrltwt6j7aKrM07hfvp5eGnSlPhQi4
Gi7GNDXBuiqU+UNrPcuzeQgUOSrfFPzDYMRVeUxOqeGwS6PrtE9RMwvX/mqIV5VthRBQbrDNxQmJ
Lq8TQg9nKr/UtheDn/bgGAj9XHOh6Ks/Nnpg293f3qKKsmmP3+4vyjI4M1nQUPzcv93CEq70tPZs
/6iysBGb7iaqlsPWVDqqJm9Gx3a/2SAzrhAyCjtn3Nk4v0nTeyi99pAo3tKCFvc17cfUN5MAd3AL
CmiZVKA8feHLEHKaLx4a6MXkf7Ya9RSkqCJ4Rqi2ttQOc/YP3ppqwZE82DVK2DzwtkI4GNqqlIc6
c9MRQuNHs23bfYQm2b/AGexIlKNdHkc7Oy6bEW9qpzD17QTf6mwV8sJc6/SiAJqkpwM1n3YWMLNI
EzyRXOg3ghYQ/cV6zlQaOYVOioKGsBPyFeKH/dvfa6r3xzH5A71hDxZ+tILCMdqRrBkNjTxDvKxS
zfA6r5IQw4fWZ6drIWo5xcQYblscDFEfzI491GDkaP+WLxGgM4ph+mgHAA5IGiaA6x7I+L2yI6u9
EK3v4e/3OPo+Dg4so2X6fIM0UkSYjNWGxvteH/Ujka0ClwGkd3BUyq2xmqlIefF+p9cxLVlnDf+B
b6D3yjYDVDJHYrTd9Xy2FF6tSEtFCJbu2Y6uHFu9ZdPEHoLnZjOpMIN+5jw8Llbt5BgcZKQ6b7LB
tAojmhWlcPN7YVExAFmzSkAuE7gQ2CYD++xsXhcro7uSpx+nXYYe+6ozXuGI+cJj95eUuTL3wCRb
IRtOPrFhkzQDOez8vQy3dCIPypd88alhW73uk6YPKfep+tJYCLUhaBfDKLuPJN+DcD3xnWvlf6Pd
XHTpanTcqM6IFsTTzxGmqflHGg7ua8rYnnaDVjfDvt0DQTz8A33C0HR3lyUWUBQJEuAb2Ejsjlu0
HBytmFLmoZXo/MXckb8WzgSvkOsZihoEt/DqQa2mbqbGbtjVrNWdN8TjCMneJo9Vm/4HNKVeXFua
TM+8gOTInne4dSQ+p6xvZ72h9d2LV9vhl8Tb4imAxQaMEwahqa0UzrTo0Mm7MdToMCbRn+ryIbHA
WoDwW3THV6C3sKJ8iSqJuNbd48+hYSob5nIVNxS0gEWekHwJt0lu8BmO0O44D/50Y0UJWqF2GVBm
2F87OIr7Ph2RpamOzJs26M+qMKgAVyuNpfNlrDL8P32EUc2nim5zM8rM+8hQfckyjX+KKzheb5Oy
AjDx1rthRTABciTV5GWOXiMeNyWnn6b2s1Gi0WmoesOwVDc5sWd/TuzMZsshLtXjLM6ScNnAEj3h
Ku0I1ae/OPAa2nG4d9G93aqvu9iiA9N+34hHVa/FJlQ3/YZdPQ8EUokB6mQSHFgLVvgMLIW195lC
ykG/c4FvzgPu0PErEMTIkwU8/38Nd+usbzmyXHRMEGfM2y0+z7U0DhRy/Dm2ZIaypesvx6r+UzNq
Hrqxz3R+4/s3uMWtSGA1E6lE1sf5X5PgpbYHd3I4wCiwP9ahrLdJ+d3rXJAVe11XexlzW+amti0O
aOp5jzylW4gExrxeWbZzma+/r1F14v9rHc6uxRp7OPvdTrowHRsAxakJBiaWymfyt1xcP3S+HRvk
bJKKdEkeOuBDR0Kk61y1qZeKs148Z2AUrs0QcERRaHTd4qwwxyf0lJj23zw/FsNgzia8iue7Eo30
+FXw/CvQssdlxwMXHefz4XKsYDuDyip8449SmGnGyaPiPQxjzFCEAKEbP9CKjIAIhSQ8MwYCKYcV
nqBUnCdvi6xvk+6PljLoGbK7OsPD81RyH7EOzhLnMW0i+BojmXouX6T8OP1+g2Ep1oHhpHDI40SA
hWJhWYkIqDlGDgNZup+NWQqmfPmvHS4DodI85jhGFSuAkYq9yXzTZeiVDDpyqV845o3UrmPEi5La
xxVPyY3uKJl+56dEdW57t91b+BUb1B+6yxBCzLsoToimg4RMvW+0RiSJtuZQoNbyK5xu25zo/Jsp
xkVHJ3sDkbG3OC9UTNXHjAsm+5xAKEB/unbRbs5FLls225+9d1YCc0lGuOh1ZW0DG5Ru2y90YJrD
2Mg3g9SmQdO2vSRgN783hIoBoi6ljdZNHqVepMsmNCl28VflytmLEFdE52oXDTWGgk5HIrTL0BzL
SpjGOlobhcuwGiqUqm2L46hqw4esLN8TXgYO4L/7TmP604Pz4tHK8D68WosHvLHyUgMaqCpYzXP0
j6JuphUUbdxpxTH5L035XLylqzJC+YN/z/xK/eqS05VOeEpWe34OUt9F1yli7Li6zbw4C6e+uMtm
oAW1axoRmoxSLIHv8/53XzGA0H/YpJKKSvb1xRmEWfm58PQjAE7qFun1WrWWwTn++vrVBVcuE+eu
3OLWADP3rEkt7bW82Ij+pVXxCIRfDNY2oVQnXlUeh8IOFY0dJJvf9FfPAWgf38pbhev4X/YCP560
A5etvf9ekaKAto2yLYqDaRG/C62xw2vVekzZldvwPByuqlAUqRjo9ww/yS9hFAJtPszGXI/IBpBN
rVeQFQOdXgYJEgIQA/LztaVIAhzdY2Au1IxlPDu6M0YoRX3bxajlCHiSwFPK2Ei3jF1D8ELp6gja
V4umKGeVShdZLQzSKj+ARzcbPqJZ7Zcnofytq9Ll5csM1cK/m3BXwsMSFWWC9hubquv7MhoEXr99
2/tB+0E7SdDhzqQ5ZlF5H8daN3V7lVMcp/p+jJQ3GkOANaiEOLacq4tHOJwUfsg90wm7ZyqXibbr
hjOX6gTUYqyczv059jIJ+PdFKn+FqhsrHFop+HXDgwcYupKV0O/JPw7bZm3qxqVzYWW2jD8v/T5L
9dZFOJuY3uPAzLOFDV7b9olwvL92xN/DV9rOQZZjxMh84glH4Ea8Xsp5gXZ7EzY+PensQaQJqLGQ
RRJlTS7nsV68ROTaubyfh54l6ttP9M5zJTMKjQXTeEn4JWEyqYUS+rJ9cDgBW9m6kDEq3MPLin4g
eZ0DWiDjM/WhBiZdOBScUWEIXX2Gd4VKQC5crMJPOSLfWVft2v0ELKtAGeZHaO0B+e2du7JoP8jO
OyWBuPByMZ87K+9GO87IEQPShLN6z2aTH1AJ1PAceG0KV7B07SPKEtL9qh23QeXrcXe/NbdDjmTx
ArAdkFgHwPrz55x+f/dwd6KxLUwXL3IjfrbCaYMh3ELH9tGq1yunZ4hdcDxJy/iBUidPQlvIjTwn
JtAQF41M8jqlHBbrcvLz7btaMpKqgVY4LTnW0pEtwhIIgRWp0hQ6X1YWvwz5Qo9abw+11vHXYSPq
665XnUsDp6tJOirhoDzrlyBvyOV5mwdCY6IlY3K08J5bk2MzbnkBZ6fQf8lLS7jJOgdG1s0yHyNL
EBhMPtVoAbUPjU+q9Gu6GA9ER/vtUISWzmfK4A8kONczs2chNkWKesstwOvVdDCJSyYDHHvXvT+9
nicvvVsr8d2K6QlIbJny3u8YSgwXo+DRzUCy9xTR9ClmjCSHpgq6HR8VQCd7DAHIoMJ0KYFSmHpA
lqlAcWMVkupGCzBB2MlDeJ6wiu27JWLDQD5iWKlmKpcQskb7rKYtVgWHCwADa9yPpbYVS+SXW8nE
ZX8tIMV/Ge1Tca+E/x7B76cKmYdPcEQA+aSsdu1eU3j5B91v0gHyVBRPMmH+licojVBrYZgIZuRw
0cMXiaHycLac6kkzWIm1UtrHA7hdRMDSQ84/eQcoK7JGAo2ZQ2qJ2cjWp+eTFbu+hLEwTgSCQZC0
xZxjqHdAX+ZanRSKjF11Dt2K2wTuwp3RF9P0KMYy3AwYNOiTM8TYdNv4hxYArs9xw1qjMej3h8fR
iIRCc7PgDt055oolFe9fKYit2+rUKYVF8yvWBaxu6/COgzvS4pO/v7tL7R8o5/6G6OlOWyJz0jh5
fKTGIFmePcrdVU6VCVcCyDWMOghXbs8XUNBCprd28rtNFuSvmSPMxna2tg2VTSScLg/Q2XgQ0BHI
9yjq/4ni+VXOo0XvGcE3kFyef82e8IvID0QXHcn6LeCUUjadCtl5AYT2if8WtukogUidQVS5u8T/
fiXAOObtRj+gQywCNUc2J5GWxLJJm6Hf1giYk4Fvt8B6DQunLzLg9LNiqw1Hec4iq5zrUuA1cVMN
rZKaZamCW7sLLJ+2rICYb+bTlejz9JiMqp6zOJvAeOpSW8yq0R2e0CCbw+I7oCcXKXRYX3TdS4fq
8oxrkzmr5i5oRj6e3tpqpjujpEYbxEtErYiE+eKKn50JXVtU1Elz5hYUrIHtV91Ag0qZZwcUUbT1
ACAFB/eNIsiwJ6eG/HUqYkst7p/k1vo2poRQXAtDexJg8jiUUtXPd5yNtn35ztX2hMpUvn1fO6v0
7VcK4Ndd9bT+sWJ2k3yl9SVUvt3sFKdYCJ9lHxjhMS9aH5NkS3WxG1KGph+dTYvc0jocsq11p1iS
EicUw5T8xN65LIc8EnavyZRXRhACwsWnOkVMcnxUA9zPR+hkUxBIhnzExD8VSfVxcBZMadfJgrWh
YvWjO4iB/rQO0569yPmDjBQsIEFaL7se7DaSOh2QFZMkIovI3ZCX5HoxkCcY9qzJKRRnB0M4DXey
ZiVABjrgo8pkLH8L1iqt1TBKX3dEvQrJTLRP9QUVUkTGd0hPJrWLwPoqYeyM0K1MLiiP1St0lFFG
9M54Tkq0w5DsxcBVAZeceWrQYcAhW/f4Kesd/rpHdKOein6oo8tbN27OyZCnX2RYgC+SoRHRpy3I
CAVs4ISUg8+sGoYk3XEUwwyiksG9KWYMd9psVdbjP3ONoGB2oVqouDVFPEO4qwUzXwA9TUQYDT7X
KH6pFKErFKI6GMhcISMDAzZ0eOvNk6FkFVqyU/RsUwILg8B+DOdjaSBHSLtCmIQEgzCVUYeBl1gP
xYTXNcAQhgnfHAdnWqS9UGieylbyaQrWAL2Muu4uajNSi6AxsfpqOTid/wszw4eTn4pCCQ7SC1sz
v0mlZHjD5hcul8DfHZfPHNemaGdNnfyp45l15Fq88+dxT8wpivzmvMi6U6sFfWjFPPlet7tWaM7A
28tjYQM6ij2JHuHBt9523/ErAYz4hjS04VCilm+fGlohWrMn5EdGrq8Nr4Zt3NfbZ3PKMFs8GOBW
cBvBUiHveS/mS/iZWbAIQviUzi1qjhj2DyF+ksLOBjvZ6eIEGl0v5vFsU3uchV8+vJ1xEERkuLXj
LODUGNCDZv3Yyx5f8QoJcIQ02qEzoj4AckDupBGE37ZVz3FmxsAWJrrtyM0GJJoseK6TPALSKsbT
0s0G396wP4f81eh3yRp98wpzHTaN+IDJh2UyVdMAqvDyU7wzf8YzmqdpPTr8ZByh8hJbZkN/SBJg
3Aw88nT040YexxaAYllYnj28kdmqAJejUoZW3hh4J4hMFA4njNqb2o9IvjTHB8Ar2rlfoen9p4IB
okGraW/UOJPpljg08/wpOs9/5gdUhpHTPc3HQAjeLlLwKj41VjcyZNUe4iNpczqXBVvYYAwCHDhV
56cgWY3jZ27AXkD87LqMUe5H6Zfc27C/c1ydtQ6Y0T1kWiR/xwwmIxccEZG8KufuE4NedtADrCQb
rWIRz8qDvaNKUrVI5hEFX5yu/2L1+fZ1lK5++D6c6zKuu1pMAj6xiDQJK9dBpGgxUqm61AcFrfHQ
BDlQxGtpYsg9XRdBrBUc39q3HCqhTl6OwBRd212Q3VeV8zRid1c6yF9Ad9dZK/PLvWBiHAdEZF5N
cZsZF4EjMQpAlazGs3nqOXUx8tSSKW6+ZHU4SqSzmkfOSMjlaeYHLM7vsqWlZzKDixBV2Hug4q33
wGEXQ4v7JyE9+WlATUzSlCeO7ZzWtIOhGl9/CXvENCHu4+xy/hpYGnKeq0PurJ5NZDW/5pTFgqzK
YNv0vM7BDjPu8dQ5IJODfkiWrUjBxwfQI2pJPh9Vtcxxe5SiuAOVMIucAVOWVXalADF8CiEZkDPR
bk0P22jDXX0tDIbGfrW79z7/XXQNYouOkZu+k88lN6Xj2mmnKFHDZ90ilf6h/Y0zmKFeV2UZ/7cX
Z2R3yAcRQ5zEzGQHuKmHZ60Y5QqhOFUR5EQP3DpabTOaNekqvDQJFT6Iqkzs4s/fM/+QQJguJ2S6
xEoFldTVgLN4o7KqOsueim6IZjJC6+NtolG7CTeakM9lOxoElEs6z250X98yZz9AGR/icQoCqfIw
hOrdUcr91BGKWfLrzzKPD/W619XATMFWTrxUWyxZ/mnzBlM7UHrGtDRfd4u3bbVs6mj8E97+ajbs
IIPtE5+5lO03deolN8FmsKx1J6cv8yN1l79vDuvwzmAThe7GTUUlvwaTy7RNoC2uy8KxQS9d0TFl
bmCsH3PPAG0HX7PFQsjqpCZWEttN/B3q8zTeQ//fBLcYSMksp45MTRsop23QNW9pGb/aX2k3cNCg
LY3TXoX5Lc2LFmaf2ELbdx19KhSxoVGLbOZhPqq4D062X/T1HH+0sDuygbMK0BGaTW1Jrm+1jYKV
Aqlm2PYhvTRYhLXXHOFXlEkcMMrswgbmyGFHZCojmUArPjJFOFksZImdsH9kTFIxoQcV/pbyy18i
2swIoS8E5MXwuEsf54fc4B0tufd2DHYaVt6+52XVrSa3KQbxjIQJNae1K+kcekrlkjUnLyB1Fhfk
Z6jKiXBoOZL1NbK1ay5aMukMMChoRjETtkKJY/4+rePnTwEHbw9uFM+ZdzG8E6KcDyOWWFwlLOFs
nEZeQK5ikxgxgUsmF+m2yEnfQ068sXlTue9itIyq+3a84PvrRS/oasagAKC7nNP/zuTBlMpxgCaV
j7iUWJLSEayOw4202QxRm+gFn7Vpqjze8zfiac7WQiEggAE7LX3646I0cxfOID3Wr6lKDpXvsLhQ
q1Uh+/PqRO1XavXRs9zm72VO7hW+IlDxyJK/UAkxsXxtQO/lBA0g51Relm+t45qq2q9JZpZqwoeE
vsXlBs4I0TOU8d7HutNB4xq6ej7IJgqRqKeZWJ7wK4FEKyW214bcXVR5M6qNWvFn10y/Y+oYgsv1
VHhhGST0eAJxvOnPSzp0eP2B+jgvLJu87z3n7/+sd+LPe8gVsB4hTf9tcy3YOP5G7dLNCDr9At+S
76lIWclRstCUtymeryhPkVNSC3jmVw6AaGuzOxFmmMb+7T++YcqD9L85vMsBeAFa+wk/yX5YNgm3
7YTfR9nd7RkjBfAT5ZiK+dnk29oXIpSrXPbTc4c1RnAEW1wyoa1JTTzpvW0a00+PIngxiUYnOHQS
aIhOlEJTWaLbN5db1Ps/xMbJNB10qYzfme3Ou2kOCYG5qF3/g6xuslqLWMUBrbtTcwDudWpbF1ep
iZRhP/uULQ/3yQ1as6WCsPWPoFpoMqJttqzSmwKexdK1lE+ncAfCKFgJh85Y1D9JZy42utf10U9R
9+nUzUOH5RZZabGuOnQZkc6WRoH+v7UP28a1TRYgo6xCDS1Bd5p/2GV0vxLGGbTKpebmwDLQJLU8
PE16KN7RUMEsLXfgsnOCD+OhdQbsUmTlADPMV3ob9JLY/VLyGfB9RJLcFQ05/P+GoCkbZh1k1LoK
hd51z7SJQdmbM489ZJeYQHyH1grZLnJi8AEXvbOd/oLenOhHWtqxoaPKo4hNB7xQE6+4+LbFO+X0
wm88b3MLMB6g7tsidpKqw/3fnXW5+cuJHl6B1CD3GxD/tTcsT/xPm7CiX7l+ZfTnUjh6wySFFIBp
6h7LZ5/1nrn33cZWMV+PmsdiIN3W/GtT4J+HHlpqL3C3/iS5QwFQG0bNaPancRqYYwja0ulJpdTO
GammSBqGEJ8xZEVnpjUXsKMa4o6qpsu7tc79LhPTuSx84VYgsPLp8w78dhTyF5m7XmbpIAvW8B/S
VuTNl4RntRUKArVR9pnXYva2ojeIYldCaszPpRGYr8pQM+GY69WnSsYlOsyz+30loo5qMmFIF89s
vhpkaRek4Cw625G5WYN0DScTZM5sbej2hn7QoyKJpt3qMM9oz2/NKpEyb0Tf1AyU0T0USvpJNsyC
rjDLlmKvM+Ld4/y5y47SgxD5TQ/Obsrylaanz3ySP3uBflkE927A/3Y67wAz9SIaP/WLowTcPwgz
u3aPCsWJfzvkbMfuut2uDnRCpmpoOZmuBKKkgVMtS8cD2ha2GVJ96nKYk3hk/rkz/eJus4+RdVlG
PDn3vQBcfuThTwuLZZriwEcCogWN8DEMAAbyRK6lTDA8X4VqadU3NPVHLa4WdQ4QuF96XP0qlMi8
LIljCxOdj67x5HITFQWDiP6N5mv1Y/qcBhy4fvYGefwceqmOYTEtBHSgZE/hnn/aPzPjT1BQwtCP
WrLJrN0HgH0V9h/Y7O6anW8ZphBN+m/HGgJcCMoltEEqo+p8xYqFFBjThfmVsQjGK2UdSwgVDd7p
AmzZTgujz7lKEC635rI8OdQnklmL2zTeGyHYLnBisNzl+XenPL3dcSEFqeWyv28/kvkclmTtsuAQ
mphl/P9RInAJ+db5eTfyW6oxm9+/HObIgKUFfPB6PWlk6bKhXMDDZ8HUUAAcCU+Xdqzbvrwr+Hoz
YL1xKGq77Vw5bmZp08hl0snx3GK8EJ/RidMw1v4MdzPnFh7rma7ZO+WrAae1kF/1Dwv5dLvILw3Z
8ersVPLetDImQRhwnPlWDGQbb45Qn9P547t3hm6Z4FtHcI3TUu84FyJPv+6f3E4MPIc8pob8Xx7K
Zme9cs7aGfLKGOOHNeM8ZLJ0MwE6K/ecXThOTW4qYQ3N96OAsz+VJjsnC76+tOGfwwJlBlNXb5JE
fSeBhFXIxW8Gm2yf/TdbqLFost9/FG1I74Gh0wdouZwBLWTfQakONaMQ/Hnko/GmoEFzQ7KWRxSz
IA8VjhApyBk95ueai5zWW1NaTWQHTD8YUV7xZAeCRYj3bnCFjEyUsKBwL9O6uttW8SSHVWw84QTT
cxzXwYN2SOp8MArtTtgIJwH443kZkqVcmJ6Uq/G77JwjLaBEbgK55v7F5RVsz2RBpP7kmdjaeOQW
xdI3fJZpJh1hZOaFyum63Kij2XRUuZsEybXBVDUhgbGeRUGG5Lq1rsWyuA3OIhd+hFcS2laueC4F
maej+I/CFVrd3lxl0hGwQwrEql+WfDyC1wRMe99IAiRqnQ7hCnzMQYLbc4aTb1Sjv0muNz2rE3xT
+LMvcB3VrGkqDZeWj2TxKfrEZzSMouQ2sGywhPWrsgqPXaugWZ2F+7C6a2vIDwigIE5cb8JTXZx8
Y8QirDCZmwSyr6hr/a5NErpyMhGWTV0/GSN0uiIz/L9y8Iaz1cBIqWjYYgiugfTGmDwrh8dLv0uL
+dqoiYbs/rw7idLrU6FoIjZ4DrehcbA2izqzF5P1/Lw29k42b1r0ufYc03FwS+Lz0KsY6b/evIGo
97FFJLuCm1sY3OxipVd+7T9tei1olt6Pj3lUfbdG7dYa/7AWHvON3+wPu6G6p+UjClgng/lStpr9
dAKhtNQLfnlwe7knt75lAthyXANntSuQMDSsCWwjfPKD0I9OiM08NJ2OiUz3ZHwpXCHotEKjY5K7
Qtb3kyXgPKz1gwOUfpZqGwke5taz8qALx2wblvo3r8Qea1jnjnLbHmkjsxdB15RF+gDvcLuQQrr5
WXkDuC2fHcOTDoCQSrdg8Kn3vddStu+wI+P3tj3zZp0CiuyRz2s6Af3vcWSIeUcankHqCYlRV8wg
I9J37CpxQbjfB29LPfCVh+pH/4HWbD+BCMoDyVpX1WhZvxR+DT/XAWQNwg+NIkqvVIlHkTU9d63Z
XVHzHLu/gQiAA0RHT2051BPeloc9ewURkccsRZiG2/V+ShbMu/ArAPLnUjA9g91kimpOr3QlJ8lw
9RefPZ7O49kjfvfg2NyfPdp4k8ZpEptT5/ZBsosZUmzAUjyybKOR1WEFdUC9ciraHSLW0xbz40XK
XyAR6u/3Q6cFSudLdeStMlY21fPKRyWkZGi9z7u8RP/l6H4baBn+PYvuRlUnFtUlfOTiD8rI2Ggj
xGobEfXXp1LvXPJZFdRZxznCaT5Lnmu0JX1pJimrzNyAL+oIVRILHiqvFYLgOi0Ysgoh+z4R1uhh
/Q0Avjc6WgY55RyWYM15/3fehHCMgZb+vq0mPs4xGAYi25S1fJqjz8r/nBAzrLoRWrJcNWKJ2h9l
zTeJAx3sPIGer6vuEFplEMMEzIksDkNh2711PVi9MxUNQtkp16KT9wP3jYkSwa/Dpk1hfLn8Gf9B
3XUxioXPVx+BgZoZOTqcRC0HrhOnFY1d36VHaKfGvhaFMR5zfxLDYK45oj+miJqNAb4lQEUQHj1S
rDnbmOaI7fsmA9uTd3u1svnS7oY4GPjJf/gVUiH7cx+lNXSZauFNJuwjeBG9tNVYLPjEYQuLHvzE
7cVPMrf5gXqE4YzSYZ0LYUBbNhjzsnBN7wNXysrAkL9lvOyRwhD7foFopL/gDBCeQXBqTXaebPeQ
f2JGXuXWdEakpvV5rtmGtt+SHrG3knBZHuq6ogT88CWifMBdha4veKT0/HMNwaT2XmlFWv+991dj
CQgmA8FnsegzHS/YUZGAncY8gu5wbDW+UF8K0p1ZWRJM4MPmjB58puJhqeCJmwEAp5u47ObFvgD6
w2+PPvKX/nCM2RT3iX1+2b2HwcslDX1eyv7UP6aV6581l/RziAFSFuXNPeqzLzNy4mN2WJcD+RWX
pauoyGjc0PzhnLD7ipLYcUZvCm97xSrQIWOffEZvtpAsIBkE7g5lwE0hSENmr1iDojwsHwkopFYk
mC7Gj/KmpOa8zfxhjyfqVn1zcUhIa+7eVz0VqlaZT8mMRiqQVfCYVhUvA7N7JiOmKqb0PNLpxu+u
6E3bwY5sa/Zxykzn9hUwKK+4ivXVaiyj2Iq07rr7teyuG2SC/azdIq/6hTS5P2klmC1FyqPo8gy5
F0Rd9X/COU4C2sKIOhyodS4aT1kxb+UtClUvdf5murVc3y4nJljUcZhwjU/eFJkkIq8T0aekidQ/
vx9j3bO1foqPodP9zgRR8J2L3yDDK0QH0n0xCnj46VbPRngqbWA7arZA6YumTpZw46CZTyyyoSOA
A0VtQpSHzvLRZqVpZNwMsFRJS5utAjpB9tVWA/W0wJM4TdKJLGYOx7kQVBW91jGPcWmaAxzjHZde
ifn2yFa7Ws8ENGvmosw2D7cI7+MfMCDr9hLFgWW2dBUUr86T990X9oBvUNU35xIP3EElJxP3udmG
wROJlGlAhqVwDbNr4j5TJfAL4OsDIYD9LGYwpstpoUctooiRLcu4/dxrx7XTNJdAEYSYcH6u9DHS
JWjvVmV+hJDKJL8MhXj3SaSuQ4tDvS+1P9OlLca2/CNBxEwl9mxcdNP8kModFPCKQp/kPzBymFyZ
F5b+7Jpv+knZwYEiAtqkSQwZuLkm/2nghvl1B2qwj3489ZaxnteVQd+U3LhkAASCMqe3Z3sjAdR6
RSvkGj4IbatiQKKjRY6w+jscGR5ovMiIrKAVnZphrV59byPqS7pmhQcvmH9vSTCn/LBAbRdQyaTA
smh/qM8YWXIJ8auiRsoqaQJ9LL9IIw7KKi56ryRjtEsNKrUrgLkoiQPLd+Cn95HuHWMXEatruo9Z
ja+FUZ2txOCjAF1CnYIOjgAi2rVBiOAjYvJdwV5AZeMQ8K0uH6U2+pHBhSAPqyDbYeuUxPBl0PlM
nkVDXPKPLOyYTy9OMR/NkHOxCd7pWy5KagB4yMWzM/pwIAk5xu+bPwe9pStCOEr3DCA0DVeVRe3d
I+fI1AzvKQ3fgVQF9nmK5P2xTwXDy1PyAbjQPbf+Zn5LUdpDfHTRG/27ebUuGIYBENxkaVoLfaR8
m5BfWOwFKEptbdXDv2iZ5zWfjBakYOvqqhaO6ZovWyqihmq7mdDBu8t0eJPLxsXH/LgIkjHpBKV2
LNqCDOruAs/gj9mUhwt9sYP9Yb4kc1Ja/ywadPULp4hVYvoB85iKnzoUD8Xju6G2HbaXC4ze8F4j
eXfNa+bdEZkzuXNjaXAAM6xjIrSzc4Z+lMPWYprKzA07ohDlJxgPxRPBm5ZctfZoCaheUwNWlgBk
SIzn8c+4zxHtHy3LaI11iKntEKoISX7T5eRABwEaSAt+n4hXNH7wrUuJwLYF9N9aFYnXbePSNtey
ga5QmLck67AwdX96yPGM6GndI0PrEsr8mdCdxhhEkNQUKyQUC6KuMN+KctpmaXVTKfcURKlcv8WW
KS7av1xvoRXnEzDCwnhVCu6bgkQYJn1AJf7JszCfzxxgk7jRL10QexHKOXH1LsUDiKmkBq3rOGnx
hjXU+y/2NrFUjM3AZDyM0LxsL2lcxeh+J/05oi17dLLqoIcZgPrByDPwHj/zrLMRJ03s51s4HwFu
g6GC0vLQGbAlj1DREIsMY7aq+HnQVSKVgLFWBvtvu9U2y48jX5SVsbLQ5ell5yHdR54I1GilCdlO
uxCVDfOvU4IsfoXcUnYMFW+iRKo1Pvah5RdBmNJmrAfkKNpEc9Kqlba9H2uWr+2D3NUT4us+abNT
6sZe4f+YdzCl+63X3ziQsBUSAMTJK3OmfZip1HCtsO/oLIRfqXouQfqZtT+oamzpKLMDL3M8/mZ+
X+pCTyUD3NjpHRzl2avYbT/oSfyYT1C5D4GBhrCd8ulLAlgnKIYlLMTHhqbmJiyt+bB+gyvWtZ0R
ghc3+/a1Kx50OdEJ2rpyN4ghxO8rbAB3nSHe/Rp3wsZf8hBFMqiAOU5O3n84l6ZBRKeKql21ULuJ
IZKqhrFB0YJE1vWsExcy0yw7YJoBi37ezkpRx0WVkD1fOgJ/fNZgWMyd6dkNRdEV63Ix4BNnqnL9
zZFJ+VsZlOBA5Nkpme2TbG6yF1UqmN467M6ql+RvBZ8W781FdfFHG0L+SFJeS9zIbSLDmrdmKF6K
VsewFvXls2wDvlXEGZ+J54Aa43UIGCvJe5lIBsCkx/auafhp6pmncdJX59gsVxdz6DkDCJIGgVPg
+2yvZpI0lbGsnlVtzuHt8fCO7TzJmzXABnnB1sv1vnxVlv+F+PbkIoT6r4TJs6Nc0acrrAZM7etM
M34P6IcTR7vIySO7nxZTx97Ws7+XNmj0bVpzCuirAJIfx2SK1QRRuuHmAE2lkbEGaWLcaZYjVvwp
1TFkkRs5d6U0pmcKdh5v1NgowN3nH3vE77NeRyiYlLYQqZbuvdQdsB53yy2VIgTzrh1uRtQKoek5
N8rgpJJ2Rp9aY7pK2o7pva4fGpNPWp+nNAcaUnCSNqkYjoNS85PHHykH/xOutcKYt6m5fEJtY1kS
EKC5OWOjRYBx4s0Dqk7+LCdwMWK9HUZoPO0sQucjVWtlzjsQkgbhTaxzM4N+0PvCTjazTz/aEiB2
t4zWLujONqGU1HFM1is9R9m9cNQeyVI9fxMMoNeuDOhjqLDVZPhKKZ5kRH4UvZMG9rpOuY0RvdhP
/tDI+mwqwAdexj7UBQVV2pZIikQTryDDb2l62pVo2jXrinEzhqZABAeHV85Ldw4GUeSR8p9zsZ2k
e/tbuoqD+nTFNO2yYiW7gQu9nzsDQDiiMp73DsyN53AwptwELHvcGuBk6abiEJipB4KEy7PrUea0
RAro0w0cr8T/4kUlqq3yhDxCrRocMKE1Svy591puh7tGO83F38SV8e5oNNxH33M1KDNeCdOszufW
u2EhvQHFnPAXVWx8Yh/V89/VjNB50DZxmwUERG9YVPLHGLvU4T0LTidi/IBDF5QZZiZpx8suI8/S
HE45kUOZwOHzmHvY2fnxgcjHfIpJETU9HmZ/NbiWXhh/aJ+464gu98z6w4Z9tupWRPsgqUp0ujyF
BmT+6lWCYcpe7fdx4haryNKiQs5fMB896tgehZC+/VlJp6dwR3A8PdyEPWdAqIiKChGYllWyNdzd
1NyeO8Qsx+XJXXiyVp1pPPYVK3TZ2vkX0ol3VEFgIPQlU9SL7cX1ZIkxArE9Korx8NN2Ub+/mOZ+
BlVhPIdTn4Ixx483kX6Kh/DFtmPIudb2CiI1VvlCK4DD6wrDhxWPgPK2qxAlrABMfJt9LA4tYpwl
OwPyDu0clG7AuXDkVgyEfHDzYKSqCwK9TAfD5o2yDm/yQvD6+jp8CEdjD99SmUoTASlvyIcUR+Oc
C7kLp5sEbYDDkkLQgKcMKFXatdqHnBw61857x5SQ+61YRdQu3BkZSkIAsmS/2r+1e39wpqcWTl50
0JnHhzDxhErzwBdpDA8i0d1OpGWvRpSNL1VBQb2UaAIGLwnWWIeWtpXQKuwSa/h0EiVdYBv0HxmY
VhkaggFDgo80mMXaBHdc/LJqL2DtbcJpdGZ6vgONUdxsIMOBmAXED6oZ6PVhdJNZAXgSQesy+ucO
LS+dAMiD5+cZJgGUxlmtJ/CdT58jBpUsUw2JdvXcnUFbWymljRC2N1ZHSgqX4hBTvif/hK8EO/eS
48z50qDfhDFiwAHNOdNIBPHYlTV20Mf9Q2m7Yk/VQmKMBLZqH1SDFIHRwU8t+OkMzdp6jEw9VkgA
YotUTLsI8LpqscVp3oiR+nG9mxpa/ese2dZfaKdtFvXbKg3XemBHnD2MYlpnLXUZJEAEkNt2r85J
2pnganULmvjzT20O+TQ+FG/8XYmviLnkhswLJ8Pw/LS/nSHioWVVJFwBq0NWkU1ErNvMj1ALD7dZ
8VKBqAdwVF5Q2drZhfoEjHibQFT+yVDdSoA46gwxvUwYSmBb0X2ZWNo9si7Gq07J6Tayg25WBa1/
jKdzvN1IHGXYIx5JSoQSN9ygrMlo9u3xyut9MdfwwbDh2nAWJ1D4W/7Ng6JVZkJl6R3SzgVANnhi
Rql1vpl9uFpRWyfs12HtfzR/iN5X3LLg3nwonI3Vwp4fhFxK06SE83FtkGwn9nAG/EhTy5B/1hfb
x1nfJ/2AeIIC/5o+whRFHuZ3HmX74OBmJbSDA1HB9LX1bdnmmQJ6iEptUigbujK18boCxshPzVGw
7UNQquPifVlh36gIuqhpNr3KaeJaGCGmRCITNAZeq6iSh4yUP91TCg+Dj+x2jufKIvx14RJu5Z5K
EGfUMZdUl/jFXXA2TNXm/zdyiBmdaORgr3HIW5fmvGAB5jeNd7Q6sm6nZNXyDZrw/dVuIISS16bd
kc5rgXTOWfJKpa31hsHQfuuaFjk9V2Vroa+5t7u66RFJUPThc+MYhPgxGDVwixbMUPGoQMEPYFOY
he7cT8A0ozmQmh8w6VOZWwZAm9qH46lJPK5t/PU2S15TKXMAlGyTeTFmrTWRo+2/LlmpmtJEIcTs
qsujDVVqa4eHakGypk4rBzM1eqCM8zDcT1vPj3JBiWp3uKT6x3PD1QB67HIkCm23PJ9Mvo4s4/YK
fBFIb/UtfFcH6SDBQfF21h9bpwN/qRPnzQgqRobenRaPR7df9vHYdyiFvkKEanKpVEGcgXphWxvF
O8U3hi7h7uTwuQbmITa0Lif8gtHTlu3TFHw6uMZhoB95t/Jtvh+UbLQg32dH2xKZzvYJrzpQE1IJ
e3WuCuiAXsOamp5Z2CCzRDOpkz6T4oVzUdxHWUjLfiF48AyGXi54o4gFirLTLwKxXJVxg4pbnoGT
B+mp4v53WyBjRf/hWGG6q3h8Kkm3KVNuRMZc4bvZ/aO+6uxpm4joHv41pbi5RbTrBu/PgPJ6oQsO
oY4ooyMcPrF/f/YKDcR1tYLtDVaDE+TM+e1/exSLUq2OEpV16jWRa+YmlLHn5+HL55qJZ+/lZpcL
cppEUj7Cq5ox7nWt9hL9bH+8PS/t29W7D3V/G9UkXQV4ZN8wSi6CMt41m9J5EdYVILiR6PO9+JRv
4cC2A0GJ4D51btH6MVac/5VIbz8N2sx7hKBJoJuzBzQGwydHP8PBddLgR2tx/F3uieVLemyJpDx8
5NvbObXwX6O+DsSJpOIs/286WDPUiCo0KR9P74yWaYewEVBit1jjmkLfIr3E4lgo5Y3efwx4PS8Z
FVChZAWhnokmKoskX5Xl39V46gCb1vAIaOEG7Ehlbs8/qONxHc2y2BO1zTsiMwhQTNwy+XGLTD2/
Ar9b+KV0nYdTys522qzirs05biVdnV1OADOVM6qDRyLjwJcYRqdj+wqzMwUaufW83iR1g35IGMoD
/JGvuYxRldW7xfNOMTpcmZvhXRT1sEno+A6++axsE2UL+nECuS7DFbDakWOFcsyNj+6wj/crxCR/
kvWdjGzm/Ly/wTxkb/QkR+IoRO01zv3qKtOGH3QQiQz3BiUWpzoE119T2rHfRGmN6Ikn3Cf/n4z5
4KBpBqCumgkjiiAFMUjHri4K7V/j1iGI5NjtcrFZHXc+QRVUhoLCigHLGb5408hjuqUmizMoSS/M
yJVWoYaH0zurUxFTNjZacw0Tg7tdjF0wAfKh/Hq3I6g3IbfTIdt8htXoyxd4GPcGusgWduHwl4zQ
5JN2TPBQ6bcTCc4G5FUXlqngAMJwxbXTTXugvvmrd4Sm0kwLhKzCmo720p1REgDqCxL0+OpRrjUc
Ci6PIPGPhhYllqwG+hjvlBCnsx+EucC++9nUrnwZliOzolgWhoGeHFcPeORC6aC5/cdtXeUHUwbh
HCb/3Aat4nLF7lzv0uKw/Kk/q2bq1AJVasT01VVjY4QYFFqPIPqPkA3/RO1WTqbFnzBXm/alnp9N
yLiEB2WxvB34KRpHvij5VSTgsISFV7XngtUxEqB9RvKaGYlHVljMlqZHRttyzCQUwzHl6rv4fMIa
yye8oYoyAjhCMHfTznpilxs8Pq+uRshMolcjo2apM3oUHnY/TAdsN2Jz1MjsBt3Lw2qpfqnQ3lJP
nxtdjjp0OxsUxNQi7MUV+KZewkvi1zEqG8J6qHl8CrhYAqYLidI/D8kC4cnE5pXLKu0ihP4vtwgN
Kr5S+nyFTqf7+5aKIrKNBDTZADFu8ejXUFRr8b4tS61dYw8QUOtGGVqorpKjM4NT421LEysRePkV
/YByuMTRqpXh6pPERJ5NN2pF7vN6nPpPgJLC4U5+Z3DDBzj+M/DN/Osa0H7tUq2D1R1KDfAxwLby
/czqc1V9u3EPCdYK4hm0Y8aMspkTkDSQ6TMwQEmpnfA4sj3YtBCavGlcNIvXjCXCTkIm+YSYq5lb
2KFq7wJPsG+LZujaDpalqz2hM5666ldZOlXPXGuQ6EgmYV0lu1gcckL8hsXO+9N8ffCup6BHfy2m
3ICGGQ84EeAkHq9lwdopu3bhveXCICOoWgjNw1EFR8u8b4tXWA85/hCP40b5oyO4iVetnfc06hLy
5IbqhOs3zfozuZ/mCDb2r579wQ2v+G6dH0pYRZ4fjyN8/9ImIok61/kk+d+PmXsfO6ezLIw327R8
BFAYQ6rWsQ15kSISo0Y12Yslxa+g1pk5+dDeQHmWVagXOqZagMjmAmdJGFIj6erZcVXhvjyE+/on
FjwNPMc1PwoMPBiXk02SkQ0a+J25OWBz0wtfffR05/7ws8RuvWyLI44/Xr6zM9K2blSj4rBUIsb2
fH52HQI+vACjN5d6hshlNu9cEkltxXmOaQRXzHoSZgI6UKpSs6FnlQl6a94eWzJ/PXa2miYdDht0
Cg5bjuntw2xNQuUVNUWn4zmoctF+J5wuxCIznpGnnoWTPs820UKO0wxsSrfVn5T8QQ6LJyV16MX+
aKgbVrP+v8egwAX6ZXu/3tpw0kH9BxBE6Nw5UiDs/hFbGVD5SPTzhwPC9ikoPmc23+sZPM17THjV
xOIjeabSRE7HyweF01Ub0SzpMAL3s34F9QwPSIY+7MBu3D5y9/GFT1Cb0aX5IIpKxIXYZzzsf4gs
Sh73mwlvE4his94nh8xvAGM4ifo9MiBKsp9q8efHhr5PLcGs8RxaeupcNgk0mBD3EUeHzDqlkKX3
IFbGmhIB92rosWNoX9TeGqVtIUsy3KwZBWmZBVO3y+hWAC4Grkb3dbD+myrbul4jWERww2LmUd7w
wi44vJlhpQsYbyEPokaMugub0T+MNhQGPw3YJxQxvO6J8B4ZxZksR4yZcd6XKfAdaLPAytyTDlM3
uppfVZuUwORKLqa1oS8ImSm68rbwebZ2kH6IDHJ0YEzQcSXQ0xEpAuZUEBtGT/y+H4h04fbEv2Y8
ZLBHagRrLISOvOiII0oua/xOZdRxftfTto6pofk8g2oyU8Bemp2Izraq1/ohGmlzcNsVWfWQzhk8
i4ZUZiIJIuflyRkfjvldcCTc0ISJTUtq3/gu703PCsvk7mXgaQGHY9boDbrQa/gWnj+FVjpevkO5
FOthovs/TkqpImEcQRrg5+iVdpimx7QRmS1xSEXw22Nh7/2Ifl5hhOV/1MS9wZwmAgjkwfTDPvB3
8oGsld6FEwYnfvbs/c6PqzpL3xi+6zGKma3Cx7kkiroyPnFECQYTfIsmTMdAdgrWPffbhrPEB/Zw
9s45FfkMEPjkDbYYHqWJeUddJ05BzrJ+uzjcJbew9bLpTXGVXNhOzFpZgLJZ34SzhL28xsHHDttm
JPzaSszhgIlVNGgNQWWgsBG/bupdrFnm5xZBGo3dIFuE9CKFVgdlSxbySNS7quHAJtS8tOjMODbb
vaisR5P4phnOYbzUtENq7e0sb9B18xTTVu5rbvniLvD0CCxccJItzB9ufH0r5gy8KsaRUStyQSuT
+EZlCnQEkwoZnHvQJOp5uZ55qF5LqALYjprKdZLYV25MpUuUTtNmW6Dhvp3sJR+G8ESykRWP85qx
UuWmEsh5nVMjs1qDYjkr/FZxLvAm7XWQQJeiE8hkAqZ503Z7soeh1ML57INTxutFdYsw8Ily8h6y
1ZgM3PHvznvw9WfOjAT2h/X5sFiLnpplWkFswIXWISeZFcGrDr5UAolz6chaNrFoi4gav/P2W9Gm
WN6WBcdQuENvk6Ne2SdmeXIQfTKOv+NVe2219MieDEHL2OxetXXGgYepL2ZhixScPITV4AXPIcZJ
iSleaBEI/h2hV+htKpyn79qfnR56DWUhPbuVwYe/e+uMHCmXx1Ij0ELijkh+tj3Dcb5HOvusdU+4
JB3nKO5l//wUda71jfwfPZ5Xm8Ud25qiOT1+nct2wl8gn1zHIm+lKRfltMQl/5I3IqD+Z+pSt3pG
AQzhqWU893jIF3c3u0xHQuqpFQfViFO/0SRdFM5jzHNXJhmm/JjcMWDoskyaFV8kCDdRnqUTGmTf
xTnW0CLfmnR4Y6a2kU0TbdGJtkCHPajMZH2m/Gt0eNlvLMHUUwEtSV9D/UUKG3uVOKzrdZB0CcIb
juGaU6j3nrFKmBdWy7GAqeJY96Webl6Rtv8ZWDzPCvn9l9RB1Ml3MJVLiECsW0IY3HlCX1Rfyaa9
c3PRYJrA4NHsiPCRG07WSsw0L3fVVFyv+X6GIcwDxlNbxNURezlS0a8m+ZjCw9xIGeVCjk92WDxQ
qCCDToQfBNoyTXj4VMlTpIm/fiQYag+884+f39ZAJDBxgLlTuoxwr4wTB9CMdQ+7sVIz9vabg6C3
/vsH59uD/TQZtBcTUXw2ixxBh0xKSv1+t6EhkTXBp/xRix06ZLvA6UoR7vPLy4f0H+80dFyDcwYS
/3iIzksEqSOtTGEYh8d97zgcoEaJ+SADOu4VAhxjhuaFjBGNsSA8aSLAsxXneEd224iCPZZtkr7y
esXiE2Bk+hIBjubp+NWDsO+ZbphEBdwCLrJLRQgMl++TZs0HeyE9bW5F4Noa2TsPAkpSrsGRvHtp
jzggi3OeypFBGam2kK/8UBQxbjena6ECyx2VxFHgk7UUXbdf3rqwHO/F1WZoiPBbDXrNeySl3JOQ
44BJxeKCAnoQHHMV9y+2PC4+7jOq7Tqvxgo9MKGD/DybwAAKfw2QhkKGtfwZ/uHODaLN2eb1vv7f
sUB+Nd/BlTAdUeg0wVV/y2eclL+tK/uskpX++PAhl+Qjk5+cvLkhmxoAIPWM5g59QXgfKtNg1iJF
0F7ayTo0WeH2YeYKS/bxH87cEMHIn+H2K37zx3NQBFrJFMeiSvK3ST7qAkIZ+NogKKjtcY13fAVG
AxKIGAOg7vjJEmM3X5U8zfBjbYHnbJ7ikBD8vIwhiYhHQBvrlRViV3HYSO1Ozu3I0KLlUJ7oPKsM
TSX0I8/sF5tUb8UDrnRuliW9mvyZwdNtjLnfnlUXzsRV2UVZTfq6N+59mzyNBmAFH9f0mYA5dFSQ
bwHpzHuw5W9gjsE9gWGHUCSzVV0BwPYsJCgl9olVoIVsTeVS0zto1MQO2bwc7OeKsvrCZCV1eBao
Gaa/Sj++VVMfVzTHhH/6JAyaWD8v+0IU51XfW08f7+zLR/Wn32EbhsbFQoOYEMVKRFWgtfDp/C3a
15YLKMS0cZ+37fB4ByVBvcGtNnSVwmh92UCm86bLW0ZvYnKScxbgA8en7gteZrPELjZVrOjjX68P
gPuZ1PeLgrDWz7qhoAY1sJ63xajPkVv662d+Dfg/cGt3Fm6rSWwu/nkP68KVXsa685UpNl+7qY42
ZkZm8osGNtG7e3y1scMpqY3kWdZYjZgP6fPPEgWQFNSBFvr9124Ksini6Aye94Qg/w2fKpUh/ntH
sGKo9QHB+BydVvvOFFQ92HHd0fVSwul4q1lZz/rIF/KUyfcQOx0DqYmNovHMM1anhXp5fPEOpQC0
Chrr/tnDh/g3UjAP17w7mNi5XiCIQcuYubsoE0Fwyx0QXQS5c9EOoMMNutzZ38sSDDXnRMzO04GP
zL66HdYkg6sD59ti8gkw6YGrxTwVNaIslj05ix3SzKLBc0Y0Hllxv9fUUH1WhZXFTpTmYIxP6PIJ
KWw/EfCUjccJ5pNDAZ/BbvE2zyC4+G6wR/XWr6qmy8q/8WmrO/AeI5eNPgAd89/EFV3+vLBp4fdi
/HdnWshkNtAXt5zm15w6MFUsTbSwzMeRgPYRUNd78vCm2VULuDVd82dUlRbiKmOr34orz/d/LQF9
caIpEcsNZ9S3HUCUs3173TYbntJGnOjBc9qclKyA4+ZI+Tkc7dJAQg0zaWZJL1RdFnRjW/AgUp+u
xLxLwdeoh0PIt1kTTclbAtSrgiMVXkvcq2g9453RJnsoewX+rSdQJczUXHtkX8kG03FswPLPjcY2
O+FdGWUr64iuIAQil5l5IeF12ARzXhBTY1sA/o+oB1Xp47JlepHCuXHodwJ5wafs9KsTd+itU7v7
vaLJo8wNauWU5b9upN7byRAAfhpRTXWfWdvpOLtYBev/Mh+nYHtCsYjz0dl/j5qOyYDjRTD/BIx1
Fm/K5W7Z7i4AK2dbv74ajqsSeYkqmSUeU1w3rJeTtVBH4TXZNxaaf9ITOPfsLQyDBTaFbk5Or5uH
hSlMaSlIWmVch3Q4AwHBZWX5iJNKvqStkTuNxGqFtzLt8pStYRZ6D28vLgbBw0JkmWQbxfh2rEGJ
kn9egtL+8ubFxbMKp7kWSlfjNKD3uqQCB+kFRalz0QQBgwRAlnE1Ogv7TjqFqjPoAHsTUTlaGu2V
LD9qhiVu5BoQbbXj32yXMmJ7eoYIIc+ZQFFZwXVIEK0cKmNKw9Zqllqmd4R/p9vXF11xGGEyB73T
evEq4rqJguYrY9VYO7aJXU6rQh1YI26EEP4wD00cayOhMOKdqpMkUwWcPxqovJm+lGfgcwpX+RLL
cZTmGcAIds11CSWjgYbe6ibptcuwVRu/1VVMQVOBlnQHC7MpmWo11rnDFRKAn72bN6jfwJR6s/Rs
9R0lZ5cpgYkrLV/Ffjh/wu3cUaCRi9AnkQAyiyBEAb8lyhUi2+kMZamVUA8Z9aEWCDdq1gJKJWb2
M13L2WDBUs1BJdD+8HzZmeg1niGDZ5oW55x5XID6KHDYHnkriCvn5lRPVvBWJKsCuKfsTyqXz2Hx
O4jGmcitgrQGBI84O0TF+1drC/BVDh62J/v68syeE6OxDCpMy4DaEaIRf2r6KQcCeLhJXXkwuLU/
MxvdAn7Nm5dat9x4MVT/WQhNumbBLDLFj7QhyGKfU8UC8tvFzxixNeXSEvyRUBuWQzz0hsVjMioz
k+O7DzC4HJjhQUnldxBZL/4NASBYj5jztkWbyz2c/UQEfAog5cePZJlgKtWNxsxHgt2MTf6u0h6q
6calzkkBocKxmNG4eaCQp5sr7r1jXaI956HQ7ForjYwoOT7AXiIurEOFSR58QxnyGoDMzWb2u38E
dgqjsugZz6LhjuZ+xYpePlI5kn6IrwFzCYTn79oB/UzAlL0OnOExoe94oS9CGpZOK+m67eZ8xpN7
t/CFqFoYiQfLoYdF5Zt0QfL1wgH5wgQfeGkCTuCqgwo8EGdfdpCYRzY+YoHi0eoEeYHb1ou3NAQv
RtX7GQ3D6EQ1ppbrlqiA/lwMrnuIJOTbBtBWrVmo/moD34KcYfrMJpBwS9dkc4NenHnJiiGxIMoE
g+QirrSTq9Tojt4Z0bAP/VxlPP8mjUMMoOfVGBqSMaEpb/1mAcA2Q6Un9tGt+QPXDLZnc8qsopGy
vaHbWtkcNOIvDY8ilqEA6LvwMcc1TOCJM+5BPrXHkNvkytm3CoLc7xp1hkhT9C3z2dGaQaeR97vd
YHfFPJFn1lsaN673PFpAmrdZf8IHxaE8LgeMXF911HrE8cWuHwKM25r58cErwgHqygb+rFT22xpR
y7exR8YkPGVKhvSC+loYxzo0+8kP6+u/pt2BJhv9rFgIvYDj3BL2N04uKL1cMec1UEn41oJpdSwS
bYr1UNlLobpFXtpoHNh4Ueyicha1JQaYU+DmCpmJwIGmot+pm9ur2WTozhTQ3X9s7h/dmQAhmLpd
wdlTiWaxlqtoc6ABuVenVxXRDblfhNX7rT/NKiP9iXw9mN3dfrnVLJ+jLscSPOsq8XUXCsTrYbaP
2pxfPTcja3Nk+GqJp55ioNrS9WbyBVeIBDTLkkAn8GZUSbRhTRmx1GLERZrNM0LDZ9HwwiqiVvsW
8cidBMDrvYkbkd3d4FPznTNap8LkL4Gk6TQXAyqTJ7uMUinlrwt+5L3+M2dtei1I/+hsPG/1X8Wb
Kh3zY+7PqArGsuSjZd03fKuaorb9ic8yc1A0OGil/Oly0/wqRHAlPGl40LGeXsltjsPiMMTdGdHM
7t1JvjCEA4FA/QRE1lQ5kB0PlfVbOs/iwTWmqHBIBUZEXJMu5PpcQXwnXp4Wm4eWlwwfCI6RB3Za
Gmv9L3WcyRgSS4NLDqXFelM/7vGE58TIgjFUa8ZoMKLZVcytTzZAJ4LgrQebBJpOB/8vkYBEsmvw
idKk+uvsTCcRaEXZ+rXLi6/qG6R7RQSV1WZlTq3gLqQrFk2KQHcV7TVVu1XiFxYYrNHgpPkzriRR
eRo0ANwCEnGkBus51Gj6MChScBreT7Cx3ORroiBhpZrHvlkhtcS2RZ7nK23u3UTA4lfoL5Gcy9dK
RqLmcTi/3RvT0mru33eBeylAZ8fsL1S3ZQ7eeLZT+uojq4UX2lN2JwLL7vA6+mVRIukzu+CoWcOP
LM8mxnzUtoWxkscWIJUCqR7wdZAXbbQVgMZz1RBSZkaykFHUGQckzvqkYhUY9QW9YO1tt7GTzb/j
oQ4IV6/L6kTcJZ/2s+5y0fxM+ZzBsc1byk3wBWd0scI5lok1fON5AEUVTm003osxSRoOMR805VPb
RyVqI9+iBmsDN+iu6X7R9wm+r6Kbi2/FloJTsWKnivWe+Z/rUlSKJ8C+3GkfD6pak+dQWACXzCyM
9my2lC6hTZbAwueBakzKio/OpPGdTn2aA4UMABiWPa4PMfPZ5mlHlNPf29RLC53YlCS2TUp3ekbp
3CGdj06mV98zlhBnSL4mc9BJf8gaxwFMPiXZrUHf6hPQGeMgeei0D4W0cVxAEuSWny3wvbgN/l5K
Lo1FPXc9ESz9ffiVMWG0XDtUoelPKxQpyZJv6WTck8SipdbBNtI4U/FSsfUSNDYNlIMKtNMTTCKc
WRMfYBhzEeTBV21N3MJ0xeldUgTZyLCw2Tyx30FglfZqcoBik8RslLHbilPGekS1woPT2Ia4gZjN
d9Bw7AUHlW0h4SaKZjeRzy+oiAIzJRtqiQpeOX1t70wVQhbPx6F2TFAuq+PU3az39lk6s1jfnLBj
gOV4RWnBsd3eqOQZHulDEacf6496PE0rRCy+mF217shHLaRM0futV6rKAvtbQ2mTSTM8C5tfTyIC
31MAaDBZkmt3ZVQ7j7eNx+MV0qzuCIH0VtHcpxUvuXYGWcMz/jgUyEw2KLbZZdwzvlhAUbgR0o1H
W0QSlimV3GGB44v/o1/DjYmPbIdTHztRjPLRPzc2iAeW1LCDEYs9zKh0vVIK9D7nJ+i+VF3e2yTF
fi+ZYcaNo5tyqLAwVLXbc+fMPcqma3uowXLB1QJNuaufMgN7P3iEWWGDPV77trdxorFAMjHUp37m
A4LkNQcEsbc4XbV2KssvOYCele983qKP+0aD0kFzy4vVE51jVlOIVUUGRznkdIttwJb3Fxo84hO2
CYswd4z/0ldnmac/TyngHVpJSGw85RbPHPTp5QX5Df/xoADABbDHRZgtmH0Xb8Q493q4YavWC4m6
/iVie5+mZVv5LW+vF9M/+FViyMu9+WFMLsF+6xlSAMWlpnsz8SxO1Z7JpBBn2/IvmRE24KpsRgFQ
101PolyNigNnwGqbn9SgIX/JuG07W35R8s+tdh1QeA4p1QnNe+88bH2Cnppp4uoD4GWcrZwc9iA8
89hA/+8jEj0F6RoiKoH4Kg8P6iCKSCzy0X6jXDqfL0oe8O0KLxxn1w0X1xGwb37K1OJzgHevfFNf
DHLOzO3wI5125DoLabcQW/FJIl2S3PCfC5z6cmE485I8TFk28gxsD9LxPmC+o3PmtgVZ2rt1r0wG
EiBtaKVZeoB8gANJr91nTAD4Qn+XGsXRRsBqy+lD7zBbOQ5OE5GZ1Ux9gZ7iTKvVv80/CLh+exrK
aKRQ6L2dnfHkMlmsXPXVDtQXxlkIlk+FpFphDAbSXsafyRDtScG/lloZ1RxH8Ze4jhblmNdwyHj+
HZJeMCCyZzTy/uLNPrUuBGHvf58D2Rm2cXTO7DFJ6rErQn726ApDdhumTnAgM2fppDrtf+572tKl
IiXeQ+UcN4SIJLoD3gZaW2C5+mHsbMDtSFrGa9YLaedpr1yOyfv0tjbOCAp2H9fbAFBBrSVuRTi9
T/eVMM1cthq5l4aHpMWPs2Ybq5OooJQkKHiRXAd+/EHGGqB7vURybsbcJU4dK6+JtCPa5foU1rWE
s5VctTWbn8Jg5qZfq/bJlSyY72X1fWgd9S8uYxgyCxPPWCQ1kQ82OgKLkatkrKdkng2XeS3CGX72
XX8vYaWco8+Bv2qaN2amOEZ+bHS/ldWCs83QXDmz5WQRugMPSSUfUQR0DasgJ4WdclG98tCw4Zvc
VTil0jO2/kJMlKk0W+WTats7rCjoL/QDpDf+BVPXys65On1CyMyX/ffkpy75+OABPnpPdq//+woX
lu17UsUh5q0F+GDaoXQJ7JO/oTDy50eSyyX6oLeOdHF1ZVsnW16819QFLxivTTPGY3+XJKhCU1HV
i/IPR5OkAoePEPbrfcqmZENNGGRN8AlowBHFL0ZvXvH9GIEj3OYQNld2/oqWNPBiEwWlcoYN8X92
VS0KxpnOlA6gfB+8gFmnXOs8GaQti6O6+7NtPVrgCCbokd/fHdnTXev8LNfp5Am8QdYg5lxhEakB
mWB+tuZykZ0227/IPp7La7UOhGrrrDeJ9FfMD3L/CG0qoKrkg52WstxMrvQTZYHB+FmukFOrm2m7
owxrWSdoa7bNLW9CRdGfZqwXmVrjHAm0STKp9BtblIn15sOPOFXLAoX8jZicJf249jp9VLR3/++K
rL6+a6OpMz7TJUhWwiFgVFmzx5QWAyKO055QwS/ANFRBnMHRh4V3tXdgS43xG7VleBdZzkZ2l7k2
MMZ6MBpkXm59zI/Xsbb6+ZTJ+DR4+fMmWd2eAfrZMlGOFjY1xh7XEEFxDBIv4ZAzy2Yb3Endzr1Y
tjklyXdTxcx/u4+LTlNc18Y2xql5HUkJMVvmTtdgHGFMeJcGCVnTQBqJe2KBwrEqle/YM9MP9EMg
ttc+7OXBcAbEwjuMxTRBb0cN6+A0PigUudfyrcvH1dIzwKTzsoJ4tTKPRAI1qzmBCJKWXzyr6NS0
ZX7nBWkg3dv2e+HuA+4hD7MaIMiZnj5iLyvS+VpcmTKSBbImmGLKgdskf2vtrdl2Ychiv0AiuOzl
uxMx38s4agQSKF4xq1MDkjCGnpPYycahj6YpecsZeHn7pZzCX1mhlFB96tQ2kKhqvh4w5EEDL6w+
xTCQtOQXiR9JOLuXPQNV3+Fd1YomzrthsPX0/Tw+6cS9w3SqK98HehoV8cOlNaiWfplRtN8quaX+
J6AwxZiDTmDHlPTMbjnbgObmRWVLKbKTBjyoY5gHz/73r66065zEui5gx3sPH7HUO6WW4UguPzBW
j5HXx++FMrN32+CESvQ/l3J+7cxXbHC1bdNHq/5ez+ni2bD4RWI+JrlNQoS8Y4lDe+5Vr2+YMCvd
dM+I/ENVhBCwipfbDZ9mGvQkN0qqAQ2uMp2S0J9ENb4rEdn/j0DctCy8BQQs9aWRLgslvzDPMY0L
4JVu6Ai0/Bo8fXwp46f9W9xFAvFtLK4i6Vs5CaBYiF8zJWQR8KRWSa1p6Fv831Af1PeHbB3xGGm3
KDel8FvKi+948FnPuElbQnnfyfwd2SPUf0mDdbrd2pY9LhqETvjEtltCwqpDN4WlhW09xGh1pGSs
1MhRjzeKY2O0Qg6+WcpnlXll0AcxG+ks+Qrn2SPusWVNcpy18p3eutp/zuL9musMqg6Bq1MfK6Ik
LXIMAS/gPt4emRk+zVEJZisVxSiMRCcJ85j0sQZEgGk4mIrolDS/xwWDzqnVGtyGfL8b/fORum1k
bcH1JF4tHNj8fefBsd9/7AcsOHhy99goHddFA9nLvPur6drj6dKAnuOBoxN01KTWa/8ArV1LOr7o
0Nu2/8v2a4WlZKZJtUTOnYUJRrVLx+jelk51Q0RL4xuH/vEjyzoaehcaR0DvqWErIRtxcC+2PmEk
R8GgcREGZhKl75qYTffptFga+Mf8k6F0mGIv2gYmyZ+9y30RDsXk5ggcrRHsCfRJeOq1fnT3OP3q
4X9UKPHQ7vrD5qSa2Watbmt2i5x823ElEZocDgV7eKesVVZ2PhBj+3RwvwNCAF4mHmIbPlb0e5tm
cDu6FN3Nt8jpuqHCwn2D3o+57LD06g6rsSuG7qwg9cfAUhJvt6P4Si8FmXBrH8eePMQctJU7ZTCZ
n2uhLM/7n0tcYPFHZpm6RdsPuSWG3ofByliMQ2Fs0Z/TfFYn+ezDONC/BrpK682NiAAfSJ/7LQAC
hQ9xYOVCnlxbk5TDAfp3ZGHxTQZ+PXMjWccsqpSK7wDbqIkT+0sLowtCRvS7OLkecVY/w1BAcOlc
GRB3KGnIobTux4TPtsIC2AXIesRycLMR3xvuDL2mGnTZAiZh4ZquYCgYKO8X2S6nlUthv5Pk6Ujb
dSk/7OWENVvIOE6d5HS8b6+m7tG0bmwYWLAcLaepGXq2Z9J+KVay7T/oQ/mZ2LwjkKh+m8vlLrHV
4tO+Jsl6/+v5WOX0QcmzUfKGm0j/k+tH/mY4eP4jj0PUBLl6Lf/Zp9yqYL2srNK9x2VmHQwITu6o
fbG8ETr877ckhSxxOHceUAkPaTSrcG+MSFl3gIgoBWhilSdTuAMnbEOPLBkmuOlKgKeLDlyNb5Tt
iYHugWuzepzTBvAV4DuBwp7AshlaLSzZmLy0Cnz2IWUvbOjyInuyP/7uP6ubNb0KNjaBTvGn8diw
Zbmia60DhhXcZTcy2NgJ5YOBGJG8aFP7etIXG/KlUaQ/a4a2SUZO3N5kkdYcqSisMjdCANtATurO
l+lojwqvGx3A+eHQ/euE8vfo8jm+A1gwOppX83yXNepNJqKha0EMu6WXThLUa+yK8dn8FnefWQNE
81xqvrmU5wai+PKrZE1gmUNzMQvjyYkKz70wtiK3vanxRDQsDApaCe/K2+cZzTl5P+pSrhJlE5yD
AGZIrLDdkokhaqDn6FCBNzgAbW3RXigyf1dLam72jp3FrquD7PLtNRPW1PtXDPUq84TSUjSYTShK
rw5SUc97SO/GOqalFlADk9WRRhE8z7aZmPKd7WSG5LSAjeOFpp9oFxNuCnWD9lVQXzGGQtzPjMS8
IMXtazTjGXdsjf7hoeXoOYV9xeAImEMr/O1lLvQCVPQiWboOCAE46/d3NRbMSKo/rRffu62JZA2M
tqmyxeKowP56hHsgO0RAbH64TJ5t3SuxrT4pV7c3yz/78TJA2cFhO2Lcg1d1iTUKOyB4PkbtF3fq
F90DtgneUzNkM56WtTkIGmeV7p42BvPXk3TZXuN66Wct3WX2E3yqqzosnOUl9GlbJ8WXYYzEMwvk
K5+Pawc04ak3/AVi4veawhAgPVmIM9wYyN2V4LkgluqWhzTeNT+8hiZfEodKIjRsnNhsU3U2njbq
T+66Ju8jNeERconqhMN6huv5qEJeyJFDJ60NDFTp8pV0JPdJT7OnkfORWbNqGWZItSNBiYeXJsbW
vw9dj71eNpBc4eYPCYK7ZS0vIytXH+rSpVjoi+JKwyDRw9dC0UN3pgEtM9HGz1HVY/VM+NNkVVxt
32FuAlFV9KA7UkYL7Asvt2rRTrslgJmRXpbVWVkE6ZvdX4i/CZeKoxsZUZbrOpKNSy4/VH7Or5hr
53JGqqArlWCH6H41M7kn0ASYWh1I2qImTpj9JnPjzUy/Cvpcnb+fz2r9hS4OhOisuoLRT11iN9xT
8rCXQjcm9LzplPOBYkZXcQFLflVcpwqzDOH0SjRB+hoMOErYRmWgL0+nlwq6pWfv+8dUIy0dIuVx
3XdBskBeFIq6EcSy/l1VCIV6IqMA/I4lUERYbHoCu2kVZXJYan2CZ3Lwgan3Hi2NGmm8Rkq4DQkd
sxf11/BieMAGY97cXdUCO8pPOBsIU0I50GyN0rpS0dVH1Kw6FDT8WSTlCnSpTj3CoJTqvTUPLYol
6Dr4N6gK4VE8bAnVPhFm9Dagq+1cNfdBGryygYr7klGX9Elnk6xi13z8xv1kbaNbSmj0bW5xpteY
S7YecJUtxnFPz74CzW4EBhBgpvL0STAKe2/B/eOnLnRAzTzzwdKCS//B67ZO3W7N0rhYT7MhO110
qnvJ499Cde8aKPVEX/eyWFGAzw0l48eJ9wlMoRoC+TpdUO4tEBGiZNAZ7OaraGSsMzlHQTlOMsiC
Mz/kMG8xbq9VPN/d7hYxGM0gSVp6Qhu0WCB2ykM2KC0kUZOgx6394IJcPMk2PbQhZp1qb9Wm3xMf
zu+yoyexPeLBwwMpvVNshv8DE3YgeXrsUeXGsL8byCaEXztjy2SZIP9rV2M1V0CriC30GmZkFsgA
FtJUn/hYZJmbvV25onc4b2WTBouKCkGYvmbQa0hm7UYKHHzYhJmK0CPEjp0/A8LjW3/omPamY7f8
nwYSHat/nqMxJb4n0fPHjLnREhT9GBBtD6XFJEGrRbok6H7/h67nF2yDFfGumaynzHyS+qxyyT2C
J03Kcq7zZ8b13l2D8SDNfLudYnStVGvmUed1JNodMr+HNH420WEmtbqDH+avJrG+u30iz/oTpQ/j
JNu2b+S3GRUDAMJKO+p1v1rWLvcYzb+OTM8GtTnvbF0n9ymDCr1/hiIhKzGOGAYVTnBBNQi/vqT9
MjnL8oGoZieUPIEiyTlVlc9641VAS7RFQjqaWibbA/h3hUTfpSIUZetMOiUxsqyY5WH0VXCdKr4F
aMH+e34IOHplpRjNL6GJMUwCD1qpAMznsYUWUKGDdwXV+6HzWb+GqMrqNXD9QaI1lyJEZ97hVEuO
PH5cSwcRCVOGOLf5tvON4WaD9+bsYQsDLEBJV8wJPPJga80IdLJbzcrs2Z6w8AzUKw7FLlMEAdie
kR1vr6niNALQ92AfCixXpbn05UTigvw0FUoWzqaY+FgZts5mP+LHKI2Kyi+v1U7EmT1au/b8y4t7
nCVd0fZ2nFqmp9IQlHa2h7MJrW3+mhRsFujKe8CBT5zlunqROYGhr/OVFMYtN8fScocNOth9qwiE
piG6gyAHn4WnLBOTAKNkX5WlVByxFFk/93AcmVBhmEUi4B1ZwZoJqXedtmWbnazN+dlJR9hRA/gT
PKnrIOyTntanW+S0mzXu1AVnjGqIjX44spCLmRr13hnnFEnpbWVbtE8AH3hZ0HGai2E3ZeIRW47P
gCWJhe5NjFaRMUo9/yzuqsW+b+vt5uUipD1uK6qdG7G0DPBxUCC1cwtk8aifAoJ++3VLr15RRbM4
SKJ/Dg8QM/cNRIktQz6l+zYBOk+o3/6I1l7bJsvSPzyN1LgErCEU5HlOb5TVCfTYKRZHJzfAhKLO
v1/PN7jk9oiDKZXC15pSl+mLDEvDvrsqdkFuLln5lQZjzqnAlzxYMMQCVn2CxOissRwFSyWP7G39
DsSJ1/QR/obP1IgUxQffwtvlQbuTC1P3xYqIxa5SWR+Z2RFi/GGp8PqNoz4Dk8StD0bojejkaHMa
8R8fnuWSEXFw8jZbLI50kv7eTCj2JhtY5KvriKDKCkSFN3bZSgsbmJdbgVNF4fgx/5UkvM1ciFnc
7nd+isB1DbO4iVlXb/FWiPVB7fFGQfrFAKVMcnnc/nPfo0bXafQAGq35XExff07mhH14o99Xia68
8mTTyWjyAComM8sja7LmBKq/jj0z/Zj1xk4LnClXVI8k0Eijrxn5k1VT7wsrJNpyEXD1ilycMkeE
oylSI2TJKynqGn7M8ri5WEpVBvdzIw1ca0P5YVEKLPHXq/YNfQuZ7KQdyeuFRqBjwpv7gXEeCFbb
Wt/NU4TJTnEuMxwZv/PadzFi59lt6tRyxHyoh5U9VccG7Zcq6qZqzeE+NotB3QfXE2rLb8M7H+Hs
7tTzofhh47fk3ISoX93Zwaj0tv0z8izsYrq/EoPXAB3SNDl/8xD4EhysLxDErZ8TN14qdeap9bs2
SChotvJvRUMPZevlbyf+6cJybr20kr1G3zZXxJdjHiHx4CShNn90UiL9x75KHiDGnTB/AVm8PtVn
APPOfD+jSRoa8XFE4UwI98zxsln8xUugGKn3Ph88UWVxPcbNOfJgS2YgluTqJiEkH6p4MCC1elHd
zDa4ffIolxggzhjVcrNS8QfKZXOiKqUJ5FMYnPFxw6m681FjLelqOlUsL+i+Cq4E4Dr9hWo2HT0P
q8oLKOM2YBAhqmf7TQ69+6VTQwpiMA6qZfEwf+sIe4q7DsKhzw2IEUJPuCxdCo57N7IAlwX8eG7Z
/JakRqf0h6hCdIVWRsHclxSJBEtGKD+EoATFcfiMCYks/hA6UwkTA/1Y5JpZ2OGzwqQtC66ACCHp
NumSxJKxdLj5ykMoHNKzM5wwPlF9uKH0/BgdxVJdfQycq8Alu8zTPkme+Zy5e5HbX0SvB29YqpMc
ASGficFA3ezrEBdCLNyLtw4R+9unoX2auI8zUnGy7cccVBDGcL18Kjm9fMTDWctZFCS073zRVWtk
q23epNLpWzDCfR60cdycfZ6S0ddaFPqopLl6gV42SZ6g64mbSqCbGas1YSbtoNkjymSTCIx9EQXW
7VG9y71kSGU96S/1fwFXtJzBbXQdJoXe2Xt20i252iuD76vTXIwBHTw2S9RtCsC6m484Ljc/uegz
ivaHbx/hq/uN+mOay4PTaIRXCmRkh+1G89JdWLKC+FYLj2Bn9NbUgRZC6r5W06hyFRaBftX2HWzk
NENCEwSMwXRoHvJ8Vw9VzDCTKPn2KZ/1OrOJrFuj/RmzZPulpA0pkIS8xIj6qwlisuuy2jn4EXV0
fgtuRFPBnBXAr/ePM7tRTmKBtRQgMPHHYnY2rZGHVv8VQgUNecoQo11q08jvUUjofEA9DVpuSPpv
Hb6/8ckMPPG3qrVyrACxGyYx5upnhXFFialeMSeRwc0AAseMbyfrn05sCSpEgRn6IWP3hVhxuVNv
9kR1yrdej+Vfx4ZUDnKWLLbfYPNe73R2lrdLFPfVwdkFMiI5Qnq1w7Dfxx1jpkuPEF59ZxRbPeAx
W7H8amYphlLgc5x0//P0NCBwwSPMZHH6+FEMR8NNYVTN2YdMh9ijupmG5ubGDRZHPYsGC1GGpfcG
ybS0yYWr/a57owThVP8ToIX6rhktuD9yxxAqOm5Dx6HKs1TaUQzbTObXlmBjPeDbhwsg3fp6fiHF
fgU3SnvJ0AEyIrRwPOmSpe51ihDfVmbFlx7qVSELMCrUQ0akzRisk8GEq+mZ5arxwRilOvJRrnwC
8Yng3alHrFtAFk1K5HfTgPzbonr72FKU8oFht2/Qs/NeiaQ/mg3mReoQzC+X3hCv42JkPIjZuXP1
2ARwpYaVe3wuaYpQ/ZJslphWhxZnBtoA+651hETkXmf3dZ+SkAN4TO1+cJekZByLIL9QDJj3bYDi
0pSzgIG2wvenKwDzDTfwIQKDO50XszIGfZnbHbp334dKGG7rf7nqk59vfIqaA9TurSQL2fH9USGZ
dfEDzYVRFLAp+JVB4lvgdQdXbnp2gu05Q2+iwELJvZch8nTVYv3nViKAbK8x9aE62YiomAdWfuIl
7xZqmA81k5cuwrw367MRdaBi9wp3ysEN0gDTcUbHExs5sBSsK5tUegoRmUb1qB0bNgk1UhSj0D7K
IDUgIoPVqmFfmE5Bt0iKYiOKsReuk2bWs+BvYUW3qUh08VHyO+D4bwAmP19SdvArjABVj90EMSgm
b4sFbUVwUre6CqcmO7l0pkMDstw3MkpWLlMuRF76g4VY/kM9+X+JQot5mLUUQ9GsOVDkOmBFmLQf
Qe5d7VcY7NTLvi4XljPMw9CvidFnL/BZmOtCKsfhP9yZym+EA/NoTcL2R/omNsKmcXXdVGExN+7c
LQxcU1+agfrNRskj6jUMxl5FLb7Ct0YEi3E58VzOWoUgdSmNUB8NHTpr/0z85gMrwt3m9aONH2t9
MOl+nbcx73amHU/AFNyX59Ng6bhNfrW5bk1t/PZX40nY2HPbAh0TjklZT70RhB/FTdvSrI57TPaz
DehVbgpIdH+bl2JG321ERo+zQI71a7xc7RehVlDBiRF2ZqJfyH9+F3x1IFAuLYS+DMsWMpnWlHpP
HT8+liiHCuX95MEf3BnAjjS71Kc1VD4FrvwurUDx9q3jcKVTd/tgPFPUDfRpdezJ5Mf5eimOPcql
q85hsZTb5SOTRTWugknOchO7VOEyS+KkSZTLL3aKxuC9qe1ug30Ns+I0lrWZOjHSVk9u3Erp/vpB
hNqDZYQNrSeDD7ECcgrqRDbZ41sWx1IjXLpInFm9Dzu5J8KGMxpMEoGDUOtAm2bWlecWm5PffdN0
MZr9LnH9sYhSo14pkK44wRoPhTVnLrGbkeUBIEU/2vJEv8nGA21SiPG+3V6Go8jM86hs4HVxFFvI
pPBOSi5cuH7yZURyraP73h6UsyDN7TKz9O6Px7nK6JmZmIHe1YPUew1nRyOABqrNT53PRHPqSPtw
a+sSaOtPkarwClA45MblQVwZPvr88U2xcqQ2OUIu//7kR7VrbVCzUE59B4lcm4qbMhKwBJ6dYlLo
azTL4SWOnOUZ+Wc6CHxae3QgcUpzeP9MrBSSMUY+jBoJqeHVE28Pz6icToDEaJsvk4SnD2j8AdBV
W3juN/cilE/ovYUW75siOwedgDwACCW1AfvLIPF2jOYDLKiIzKAmJLRtw+kWsmHmnrgs7in+MzFy
r+l4TbQGkk8YmIKoNplruS6TxQXp8fPA2tFBXtiY1G8SnSmhbJWPUP1pyfG4LewV0vhxKTI2eOgH
23rmlLe4lTNfiP/9h9DiLYQttm1VeYGXlnjQ81IzKcSjWiw1p4RcqSHnsZxWh8rOgYMq43cZ6YBm
va9yjf3750tAyqUTDUKik3yoZdFfkEb5LcIum9m5GJKEiTAPnfZSgwWNqQoEbEuELmOKEx7676t3
dM6n7geRekvpctMKjwEOg9GFGFT39U+aLWyrYBF4At1oyYdcKKpuO5Bww7n+Qpoz/sSRLWPYYY0F
v5KbwxpZ0nz5hEZpSLz4bxbzRmZfFaO6u/LZ6g1/UGTX+kH4owIID2qLIplMMrQYsaKTlRRITiey
4SvBG3DO7YRsRtaDeYHeU2GXmpItezHi7129ErxaPRjveZoaC4iJw3ZzBPPJmZc1UBNLz7bitQFY
SBWL7btwJ/DLUff2aOaLkwvaUVZTi1BqMRnhviqVPg0e/rPpe5WbS2vrvg6GwC30bMfg7W8rXBH2
WvZWF/GxaYnuzloJuifhK/RrNsKIIswYtUE3dYfclbiZZJHkvvaUmf1mGtS7RoWveoqQFeodM6sn
57M2iZJ6oJOelLBG6JIVIasF4bO5mjTxjeZGUsNyWnVGGdRki851/xGSLjJ2CkJmX3Bl4/gVT2Je
3FeBqAwLQdRORS7AQsqj4KR/KRkUmnFxl/dLoRKiOq1h6rTxy4AjC4/9ZQStKY2uPWsqWQ9HezHx
G5vZpF+usLoxfrtE7fOxRfmHrZ+UshTwDOmjH5XRBxaY/hNxwMQvbn6+mhddU96qElOy0E7VU3qi
T1JjWXAGJl1NJSVAKWuaQ9CgwzoCXYWcah8ioIsF4Bfi5ekq8boqkUJRik4xoEwf4OAxLcZ/o37G
LDI9SRgOAFJcDhvgHTCCh9E0WRKD5qYXzGR/qBx3iTuUOSSnX4shiZcG3BMNTQLeoUnenL1XPHwX
q37AOrNwn9TpkoUpYvyQkbIaLs131F5ti+S4jb8hdQHL7MDXlD7eJ5OJfjngV9skM/dRrD8tzaIv
C+OKK3rfGrmGg1xkvP9G+ucJfLAIpQAGvsNmAZKgPOkVDclGSS3J+lsXYjtyUwY17AX0ZWl5ZsYf
gI8gSaAZ2/vs5WzpkOMTaoaQnZoDQnxdQ71Io/AV2EyGMlXUM8X04qQc1MijsC5Na3hV3jEGuSYJ
B4/7IU0Z64bIifGKK+64n0Ux5q+t8bmb1/MANvVQDFLN9OjizQU66iDM4Si87krgUjSV2djrlthl
QvP+I4fODThh2UosZn/VyrWQ5sqARoCJwH7VvTGfjHF4Ir93ADm+LT/A17Qo6eEKKZn0D9Y19NSA
Twt+hKxNHTXERVMlU5UY3tHW1ZT2vmzWB+LK/YAAtHIZNHYbcMJor6FzaXq5UAvTOdzBRtym8VJ7
qdzZD+s3ZHXQ9Oj0egJUxgxzMgIDCd377RBb2vICFflkYB+QMg4oh9Cezh9naM15vmlWv01jT0xW
FTpI38y55tG8i2krNx/xMnj7xyLIn3dY2gKVzBmKJes6MSZmKtQcCzOdzdcWwerG63+TXIJsymMA
FV2LBrmesXm5BENsn8gu+5Kt3K5ZpVXDeDQ5tC+EjYzPKgXkJVAf5OLAq20pPY7AqpPEbpRLgka3
HzNQDm5CLuFgQULVlcooyrXqpI9n8Rf7SdaWcACdTMLol9LQoqJCeJ6AUXyBcGBLANI4QMdL4GXi
khFGhKdgzSRjhIUTEJt0DQgfzCyuxTw+hWPYMkBlQ/uyMYpRShEMxQ9OJVdZ3awELfWbnD2N9I+L
/c0HegMEgNZEAGf2nM7W2vZpuU/GhTYteeb+mIT+1kipwvx2pQN4f5GOZmvFkPepA0muQ3sHxiu8
43JavxGjqSPBFIqV8lCjyaKscBDMz/6Cr66EHy3kj/Sd7qv5wovyXqKoccRikBwPvP/9D4DMzQTo
4aX4mTqkP2qD3fvb4gLYCFuYVXF+fF7+SaVHSTyu4HrzqqesEGl53oRDOmrBU/l4cykgKlzTRtDr
j17r0h7rz6t8U5XCfcdEg7sPVjzV6xvmu4eE+jNrcCsvWkYtZ1cVrIg+HKQxV5TUApdRcSNu7LH3
5caHGVdKmp4j8G6QunpDbTJgdjijm4l+hNJf/WlUnfbN2eyhiYctoiNA7zxxnlJ6KicFPbq8Gaka
0uEOiDPI/jqJoVPWLFG6UDhUjOlcLY7xkjK3s3+S5ba7V5OAWI6A+huWzKxiMjTjQy/pm3sHNIYc
UcuiVMrUfFG3NRGFCga2P22yQ6nI9bSu75UzbkxmopggTmXUe/PiX1p1gTegbNcTzpKFtndTd2wE
aXhyqcm8mu4Dg03qlIgJRg0FotBdIyORptSCUQGG5wB47IREyMAr2FlA4iL5sznHnlil77tq4j7m
+W7iBOAkgxt47+NVHfeoXmfhbmuidPltyIin6d74UxqsirEkxdUyqf5N2G2d7UMXBjr5m9bEXcmI
+YAonBQByokmruylVCCSOMRpB/pW1WKVcrykkVHKwkQsaP1jp413MDYvtBGV4dPBXpL4QJqxaLPf
hqsimOWwfcvblvBASJ//tXnNuda7jWiKk5Y3PouuUGjYGUwVkM/lfhYlITbca5CyQv6q5rIPMp/l
ci2FIL+qYZ+XEPQebPrybgdVUUUHUm5XDUes7DjQcQZ0X6REoMHLiz6jJ0tslmK4RxX+WmcrIIEA
lZ1gRLlkPDMjoycMfWKDZvRHluKdGnVIjQa7QoAC2yuLZnq+9vWzqM9D/Ly4hEkrZVmlaxlLb0GO
BI6V9SJ8g+MeXSZgkTVf2ZIwem5LpMHckcWxfgrFUU6NcDGqMIpI2tbK/dAJMKGSawzZyvvUVUb2
9w0Pv1Fr04yKeh95KNwXbMJtTiBd4v3Oue1c+Ru08rQ/sXnUsR0bAKpBBV0GcnUtJs5QuDi2yyQo
d1c1qCgwm/u9izMLTMseWLqJMfLL/E4je72XxL+Jy15dlepJK2CVjXjbUSrUQuYRVZXg0HGMbRef
zrvS/J1YJeC+Y8/zxPWwDOg7UxsH7FvnDaLZCgeC599PQye62Fag8Am/pbhc1gbULZGaJRTff5Qq
dWrG7ardFOPWiNWz6UtuEZolVois1MnDjrK7GPLD4469FLeeeYDAKNp7LgE+ou4d937WMs9aGNLU
3d9a73/PWuxjYxvu2SE0MCfH7Vwa1bZCkQpk6der6EjhkQN+lPKuaLvhI/nQY3d49NFdG4UnJ2/u
M7QuUx29oZoKOMx7fJ34Js0ANxTzYzMe048GKpXdP4gfjbnt1DenGSYSVFB+AlXWdNoBe/hKgpz6
mSLCsSkiSiORlHXDEmT8OMckItKzx4fpE0+nMZ9GGLaqOPvt6YQT3rf1/pgNIY5kmKJeOzhzyxfm
X2EHaSAyXpFUMGMp52PoMEvzbdai+F5Zt0FNBh9Jw0fO4NA4jJXUopr6VrY02GnMI62ssjuvvH9I
i7voKjmUPq1f4suTGnaq4OA5tayYp9TvWHZfZR3PfkMZWbxZMciQdR9aMc+cFojww8I6xU62EHib
5tSx77Aari+z+senZB9UQDmBm3qT3YUeXK9xEK1iaZEgZuLqkKoYzcA/sjCLDzMy7MTpMaHnHwFD
dJpBCUe6Pe5GkpCruCoj9PSP7quuNfBeYQXOyguZYr3JmGJhJGDZEdxRiX13mlel2X01ftYnM0RU
rff3TWuN/fK6fKbiCI8JBZf64W9D0+756T0GtCkrSX6wNElNdNWDf3CwfwdRlo4h3So+WNeTDxhJ
8kxj8P9Kdrso55JjnkrED+3Bok+iTdCjE2iXQG74kD1mcXTpUejpT54/C46qwAhlN7WSW7LxOcvJ
A2SnChGJXke2PtWxZo/dySvtWLq0qy+pWiDMnpdhx24W42FiW/gsbIFh/mlIJzezM4YJuTfKcqEc
ckaKUDsQ3fR8U+D65Sx+v6B1x0PV4SLd+N+FQKp5nseYSNWyM9q7PzGZPg7iYEqMjYOKP/mGu359
OtnbXZhQbZJC8fHTzldF35KvxJFzQWZhSLO5rdVd/P0ySUqA37TcthQ9FQHGYqy+p7LOQzNZtkID
eAEdVqGpk8g/coAEeH1w8PosWNbQr8Q+UJLN+qhcdvQH1ABGl7J/IGisnEqEzBLPNHMpR42TU4t1
xQDujB1UVAYJFgZUVuBL9nbjgphYQgXwnuEpigUZukengMvA8C8T0NiZH50yaQa/jCw1mSHmtb5Y
owpL3Ps5poKgDA9YJ+NdC+R9K9EZpyw6eloCBMQ/PCH3yhSeH5Z39IGzOaFzkGybMjbAvB8IDghH
tbR9Z6k4C/cmRbTBLJvTJo7WeS8UJqu+XhYJisDxtfBzq4jjgozFKhxQI4agCr9wTh1oB3VOCbS2
mbOkSECHKML1UMxcFFSno+zyoHPeCCIAvuVf6Th/yYLr9mpC3zSv7lL2b4JBHRrAdiZzn/JU/Zua
ufa0cW7rTOvqnIIDqM1K1yYatItKP+SOMu7HqAz25oO7X/iKcBshvGYlJfXg0qkjAyw4LENsunNv
p1L7Ht/+s38qIVJvIx2j7wrvXGF/zv06NhBa2D6moa/phrAWGepT6VDltEpE1i0jJR9fCkllIhFu
WwqMWDOfsmx+YY3tKg0L0zTJRZI7Rutkrr/2wqTKZqGe+bQzAP08qxmv0ySOPtyEJIYyE1ibhoZf
ih1/UhXlTbK0uwtCShjcrZB9qp4no2UIEP9fH5ug5ZmKEpSG0bcs3hX83IOkzWGL1OxWaEtqDcFD
w87LmoxZXnpN+gKRYmW9vET4huyN59accguFA7WRRRyQ3ZPzUs3+Ow9vJtIlCyhSj5gnzTH+IIGa
XsFTgNmQivjHfde9oppiq+yleE9XHKe+jFs5abETeTgIK7dEgnVd8cw6NHqyACNhxja5R8kxHftA
txvoQ43gp5Tpe1gWFs0YxcjELPrE18RgMA5dWENU9RrR2EcsCAIvXlfBBWDLy2WfaJLyd15arRAY
Dp2Us/4gP7VUWkk44b1Io9HXx+qTSlgZyVMtWGSJuvZ3a2hXgXgUOD5IGszlWzvMUmfJbf9VhU/r
1svpgoK3K0eNTaMbosValSq4nBeSS1WmILwqHNjgFlVRQwgdzYdlu2JolxKdoKrTYWDLNAMq1YH7
3mvE5cW76uTePqtVf9vnzY8cfziXFufSnhHTzapiCTLIc5cqnDhc8YXGbuMbE1aFPI6oS5AlWBZY
wMIWF3OMoLtamZjeTpE9C9RMMQOQioZkhavoKfALij7dqJjfLvb4rO3x7MEN28uIKihhNYIqVre0
yGL7sdXJmMwbWOPjUeyeEImRUTUxJ7tZszHcD5y00KI3DWrbDoYj9in/v9QpIfApE3TVk183XLOb
fcMCUFXFToJyM9Pv7l15DhpjCo7C5MdVt+rxEmk1AwKYvdk8aVyH95j5FvKsoEgp3dyTDaN1xAfC
UUewK2Jlxu+4Ou4ncZzCD6lluIre4yTNtYZU/YhDspQ8jq1xo8ioHWT4HxkPWEqQKyIyuUaoHhl8
l2bCIj/sqkdCuc3mP21we9Kth37tBSXUTvpHp2rbh46s+4u5j2H6UzWf81ydHs7V5C3WroTa18Ix
Yd5z4T5B4WqMobD7v1rNlgdx34m8PauEN71s1BzdxN6bCzDK2xr5DT7Zwz96AeqZYWX2Cc27IUrH
sofydb9KckhHeFbTH9StXu2muhAgXkzxaWOgfSk+7RUx6vJFbPcz3d4ma3WJ6SgHte4v/iUPA3SF
3xeVP98TY0uOtYeyyxgtCYT5MUEIG4hfNXj6Qm/GyRsGTANY5RbPzJDka2MVQwiCGhR+2xJKNSlS
FbH5KyQyp7qXfqtRFqKhouJJgsCH0GxWfprvBS7vs/hQY3hYsFZYADT3pr2AF3L/30wf0sFhlU3H
xOK875R9sKI5oYACp5BV9rcFJGl29eEOzE6Ip0tecWGIv/JuhhUTjKhy1C9FnrImmMz+Vt4WpX8a
mqGBZz8TlTsv/32b62/MF/gBjKQOOIieEGHLb8K33G3U4oT0FbVTnup3HRQmq5bdQdST/0OObvkP
KWP621xlxUUXZwY3iO2DxTFCBgoJuRI7OkzK+i4xxEtWOtaZU0UbOJ+BfXczdQiTkaFB8R9Bix/C
QxeK8b6qvEmNvC0oI/kbuHdEF5pTvePAQhvKfdlmPfkXKqVib4ML52amXgKZ3ttrgmlqm54cHUUu
c0CYpTnKHlMa2svgv37CTgPd3s6oUj3yxBQS4sKuaMfJ1FUm7mMTxIW2p2bItGaj1TeFFAz9pbkN
eXLq7GxAk96uAja63+6iSk6D5SgXkBidwdbebkPJfq9sOyW0fflq4TJ9c93ZXmjcgZftx5d13hNa
GTgbCy0iPrwivkbdgQiWUJGaDSfulLiM34yy0yOXG8X0KovTyKcASvTvzUBTSqxZpzWvpnPKHigD
X86JG68fjgAksH2B9SjNgUqgq9rutgaoT0Zfxuj1d9bmO9fbCps7y+KbpASX7I/63iPGazp84flu
g6JHT/hrI+34rMCXxAd3tKb7b9p652c/6YnrMfcaE3WwK2yt3vB5Js/YyHMd31ZBEzkjIXMvqiIW
gptr6a0UHMcWMAJIfZBDjR8rbPpH1Mvzjgt9psi1FOODbnnDGCpAAWeWUtrdeapTd9NI+x5R1Mqy
HcbmnHTX0ZmvbSX2faKbF9pItIuBJTyrrAzOtxs+39esXdkwxO4Hs+4sHG6fpT5tSgqZTS/euEVS
e2VtKT5TmcHZPN7+JeYYstGmOnJu5C1dThZqbzRz2XrePsWYrMxP443/ryXkaouNzDisV/mZZtAa
XY279hZ4VS1MGjBLiqDJktkR1hlH2FIbDyuqfRrhvuabZPGcx6gdXb4RTAlr1RAMkjj/KsYFo7pt
BLFTUoEPpaFQ9fstIMES7dKCDRsRHX6epUdVBe+zI3tYPsBJ6R5YKMGGE74DGbo8MG0m7UZl+uys
hI+oqoGihSxXaGYjj3Zjpg8Iw5dzlYg/YiUNQvCAUz1dg0+HoTVHgsq3AXRuTSWoW+bPSwGurVPL
CBgq9ybdlxK5VNjdJtYMAjTd6dRLQgcxv0Pp06LASwQFy0MlLGZCjJSGIe/VzWn00DrBVaF5Fek4
ppd9OWrgMNJV2q9o1V0hIlWpj83ekLLRPPM3u+84YAb2bhCx3HtKnU+LfjQeUaLaZkXwjBpXX0tq
FZ5mAvvSVlcRMMSIi4SfPISwHIhGzHqFhZOMgh2l6i9xXfbPgfV0vkum9oRFzLaGxhu0eAjRFSBq
Rhp704PTp9BCakSSDSmhlsAJCl2BcmK1rZLM+uaq7dgq38ABGCBHwPk30NmXSnkkEyiZ0hWZsGTh
8ZgO16Z0cQ7T4JL6hXjyMdVJJBkSBVnv7jd/pH85vsgpzoClfuoevFjuey54L02+r4CXoYKPUU8D
KTaaKdFsYunPXpY+tebx2idgVk+AYcD4RLFWEgTwCJ7yRxZVRWBQDKQp+9rVhq8s+cpktDgVvKCQ
qWra+IYfqcxtssqowa9ppIAYoMMwYfClrn1dgOim3g8Vkfn/okFBdFEKexn91MM19LEyP8Qz6Tin
FYfQO4JSqEfaYkEkyWSIqK8/BjqcoFEuvbAlmGZ3RiFhEvi5VSsbHCx0ib/EYIj13qRnl0qGKohR
0USFQwpwyYkffmzVJn9r3CD8ffiiDEU5ntQNSMaIjVOEVnpiqPiNBosAN876MtKcPt4xc7E2MI0y
BcUKawT+JFHbUelxqPDUhNF2J/PKMGRLkLA0GbwyCHhTqPTsoaCl1bp8dq8zntZ0ENcoM35T81zm
QB016piaDVLuCeEf/l7EQlx/CbMoQXJ3a2BjlZduJys+0QBLxGyhLZGJpRrwBoh7GoA+GJsBHhjv
bi6h4o9DOpfEUZ/QeEgjqzVC+ZzuMQAi+7aEZvXoHI5rEDtGGDwmcpP1AEsESdSwklT2LB3KCub2
eQ/oHHG7qH3IPl/3HkBsvxxs4+mH2LTF9IlhDQeEcMHPhUzsNg0VmOcvo33DhKpleyGakdFjHrZ6
XA780Kz4J5yhd7zyI62IUes16v6p9Ob6BqcWBr8Ctu8xRKmngv8xdL3ygU2GaNOAF3MYJInENgX6
SvkoFE7BX+GQsiR32Sbz3ZRJkEhWuOs8Q2+Mkpoh+TIXEUh8MdxCNRCdmDtKuhwdmqSlNZukLE/t
fI1NiEjIaJqy+Fs9QB1GbrbMnBfI7ZluB9C2vp3f+7nQMShppw8Q89j7tDnQZsswyt2p2WaUWc68
M06c+Hv7hUrwLgtb4N1SP7eFVku9eAV+D/BvULUNYCAvZQPTiCFw3tV3GhV6+D8Tx0l/YyWuNvzN
7K3kirr7UsHpyRzKOV4QguYbaAe2qlOP/DJvu9tMF8Myysly8IrXTbeYphCdvYxz58B7Ait8BEFu
rP/jevWVeIyxGCoIXhM1h5+0C9G7zrhmKSshtO97YEPnpF7jy5zttJZANbCbGetjfnbeSWenxp4J
3PABRUtKwp+OZu5q0iPmn55lMch7HKdqs5D/pMCLCWBuar/O3Yv55iVYWiFB4q5oXb9zTBpyMRLg
Vi6X/uN7Vk+EZvxXbQbhkiScjWdvIWQDEQhfBYs6gmzI3cJOZzF0OfE9pFnohVaHEBW2p1cBgK+4
gdX/UiCXDkWBAPBxHDgBsunaxNQcdkm3YtkBvlyHoXL1f1ulxnlUsHnFJ81nlH6GIzvllOc++A5N
kSNxmUA/Vlb4rxe7W9me+b9q6PHGiZuua1Z+OaKG2zZmR4suFsdCB1PKHQPcAtOvl7epqENl2HKx
/85ANtYzLNPa4/phJ9CPN+JZ1Ux8TM+ZlE9XP9xJ68LZ2G367y3d6IIPGFn8DluNn4XjqZUXc7Xw
qWJPoCnE2wes60iHBM+9tSdatiCRJ+oMgAdG7TFXcDhC67WGNmXqbT/CgJRf2mF/YCxyaVHtk8g9
3nXGu2kzrejJQCv4+oAhf3EgHU0l7U4WMDcJeGDmGHIdTs6q08Uh2+KvSKKww8YDC42lli+lk2vq
yWjJbkHSClWGAi4rREKCSvoceYggUGAJpHJify+D3PSfSI9W7oh6EpMDmkAGZ0ay6e6H4qggXHvL
7LGBecM+DxyPm9CSv/FQn6ZOmm8SalHjNHqLzyh8WmiCP1ZuxaZtGquFzrDCcJI0PaMGT7NPOtgF
m1cyv7qv8UqCQ12i0+rFYfl0fEoS4CS88C2tYBv9S8oPmlCZ+Zm8hrRglUBg906b8PQXBk4N1eK8
pE24gHgT3F22Mz6mfmaWHcyjdZn4tTMVAnHsxINgrxIAoGds9LEOhM4QIXgLrKwiOX0GjltpCSXy
8KrdJBNvvLeSZDabaYKQ95tiEIEyzA2/IJbRPw6Xdwu8vHlOaKvC6UmvQgC8JG4BMzOeUGgE33Vt
8u5vJFawsYyfmCSUeOB9k9w7cRpHWMkB9ZE2v54H68tqYsSt81ogkq4OJ+pobfgCsQUaR6Ki3sZX
xEewhEYIm3fiSm4/+8xdOAdxdBgG7flOIapcZygoSKWeTdPpkabgDNABz4XK77am7ga0Qo3fQmOr
QnRy/8N0uRFC60wM7vc2Ge0nhIMXNkVmMjX27MG8japYF9yOSgnV7qndKMWFX+S1DuOsnNRrL/aG
AF0sCxHzQQs555lAzNhncDT/1drvAdh3uEoDdUn/hPibkloIFBCxRqEcyx5i67+WHsfTxjb0yL1r
gDgt05BblO9z4/b2NpoxM5DoVuIcPN/UTjlrJFLDaRuV6mpLSHU2BN0RbjgU0/q1cYGvJQRj8Erp
LmUELsvcnTD76Ghk/lLkaQLAPsFM9ZDI77/fRSpa6v96J9Xp5hTMXRRnnz8lRZPrQkChnoj5I8xs
cZMT8t6RaT6q0MY+Ivtb1vFlQH82jOoejcfEZZJnRrP+CaMEL/JwgVwc+DhZT0vQU8/Y87DAxyc1
wcMZ152l4zYOAOCpzgBbtNUwoz3e7GMMSLvZ7u6gQXURzuuGjcKUCEFQmrzBvR+JFGfj/TAWADGh
M4R2NICwQmBRgw2uzoa+Xxwrl09DNoeQ0EIzP3/h52Wdopq1rUSKOtMErQ8884svUCmi1PFPRuMd
3D+rTIMvQ4O2K2Fwor4wsL4qBVUMHvUL4lFzC1tIiC63wg+1qe1B/kfWj5h3Y4mX+T2PhcBu4d/8
WIKaV1BFlO463nPsKWoIL2J14M6Hb4wZFbIArnYH5hfYycV//7TQgLsJ9wZ9gtUpyLQ1E+Aq37tj
M18EU6pP1X+0WNXljU8xfFEcHK37D2FOYf5kJ7Xt+OEcbPWLBJ7ZGuV0PIzDgMdVxHqsQtFTJvey
pu7CVMZSs/Xdm6c6XNEBoFekfiSeuwAviXSdj2fz+VMIG36i8ULe5xOR95mVh3MV86CX5RjlL9vd
tWGPAq1HQMkmHootdqGD9bcIYd7ymFlPnteie/jeUlIhgXSsabwe3Rp+DACST04NFAalZY1kgDdm
DcGUgmbRsiedxKgVCItIzCSHMhZ8orr0odRFzpjw33Qd1rGBPr77H5GVCLpZrdJn+AECbmtQuJw7
w4SCYQLtwnQFHOnfuNHJ7HVAYjKlurrX6/gVU6Q/6lpLq6R/7ofLG++T1wEWMXENzHfNwAjL72lk
Ow8WR+Ye2BYG0AJaf+lxFXOG00/v1nL70BZvgh8nufHnpC5QedsFqoeWxwgRCtkQAoZAMFM9H3Kd
owk6A08ycyHC2nJPZ5xrmfzSW/srH6febyl8uMA4KYh+tEGgtRm5RhsOM+IVkkYwYO9tm9du34Bn
jY+iMbhe2nMIaVZ01R+HvdwPRtTRJzkP/tsh4M+U2YF+pxrvozql7D+zjNP8EoAq0Xl1ACQHDH0Y
KKpavlsnt9siOx+MxHd2VBAEGRoigtiZbpmdoi5bwIfPRTHXPodmHIP1mHhLfUifHml8zUXx8i8i
vx6KS1CJbvo/q9Ap/XMUUa/eVzJRVFQXyeV5ikdAbhMYpJ8iyWdqCDfJW3d52fz58KegAv+CqHjg
hhTIJzuX3bx/xwZ+gIjyiHzVfdB9/ReEPh8Mo1aShF2ccIlMU6UDHhV/2BjBDlRq+n+thlPfKfvs
o1qsKDdX5TYzDfuZEW92EjbIV3worK+MVyGT2Nd24GadjGGvBvJgdtSK/lurF97oKt/tQKjWKXSL
VhEndfXBl1HjcuviOHalV6TiZ7HTSK0WCW+zahgJHc8YMZ3gGCI6tj+XY+bpYTgCnj0Y0/Zj6fTa
mKbTEZgjL7ljJVp4H0zrBpBNQF+M30eld73BIRdOR01zWWNq+MmMg5lVuD6qxw9O02Hn2H6X14Zr
uN2FCM/q6Z5fvltpXaokj57MRzrFNB3y6Wt0+junPO4lZK8cNy3dtrDKULGqajYkhmBr1WA78yvG
CfIdkZIUdWWyt3IjpFuSkSdbIt+Q+ME2Ap98+x0vAG0yrTkzm6jpbay4euB3peOQ4mrrcEtfDnaG
g1BUupge9/wBnAhiKHicqYffWIGUQE4FLGsG2ZSJyKTxyba2qy2M2AxY4+ZkuPhfDsDTpjzeGBOu
imXAIK4Lp9cmtwch6Bq4xAdTHxYgvzI4z+Xjda/MHz7HE3aG+Exh/bH2o11F1CjzzLE0p5l+gVRX
pRdOeCANLAKWVvGEHJZdPKJBVqIO66e3VZdwYlbklVxp0J8btyVpigkMHRHt+zU34LipCWO2rFtg
bNsGO+0n2oaM/L0qGDhYzyuRmB6jN/Z9icaeF6qF0b60A/aJexizUJApUWTuxpZxDNLCNn1uoeNK
JD7MUyfvHkGr1nVyrZHjRVxWl55yGmYh7S7LKusAEZtk8MTdebOzlvtypl33c48PGS9RxLk8k6ql
xTlL8HAdP4So9sruOf+X4U3vTqucP4Kj35PMV6zNhvk0mcjJCeeNPFxb5cihi+mv+0prMopHRYBC
Seclr4RX0DQ4E6/Wiz/2ier5CyDm2gfmVUOx3BMbOqQITE8zahrTLVDGautprDIFlIW2nup/C17R
yhyUEm6X6xicwmJh1l3N6zlPRvfgEcwQc8K3JrZql2/mcmPpfs5brWQrXYSXhpoFaZopXdzqan9Q
2hesiy0AYwU8w09N0Hz+kmoHG448/FNd6BznZMBpgk5lle/RRczTVVrJ2dsMhyZIvkhUPIpDuVQ4
lHveoAzTXOSdHDaEXSRp1edZmCxBWeIMOkLqV2S74Nd8I5boUBSFhKnxjLd6JjQOpU6f+xPU29Qn
qcrzV7Jeo38RiPA+klqOAXXVcrTW9IrVwf6U8d6FRjQHv/UCjus1qky3WQynkCINWBsv01mgCzjj
wWZHG4VbwtyYwKhY3t5roJ6fXFP+HnObzSeDbTWO5dy65CVXVZRsnHilmjqtJTx9LYmqkh9TE78d
XRyghO8GFLVAyvacsLTQlaFI2qmApigo3pHv/cbX4+nJ4OEYGVItB4gniVQfVWe5kGtHaRG7PRt+
ikamdFj7jCRCVSLGXqokpBblfTS0TA0nuUsr1eXzZ0hVmMv3hORJR21Ep0z535ScJc/PooDM5bIR
1/XP2bluHpCkEQDjObADAtoh/1O3D3ZnfiVeyuFg3Id7weHDCnr7UY2QeC7ZAhcZtbE2HeA2qSgV
XuCQ4GbsUi6fp2r3CYRe7VuKV1psHE3nL6txQ7vCjQJUfQu//7VesBYKOtSJ69d3QImEcbLRB/K5
0ugLU19uJTuM8jtr+SrlT5EAIZUFgEYaN7eXtlH+wqhbil9D90FfQtbUZTTdeTke1tXyMXOH5J5H
tP4ZTa+VZhO/43HOle3FicGlnziQCu2gNFbY40aG6PfVB+lTLT1PcDurJHW+4CoD3+2NhTY+Ghy7
TdAI8qZY/08os1GxqBVf+gi8CXhBYvuEidSSVGi92GgZddz27G0cV/zeu6TKtC21WZ/gHW3rLsQ4
LWQVXRvs6OtZq35srUz17PO3pRjnLXJpfPHyJ+miD2jxycbIfqPTq+wE+h2gv3TilNJzB53/wut4
u1Tne/Oi0uZ9LXT5/kbPs6iGj1YvNtVXDkzTHB3LPsEwrBvrA6t79BtqD+9yrqfSE1actYEw2ek5
jvHxXmekLMahhfvD6jxe2plZmu9xmOHqgffr42pGmRPak1WVslr+U8cRc1HXqikT/ME8mWwAjoyL
HkEMNyVfPD/Usffs/ywxTnwZLXF7b8JqeZNIKS/AtTcaJseefKs49yW36jfiRswoxO9ByR3o4QJT
j+EAu8S6q/z6gQ/Z8VJpS9bYpR7e36Y5GvQVbnzTLrC5ZmFQIYuRJdfxOB/ReaQxTBSelnpcPaFn
my4YH/Kn+QjQKJ4IKuy+WIDMGirXzUEsyjpaQw4gCUMlEFSPFGsNt48NUmdOv0/Vyzr4RgHTu3/d
djzTRZ7rgnxSKu8iN7WrWJQY/uRFqePqWUYYmZAQFTw6iLR/2/a2ayV0WYarz4nWZYeCJ0eWQ5RI
tsgPeCVRQ/qn4wF7arQJLxZV/dExxQ7MrwaFwWGwTS4LlAPsAC6ByJwiCmfLj+MGpgDm58NcAtI5
GFmXB8B/0dp+U5sRHuyXoQrrJJIQghDANaYe9OruSJ7NHIXkXORhnn2AyrcxArdWxfntG4Wboul+
HEItYU90yju+ttXrXsxrp00xm71Hc3Aal41EQxZmNtFRq7B/vdtvs9jPbsoSic2kLcOw5pumxfZ6
gjMUlV5XruyhJXcsvoNa9ZdSqo8Bk4enhXBfYYxjDywlmDBmaGgfAZEuhdao903mkTmr62jCUTJj
yaxPTfjA5+fLQ+1Tq3kMf1ppu/E37/eyxBJ4Z8Zve+if8dYHZbu+aeAFt0o1gBO3MuBveKXGpd9A
vRHzQCwppFsJkoSZAkzA7IDPNdYpDNtaODW0YsM8GyY2xs4tw+QW2mWWRFV2NebGU0pxsE/+itEn
52aMTWij73hO0klZ7Z3/mPoP0gJsfs7RV6VvSyrlpaQ3ERFtfYqFaElaYfUPWsHak/wZmLg85TMr
8ReMa8owNSrqS/AC6Kb8G3z/Y0xMmUm5WUrLHP3varEJ9GEA1wxqvmI47TIaLyGIjJY6mdcBeflh
ZqRP+pLht9oUHj5DKT9Nt5+ShzgYQwhy+YLCmlKSKPWINv0mSAz1diozCtLS21JrV457VKhaXsM5
FbG9CVLs3ZCmjBiFbQxUkDcdDRIeV8PGOJokX2we7IQIgrYTFLivG470aIfb7YI28PH5rwAErZY4
WxB8Gp0Suy9q/vQNjniTMHfWpp8NSpdWAtK24UKDvH3AN0ZzDeZTe7adtVr3CKDgMuDEd7fJwagQ
CtiEuNe+Ahe+hWgsHfXG/zfKO/YS6werkYYDS3Svh/1sBfhfwxlg0CKfu6NTLRnvgORVVU95t3w/
9V6OS52n/1aQjJ43RMineHjAP5gNDbk2DFQjhKs/9OqKKqC9yDgOHHRVCFXk2mUQ81JKo+UEy2uz
h+cll4gf32fSXfpGWTLff7T0XULJP2P2jPOjyqmY+igJtQ1KtSPJlKGjUH2jfaAK3Thcq7Qbgr+y
D/AwnFIPuQQ7jx+wlGXeh7iHtzaBsiCbKfFsSLzuZErDpdEy/7Hk6wf2kMv9jVhKsZPMMaUmdouw
Uh0hsD7XMcQ1xDu9x8ZROiXyTgRQ7GWxUEZM5O6pP98RCByWnZb46yIObfmYMCgAzscpsZJ5mRvw
ZyIhwHhooBmXzlktqkrcWxRyw/X//TLkwMa2A7RuwMmHArRyHo+rc3nNOwQHuyguxepzhKwWKHMo
fKQxfzdJbLIfs6B7YlQ1yaDrUZ7MVGxcbIOlalZ1yCcXUxaef7eW8bD7OTMHBdZHeaaWmGj1wh1h
mn7QFjDTu860o/12/2cM28ocIGEvIfjU2iMctDron7yBbP9jZpvIhWq6iUMbiOah9loQiaxYcdR5
OqM98la11xwqzYrR0o0MLsUZYZ28fjuaaZtat5rKkkEMnCvXxqe6Se4LH/zjhqu1U+RsKR4VqrR5
U6CkBfS9YTKZh0XpXU49ixJZVcqDgRavl5ro2IMVACP5bshJbIVowp9DKd+JvZjRsZFM/C2IneVU
17p2vbeWH6cb+I1nscfR1TCQTJmLK1dlzm1sUhceoRhjJo4/Bsz/g8wUqe9MtIWjkcA06IaM2xBA
kYlyrfCZZJeXP4fLPpnMOKhGDorMToE9lzMQXxJLyFIrbXwl2pkWh/ntgb3P+kRLA1/3x5exO94v
26D9FQZXuOFFZhSixSQHC0jPtGIL0AygwwkObcatMAe6q4UZ8FlYcKETuuUafQr+FrM6Af+HSboc
QTqXmcYgtQ89rPyg0oaO23r1RzdoU+xh8Ao/qBBPQgRZiyN7cTjg/S/1pU4cSv7dyvXG0p8B7pdt
TZmF6KoXQsbnCXJdiFJ+1EMr+cE39UeICqnl9W8svGE+6Akv2x1eBrcIU8koXuzye4D3GM4u4xDZ
o19pPGLp/y1dv77ybAB0LGPcB6I4FqZlvNrkusUfmhSh+xsRuNMHdSMtU2l89QB3IT9SeeH4hjg/
hwRQIJOeg7DTk6OMgvCg5V/874qdvMB5PFtBi3tlLP/+jQ7aOQoBrslPvaeS88SCogxtZHAJrY9U
MaxnSNGgsDbvWllgJx5SmdDLwGksc6wslAPehpGYvdyP7YSha9BIV+mpDEdrKAJie3legEKSpKuI
skFZxYyYgONHnvDqsucDRKtyAl/3QI3+3ZutSNJkCPp7DZT7g6aSsbxnFOJlm4HV/djAZlr1FkQv
K8nsnNp9ZqS6+W4CssmSsne/DjFBjpFe48/2w37Ng8sWT4C+Qfo//meSSZmPabiEt+V5jyLZ8zkh
EMzbywTqvLgnsPsjOz45dp2Eoa60keve4xlbUApg5WzEWEhD5/+7NkHBuI7e/3kyQWdbngvsOa51
gcM+cu2+zVmb2Qj/WcbKeXEXn2PSA8pE2w45JGyCT4Oz4BmEwcmKKkzRcy+cSVah3IUFXWZ6uNKR
BCPB5CqetJutP0Km+Z+00G3idaQyi1hffr+m3456/wF6/HrxFPBb6tMyDjH/5z/Qq03Q9sfSsJvW
gYd2Kz/IEhW/9aCC9ansaPv50Zbiat8QjH5qGPu0RnPDjFPJbTKN/sTG57Ysy4LLUokx01jN9Wfh
GU/ivsmeSU6QqC/ZGbuUv9Ynw+XzcEamsLdviYYNePvnXO6pzA13fri5sh8dIT0swIIRgg2VVevp
MutPix7V6hrNXX++2frGp/LjKKEw+yGi9UiYmDNyTf/UYZgDKXNIHUys7Ob7Q+h1IrDieSPaImSB
uqVqSbaGg640iF30rtWMItOSqCsOc4LhRem6ZT5ZuN5Z9Jly842rMbPD5PHvICHl+fzbf859jsSp
1Lhi/dvCs5hSxjjOwwLUSkCUG3/HQiWBmQFt9QA3JOBg3gh5VBX/igbjjEbgB6+f37xiP5cK83Qk
mEORG1ogHt1g6+GdzgbuvRasgfswexD0YdOYHOIlfLyM7mKaSFRsBxSuuu6THx6S+MH3rgMIPOR7
sep+dPIYueBtZ1dCB/L4Bb5H5akAd7X+beDY+/6stn3DzolpL1iY1NBUMfcY0a5NWe/w1B5MzKf+
q588546uEorfwmvKO902eGaeLbhvCLWzn4a4lqmSfo0T5IThjU7KYdHVAUVLfea7eeHtSSAM1MXQ
Eq3G3umJUtRIYDr1KYEi0r9QB//nAshrwarvDizCdnTWY1uskYnvgdmCNH73XpqTtacfbT5d7ta6
cxzC3nEa96Y5xhQpON2ajz54YPHSqxy8ceHyEHXQVdqfgeryeLv8wW/RsreJ/0cAIFERRx4tYTXI
QsoAzl+IfHYP3dJxZ3XUs9qPHojFAM/7O1iu5qG1CXRzitjZyiqhhx7ZHcnWNJN26/8sgtE7M3Bj
qs3CJqacEORA7swkKi7MdbaNOk1vyi2Q4jXCHT5dJNouFUV8Q3ANWs4Icb7sTeVfxeB8i1Vms1RI
YTGDMwp4DAKzXQeLSpk3oF9lQ9SL4GtCqEPiAqTbuC/S1oA6XmH9HyLaKfmqpictFpg7IF0QBwxl
+/99IfZmnot9SKleAAhxmYAsQt3Cx2jr7+3AwLcYTerNeNWksoBTPw5rMDTyWIrayRNIJCTn/H+u
sivcGsQ3HLfBGR0RHQw3wOPZQa0gFmYhWBo6qpqAVggznhythjOG48tC8L8hukEbFSAQQmC+fpdX
6Q28+h64tsEA3P5c0I6vx6MOKgOupEY0DFqjUG3jc4hfizQ8Rug7JyyHa8XoJHjLXYbMx+oNH5ED
VbyOqZkj0EClVK/WM7lSV3USENFUnEM1ZpCVFlhptGTXSRqWyStC41fwDagy9mVSTZET+8/n0WP6
n9McYDIVGyyTuuvWjGMCL+r3r4zmORBnESlOCz5x8tOq9T1K49516UBW6Y1viboZrgoFU+d6eVnT
Ld1CHTvvsd2Iuz30w9pq9jLXnHWEbtiSb7oZAe1ql+YnPdVrVKtcbQORo6b+cp0WifYYvJOqmNLT
yMKzSDGHuE5CEVx0wVUEfiyBJp4qfHv7/LvZMbKdQIMfpyhLT9ZMaJo/IQc5idTIH8cDihBHx/YN
hDOfxa7jKfDMmF3Mi69JdsbupFNx97XI4yzXbiD1CWfT8/3H97Wc0/pga3L6sC8r1j/k8egO+s6Y
6i8+lpekQOMi/v1brFoKYIVqLwSgJer3fNabkpJJaBG5NOnk3KL2ZeX6QYiKxiF00L8Gh5LUg8K1
/6/a07btKDwbvol9hJHhJG8iCp0zsPwcoUN0FW14aTeKghGOVZR2NOfZPx+3PnMRbbJ7vuzmfqSR
dvqCRfR2Ij+yo+J0mdZoLK43NUsVWlj5ddi3U3zxpTQlnbZLRTqhwoS8ERJgUi80lqC5DVLjK8L4
Qu6IHJjIAup73T04+xlig0vCu/51jRWl37kiVDfyw/JKT+VZQ4tNcg2bHFP5OZ0ADocuGGugTMWo
ZEXCm71shb1vzctBz72RpIfj+C4ak7kviB21dMoOoyUqjdAEP8wmaOhzsyPEmueVbI+7DeU6nxel
uN7PQcfkwAWQuE5iILRCjMG9q44/THNEU5JIhNWy1+MJpddHc7syJC+CGmdGcKokEgValSxBiv1J
9w0K2w0ILL2O207KEecIjcNr9UUTgUlQcKbIzoLnmlqDGyT1yV/AlRMqhM8ajNB4GdGAXYGiETjB
g+sDqI3rYoFR3Tp7leVl5enWs1WDL57+Ms7LfgR/flAjxa6AG2eSMReaGal/Ogv3nM1GK4mF2DUB
g4V9bTSkV5Q3OQGX5We4mFEnDF32sAv9JpWPTOBHWkp9B6Y7nOZYuTkAKaZ9douglMiNo/z3+9/u
UeDlYoYACpnZmIKlfhOsi6TklwJrtLqcgCi659qAJisB/YhmsMqQxuAl8TIyu0Zw6jf3bSjv8Wjj
o5qniWBEVYz58qhyuLOb6NHQdxpmj2sEHVF6UkdKFvz2/sh1Hd9WEy9LYT0WNnun20qDUNYbrWnm
8cknwfb8+pFvVVAgezJqO9Xf9/MILRjZ2XyeCJ2Hap7jcslcOnlGEsJYwh/ryXHdjwIAumj0Ez0e
BNqM1llVM0PjC+MkqsyAl0YNQSZa2bL1gR7HJEMjALukpuhE4rAYNwTc4PvY3zwZvAkYcEoZAkuB
biRIq3Fy13JHoR4x11NQg8L1JxEFyYcoMqjdyuAy0z8rRA6gJt4dEvPJ/ggTNz24X9tAY4ueXvqy
PFoscyegl+GDSk55nx4awgEfNA5/UU4JqzS8KXyQEKX2Q/6+uMeGXsORfP1jPtCrus8y6GoGhDpd
GP2xL6NIh+r9WjmLj+scRNjWytoF7FZhcd92XZuFc9sWUE9mhuXSaf78NaDzDdaew9BQ4pltZMAB
uQ3QCkY9olxNIMDVAdGN2mI4rOw991RWWq7z5sfTnxsbJ8fCWG38LMubHOaYf1QcGiWoVoU47fEt
a0uimGutBxNl90PKxSS1+tuowmFIJwUjCkamcFIv7jUpow9a2ke2dsSY54NIR00q3sZ26Z/R4Okc
k142B2aGcWlwiseRtSexBHM2ee8HIpoleINXxpwUoPoQrc297a05HRxEV+7/xTYgxBj6lUjoWMNq
Ou8bqgpPBPtkR3rLTzeD0ksA+0czTHJZsh9PT5RnYk/4whoJQG2JMb37J1X148hydb4Y9UEH8lha
wM0Hp9O6tKSpApVHGEUSf2PFrqxOqorNy+0ky88QYhjrWY5AFce530Eukj3DHfRy2CT1OmxK529v
hBP+0ss2dZrzedLWNm/rrMFNXqLO6kp8mNIuOKZx0EYLHKgDneAFD/PizMApZ+k7fliJ34Faukgw
fpwD4b4nzsatsrk3bNfjNsz8EgKLjM0CPJQ3VmISVmAX7RJ8ccKw2p7Hnql/6A4TesgioR1DjnIt
sUcZBkWhIamziLJfwNObwlUnRS66n7rypxXEQTLzTK7jfHnxwBwu6ZA7JHMBpptMXKRDXrwZ07vE
FVYflqD6qH8X2WRoTytL8JCzIeXqeZaaj3SrwYwZRZBa3YoHOdVOdlMwSDVa6qR0a3UT+zfZOhQc
4h/jRvlmRb6xMx03nJxZJyxVOqfL8KILjO+3sVwF+1hNQQZz0Nc0sZDiBt9kG4mMvQS+eP4o7fQa
7BIyri5giywzaK6kJS2Uijy8DlqbSfFrB6BVTZd1T7rQHVYj2dpWy5EfxWfPvxf+F+5BWPxlBIK6
2QsmZo0U4/amF00ZFPQPOqJ1DcaNqWxz4Z+cJuZ9TvLRatP9ez9fygMHMJC2FNTU0lWfCtVmiwEY
ZdfO/DhTYN5PBta2Y0j7957vUiyxEXZGcx78UoqaM35aUZDkatSBfe3IAzGpf9j0qlUoxg3LkjIj
z2w3UbHp80Hf0ndXi+Ob5F7FMNmmRiJ5bBQUWPURHKpNnvRF9s7vm8jKS7kVI9VZ8G9BehZ9yJAM
vuetV+I1rhhdralUFKnPcxj0dRYQdcRaX4SB0DdGi42aAMtOVEuJGH/27Bl97qzXv0p4fjGoKOCf
JuHC/f06JQfLQrZFb1g7AE2t5jyh09ak81pAu6Rl6TOQZ8FzVnIUUvpcpaVX4e9vZ+KDfbLHgfK5
xJ50sFdVGMPkaFNEZBRJDI38FX317jxCX4nm2olZhEDoqVCSZIaeFN4haPOAz0zuSa48nn1F7xrY
xnFrUNv+kBfC4oqp56Z0rE/MV+BZmW9i4Hrp5zWMzoifkkYINk+/MApwGCRFewdRUbGHTPca9Ai9
n29ELd0f4IZ6UcfhjVkpuEolpGnlBs2491RXCp/gUHGwVMfpPbjaNkOXDnokjqS9IbZsvjYmZB3/
ea05eCu9HvD1XYlh5idXfgR2/8WUSHoZCvpY7J/byTr53P3MIxi+ZJpgmLIK86x51uW9X9IphVCb
dCl6+3Thz2xmFX93T9/TKNR3FLFVH33nMpqCX8YrmQ4XhQf8D7m7K8niMOmVoili6mvrOiJnHcWl
wuCKdVLEM3pOwSs15hyYUs+reitF9Jp8cD81I7EWKJf/w4Zu4Sa+Z0GfOC4RzUaF/QSX5KUrnTX4
Xw7GARwTuUrLpHTXTHEMBViq/M4lNToMTWhB4vyoI0DatCEtFJyxvSihUVBiBRgy97bQAW9JoCIu
Rs2VXxEFgaYxHsX5s4t2I0LX0BCZGFT7hfA7TLWDW6v3C2DjyDyfXhT1penYR/TCX7E1j4VDPwDq
fa0aR8hGjmcZTCf3276Zz7XpNtBviv6N02Lx/9sSnEP70QV9hLmBWM/rfmVKU04h0xW8xNfymzcB
giNnglrXEhpgDdiSHO/aXn7AQBZCYCsyvsX3K9d13mzNWrwGt0cRMUx1oUSDYpe83zaxJpk+gf12
IFrh2qiuzzf6Lfcqg6xcBoyzm65649kb4lN2i6BKpvMFR6gEG5vLvrEfMF7rrn9A53Ecf9mN6+28
vFyo8dY/QaL/c0Cgyc/MWw9G0Io3GnEd44iTZ1B4GQORtEbxHvN7WXgBbt2dcwBccAal2Kcpu7qk
iIeICBA7mHSP+/t0IWNGsHH2bVENpBdzu7uNbJUc07e/+mLCrbYdwJ8+bfaS8LF4wu96yRoa4jAj
88a4pOOxhsGkEVfPB/79XgXgt1j4YA/9iJLxMVQG5wyHo0bqFPATrfK5TvxK3C8mrciHjaGJ1tGy
A5V7ti+c5/lEy+434ZC//xgbFNK3iDkLlqSJbAjgnAM4jBDQpuoHby21nN9bWj+OjiV1j5OYgB6h
65KD+Jb6kUbGqEtzw2JN3Or1McTOipdL3xoGQuT7ltKjF6MiUh5RtnZPSuDm6Mdtdt4eGPFkDFoX
BtOim2PgDNpsMO3l4QMlxjhlTlgmM/iWh76ZFWDTxUH5FQWmc+am6ioJRraZImgowOOQQjJ9Wz9L
Ws88FtOCDy7+pHjPkSko2iGUzGMzTp2gmT0+0l9nRPbLnKB4IUU0caNw0vlUgG0JiUJfFzDhpvVS
LJ6ODJynTH5z+S0huiU3XSPzX64qtD2uzsUJTUB7h196hYJaKI+L+yDdLFzv9uwz5kS+16nVABns
e4CV/WgIUUCIg+b0Z6anUByqgst5Lf33MIRA26QpRbwXykbdZZ89aNKFO6ubIA9i+x/0dcsqg0ha
nKY1iEmJ6mZzrU8SKAD86Wzom3d7G8Zmkzdr45AQ8jKUDf019gjbLBlnQ0+nrIyznzsLPGH0u2ks
ZlTiBU6b+9iaK+KIDYQ5xzaXAsGZu5QWcjnqEnjlaEZ/o+IB85goYa/fj2J8ZYozoHF0Spysw1Zq
dFh8a5B38st88I9lafw5rihyZfy9RAD1otiKYCkwEQvxfarDDfME7x3JCDp1wCcVM/Ukn+MEdIBI
tpq3dNw5uyAz68mSFOsG/Z/JYEO6x1QC+hln4wEudAuneua6z7ZWbFEQt9/gR2iOUecjX34IuVrk
uBLmf1VhfFLE2iqEN6qxFpUYukV5wIxkUhaY7Q/3eq/xM0WrUr4lJ7su6M0eIe5eJYotoSTL+75z
LJPwn5psx8SPwEsfV1Ew/QTDBIi/a5fsSblklVBLVnm6ko3lIUnfkvXVL3KwbG1Zl4nDrYx5gROL
DKKx7A43nYfnKMmUWL8IUW4EAki9jQ0eF/E/pfcI/LsCuoNsXezQQp+ng20y8hI2E5Gk5V12WPuR
ZwrdpIDafPdLMt23iY21xg8QVmQ+XOOUMr1TAd6yk2iECZHukrORzr7CrqFJOePHKMnj7EnXspsy
Zz8Ywy6vUd3gpphwW5Vq5Y/QmykZn6IkZBwL+SfHgRPMg0bAraKdnqUQOY79WaocoWXdAwh/GAkn
UvoSXoTHvvVlfH36RBgX0Rem9NvpAlYgFNTMykda9lLCChcf4nxo5eZsZWcJMGHeXM0jGYzNS/0e
v8UXkbEUvfPt9u4/ebroUPOA9Rrywggqjx47SykCg1F9k+0nF+xpt9/tkP5dMoLExGpkSaVIsUaT
LDdIeyfKFSMRNUylTqkEZV7eb5jJRVtYqVqyeeKdm4TPhlRfOUECBZgLP2VjgbvkLRFKKRF8F85d
dm1KI7EXe9DDwAHoBGRdt0P3MTEVAaQIDatf6cODNXcawbK6tsdE7dtKjRaglUBk6WiSlGCck9Ob
K8syATurbkeKlhEYfIF0PzJFl12gsNk6wEfIoswZxFaIy0mAwWQ/frwVtlCducYzQWF2can3H7+h
lBYx6bjfXyv7MornbWC4l/mgd+dGqjAgFSUccaBuWtiwaLbw6KTpUPnHIJscBrmmn6zK8kebhzOQ
lgIYNBc9X3TpMhv3Qau7t49F5I22kBpfDio/vMYoydUUcYeJ6iag3Nf5oFClXD/YMdxpAitfhQri
EjqRYfWMolIbpY1rwddPVofD58ApD5wRVdUSgx9MWxIgZo0j+8xjy/S+MXaCRBzhdxhP7rEFcw5Z
4MYeXecj1gQSMT6s183jpxYNTfVc+iL6N9X09umTdA59DvtCZtMnMSAs8CNBVmx9WORF5SlNp684
dTvTQ8h8kY6HR8YutrnixkmFa4G2nLB1WM7iuL9dG3/DOQZ6+CTEWaKuuNdxvO0EN5winy/3j76D
6ogQ8j/C+8XrrKfop/j40dnjbS8fUR/M3LHevcoz4U9kIcimPzyiXuoHZJ+MtQ7ru5/YqatNLesq
vCJOm4aF3+AlEv3kAmdQL+vxLlYpe0KG0lFIb+WvTIo5q6fD1uigph8Rg7QPdv2pxyzg+P/oPvcE
QN9MiW9dqXasj0MDnNzlOv9FcKEm3GU1TWcWRfbgYqQOCXjpqn4aiKAb2H2Mhf8hyMJHtsFAkCMr
/bmPiph+Jk4cHLnuuUxlTcEdF7W+gc4XNK+O4Q80x+iI2NCqxg6rP4OLZWKG16ZG1QbQ2cTYD7Ka
uUqv4o88M3OnAoxiBbjWlB5mEYNZ7YbOdoCLgK6c1dByieEVcnK3cmQNXsCVqmeAgwHneNTqy3/J
jhGEpKhu/ED4W4u1wA+QpA8t/Qx5wj+tL5B0pQoU+ZhlnrTUfIcoFUK+riPYFN41QzDbXQHrAY5j
QCzotXLVNEC/oASSZZX/jj1HLI3O0CpmRcxCxawcKlVTnr4d1ey2WqVcr4PtDwD5Cg6kUqnn+wAy
dONRKrslJ0oaB3HhLIIiPxfTuI4xUq3Li4fjC4nwE1W2VCRcPg3D12mYJlLj0ED9pNExeoMbjJx7
OQevqwwT8lbHhD0WL4B5HqlsZccl3GjnxwRDYl/u8+s1wse8lxhl+bd5lozorx62aHP9appwM70U
kaMGmUl9L1p3s4qlU/vrXdYtmIhGNGgUJKu3HwNNp/SWelYJcLt0m6Z9ZrO2d+USMjiFFs+JuRvJ
EspuWA21J/DzeY68lgpoyT26si0wO4mYtOyIcrzGDONfhDZ1Usi7755VFyZoO5DCsH8rTzsSJBMH
AO9fw/Jz0bbsMcsOTTwRS6bZ09LckV1BvFcOvV7ns3iu7P2htm1KYEEesfKdR6G6Oj+OjWou918l
DvWvxFDEyCvlN6vzeVkK6hAm0+EDZ3XsbJnj+uFFWubeCWK/OzWkDuZtFpbb/fRdxzBgHhM/gJK2
yOQdEU2RBENwHqHiFjgDdVc8/5Lk2+a2VtlWpUcXC4y6q4E/N2o1lPfkqvELxpRFVXjffgbDUvX5
3Za0TD2qSon8GGddSUwr6lvhJMznyr3Q6JqcTRARQcM9ZnO3cSujsWKG7ooOOyoAVqFzCiXvxJZN
B1NfgaLrPHi+niAhHUFl6nDROJQlK2RvpoV51873qkh3F32ypv3byqJkcB5cTC3qzn4RzhRDK8NC
Xt/K/NsuD3PsW8cS+n3GHJ+MUtX0yDfEAKe0e6OEqPlK+i2FcezD7CW3r9/SNpMH/yxR/fGPRaSC
w8dpI7WxFLvcW8fK2LKrkRbIKZfxms9TWSKkgVmlKM2t5hFVBggG8O0fbr1lnyn7cKhtB7GsexUW
pygzdqttLUDcPGPhy5i09iZ2FuPznraslYaYKv00hfL7AXNlwjlp279CEko1gf8pHZljDde3QWmE
IubHZwer3h9cU/xjvoOyctzra35oqNJJTS7oEPgK0ucX+1tvMXZogRl9gggIzEEuoRYQu4iKoqE+
QKigUyT3EK4VyPujNZE+dXxWDDo5tnwPt44QO5B0D2QaJ47PWdq0Lu15u3eOFa7ZdMe1J07PspjT
Fpwlv2wOFgAAHirJpBmItCMLFMks83A9coZyyW8noTMrYAEhX+XEX4NHtY8vFHnZrODUQkt3R+ZR
buqwMt/1ImcYd9s0u8Mi1CM0u+ljEWBig2lf/LIEjW9fu6da22f9SZvbiurlTsuR1eMS2ySNpXvZ
mvCHkFDCmMB5mzQ7SGYtdfq4dYtfIKX+uBbPzhjUaQeVnHMiqy6cQtleWp0U8k+m5RcuGQtEEyUY
wofA24pxrJaXmQhdQ6/Bz0YoXAXBsx6w66SZs+XDbDaqpD0wx6/ZtmT/LV90wQMZzJ4NO408y06M
7rJ/QeCyegXX+SYnao4uKJdsXgVDZSffhmYyfr2UO+MRXh2URkBH+QVKn8IE4jtTZufdMJiXT09D
M6/z2gYPnOHpDpFIHlOmToVBycQcDUAAHA4T5fAf1H7suZ7TaJFrSEdMTCoZSsGRCIDmP4ma6uX+
u9jflqOeEcn5fuMhGZTTkJMqQ7F/UUiCJAYqwoxc0E2hYPdrP9Vq3PqLtTCCBZD6fOFwjfLlCWQD
LDIJknpZ8RqoSYipqBn2aaSJBnIl9i4DYO3WyV3Pad2gB4guYt2A6+cJlHUWEpjoFYqESp67AlXk
kEMCpgA7T62FGlOK/RQQpS48RUI4BFSXhO39rVbatgMuhAZCS5oavwvv6og1GF1W8N51cxkWH2iQ
iwok42RHd21diD3fusIHUlMIfpBDg39NzEUwUHrWZRl7nzZGMa32IU6TzQC5lLKG7u/EoeUumWUC
FIOCzzQBzuK7gcwlBEXSzOOPuiYptiyhbTb4X2ZfXfVSbMugk0EeUe+ZK7p/xB0E4TIsNmnti7VX
Rw/DWRb4hEuYKv6IETzSN+XMC10r88smZKZXfzFuMpTcnFjYVtFp1Byy1pFst65l3+MKJXrrI2M2
vlxzi8V80LYBHRHtm/uAbi4x4Z+xPVEL9XBkAro7bvT7hZ9ToSyOCMfqF35IRtcUCdfsvxwhnLh9
S9LWlPmEYqKGIdXYbd0vv7rELdHFg3z549Giqsyt5T50ppchh2GhN7N1odovYE7C6SHDafxQjwV3
jG+bhXtnNFS8+lSl322S0QHJT8IKyEUMjkVIdnOEFO+LE5qYdscykLox8JTGUQ4hE2/8eBQC7vAk
e58+Y2jP/sECYte7ALbvjZ5rGqofLcsZFCI2csrZQo5HhhauIybJ2sXRPvONwvMkPTci1t5YOStf
URpB2LRSo8N9pQ0cSeanVr2Ise4uOHgWQ83lNZEXuGKIpILPMtsSae074YgFEOsDQKEKYgxbEK2n
QFwZY0mgQHF9KUNihDwa/Bz0wwsF8bXWE9E4NO+KwaouWkpBw24oRxQWwh5OzEyRrvsvmBCqDBPh
KNB/uIvkj82LCa1+Csq4VB/nfFuZn6fJr4XLsHUuPqY0twmzBMDvvz08JOINtZgYlWYan5NrBFmJ
xwQSQ9/WekOrQNVJywpgMCKnoxq6M7lBarpijlQJ9MJlkbXOqbXp+t3dutVMcVSy2EWa/vlFoU2/
OA/gTl1H9GVE5A44qoH3zmPtTkNo2jKfIeGX6qns/j/xvxEHCLxJBWhPeSi54VgidsPNwEWQmOe8
8uQ6gDT3m+QMPD4zlabWHAZD8GAV8mdHl8q0smPgCC++hwnX5g3FwL6/xNKw1/l7LIAyN55ugJZB
MCFC5cNOIO7BxNH9OiPmS1NqZF8Ns6iwQHveUk+EWtPSyuN55K+XaAmQA3TxqC/gCIK9xrXTsdvX
DtAs/h4bFQZJdyhrKGaEwAEx4KkA1GI0t/yUG6tlP7sdE94XyVMaCGjtOVXoQG77XknzEhSD+6RF
kBAMVlYaI83HAZcZBoAt7+2h91jZWhsGwSxsbf1k7+b9ZEHiw8Z/1Y/M8oRXYzpDWdDh9QlidD8C
NH1Ykrf0qeQ/BmB50yx2PXJE+N159kcCIYsy40bKw9kJMJKbGAAiRCQ96JCVkex7Jn6cwEzPPdFY
wIz73NUM19HWd26XMEw9iSfBYYjXb2LGPfuPL0jb8V1XhNmx2N1bWInVgoVsl+yDNlKS9TE1HIg8
HiPeJSSeRy5gBbwrEb4mGXfTyur2yFQCIcYuhg63wGEc9EKPPMcjdqarIwGOad18DC9KXcaEAI66
RTC/YiGAPJAteqMJrfOSM0xwpi3cZyYJR/+yeuYMS/7KhFdTIDp451F5N8smvyD9zKGevr/oqHyY
od4C87mZr0eEb4rGMoz+bv/djJ3SpQEaXzUsjkYrUbfZGfhk41mEx/Sw3KoZDAe0/c0Xgq2yVcfZ
6DNMxw9IeZ2VSEg4wytiRlAX3dxFtozfR4H9nz3hXkTU/ChiqNE6SWEaeXbAkFcENNs9XaSCGln/
9leo92halJ+qvAB/cPQa9QzqvLvUTv0Hc2w4KOTB8eOLrFwaFk8ygX2Ksa/jdQYbiDRjoXmvTGze
T5/Qoxc2exVIR7HEbK/nlEYCQIkcw2Bye8d4OmqAf3nMVTKT3q1LTAFNP2oyMdcpmZYFRY242K0b
EZmYVwX4XGPBV6xhEnQpUuCbxw26pie6lEM1tBHnzcfgxrEaEOCDxRbHY1B2FtfAeCwtBpEvrcRt
vZgTxVyQzPEnEHIeKqlO1NI90lmFS5c50IlwCm6HKN63+rC1nd7lcem+8+YZumDoh2ImjbfezMfJ
XOzyFNQ7G2yyDdI1adRkBMJdx94RRpjvKM5RkrNk8CUBMbCPmb+Fhxvjk9Xc7UoovNUopOEMFVA8
3X27IdKa5v+hYQKDU+JoDgxlPKPFAJo//QEuZfz5pC4mNTEslcY6TCdEKZJ31k/VjpBle2FWEkBJ
zH97oEI8KWgtqN58cZNHVCitQnjbj7qLQrTufcyyRgGg+NvLONJJmpIew/zbhUJUf8raHnC0aJf+
3ePUrvTKOgMXu49EQWAz3Fmu3HUI8wiCituRK1dUqS+0b9Q6uwltRRDlTANjs77YOvtJVUEGzzSR
GqX4Ry/bR8f5kBJtUKa32LJz05B4+nvsRAq7qYj3qL2SzwkYalHxWyKXQil1/wPBx4iuaXW7EAea
SCnsaamJ+La1l1AXY+YtJXRNFFX6xNXk3waFa1cp1nZUIuGtOBvFnYGJKMT5hU67XVMW7uQy2G1d
E2YsavVSZCuBm77JlnEyaSlKO3+bDlNmFB4DrO+qeKK5oV50eO+tNbd/wbybtb9+AnP13GINNMBD
M80jvBYfx+Lbx93RLQGPDRJu/QUnfED03WkzFFrvHhVibosgM4V340nCbd9ZkiqZcP8pGdqL2uoN
N2j87l0XDS5hCDHFzmYaeczxuEThbmBikB0L0wpgw62bODYK8gAGwV5GMVpQ2rOj+bQNV3XBXCtZ
R3BS6bLLrkD6UUCLh6RgUjq1SSK4gl7tHLdjovaetUQPjVmVXtpegEbOMw0ODL3YLky+SIZzymDN
HVPkyhe0riyluRKJApVvoFydWlNNF8WHgicdO0eur9pZVp1+PV3DCvgkyE4YuE3Ib3riMmHBYlYB
BC6ChY6RyJ9u6gDZIKd7PwqSEAEgl3ItegLRMICSCDE4Umi5DR2v0xEZAEd/DP9N+O2SogMmnULn
PbWKUAWrvvOC3QaO+GNRHmki8sj910Wb3sR5+ie/9TANzqS+cqcooiVxw0cCk1sjzFZ3UmBiO5dJ
5M6BIIruH3Mn3K5AWasbdbGAyY3Uj49SdfflZ7k/tU19086wybRzk9+RfOvhajFd7cfT27oS9Ktb
DNsooQqh3LF//W1bb5JIjCmRS3yLf5WvbZi9Ie5ui6xsFZ50kStYdMBQH17CnVS2KQqNp/lVS7Xw
F4FjX5fajQKzQo82klggHwD/eNpD5AoisK0u1NOdMOIIpQePOx95bsITv3kmZd+Wk+DerwZiz0Bf
ac+SLo/ox164u6RnOoAtYyjaMUwlOy1zsR2rEfJRv22BWPx1bKUM+WNQ1Qb0QdUapFgDhl5dHJqu
rI1e1DwYk60wd3rCGbfibIk41rkYT9pDg6s/NnrnvXrn6hkjGbIfzFzcVXLNUYotOaW9WUPeN7k6
HWNkQrNCZjU2XgOZE57LHh4IEzYKX1AT/NBKJlqLcpPBWHGYzNHlP0gf5LowhiZ2JYrdyEta+8GA
wSrsZhcSpN8ABnadkPAuhGZktt0YuAyHYk0CsyE8KJeHR5NHk6RnXhKm7xvAH6iDOZiHc36tK2H1
R9ibh5Sr5txopHdWDwy+aIg99INbmDO0imzT+pOHzAuPv733imCXtWpSl/C6gUTTaPaJnL4ZAMRj
MelD3lmHYs/D8l2tLMOSXVpU+GJGGGbGoMVBt3X2CfdEhOSLP1nxXzi2kE23oEPnlvHd6rQ0MgbG
PvJGWDHbbj60g9j9oBHqnrJFbx90nQ/gpQY9CyEmOXGDD3nZcGhWBLtAbpzXzuDXQ6dDYwFQZF2e
oBLOrRvAb5GQXJim38TNSFWdVg96ozBQQa8KHpC5JpSUiayON1bFuIoQSPWb21XnB+WvxYU4m9sI
ISHPnXl2yLQA4uHwa4z4XjkNM1ZPC55eWC/fDsh+lw0+ys/uQL5myA7HaqSy7fEv69kll/ny9WN8
A+21XF7RSYEtcknSyA80L0bF9I1GRbKIQ6p76h71hb5tcJNBaDUMZ3wiaI7m5IMsHAjzdmso9C8F
X3ac045b1IOqh2zabTWxGp+jtBz+kSehlB5XK/r6vjhJQOZr6xBOQ5T7fQaNsFtiwm/+TX6Cl64a
ZAvhTyOUgiB1I8CdZVGeA4zqc2ReLgcQS1rapyNuwnnWcjqGk0D7N/75jyCu6l2nZ7Ks0Z69AdI/
xdOfVuQCK7g13TuKPqSzOiXUmw6qNuGLI0g8tULgGmfcs7pDV1Yh/ZnD1gy06fUVS+eq59UIVyYx
Rn4Mx30+hdMbY5j4pjWi0mvpnwvDAEi733+CSS9TNXBooLw72xwHe3m3diAkT79PcPo5AuLuGZ3o
pmVGmLWBhQoxICC65LhosDcE65LXVci8cgp7WjMi329WBNaAOYA/m0Hpj6DeLo7XQxX/3Nk2LOWA
zrxnQVBy8uM6tjKmgZMprkEL29bxwjSmNQYnQ351XZPWCzdafMMHLOWlrPJBoEGw4dHLK7UDZffD
fXJo/ZQBvqwPhgCQpzzp5CE1ikzEDA5fWlpH9VqNt83EWNCJ8itl2FQ1DDZ7AreHVFpno0Ncydix
9jBJGiOv6i7B1Jrm0WecS63gm/LHDBrH/IFwWg6Fl8ibi3ow3oa1ylH54BFylKI7u58pMsRN1fXI
M7wJuw+eLu8Eyyp0YhG90jdbUmscmAppJtEOVEHDAJ4tcu2xmJ7TMtKra98TsOm0OF9a7YoH65nV
7J9WbyqWsbERGHuYetmPii2XlXmijRCvHAjYw2ur1OuusW5eU1D4HgtSDCpkFlHN9SHzItcQtqam
6d0wh4rRMfHIRdWcWRDjBp116gQUgAi000KHi3+gL/k+RHw8LR13eVizyrDLapnVOXPxwLd3bYUm
B1I6fBVMOMg2Nasb1ylntto2U0ROLb9Ez232NOuRjydnkwsQ0AeFP6/x0FN/AchM62Im2WxYFOza
mVovr0yxleo5ZehYPKVJYyidPLkYNgKJ0pXNQiCne+lmS3jgY9E+LepE2NH9XMlXnmbCJEwHg1r2
E01a5izpg/rYtS3epGlbSMvxMwFz/0bhm9TpB6+20aQX0rT5x39CGs80QoyDW+RIItcdovTyNtmW
IjJBBk8EDdy95bohOinXFROxb9/ynZKziaWU1hnjUx/8kw2TRoMNfYOIE2SEdolvwRzOlYUwjhYn
KtcaH+2XSlAyoKpT5WCnGa4dWth1ZwiQeMSRnyvBMZsAqlYmS0NII/Z2z8unEpynLLhPWMfM1mMq
u8TZnza04k4hZPgcep7+tDk61EX5MRec996/CSJiuiYinMtWuN73H6aZhvzCvftoUoBb/YHoh8xl
n76E7ymSCYO7Rg+9UGiurcxpuMQrYRA6YiDyye9w9Q3tw2lDBObAArqs1Umnsm2rmSVM2vbfcaiN
Bhq6EUXT9e0uOSJrbjYkLOzOf3d3AfR7u6Rc96PjE/B282kWzKQkkM/Jf4aCea8vmsi+3KZGM5+E
/fUQ5Cg/HGm9CMlL2Eed5fGmUqd+AaAKq1dswNbs5H4r9ARGvqwSpCCgjlMehl7N6h/FueNwKgl/
TFZf0CFMRGIu9maVEduzrJ9NSY+PMpGn9gP6H2QTdwk55Ky6AdMYQv42xLVD/jgQiV4VlijbKNo8
l6ih0N9XGK4+XyeLfN1tfmfmbgB9rZ0pdaXMKNXKq7GaN8nl2V6h7AhAvTupvajByIOBQow2uCA0
8I47oPv6EVPk+fP4EZP1wfrxs97PRI0aUPEy59ftjmoAAhjk/e2QQNBTyf4upKRFR/MlkBFTGCIG
RfmN5JXIo6JJiURZaiF8P8B00K+x4znJTQX/B1710i5R4c22QPif9a1WoSgmHhrsoTqxzyWZfMLQ
B9ImaAczqwp2ubOGlAfU17R/5PZKAJtJzcdoZtBcvfDZ8Ojy2za/1tMcpwK03Dfn8CC3J8kRUSbK
ss0J1RnvMbltBXGqa55weg8Mg+/Ux+uvxbTLPEv2kUVX+UkhMQphkuaN5I1hv0KvwJ7fxL/MW/Tw
O6qwzZ2kv/qDs/oGGPv7Lkxm/g0EMFdJYBH/qqTnVZ4yJf2rZcz2qtB7/ncpeZ6p16IBOyh7uvzu
LAn0zNtQLC7BH+TLkgf2nBJL1zI+WrT8OFT+DCZJaLUAYHuANKQKmwjjBJ70ajW1x0KUMtIF6P5x
pUdJmygaq6ONh4tuc/9aBZ0nyCidIuoQeD/b4a4UhhKTas3v3wv5sqpyHw6fzhYlmanBdtbDk/eF
ZSGZLGhM8MryIpNtC8uOB3A2gUaf94o1to5Q+VbzE/0B01RxY+y4OoaR5pzcOLGSFc4tWSfAJMuN
d65S3Tuvlv/QlAlu7epXrXNQyOQDam+45mSOMjqNnSjr2JowqdSg4BMsnn3C26YTn9FX7IsPhYKJ
5XuNRs6PDvkjevaXJFSDF5W/4VYjvixVUUQoEDz7ciXtQsXmXIxjb/2bk7TN/Bt0Lx1YytW7zRWv
/1Xn8S9HiHIrAPietkLoky92Mda0P/aScLy4VMoYCqyI1Ae1mA8ZcteAwZSHCQfthALCjrGvuzjy
hsgzO7rQ5nnXYJRDhhmUO5Uq5mbkFkWPyFAjo5PhthdBLysCTW1Zu075wnTZ7oN80/pvIWJ7hpm3
iTzkB+xM5CbKbYT25FxJR+HFADWdIxBtKz3443INenuJwiwGpOdpeHGulaf92aK3kTw8RlPCMCaA
BmBiJj//ZEDF4qUWA+LnXMpnue8kLtBYDYL6n/x2AgYk7T5swGyhItjTlIT1PM1hPNIqTHvqqT7L
puk99j56bB10Te8Y9A7JDOphRwC77TNRwmJeqdqZFENhC5/wKWf7cvaJgb0s7lihxiaP7oU10eMB
viEzJOBplz0rs6oAdN2Z25LKPCkPLowO/UN7/kwQtxfqfmzXifUFnWNiKs7WG3BAS9F+6p/gEmFK
xT+ChaJWoMeHHmn2VDb3iXc0umVdVffys1zQuW2EJkesWQ4G4VVpCl4okoJnbogebHN8iSaXL7u+
c4eP/aKKNCpbFGLEhMzxmGA4RE7MprHUWmHxZfffTy/KXTLSbfyC661P0COeTUD2Wp4fpMBBClu5
oPiLvUIq3h7sTcJ2L47DdmCXw4n3CTeFDCNhDdtVmLG29W0e3TQs7TleeqfZQTxBQMh52Wgla1Z6
OdlPNy0s+nuwYaoJgZZYgHkcoOmn50VcAhc3wnodCHIgvasP8/AUMl44Of0EDIQeYkc7MhRuzdK8
EnsKRyJyYN+kxmWeVbAyWTqhvmDziy+kkDS6eBhK3A1/V23KwOc2GfMQ6EX1RaHTM5hzp63k65Cc
QcU8Ky6n5k2QY7KZP6Za8x2kWf+LA2G+Nx+GNUbqykrqadGn6lPBeXffL/upxAnhgj1nmsBCfLyd
w6NkRyF41bphuExAUQLqA+sCLK1KwbShKXTZa+DEOq4AfaI6tlLyXUAeVme7DEWl841LvqzQeYWA
CzTXjhdYAm4mhUICw3K0eazNPTKl2S2nOph2bESIJpAXmzfQ2mTYJy1Wc8fxCQiqKNu80dnzhjpP
5hqN2fWIbfsb2mOdAeOOffchaFj9xz0MUa6eA06F/ZlN91ZwFc9m30uXMlJkMYgTfCCpSxc2XY7/
eAUK/YnSTwFju7xtspZ7x6IFVu70xd851aUG8T4hbPVAYShqCk6nVh2C4UuBzi6dbSIZqQ9sy2xM
npCMVKImNIij+t7lp6SQobkOBHzzhX/yPgtCLYBqU8Ck5RRL8Zk5D6W1kPrxmIx0zcjklwRqGl4S
J+FvN+/6eIrlRajgvhsaZQyAvDu9FITxLOKIRBJampVJbcxS4XdV/Ojr1yOYfdbkr4vEZAZjSEIf
zFe5a64/u9CvJc6cnJ/XkIcS19ZTTOzf+d25EaD1jF6yNKC9Oq7NoNVKFw1n/T4CdJN9sH/ZKZzn
mv170+wxt6k5FgTXt76VJRxMdnA0e0ARScs638V1dTt7b/+BCjKGRPFOzDlq3tNzebbhTysTtwhP
ERZS+uIBF8E5Qy+cvExZeDGeysBuajd8WStv62cmyIGXIcqFML9smWTYZEdf/6SIYUz9M5yxdoH2
Ut/7CxIMOvGXqlkAWakmUuJGCP2qC+QIrD9HsC+zqHQqJ8anr2hlPENK321qYF3iaW0t17t3cLXO
yuQhU0Sgo0E6LeHeuiVnQ2+12LgsSPHm4Z/nfcsUrBobHthh5uBwc3y7RPZv1y/n1TZvXIu2Zutw
hITJz8eYhaaMsugc87cui6vKsaAGBQ223Ih2PH55jYNKdwlyZEc5wbIcGm2Lc0OzpSrisNUid9Zi
xoUIWMn4Vkw6V1w0aW3gjnnAAEJusbTzbL/u7I4MXUsXxre2CO5tznddDJ8wGB+6jCU11MrkHxfY
nKxKGEk9sgXqjdSep3EZxw4hmewM7w6Au51hVRHGK0dAbXe27tiGG9SRLddUTd/z4BOX761fV9as
B8bo087EJar6CjJXeOw9j+CCMgTyzZUoT/AN/vUvdPmuDz7/PC3JVH2Q95zEVwIZyeyCwG11hGln
AcGYwCh2phf6TQnwBgGU+9JnV0gUymsqeBiKmOnNwZvTPWTn2eeLPUEeM57OubfPETJ6SU0gq0KX
4GcGhuCSUUAem2YNm7N1y8dLA3pDtbHg6zlojBFMX8PCp3vRbnLOF0Sgq8eJ3dsAkqWunIJOW5TS
VwV/qQJUnHYVLq/Bh8IR6D21sCGMEz3+herFFTvDd1Zu1Xk/txGHVVDwGdkh9hvcUGlHk949eCDI
TuEMZsZiXRo0UnZRoE6GielUBG98Pc8NlJplW5irgwJFYhnGyWcjUivpFV28RTv1LON2uMalPQvK
CxMK2I/UtOFUj2Nr+Zxd+Nj/HBH+155J4EwLEbkxvm5U7l0YG1n5MJKDb6J5Sok7FL2P2rQ0jQ87
QelOMaetjS1lzuWMuV/z4q3aq6AmuPEUk1DxuTbEp3KYi0sHdEi9NOVtSsDrsGzgDjwPVh7WEMzu
qCgIPqQJo8oTj0p1ztokWXb6O7muH4cwRx5SlgZf2OabJEqC1YAr1TWGNhjwt90IljCHNSj4G4Br
I1/s72U2vqYQMuUAyLJrc7+8/SaLiTMhsc5CsuTTLUpM7Z29UFQptPWYAUaGxR8Atw5T6+o5fndq
6ZaqnBsIOkZG2Fqib7MmssUd5EOqUpLkMtcrrJ/LjASWYVNgGbWsJGUq9SN6lDqyDGgyAP2/j8CG
aTaboAaC4s8c5JQ/r5RIkN1g6xr0NsXBlW7jj9KVPaZKkLTVYHJ8aP9KCoI1fsgGkbpLngSID75i
JBGaNlviV+P8Lv5lBr0DHDoB/wZuK1JERqj+r/hYiSdWqRgV2APIRmCzY5URGMQAprGOur2vJKAv
7W3VhFyE+CDKRKJtkqJ0IiQgSQMruVEZ9ZU4k27axpr0ObYBf7WSBahdRqTktt55Bylt+Y1Rmbmt
XYxU/V/64UZehxirTc/QviUv5DxMLhHX8GdRoWdQ1R669PjdFxlg/3wu/blNegNwx9JJDqo7gq4E
5/xuouXgcThMjNhgRPrxomiw4eBKa+fm+RhqG+iZbpqA3AUMhI74SJ6VZjLofoHfWNmqn5iIf2vG
wSw9++Ka9jLS2ls8EiqO78YsKOrb0cRMxTYIdR+lRqoj7JLHRXBu1QPR2tWAz1BkySMVNTZo37OE
xAxaN8pooUX1qeeU9RL+XzCCS5a4Sik0q+b4EmU2oL2brh+twuIftSvooTpcu0ml4WijvVO5ZKrn
M3MfHhEFw/pruar3HJhiJugTdksas0tNbKITdWOR5iFig/0ccLFe/AG5L9ikkspqu5Gi9AanUWwk
CwfSVay0pJhXmh6r+91vrNUQWIDLpS2u+CzsycGTe2ghji0BQaKXp2ojciHKbXHfiZjTY9dgE0te
NL1EQpYlOFhRnopSMTahhOITZ8dnmowHRKMFSZ9TZ+RhfAv8KVqQwf/pDVnUbEkk38bxPkAYxs+W
bd5LuptkzVRQAJqHnFALa/XTiCgdKtzwUL47znVZAG1nuTJWqt2lZKK0wKSR07mmrMRCYSARy4Td
/8b6woZ376ZXOhZrE0ULipP1BxEmI/2nZFtNRhDoXQB85rX3TnO9q/A/hr5BrCzPFHU3OXyx4+Fq
5H5qB1iDz3mvM3Tvwz/7fm8DpPpwRY1WXkRKPVDDn5Ck6M5U3rX6GyfNqZ/8TNDRyPaSm4aQ9Edi
BYKZDeejB1kWVVvuBNEmgIK4Bk39U22huYoymuLFyYnsTWtP7K10ZzcdOxgXwG9z6xvRuS80+wA6
nVWYLYi7vmTNOijh4/y57LhskVPa+GruoocQDIewZSnHNVTkuPqJkoxzkgu+GkbTE1U5GeOxHNtp
OLvy2+96rZg6ExHkt7r+9MCxt8IW/R+o+cD5bqaoRjiEEPXwFMqNy0pQQLCSeCR4RkIJdcOfird6
uaktZ32cJQVYQWe9zOnYUxVJ1haFvDtEdEcsy49Y7lZbckJ7Bdx2vwfuiKB9Zv06TEJde/AjlxwQ
dTiFY8Bgrtg4PQydx+l38VG1FI1FWORTE0tgQD35PB76FS2kiudoCjwtZb7uQEQwGVrx+5T6N1VO
71Mi+Uu78dtc/9uD7ofSXVT0ZP+lCYR2F0PvM+uwnKkVRMhD44+YOBMa0W1ZQTgaErLa12lu3gjs
B/E9+OuWK3D1cQ6vxKMOujdB1w1/XG/r6rIGKRwY8UuiN0lWAN6eD27YLv+rnXSCgzSjo+HWH6sE
ph7LT/jv+LhwTTqqTQwZOS08VaP739w7soQIU4cl9RHFSZAe86RvmjiAwm2K/Ee2uINvCi4ZiJ6u
vEcb3e/nFs4fc0LRBw4VAEfwuvgOWMAnIweILKvTztKeLsim9/yS5OqY3naxsThTp6rEhF/QcTJf
CwQyic3FMLZ0THS8/zhwF25YV3AgH2WS45FA0qHKAcTuPlEvli5sApCJZj57yCJjY7lXAqoHONs9
+pjjSduyofv5AyZj72pV3r3yqe1YSQU7bfCgrAlyFGhSJFnl5np9rqE0kf494Wv6yln9Ql3a781P
PqJnRFBUG50cfOeHGxjbixgbsGL+dGu3UdRaN3ajjN4KihEBDVwqBB4FBhoy3jEea7bjUwLoaGAd
BuWi+DX7GyvcVc68oh4492V2kO84t8X7CRuMDNbKdvcxWZu1te6CrCDNi/a4h6sAURlUu97YxWYe
leP/KUHc1HPOn+u9nubj14eJ3J2wmvTOYcJ2H7er9nIslqqefja9CT/DrLUHb2MldajmGdzsx4pB
DGc6LDMac5HjwI8FgTH8t7zj9xilfxxmYc1waJQmcslT9VXj+n6fzKAgpmLqMI8tAtNUWGXeYgvF
AHXvgk8tWBAAZzouBILoG5wV1bzOM8mhahpGC6DYrQsMXIoABv/8txbk8RF1iguN8ejO0OluBp44
z0jn+k9f+Kmj0OX/4dXUNZqenf9rt8VtS/i4uiAGBhWi+PadHDcxsBFEc0RvA9FSevkQu1wsum4c
UcfcXqPxB3R+ajXIr4pXX/4VhMx4L6mnJutGeMbnxhRApa+P8AxuBfZ02GRYixk3GcAxl7nvVbs/
Gx/z9fPPUf9YMSLstp/B0jj7gE3csw8Ic3+r63O0rX8tfpKlFUIqNMXk+6QhbI7PZ25ktlXKM5uX
Eh7g/niEADivrCzHjmr2UrEtmF4D1OzlExM698upvdvqzfFgHvuFjPQ9yiXbF0Dx7tsla6jISMsu
pfyWhu/CkoGFdM1CIn6lCiQMdoPI73xaRkqwZd3PuepVzQ1Cii/pLmBRFw62yNkiwakD0CkGOd/k
KeCmltA7j2AtHA4bYNIgHVRzf7UTgXrtqOcCet88+2YKttGqlpmnV6eEEPT7bNOPo2FKv3lguLFJ
BVesGwPN0rVtU2YqUi1ya8DjDnVMgeOT8gKmPpwqxuqVs1IMjUx/cVO5LMKF2GJpeb10wSMhLt8n
fOv1Hn1KvrxMW6RyvBNq073rD9axwFFJTxsh8b2Qcrw/iG0FLmGdeQttfqoBcZnT7tBXyZrawZwd
BLrmca3EVWnMLWeWJEJopPXUat8FlfXr0M7tThojSp52gKKZYaytLOJ3M4Uzw6/mdUevj/uqFXQf
zwflwbd88/KcBhNqZw7AevJ1Hhwlq0D64x+6NlkY0DQUZ+hScDJyQzrP17cj9xHiO6/y5ICMwbQk
SpUFqkt9sU/yqzziM9QsTINlRH0VP8DSUU/UFVFahn4evmIETsgHAbaWnNEV6m4tF5zSYiEB0pgL
TGXVAhMTokYo4i8tUkevGPu7Q28n8dswcIGx/jhvFe8IO6QgRpR3JI3QVM4X9+A5JpY27H+tlbPM
CGJ98ZQSoeybbI4j+Ye+japq9BhETS5vT+W0irfBoHZX9cIE94nJjthfSHA1ZwvYPNFsM2aoDbdE
+Kd625SyVPUazEzs9z9mPtb/5PRLbDfv5d2AkMoWi9UZ/QoQWgr6WY6HpwCB3JbjFVa1dvYq3AV/
ILkl7+nDj3VaUoswe+TgJ+5PT3RHcBiITNwLF5OOuDnDPJI9rTXnl/iUgE/CsRL8cqGnHS/qbCLH
kLzga1q0KK8sumQElxG9DtKSbgnazX+DwMtaYAIHVPN15q12WXoGHu1iHrfrOKHGkg7Sym6NwhXt
MbuPxKgSpq7b/5J8sxkeEazBS7eIss8NqqCzXpGCHZ1zxJy7P/ZrMb1UJcObyqBqhzLM4E/aL9uP
m05pW3nCCkUVtEE/B1Hqhp2bMlGTblbmsfa8p+zW46rdDzXAFfYXEjBNknkkLY/bVId+GjRmiZFz
krwT1DWOSQ8TIGl7UOmiVM24MklU3vhhELeZ4a/uMlNA8hxwhY9ovxbky1OQ8iIJtKFrBpsNMmOZ
gwlw6iPoOe0vIpPh7J21FN+uRqx7iqN61Vx6pLSvIgtWv0p2tBroYx0VEQ+ZtLqyVS+I+umSfoxq
XB+RV7navkTKu4AgL979qFFxCIeNFcnB8KBnOp1aaHhA5WnlvBbcxgBPz+23hDHiOCJUWrb2xtQZ
M7uynAWUUcKmCSoPuYnEJlZ9HM8jUkOfaxAeGE7Vnx7TPHhmT0tqqhRqUR2YFVwBZEvKBKIciwtw
FN0HlQio1VTvmvOqPfg9pWw1qklJSY6XXq2X3Vtklq4x2gjw5axHGFa3W+utUHKhuTUz8vdM5U7A
IQP8NkAqhhshGN6hALe3YZwelbxVyglD/9jGcbVY4E86yYd9LRozY45+mUOnywswx8IAG+Y+nx3X
nk8Pbya74gh6O/I0izydwqrYZt4f6cXvmU5AOW8GzVg1ZadT+XOUz3tcl3hbsDB6iNLCubrS5EFF
B0nx2pgSa9VYsLBRF8w2KnisOQbLQlo8rc7H8xtP82u9bmT5Na7NXHFva7XMA35JW03pQ0UV6yzP
qpW2oGEM9GmB4Tz+JoV0qYX8VW+RFkktVUMslHOMJuzqiMzBlKf0Dt3EIsPkpjtxtXBRN6JuJHuz
HWBm3p1yhvW63EtSjruqsHTkolrOxCxqTSLom8j9OuV7so7gMjS19yQxiHsqTKRljeduBg2KCA3t
GbHtDWaRi0DXJxGrONfFWwOpzHUGcmbLRDvF/ksOzzjeSnC8mbHVlawRfuZ8PmwTN3LXmBCn/K70
BdL+JMm+O3SrFoK87KM0bGoFETNo7NlYXvKzob0VloQzm7HR7bQiGQh+PFjNP4NoW7UBEX4K2PpQ
YbxlXEyR7+jeAULeuVV9/KAmPHhmfV6qq3DnlvYGwSeRhUgPUdThzoM92ZCxShFmHDLP6r3xRVp4
Sbk4VUS5yL2cHTfHQNbGDzPRp7Qzd7Elj9fIeULeDIy4c0elr7WUNgiKJnI3e2UvboyGiH2paXrt
st1AGU/88HoDoUusdPQ1lBDK8by4CVNNvLmfrE0v+W1iCSGu4IEQ4F+HvBPau9JDuTA+JjwgA4UC
o1jLA9L/gfbhkq6RLLwvQ1TBVW/NnTDzsBRB2txXLFe3YJO+GQJ63sTZyw3RL5DleHGT2ep9W1Wt
lmlkWLFQFP8VrBEmaQ0PfuaJBi3Uihjm8uhcBLSnC9xDCvzr7c6NMcHnl94WyZCM7EMzyIJtQrw9
GrCMY7tWLh1jiCdJZo35ofgJC7xPQHOqh1LRAtoVTODXQu/fkKiymeZjkW60oFUNFb+F5SgkXnER
4ZJYs/4cQqjq4U71WnT0AQgDBcc73qzx+gCWoqAjovkUtHNkp+enuZrUeaogoWKKbwyle1Hcfzev
2NrYwRnBqSDCZR3k1rr1nMYTfUXmRtVCxW4JMlGKJezkGMRoy+7gDESYSW1QTXU5ecVvWQnbVgtT
l5g5jR0MQDsOca8F5LmDdC71DBFXsbGz0eJghssIzSGSK/xV2cgr7UQukaeQIIH1ViIoLwJTjICt
2v2Kx4bJqukEKhh/1Vk7Cdg4O1ZJDsuqWNYKWomAe513QaSGEDDJXUOyjrmDMXaCo10k9vVQbaKW
uiutHRr4F5EMl9XfKNLfd/aM7AV1ZwdMIapeFLDgMdQo/oFiIEBqUP85Unu/iLqDcdDcIsIhiwqV
DbDLjCtpoeUfrn/ekXdjiCFzosTuXJTM5cxKonrKKbYDQDG2jteO5GbXmWwvMPRfBAs/S6pcj6nS
EFB74znLPdTEfs4RVxm5YHLwoQKpO9K2yIvq6Hj08x5ZhTuKyp4nElI6jcV3rptXGs+B6f2JVDpD
ksP6Wxl9GaZ9TKZxKj2wIO1r8tUPP8yTIjaFKUZq4CnA/8af1W5itvTHYNT5c7C4WorxRP35bVrF
2v/e56henmFG3GQtcuTtAZToemkH14bgjm5hbotieuxfHxhTcGcEow9pJNq9flPxTtuUups0e3AN
z17Xu6alZ+rY1EhMNuNoIfGVszcfWFBWO4E6sWtKgyA+ZyO6+kPVz1Y3pBhgmGsChpybD0Ixygch
GSGoaSFYKSFe6jBsZ5QLFIKMX4tFrb8tkbP2vqQXp/yOH4xh5V+m5QlZErw59yjY7T5QbkwHj7Rr
KZEMEuIlXjLcNvpvypja2o8dLmtIEKxnElf/iQiqbqIsKK+Usr51EPoFlb0/9yeMQEnlYBM61Bcd
aMEGm4SO6DqkvyCJMEfzwDgDpj3Eltk/Z9CvENotou9qTzcVskmp1rbxc70P7/+IhM1Ptd2kk3oV
N5WvXApeuK8PuYVrCLsCIEVXeBBuulkvAsmM9bTjiFu1t8YIRVnsKROAalacjve2B4gLs3EfayV/
L6LVq3chiXCIPNBeZt9xVfY7pTdVig+byRLOoC2J7Dd3iNmKCe9C6UGBly7/xprHjnBQUGJWcLCi
L/yD7vsK4PzkYKgCNG9780jk8bGyG048/2J02qmpQ3NqZxH2+aDeSuhkntjOu6oyNQEnbnx0zbZf
40dRsF+kDMiXnDwH1oMxvjvYEol3jcVUpgFyGLbW1Cw8ja7rEkFnCUfnesSHR/xuS//kvcefwq/m
n2j5dLcpQVBqcst/+4lobyLVnrfnLYFK0mFVaGfLXi1mKqiwpkfsDZFT+L2fAIhtTtFvDbvRTu/9
v3zek07rBJ3QzdYRJjuOMTN6H3rY8KrPAUKemNryxtjuK5F3tkhtCCAcm0sWWpFOlVsyzxhhvl82
BbODXDbbvDUkt1csfU6796Ci99aeSnrvkFV11ZvqvTdSydaBTkCcD3LM5nQDAF8ldaO5zVRlnrjB
ELcXE5zik/YQpJIiNa+l20gQuWsB8IFfjdo1yLiaBU0LH2gM+mXKEVZ2ykU8K2NeSfTIaXxlRlJ1
U3QGN42fg3T3ip5qzPphAJkeUE2NVzcmcpVOuigKtP71jf7PPKPSEMRDgeUm0Fg1p36mRmLIW73v
uZK/RZnNbYkfTkeYsQKoVmUICkSrr8x73blhxRq0oypXKaD3vXHRxaGsCVgz83uC25aRtl0Khpko
FGg+Uhb4Po4cbq8uObrDb2/Ziuhmvco9UatiurrHggBDcCDvW+JmCQr25KgUpjOfh4FnDkSHY0r6
H6jIbLz16eOaNk5Iur1BpJDRadWaI9gt3KM8G8VgS/x/A1UUowwFQt8cMBPDdO1S75eVcHD9Srsz
yPq7VeqO9V4Vuw3oYABqmJTbC1auMC3uG5FNpjQGmZg9edFu9AApWUpHwobe3vZR1vffp3jm5k8I
Rlrc6VtazwPl4zp2Kesqnrl5mm1axhN8I70npGCPuzi4+9N2EX9nrX0nRhvfLVSm39H5+TZVf/E/
6gTXu76uaXPfrh4KUM7bHqKRyNliFKGH4JuCl9xaFTcx7fKKN3ALE+kbfeELh2cV+DPJhQsUUTJO
XbHVjWem5QFiDXAZGxmXU9NzO4Kp3xFte+2OFEEiyh6m8jWhBUcGeNt+XWByFfw4UXALZZL97I/9
MKadzpx9ss8ZiP6rVows5GMFY/ydmqlpNf7/fBInwWwCvXoJZPYM1czQSzT25Zcr1LX9UhkZwcFA
E16n9LsFndxQfWqpnUKmTiP8UKrmy3ZkUEvjuAaiMZ4+wPKMkyeMa7xNmhZr0f8X/3wNHrgqeeiQ
xaWrPSolePUMXAo9Vi3hiqxVqvuE5n0XTb275x30k/G4xIVmpvQWjXHU8kqS8oxO63xrS+COJ8Ek
5bMt3DwpHbJQuO2PSnldWL1IsXxcDXv/CxC+ldh7xs7RyAATiGeeZk5wZ+QK1RyRMD/gKxah5lX7
1hrgFnBba5kAMAJxIJWBh8YWrtwyYd2lkm558zq02oqLOPYkf00bf2WzjiO59/pKIZrRCtuM+go/
+qj0ybLkC5yOhjkYbvb5cozglB6ThFdlbBErn2srdxPhg0reLco+gBcUZK9t+3EdMy+pW8cJasbU
6GA+eV9NxEkFsc4UkmB/viV9fkzqyRNsEmExRxgYm8ZOjBpO0nZnIHBju2sOLEuHzeJCiYV57uGl
JB3EU4HSXG0wRNN9sVoZ3ODMlwA6nva9/ayfX5ZpkMLzmgxae11eNX0TKWTL339wKT93iDJKB7zj
ioiP4VYYZPrWYDUtl2hskU/Qj7cz5VdgDCPKKDSpGIHRI7Jxe6c9Ld/EAmdGYVYx6KgXoWgTDIc7
LIQUuSB8j4MhJ1REJgNuAZRZjaMdFwTQ0GLUnhFN5vTXf1yWGiu3Ss5fME7PFG/kRaTuSP6XBbSK
48Ww86spoJpt5/pNcFFFisITPUxqPH81y2iYRP12W08eIxOuCE9126nC2SlxydGgi4BYugDC/9k5
k3xwtHnzOe/KSTUUNP9FIXMYAewKVQIxrHg+J8rDCioXmEOmzxgV26jnpxO13VcFSYgMp/Ij71FP
PzuRv2YF4oZ3X8t0/mGPftpQ3ls7sGW34EUJ/1eTT54xqF82TX6DWK14/oqEVGDv5cSgIrmGmuuv
TB1c6vI1dydpb8ZFEiNk2TVANN90LCKZ//OAyTAlhw1iKf1Y5DR+YtuL62Utec7rljgKDrlBlXbD
N3Pfx0omU692H072j/xZq0Nbr7vq7YmdDSjmfvokbTM/ZtlzNOAz+B5cpyNpylBuoKEHlBx1Iqk5
F74O9/4M8gT5N5dQynSd+ZPxty1XBcf7NW+LREaE5h4hMkONZZBkrOWVOq68g4N81VgsLDvdDvNM
HWeanrUiVPPJgVq0VB+cFA8QQhmiczHF35paY4OeoS34Lzyfj0+DfC7kP38+uUfL+adI4asa7aLv
Bi+Lo8BJfsKZaUA/EN/CNVNKind7FGPwbNeFEv+uw3StY1FaMv5QFDQESaFfjQcQV+v6qBQ1ZuvN
ULPFZ7S5miCfL5/nDaMcBS1M8v2/X0spMJYDSGFuPbtAcw1ywxu/iUaBAj8SOHvYt4jFStcOkU5s
aEvQtpi5Qg1nghT3TwGtF98Yz4CaI3/9wzoS2OIk4ligSADGYZPe4L/IPND4aKr1NASar3JshJj0
qnU/O47/kiMwNL0vd3Jcuu0FkyMvL+JjTdOJdz7fv2/AU1Hdm+gmUK3PLV65fJ2+RxLf4FxUolYH
T59Rfws4r9FLBuN1D9p4RrQRF/qVIUbjNSS1fbve6GdY0JsgZkCF8pam1WizE27+bcpE+nMGqUVx
AjenKvbKu1rLDK4NLsccSISYq19FhLpZgKdYQUHPJj+mqFWnWAsqiwsXoN9e//j3lESacrRPsCYb
Z6/2CsGmvi6N7LTEYHTe/z0RCuOVFg6fi6MnegolY8cElLMf88vMjSboxRN/yiB3o6uUePb0Y1l+
aVxZRt1h4JLz/6TamKslur8AqCFQIxZab8GtO56jbsh7SOVXkmS9TbIEoeq0oIZ2apUkGe0WHBSR
o+8y1NDraxGtuB5MKcbJ+hCUeLLLE/SS/qXzaPGSI83wAzA7GzQgd1N8kDiQt1mR9hFoXoYH8iE2
upxwqupigjDywli0Kbtq6aWe51xoknRMqvqcJg0PO1q0iUcZnS3SHvprW67gBj7MLWuOgRtY1AXf
pri6ia6MfHCr5ATPzNrtFewbI4lrWrrFBPZgVZNH+FmcThxq8VUF61ESAWIXW9QkqYMN86tDBJZK
HjdrK8PV1wygHe6qd9XGZmWr9YCzpWRM85Uqv3Nb7n2KbuJ8QAqmEgBttRXroC/jRtbKdoGTJe01
jj894vcpBvsFmGf4V3lCMDWSb55lkWcT2+vWHI3W0xDyRtBsbxuEcyIesyDBIO9RLFpxSSVh2ebT
8oxDQ9dVkBb/XBA9oFWTYJoAjdlsOEmx7W1TYnGPjoLq8KmOZw8pRbI1qG5D5EuX8jYEmf1AJ8Sm
SeSL6Zrlw2ncvJa5fHuxpr/eMAQ4TUGPp5DUs/kIYhMP0WUyrXhmgDML/koPkIuf31tW1q2C4yoi
3mUdsU2C/BY4vZFplRqVU47o47xqKy1YTt+n8lXOdbUfu1GBm0XiR7UTfNEZw9xeiwUhfWqzpQW3
YvddOI1xLrc4xXDpdBE/E81Jbtsm6mAG22AYAZI7i7LOkic/zid3Iabwr9K+oX5sMQ0kOaBda/3N
CDiJRo0kWGRYo4a05PDjR8zO69M2iKsyP5MW+EHDCsHwp4JP4tQMhkBE98MNcPt9mXumq/OHc/qr
SWhhvDXtPl1vPFAvkYKIIjJNo25zDGMgcYSyxp4W7lxKA09J/LFE6R/oV4wie7DVyKx7zK4QXTGg
TTkTd8G8lCK1ql41r8pQ4/seRZyyuwNeNJ8Ot9knppdv+K37G8cAdL1WM4VuR4p4y7lAjoWVyvQ6
9hwyG3xRwxFTaKHN9zdYoB5QMxhkLdh4w7zVR4X380Y04c0kxvhZrNoOd/TRxR3JfB2gSDUZq9ZY
qNB4lLcY4n948juofhbUmhf3/niuYoGLosrcnD/gB3EsDPykXomYommRNDBk7CZgMvsDUpCJ68pU
9fGlikCPOYUP2/jkVh+OppJ1AqFPfSFZSpVAJKZItbHJMIOZhpFGxumVmarMyLbTIebDxIbcBz6z
U6w2P6vC1nq/P/a1HMYD2chx61/1jWkdlIxjXr86vt604rCuy4EcI4TUoR5a4Pibqz0dfTMP42lA
mB1x0B1SNZkMKSAsXGigwjp7gbA0MjTcWX5sV82vjF/+1kyjtjvpU576n/eBRDivaTlBB/T9/r25
nrAPwOclVZTJ8Yts1wtvsYW3zASD67eLpSrkLyvtISnyplMlfaGWQMj4RsZjrN5kLUa1tmIq3WzF
v2mLsFw+Yi1isodImIvepxPNC23qTtcGp8dwTn32xEZIYXBwIRqznXZfNmtac1mDhkG+kNxGVVwM
oTnjR9+jCI9kSzkAHGM858DMiXVfphlf+o3FO2dLAQ+S1IZkmB/MXZanQ+ehSFbw7QWqNdrA1GRk
hM8nNKwDJL1zUyvJxdMMWUH4BSKlztbrpb4BddyzRU3Zmyn65f4hw5siJ65K+Grw6oZ6MeGce+nP
9V6x1Pu2uadGMRbx/Bo3eHtwarZBKtsTgvHSaoV6D7uAiGjJNYpzxDsoMNgBTXLOjcPKGPi89Y4e
dDMChudoVeeJTdR2DGN01Q0NbgQNKilGwstZ5Ped5i2ib1Y6/VNqi6cSvGsmRnY7oP9RJ8eB52ak
DT1voNZ19VPEe9qoXR43eVQl8AUYvLy1bRZaMeR8ZQ51OZPgmlI2HEJBo+1GpXOBMgsaIHNoGsU+
d0LX4Oi9yEOVMYALGySc9ZBQqQ8f3a/N/Pef3/vaNHQBY4Yv+NgmF9ty4iUzicbEyowUdYEAcTpv
JkKB+neXXMhNHf5u4DjHSqjElLG/XYhQPk0kLGIHtuDw4rKh7VPdOH8/O2t50J6A/eheB7GdAuP/
s5gixg+4YFeDkOThM40AMGcXnyQJqhlS5vIaRwmpKi/OdH4G4X4YsSaWG5Fo6cKfjuv3z7Ixu8IY
HrgV9QOtbuxIOV5Z/6kWpucn3A+x9sp7ZH4t/FEGAOBWtqXMawQDUi73EzfWlUWZuR5XPErztFnJ
GmlC2ANDZP0xR6pfQEnXIH06FYDfY44rlT5FdTK97LIm6RhtxR15t0wNoZWSZw4NkN0wPwXAuF4u
DvQ/kSxH7znS247CuhwCuMyk17ymcQS7z2Ud3UTp9Q6XWlu57mdJfcR3GvDgs49ZO1iCXqFmtugX
yagHkDdcXux2Im3O4oIaR92r2dKN0w2Jg3SQSeyzuLhjZaop5tV1Sw8vc8xQJAQ5IbzlyQdnRRR+
wfIzv6LQjsh++R9UdYSLjGNsSyjfBo5ivNf+C93YNrgHNIAmfFLgEXH5bGPfyh8XjsPXLDdL3r2t
Yqe94EpnYnJF6JDc2zfIWLYizv1ZjFQBBnuFO+N17D0yY+xbCrw5/ZdJJjqLLEeTVcP3dwHOhXiB
KOFlTzjvEyE84uJNkNfViIVXwYkMFs99VTdqQXX2HaDBJWUztT5YCayv/KwHxZvztVBoBi/U0eLy
p4yhRESb9xEE4QLCJi0GYrqk7awnnQgvKoeWJ6bU3qOf4GnkgBNHD760ZIhY4e4LLFCQDGnlopoh
43b61/oJYovitXTGWN/EN5+7Ali0ImaXdPdiw7u0kYQPSxN32C1Erw7IqlqFDpC7AxBBkubutVXS
tXjN2xK2g2grTA+zrmWpo76ESLeiK/b+DJuEi18Q9O3YETa4+2JMrRO9Y3KNqRv8lMhqES8xEoH1
Mji8PqJxPUFsCKCs3566w8sI8V4HGIqMV/C6ZRJkE6y8GIr5OUXLfXrrFTW49aFyjhq6iZB5Aax3
K6N3JDCFlvFBMc5R9nyTHr+ShHG6CRw8VcoEvXz39cqX+pB/pn1KBlVcIQchZ94gYKQ9w3lICIzm
DTiJXh3Nyu0pNfwGBw6fU7Tmyj1pIUH4THJXOgk4NfkqK9oKeqxhbet4tw/5izdClHIHYPHIIohS
cr8iPgZNudhcvftWAzEZfgam2Q7YYcPMxxlgZrRKy26ZnVc98HRK0luqlYsti6vE7DIkdA1ROHj2
1ipKSu0wsGfPwNQNIXSCZWrM7jruTvKPCotP9C3q2VQw03pSH4NgM39vcoDczPNkidk+A/OtKE9O
Z2mgVS298/D0Gh/5yO94wQeP1hQJ+U0tMmbK4r7OAyADzKFoVXbaAFA0LQCbGyMFrVAg4fTocVgJ
Q5PR+qIgJtlwOtZfRix/i03iE3y9mcHvkEag3X4iWP3w5xAgV2u/UvOpf1zFah9uK0ianltCKHca
tby5SuUgSgwZZKysUd0l7pL+yPmJuMpYM0OZVz+XvOUifgBlXH/sGiTW6tHi1EQhhRXoUJTE/rzX
1BGslIrgrtiCtvdAEPqqPZScE9xtzvq7n7tF9XM1D60rKvGPAhfEogO0Jb4WNlpJ920DCYyev1/M
39iXoiLrYXM4F4qG5STmZys9LRQQ9uQT1av3NSok5GhuX2tz95jPp7Mji0FV8RjKS/MBRxlzzf/+
kAgAUd/vTDNtf8GNMW6R13W3An9HwPigwUtuarfzlpjYWkviSGEl59UeKiobtRIGMts0084+vBB5
s/QF2rP1HOVxA4DcsecaAegPpm+n4XVogy+cMQwFlu6hyZ6JuFNf90YAbxOvy6sLpysdAiYPqklE
Xtx2goou6DRF++rFemgnB3XTIc63BiMgKmGyEON8RaaAEYpNoW0rG6PcTJ8lsFK9NTY/AmGq049I
ivLS+RgMzOLcw/lvr+JxB6KPAC3+PB07P/PXEYSrurFU4hMrHLh8NCwLjwPXliWHzfxib25xhGZv
Q9qATro3ZMxdc6uG1ni70oVY90PmHmkC+EBkPPn1is5jAr5W8d7x7PgNPrj0IJhN0p1yKB8XERSt
ZMEs1yPCVEZiMgpbL7W57tmHSYa2gZMWyZonO0FbXy19QB7/IkWS9Plch4V3igwwtKHcKOVTGIi6
QEnZ6qiOSaKS0aJ/3ULSDgiWLgm8XhmBTjFsCYNcWhlsUOpoLrepJFJzHf/dmDJRF0Tz6WK+8xO9
y8At/ZvZUW1FVdch0lMld/YSxnd9Y5Wba3jGGUfwy9FzesNAa0ymhX0wAkLmfj/uV2O0DgnLwgSL
MCOFENglwznB9xhi5fuMiNOdwTBWb9FSEZdkk9kEwgbNO8/n1rSC5ahgW7b5nUxIEFXBilP9Vlff
j62WcTaWODf/ZnId0aUXBzjfJCLetSatZGDRAANIeEcXAu+mN3ZgKLbV/3X2btxzcfS7sNOZnBYs
zub+RMmhItxI8C2wVnj67kW9o88JJddGj8n+TFWL8z1nuwbUUmCiD4w9Qx6F179IiDzzeNpeVrcM
NKHLDU3+dBeRrRpzRewyS1sgqdwaGra4ND4myeGRKknBmnVtJddXS4I40Tq64T52+zKLdyYIJQuF
dfwUYoGVGwqEr1zumr8wa/hUE4IgeMsAjYY3+PqF898/+gBF10X0rTYuOCVs5vRK6+qy6mdK++B9
UegZSTDNFiUe/biwH066ER6eaZDFCzQCxW7xCYZNI6qtCquStQ3qtpVbg24m10Z3olq0+xym+0gf
CB4d2vQH7D4kbEm51vZEwLjrlkGT4A1zpw2Rd3zugWWbMncO1i4S2eZvHVTQf3Rsx/7oKyM6fCok
tNPuGs1h2P0clRR3FRSUgzuENYQxEKEh0iuTCHahT8C4meaox240OmPxdXAbhomDPzVH8eAtLLWf
ngbwSVTb7CWN+ErF9Y2AEVnjfLq+gtT2/TzJkfcLJbsqUTaGlXDcq23etc5EfpfU8papVYMAlZIR
ZxOrmp3dnDHw9AVkNdaZr2x+yk+x/Qksrauc5bUcS1JeVAlCj1kSIU9LQZ5UqrL4sgQItmwj2L88
fmLnkiyQMjzF8IJuwPITKotwIOCaJZ/m9OvEVWYFllnOGrn0GSdE/nNeS5cHAED1TqFBfEE0Ot9W
0HuvRcqZ9mDgP7N/nCl/dSNCusWi/qtADNowH4rXL7FaeQnfA5TFVf6TrXaM61hVe513YeM+ylcr
/hYYjuyRbtRRIAazla33MkvWCrPFnPo2UgobABuBo17RNMrVdrM/fguvGwaJRebYn3S5di5QdMJW
uj225Qw+imXWH8Q5wQflwGH49yjEmKhbQNzhldpTB5Kegku7RBnT6k6Vruz13ysU0++8QziRKV7u
adIfkJDZI5Cx8CDrFHu3SedeLtITqIdDs5xB/qHY9ujg/NFI7kjNNC74NaMzUeiNeYo+jB7+aDBW
S1H/2FBAMmLLjTokEiJm5IGxyCsMYfEgZUKh2Ynl+XQRpYNlYnJ73EZW9p8FCROTSIPO8UJkTFGT
s1GE68bqTE8RRNLjVgsmPLx5MAuBO4fFQyCXqw/XVjSWnjlrZnPi7pyrDxO3LykY91KmvV8BMviD
u2v132ccYWeFC8+/jpG9n5fvHLeaF1p90MJeTJExgM7CKi3uEpkmsXkvnegWzj3Hn7GhWzjbN495
ElE/90dg/+7g98uuT+4rU1JSyEIRp36MXAhdN5I6W970lxA76zIgRKfaabgWI/A8ub5rs4/0es/q
v7dMwoF72EyL6kI322u8oYv2d/RLkC3WKS3cQGSoQRhSUimj6V+7ANWLI10o9KdkRSQAe6t7T1LY
LyiGSdVFQO3f5nxNOtGV8HFMDGP+UrGkJo/pipeyIdG9LGd7Zyf03wiu7n6ld1D5jvqGvZNjrPT4
Qv9yz3zBiJ51uMak5yGVLBmMDfDb5xp518Ip7DYVBKii85z3+CNf6KqBaLgOQcw5tTLH4FJWeRhP
QTYYaAKVRQ5SVcpUH5K5gFWCLVJqU9Y5xVI69Al1LP+i1quAkiDd2OImb8z8OgEwsELpa9ZwZem1
uzDGUj/fBHxaClMUx8ViKuANC4VGGZt1tcXfcW2vcHc9DDVEIbGHKtqlL/7BfRb3ErSDGtEZr44I
GDu9Vy6T/8C1pdtvstXV/DBmHJK5F4XXgWvYVS2Btol67dWLzmECX/9E1rGqQF/oKBlFEAhQ67Gk
j24ygXgAMtDTKgneLNFxd44Sb0/kVSD84DACc1p7v/+wy42jg7roxZC3LQqzE+0buIyqr426QXid
cqsBi3buo2utnkfoHyllbcwZCbaxJv4s74JevC/UxdRp1CNtEwGG7RcqT4GCNE6oAFXA9Kp/i+j4
X7xj4O49C9nmdPzTGUIwk3jOsrHhyPjvb9l0WCw8qFVu1crGPqCXbM89Eul8qRSHg5L3WEzDlJBP
x3quXgbcHGT5Vubhcr2QIF/pcY5PSBbNHaszSrLAeYOxBrp79M/JHv7Ve9KlEClSQIDW8Iq+chxZ
qYV3JAzdXqeWcUoMhaNMG7JmG5sFWeXaTDn0R+Jvv47kpEfpyYnIKMnx6e5y2BQa266vHQShduaJ
Qu8Q7X8ipX0f75F1+bNddUOTq+br7X3Iu/Cbk/nExx6VBwOUKSTlj6X20oaPMKkin6NO5cfRxKRp
a3emTsSh8z9icdVQ9xG2fcDrzMfMoy4qPvEnAzmQqw9AvXadGfGMqhXTWSJARKoFaE/PYCW7rqE8
aNGcLwvxZEwwdqqaPTohYeHCxI59GH4hpihYS6BfwoeaTSgYsvn6GMucni0bbnE3KVAGlJenGDeb
TK+VkmgHZltzT9m5ufJWccA6nLBiC7BKkT1zgkRwFBWPW59sAliyLyJa910f/e/FpA7Xxx7ZW2zr
+jsXRgO5w8YR0t8JKy7R1ObP31Y24s4tTXm7c8glbg3oBCekQX98hEXiXR0xRG46U6kqBv/ewbR5
/FLdbyCoIhS6n/YI0VoGDV9cZMN9CKdb7lkEN8JnDqPLWyfiRI16P19DeGACrKAhewzs79k8jW5b
ukK+zBu2MpQszdf00HznbTWElnSWTPEHBk/uZXqrWFvvuOxdbZEmQDLKqKooq8IvdJaP/LB+hT0r
khWbF+m2FMsrZnxf48w643fOBg1LaQnMKaUSZ4b9e0yIh73CfIPDLgd2a24HSAcDWEBlQQIDJ0dh
QBswPAqB/sfaUc+4QOrS/UE/bZSs+39WXcFsUR5g0GHpuhR0FFvWK0oFYLLnObx3+iHbxHwZ3GpQ
oOs1gtM8T/kE7bQaBTntPi3smEitPxdjY3uHb3Dycr+tx/n3IsWq9OHbpu8QAiliIAfJ0hkgmcvl
k+/1l35YtJ8V8ykH9Yhiro1A3D7mlp2CN+6wz96Q+fNpdvGcg/lKUESv0hznfNgkoJ+IARL3q8GO
w6uOBq57ToJm2HbHl48SI5AEbzw8Ks13mDHpqNeKUoKL5E3vrY/BJ4eKliTF1Pq1ngWtglUQbVzE
Zu2h6GazbtZrXxb9HMVMUqJiacM6LmB6JuYSCROOUDmig49khl4KTp1qDOFntjOrToRyKMcdmioA
HR7vMw2WUTLkAisekJBdZhdkYVKI7KKYh9f44pTSWYyNH3ZAQIUXxRkEez7cTKDan52Fnfv8riDY
cQk1THhKbN3Q4F6tS4QnTQwThlS8r7iGweRTKRQsfrV+S7yM91VhH9Rk7cNGSf64cRc87bbxhD+G
ejNTUtPd0JldHAEcGJ8PAmuuld476/rs7CWYv+o/GpA0KwgY/XcQLRNC4YnBjweKwjznsOaeXBcr
Xoi+05ITyA2+M9uGCnIPNZsA2QMBgzsfJit3tVRkQ7JadjtHZ2+A4kzBj1/5HybhN4X+ONteF2LY
qId1HeumTIGiz6VQqZBKcC1KDeTafE6lrd5H3VRdV3TVSTjhYQk5JCQ8x2mNN4sCpsTT3FhP5LMV
LP9cq2Du5vsLFv5URAlVbkFnm3KCNOOVvHq0QWXCQlRg1ern4u18FYF2ui3V9L6qCdSH1sXyVXY8
4Oxrxbw+UTxguUJhi4pnrcb4YWuvWsEFJA0WqlsWl/IylrDW3pd2hdwj9FULKRwOHmwo5eVGpQWk
seWWWZ4wDEI/x+ETwJK/UDiKkX1mg9DION4UIPupsat+l+AX7K2ucR3cIUBk5PQUk2tX5WyRJtFE
OAf2uqZRgMbUv02vexEBwHqhFeBF2ssZTZPJO5S3Ig16oXAmy1tTM01XwUklbWTQLjrtkST8rSvc
y9tLbu4Zh1kFSy3hdIccfaW7pm4SCBhru+eHeW5bCqmN70RNA6lTS6sN0n4n1eLfjto6FJGxf5Oi
QGuBN90BZMqrP0g+u1JHlTnjIA+gKaynDW8/PNjbG26xRisVO1xM6jxbDKeyU8u4H2EUwmY0uy/S
h3lEh+pq3dAxFeneBzWZG3IiHH18JUi38V/t13IeKqx0Fjw3gJKdJPI3+KcIMooXRmrzTaEOfyN6
2pgvrf5SrLqU6q1UUWMq5fOGWuuRHdsphiWcVxu3DRe6rBbd8N0D67/iWzNCcjdE7+Cz5hAWcmOR
ftf1t9NJnC5DJCcOYNUY8DVixEG/FTgiKvMmox9Ba1tmO88mpkOx7rtpRVy5d+VZTZi2edgqvIjX
WW8cO/wWC3NU78wDZEbRJ4VJX7F8tBcF+OqzPEK0xPwYg3c5p7R6/9j71AATqzgNZvdEeBB8t67X
FyADuJwZmSTTHMGpAtDuUDmSNv6xWJupFL/jro+mplcrBFFSnrzPw1EEUaCu7V71PRFLDqz+ZEWw
c45yVhv3xdI3iGGE2RRi04itLRTyQLpUf/3y2OD2yOmlPANi9HtuP+k+g6RPIkMiig6rjeAvamY/
0Z9WGXEHpqjdcTLBvrtznjr0GuA6zDhkowEsKKb8fBEJTikH0yshyeLFhS6YzP4VdDdKpDZgfIzZ
q+6tTWTv2drjR8irj3hP+xqia1d2gsUEuHXsoCL/13P88ZdIw2xfKY2bWlp4NFpcBX6zatFlJnbJ
l/6/7wku0z2bNzvcavgzrDXZvSTU+8eHSZeqBjjD+E8VrIYYokcIBSqETSQmEX2FrDnThVD/Pkph
MU6hekDYNWXFuPYIdkmmoBnO3igFd/qtI0K6RVSbzEuil9uca5igWNtFUC54CtrqIvVgZ+6JKGkY
OaW664YC71iNILQrUPRb1+yTs2YELAecCEUIfKGdJxHhGPpeLjDaV90yZHDN9OhlUPgC7sXRW7CZ
vp18U3XNaU1j5Rv737EC4TLFmXt2XiM7qcAjiRCVwyM0TEo2LP99yOnAlw+ZySHDWW9u+WeCjkwN
rF85XYAlIIP+FupO37qZryQOHJ78OZLgWA92bwDQSWQXCU5nwa0mOBGGY7PKE5dNc/cNvkjngj5h
+nTfYP6H51sENbV88oiwUVf0V6/XHhrVYXaccurHVb7tbQr1y/pBA4n+NuHLXEF3pZNW55FoHSCN
trMeAxxzAKtHV6y0EggWSxSxMcdzTr+JjRCMOwA83R5YrI56v6eTXlvx/1M7sBQgEpYw7ELU66lh
mLD3pRM69zOaHeKA8MChEghAB39P9p9VcKQjdBA8C4KUvHrdjzhPSDSN9KnbWk/njwNSkPS6Uxd/
0r5ajyc69JTemrJ+G6IWOylF6JL+cmPbmzKYkq2UU3cbW/YaeaybZ5FWPNnt15ryxQnPryy8azIA
eQexcb5Hueb00ycxyqbydHnfcAJ7LtrjoQrBTRBz0Q3XncN27JWAK02hAUb2dH2kJbhaZFxoTx+w
z2T0IBACJ8sR8FMLdtjOkArplhhOArPYLwS3K8UFmR8C1kUHQ6W5wlLus1Mn4AsyOHrK6VeAL1Bf
ayrBhTm6F/zBx2QSx4SozBHzK9oWN0igLPz1cTjf9g4Dhcc/M1lce4Rqr/bUyIB0KJxppytu1mQI
waHisIjjTkTuwpL7+/QlYE+5peT15MzGQkcLbLbphnSg/PGbytvxgvnPfzFk/V+OSOlQ9WXgh2bu
oEc0R8usnjl154ksFsPb+IzcEh8VP+ZrdMZYnbB3ogu5DGDujCNpXyFtHekKLwKMKUEn0MHOdvZ+
JL36/E4dcfISU/NcWBSisqFk73Xntum9y7+cTdpCJKp4Y+HRjzVf3rq/lHNGPTODBNd8AJtzk8Y0
whe7LJ8gomZlxuwUL/rcSeSgXkYgl8xKOWkdw9pUtsz7V5C/zRpWhE0YLeffpM5l1NiFr/sWnA1B
VJLFvSjtVL9i+5ahBFcGtQozz0IunmCDJda2aG5q4SE1kIRO/sjobLPju9XKWuo1kyFunuusnukG
esDfBPN8HBLLPlVL5L4YapThJBQIOCEI4e8qSwui8J5/xeshJBYRQebQgkJ5k8WlnwNoYZNj+8ng
4lkXcqSDbcAerZIFTA9B0Es+/kc3q8w8gfsEGq1BGCfh7e7E1IQGxW2F0m5MkEW+qxU6wd4+MgOe
9/aLfFgs/JUczo8zZqNBiRUzQ2vLm05xPTD7wtLfrv3Fxy9lEn1PZYiPh3WhSFDoT7Am80bgZ85j
EpDGxHyIoT+PR4bciVrxpjAE1cxliTcito+H1oN62iVyenOzc0qXV09UlzPgo2Tig6kKj40KneOp
vZmO0TXv/oQiCChNwkLu/A34A/maycsr3s4gW3VPlEqDLuxuPF02o9+v0Iqp+NPcVwSoCrNOUY3g
CmwHG2XZtaagc9sBZ7eKlu8/VTMZUmn99HZQ7soC4UZKAKjHYA26GKudBfFEo7DV3vcLTdtCneKb
suhueNTDhnjzAo/0DrvaBRsiHmsIxhDMk8YsCmL9WzFAGVugtGL2RE4E/AWKpKjHATCvihWibmM8
IBKSVlzhptGOG10FK8UgwPVUGn/AEGxDNmBrkOG4+bK/zKq0TqPi8ZJ5D44Qfp5IS+5c4d3oRmRo
7x1oNNsfYlshKcA30m53VKQwSC8TKenRHXo60JVrIANHmplN3wd/3pNLoH67XA0AQg4ULZpbhn3e
GYd/G03NFENMXaBVio1bga69u5hOvLn1jDgGnY3ZOfwCpOKr22n0WJbne6jHk74kbQ6nd+1Q66Y5
ZWOnQcFGSzptHCk0BsF7Tx/UvICUclWz+2HhPlIyVZSXWGSNIg6sR3JLU/GcVcXy4LZzmMpvEa1V
9aWHCtpp9tCf4oeTD0YyrcTNOr5cbVaDh9HGBa+/pOfcXRkLCwwY5C7UXYxgiKlh9QOE7W2DiqRp
Ig6Uz0Tz+BrGTZP6MxhJLpDmPjcjd/Cft6hG+x1xgiOzQyoon2wyL6iCZeY+ozk0fGgelzdAwhuW
6mCdbGiAif9gLU/WUO4naBvu8FTlUBCB7ZTkrwwtSskTlxsOtt8SNxHVxZEo4VPfuzc2tCStIs81
6Ij1vhBYKX/pYuBFqrE5EV/S4X4JK1kiZWOoPxdUoW4AFjhtuhMypn9AyG5/t546m1LJ5NdGoVIa
ZFUres3MDMHDgHY3qXckvJsumlhIrJ9bLaHo587L9mtQO/XTTKr3827YZIjjgjUOaUaaF6JFuNIK
vtLNepHG8BYY0/jVHueQ8C98G7yGL3aOFYoz3kBjvAIIbAt7cclZ8keeyjH9czgoCKQSMmMrDTMu
uU7uCVB31Ok59MR2KuZx29jdqVQ6V7eHpbu81bORb7oj3hyrVqchfj5S1Ki7eFXyBJysLoW7UM+o
l2vNilicuZ2allDqtv4kQlTAVG89o3xzb+6XR6zIMur2luqY5/oL236l7wIqZMsyP/HOMhhXtEFz
QFqU2pAaBWmVHHGRI7nRwykO1uwVTB25Q8Ui+JQkrnXr8nFJEV32EIV54vIhHgTtiMe1mAtGGJi1
wy4tyReNF8gyfAIeJk6RIjByd2cqs8MMRszdb/IGMFcG86C5rUfd6FQP8fz9OMwbSVsxhC7eBnsx
lC59vnoLVMKg/dc5HUKjBQJ2PTBrCEgrchiwEC4/3bKtkrcORqYnztg0SOS2g1qpQbOJs2GZTNo9
IFteHgmOn+noW5jPkUcEdNgAknzG5eHTQ/zWz7GmALyrfeBuOxS6BymQTgvq330tFm38mrVL8Zab
Pc8EdQpuqNGw/QpcBIAQBu5aoBYhmOlWFggzLd7DNxwELjAnFDsqmNjw+j8NGHRRyvvub6Z/ZEwE
mdxQQAMt9fcrwGANmEToj7iGmrvy2lTFYCXoX5LOFoscJxHZn4x1LHtZ8z3ahl3vyOhZmEDRPeYV
rIfBAjuzwax40Yyc9IZqDCxqXZJ7P1ElreYMrQemIXd9DrLKh472DZDNxJUp/hnhyiEJX/NdKCWa
ZWzbSjRuMkzWzI/W92sX1258QBZ4/rn3C6fUl+WFhgXpBTqadnCpFE24V+SpGAcxc3HxFQJfNTek
ej/xBgBMOqvKqneS2dHrh0dGekkEuTuixMjvS4Tk/4471g+brPhDNF9RQinP1hkobY2JflFAXMS3
7Usl4o8ZX+fArLRloAGSTVloWPFO78QVQVLVQkGGjGZRIoSRhDTQ24uULaAM24oXAZF6p3kS6Al/
uxAgxRutFjzUqpeGewdPSLSnd71LuaDx+16xOBfU+qzJvVTHLKGYst1pKHREgJ21My692miBmSMZ
92pA7y/dCQMovmMEnLHaNMAieJRz9CE4nTjBVP51N0QyuQ5+TbAgHRiH1n6++C9nUnaWitZfxp3n
mPMpDyGJ00dC3GxprcAwxej7GzvW9Jx21z4wdheyHFy61ikKpP7EC4yXnidzpRekqJKmanht9FJT
wAAK1nlF2x6BxwlYZrFwarlyQQIAKJP1RdYiw4RgxHZ5eXNXPSev7H9QeA0vZOMY43l44sLYp7Z0
gui8Tf6hzayOHFm94JtD6K8IFsZ2LAr/tgTIKIwkN4WLEcQiAiBm5Eh29gKgETRSug2Mr8kuArRp
57riKMDiMgBlo+TM0hdB/gwnb7L9RkCi1Tfq0VPEOKeYE3mFxPWRXz2kG3ESkz7rvV1pZrsBJCJg
g0Z6e2qjNKQ100t2T7+ULJrEHZlhJyTbZWiwQQdflsAmxungkGI7rE/7Tk6aW1Y3gsHFXHpvShUf
+EvStxSme7Hf8PNM6twBn/CNteEA810KV0Q6qj4sWsvaXFiVuTDmQ8U8PBTM4RTxkFQmoSK7oi3g
SDS3c/KkbqeahdZvWgzA0gGQbR5ROFwec9z9AWDa00gi6t+arWmnMLQmboo0+NaeC/irP0jHq11L
+/WSr41IJixPMpw58fvhGG1HxC7sOWOGOdWZ/3S88AEsnffyduYPfE7AM30DG3h6ipp2rbvpKSgA
mdw9YTWNhSKmoQGd/GeC+3AgjBo/pHQ4mij1nRLx5EibhtBEH3PkaEMQFADsMSEVJrr/tEjbBCDm
aHeTvE0PT4etM+4E3nc3+HCCo63REvPWJuqz4Hp7AfaaW6fK2Ku/2xgulVas7XVWB64Ez7/cyb1C
isuLdcjomUadwhAjkzpJeWZk6/xH2nOAlzBBa2Ow01TE2eZ9WYvCVZ0y75J+LnFInYZ67Iu7d04H
XILay3w/01pzI9APtqUBkueOJb5AMdzre64XQgcprjxZ+H378Yfw9sxm4zbWL9vvC1zcJqxar9Oe
kjysYCXPrcjUutq05W2zhnx423a0LJR3yv8YTDXvPlItALv0l6v3T0aJohi3gn+wzj21244XEdZp
nTaox4+KaMkcJWtGAChDx/9MaagMKF/s8gPDJSu7J64+P3o1FAzKmQ681g7FoPvHu+hW2i8t7sWL
8jLCienlQK9xglIoWBOxM3P0DaLUFWInzKO1Ca5xh9gLrYuYbadEbl6XJPzZP9szDak5uNcoNXIZ
Gs1L5m4pMZxRZiXwLkUDpRbHHQ4QwUWfh6qZ79UHCFk9HDrm5dvFJ3GiLoPlodxf1gtwAy1pk2Qr
9Mx+qfbvlMCGfeet4U/weYU6CZDY/tBCN44+RsssIXbfJ0JnDn5SJCf1oezFf4A+wToEWNSQWGsD
3ftS1T6MOAMDflq6IMqSnBASMnu+kd9VhDHY+eVIYYI1PkDeeL0qigWpx0DJVkvdS5jkTtUZ2qDR
Qt7286o0LyiNuqW3+ifG2BOgcJkn/CuxAhejFd4eF//SElD7EPcrijXqx/kqAIXCrcUTMTkm+qql
YK/Dg3f1o5l2YVNxv77v4ojnrF4/bARP2VUpsnDeQrBzPIbC/d51MP+5KIEx2z0I0VIx6xsgdOrQ
cafSWzwnmtrtOrKwwUt/FSz2E1LUgif1hMmbvhzm+mzx4Zzi0UfjVoCOmiG2Rpvm2dOu4hDm885V
8NK0Sk2zT8qGrMxGrdlM2itE6mOXs02ei9+PsruUFdZYHzG8RRGr/z7jF7/E8tsKaUJhekv10vnX
YLYJTmRzAQfY7L7EXyWu8RCOEJ2ICBRfPwXbpWZwHtKBOf2W9orUXLvq1q4XCKlQsFQXCXFl/OEK
arYjj80r2bLLmd0kj5amv3RMaZ053jpB0gxhUnpJz8of77TUQrD/g2LF49ljtHx956XlcpTYHEZj
j3KmHZ9qeYaAV9sgXOyu16dyvqYg5nvzdupPGGARaAwOwtnogg+iMU41jUYS0w8YDT7s9DWE+/9q
ffO9D6Fwf9NtSu4MURp/XC+OjkY0fsQ7goZc/4F53609X3+BjhxDB0dslNa3A/6jtvOK2zNWe140
7GJ/qnjzkMQwEPe45r3gnzGMMROTQuNIR2Avf9SMaIkXEeRpi8E+1fFJK1L3+HLrEwoQ/4p9tY3/
aipjiinUR8cOxYjHNgYujapPzMG2udQXMGcBvyzOJZpe//m2VaXVrkPKLvwxoaOvc9Ji8biGDDGr
kPG6mlyend1MNZwq3nHhuHsEPLgICnu/NjrYqMPCYKY+GUqmWK3mI37ACaPe2PwhdSi1NvK3Y45K
5IPuNWz1gfjraviQUhVO4rv2HYPyxkDkiP2oALLRlEmmpf/oDovhJFgKJAd0JqimW972uTb2AE9a
2QuBLvBC3xb6oupT62o/fX627b0UGnzG0ELkLKJRCS9Zv7ljOo7Vm0x4PtMU/rZVtkShpiqUJmBw
GZd5pU/a+em5Em28utu9/OYsve0riUT++1Xcts1+Oa5dJA5VPCyIWDjxqa9tl65dHb5zrUAwjbAQ
3pxDBmYIPl7VE+jgNWqdvRxyeJBHDhrmGpdG5NPFUa27p87B4Z3oIoUIooq+OmFwsQIq70niRqYj
rYTKqyIb3xJfnU54QfP6EWUNpqgeG7cZXkVuN0+NL+6hDOLxYRUVrUlT1j+phyrAFejm2+3g+8hQ
3tR+qq4yQuKl7IqHubfB2XVsQqiF97306OsyjRG/2U7588chRtdz9L8FS+iZNHHYYCdPotOipyKy
iLmR94O59wY7UdJoRn0DAHhLlX22TpUD1ZRzdcMV0qSb4Uc9SwY0SeLzehf3d+YxweYeCqHgyeWZ
StqOEM45oPiMHhzKOUpGZTSsFFMBgUFY+B1OgeSwIV1rrh81yxx0MX7KIhfTOSxllupWiWCyxLiR
1slOJ+nVIUnxLHPYTEo+u9GBZ0rdcir5qOn9Z7Qd65zdBr/xye8YyKv1D8IWdO+LOWMDhNkQCP2P
gPv6/gB33DmzlhHi3XMbpj3V2bbz+cBFjjmhTbbCYXXKqT9w1tkFx3WiaW8Edf/0tCuCKvRxd+ge
KmNrt9uT4xQYJfrGtDeI1Ptc79+xvdXXgxtlPyGV2hDSOyrZauyPhI3JfloAL0+4KWJ/ZqtFhcux
ydtn25xGWfTlOSXSOkOpzu/kjM0wjYJhjVDUzHQE/AJHK3pJjcW/RQWhRL9gNR8sWTVuTaCjZ849
BOEaQ7ipymEFvyugiZY2cgEQf0lyfJF7/taXbDHg9wCwRYx3y7upBFWHmJXZ6JCFPx5NqpLJu5hR
yRYS+YzCqS+NVZ+eB0Q1pmwFa0mIuKNSoKlNQs3OyBtmtNVV/g1wmciE0qSR3xiSZHuro+cKlrAG
krqn/NcI9Seyxx37l6YxD4y/YpR3DxhKh9/8YlhinRc3giFx0HSjbMwpXuKhsodd2MuRsv4uBWzP
E2ADEEGQLiiWaHLLKtXTJr1in7KtfeUfAD0HHRCC4AZNQANdqDUKo2IV1VnEtJ4ze5Zw1kngjGe/
UDlCSJhLr7FPnp/9Z/voo40bIDawD4zTKHQMVY3hyPtBhyxnHH3z+j70ZxA3IlvHL8+lZNnX5EkO
a/xIEQqobD9/vRBckosamMYpF7NQpyMmPotP1yI5E3euyIwdKr/xG1g8EdTG26gDsR0UUhEQWQgo
D2T4vNw+NdtnVOicC1ZiXJRR1HvvkQ5kgpzfgOsW8S8CaCHYkuTFB+M5QH38gZsYUVeO8GykL8Ah
Bbl2RJJDWFlBvesdyNwAboXt9Mwz7j4cK1QPxDwZLz69q4q0CTck9Bucgck0f5ODhGdU2hZw8BQd
kDfojNdKCpOm48BHRZQw94SNt+CCIwMJj+0asST5/1J4jf7EgANiCrbUrQG/nh21HqoO7qfurKtd
4yEGPq8TRfkX1ufEuvL9sX5hCcLRamBfmNm8OLbosHdrPF+2nGggaX2gZYytucs+L74rC4KkJ1Cl
uYM7zSpC3OTs66YgZRs5slEynqxJXI9F8OLYOokvexkHP/UX58alpbQYhJy1mcAofuCwE1WH9ImH
uwvs1fETZWr13Q+u7aqcumkt/2P8nZP0tazBcdefsL6nb8bXwBaK3+RQ8O+OS8UZTJy5KgBw5okd
ZAWHAWc4/I03SRgPPJuAKVl60jKs3TRoRaQsnXGE/ZMSPWcvzicOjyQEN7GWgbigBs3r7pZsj9tI
RoWonendRhrTeZJkT4T2aYO2dEYanU9YnBHs4awX13PCmlkEMfKj2XqMaNFNjairdPYzUKTpTNDE
uxwIATjayb6enK/Ka8wGgpmGA8JzhC0+5i04oWiHdmjafAIQqsYcyGAfSUki5AQZg6yXV8nUClIA
V5nywGUBhrJb9HqNuxr8YFBAgpxIkioSH+V6uQW0PdES92Byc7fWKKNtnhyitQW/Pz779NDmxcNL
L8aHBKImggxht444l9xw1ExNcb3IilTCpKWYtVnC5kMphKV7B7UOVD3+N6b+8kk9rhf5XkGKo3hw
r4IUS5vbopqC7DIZbiuCVuTCH8rw+ulIy7LfiZZCiY5uX4pG8xe2zkmUuX8yLvaWJYgELp95NU1D
QyxRLpnva6VzobgXyAaqaYBzJdaeEPuCMxGFd3pQjyAuig1k0W8sxvyc5Z+xGUqx9SnKeb7lmNXw
IYG75N1zJNwTFQkSLCDDR9MxJIAWp4dT2vb3Bepom0BZ90/bh4xFea+ZpEVkD7vxxYlLP0anvpzz
P5EPbv/tQ2mWE8cu3sDu0efP0E0/RtI7YkdYAnQNkaQ3gdhCv3cs2dJ37yWw6DPcToAg6vlviz+d
eVOox24Hj/d8Px9Ff2sJIfgFEVuCUvEIUm+hFNQmwHwcHaTJSDQL6PVNJksxMjW4D2POUArVr9u5
7w9zQea7VrG2ZHs0JUepNKQq2Y0jX4Pb4HCZlMyltIr415zwnntDuA3dyGWhxLgZiDyjxQWnZcgY
ioy9c/AUBSSgiP9BQjmonN4tAwRMbS+CA2IO79bhFfJGuDlle4SeGPYVV5w8ikSxe0CrZK/58XJt
6BbgXQImW5tDp7ob2woihERi4bhYfYm/GpC7X7CFQwkEJxh3ZMYaCOHSl6vRSJsCitAapjHf9jjb
iOQTDv31akjlYYMfhsvJwGOOJyWXri0XIYZEqgl3CojArUxovbtLMPpzPcHP8X8j3V46a7mIolK8
eDn4xqM313fauSdxfwBZu4eDW1taHfadfPFX36aYWQMOiJw1rpb3LTBnVNHa5v+M6V53YOWKvCos
rwBzw1YY3Y/uoF17Ug1wnIkm42o4GUiurDAad9sFEnxGEE+evjb+f4HKYTTt2K3DWJT38bcAZUMm
yY5/R+xJh5qgQGTs5QiffaBilsoyte994BwyyBaDU8G4C+hXrNgRZbLpjC26LcRfjxKRA1jtXMG+
tlxOez/b1NvB3VIOdjq+o/kcyetBgvRALT8w8BTM40AJIz2sy/cuYqDm3Lqv0Qt1ql/T326kPEOL
wDO04aoD4TN+C4PzrkMP5QxR2+gghmkcePzGs+XKUqX8hv5wMVGxeM7UBv4SVWaMMLk6WwiTb52p
zuBcto8KcdTs3GU6InZhZxa0c0Rrv14NQmBgn2ijs6fmCIPui1qXZiRyq6/K6h/uTs/C/Wg85Xol
WBP/e92I/pqOyXHROYYncPNGBTwZ6HRf22KNiJ9E9ZXMon26eXqV9IsjPjQLWmUxWWyPO4mcYkNa
jmxUOya5xWl2jf+sqkiV7EekB9+50dyeEP4p9nBki0KUrmu70Mow310gpEKnkGNxo1HochfABU05
T/pIGfqLydYfketdtbPdrCC6dDdoZ0u+MqTm/zwVhXrIvHRS9AkWvMzeXPRiI3RGll534feIwIK4
Wr4BPyz9NHkSd/nsMh8/o2FV0SSt/p0HUPpWAlyV2bpI/Yzie7FTlujANE3U5NRix7wSX5xbK9Rs
BzKD9ZnZWgVqubLzJYTlZLKyo9k2I0Lk6x8NpLddQrvM+X5HiD2dyDWloG75OmW4Q6MdzlbQRgrJ
sLN5rfwWL/dGsISgGbrDPJWg+LBMRlofC4KwbpXnMtKZdEUzBfDAH0fE5bVvXjAYATXOQO4tkZ/r
knpwKHDzq7ww33tXSInKD8i2mxn1xzHP3HJpZjcmaSiGNEmKKRtef8FtxuZCcuzIYGf6YmzQv/5u
qfXiId181eA53dGAY0BCxJPI74nQuH8Nqe4CLJEXocezUuiw7hoUnVyjABZIc7ngQdxBVAcFpaaN
F/4vw80Vt/2YYHK6YsSZiNrdEYm0e70V5KekH4zP1/km1Jsg9nwsE+3nhTRCPhwBZsioPs/oFeRL
mQzlyruHBJtrGxC9WBOTYEQXmeJCtm26JHzcdpBTQtuiXdg6/P//lr6QNejUempPuMcU+Qf9IAgl
D/rdzqdvzyqTgTXs/jEWQ1MSu1+95KEql56x/K8t7VAZG9KMp9lunrjlgRjd/oEhuocgbbHKi99j
a6auI8ZbCGo76/d6cgosD29WNsp5ieQxrHFYX0PAUYWhe7TyQu46rrCU7xjVfX/FW/5sORCrSD/T
5/PdgW0lNN3magrGppzmKYxGsd3hZKLaAmy56VXgZ1hz78CDTVSgmSUK3UW1sfulEzUfGoBnU6Zu
dWbKiAibGF7rKVQZ7nN/WTNUHylqX/KZDc/15J8T5ArsThKZ14wRhAShz/XHeleiJtYBewE7Xld8
bDDADgg/gM8Z90jAyKadvP9KM8oqcGrX/STjZINWNxw+cWAJ67xcWMX18hP0uWlLm1WqfsndIPyF
X3MnMvIpjk2SVdkCAqPwZfR+fpN7DP4r4IOkpxaaEf3fS5JiupJz0ml3M8GRuizunQpJ8lOAgoHz
Z803LKOKuzm7yccX7abw+lEritbIcWVqsBfPKsq5mt07AE5bm65tjZUaWD561p4mKpW2JKiJ7ZeL
57y6d96SpYGQHzZNNmvneL6usP9CLKqRiiDtwcKcJDUhnHbkO5lh3HFMAQ/VKtAP09MQ5ZZtWO+h
E0dTVsI7f8g4ErZ6Wni/MRE4pfKTHeEmEmPNLF0dFkX92YO12oR93ZOjpGJgXZSHNnu0jgvQ2sZn
Ma0v22EYkUmUWW+V0nRqancT64SBRT+QowNrnN13NXNy4Ax75PFpVhworcLte/y7z97aOJo+7CfA
N7AQVybeZQ4BIl9gi1sugD8wX2XgeRL9HtqQVihKK0lz5lYQchvgs275iEx9sU/huvRSGDE32aYP
0m5jtWXb4jGkBNmxHTVeJ8PFcL9vOZlfLS1fTjAgnhZhSy4tM3ryeghBwzhBEjAMIhZlF7/MrdL4
ag3ds3Tsn/mlqQzO4TbhATad1sAERT1HsfEQ77mw74afQfBr+Ea7fM+ejO2JKtJQ1uI2XTwD4e7b
J36x93Vu4c8kj5+4MKRLF58Nty5BIWyF75FKPiAiLoNLK94tpKC8YoIpzbwnGZWeN+APXuJnTfui
wL5n+kFWFkUMex8d3gdDkKQef7NgKjyJ8UZmnOYNqSS0fNaibkP9jJX6N6L7ZWrtWfDs7QcPE9x8
hJGKut4sEufS48IHUri4N8uFIA6Tgshg32A+yyMM5ihu7tzwdGFheYAtfzKe1UC113HR2rQ2fA7j
CBMtEvw7/vIkHfax8GtlXR3YPpO6Z0pOHsm6y1epZBJ9ZP/p6XLHUAHnf7VrbsjoP4nqB0ilOF2c
9LS4/y19bXTFZjF+2HzHMrUyW1pD+FsGxAHQEHX5gxvzrQpEbv97DzkoonzW11CyxrXIl3Hq/QkF
tD/2rp2spogbQLmzHbmC3CI8/J3UmpMNNVRwt7uKJP7IKrCDMH8sqMz3THtAj3PLLqONCCxnPYJ8
fHjMjGYKfJxLPCWl2VIFmT7zry5YQdA2u+JS2JabvcJVkqohEq1NP1xbLMPSJyEA1SBhZuYo6gTC
Vvtzahc/9pqBL3X57cufz4mShJnoD0Dg981NGX3WAqELjrzDPHT6ttF7V7/Ef+Q1iK3I4ZPlb6Vx
Xsubn7/CtREZb2cIqAHS96nYODPazauUnBV7YSTw70LhjjkDFLd5GQsOjYDKD5No0GH0YBDOAQ84
V762NId/M6dq/kIwqGGMlqxTBYNFhyi3ePjms+aczHIW7byf/Yyn0aaNmaeRnOzzMmo/0Hcy/Mye
KtfIoIIYmcygYI8wsevzVfAStlFrwXav34iwe1DcMQzP4CGf2o8iERKyyLnzB7MrKvuVXe/F/JIP
48Q+yjDB5StK1bxFsGoCjjgaOxqVowD0xFrSNO+wafCJ3/SOxBSH1L88ZaBhLmFUzLBgZo+epZ9o
k6dHv76Sr2T1hyhtAQ/6RQdYE+oGUb1BDMQHlkOKvw2xkwMAqAEHGLBlr3wvcj92/NQoSW35hsbx
a+xA32p9IOScQRXBJiYIDhm5x6FtFPofe1eprTy4yX/JjJ8gvtNr6zyKkFhLR3ilz8kKpSqF1xDq
Yed39n6NG2hPOV2FtxFRm02xY5YxZ9bsWF4NfePVPIfulHOILo9b2BW7ttNoH7sB1rD6XQDLVWNX
+y2AHMOxT1/9KNEgXIHQCbAmFsdvwNojHMYHvcVYi1VLGSeTeibRIR6YYt7CqLt6cyv7nLFJERb0
Rcp5ewAEH57d7vn2nz3c4mJxhSVMzrzZ9TM1ol1SwAKlx48H3EY6m6pONLMhASuQf2K1iO84VCv8
mzudiIKFlzBvX7e87X8yg/NGOSsYYKg8cEICfsDmRjJ6Tab1Pyp0eZfzdvK6AFAeno/UkTP6aw+3
Xu2lZJziIM+E1IRYPigdkfgH3YDhBMvowFPLIXQBdt1t5/1OeNaR/akDi7oCu82BTqBEXHBUqnRb
5bSBiO9mLdd1ehZInjRE7QF6hlhjeXT98sZ11OTzCIOCNYh/l3Xtnx7TJLXmyOErmeGFIadsvLSi
0TOufKiiUJ2TvQ1eIPmtdz/gA3k/m2ctWR3HyR6wZ3uhthokYCePMmhc7rOODT2n/exg/EjmmwqS
DRqENC/7u0XpADBQCW2gRxmpjRLPSqqfYdcAP2FoQ8ilh/jtaB2q8xP/glX6Nqu45g01ZrwHTGK+
m3hDeiEjzr2FhNoyBsocCwDdaPA77PAgpcFQOWlmrkQ1CQEKYQIQH8CIgkx5QCu9xvGl1Zy34Exj
6yDweABvG/Elai7vwa3NElmh2wX0Nz67L/FgNPFHow87D7Y5nbsOZOqrpXL4wMRZubwfxtfyzvKu
EhrWtGYSuxBkcNBkk6ur0Q/7GhhBkrlYzu6bhLov2uDWSq55b3WnSvnvGKp4tGL9MvibJQz3E+/6
cEVCMGHIfV915O9YPs8wqoHV2g9+ncA5el0VYTh3SyH7qxIzTA/pAy7O/hiLLOau79AjjRsKjqtI
vv+I2m1/rHvhT9Acr5FGXpKjQlgXKedcCupwY6TLM19nK1x94IZk/nkhn1KbqYi61/+fBqlEQMvX
VtWxMVvu2+LckBGC5X1M9DCdffN9SzdckcM34gpmW8dp4ZfPohFLr/gAMhJl2sx6MNlrbgtbkbC3
nxXifcry0TU1Pvg530c1hEgQDvu7Iar9YmKFBssA/VWsokGNbeATlgssTblfw/bueXnW4YBBs+9K
ifDomWjndxP1Otqu13VXIaXvmcBgI6Pqdm62qs5QU4A0IBT8NiKsC+hq/kS6/dqK1moXpRvOPJeb
j4dDEfcTW2Xv+mKdOCAhQuTlElUAK/TR0G2UfnudteAcC6btIqCrbaKfqRsx2Cw2nejWKq7RsrNb
TLcubqWXIwrv7u88K0bUw1QJGPA8TGdO5N0P/gU6OpMVqXihPnOU+xfWop7aKaqkzvINhVTiq1RT
8eR+jgI34llEG2O2uzFs951eyZCVUdLuwIUsbOiUsEyychmLB0i3EV9lPA1ER/j6DVq2sUtrP7t0
o4p/5iKxgq4zXhjrfS3UTp81sNg/yUvr1ZedkEw+PIDESy4jG4sjuKY13VwkRlr/IwOo+Oqbv+Rp
THcJDkgOzrSjV1hSAZK6Av+T394fzoON/ayrJnizGZa6o5ApkRwZOohtsbbozJ50BN1xOQkffai2
QRSH/pTt5rpZx4Hs5gKoxzwj49V1jHbnjH2hXoSk1v533EhL0ecMRM5jwIPFatXv3/AjKJPO4I2L
6WnR+APRUmUx7IhyKdFLKzCTxY6JI0p/lJTiW0U2fH+1WhbDZUVudVBimEWPy0GTPv0RIU/TNsHg
0pbxmab3RRW6HbM4vS26tL3PhJmD3l5PWzNTs7SYo2VAlZ3NDh3HFoGZm1yR+iQWkswMNrVY9C9Q
mLRgwKd4KFbqiYETpkL5P2NJ4uZ8eH9c7o9EkDmytDOtremCSVPURaGtsQmXyd8V3+XCP26xo3YA
VrQ8n4VY7AdT08jU/jQ6APhKjMm15vYoIZZRGyhdtSEe1aHf2efV2Z15b1DrQCkN08GidcG1xOZP
IDBI1nKBgL646RSjCmKO574RRK1BA/Zm3W722lfmZ2kcUYtWyx4xUkXEd7I8mUovqGtKl53rdXJM
vV8SVgGv1BlY9MnBXbhP5CyQEY5anDqCYpckIp+nBy2kICqrzfGBWwFtBNnAV+OAxPJCyxFtS6Fj
laFVvsoSggbTFfSTRjFR/QkRFKixWuDmwKexLy6+ZyuZrbs5rx7CHsUf+M1aYz/WKlB/7S1ZLk1n
9ZxKjvZn6km14PsgOlq/f28IZPXFUOQCnEtZeQEwvb5E66U4CN+muz0Lp/o/d/Jf0mjfWz39zAGx
giMLwl2Y2x/ZiBxnbi0n+9cTkzM3hOe2Hw8AjE5R4kmQ8JtYTms4Raeg00GckirqYGSzJOEN87bV
oEkzlOjzWcOTlxxm6yhSuGJUeVUurQEWckqLfbRqKO6lJiZsMZkvf2Mh4YJt5pOjgAscyTdbO4sD
VmC8AWMgsl3FOJhn7I5hqpaEDXZSGyFJuLvQ+cDjm9yH5CwXF0vp/Wp3L98XgBe2qMOV0iQZhc8L
qFEoS7a7rvDheJt2yj+6yoZfFGYFLIFUCE6zVeVmScC1VwVfPBdJu2D9D88+onrYN35DXGcAgpAk
HycUk/NrDpD/UzKC2icQA7UynQtuodwbiSH0zaq1FbGzhIx021oEK8Bi1qMGAbu4FQ2xP7op+wtG
ky3vvk349Eh9XMJmxQDJYFn9SWusRG8u62bX0neohUSRIGjc/bkXuMxsAdqmb4qSiVgiDl0nNLfJ
l5ZrA3/QcEUTmcgRgY8l7X9HxOG5ZCQcjwDfOOlfkeRSuPBaf47OUtv7ObegrzOHoNTyvgV9pwH1
OiAMrsNz1Wx/onidPPYKsaDmjz2wVgZoonVfEYVOmLSylk0+deqf4czZmrCHTV2WomMHNNwsf4Xs
KYssDtMIUARDo1wMjB36EYtAkwN5Gh3V16Z/r01WqKmEwvQ+jxxljD5ZCNtMyYlwZxZV+trvtbfb
lal0U6C2qAXB5ox6oGbIIoEBXVYmPwyb47m5TgcDNgxl4sB8sy1SElmyL1AdZGge8iDfZSNBkmBN
JljjdRpDxDv5NfMF5FtwShdnNXU0SLuSw9+W/JbEo7zJIC5ASm8XbKNLmUQfd7ExBzXlzpldxl0h
RTEdCbFuw20bog/RnTUCkRbqgESQ4Z5HcdBh0Bm62W7E9KlFbejhqptU5PJnTqXpeKgFKwYS8uuL
42LATuqxdc7DwNkBxebOBByGURsuFBSLN+5Cd4wguFJaNaJgfqQRDN7BRiP0FUYl6qou98XmD3FA
HOG9Q8HUVPsHjV6ZNFv7sRM/PHV97i+L0/zijkiOKiUy23/iePCu/rBP+CxUDsZ0LP9v92Fs3lnP
H7D59RwhCQgEOGMUnmUfclTBS66kaIH4YpQ5VPhxltN1iRhl3Oj92WCQkt3W8hehSfKMHOQ8q3Ls
j/2e9FwbKuZzO49R7ngefLL8RqvDJWZJCs0C1wDeNJCJj5VVVE+J7V7WXbGUcCw+1QMXsEIYrE3J
damrDjw5tsfz1Xwb3wbtKxsmJEdyKQqBHe0DgT7hGj+YCcBMz6NV2Y51yaJepyXdSgwKGZotwhpU
tRBzTUn6Xy4vBFPqeAJm284OLaRRgdte95O2Pm0Sh4zIZOnPI8gdM4B+ssNUBsHiTq73PX8cJk+G
w8AywHJKH5f6oeKqd4Vpz9K7t1Zr5kWo6/fLyHdSQEez8XVp0+O3qWZ+yfE7shDwAZgfDk94T7fU
X1HB0EWVnCe2+q3t0LPiux8ooAKg6jdboPNsvCD//H+DbRhs6tMN6p+xBsVicE4kMEeeEB6MD6Wo
WOcrWstT04u/gPneVyGjS5pHeBvttZP6fKJauLSRHfyzzWAFe6ROJNCzhIm0MIHvpQ6mwu06rVv4
MYN4ePx+vidjz+Qp7Di64IahPjqWXnZBsjgYTXgG5XcBYZWv1LA5wQHniYodlRszWxP9oGqmGNC/
Vd7Y+G4hmwLrJz9bWVBjLI8OinSqMu4TlK0AoO8rsJDcZ9ZwupBYnyvadD9UMTvxoLT2jdbjHDjA
GItKV7iasaqgaeDUBmCotvZm4iicS+w22Ie45YWv+RQUF3LBrlIMsEn29aklaRBrk5AUlrm2dynB
Y1JZ7AoayuCjKzgX9q7ErmC2folV7+kEAC8BAneKCqrPjomh4qfMNt0JXl1+v9BfT3xhFaWSUqkU
T5K0aKZo0hRf4SOY56nq6ACVqJOvKBC2576h3LlDeloMIWPG7a/k9VpXXEOaPoO/234bDJcrPaKA
rpT/cBkzj1IwUJ0z13uH2SvPzO7C2W1YifhbW6OBQ2hxiFhzwZ7jwPllxzyah2LvMxaQnEl+Tmoz
+1lBSQ4LoPZre8PrV8vJ6P8LFiUKocP3bTqJFeVpfPBFmKSf2PhPn8YbJBbhbDT7PMRqkaovxbWn
KimE/rkFhh4kpFBnBGjoT1/z4vuA9N+1bSyR2JyGdkOGLAfNh23+t3bgl28D9AjF0vL/qEuKhjRr
/ccvvFdl4G94rXN5Wh0qSKDNWJ7hhcWYW8EpXhvftszY4NfNtu4FcIsOS0hrFKF3BJo5R462IBno
kL6K/Q+qMyJUiMrU3e7iCBzoyPdTMYuS44CI6O6IRW2YX0yFzPQJvSD+/bQg5QG7pnLy1aSJNt/A
8Hfo5dlHFVOmM0HoJjgf88JoY8jHzGB/UyqMD0bG0Ed12nYEuuM585AYojVHVYV6ZQVqjMslKFIJ
kQDzYhVUT4nNzipdGwljoJbfbn1h6yd7qNwJyMfLACuxqO18GbnD0wNh6iDdeNTUAr7ApFPsASuY
Q/7/rTOAFlseWjD0O6vZK1re+1JlL1BjJn3Z0LRpMMPlTBjWwykuC0OjHdqzjfSP31Iz3Sp8rBTM
5aDDUiL0HdSI289E91x7Rhs9vY36SJpeXaTkkkm9N1PTssL6Qe34SXbppoF0NoCE/O7oAgN19X/P
ihdnmddDtMZLt6Xt/iqTGyoI9kzGGchOkNboy5nADTmh9mahVfViwe2Cr7C9AtIgvwyaobFcDFHR
0gK9EB5jpqmeSVWSiM5J2jxgOPYkku2T5DLh11yokK/5VevNxn0w9EICiCj6nHzsafDCSkTPEk6f
2SpextkvFURjbITz3tLw/xNT3RJKPCLdQm0EbxV2MB7bOteQi02iCbvR8iFvaPJvV7TZ4Dslbbdu
IcmQwBunk5AR44VEy0fqk0Bs7XaBmeWFV8c0LGFGHGqAvT+6mk5L74Qfk7NvVRN+frs/BXbOmLQ6
V+cFMmrjFBgi5e281vYVUmYCzu7GxCxBWjATq2N+dNjksgpadi7jbZweoaMXFXidZ8vUVqkCc3Ed
U451/h4qRWyLGSbv3AGEnCCPVDNNP19Hk8lOSdCbs6DSVbpe3izi9Sp7jWizAS6V486VR3/gBLV2
KPtWrSIXh2+YyZTXPE3if2pA6fjdGyOG1r5nifw3KPmRJpKQyHwbwHtV/kw5DAGCF/NLuiVG27vy
/glPd5yJD4Ooescdar+hcB2rQaZsGRUYFGusE8yWyDj+R8VQh0zJwyzFNn5yckw99ewnLLpg7tXe
9ePt+R9bysTafFWpHVHWlny557znVyQ0HcLYba2m1igEoAqhdGhVb2fCxk4SM6uw6gkTEX7Kk2/j
HknAKd7Ahp0OhMb3U345rcpXaJ10l5g0tcpUJrUv+HK9sDbzFZZj8clSNXd6gd4aQBy6Yt8RroKx
ctvSgK7vKd/0BZVCreHImBvvRaHuu6eObVtpAif/hLiKJaG4o07wcvWvodU0RHQ6g/yVItRyd4Fg
4rOFCUhSyI+SlllrKM43NKyurcwrcrbXF6ywb0KFFurbOg0NzurRQzgFZcZu0a+0k1qXK8glZJ9l
Z756bUbarBdmYngr3fe5mHs4k8jbzn+eBaHMw8D9pQGsBFbU0VjS7iLCdklnT11q9OMCbpJyNkaj
b/Sj51nUjyyDbjuvQNgp/Wp1s924hVhUZrdRt8MZMvXSAJToTecNZz2uU2HP+ePdlZRCv7or5/nd
AA/tqeZ91B1jIWr0/vJGlC+xyJADQFP1LkQYjws0mmj5VIGX7kM0s9CZDcQ/RiuS2kYDdLTx9vE7
qDeT7D4iDJxTGEHra9wQ2dTusauWf7SXuCNMrh2fuYIcqWpbuJzYvr0N+CCUdM5fua8RFwQWK3Ws
qJqpN+t08+SHGEXnSUcPTh6B0zch0n4ZnakObVNZ0i52UEFs402DCnLknahMdx4o7u8NEyxYfedo
cmGJK4a5JGRNUCz3iBXbIQIsnKdNVzSS3zEK0myioulvcfRKAyn6OgN6XaI5ab5CUGyV7DDkfpdO
1+TjM59y0Ont25uuuwHqVRKBL2OPt4vPepSImviVFfue3QROftXuFBa+KLj6jlau3HTZzNbqENKq
16/9aISO9uPjA3DmORmn/DB/4QXrz9bfoVg2IwZ9dY7WFpcdU58eaf43+trzkb5NwipAPc0j5RJo
sKMLtsVil0IEx0cPOPITO+49yqSzN2xewBydpa/KWyOHKttnRVnQtO2JX782yvHjnjsYbcIjlq/v
4d6jyt0og1OBgIEQ41/YRM3+ujgrPwDvH9OJCDDwKYLtrhUUwjH16WN5Y7XlZ1s4iQ4pn1K+lL9p
94VlB9Smil/gf62v9C2cs1SVkg17tEHaRe1LR1rf2XXD2qi19GrCNHZc7Qe2aobbg2gNVNodcjjf
pbfoWVGnoEiCk9AQ73ZHt8Qjo3KdzhqnIHyisIuDNgQm36+iSCwBmNQbMsByed3F1z+pKYfFuP4x
ds2N/fwkdTdRpqwVQiivVWpZ32rsejrMKyppBx2U9she8xGY4F0REvy5ZhjdlQEt+wbuA7NXzbpH
KcC9bWDYChf0jy/uJ/ymbwaZr02Uj53cVWxytgtAsdWYkJKi4P55ELXht9uDQShFJPLBb5qHerrF
Dnfm4Zs+JGSU7oZOclgNGznEmtOaDjhtc0ZAMrXkWyPkRDbndlaTUJbnqfkf5i/l7TRHKzn8KwSZ
AaTHYuspo9IUGEr/+y+QeyeQITMBZ60NmGRx2KcRii5GMYRysJEJQbpddyXdoJDCEl99qsGfylmO
9KLHB0yMYOxW4L6UEYlwzYpH+vZfpBHRPsBU0MdsqclCDkyJoyfKMR7GtcZm25N8Ieno+XcW/L7Q
SaYtKZHOQLB+XBnFAHuqCvpzD8Oo0RmV0MeB2aqNp31l6uvVQBnJ9/pPf8IPJLZXmcjEUTwgRlW+
9D27on7IHRVE6sS6AC7IA8QJhoqcB+q4XXMra0HHDmODSJf0GuYtYY4wIqNrHaEiINKHXdTqZ/vH
j8xttXp1vYK+XFRQwPYB4qbGSUiBVnBR7xW6Q5WA21tzITK0J/zarizy+p28wAUMT1/sORQ65exZ
I2gAuVHh4G7iyOgOLsR7tNz8gxy9Uad1Q2xw8h75AXB/kpS51FwV/Gvq221Eegqtz9TuRcqy/3r1
MAxDcRjDrs/bsL7e6Fsfv7pGAkX9saoitI78wSiUv7HVuVEEYfsbG03VcS1wWChxlIbB9vn6NUvG
f5cG0j1IFYa8z1/Vk7iis6cWjjRxPNOUGM7KZ40mZQ04spYalJ6ObnEyEv13IeOHJkX9YgJL5STv
5VM2qnBPIC4sY1j0vDszAOkYIAKvbwGx+6KtwT8wAxpQr7wyb+kLkfFsrMGuqtb8/qdZaWRWlzpj
ZDfTfb2dneoea9RVLtwBvahPcjA1TnmspoVU5+Ffmg8jnjaaaZROq+Aq62zrQ72wOuwIfXCnoZ+d
+mgN80tcRX6sG8H8JeDKmGhqmghMmQdcoXoDh6ZrLtpbibYgCRE/y7/pfZHJvNd/iMVy2A21qlwZ
Cjr1os58guRj570qTiddJmdWGaLV0D/xE2TlCv6I4+fEsf8l6Kzkn99/cGnP1kIFQrOfWwLQtF42
csaT5olcF907KdGaOzKbh21Jory256lLbb6gVAc5gbWxdkYnMVlO5U5869d0931lJt5iwv0mobpD
4L67iw1laLc3gEp/ahGiKUIW/v7PMXsSOZOuFm19ZCHoNIHN9BNsq6sHaM6scC+916tLLsolUQVX
21DdyvK7BlmVZz82Y9yKjEub4ppQ1QxXi9Qj3qBCC0yI5GfBAeQPceL/T8KM6oACUjcfyS5lKKkE
SQXNHd8wRJZaJhSRIeXQmHC4eldN0qhWVhaBemjsPmvdGSHfBsTSxGkuKDMGROtbQjtL5iAE5JVE
yIcqsyi2d1HRoGqJgdTcV+u+s3lWSSpj8Q0ivZxViybrDvae7C//44W1/AMzjVlws/dj31cBzaa0
4E66hZKiBHo1iOLemaeLLApNL2TUswgyNGuOLQOvdFB5cbl9fw4X8rrp6I53bewfU63mAuCZjkYU
SCRKJyiZrUWvfxZ6rRKeHGof7VLxunL+Ib61kwNyrLEd2eaEiANSLi6w2yxPkevCgE54qMpzJ/yE
mObEu8nrYvecfxJ/JfS8AgXehhpFBVDL1l4Zr/kuMOB5mxCYYCIHznRIDPRWRY6zERehFxC7uvC5
HJsKeaQRnjRX4T0kh1XyCaEEnl4kOwjLR0dDfQHmvDLTX65vlGrTyGfyubMq67j2CWf31SdF6qhR
/K0wD5XRf2gtFRYMbJo3EBjH1/nUFjwzYem2UTTvdGO/KqoWdbROezDE2ev9+GStraT4KwVntVw3
7SIznTRNaRIgE58eHO44i1mPNGceRZmFOLOzUFicubTOxNqZTc91997acWh3fcDjt7nC8We0soWF
ySa/IJCAVpn13Phf90MXp8zLpWzpDHIj2lRlPYqTmsdATkMqAK568qQyGlVgXtWhFqA5wuW9g886
bruP94Y5nHaniQqiYMnDq4VLWWiJNr8ohQ7c9ssGnbdlvEJEm3k75a+r7Tkjbbyc4vONfpKnqDfX
2UIST0BAYa38pVWNP76cGwKh9CmBlCftDJEf1svxj/u0+WFDtVfyCpY/4LUmvedokaEKBSTfwGut
hDtYIUzLauzy0mE51iJNw+Ekxo6xNIQVaQfWGHfwxXB3yv2wWoE3qYk1tdWAZLDM2g6oGgfZv+zM
IzhtTWrE6KInfZekxGB13E4KAWJiY3JgHG2WvesDsYp7vmVIZlJkg5kcYghkl/Cmh1wW8YlESNS4
Mh6EMxrLR+ZVFJLIAQWHqnylOPR23K4ikNnfd03DEWVWt3dYDx4IiMyxonQgpva45AOA8nc6mdJ7
cu52kkVOxXoqKk5t2pWL4qXqcLjrUByCyWbD0eHJ8YPQJetd4YMb4+urZkDSe6+KlCVE4JCkVTfG
h6cgF2blp2WGhX1ZU7lZDWxH7XUN+hcGtjopQnsvJb7Iny+ca8PAX1Tk1vV0eynI7CU5glmLm33a
1CdPKOp3PGP/JX70BWWCPhCjAWSJTpcKLbC9wPUoFcfzKX6QdGv649rmbJq1+m1JPuXTUavlE5Ho
YxEQOuxyvR2G3gEv+9A2aqQRuUI2sH3txKV8TzxBVwwlRXtCfsNomx5WEiA0aLcc8fkc2BuDKd5c
rkLRi3tE83dA6MKNHYVaw53mHS4YuOVKBrAErJpgbs8iViRpcAJZK0bXvHwx7bRCA8jh9BVcsqeo
Ug03o7cyMHblmglZH4dTOj9ZTK1V/LrcZ7/aP3MW25KqT92+NfsoWRIA0VWW8m2hi+65XmuvcYem
e5U12HurYx0ERQ4qxu1xbpw4fPgS1/89wQ975NZubSwQ0W3A9pSCBon8FAho8JVK3s3gjsu33jXK
4FMfJQp0i+CW+jSgNIgTRRhsPTmQD43W2+Cy5vUHhZ7Bv9F1a7YEXARedknyXc5UMJOSDRSsrEHH
JEn5lhEG8P06HVdrxHr4L0zyiA0upuFNh2kBgyX/hTkJeftTTTnZ5tYxflfXKxdjvM+sfb51rb6e
udazUzeM/GgYdikolinkFNf/2fstvr/QlmTesk+B2P2TUf2bKz4gJ9m5luJpR4rcIguggxlyOkrY
0OmuUHqTFIt2L0dcJ3m2hGhQyYvLg/lvW8xs76hhzLLOZltJkE1hJy6nzSwxl9EbHmFQTB7dH58u
PHGEDsD3Q6/0am9n6jTMjdIXFDxlK/ewqm/V0TLjZWvR7gS9co5Y1YFqJW0/FfH/wRg09LuDAjHE
gkizE7AMFxIeSo6Dq/azyaMuGvQiNA6e2K2zGIMP4kElxbBspgSm9XXYb/zAnx9VOpnqgFzV8ULp
M4MF17rFVkje7DlfPBywWy6qABuY0RKzJL3aNwy+ZfjqTINDdLUVqnMqbHs/GWwKoeS1kyWYrT3N
SMJekfZh3IIy32You7QdnkHc/FKIZqdOYwIkMxe8lkCf5LRpxHfRGxq3+mCK70xZtGQpLheHzj3P
6mcW1YETb+tOM58A8p8V64zLy4tfTpXZ0M5QU/zH9I/OUJDLS/I1Q0JiSLsGQeuNgIwLXi5e1wey
2aI5Aa3/v65h5wptYq+rn/t6KUWGa7y/h7lPD0VdsYdwRGPMZJdzXk0tCoQzVZjQHH1JSzf4qNdQ
lgu5AlWIdg3LeJfDgirm6daI7QRDhDAchsgpBBJqU1OJxhirxwC+PCk91pH6CK13Sw88xMJ38q6p
pxg7oZ1W+mGhobx7hlWbTvAf7zy4nmbq2Ss0c6wv7FozNyRO2FMHvjGWp+2XMudvgUc+7vlUu+WG
03WHZ8GOmOruzwLivvDshCFiEFSqaBey/bJQ9A3+tOm6KaK5Lp/sEnoubJ5ZhGARLk7P1Jawegnu
0Oc51zIT5tcvGvXHSiB7BD+zqNS/1HGw4+ku6pPwaPlko+2dU//YcV1z8RuRX4bwCLF6AFXsIp7P
rdHX3LiU/7+2PD+PB7GA4pX+/EoR8RgaEyYt5v5xANzy6B6Y1nj39BlKIUwm+8s04HjhtA/bCw6A
vZKFR/TrQk9RJgzAEnK+N+INkFpzu+7tCF9RujKBQH0RkFHB5CY3v/YxdkrsxkneufaPEYq9RYsq
kWMgq/pbSz3gPZb4PIc9rwTHzBiksHnh/+XYZd/BDXDRfRTVFurqDjFcwsf+LE5QUzgqzdXMoFQl
DLClKShJsDFE4eQdbBKUU+QhdZIzK0or9oWy5xUge+PCTtbeN2tLuZD30GuGnRpBMPZL99b9EgqV
U4e6ZbAuOR03jSDiXmAcszDALOoznrrM81xwexsHi4y6WGEyc8apSJGdPtHCqAvafkNMngiPcD6s
BrSv5rNlE/r2RzrMT/k6fd/t33zxVkYcc2FwNhmq5jod3AZoiJpV47iE1AMaqBT5CiSsWYjeK99B
Vfloj60H/9T0Foeay+VBuUKry1zBJe8DN9LA6NEt+ujwpdfNJFEYTQSPs4GmvJQOv5kaaZ8Wpx99
cnekLMS4EzItm0eof+KYDQGSmCyTCuxjo0DK9ZHI5wMxk3glDJ+JZabf/iP3jZ6HaNelB82R/0eg
l/Jqz9FruJmzc6uCvWUEX9PgpG5MIElOWIRKegy5fpkdHegwV4stEY+KDq3k2WXOCKiSlCCJYvri
cHyOM8cBTJvjT2zKtBh3+WOh76zr3dtRKrOGo0Xd3ydGw6QvKZRmNWANMBLNFcEb3HFQ9AQxyTTi
9vQswnVd8QiLwDLq332usJRE2izREScbxUjyJKELo4OjMPWEIQwgWqJ0Utl26ABG7wfFQz5S0I70
3nb8kQdW3M3PBoZwl/oPRjk7Kdh5HTbMUsWp6kLaaYLPRPZsxmni1rknm3xX/bHkrQIhC9RWL8y3
yZH92OwNvsSRQ3xCKdh2OVL7lF3zuHhp8NaHa1oRST9pCyp0N/l7I6bTFg2ZBQMV/HQvVO1kvTEo
pxO3/CbCwof0/ocWsVtMczT6sF4d2yUWDadrzgk2LUyVYWa1Xhtlm4ak8RKMp3AOYzubwYRV2QGD
8UQ1MswhT5PhDzWkJKPTdvjV11MNgOps+uHIgQcN+M+TcJrlAne3JcBgPcHtOTzME7A083pd/7SB
WRKxy3J9HTZ8o4PnKCx8mN2GV2nk7VVPXzjloxjhq/zJVN/cEWrDe3Dsw5pyutZv1v4zN8e5d47d
eLipfdxa61z0a/7LhoINebST6v2fCOkJFZX9TAthJDWLdh2Mltby0bLiQZ1lErI+Kj3az+WUzJBI
Kb8ij1yis8lCixpYNzHfD19sGBbq1CiJb1LSIPHPZYHUfLnRMofVf5ewIY53XqAoiAK2LUOdvgV6
tOu1cARd8NiQgUlwbkydZ5h0PC0sd9WxyBImSZs8hrvS6alebcgwH2STpuscGcio8vNPSjwg3UZK
EEz0dmb8YC0wvNXqMPrwqqVXJNGm1LzI22caPTg4JJ3ZM8u+5/9ipgeyhdj0YO8XW2gj27BTVwiV
7hL6tOKRfcgGupoyZqWEkGiXgdLdjRANmlhW/rDNTwgd1V0aVrYolSUo9L8A39y+dHOdR/1gWpOB
3wg9bGZoDkrcMvzaE7S3dY+F8U39LxNaMfmHn2UYLk63HMjkxNC14HXKjTT10kqEXl1W2jnQDdNh
WY2pEKrX8y6MBfBf5t/yYEkmXYHKI+1MBq4qEgNGGpufe4c4uuJPCVK/TiF1IgW0aNeE3BYFNFXv
lo990d7WggdC8qJAvaJM0WW51aF9OuH9HW0lSeP+k4M93Wg+tOY9xMYiBZzM0h7FhmNZMJDreGgY
57i8Y3hLFHNUdPPmU3guTzuDcV0jPh1Me84b6ov3fcScZziAVIHivzy3jLFdU+GTZ3oEDRIoptJc
Z35J8zRZlE8CNkQEJlyq17CacSZ2yohvXrAaTDlnpXHdbrKmbc1iKkRkzK8aMxjV958nKb39QCz8
Wypkqt05GCYT081SQsYIHVnlb03LHXj6Hiup8Kl1ohYkaRETsxH8ioeVlfd9Y+cq8PkUKuR/fk/D
9ERX1lY1EnIXxdZJWf9XpDX/oHX0GS72LAv2yy8Tc3DFGrq3rVCBJcmW0tlYSpUapHC/PR0HbNcu
UQ4uktxLcfg3VEP/D2VsjgYh2D4hVTq960gNA5PCyap+T3x0+oDJHo+wTzeH+wVGLdyPGFXegyXi
0ZlaTtNB3Z7ElhlEGQWLtzL8kPKPVvjKKQRNO7/O9iHlCIkSSgOD/E+7OFtBCD34EdWJjIBn8/3s
EgCEhM9bIJ0oZwpeHbkFpyxWT3xKyF5Ds/OWXWSdlIAJ9qp3K3zNnz4mHi/LO8LI40Xdohys4mIn
W3mVnLdbCGQFJlO33dHe/KU2dHgbeC6gXovWPZvob7644fSXwWhVFhHwRd2YZKeSy0gyC9X67Fe0
a9jFpjziGjB5JmMoe8UfJ7QglUmnASJU2VIvXxGfIG3608JaFVZiCTbTUdHwhmwjRVqJms4HCMzB
Kse2KyqQPCkuB86hCy9krvOI7aSj5/jNglyMaXBoZA0CPUzRjYQjdUbJJi7misLlpNEULpk0erxt
HFTLOE+mvdV5le1IbYbC0XNG/JpdSt7VXrOMMflLpGYrdjpX407PO+717225Z9umLeZN8f4uuO5P
BRi/kTOXJYW3dgda4NTG8NLzgkpUHGVKQMKm/5GNPN47TLv4cbl72zpG0mfQp48l/n1/TmsfTqqd
0uTzTniQP5NEPxM3oGynSAapUsAKZ/9NdlEZUOAnj3Xsz94qCYsRZzhinfGkaNNtbFppzlt/DSyW
xEvyqLLZfikj7GRjIhX9PfMO7IK0LixA6avA0hNp4Bo2a8NwvrGP+X2CdoDVNsn/hz7WUtjeh84y
uCoLGePjspGmfNCcLfoCFzI6nvibkHWoHYEPYCf+i45YUI/4LOCbheF23Qoo1zgzh9y2khbu2uAc
sQNzkXM1aKPmJ53BDr0HipZTmtY8Ma6omvzhB6aclXZ1DfXI8vEp4ReLcVUeH5UuDtpYHJ99KUtG
l1E6np+HH2u5GB004S6MLpyeFbuCFosUylHpqBPP3NPihmWeUbcL18Xk5y2o/ISAGmSJY1IweyMh
izB8WWWUWme7sYjLBqn/IHETkRCVcPeJISOp2u3MVvC0mk24QFEpqEcal8/ym8KIvQbqw0l4tao1
lIigcvEpQZNBGkBNnMtHNj2Ub48ae67ZAOO3GCEe7rkcMsLTooPAkYooIaHwQTcZqIJBEutilgtE
WyrLO0O8vklU0GBNtqkn9aTvNXFu6wplb1IrQwNJ8gTCScT8YWGSivcu/Wc/Mcs4p3LfyPm/MXbs
Qx9kthU1QVOxgM8gK/wnBrN0oxhL2h0MjPg2SUtGv8B/xZlkX9KeZoV1YuNozXnM17FM6RFLAZVW
460o9IXgHw7mno7K90+eErOfrERrX9D5OC2MvW0jD9IRUsD6mBk5pMYhs7j5ZOZpBmiDCoOBE/VF
NAeMcAEjTJQoscmX8LCnBWyVlYcEICDAXdVNa+zlHF8SeIdgj7+688tz2Uffpq/YFCtClTXoffkR
SHSckJPokpJEyo/jxZphCYe427rdDLzwSrhitnE1/dY5cDOec8yddn/labFhTAQ5O78xRp+yQyl8
SovN2fyadzrW8skiAGd8B07rNZD1jT2vnlKVaOD5KIO/ivydAZ3ZcEXQTsqz7lJtX9wWDoa4S328
w7tLvcDQ9ibId6j1SifokzwU3wJbiMeC7iw6Oj3fkp0NOZvecLV9S8K8PANaQ6qQbBMT+YQ2HlUt
oyBlAkHIN9g3AE0wYwoo9pIEqQtG+scQ5q2iPrGh6a30sU7+s5GtPDzu8DqZewDrrkPl63pNDsH/
ejbaOWCLf5NprrTJKuw1UQzSEnPlrjvWF8z0LpVxp3qMw6vXDbmaYIo9fmYl2kCB/5knqBzSqw2n
OdBnKaYcOLEQF0O9a0vJ4Zm41y5s6HCVtJI2ndaUzp4A5fh/nWGag78f/0IjvVkSBALT3ocqatck
ciDAyYqQHNBRebw41MGXU5mfJieBKif4daoeuIJ6L55kS9nBu6Mdz4zLvZi2PQhIL1EDLAsJRPcf
6H7Z9UKRgEJxBfU9vTMIVlykovHwQ0Gd1QT7yM2tr8loV/dgQ4uGcnQ5pqYP5tiKXL3jqB1K5jz1
J6jmfZV+jZBVxrAGxWIjmQmPApmq636A3Xd5qb0t5KN8vsVj716gCf8WPgMhWbff73SSjeDPryub
fDSG5TrOYeVbmQgXya24/J+OQolho8lXLVFsCnEmCUXvNAzwYsuF7ZJfJU+mxNnTGOMp11glC5EQ
w8a1x07at03Bz2AyUlIbffnFpEQ/jiD3GqlsPJdeNzXfb5BWjdwvI/Wtru9Tv8BBRmmM+YhODWOK
hO9rhwdVZbMkVoDjaVqbsRxinB7aDXCjoPVuTOLJIK5k09n8vtNUk3VeujQt1iLplZbIhybzYcay
t0d5v3wAuuwecMp0ADdZStycoyp9Sc8Omd1f5F0EvuINs7jNtLbia57zEuhGKc+25P9dFDNy0x7y
Lk6kxN3SSO+nXIT7VYdFkBufwIZS9gxpQlz0HlDzx6ze4O7m9cUXxa9rhN5dW+cgK9C2+7V41yjl
mKC14PThnQA/MYO+9eMtsz469rf9NsUoqGGEAYWKmBcK7E6GbsZm4d+Ttg6xTb/xPRf6nW0xH7Vn
xOAwSSmadLD7GA8RqLSqmTOiG6oEYANQzMhSRp9uNzNkDm8lS9SbvsTRZyncBWmaSv+AENzyjbSi
7iAoqz1m8dLDcnj8AVHo80HTKWOdn6EvReBe2cowyfThuHqCSY+e5aJzftLlKyV1zAxdkjjM7n03
30WHLzr4cd5v5wo+Wllx+LlK0cXh5WG6LG/XaaPrXeU+TOKzaE5X+Uz9iqP9Zv62blAyv8aGSb5i
wPzcQ2+D+IPsQPwi+CpQLoEwPgLsauODyy0/2BzZbYJDbaFm99jF8sJ2qKIcttAKir6sDbV7SQAN
HbJ+EDRjGjmyNtlhXkfb0d/1JuF4GIHGUd6tXIGiW6l0cN8+XUiq4JLJltyUVYhXNAfndHrX2Wou
uUpBou+1FGRa8+f1XcUb6uV0EGU8gW9vbjT2UcUxnCV4RF+6/b8vwwzMPSOOxH6o/PMe3NF+aCq8
a4xXkjNeF/LD0nNDQs8mm1e4b4husQgFiyt8ucBGg3zIzaAjHVD+3PTXsK5R1WMCrw5Knoram74q
lZ4v7GpAuW2BH0SidhJgQkEwfrTQZm10UEuOkkBohp6cJmuJLmQ7wQnASqCVMAkXhmC4jTyZT+kW
jlSsqdZo1N3aMLjp4ObaykyVUBaPDnWSYtZ0Npo/C3HP/Z1KsJkBrNyJDspOMV5eUot9vCFEekAb
05s36LJ1FHw7K/K3qrMMozir5LZnXURehAWgZFfdQ5Sp8ylxdpHX1EJCiaynwtB7gI0YIU0QO8/1
PA7UwQEQhAx3dV1Z5BV+G+/6MQ7b3HuWmoLTFRGXD+xTAaaHof/696O+xcy5DA1Rml7NKXwuB9oY
yankx66IwttoVZ/5tbH+zhcIdjfv5F0DjIiMDxysuXt+OprBd7GRzAkYsxkQ/vqdktAFdPasQn9q
nRPWBjKcbuX4eiaxeS1HT8W3bPUAlHori01k8mpi8RLIC6wHbMsQgBSNjFKR+Gb1qIigHPQAqbwk
u3ZtmjVg71sdzN+mev1YnBnP756HPBG4mbGlBEa+rLAfeQZeJ8Heh1HyQzbY0XVUlm1+FNxXjU3G
a3s7QNMKmEoUWmygFejTz8Lmw96GuJ64r/MDGgLeSLLep2vmaUvFbXRgGZ8jh8Ky6n+wbYUKyMlM
a2J6S9KNy70G469afy+lodJZ9F/LHHG8+zbw/85NSMNYcUA488b8bLFl2wOrXquL+3rlrfQwAfBZ
K4Ea8tn41l+SlgQeF/nEP6g8zFkQampZK4vYrwiAE8prfLtv2wCLqO7N1XwCPP4pKh+an91TCIbk
eUGYEJE4OwJMvkhvzlsSaUmTkdXNEZoPEkxpDBIJ260IYfzFbAZi4ZGXNCdpbRVmTytTEZiX0Moi
hxsC+lHHTGKCL6Drh96hw8lrrr/Ng1zNq8oCIl0+qYwGQyQdEveEESrbFBA1NhIzAdX3tHMdoa4S
5ZMbcoQF4lPbBIKPw9lwQNEuXzjQf9EbWWuBuuGHavXjdmaB7v8A34k/EcMfYHrzE0ZJnQ20XEzw
pWEcN02z6HAPh8xf+sxfAGzXBfUPacp17keJvkAPtv+S9gMVRGpe5cmyZQbhyNEnEj+wvir8D+3m
qXCLXQP5xnUD5lbMcUc5ho4TiiJ68X+1V9GYAM/7pCduLotOnJXE0Sg/PuQ8qN8stQrSmxPUuvia
svHcKWzAtOYLirW3VzpGCxmvdxIpDYujfNlNsRGb4wBjWRRDI4UKU3fFXvxVAHnuugBKHGaY4466
6GCXwJ9gqdFXa4hr6SgLEd1/76jm9bbGu0NSruLkCJO+3gXa5EKGZvFS5heuuWD1iv8vY4uUQOnd
0aBscClJgjXx9h09ChUIkAs+axbPn2oDiMXurXwoOLnrBYQQgRfytKmkZ2nzbuy4s812jMw/k6ru
hiCpSPOiUvUeAy0LRxMzulIx9Ls6xc3uOE+znqsb9g9TB5xKcSgyb4hNL/SuMPpL+H0pghufbgnv
jkFuMpElGDM385ojw6ConUU974B1m0susywsv9ZIsvhw3MQRCwX3YhYOH6Nk9TkHc7OHmxed0MM6
d9qumRHYaz9zhGp9bxfCexMRFYt6XVQ9bi7T3ezDJ534leYrOqOiKSjw7lA/Xr8kEVYU7QCVBLl8
3us38muyhCuuhO5MjxW4jbV+RquCQY1S/BNFgZXlZjsFkL2ibN0yt1cNPylMVqKkQEg0B/j9JPKx
pRsjgPZ95uOB/C1+vZx99MLdAyCUOfhBkSGcPITaq+uFZcAmOPVsq4ZwouNAcIsqQh1IRlVxHXHH
hljKj5InFHqhdlKjbSwRVWtT1K8yHwXeC7BadMd7MjBCtH/uMBTauXNwO0qu0Vq4pXbvIROEsmvo
Fl4B6uyxhPn69GGETn+FqV2b6ypTbJtWsv6dxmfatmb7/Fz5abRPp+Vg++NqdtLr9u8BDJeKsXNt
umU9C2Rs2zD+y6Ley0/F4N6nXYJ/wjOuvAx2J9WIAxHzAlEABQQLiZP+bDOUu5oW9huQyXjTUra6
GbW8xsrYNnR7BS3UBDNSusbGkDadXyYUN7CSLKHUdreW/mFuVGWeLjQr0ywv+HWFztuqJkcPf5tZ
c2vGpt1vd7CX8z/KGKZJjrzA+xwx9VcKm6kAUBwKNSqSijWCNFgrBKs0n/uV3H4DHH7Zf1NoQ7gT
2D2Yo7QM8xbT1M3zsIu2Wy0eCH1qOVAdGCSuvuq2cwLy9E3zj89KVoaO7x+WKtUmipYXb0LjDNix
PTNjI3HHeE+leQ4JwOvKvFg77joL+VUrEVoY/8zqWzVAuVZRO3VtpTh8NG0KnajCjuw/LIia9KLM
RqfJpsEIjlYROHhTos+8E8NzpzSZX95wofSBM5qBbaNBbD3rdJXFMm1d6ToWly6AV7HC4In4qSuf
VeElfFP7WsDoiCleUCRZyY8+oQpyqdujkvahXUpkei+p0iAZDDEaih857MZB5e8juz7LxzynNK+m
aV6IMHoF5f80SkI/eO7W542BbeGUlpyTdx1JdCcmcYS451CMDJJJwV/2BOWMfE0naDw7th0YD4k7
1nM4SHrRBe2yIpsICVFQVfKmPtmrXL08Ed/FwDwiFxHyDChgYdL3cy4DulUw9oohcN+z5LGODEcQ
nWsttVyhwj8QhT0/zHhvqApjh421hJ8J4XOxpTBT/e2JFkjudKOMP95xKXjiYPKgTnX8y9hTLhOs
6ohP4RTEuTWxSELRtIxoARdGF3mCZ1XhZ2S5F3ewEZVilyukvKZx65SchtzjAj3+f4BkfTMRfFzu
hj6PJ5ZjJqcJ+Pr/T3rz6w2QQ9YIWtR3MkQXv5fLN1JkYCzy9BGf2qYDJF9oCkkKpZkTMDmQjmLQ
8ED7JWu66rMSyIz2VO1OICDKnrL+OuRPM/1gXUJ94MoDlqsLWf2L36Op4gMzsqgsLsrfCfnBm46d
9jBqi++Za9QdlTRy3T+fJqtthI4aUsj7oim9A4KajDqrruZEZ9wjWHTdN6MzBRobn/jTbbRtMhSB
QIiWlnDtRSfZlQ022pN3fkQ4vB2/jMtXLFIQRlA3dbSNNRlfm9lC1zxcVC+vkrMaZyp/C18lOVNQ
W6Rb1qC/76Cl90ZtFqHcKfeo0wWJy6yNc0NvmzW6u1Dv7E8hFedq1GjbBRr5ZZU4UxwrRaCGK5Zd
NCv+Z3l4AbEmhPmgJeYdrjO7NY/9zwS1SO2/RS/9nyPcYwNnJ7ae30BRSmBwwTgMzO/A8IG8YpL6
J9S5+pn9S7PKNll7sX4QpgFA9iYlc78+d/HTG/xVeIfrVX3fxHhLELxFSwToHYeEwiauT/941rJK
RmOUAMz9mp2MWSM5c/RCuKXqVv31mq4i6VB/A+JTNKAZl4bbYvvFsO9Dm0jy4ynvLGczwqTsZG9Q
EHhcrbpUn9ujs6jRUX1XqqkQPxbCs4lZ21UFu3b2FCzq40hl3qJRGMZ8myrUQefbrMhwUaj8BNXE
1qfk9+4VxN+sPfAApV6OCZ0ylXS0V0prczDZbl2zyQSDkx80ZPZhqxX0+c4oncuoGMYpHQPIM9Gn
sMTx3PHjBHOmQjzMfpkfMHkIWmqxER9PJPthBjpCirzy2GY1QMmFp82fs3wSoBGljqxVXAGI4MrI
mdZ2DZXvv2EUAe9zozWSEGsKV3fU+YY1UcKeuBOeWKrufOmO7lKuRASgFECVbg6y/SMA/e2h3JAU
aiUjjLPGRIJvD3L8S4UKhXYgz9NvUhnZyPyNrM1fLGi569WFs22tX30QzS00j5udBmO6+vhy4vaG
xsF6uH2ILHoNkXoKDJvO6o4WM9iQ3yLsggYyyDiL8TnupvB4siVKgq2tLaxna7nBNJA5LDkMzNz9
Id1QRWueKOM0lY4F3Mzme6yuIKCXEjIFaK5g79alR1vMJSsXWTViQ2f9QRJOYAzghS0Hlqdo77P7
OEDwk4LOeKpmaIUAESumnUcVLSsV0z5tWS273b0GPzdBGoBYhb+LVhv4ZZz5bd+sYAzuK3jle2KK
cfh86oSQmEhEjIlCOPt1gBHmOtSERQyVEgSWOIRYG0U5kLDo0vSAx3IBJnD7sNQwuqBhDCb6A5GI
zletGOKW984nnYxOtbBX7Dw0zNubj3kjOi4+bu0YGOs4wAdWO/TwLa6JnqT7MmaipHQel2kU31iO
tKjrsgA/v4B0q+Mrxc1WqNWv1aJKzEl5IzSKieRztA/7XdMBNNhQk43P4RBb7S+b+4G2BOCjx+Kp
6NfvxQ+ir/bF3cF3VPJxznqv32sGAvuwh3A1fTBlSInYO63GPI8dBXkkggToa295guoVb9KZi87c
RoSaVuYaTtcDjYKO7Bof5m/F5maoYncktnBgdDcgwVfn4UBRv+3n24gJNajSpDwKyYJoyJdWG9it
HchB2NRqZtbTTi+3DZ69E04rYwS1m+DFvLGVZ6sc1NHRxxZtAVYRzbG930n5+8mWXMt0FHdOPqVF
cg6RAYOdL/O04G2/7h79x/WmupcaRGrSjVwCh5lij0TdELKtLKsrK2h+SsDWEvJQJZqO73JdWdfo
GF5lW63Rc7Kv292EYH+xIsQ/8N8XgOeJugsGulskFei0gsvrEuJ/OJC2gje3zRXYvailDHeTG5yK
Waw6XaZ+mHZYfKhIxM5fDbjo+sNfQQngZbHRRZsdwAjGnVlek00wvrEZPCC5d2fosOGFHT2aGAkT
t7en7KnOb6t1aTi/etPdvieqYkpv5bVw8dfkOSvNpxFaKvdanODI4IOWJv+T2MCnqDkUuePYFoab
8ZrHAJwq9/xc1QoH9GURMW4eJqUlwC1dhOKHabOSatxJy9mGVABi3hQnRM32BnfhjM2DA6iE650v
5CTIBr6usb8H1JVNPRjuJqLqi6utWcpkQTkjAHXU5gzfaOOUM6jRXg+yQNIgOP/XLjhgEZTVzz27
MLiiQJbY1FrmywDDGobva2BdJ1Lh/tlvb18TKpk2MZ9KVHc3wKjwOnODB6GtgKFQGglWyo0/jrlE
eDJ1ognZ0JxATbW04lYtsTF0+UN0Trm2PlZHHBuTK5P3ONpnbFEN32p9KS+XPUCb93RY1HO1UthQ
fPjMgxe9gdEZeMfil5IWQw/X2V02T+w9V5zPUEXoV9JMTfJFhhWP7bUhcGhozg8fLY2Taps09cYW
+dka06SvzFFjsAlwMkkW6sFCC0GK8W7jRvJz0haNDRccvv3cnrJ0zA/d6pQ3PKcOBIzXG+Tavlog
AkYV+1ah/YQOzOMlEBHnBDk6Y2qMVTFyDvnrfyaqFzElI6ReWTxEZ0ywbhjeqshiymB4nlxz1Yv2
td4DZVNFaVoF5C0O7pFBsm5KmJHcGW7QXAK4LROzOd7mkndqqZlw3TDucP8ZeugII4As0BlGgvfN
5LlAH75Cq0EJeoEQhkokeQ7kdrFuDRsYNg4JZTTzT029ULDPUcogf32TlXNPOo56NOhv0/gHIGZ8
ZbbiYc9pSmXKUT9MH5jbOhn53Vp5X0aTpMUFFLdCZ7Uk/IH1ZP35IC5tXLiT49yoZKEWsckIe38k
HcPnzjck6ssDrqNHD3A7HXUgRlOgOgfxbxFDzN+waNxusxdXNNILMRMiiVwYuwq3bscPGVvxFD5E
cd8LhAsrUlBxtEsNFXyNQueexqX+GEAyK4v0VN+Eu+D1KDCFrnb+jozaNyfmqp0KB8qxpFR3XmXb
LFZBl7lhFPrnx2OScpWErYXGmNy4Hd77YWt9NJDVy8DvKR9I4JZlGadYrn+VuyJMMMZalUEvSn7V
FjdlpH/nqUPeBPG1VkOSG8Il18NYonSGSzvoD3LOnpJWwRYT0yn+TMzoKJv7OkEuNxCXSjWE+b2a
aFEj+D3A20giiqdsyoFmeSei/5Hffl0Dlre12iNbWOPIRqJixqZaNMjAFXHncrztCYSPRQKZAr9S
eRUSNX9upDPQJPKfwkevxfcRitQrDS5uh7Kp0IhIZOE56Pdh+5ccYnB8tYTkrnSZjkBHAYNdCAOq
OSkrbCX7ZV3MeszGNzBbOZiKVehQ22N+WLRjeNOza6NSe0/a87yxtMxuu63a3bhcp8xKER9RV77p
YiAnLpD/ro9tOZ/WJ4JAe5CNEQrpWUTrgiO1mX6VF9c2iNNL3Ud/0BzXLIaOqkUm26OLXKmNamA6
51oL0JuKPlS+IWxVGxC7uZzY1SGw6lhj5y6aVPckuMAh9z/j4Cc+vI1m4zRlw2l+eIzI8R0X3oTY
0THFzyRbjU+43zHuImuxiqQBmDeEaoUIacE2THvKOVQ59m1kVnGwCn6+CDCNpwBJ4pA6IG5yM5QR
m/TWQyPSYswzvJ9aAlmPDaVRuf2T98TLPSu/2uo89pyoHyhnwHrykSVFMHsP+fiud6LLCm5XCwP4
zSajwCk8ciD9DleiMlG+RZPNI+TGE/p9BlFViXtYcuHZXZ6AKPyAZjHFd1QCtLDFLD41fIn8TgpC
i6BVrDv9dSomEXbb7XQnM5BqUACHmR4VhqN+aqIpZyNDwcU56IUyiPl2FEH92SQDEBq5mtV1YmlI
874P5NtJ2JAtuniRRm1Cc9RjiY3bzrkaz5Xh61a5n42RNR2UXgzg3exZfLDi0K1lZ4HOeKby4s7u
94ey+SspPU48TbABemrfKM7Un74/0ZHwh2ELrRAtzUD8Liu4mMDprWVma5G7VRsU3QiKUodfX3LN
NHGF7VAkFfANLDxlO+sxU0zu+5FjVj6m60A7xx3eTff3icKyXD1ucx0WJEWo5n1qsdz1vKNxrGFC
PP0hREZkVKTuK9wBOPfsKrOaBlwY/TYqPNDo0lQ1yB2UaHbeUxOq3FrMQ/cTk7ljZgAr/cAcQZ0V
lMKmoowmOn5jfNqOiBo1Evmo/NX4JOyiIKfZXEGu8JsxSxXpgeLFPe3NGLW+uW8lzGSeqhj2roKe
2sMAhkJ0UGEgXvWnqOPXhmLBnT9EhbvF2KWfMbiTt46vayHoqDKAo8emg7iWJf4HQZXqtGAlOb0E
PR6NxHEIX/E2UFT1MWXm/iyu8GqKazLMWUkfqYLyBu02O4LtE8Ij5YhdsKIFnBBREtDpujVwxQVU
XJlv+ERWKOE6/efMEPnXFv0VzhH3I/qD0GO/nsOVmNpZ6bBQ4rbOHzu4nS9V7beYD0sr59rKbtF+
3+QPMYvVkyeDkEfEM5eI2ao8S7KviJqJER+vVhWwxDj32xk8ofai/iEvo6+5EPHmfJDGq/pUHU6y
X2CqvNKQGWXAccGHTxiXNOo4v2yA/8FATyhFmHB11ge00xMSy/i4h+r5lkd1CDJyGC1+O0+4NXVQ
slv1CdQ8LUsmd+TfOtvgdjOlHK913Wi5GOCVbYQsVWkOv5Al29tKHr9vhSErhik0nDf9YlcJqTcb
deXTcH01/Tu/hl77ocSA5g1hM/czmzomtUEH0KgZJKRpuXyb0v2onTMaQNRTMOJtV6QopIchNDrt
oK6eZzRQueXW+RVRYfAv/upeSkYYGMVJDgI8kU4ZsxviDNJH+uHT6b7HE94Sj3Gj0MLwUwTXYBVN
ugeaL9iwb3DRG5veVkmfISQIUynoeH8aePNPX2MuesdHb2UGJwrgf6z+zq98bEZVw3DkwPZNByq0
/PYQFXc3uf4etPckMO8YR+zZmWzOq/BVg2pa2VbVOgcLWwWLNtRxmyEzawXefcLHd6+c+BLTjVpY
OLwPMhKVNoUttXhvnbJFhtT6s5GKRUQMLnQ6kjxxZ6+pXylWArgltiBlGlXuMJPukLuyTicMnUfX
zbE442OfW146Giv4SE2fAZkaufr+RWnOrd7QQIslaqqzASFKcwVFEoLrzRVdhv/ECy7zJMVVA7ko
6eZmKFJQFvepUxl3HBZyKJKbl0q5Vk7MfqyyDPN3WZ42h5/iuEuMTWhwYznLtWZ8hZu81nkJaBnA
SF+vxbkRpm60RDXYGYQg+d5R/g1Qq0uF9mX1UPPjNXI97y2rdBgMKEEDnInbgurmuFFPjs30/IVy
eZ796BrsaF0xnWo1Bg/GpMrQNv428wPIWnH8HxbxPdESsSFDUPCegQi5zmljydSWfefgx+IJC2YP
SkwGNpVw0jMEA+Tz1OAYxzKQ4a0JlaWGdDFJ2TA3zHT7Roig8TM3C5U/Yq8fC0ho6XHYgLBLgdtM
J2PIfNcd9VDJgsG5GgnSWcv5zETYkahsyBKe9mKGBEMO7UhHRKZtV1z6Qdf/TpNRX5lfeszb2Gk2
OddRXyyP6hhZ7+C41xfgmWHv2b4akIuv/1JAaYelalhjjvQ5x0ACBfmBJEz4oZfPSGtaSDsttOJE
O70IbDSzEGb3fBaI98xdiUAosolUD1p5akuPu1atjCiSgi/Jbo+NDWxTYY058NrAZu/DZHfwZj/5
baXic9HBTS1cY0wQyisE/Gx+Lzxvpy9sENwPQnrgTHvL0WIDoXeuFqu8sssKIo4I5t0HvyMg/ie+
P5NqwMG+Lu3+jdtH8QjNQzaCvE2Q4cyLRq5Cre9jBdp47/c1l2ht/C9z5aJrv2FhQVEszfvHG3qU
UqEiTLeMqAAwZxVai+ifdAZq+n+Dtj89KJ3+FZ/JL4rLVNNZkmkXr31GdSM+PnoCd4Fij6cJXmTs
EHXAE/F5vQ4O/1ylLo0xPapXOXQbZksAGtiVX7g3+wV6uAQL+sEzE1lmlBXWn2Q/DIVXHcBij4ln
emIhPTHWLMWTJZ0IKycYarblpWDv45NMb3BFNlCb1BdQ/yi6Fghs8aaOXIjwRGZVBnoPPbrXLk/a
EfYIy0RF0Pz4txU+Q4wrBS0P+mzCTyvx9HBQQq6b1bK3b03Ia6UCZ81Qv9puvI3dO89Lyd9B39Je
1DadmhkqhmSJlykC/jT/DDJaN1ivXoEThrDyoANhDXdGlmkawUhCDZKq88TV4UXlfhREp/n5HSt9
jieYZioHL6dnLaSHj0nN2vMZvpu7L9QUi7vZgw5byzt7+d+Z8jLKL114oXESa/sLO2OgBx7/O+Bw
EiI32J+hMz3NZ3Ni0RxFYvq4PvdPggQImLXNN7oqqYx6ZuPzWfv5pHqZsgepZKWvuPiT4/Lqqufx
+QB4faXFTNN2xmoFWiOkVvIMB/qBpk7BsdhlbKva67VbN6u1e7YhNliMe1r9+ssbKcn/fAqUhYLy
1V07IXKWaKvoYYoUq+UFyJj4/EIPEvzjDK2ObcsEcQ7VhQlltTD6kxUGF3YuwKQwEi6obLcLIzn4
h+gC3Q0mCiCe6UzlrEbnQoaGfsALkyge2YkD4eLRRIhh+oYOvixzqd9hM7EftINpf+ClBdiOp8y6
hg1pwoTJRHJJ/8BHmE1kjxjRAt8xyvh1Xs8tsD2ZLkI6BfRbv+I5GMV0nK0zeK0eEkTg3oIrftZ1
qFmzZwFPCFjdqvk2TX575VvbAxdW59pNhgyclY/bWQpYRRppdYZMFoSnKpPmMe6HMxFnVo2wIMlh
h5xr0CxS8PbAx+ABrm8aUD4+sSq9dWkWCJ7SqDIKDbqmWwMJAWIMjOuZMd/xgs0TpIpAQ4UDakIC
cLIfbHuj0GvSoqLrMdklGFW20hpnKgx8l/X1lHHeqY7wNP2iMrXKqCJuqWlNLAj/0eQw9WmvGWH0
mQ/fkk3H6360OIwRPKmTU2j0JnFOAdO9/IWxGn/URoVWU4yG/o4S23wttvhy2eYsNphDfMbp4E5r
uR9soWFdnJDPRLuzdHajgrO7nPQ8eYPAPh61bKLq4RgSz4CfCFaXxVMJW6SgO8Z4Q3WgNgLwf1Tq
hTRVWssRsNkfprHvl7EKOGLGNDHmdXF7IVltI7CAtHgZ6JPxLB8Bn3LpQjisAfkaldcrcKi5pjSW
Rf7CHb3dlDB3WUkoGyFaKlEvVhgqewn52k14g/X5LVhv1jc0jDfVAWURVw8ZIY+TWSRen/MPRA8p
dPz+9qt//+cy4iCa96DTO3C4COnYTv2frvsE28nXdXZ/Zt07fqZolz3gqYN8M/nRDrCJsrpfYI99
oNMBrfC2zpf9kG3jMK84WCdTKQMuVoQp0FUAadGHgYBVPCPLbQidVWbyJB1r5ySNaOmNnyXgMky5
fs+Nm50YKgR/sKK81tD6vTp1QRRjS7QZJYeQr+AVYwDy05tYhGp5L4sv9TkLMxqzwAFiY/hdm3D1
aViBfZySY1tulWQjuPYv/1jZ8VuO7GvtWHKo0vnZAkTjRP7RniqM0b1cFashqakUhYfVF6DUi0yT
jWHbc/s6yyphPQ+znlbFwRdcReXHoEicb7m0Z9O2M7DMpIYP4A5GSy5hHq6NjQ5AujOwqWZBBBLr
bXZvty7ckKtgCF8smxpsA5j1EwbBD5DjlBxwXnUwvHbg/8O/ZowQf/fbHM6SmKAiwDP2gQ3Ej1q9
8hJqbbRSLFaor/pCWMfCaqpxB7EXRYKqEt9AURSy1ul68rgyX/PfNXxMzRcmkaMQ4UE77OFzXTF4
iWjbx81SEjys2fMJWDW+vNCnS7nNrWJ4XPvQBNXSTfnoKr+FUO4L1wuhWuaYCgp466asTGU8a8vR
WDaOFLVDgqTjEO5za73DzjwtqOfEPCb78jzwQEZGt240cqe6oRiyzvyh0edDggfaXETU/AS6KZLs
9ZuUVSV8OzSAkthlYdRLq6Y8AY8b7wtRZP9Gaa2yHDUk0e4EEjNyOo4m4GBfc/f+zrJMiH2l44Y9
+/tUzE9MCX9fFvcexinJDlF19NdPTRHw4tWRF179qugqpDd97Eo8tcrwbJFsE7OFWEMYPpKW3Wd1
xR8iaGm7yJ6Swo/56aUaMnh+ez3PHjpWskKnGwxDVeKnUV4cz/ZPDw/VZPV4l9SciIwXNCfDqZKe
Z3NP9A+2snwxXlzQJM9fUYxmHCvHtnxSkhtsPLb8a8kvosSxlVsdsjnvlgHgaNOaUXeSlbMyVe31
LtXU8KqOiJWoJX7fiT/ETxNORWTPPZRbR6eqL1ggeDCHaABgXOGUZ2IWZj2dNWsu9SG4nPTplmVQ
bk3i11JMx5P/pY8GXGSwbPtXgfYXhZ1FFInFYuSN9H89xb0jFu7leYIcPG9dSPORdI4l32kmf2PF
Yf7aR9a+mI95e2I7sY2g31y/JVR6kxgLWTMY+vEVEO7RZ8aVLVtRemno01QJAZxpYASGgLDvcGa8
VyR9Dk7pRy36AeCGwEvWPbsl2KdO0TKnpdWc+r7pAFp3IyXnLqnpnGjZVzQUNT66/pTX1FG/pf41
p5Gg6plT5feTbi2uilIZVX0VtXI9k6KLpCdrYxozydrWQIyLxCig2+6/Mr3JE9eReysVs7y551Ku
ToYV+8hLdaOlInte8Fzy8r7JyHLFag6KRHvYMmU5bCw9ELSPfoMtNmjFMHvnBQY3vgxMXNQ9612n
gO+vyGU7YlpQFv37/V77LoF3Dde47tYD87NSWIiDCwE9hjjYV4+PQ0hNOY9/807vJ4xvkooLd2Yh
jjT63Dl3azuEavSWqmw2Fv2ffXSXIHrFq46taXr6RyHPpFAGcoILuRKzTrIfpZWagCygqpHk5/ik
qwZYHT4dg2DZirD/MXFU8q6jge+Qoj17UTTYBqgfOYLZ0eY7VaBtcajh+R/1GF/rf40ahxeg9CfL
YO2nHhxkBD8ilxiduRfvml8IR3cG7wYgw+781NxLRaDug11ShAJC5wmNTbvlFVPDWJg2KiRLtDwp
8Hn0Zt07D1ETnE1FtFlmebLhpbWBijb09h0SQFP2VwhApJGbi2Yg8vzxL61MLLUBvTVZldgsTiLG
bkE7Kn6Uls1Pq75uBx4BdVobOOyQ5eFvI1N1gJ9OJtJlkqbVLfXA4I1pT1QGW8eoqLWZFDstvm+Y
15AjDUsibIyv3Y7/YWTdjPdCmkJtScyWm7AJFhO26PconFcZVzTFBXjYdpYLFDB/mGa6e7yeFw12
upS40KpxcfNf9tOPuoDHdERM7ojT14oomlaT9RvRc/xRyntbXmqVsJ6ZgKX0k2FBD8v2nbqiYTz7
02FbX1gtT3Kjm8FhcKHNYCq4GJFf8Wf1KtTBYk3JOdGypyACXpiWgP6Gyf4+ntR9Koy3pvwKKMq4
WqLzXYLwlrpmvaY7baYmR5TMGZeX23F8GFCkTBbrVr/W+wpX1SJ1Uz0WkIa3l68Mek3YsKdAz31X
sQuzxEAy1Z3xRdTwzwr5fwjisuBp2vq9IUQHRt4aXjIkBLlJyHeK0ed1SrkZuYU0DLtGQ2jr0KzK
TxtJFsyTHQnXYDAkOpMTia9X1Ivo1zKPx1XOA4rG7ziZproTZoM0gbr7u0BqEdPJsaG+XFZ9DFWj
PIycoC4BnPVyor3zcmOCB3UXS4J4rORvBHo2RsMe3ODdwHL5E5fbyig3f/gN+fR13rxYIao9ejTK
NwpjpWSiuwFLwrA7ojCTDQAUuQ0QQYQhatGUu2k8XwPLsQTds6PmM8GgUa9nMtZag/i9NXLgIvXt
wlpuQgXl2POpxM4W/Pr+/DyRKIy8sd4cnlrN7VFQD517vE8rwvLMkEQbV5P2ZnF7IC/zp13gEUDN
vCuCu1f+p1UzTtid13mUYStp2I6KLvUYuk44RtogivWLgzyUnv9Rlf0emGX21WueRwPLWfRC5JKV
R4H9lfA2iLrfzfWyGJPRMj5mzulEEes/TlXR6RPi4t9MRHd7DAUnn0HIUTewiHcGTj3SAc14K/WG
3/Nx2JHPGK0yP8+0WzgBoLbenW55iyxEWI9eJCsZq909R2RCmvD4jWbSsg1rooJLX5+g8anriLHc
FyentbuMSBFQcw1U0nIbukoe3mxesJRrVn2hTgjbiqHYgW/n8/D9msFD1+zpLLHDNK/ZPsqlbkYB
B6GYDoIwLkCqs9qF6Pb5E8ljwJi22P00Roie1pbOkDQesbUGro3pvVGs5L9cd5w7GK02eCtCWUB+
UPTJf7/3CAb25dYXIG3+LjjcNtH1YpcQJVp8WyoGHNU4/tGYR+fVI4oMDX5lylolQ6qr1ztZh7df
5nCR1CLooOMYojm33vezgFNa+JFU+LVCkJ+3FezWLi7TL/tUw+SZZBzUTCAnYmagHHS9ktxlwQgP
ULvi82Sq8od0jS/nACBbk+XTbRT21GSEC40AUNH24C/26P+SSffekD+0a8YUvTqzBZzfQ16qpdZj
qtw6W6Bne0IMaxQFkvMCD7qDKtKN9Ob23J6Usm65csc0xEx982MqpXVyWOaIpX9bqlBjEQTBoQUT
TastlayUxbx2BRqI9ZCEwPr3Jm1fzjAXn3SCz/H0Seimbdh8wTb03EaN60agAEGjVOLBV0UuqV6L
tVTQlnbhFPu7OKGnE+bvdYm2y6n6Dhf5eP5ykzdNZP3iVAzXM+/5BlDgoxp8Ch9b4OeAYOvvJpKt
pNr7KvRQtb1pmfvdjuELZLQIMfMW5MtstiMEUg2jUCmqcDg3wbwfbtXF7rcQmf4jCuTmqjIbSGHN
ci/Lr4Jx5OFdzMrJDxSfUBVGSOn0vK177jMJG6VRDu06tjqJDU1IdS2ilDfohM/+Ei9tzhV4laTT
WHBPmc/S3Kx+Bi6jm3EqSs0HdiXab4j6SY6u+mQJk1PLSzLpjYgPKqC4HOB1F651aZm710YJ+2Nr
XMfz+1y3GyM+Nc150TkL/tGv2YwuChEpi7GE8g++WzqmkQ1jRenFJ4VcO+b08R6qgLVwWm3PKGxi
lu8r5bm64ILKhI9x33QKehJDYNPHBhibVVxnlpde0xtokOLn+I5SEn/rzeFM+St1VQG0gZLpjdu2
zYw6zDDJ8tWz/lC2H3+SwfF4Pd8yB/rS7M3reUc8g+ToMc2jAi34NlSVZ1XHfKNwVPQWa2iA/Me8
FGjXt1r6wrxtigmE8YrnT4lNENWUNXpzvH9/Xjh3u1KKFb6IVJrHTqdnNe7jYPveAwT/qPo8zT0H
YsV+hFCU0rlCwPqdSZN99fKMYx3C3qrSMXNKfA71NDDOeX0qxKDyo/SWP1rpOiIPTYvzlMo0N3rf
h3TvmW74DiukxMiwcK03LP6tsZYvlU+ittKZr8zDkzsvGhUybNikW+BGsarMy9OjSZODvdFKH3Bu
s9off4tOdv21iNTugJL64q/mDyBlaY8g13SYg4uhYJW1CiHEavKeCFD2gmPPpvNlzI3+OUHMSkvB
KA+8yzv9F8QQ4Z9BUkAYSSs3uNxwxcbI/IwzoRhi6lGjPKqg3vHx49Js/+8zNO8hlJGdUIAEPmbS
dcqNvXHmaLq503ni3h/DyJg1QeB1Ir7C5uPHfHZH0elFxWr4Mry4WqnCISpzqubuaNCleUUyLpYb
ubCJuk5HqsMb/wYI3WkKHBQ67XmMly1sgFsGnM4wfvGUVs535ydmWxT7pF9XUuq/5AB2M1WJY36a
1ZoYNy8sYllC+/IUbZOqiRvHqICQHqWGaKaFaiC7QgYAkWlgWgW59ssEHhz2Ba/CN4jNsmncFusA
ix9wZSOw317N4GG37Qc4XRdNmglPc/B88w7iS543fQTi1dHL/BDqLtun7FwOqNd+CchuxzBfxCds
yuCSuQxItf+ptttpNm600P2wOI7bGda+uKuAVmqlGzhJWm566dzDIFKAssCGjgO/lK+UBUSJwmyV
0s1hSbhlHnDr0Tp74G+q7qkpvMLJBiTq6XA/nQEg9Wv+EBAiWIW7cCF354u+3ILo+bK/5CFHim4U
ZVucM7HEkzVMpKT/yfD3I4PUaoEZ6tWE1Zw6r/agy/ZsL7AYheWuTZXQxYOeaP5f05b/Qocqi85e
h9d6ckjOCRGNkhs6PqYwpuUbSE3K3N9vG6sgd+98MjnYh7CZqdR1sDZnWCUS/vIRJp2YAsogkhl2
+8t5ef0hwBecliucGwc+GfrgWZnwRT/xxUxpjjm3GVTlcRuVzWF99jWSk8EQCtym0dWt77TEarY8
AesNyb+4I0+6XEU/M5IOtVBmB/aceMPNd7gK+PU8bhKxTd3XIZA+oih+wRLR8UcANBBgQDLBgRAV
T62br3lzBeZ5sJ2+BCIw76ZGWwMwSNdsrq9gFqif6wH75aGCafS3pR4YXJWsmE3PkgWmfJeXnuAO
n/8NAMqamXzpGd/V8gKKgO7QvXPkuE6OFs3W+8+uRndJ21qGQat0T2i9YXJIgiFu+EXVUH/56nET
2DOOvorW6F5YD4em9RQ4I1LLzJgIYXlCA9NshZGF78GTJfLFGdGqAbr0glHt3n2h9auS3ah1Qvuk
Aarshjny6NsWf1VUYWu0T/H6rqgPbhgTKnEn9/0Vseq2KbTeOee1Xfneipy+7dRG7ayCp4dJLWE+
JDz02+i21KseT3g67BChVHtG6U1sX4kzulUIth+S44rzpKnKLo/m1zSzis6BBy3e9cfl0mlY1d2q
cwcfVpsbGSeazWULKvaFt1og41qvlQSyNQMMop92C62CjHk9Paa5Rtm2hvIiaMw4Z4SmEqxmjQMN
q1cT3Ev8jb7P+f/VJxPMQZn5kAC3m7+7uV8CjF05a2hAUrcFnpj9junnkbHv3DJqwtLa/toQJiAy
TTxd/kVCqlHUAgZ+qhVk9hXknEmUfCiElgYYBeFoAAfZ8PC9oUmD9cO2s5DCLA5yYJVes7Acjmrk
UYLEEtGBHv1VD1U9KjVTeatDey7DOQHEKikKVsfA+TK3gT61+kPaF70VkVIoapCmXtFXzhzFls6M
edPlMbEd4e43iG9XQ529b+lbW1HZuDLLgcLOyTYvUsnRL2yNoMop4Cp2PA7Dm41NmYNXT+CVX/Zd
X3gvEJQW3+/LPlojiXHTHqp7K5NCGCFiubSO/R3ItB189mK0z4M26x9YzyMV7NPzhLxYgaCzn4Oj
cbLISuNwvIV7bgm1Dds0WCw3Bwm/aWnKcDhyntci6cQodiA0Qu9Pwxc3YgTGbtQ7mqH5vC0O7keW
p45a7T4QjV/QMOEJZhZm23Uv2Wv9tbiywCtK4MmEFkjea2XozkME1xRFjxdBUFpcqVbNAm6eUIN0
scaw+3Oa9NQ8BHkiIsLzAAetyv6ngcLJEda9gSWZyEeULRXrJF5TQcGoglASHEiPp7IjXk8HC2eb
kxjFxkqVJOBQ6/N7m4CMN8UgcN1XiSpFEv9Zn/exaekEnR5U+25ClX5z2rH2q31mtsskWYeaIhh2
NaD0jycROfLRdWpQiuRnTgcBSl8TJdoNd6Rzz7DT5+uVwLnlcgHtakDWitF1ma71+m5wXD/oB5RL
U1HczxRLezZmW2OKeGnUtRxKRVV/sLZyzQ9zWtzqNULQnFpmu/KxfXh3fYgNJVylMtSPBpDdo/f5
xkGm2ftDw6v3h8DG1ZRtrkZcgBjGioAep9Wb2zcNyTx3ZL4ThHOMJI7EQjCWYFk/DwEWgJC9Whxz
mo8+Ir4YDBFtFThJlIoNLDnOcbhuGXVd+wKp4sxwB+zYmZkU32w2uouIMG3Ym0CnxGqmkLpPwuMs
upZDleuHuTOrCn85nLUSNWf7BniI/l1Pf3mBKUSwTTdrWNVnndnW+WWRTCn9J1eJ943TYcFRT78a
J6stwz/4MCAQ2T7H8AJQ89ycskXkIeLqXedhH2ku/ro73JZRLgTMw2ykCGLRfHchOe5bqFz+CXPf
b6uWohSjgA3cLFxMjuNmMImq7SrRsvfNPDTMuG2qLdSwDwc8pEFBlvcWuRtoVt4Y5m/g1EcnKmte
3EKZE5UQDn+0p9LZfW37qL7VaT2q/+GmoGZ3gkPac2kzr/TowU5SsHAFsJrZXzPkjfDjnimJKjmh
cc5iV47k9/WDly8BIMt/YgqKExXkxROoKS70S9XNWLnPdiWhYogyZhbKSbkipsZhbidefClSt1Mx
5lTXNnSGOVOzvNzp4VZmWWDen2o6a8wvuhe141dM1RCz7K1syZ5JG4SlPFx517uGn7L0C52a+KB4
for4xfH0lm1h8fXpk7imd68DrADgty2yI5ZXOOcJkHk5y72BB2n2HQb6SdJh579hEc4smC114Cvh
+LLpE68Jibc1qsw3J/gSKtulieg3H2AlRZJVJEcNm1GxReQZI5tdP+6kUOHFldiDakEtvlatezAM
9xQohDc+u6Bnf5ffIs1/oRU0cMrrqMx199hIVGpKPYXitoqRRz399O82TXsmU4nQV6d3BRxk+DmA
34+up/Y0VhaH9znTHK+apnLC3lbyMn/XWq3+J+xPYPLqJQhFDtMCxefUeRtFiutSODGnrGZeiLAy
dEyQJpIr9Mci2Bs+TqP4Z0o/QCJ8KeMWXe3VHksORXxAe/yJ1ubt5H9gzAZECK2jNAlDAvRvVbOv
1X42ZOyyvxDlZfDId5Dt80C2q8xkRGx9GMhFK70VYGNbCblnu5ZUJi7lnBi3aG3luoBp9H7RKreX
AHo/MaPVFZfZYZOX4861+ByG/PFKDgoa+GpVtDuRr60Rl90Eshi9VqP7lQwzjmCK5EVm8IU3yBCz
k8zn1iQyV+7MSdU0rMjGVdLeZUuLTPgWk1g0xYxid2OzKlZEzaBXY47qOtbvOYNQkkoQQ59FhibQ
8Rz7VqVZ0JIbRHBhHjSUi5lY+3Xst0hnraZXqZ/WhUZRixz1ySt0Q9XV+QXJ2sLbC4UTx32D4vLA
RcW1QEjOlPRNfMBXDYrhlCP3WRUNkXyzdU78X0XnbNZFXn+1YwH0HELmT3UMoVx3jH5NmMX/1m9a
yui6GREW+oW0MRdfXnqFpb6Bu/7sHCjuHnApYzibej/YUaYlU/Gw+8RaQ0FK0l20D3wRsS8KD9kG
ilJ+cj4MQ5NGXvtT5QGYYaGqadnhSPLLbi3nOX/Rwsncceb0VDxAau3n+HRqAJVfOpXlmTuK9pyT
NNit8H55gtBKS3n/IlbQObufedLengKXqRaFmc+kws4bKPAdi9UeUHZB6raWhGSmCNDrFAaoBTLV
9eeh3NHjIL2HtORS1fTtXYd92VPsK9Bx6pjXVbzK/g4Z6fcJQxgEz6hqL0szmjNKAroo8Ku3SJS9
YuZJe1ipVOpy/QdAugrND6CT/drI4yr9RobR7WJoAsM/GzD2CTfFEuAhtf53P+RptFo8XSePYp8g
VFei/l6XCM+J1xUPRdea5dJPGA3/RYGkkBB/RldI5MUe7ZzP/fEEBlooE7b/0kZ1Uz8fMR+03f0Z
EMnfvegWAagPa5vKCtLfMSxYD/PXx+mQZl+ocq60tSvbilHzX87yxvVtD+2PupT82n7/6FLV/lgj
Z7dNhARYcuMTn5y/QhJwqWbDTbhQKPYle8DisPrZ3mo3uUgivtFGDWeyEH/wAiqn42nOrE4yrS0G
HasI4MlcMOCzODcAn/hI8gkejUEey69cxNl6DBNc6eHD/1LZEJdPa3IIpr4AEaFrSh5g3QNnrrHu
Gmh6DoWsDQTCI2IyIyUBiUCaPSEjndmMUJQwEkEWcmdgauJ72EzNogafca40oXroIiefF2XLkNVo
veSN8fcjWFDvuyMhUZFuXsBhV3AG3PG+d2PupmYx/SBcHsXxjkaB2b5tGK88+1VJcJv1zLYIgPU1
1PpB1WAsywTcPY+kjdfpJQjUW9j9wv4zBmiIcQzTYlhbWyWk7OnuAzyVlzVoz0X0ttZvRo7VP+RC
H6OGso+Xuvd+jJIAElSfK1sKy/U5EjKXLLr8KofpMQ02To+tWVlIKbwyzGWigKKG5zIsnnC1E2Nq
EBr7DTZP1qaMpOvBRaHw5/pB2Gq9Zb72wCFMzR4HoGbUEXZKnVOYouLwG5OqojZbKuEmBbNlgIfZ
xTzeO95LkHbChQDexuuu0jIyS1EVLKyksrGKuw6P3esibqU3gZkUTSFvRsG+ilYFFBFgBU4B1QJX
gp7U1AjhmmaWkQvi+ME5Tt5AicHKPumX11Ycj7+B6VdUAykJKYnyIiuD7Im/kRN2wtHeNIYt2luh
MFWyzHloaJ82EJnDdF//xVZsRiesODxLdG8Xm+NDdqTlmDsvqlHajqOFPXhDv9D66KV9ND3mKyBu
jgrEj33FR7C12AwZqotPmUtuWq14+O+DV652xT03aJEZZZXzET4p3wvGUQiM0esRvVGu+jAi0TL3
Auf6XnzhGR86/TET47BPG3/zxmXsEFtqCnww8gCR1F8tWht+jFsR/HS+s9l9TVgnZPzRAzEnEw6z
FJMMHBAH1lnbS/bOzbfmQhO57IU2yIb3lY1JfyRBEfGfz6jxowH662QCJEJ/KUP4xUswgD7ys6F9
bcYTIOYp8er38p+l6cOT7+K0w3y76MSiz9LQYKKtA/UpylBvrCHPZHCQKG6qifR1KEYq3ARe8Kq1
DDjvO/tzonP0/v6ISAmgdaA0FuMorA4nTVlFXfApgBMHFI/7XbHRixvjQmjMV/GPDx+UWYy9oY0u
86eJFYrv6Grq2OSBG1xja5g69cOZ8cPCLrkOQHrI6wtImf7OO/o5n7lYT3VCXWBCk+8MyDsQhTZn
GjGt9l6r8xhPWlqH7T52r4ACtduF51asakcYXlz8AbUU9fuvoKcKxSULUwTYyTRuZEt7OSTxu6bf
bpI4dWItR0QOgD89s/hYDa/piHHtHf7Nmdd2hMweXPDUnWbU3s8ZqE9+XxcS7cVIQDZz8DOiVQ5B
bqpwCraOMSm79L1DdeQBUpP/Dff/5ONG51DFGtX4ScyNlrqCXVUWt9Yi1uA2VPeBV/jplap4ACyC
+/4YWgbVg5XZ5rVZsrqnutyJffWm4PhTykxIEYIzxUFEMl0qBFcwenPbG/kRDl7VWb6RzWGnBv9M
lLAxqUjZF0FoCjTw8kDuu35o+2yAPA0wdCx7OPMni5NtaHP+DwXn1a8EIRiKN7tY4odEnyTqWf1h
BRFvWKHmVvQkHBV6SRUHwuNl/AQPb5X4+nCYPMBj59hy142eSIi0lo5gYxL3ygTLTUOTQUFUhbBD
TbjzfiFHrGolcwhUed52Q3qb1nhqkewnwqc+WIoIKKov1cUoEFZa+Ixi0mOApIDVl+gmBntq7atS
FhaoPFVQN84EISVu2dlmKsu+7jvwycVvDP0tmod2pm3VjI3Mbz2T/jk7zM9kyCtc/QvjPvthymoq
5xvSCcjj64bSoXE6qu6aGuII65mZYjnvEuSzQ1ijqC35smok9JDf2zYW+ntxVej6mPzP6Bc72sxj
6/qEpnzdfDC+0ym/RDkPLD8hTBAgh4rOqMgf7HO10ywpCijgB0h8LnAp44T6ET8GCadwt7k693bS
M+lAMJDHZUeaEXAsIYz02lwiwZh5xt6/OtvZML4NBdlMuHL3we4gwcg/RolDdlgAeexyewpyBGhL
93sAP+XUoTYnn/j7IUKJ6NLarxpiPAfaKoI4XUmXz60+/Lkk81w65d5SrVnoKYJXREw9e5zGOGee
O4Ly0l/EWdmXHmjaFjXG92HW5XVpHkoKNL3dSb0tEQF4gK5n8zuqdv76sfK2XorEEn8V5/kuAeTM
BgfKuBZK7TFwYvnlpq7dhpOK5jN6kVlnFoQsMXhoMBbvoGK3czd/TohUbNFKtdLksGRTGLWKNiso
VfeUPzeeSMUkgfB3RU91nqbzPUTJOqDQJQ/qCkE+lGcsqs8lPfmpp4yBliIU+pKKIipDL7oabWX/
keJ5PLwPWW46PTLH8zOtlBr/QBxrzOG3naJI9GMEOgUA93oqud9HbXur4prNXnkaqidjONTXUjGz
+UZFYCyEOaD5dTSF4gKF3jTzyUh7ciURhjZrRqrPgbDfqcZGkFIvh6kH99vYwxCS5IUug/2xEiqO
8M6PtUKpESS5JJfCWQrDPspyfdv06DghdQEwdzI3nR3dl7xFJBNe5S/Sj7XUtQ6qVmoI2yySKRJF
Rbk/M5SU37PG4FLnoMyub8qItd81ft/TsYTM7EXvS7rZh3DToy1jNpxf/UObmeoMRDhlRFzCx5em
AE01GD9emY/zdazagiC+BvE3hvZRH6vI6GUmIqMVWhjvTt3WiwZzFEcbn/qf4o4socFOMICh73Dn
AYYXcK0SnFqvuP77rfDZobHTQZ/+Vx3c7PdHsSMN+Q3URsjJDK+ScXjsTfs5G36R2IaO2Q6ep52L
hSc624FOaFFWfMRmPAAOQz19/QRlb9E2PF5L6suDdPteNeEahuv0lTapV5n8RYQUu698Qo6kPXVt
yOL+S1bB1nBmnqRniMa7fwGdXPTzVFDcXd1cIVxhlk8MUI7emNvchicRW/4g22uIDnUp40Lfn5Pq
QRxiO9ZiGWtNHocc+cKTgUyM10z2I+x/bs0TLG0yDpCflRNg76dpnqafFS2k6kSpxm/4xfdMKkAZ
uTVgVh2jx8Fqb2tXOw/JZLaROUHqBk5BPqIt2mofqVXFYRTYU1LPNsrzFVOFr6XZWr5e/P8hyZIb
TC5DQDLoqKIc9sk9IAPsgTXc3ScUHMKBkLHR4gC0nmV9cJGec6GAm59ToFScj1+6LcYJZMosZ/uE
rA/VdeDlcL5hc3diDJg2mnLCRUviD1txeEYhzBmEmBpzH4tVqJ8yUpqXrdyk22h+oJh9HsCfAfj/
2OqcZ5hRTLRWh7GW6LmlcFQUyXYge86jM3M4N3pTENVlh9ILpGljG8dltYt5E9q+02f72Ph8y8e7
ZSNX5wbMsWqdOmHGM0ttKVU1hdH7nT91Ttlj9zqoRZulcEw96x/bKd5VmCURIpx7zRP887nz3Uua
sZozueoNL4EDSCInngTGcn9W3XL05JR0I8okJ1/aZs6VcFPg6tTMeU6W6mZdhg+UINoHvCDb4tS+
FHhJVKCNml24Dxtfgh7T6n6JI/ka1nBmyZtLgczQiNSiLpHw+EQh2sNvP1nfNe1oVjIrhMfwdp2k
fUJ5ijsBJ8Om/gLolgnZ3YXC0Qy6Px7QLAvYC+Xt/wxxhqhrGMXhi+NDYnykCxGBHa7DwJK3i04N
6kUDDr7VcuxxV36vTU8iDY/zhejE/icDK1TQfsctZWp9quBFd5/wDmajDOFAuLCBqJ+E7UXmG6MV
IGs/aD2+cfqq3s4MApSjOeTAzZn6oQqIwzunuWoPd9SyhAysk1Ak2fKoZIJYR6vkTyCv1/8Vdspp
ZchrMndpYczCTBe2PFbLNRinqwIWwCqK/I2JtUMgTyUTccg/tYfDkaD0j9I8hcIgqtlC+Zxv/BOG
2PsBvCB+4KApmpExiWtu5ft+1J5KNvnyR20EKF9wNd82i3n5raIQXWW9Q4/rsFyNo5n4pjoRC5ie
hsC56xynWgv7wJLgqyWfnSaEFsh+TWeI2MNbREBwe8wQB7Wfxc6Rpd9v6wOozjpNQeeMffvfRfvG
pWkl9IIVZEDTNpS8bMlnwi8ldbKaaGXI0IpfMJ3Vxs9oLTv7wDr7ckxuHq2nj+q2+CQY6dDwOpr5
7gH9QbZEVcoZ7qAnodYyAh2IJjEOELNp6NMWefi5BnD2MbbJnhhJSFvxvR7W1/VHv5uLVyW9XqV2
yZDs/YuYW/NrxHMWywFcaWNrBTaK4809/pQyNzaRAKoePRgSx4hx4mGm59CcmVPtEX61/JVRLuD/
fHnBpH4S9WS1Vc8Ca0fotHTdqih6WNygmYbZ7ILE9JxdMjAaj19yd7CsYmqRCSE8Ql10ijj0UoRu
sdnxA7bqt09+htN6Bl5RWEBcfg6w7I9LdOVycj9s+NC17m5DUeKyCE1/L+mKDw/et+t9KrIgikNv
S1cq7iA/duq9XwOPnO5KjkgBolWOV5GYdnVPXCdM3Zssf1OWQSUQj4MylMkcKTKlbc7P33+jns/f
aC0Z3SL1/ryGT8qH0OiKtqfamWouX4Pj1gEUzqmjRZ8YJCaTM85Gize41jJTZyZ0nWYpLyanTOJj
H22YoXGLDjbCLSJesvBlXbfGdGcP4Qv9DtNTe7dB8NMQbwe9Y6A2IJNAJ/Ymsm51ww10jJ8G+yQa
3UDPQvXRvs4b1JMKR97jpeBpXaPzKnWbRzs0ZyEkHNPfp/+EkI4JZlXa9ELxuagBDKD68qOCi8I+
z2cXw3gAczmZ9acrT5JIJI7dAFxyTMQbl2NlR+CGkQMaZReat5cjA126cSci/Hj44UpDMGz7yC87
quN82EE+ypIGjuVdfXMTZ9Uk9TdQCy6jnaH/e+VA0OL8lt85VyUVaLvmpfQ+fSLvjKqzfZCI9+v+
ZwcpUdQE66Atc8ZlUzYcqy78TFq4jpd7z/WUuYOBx5m6zoawYAQYo/9I4wka/pGWbwM0PLFVMtqv
dC5hI9QHPyqZy1u+Rn1oweSM6yL5enmBH9x3dAIvNQb8ZukXeqPurWmxja3MyiYNbk0Jx9hp5vHE
Cmj9DqwvkSatAz1aR/NkNLtMztzRVTyc95eP6dZrmbjDqypn2t3f/hz9LFNvY6wOoFVeK9oXq8dN
j664yr7GifEkqNIUI4pX69L6W4vwDV6erqVx9xadRL+BHu4JtN23qVB5UBEB9e8lF5kxvMHVSGb2
D1IsSPiIYGf2Np+yZTo1ykCUUa+YJO/IS0CAsDZ4AfecdiPhJCpoc/i0PWAo9v2IObzh7yrbur2c
JqLpR3oi0Nk/zAJ/1fSsjOdm+Pp1yiUJxWc157P5imyXHppJnqtt7k1ckvjOOametYc4EVZJ/sR8
dTlXtRx5TFPwhrT2UIlsCfxLlY4UEqa3SIy8NIsHDvPtzuWVUfIDerUiNci2UGHFWWVYsGwbz6Ea
5Y9pvZ54/sbuqsNUFvn9JETBVFe+y29/o2RCPVMmCUDug0GjZunKJrXmyusDoWYO2CGaF6KztwcY
JqDEDRchJGatvjNUVwMMjyTHRtwoggnKO/rgezGGXq1cPLR9ZTeKjhFO7bCN97LO/S2hRW0tyehy
JFNweVBfOQrHwJgeNpabGGV9J4mLP7h4dfubsrf/xZwB7y+ibpLDrPqs7GhomXFtWRygSM0f5Vac
U6pI7QjbXib1yrm1VIgCykTzReAYHgrdk4eA4VDCpKlPiCbxiCnQQMmbZvMChCkaDRKCfWg0p5Fh
zsHb0HPiVLoUA2bFnrBi1djqgHNVEHgT57V5+PiDwLN7a/4QqNAPKjSu53E0YyxU6H4jezfdlU0B
nlmxHYhZ1KKgZ3HVijALfFfbp/Qd13PxMK5znIa8tcdTeydUSc/bWevJiPoLEomGFIpNsK8nqvB7
lYJ2yxaJhDlGyJfTJeuDqbNEdejgg0MdQKEgdBUholmAxniZ0n6hKx1Bu5liDs1cf0QrmhaqcMiR
7II2AGaNU9YqaPSNbe+BQ6IJ49D2jPaAVe5sGUeArs/yCXXiJTeS60sQgj6FTIfy/hVF/l7tXnMJ
xeUkXdhYhiM3MXbnJ4OoXuk4faSSeShpkG9e6nlRLOz6tZWkdYZB5oMp3UUgy6M5Xs3hLSQ+HHht
p6iI5+/VYDCxcNLP25PQjpVpEZvbqBdj4rkYeolyvZgvmiLKcDLQcMaqvz+IaJhfBYUXo5Ouyr6D
BTpaFCS7BzxDEPon2NS0Hz8ZRgKaTZVuVK4moVM+LF4JIqRhCxCkIY5jIMe2GqlpOTSjIzB9QL7v
T9xCWYm1srp3Z6TPwSlT0h0rteWDFTuJBt7umm71N2RlgLAw8FShG/UuBxxXgJqe6ItpyM3gjYtG
//JhzE6tDHP+EZJwhtoj6+hIIP5fPCFHiqheET64gqjm7vpxjyDCdXcb3lL1tPhv/wZmheY6H/Kd
Sl/CIYXOBmllBxbQ1eNz82m5OfhQsJRIGpTaRAnVVOIz5K8iP3i+R9VCv1peNqE9NYZneuWvqEwF
o0oSapQjQQdTtqScWMq6E/xjdR+A/KiNeihW0cNppPgHfZBKXeNHY+s8T7HQptg5WdLk1mlHgm3/
crnzn4yyb6o4sRlegwbaDDvM5K7jmx/9cbyXX0DT8D5q3wmhaHXxdYZBukp+ht2gjFrOh/WEvGIL
/FEG1z25wpB0pHZDPwYkOHnT6wvyNZRAypy9Mu/zdBfG09Tl5EKKp+qCkegVJXWgwe0znUR9sjy2
x3XJAUMmnun6Rdd3V+DsLIqpMkm3c+V6FrEAI5CSD6EC+CXS0tMlusteIv7R25rhZrGgPI48SqGz
Yc5LlGGi3e1WtbUT2i3yK7XMws+e/3nOJIH34tP3VmX8uuET8pJ2JIy0v/bMRgGsBj9RyqwuN9WS
xqExdkFdSShxbNjXpM/oVxHl1bCAh/vDTsq6/gpxzIEpVyNF5czJpoLrMz9u37RMgVH37kSrGemk
weOMkrncHOWVIX/GPp0u5StAXopIjT9j6gRO90e4BXO/L4hoJYqa5wgjLiUJ+4w98G9a2/FrKZVs
JlgoyHOFdpMXf0qgRadeMVio8eHgNG2yTCpBCYHg+QUXfBtdM+rHMiAkRN139LI1VIst5BEhTYiW
d2ZRE6U8atrVSVku4MSd0YmOwSzt/5ZdCc6UENEbdJXLyMj1ckikttW4CQrZuw9BqFwh5aTNJWQs
BlVPP6W+tjkSJHWSE8Z+8G8VREkj/M4oKHnt9sxLg5l+KAz9pkLzWjQEfiabApjvAiDEjmq5fCG7
77IX0L+kc066F8FxjDf6mCgOHSxCe5/Spy5SykqJuxDXtJaOuIEL/8l245+E+f11llS+OxHelViY
K/V1DMLYr2tQa+GPP3Iq4+4ZXOGoK1RrgQqAAt59cdI/WVRCnA0TEQA0OlTAtBbmD4p855pqWwvH
mC1Idb5QsxKfXItmkU3RVMRVurUP+wWf7he623L1iu0/8ZsexB5oniRY59+FPw7nKji7wsA5pAxX
BCE2P0+oYqFcELUL+75jhDydGU9geZlHVAfMRQ5cZRwoKC35y96W0qMn2uM3Kx3RurLyVve21jVK
bFsn5vwwMAE88MNQURpH1oQcPTcN9ZGoY3lF7KisbKvNxg90HUdo0UvxSjlQzDWPgA7TFgkkbtOe
1pE1M5JKrNaBa/6C4f5nfrQIQmgMOEVd+Fdg2JAY1SG5fq7GliiT+q99WwLjI9kACAcRhAOyh2b9
SU9WWhq2ewjxvySqG3vtnvagDrC9Y7/KTDjO6pJchNmCNfa6blkO7m6MpXFlr/hdc2Z0kyUrc7OK
A7kxt4KQVRH5k6kmwkwOyjr840Tg1xo9mXyRYHvU0ZZIMZcApw8jB7y7NfR7T8NfOtv/2Y8g8cxF
GT3yfM6+Vtp7RaRdgSPsQHmhBshScSgylBXmXH+FdI1A0dtC+7FGKLOL//977uUmj52/8vOHzTwr
s9cFA9B3zjH1HoN22vQdTXb3BgWn9xMa8JlwYjJjiqC+eHeE4MOBt3gkZfjPQ1hviHXMZ6OZy2wd
8axx5GB4RkGNzWMssCBaZl/N1vKu0j27ruE/m3/83EqSjJ5LDFVrStcZHR8PDlPQNgCI4ZfKkK/8
nvyRZBgFoW9yb0NtpmvVAnsrZAH3gloUEit2XFC8XrtPh0d4bOmvJ1hMZ1kjERBUZsxx0m1tDQcG
/weKq++7T5aOUlMsoJq6Vn45Ec7G4YzS4Lz8G2BrxZB6Myp2qUweVSkeCltOOqs0inNtyrsXfjO0
Xm05w7mBNu9tvXfnxESibSfF5ljk38LsFhLzJ0z+rubnhOfbccFMJmfcoInSDsIXqyUfzWFjdvRB
GLQ75Us/KpUhbW5ZCK37w9xH79/Ct834vo6lhRvB1nSopQS4kFJWMBPV9Mb17wBguEVdf04SUjHO
61NzrRN78JrWOqSCu8yaWjSLM7TROYhe+pEGPSP794iiU/axcb1FD8NfKuxBbHXiC+pzebLLdmXu
GZAeL86CIEfe2EpHhwUNX/e2Yx1ohLbMNLXvklAsG82IExQRswkEjBSu/Pt9lL0gFhapQSL/VLUW
29Thx0BhyWcVFJ5ujwPOJiw0ny9RTGzeNUAEXxqUFo9tGHfh9S9xcG1ISEdKr7862t9a2Qu1yNxc
Uf2BQNyDjH+05V6/nnFu+H2NqQ2rxxo7PYmo9vVcd2Om7OH1SzjMVUGVwh2wEPYjTYfqsWgl7isi
0PSFwW+v/68YF1tf8oEnG8Wzl9khjbOyLeyLGNjQ2LruUO/gJYGw2IOF9Gc8uDHDhgUbDQgmGvAq
qJ2pjQBmY6G9BWdUPszaxTjHy9ilpixpMcZjRlRh1aS2TeBvtnn5MHiHq46CotC985y6aSbqgg1o
TfVW/xB5dktNZVYqMWu9Sa+8RepHUe9x6/0bcWAEx7BOybY9dX/6RdA1Rtjj/91mK1YyMVH2zemo
wafVlytfKl/cTYLTsUognhe0TqsSrze1pT9XMOud22z154SjAxtZrAR1Ix2pCQI6ZDBni05EbPec
tzT3uWjcNEiWXa7mz4PptZMXUPYD2eUOfK18VivTBl/6yH68QLTkOE9tGj7Qnb4uWrqYWSNur/Bd
Q7AuS8nCgJC0tMXhiBOOBzsJE1ZvS28zbUofBrNmtrEcfxYn1x5pJfiUw5K7o1E43w3zdbMt6o5a
WEGYuXYCx5OaX4ZeK1AwVJxyRaSL+3+Afh7vUNV+evip3KR7avCfIBqqSGVAU5ymW1kZLEsog3Bf
N8KHtvAGYVEfdC7RcdPlXdO1VumYQectUDdw+71orK8LfGNEMXGsRfZkgK+2y/dKhjMdciIbiB0D
5Mq6ShuMt051erBZW+aUhUGmtaiR3N8OSCjbYcdz/XeKJoG1kr6N51DDlW65hImPUcvyjCLspsVE
7beDFGoJq9kP2q8bIiQLIceyMVROZcW/n51TX9kqEctdvXN6pCzj1la0rLNUU2EdNAzxXqLFS4gK
XEHIBpuh3MHcGNJyU3MRhEmRrUa2H2eRHpJfXPiO0J9bKUmCVEKin4xhBBNvG4G/y00J5zZgGIVA
Gwozyw3Wh2DibhnB2UVh8DgnqusjRvOk49XRxfccHLBqahbg/7CoRgBA/+lr4qvA2M0ifxCjJC79
MCrnaFEeK1ApfZQrQPc7OxMGxKWmaeg70FyRNvGYhfZGbhUC6LPBB7obGN7H0IEcUXFYG0Mco1Mt
uaeYOvPeMsnS118cgC8eTyBmWN0rv9Efdt/XoAIq1xqWe8IxVsIz+DKtczQFeonXCiAy3Ib1lohb
0rIE9wwZQvy0j8G8qXYfWSj8DQlHkTwVKLsgHt4/QFBh8BEQ/i47m0B+hm2nRVQCkxb0GDqaS0rR
3ertg/7wv83v/e9v9DRuWT5y18PFYNGVM8klcPxPkyJfQFUixaaHnvLECqe1/TGe/8MCJ23Ez11B
mfelUI5jlPAg+7h4m7t0MJx5PuPq7q+yT1tQzIU/K03hYynVZEY5pTOPGQxwzXKo2lXOqkmcQOVV
DAlpEypedOYOzNUCoRzSWzNz89/yjf8LHNgQhrBTRDBS45MayKY/2Iv/1AddBEiL0+/kh0dgz+uP
TrRJDjG6ttvDLMOJEtK/hGbu9YIWJ5R6kWFZksdlhR7B7lU4+rHhR4mrEu96iIE3TIS0Xc5QYRa+
6jxcFerawC5k/kQB0rA0/q6VZ2TYrDx/hcd+2/JuuI2t2aiiZ+QGCtuL/7nbvTwsulIUzwF3a7dy
gfJ5Yos/RXUGLl71wFcPRs4zjZKjTLScL6K1anh//AwS5deYYN/rudha9UharruQo9d38exdI5Qo
bQXC9NMfEPSVha9q7VMb7AbvCzHtPdXGf/AlKhReCknpHJapHiv3oL27wFXlo0Evc2r5JsJDYUx0
FOjxvkwbMPklyKg5fCHbq1/OXnxmyAmgODDaH42VYUL9attwwZUlJL8rBZnm7RxRhUlcUak/CmlS
YDn2tBj41emToY6NbMh8cuSzawgElCNyVBG3iea7McMZOJ2Q2ECcdMpYGIzNEOX+UvBosZXi0els
FuAJUqp9Zj7fuIYNkmmN6Z6nhVLL88rQ1JXqhCXXHNLUclRM4xadf5sIM/XryYg4Es2IUwZBvjA/
GXt+30eeH2HzbOHSgOWtKJDbCxI67akFHqay4rRHtZs2YohzSiYVDEsd4CyWVtiRLnr6txWpRXmy
CYGqEkZazj6Q9BULQfaWtceQzTM2rae9FW0z7kwetrZ4pUrrxukcKu1ruK+TpsbBifjw1owdbwdA
hlByKq8fFziLw9lFTv4xCQJ//Ncleq825nvMWnh0ufYsfAH1YfsVjoZLGz2zlI5qBj3320onxKG4
p+yHUdL/MHVOmxAscIfBHj8aW+uJWOqxEwF83zjaAVeYtemNQc9m8J8JTY3BolOdAXIvJcsZ7/eL
y5dciOQ7C59hoCLdI9Tg7ZMBnoEoOKrzrqLKd4CWxKL7F7CHQBSVfNT/dUbmKXbewLbrd2/ReN/E
W5OY5K3Zk3/RvMDD3kZyNwt9gaeR9aRiY1MDTu9XEVEvDWaIowjhEeckKMN9Jj9oT3bK7Zbmeohv
Brwggr+RB/5W9C1DNUoqDpO/uWgQbqmAHnMCUksImbKbdoqMN7Kd5CeOWFVJuKCyEInZPUvqvPys
I/0E1Lo5OxXDQyDoa0XyAVnnFyW0OGK+ZwiV2izfjLX6zwPC9PMEdLFp0qYkIPtD2fSj9EVrNMPO
47EqvjL6oiv8tutf3BnD+shifl4bdk9An21stWMyeUaVrdCbJSR+B8Jl5yEPwvpROzYPvoBsoC8y
7Dv/Ie1w02Ti0C6vvUNihizTUPAJrPrfPcMke430ZNIrDfnCZVkG3feSlxOAeagLaSq3mDc0CCSg
z/LAh0K52jletD2kHljieytogmqkc2uPoCRp4kwBRuRvUp99qgvKCbZxnuw90dpT7Oppv7pkU/PR
gsHM47yQ2MZuvVYCe3SSb9J3U/tpiBKfhDEZDKXl41SmBD+Wr/Scw1q1M/xzaUjzE7ZVLEGHygDh
X4Z55po6MKAZ+zYYBNolF1zuOqtuJ2Av70WTUGcsQILhw8zWa0SKtzidosqsL2kuJN4H1GW13GLB
EtTqpjOOVsTd3xfk4a8P+oe45+tNRrJsMRj5ZmuLPWkQY53ERUXdY8FONb2E+SPgA7fp4To2sv0Z
j+V/hz4F0MQCpI2YBYH/jN6cNqzNWeSGuLWsYR2gSfAWIYpP/eEp0Wz5N9A/5jpgLyklo7nqQol1
DSOGYBDxmV7gyZOLdildIarsvPeZ6zRpmCpTICI+cMc6lgAnrqxR0meCHeEUJJ7k7DQ7/iRDL2c8
z5DxUzvVvfPibmIKiNYebWjeC9NqaXkrA2fm2p+cZcnpP0R7C3Z6jVHXCgEKLTJDgFSljmXyRJ78
bRUF55xFKjclcHn8eW4LSDa3Dma0jsk6NiOQFzhy4FhWzsekew8qsy+JJ7XWxQFsNRYLXtfrwxg1
9fZ/FLytJtGFzLkqNaAD3yi9wCOXtFkhfmCirg6igYyxmufK36JJTwfsXjuKL3JmDPihC1juz9Qh
WKcm3tsgKXHM7680SeMIu+lI7tGV7NfbRRAPO/2sYMYdiNPVnPRipLV8XnyCF4bRqLi01m0wz7JX
h8k6BS0TGqCysVCPpr6Ih6wbAbki/MN6Im95i4JEDk/AENm3zGEZHY75s0ESRoZAt1nzFEADcxok
NyyDoR6MO62qQ16F9JhhstoHlVkIUROH8B3sH05YCixGjJOSYXDEs9PoQMp9ekft6E3qgjO6A6cm
EdaXlnfy8nQn+bqFhDqHXSG5OqY7Y/+csh+4WiQlG4hr8fBiWmn85iv4RTeMQseLYApFFi0nzfkj
WOdxCsv8oxFJaMZ3FbHNXC2jSyJ2yUdIrB1qoyxqxEL6+2YBfuqzwBegCbxl9w4kQnQw8s7m/Xoi
2HSdWUE0hIbBdiDkrkAe7UomJTgobi4CnAwhugAQ2gJnVM5ZDiKshSIENVXU47TKZop+cx2lqw6Z
gTRxa5d1nIU35C4mkBYfu7ULGvYlX8KVy1wpSrIAqp4811wvyOI3rjkg0AHBFmTVwLyosOJYH+AN
LkVE1fPJqSb1fjS1PuOM8yDsrmZLnAxRy8GPj+FJbwmnN0YeToG85P5KyLenFMCZTMQrbZNKlDp7
b1WPK20ESrJ5qvKwg8aOWDXEPikQcKOE2OHCbIkfmotN7tHpq/WOSyeqYrQKEY+6FdFSvzPdDlu8
HrMItCpZPKjhlWEouZ3u3/gAg9+jrYs8qQtOqJLmi2w1Z3eFvTs1DgGh+NyfSY/I7hpS7j9D5IY8
H6Tiiol4zXxqjfiKkwNT88FGZNDlIDuxpg3ktZI3Di9WetqH/TowrGC4KLB6Fs8t4J0EWYhg5fBk
6wlNm3TA3J5/Q/ARsf2BeljzD+iwDm3GB/Vs1KEAqqJzqBJfmQGnpk0tFyYiW+tT9WbPm/14VS9T
jPjcemvd2pZ8EITdnsxCUbSy4nQBWTRNn6DpuUqdqslbq9GuFDHLVFL+JyNdIQTRi6dz74LsswZu
1dYpAAL3hQzhXgTYOStTIwPRZ8vDi398jGhvmlgAb2I2VNEwitaOqBJBIiq4Ot3WuVhp6UpoPyOx
b/CnTE44d66fOV81FkOYBfuACLMaqVvM4PhdfAqFm2zahaxxBCwWq5jaLLWvx3qeDgupsjiUhcH+
L4lZ5mT0WeXJmWd0ADyaG6FMk2Ao3bX5oksl8+KF7FiOIgg2yKoJwFfWOHpFY0wnZWNsjNxvR5oD
Vj4ca0/6cVzWWcXz0l0//yCJY17wsiBLiGa+Qh9nc8awFbV5E06vdk7y/NNxZ6bBGy8DQyitwf8r
/TlMskraDVOdi/dzmkN+80f7DmfdPCbziZP3UrBuOXzvNVUjl+l30MS5jlY+8zViU+voPGONgWNb
0SfRb4h816Vlm1nJ/u6sv16TjSrJXMrlVU0a2ThTV2zhJW4b75AqebMZtLkmViAoLhmH+K47sX1K
OLlDN2g9srowmtqRdRZxGH4JSkTaU6HlMJgLNqM8zbLp1KfDW/EEyVBJbpCA0w4WBDpWF/hW6Fjr
A665cdfzY62Vc4ETbxF0vqujU365vjUx1cVtbZElnvIir0BnXdU+RwIvPpI+VoMy6Z0M1xixLksj
0wLN5XJou9vxgRyv+atyfTuCkKbtXWtz31nUrmuis/cHo/SYDMXt0dt90y2yJ5nETzaogpFfo7CX
nFWtHjgi5nWj5Mge3YBy7WOvojs5pEgCCiTzJCJOW2OoCq/NebNEi0btYp31iBxvphv2CeN/1DkH
9RgT2/ucdE2HPT/EYrMPSxom/tGl7pKzEYko7zS6pcqfNkcHmakLAsiIxKHlQhLx6AiJKWNbQvZN
do36H6UjMo+PhwLKGPthodnssJm9gjcAySlDPGYU+MJKLsArgVyXGbKKpRHyfIiiSXMaFBmvLnLU
GK/51oSjFHg8Idmn3kCguwvxnfDH3LPR0rmhd3wXpVyEtzDEZBD7cX0Nv1veAFIcHbf2DzQo9/oN
yfmEtEc95bFvcQBV+OLjjYwhHh2t9LI66q95RfpWZx8KvIx9UMnBDhFJqKOl76h1OnejeA9emE4S
eQ3G3pTphZMWOIsKuhjv24KVC3DickH7u74XzveE4p4xLvyucZLjcCoTVnReHu/1dudsFWcvyKwq
NtjTQOsu9HjKd5JkAq9fYL2Qv8FXk+K0wgcupNkazhlclE9RpUGFDDs2ZFLZ6j3hQfN8udPBlpLd
YHCvfS1KH6XMZZDThz7/pJ+FZ9NsIBu+ZoFmRUlFOgBMaRbOYWiwAwZ2zoRbSMBAiA0T0i48JuLA
Pwx2HYb2a/KMDFIP85BfPMhtego8J/4UKZL98rbjN6bz/10ZxhtyoPaE1B8RwAfFA/x02aCQVnrC
YR2nHZ9/ZXhfhzA55kciBJem8OWAIWclLpkWJ9tjJRoC7a5cdmeBF76QWXk1k2KwEXqqM1kGLoXX
de6KtN8uW0sV5F9kFd0BJdzstdW4Xy83eSHYBz6VIAAfCME8oJGy25TDUDPMDGDEODb2+z7kYOfi
Mon6XEMYYvtF6pmj49+uglugFCK/M5qERznWB37se5WJb0J4KgjUd5gn2VmdbuFYfbXLbjGEFPdh
ZC6+IgVEuGfigMF2NqjBabW7VCEmiL4qbgKNrfdQ8Dttjo+x0lh3HxdR/ZcDXpAMwa5Qwq97Q5Td
BkdAhXYaWZjDK+ZAtqHLLBrOMpoLXJ8xrlxgbd2OJC4trqID7NcNZYxr+uF0etknkBI+fUWMXTCA
Kl1/i8drP7mH1H5iDNo2N59CitFIJQGr7MrSMJ9zl4EZ5Dgkd+upVWLA+YmPUym0ghvsQhkYVieC
DHqm7aZhDg13bN7PEvuIW8rEmfdFhbCldgAAcfj9T4UX0B6Vbtao2AHTfWATyxBaTEM2S7necL5g
KvFeIntFmj3nyfUwXWmS8Or4OYAdwXAFcsZLYGhYABLBULTjXttlPAUpP8rRmSG+Vs3N580x289v
BJebt9ASAv9MAxeqs5pwMDHnDEuE95rWwcQVKIyVv1rR5eyXgnmkibaS6lB5tZHdky04xlGZMO+4
rPPrpVGdFUeJ0acVVRPykBRSrtS788X6pOEOBKKtOrQJ8dsK8tj6HH4jKEEgFRqsdZDJG2uebiWf
Ar6eEHvvDWeEH8/yGehBbfgJL4iyQtNymknfLEOiPn26B1wsSBgoztt9dphccTvstdl92+/z19i6
Too9vUVXU5O5l7afQ8x1BXDm23xk4xyvawr4RdCyWX8+yLWO1iUBB+xE8KyOodKFRx5PKGszYbG6
rEMZZExE5WLqgbtcj9xm/DrwRQcg0/BBNT3ssFVwuyBp9ZVQRBX8VkvF3Mk0kLNUFyQmcMB8x3IZ
luHV6JBYMhnYtLJu79/r9R7x6oCRRMF2ggANg3X29bsw1uafkvvA5g7iez6dvNUg6cfzga4LEnEz
VYFcLFJLKXt8gNA6KAPs2JWFTelM/2DXn+f2BrFgjC48QZLyMjznfsBxcrdAIb2rq/FI3BDe3wwD
4FwLFhHkWx8rwAVEuCAUGNetYOYlG/FrLcZWdS52jpUN+JSsv+9wPH9gkKzvm0XBAerW35r1lHOe
oGhbxC/OL+KENgJPSSSbTqmqZSQ7Q+UU9PY9jxSru4LXWBsebaIF7nuBHjhPT82/knHGGd3vnAxr
p0dnXJrbDSLlIHmRF5YwSv+iXsMFhdFkJ2/SbJlz+/iafC+WU1xghLNR8XCArvqeILbdf0u2pyhf
pggM8JZXjZNpkERg5s/IDhs0cR9QD7pzrSzQgriGYYzV6T89EZFAUIkxGtcf1H9Y/pWIScbwxeLd
Fln2t8A8cI2U4UAvwrV2pyUB3Q3URP2O2K31D24ML9MyoQ0zCyqCjcBCyo17/VkneAOVFqxLgaE4
gxMMnBeFs9R4c8+6H3u5C0cl5OHSZi0YMI3qRSprgpGrIy28S1iYI1ofGoEs9LCvOmvQea5G3f5D
W/FwmcrTZrfhSsw1Yi3QmdJbr+8mYUgIQaBm81yukCOA6408JauxEzHXbyUqEIew0/24613m71Xv
y0sETuAYK0g09z59lbNZiLQBCUsRdzY+aMNzkhRyPjhqX7aoOyCE4wekvzPGEUl+HMijZsykJSJF
kg+8pq033vqunhsaNetSXb4mhQ3VSfmnFGUb9stWokA3X6RdRxoNgux8NHdVxauUhvXYDFQR6mTO
V9yvO+S4MhT6xeLCoB1BkUOgEFcIs8ldIMfWI+OqsGa2tMjyd6JwAwpz1wyoFnXk7NiD+YGXSYdN
CjfjlEunxIK7UzpepdOUhWeKdZtNnWQGZUNMlB78jhm3y+Hb8MDAr2v/4OxTiZoYsNAnzDf8SFol
u1cPIoCS/dlfi/ycrYBxcp+avXyUY1MCskWnjjXwpzAsrz0VXl2sCPNUxii2NCjVNV28Q4TsUp/f
I5bsayrcA7+WRgNcN/VENS694QQisdhQNNpkWm3+TPteeYQPK3MEnJLpssH0qu2dTZqaLmh4aXRU
C0a+AH0V3uAFEhR7dABnoJTvnDtZXTlEZjW8G3U3kNxRx3k6CBsVvxhwFR6GqsXw9hXMvQ3rSm7X
7lQgwq9lnxwoyW0qijYujQgc0vh1Yi93UzwQhAw5oTPELfjOFzSqrhophkREaOvtBqQtnssSrCOR
k8crCCohI7zHpzjlIqA6RzsCAKNMCC5PB/7i3lvE4it+elosfftqBI+RuWlQ95sOXSYL3Q8lbDUT
GctprkV2QCWCfnGJD1PULLt4Gu2VjIpXMzIzzpc6UkqZ4wrylg97MWNKZGeihKY7vVpfkG1f1VDm
YsDeN2fIdob6tiV0Ep7/3PrISfEVn7k8l0smOwpccif3K2h4ZnLa9vCcm+UnQ40yPV1E3HR9HvjE
JPo29GyYGEw0NwBwriRA1I8vH1kgcLWxbG5/D9kxkoF0K5zm+SokHCuWaQ2NI2tFkmrECeneOQ1M
jx7ZlWDsIysLUosHJStgV3+i48ruQYaEWHVJVfQMdfPU+jsyC3yUPoiQb1ls8Abu/0zk8zrd+bwA
KoLNElYXFdd5KR2EXg5uhE0DQbXJLjH721hDFX+zHnrg/V83R6RJfTBVdfr0OD6p7HKnOLNLodCp
U+LQ5UCOmoR3BdeIyE/KAreEwEp21zArSBWskU9Rv3DHDIzlAPs9iMPFU4AXq5n9cFNXZ+CW3F64
N8ir5wd9cpY97w3HFlcuqpIzDTRSBOLFMr+hh6EUo6s0tMd59VyVlAb3wy/+n8RO04UimfKmc8XK
Ww9TWRuSJ9+vSTjeVWSDfKW6DpKCsxEKLatWlzGgQTk9BG/pwBkTlvsT+lhNcaw3TrsubJFQlYKJ
Ds0tnDnkvShwPKBElkkMmhjgeQiTa1bdSxGmOFYpzMbJKX/yAddnF2s54ssBn2mgovn3W1M1ry9Z
MjGVvmDSc8H+VU9Yp3tMsvd57jzCP+L2IHxjv9RE+YooMOLQ/VC9VPgPSWYTxbdR45WxFz/rST5j
UxdRh9e9zu/7kh3t2oIBHqm10KkTJcvVkBbmW1JoAaESZktARTFDFmNt87XRcphz2ES1KvahOmer
6wWxVIYjeJaQ1oSz3zpXJvl4VWDc3xVNia2TjWj8GLZFmWRaZ1++Pbx7jOhG8x+3XA6HVrsWw/NA
PFZpjAPU8T5MQ/xK+UI0mk7RGxV7sP0K684gvC0XV5qeStXrnzTlXffFVhMgjWZ/89CJanVZWC6E
8ujd3HNvaOBpAic+sM0sVBqh2s+v9I+jo+RZ9CGDRgxG/UderH0bi1Tv/z4uYN+DpdoDcOGy5Scf
fxc08HhxWEMG2lVoQUOz+36ycgHy9Hv+dC6soiw5m0jCeb5A9iSQQc9rcgB5+nGUXc6ScuSmAGXh
bV+VuaytM5ZqtSyDH76096RIEgoBAhg0e2bHoO8MeUc75oTNAhxF0ZA9f+DwC2MJnC9SXJktnnh7
fmObjtU68hKN7EH7SaJ1kL9w6MHR4Ip0KTIjny+6jYFr1qSi1X1IfQb8KkLCovFkIV+h29kX4olr
5veD12RBJx0HPMgBI394ZXrOkc1YPLC6ePyw/jqgliGFnCyPxQ4a6brvDHWQzxsYLsl0kw/KlSKo
G+S7ayjPXCn757VqNaDZ3v1zeWYEbdGAunJIuY0u8W2zG6LmL5vnvk6HUr0movAKNL4qvbJOIgum
Pw81aH43LrRSsP7izboF0CLBWd58pJaVtYdfvGeUBGQi5zJDo6hKFR5O+ImytrkvwTwI0uADwwG+
krmRMqFHvvKhVAVl6obVaSqAy2O/bYBavI5ZN/8jdL/guMq+UrdPdmiAqCX7M4Jn6cAN+EoG+NrV
A7l9den9Ke0xOmQOuXTlm3NjTvOeAaA8h1LSUVWmG3jRs/cshWq98AzIPEg8y0Lj525ysg2x3q8Z
0FWIvQEmROg9Z8cP1pr5y61k/u1tknEd362kixdTj4Gt486in5B4iTAyMCmWxCEQ9ejOhXv3zHu3
hM6QJtGV0INsG3dn+VrGKC/pkNPJC5aCTpdgIQPpnnoKy7G5wTc5uGQPpX34Mg/aotXzO5jXzTA/
7vyR7SBMe9lgjQg9V/i0JGvZXnvfuMYKZM8AUMKAqicvzJsE0XLet9J4tHcaOmPzdJNbZiH74g2i
YH6BNCckM8tR3EJPdNVHn/ehZZ2bciyiQ9Pk0Dv8Gwil204z8hsWhA2vDBAJeaPvdB5V60pQTz4a
yFAq8zYXq0Vj+CkgHQ3IxaNlug2qjJrDHLkA9Tbij+do2ZWjrgHB9dQ7diyABiVXG2O5/jSa/Csa
Uoz3t2R3v7BwlEzjJ1mpd76wJRUmxoUHgBD0/51azumQbBNzFY7jGusPMRHzmPrV9/T1RcTVmEsz
vr3I7uMGHuVvNYtVz8ZM5ZXlqJJyDi/XPJoxMhocmZGelmvEvTRiRZ3AsxzMjY40qG4Zzwyx5ZyD
2ADgGOYNUgmSTmXEjK/Txs6t4nYxlDeEqqvgA6HdTfMpYyVwO6uznJrl8SNfPFKk/NLYHe2/0skQ
jJBKjkacVbB3GZST9pgpaniIN8ZPYKrU0U166otUSp9SOhJEhWb1LnWVrDwHfDKKTlMpKCCGsrOl
A8gGdOYWbXlnhNgvezZclDiKs456AUgw+pvH15C/e+v5Yg2jGcfAps0U/tVrwNs9E6QDlFu43S/6
nL1Zw4L0UEXL6ADcn6aUlbdsYhn04NJSO/9GR5e7B3lUiWpz0QnjxZ/1L9G8+G2/I9c7DNyP3zPy
eknUNithzPVckj7wV/8yZ2Jcbs40A2xk0gpasRAlZSTlwlxeCZKJ9dVfyk3mgGxfbrtiYP3UiIsc
yoaqgiBBXwglvCHY7pov4j7hGnGJGnVPp9kpMvd3rBFi+KiUG3Jm0Y+7KJsoSZF49aHufBY0iUQ+
ARkZM1+dO+ioN+vds/wM0RsD7MvdPeVJ20NLUkUndtasqWTu4SWfEcTU8eiJvXh5A6Jg3cUdiddE
c1uysYCZjScFWHRMfgeL5eTHoXMnmc4ZfTkPcV18Vc8cRrzMMyjX2d4Zid5+aQ80C6yFuIqQhpv2
DzZQndFMWxYxXMnpl2d8fq7KSHAkCMw9dHMMSp5AWVaLvUFwCNtenSLYnvZe7UHHp/lNu8ndbonU
r+D3Yf6oxUeRay1DDpzNYvM1e88WrS0OtD2dOj2fYNqp9gkEf8O3bnv2JZ0x6McbsgPSnzLJ24i4
XNpezJ3GqAD0Bz10YQTsYiivYxSJ/GsQ2snP/ZCoFiioJvdIpYcNjZ55espI5B/7NOfHDUZuSVog
BOpLs7ALqUEQ3rehcjSPC3lD7YlxyyamlTcEuX5PggpKgV4xhfQ0aZpTidugG76Ia+HamSpfacvI
bGzEzKK/m3nDUbiK9ubxOfW1QE3x+cq1E5XSRR3YbsARdAxWE6x/3EUzjR0BayuTUBM7/w5eRl5i
RvVMC7svq36MKHP1fTWSk/ra1Kis7hjJLO1xd2J+K/LmJPdrp9oXi3AHlmb0O126e2YU6z4iDjiD
NMwE1Yf5Q4Ro6do9QRo02qzi89bxuIsAAHH52S4Bcg+pnR4TNMl1yB2d+9prae29SQuJeDKrbsB0
Frjr3xFol2lNg02iv8zsDYHyO7Ti/w+29tP6NzXkT28Z2Zd9Fn7skGe3kMDufVt/ARuPEzweqsQg
g+RG6EyLQSS831f+LwI7DbX4zjzfRI7mS2ToJxb+El++iAIZ2MstZyNZzje/r53fRGTUTRqPuUTF
mPIoV/An7kfzDDJiK53N2IGv5ha20xNFzYPYC1Qd85A5r/Zl9FumJ2NabZSROuxUANq/c3cYWe4W
yVi33FExAdM1PQlgG2xhQKT5m9ZoWw3asxlH898PKGJb2JaTkGvUGK+NbPR2SKmOXXYQ8h+LxQHu
4K4aake+s2eL5STigvaSXxs4YcAzUEQamAwGFXlWd8eyFV9zSxIGkbd0MWJOsEb7wmfokQg5Hrpq
Rjyyz95Ou9kOaanQ6U6d7TLYpBgLeU7fBX+AwSQ4XfqJP36KZJrNC5BeI4hRzQOlR9+kX5uDNCws
hjJSmH803tFLrH/XoKG+a5UMmlbJGuk3MkgBAbD85Rz0Jg29VvC1W89RcJ6qIStIyQDt/2Snb7o9
843LYq9v8EJaEBltlf/EvTa1MCS9Tbfb2uR5gWxGk/t4y+YDpdT84vZ3K91C50p6qU+RniFnOtYX
WJMUQrPFU8E9/CSdmAHGKWNFQpT/cn/GwKXnGU8o3sUuv8QIpADFTEZYajMNSm5PtN5UyvDV+5G1
YDzoPRIiACbxPVcRjS0xAEW1XGjZJ2yoAD49ZB0ZuvdxhcFoRtRpSKiuLdRzd97EvHegc3AAzonq
PmUbCbSjqYTE7IzFEoNRFxJmiGQ5szcjwAEgMnM9rKZcshivwHbGDoZDKIc52dxZ4KTNvfJnIiDJ
bgLoOBvOVgRkktIdPUj7DRqt25rgbcfqQn1zA4csw20oGlN/PyIdDCGvJ5Z4b6qR95LnwKVjqDLR
xdnp7Rih9jtNDh8JBiKEvE/Hy1Eytf2+iHiIL/JRTJoGJZfPqYq81/uy8cl/K562WTTfaIodA8uH
pYOcrSqxCEYobUvUvWj9/aefnfUcWQPYx8TAL3ie/C2tuHjJx8a+0QXC9ZJULhsfTE7a6vEZmKfx
FELFCn9K09KdnvAoiDaif42c8JrRV/YBUtQV4YkC+miCVgqioiWpANjU6LUucs9auQ4xZc11+98H
0XYriieR++sPzcQyVibWlAcAjYvzoV0974qZPuXcjERrCu2scHdv8YWOG4UHOXCH+sYDJ9pYlsZ/
AWleM5/tFCXHDd/a6mpi/MkwgRCG2W0shCjWWGZ8sscZwZrnzUU1afvnzbaFBzEok704j+rkfhDF
HQzv0OrzwuRyOiPPTyd6D+iUHtSvIamaagobnWbcZn0KODWl/q/+pfuKX3vuYCng3f3CLKtlO5W/
SEO8vlgj92H1azpph3HdRZYYmHUSZ88PMQBCfaG21mNWVZgkj7qnWmV0LODloLsCiPpke9Y+a1zC
hE3VqZkPdQ5Z0X9FjjonIq7RRbtj64fC2uKbPxwNS1Kd6mbb+qx08j0HxnzgSp0rTEZbuORKisO8
yUqrwsQQJLo7wpqWygCqJo8pEN0wYV3gEWNGjbe2jAzi+5lUGNWHp7esU4DRe7ja2P5hmUPqzREd
B8I+bN0OPigD8+VRP4yNRTSV+q+ktgxzxrol7kXgVf5D9tt/d1xC8cnCSIODTFMhzy1Un6imw/D4
LppJRX6jBlCqaXCslKYCDss1Vz8teM9adgxUytrAfyXfxoWinGf2Ys3UqLHDRpxhL6Oa4rRAizEn
P96Xob58mj8P8R9ilZFKwqGiFt3RAtkM1ExRVIMKqGij/6FGCCTMWHMvzMpdEi/xzzrjqiCouitI
vRkVvpRGVIPXw6Ytm4stIQb+OvY6hNamCNPUSTandd/mu8f/gAgQRl2V11s8FAt+n6ZpgP6xJh5v
aD5NcFantwptXgbdoNL7HF2uuFLwQkiWAysz3wjPDrnBN9zZ1MrUdOiGCLH02Rlar2FM2BlVcLRm
4wAhNIv9VaqGAhIlcFNNgjNPvkPGOWrHwmiPorc1etqpHo8gLQRqN1Z1u/9OZIxHoE4J06oOrdYU
DXRg5zjQqLBC9N6ZcyKQcSp0zEr2rgB6Rnv06Ic3CdA6MPZ+f1ZGEh8VmsP5mqp0lp5I9hE+WzCu
bycJjq+63x45VFwIUt264vJv7YgzTIJRR+res4JuvpaF1Cp/L+ppxtS8j7hoaViwB8dcMbRnBKLP
YAMf33+5CY9tO6umpJNhMoGbeOeCo+KNgVcGs8bP8Nw+78DOD1/UwUkohmGz1yegfMaJRZcZDcqQ
M1dlfpeOm1SV+eo6QoiRzs7L/gexhKH5CoUGo+b4RXoonHCtDQkpTc46VQzu44YqspsQx3w0TUMi
04DuUpWjfHJbokG0qTErfQLgW+ihLCYq4GlXyVvDq49oqoBUSqqm+BKYpdjIon+6hSPZqfmlZehf
M0/eGkXsLiij2GI+8mKfGbugPzmRhbYTi53l+vriglYKW6qsQ7PvUwiWNRbGwp/Ql+sIlNPDRQOj
y270ZA9K0u8SzG+xpAOr8aFF/NO5miGXRdbNMnYpOFT0fGWEsaVgXBAf8CYUjBWVyIp36N64E7xg
TAXskZsaXqPsQVid2FBVdq2TY2KY6VRx+4NDCUnBX/oIJmN7npSZJXUu8S8H65RCqF5L8O+BDVG0
fsP65CgPF1L0j0inOJm8sfJlQt4kcyrOoDLZGNA/o1PkISM0HX2MUOaO9ZiFug6DiCgoeatGB5Hp
93LihyQosiwQQ2al8t/6M9AGT8xALplA5f5S6Bzv+cnsvWJks2f3c3osQEDAyFefIh6SSe3RKHWz
NhHESV35xxWKh1erwqW7HfWPJIJVC1yBjBDYUtgvOrOMXNJ79cfab9WDAaJ8o5s58zn6JT/IJnAy
i89vYr5ATQwKf0yrpE1uzxJqyNRzUJCRtCaRLwTWs8kGKCSfTh/0o8r5GHbunH4NOnVcpE8O6P2/
xP+oMGmJxd0BMOliQXaCT+2cFMR/+qzqJxkAesgcNA7qrOep7B9Q66f8je+zuuW88lCHtJ9gT3XH
faiDKVsi499v8H4M9Ie4uctOA5QbgIq0u2ke2jrywR+iWBEid2qwe3ezdpO1bA/5ECqxi3Pr/UCZ
zFjDmlvJyd+WjmDDv2y1e/9cQU2aAQ401XltxRL5dx0VTEDNbdqLjp6iTgEBRImJSQcgft+o2bEY
wxpyOnLddzzr7buOejtM5SyDxfBFHljFXd+/VMuPrOJnaLHBK9cf1Ie2msw6l8N/QUC2FIvfxRS1
8kRaD52TJhnVHpX7SMJzy2aSDh8iIviwNRK31M9Mh36DwduGxtQxtockEX0AF+1uHfcIeGp2mDTv
1EtXc18kux5UONIAKDs8OC1NqRqEsshTQTzmdSjgI0tCK1fmc7KVCdNjJDMqiAUenu20/mA+080y
8T4Z+8dfCIca162iepqyQS7R+GD/Jj8isPUYGNexW7MJoV4IV9aQhdHP34yufB/nh0fwFddE5Aih
iAOmNBjhmozE6QlyaA3iJMdak0ITqDmR4ndrlqP35eZuxw1GbKXMOHccg31xBiIH+8dFGSLrXYPD
kMbnAgmGoWV86ljyxnoQmS+36WMoK2LbzKTNhu5QfJVBPumm8VW07pymhfK9qmvUX/+fx41tLxW3
UIhDGdUiCCW4jmP972qyr1vpkl/BFaq84JjcGwxtggi9NVsxu865kNfukYiS7hETo/wLqEVn9Evo
JgJmg2i5Y4g98eHETwmJTDVNIg+KYRXs/4iNfWsMkeDjtdWT4k0ZwRLGz0PImJnJx+Lo5T5/8Oxl
la4JgT/ETYL9LKTGs0Ga5jowqv3SwB2jSQCuJuqcHnAqqXGAeIgii/TW9HSqQhMYH0Xkywaznr1d
+YBtRD/1N6MNKTVGbAMCln41x14tTAXicF8IwLL4G8VAIyY9WKHmdC288UECDAMzpS1lAKC7WbDo
tc7AD014lkY7dmSSuSNqax8QXWYkxBcC/5nNVM2fxOpnU4M2mKRVQwnO2Nthp2gseRO5tkDetInK
dlPHsYa0pPIeEnxpEbGaysTCQnntBOuf4ukFf3B2GpqcojVWbOD8nkXB4exYnlt04cHXNnhE9y/D
hqJUxTzSMZf0dmwv9qCf6qB0GpLA8AmuQKbJz6GNIsJSizpNCi9If96PH18r2yOa6LGj5MuRECzl
cHofvjmNI5PwHE+l2ztZzBsHkDXV4DjcmnA3nn2xOE6cC8ma1j3mg1ccTnarS5EWL84wznF5PP65
cA5aWjeplWfNoV5OWCHsdAnkdk3HYYPVkHbJ7xyvosZYPtAjE2xBWU0jcPTdN8juyGZO0uwfQMrS
4gHGlNlFZsqhXV7m6nzxveHgFCNpZUBSGxTPHNTtZemF/r2P0F2kBCohoFYLYJNWwNLsCoMecfnJ
zlSblke51yDnWxLd8uC+OBS0QRLrZ7NSibQrT8tgxWPXlQ7z9cWv6b1/2g8DcT1yoCHV7T0xNvBd
go2Z8lAxTBS+Es1eQZW5TpidBdr0FncvOeviIW/KzvZfmBUlIeFrHrK5EKNWsCYG3m01Z7/34R35
AitoEJUVs/LQCS0kPSarmhoudxNwmkalx6PlXrwTl987MV9CdXwtCM92QEJS4/j6dRyCcIkbxm1H
NySdRCFKsBqz5otX81wGZRQV2lYz9d/DxMi5EBCO0F98PGMFXU5FZ+o3Ra822F8pWPxPVkOPHrn6
+/f1aDkX+SGnw62g/LhsYaY8Hh5tl69+xJgTXQK/4OR08P/r55cVfucsMIrvndnYNE0OJKY7CcPS
p+/igKeMozo/51+fOm9A3iAwCRoxcfaOZS435O2FdaU9BT8Uwq2RYeyl2BNMq0wW6BcX1D7FGdbA
suw4KxqIdQecFHGmIXUcdFttdxZVGFOo8MRY48BFAYU+zd1zeBIsf6mCPI524wNIzfnjwxKdPe/2
GXWIq00ms/sjXEPBSvT4pp+fihswvmpKJ9UfInSL1E/9vrl4bkTPHXqFdfNkM88m4PDuunMyVOvf
hSnW8AcJ9Km3ODCpDy4svmBGd7PLPdfJKAAZD7DvOIsJc/08kbK71vlKHP0qTXhwZa6lJuqNEo3g
StIT0x8ko3adCRtHhV6crB1UieyQO0lZSfpmvSgHixrjIyf/Sm10SYxgJtpoOm7I5jqa5Ukok4zl
EfacgPgMq0L2JUP/fCZ1Dmp8/qDqPqzSBchO/xKpxONwz8aotTBkBdusbiBjaiT7JHf2r9ugjVHx
Bj9cj/4aWJOPRmNk8Utweulr6aL1/E7l4MN2s8Jfa4MCS8qLQi+BLIKuTwRfkM14LJUypE8U7Yfv
56gspuOQsNjiDvQJkuAMUSEgjZ7tIo4EToKJuph8kiloiQeSoZbtVIE2QmqyXUizuxQcf2MY1v4+
iKfn/B/MvtyCyxchF8hTirNcIlSeArWEMuy9r1udR8eSYbAmJuDdj6VRM3hslnWxQnH3EPgZrbZm
9y1HOpIE0lbOs80ujRC0N8O/FmMSS0phaDvaCUHpDAAmrNNn7DgRBhGz1EE6xAhc3S4Hso+qqedm
3BHNxe2Gs3voeYmIFV5wGYuZ2h4z4X8mKpZlifUA1jN24emQXwL73iNO7/cpSQ8Gjwwz/EEX1Kyj
d6sgxU6YI6CsAMRqzVMzkJr9F6KN3qPopoMvBmEFDH53XaNMVRtVYLGDqmI+qrLIqN1i1W8CO/nw
edmAJ2oQ4ZQd8vTUDC/mMDP9mk57Nl1iEhQnLgrYfpyXbt64ApskF+3RPXaF1sDv7t15S6ye/GKO
NcTWRno1vwPuxzGX7+kDwMCUB28uVUk+Iz1/HrJaFM6ciYKsOS0pcbkxxEND57ZuNvLjQkYiG/TV
ZKWxoY5ttQjz4Vhfb8dblQtR8RzREuxd0vkg3bkb1b+ie8Wa4L0hnLV7ulcRz59jHIhZetOdz/m9
kkeHzQWVSBMljpFmk29PaKNjWUNlGDr6Dqim0TU56sePzcfKo1+P57QqOmh7ERh2ytftLAjekodq
tapDcGcyU5Z901Sg18rZmS0194l0zr4lMXrI4ribd0D59QdDZafWEkA4vGN7AQUo66iugYQiL3y3
r5HMY2+F0mKm2BQosWtLfkJGcYwPVwrRS2/Frgpa0ZKk8A/4Ug2Y6dYRZusijBGorR6jKQKSEit0
jlv0vpYiohz6nqq4rlka6xcVd4hccydte7+cZGbWyqdQRQ3sTqnW+Ln67pUdUaWjU7GEoDhjRKo0
nQyBPkkd4dJYC5F9Z7nMFVy1C0PUKWxyNieewXD47rM1+MEBGX3JX6YHhyQHKb/Hvkyqd2JIQ0yt
JZYLTHCqxWvqRW8rotMCFOxYojd0ROFGfdRklNJPqB8uOq3eNO3fHNL8VoQBVim6QuGAd0LjQRVU
lm3pifinc0J4REGaMk8co2G1llBdraHFWl39+Mgila/vAO/Jtn/mk01nDeyEVu5GR8OHGESMT7Q0
ZDRaWjAD0FK1cFtu6VFAdCy7cXJye6AHaKKxlFmj/T6EmdeBh+c2nQdl6BITvemZLZ/bTxZwxC+P
5VZTpn5wuZHnGHQOwjfUWXWYe0hG0ArhuCo5H5niK92sPpUJzwja0mT61UFEs9DhPXCNZm8vwZaj
qhgbJ/rW7C2du3i4y2nzibz6NIXJYJMxjRaKlfwHh/dfcGy3CuJcsTvGdO5vavdcFlMhLoGbYy8E
8NNxB2LW2XukMEsX4CnYwmvHaySdDCnHOCPHbQck3Cva0qhMXZndci6VDUza/om2tnH1yywxN1wo
XuGur3w4J3wdMfE4IhPR0xTPGs6tjPRLg/o3ocjOZooDWiplTI9xLJtiXE6sXuby5JPWmxjqmo/R
UlgLnj9KPdYlZWlCOdIsFuCEVn86UFyfSykwh0UHsh4BdT0qA6mdtoGG+7+pJU3AaRCy8KbuHGrX
JAF9CPO26YbW/x2rkvJTywuvs1dxpL9skOHltdJWbD2nSyDy756oEiu/46ygRYCPr9jS7fD8VRVN
rDZ0KDEr120uMXU9nedgBvtK0u1N6H1fSC86lRr2y04w7hdhiGKKpMW/B/DsGNIV4i/ZvarFi7w7
jwzh6WfUs3VwZuXpqgcHM4mPPzcTbyt6nWavfvBw6AAgfa8R5GMrck4/jaKOl3Lf1kbvE7I2QSyC
ot2lJsZGEGMsKdfrkCNzme3RP9mMAiWDL3ylx5cFNZg63pyDcWbHoJYfpW6awQ42+mblzEAarivX
Jhn/l4FUDUhgpoHPLNNZkIWtEX34RuvjNPoyd2XlLMrIWjg8dgGD8ZuYljEHpyBsjnSrxTeOAo7S
/20ekWn6C1kZl9diOcXsZhzSvKDEu9PfRT1HTXhqCNC0N5EwJVFGidlFJBJ2gxJcCDdedoIEwQ2T
vi3pd/rb5shH1qvcPhtYBM0Zf7p0WUMwfAdhVhMHl5kaHilpzBWhlDku6zhjgZ+t2bieRx42rIPm
f0km8xydcp8ubnWX1KURku0CvqWziTikv70M2v4fIRm6vemGcvM17Ze6CGkVNaemRe4N72wLEJmY
LDLjwdWFGsBOdpYFO59Zl5B5IIK/+rMpc+GuYv+9Nwuv68DUY35PFkGKQ/EmZmsv3eug54TPta8X
XdPzq6m7PCFRkw/o2yibA2ivJ28Pgyffa+Jww7icvGrAWhu8l712FBCKerYIAyVmYJkinVJCoz4C
5iA4xMfL5vwlEr+S3gv04C4MJynXUH0Jo65LAknWYcL0BAHLBN6Zzvabo89vXJw+8IbNMLCUhB00
GNdv6Pr8sn5EsUZqURi4dbf7csoBTEPUEd1tFXfQDuFjKn9YCPsdrstrGtfjVoWYI9l69q7wnOFa
Rj6QjunfvYl3K97+Ygw3/Z0bV+XW1H/xVEdUgrxVYi3iGZiaEjwp36j3STOCCtVn0/ueD/d6KFw+
Q0zQE0Y3ShH0NqpV4iffYoBa24Xpbtuvb8Z+9K1G2Xq/B1+jq880d3AZOosyAYqa8HndAHnm4KI5
ZzuJvVeRMBXsVH4FqAQLxZeVOSxzLCO4wZuOsC7oIypqtMoaY2RE7cDrXNltTzodN7kfHqJC8LZU
XcnJphd8FNEwObDWOftMRJ1s2rvmuYNc4Z43vCopSWXT4eADtEqs6aHMNF4p0irCAs6EakqYO3wA
K052pFzUH5z4Pa3IZ2PTANxmRD0Q0BtqGp61PU/2IfJrK6jxRe/4dNE84ou4GqQNQdECdGV41OxT
srXh4Le+nbWKyA4EYQTi1AWviynAe6wlsQ99crKaU26Z8juV8nTs0gWtDCC17ROBdQoCWfX9syZr
JgtQfoCF3C/1+aVGo0HGM3xcLhESqUxXBkulwwId6hTdkbVucPPxVcqXhN++z1lukdKHkGTqBVek
bNKDjN676sph9zrLUo8JyBOFwfgpIjEjC0vhbPuCPs/4ofpDFM7jtdpDSCOS7xyRFnKnmCvwlsjS
259mvaajQLD+EXxcr2DILT29rOsCFfhQWNhZJHV79FYhdq3zfRUTy9pcusUa/0aeMv5YS3DCuWr5
Y1HtT8AGDn6nMh5Y1ePd5zIL9Xfg84qtiRJ53kxz5ORMz+EQtPF3olyGVN5hqQBPa9Oxpik2iLBW
GZyVP6pbxGfW/ei/CjRCbFUKIRVYd1C9LecsqbKkqX2E+zKyt5Wu907OXj8q5kse2HK/CQQsUZ7c
Vcv7xpNRwaElD4tImMjwjg10g1VKZ8emiqlz6WHlttRw8pAjCexQcQl32RHkL/gYnKsYM1WfLzg7
koJSmtDDOt27bIluKXjfBU9y2etZKAPbubuaIo/r+ERBd1v+4agqmoIXwSCqehK6VePupjofl3M+
f4X76XYfylDD0piIJ80FRjaK4n19kvqPjD4q26cVac6lkwKnJSUMLs8pWBR3iNjXKBazBr5BS1ow
moFhzqMDL21FOll+5pDBrfaHhSGUGVR+MQUIQSRjNpknolZBEZs9K/e6yuwHH+6Wj7jLQ4IY+xCF
1okNkdIpZrj1wlzvWdcam6/6bR40MJtuPOSr2cDUDlQ/sSSGsubp68soyv1T7o5lc12HJJXHIWRy
L3rNxx+v+SJa3T6ot1BWBQQ3ByFx9rP6wyWv4XsN78EKGSCjjq2WCEIl9fQjUYMKZMn7N3pF/xKL
gz8sUmZxnX0MDAvQOI6iunMeMTsAExbAMPkS4dT3R1tHxY7Q/Qdfo6N4GoB4jkMm8jWD/m06eama
C/bj8vyADE4OjSwAPrxHXVzAo7nJN2NSKk7KilaSEN44mWnc0KQtRkf52Hzw3fhzK9mW0pwJWPdH
cABUUFchfqNy3UP0TBWUoMgUJYVc7XzxlJqI6BWGPaG+z6yVwtqmG96xphthZ7aVppgkt3vlRawr
U61iMKAxJElGhaU1A01Pe2mMqu6XyCf8qepwtpkasKcRAKSBAzLJY2FLJ3olNC8XyRcHpA2TmuVz
JhsSEtkTSQwyaBpuot+Ne6XOd9TMvPoKUSVRMfN9DCrUE83sF/pwfH0a1e5uNZQG1EcNAHOrLV2c
7+OgeUInyjJxg0u3ic2muP4IbUZMu8YgC9iBM1PTtRkcfBEXqAf40ONNklmr0U6GW1UZYvKPSSdl
bdpo8fpuMvlsUlVdRaORTUQNiTkDvdXWxJVZ0YU/adZrA3pKNjXgG0jksRuQgN8N/zsv0e2Q8DLD
7ocy3Ey1J4mu0G5of37TDhprEToBgeGHXCPRkpoLhcvOuzsW+Xvh9ehhVMjY8wUfl0Gze6e7z01J
Ia9kt9ZOmYGBIKbB07lRuLKAIgARlBXn1M7ZfdrlQZsAfrCp2jh2NO5TyOgCsEVhTFiQ0d3KnID9
1KA8IB5bf0qrLNp9S7OTo9Vm9C3O7xEJPtSvmJD2H6+zCOotfU+mSXArdPfJLDmHKoYS50tMrqJ/
IKxTQt9V6vX7BS6m4fzzMNx9Y1HbjrGiRTVYHZfPd3fSFwSo/GftoUorStx9SjJTCG4h9cIGaSN/
GRUheE7lPOj9wV+4GUUEMu8eTMhAd8NQspEIce4rMYcI/n6/MgQomkkAW+w3hzjpsnNTwxgvXqzJ
Q/N6R1yz8u5RKhjyUz31DPj8z4Tgpf8A9s5iThLmminY1CN49aHhfohhs2xU0BYxSOAmH/CkRRzK
WBfnQ3yvalvj3VtHlfciiB1rmvgcftZ5DojzHmImO8XJrvN3MvPUQn3uRT+Wuox0Vd2bknSsxqE5
YSeqXDX9SZPXSTTgkPqAHQBKcMses+2blgJA8D0XUsOoWOC5wSA+oDtQxVqZWEajzMUYAspciNZ1
qU2IgjDKwEXMGtdr2ma+apRih/Tnlvwy4aZA+LDxtGHXkXguH9B/+IkjfrUr6HEVTfhnk7NXv6Ql
jZw26P6ZiEeFfdbZ6UYBSqFqY+qWbaceZIHHCYnSUD3mlzKl2uQ1Sw6qXz2HCe5hluzH/9in3srV
tMjhl6t4e2RWknCgQDF4u6vJy8w11Hv9DB7XL9Wik8+/WSiIN8N3MVSfZ0z+VBjzKJRDDXd//GvK
UdXAnM5et70ovE2nHOE+SqAo2sbZGnUNxijxkJ2NDtogOay4VyJJjhI0xWwKmUMtslslof8dUhSc
tDymADLiRRyWYygbinMbTdjaVGTjL4tx2tdFZmzpSUanjP5HwoJ2ndUIhwQTSWPZEyCKfhUaY/C3
w0pLWC9JIOagm+aMt8Q/iGWW35Pzi1EO2bD3oQ5UzEkoylMyjcrINRydSfSkOUe5p444whw8JVtr
lEGayvNReOeksGJptrsHQG4F02uU7c8OZ/f0aDX583jajf1K05trEkply3Cmrns9Nhv5VFbm5CV7
rCQud5FG9Q7XxFcnJ/715wTqYkcsNFK2Mb2UKJVcjuRDkYTaGL5lM1mmjvpzsrx2IAGuRECjJP1o
UdvdO/Tbtg80QYQsSPozA/+C675xWMqwP8HnITSj1SOCcU7SkD5KNPcp1MMcvtI2mewk3B0zhDYT
iyCroeKXKd1v+GzJT7RKltB6i/N6XWFdoK5OwLzbZmENVkf8PRa/T3GlnL8T9Xo5jREhRL7LjslI
SoyoA7ilhsH+a4RqjCTD+XcYyBgK3sRdsDNRgmLWnjLCq08P7eIExPQ6bALd9Wf70ef+BC6hSHeO
rfoEyJxPZyUTNmuQCu/ozReGuEp9hK0qGdZeJZOt/eQLgdkbjah0iSCmp9RkZNx2w91t4w3ZOoUS
l3qZ0TTRJbTWkzjemJWfV/SThib9kVfUOORxuEJAtNEsqz2Pi+b/zRmCOplsrCHURJGQqGY4M+w+
mhS/2kBHEJrHet4xWliIKbTepmHKF4WCZTm/RjZqX6lSfims9cTkz4w2dXfeItlxAF15+Rj0tjvu
UYyr+dK4S+QK0Zv3STdRxGh4B+6Y4kpjV/dWEaJxzuQDTkwnhJ3QHGbKLqShWrdN4iFCFWD1ObIv
Vh7VjkxO29zvrmU+SQwF6e9Gh8cWF7P5nV8J/CEvNk/2jAC6Ky8AeZdZ6KoZ96wMoxEpUei+60dW
uKySGutUQFvUqj8wd2t4wdnKJQlouS3xjbQSuctnXqDXLWxBWCpYx5azgGzPif34tH6fiKYxwJfV
becbS07orwSwRs1VJ8UNvFnc6UlFmuQCK0IBfZSKrPsMw14ymR7/duZPyGF+Ajj0QfG68wJpfogO
rUZ7DpSR6kP4thrYT4KB/RClYXRITKgfnrlxggcLuzIVv33A7LcLLlx+MEzad4i2NUrnjbqvGHlU
i5lWWd3QmgfcRQCDNyaFmqxCtd8fnOGlCBHcW0e4qr1fh7QMT65otU4NjWt9TqO1pkCk351YCzql
IBbP9pS9lSYPcY6ORbBz/JWkOsWUhMJl/trsY4eGCV8LT/WXaqYCbrRH6Y1hMOczyni1VVLDw0t0
YyD3IhNl+rdVMZsDXQUSunjEuoevT6RtO5yHjZ5Vj+C9+Lhaa90ytrLpOFgIiAXKdDbmS+XklJMp
2AklaVNks7Ezi1yekOdlwnZyHnBBWHP+SOjZ/xVYVwJpq3KsixRdCj0qJlBHrhHuMW9uEmNhlY0b
YM7/YFwmdeWu7j9qIXK1YFrKGVBb7G8D0S9rko07mkMdRvIn3frxr1134Pie858D7qCkz1J6KU/U
9O5we/klRLtT4UOo/5upSDZL+UeKKFkr7gyCguF9Me6DrzqYCoEuoIBENzAU/t8XnXrp4RcjOa0L
jIbYHqeqP/t9mCmuZDBfWjNWLwTDf1ZFWPGCHHdX6e77FkRdSGfXmsl3+tBkhi3kzzrxNcAcs0BN
QysgAcVM0tFDEvwlX9v/vTJ5Iqvr+J/zOhoq7/Bn3I0dWOPLUjUXOj9IHIOny6dnMGT3PLuXUjnG
Ts9QHIgZ+uzlaS6jXEhIcSHkwT0AZQFEs23ra20nWO2EH3m1drihfX7ErxpvF64FVluh+VymC+9x
pqCGicvn1RYLIPwfTI1J1S5Med0rd6sIuBzMhaXa0hM6+EzAQsIlXsLY3RsiTrOhFF1JMEob1IV1
XpVWJf11chvfEr29OusIQtnDqR7vja77U2Zxwy3yMq60qB6FV+kFNjkaMS8EkxsnvKkdyj7C/Mgu
l7XIkXm6vQiDKUb6uHX0wcbKIWnnXGVCHMoCdXvpBuQtysKuhzn+ZYZTFm75jnp4n6hnyhV8BztD
Va+QtzWLxVfkpZ2g5RzjZDQ7y3MAX+ohA2goBqMoMDKBe9W1OHyDyj0mrmoukm256sGhyDnyTpiF
PgywsX7dM4LTDNwwr9Nsr71bKa/21Cgi4q6JJv01o0L2eo0dtsloANgmUczN/sh4sNZ17W0XiRkU
rOTd03K06LHnWPezTzb+Td1Jie2Lifx/cX7QMdh7dEaEusKxzozW9QR5IMdbsZGU01EzYwg1cNmj
MfwlVeXaN+/5teG64abUlvZULY2RL+X1yWvjiNDsd0/HFLk3TKZau9LiM2qVzVXz+NoqlkE1YYR2
vOtX9lznfKa9Ed9iqUN0ShM0GuygNq9QQGH/FcfYLRD29dCTahqZjl3hXctul7/SQ5wI9br33fzo
k/1+h+/zFPtw5s8aSK1keGpqZTT1sU28juvFnI50vYrecJEF1KpkY2ud2haqvkqaeBYJvqg9gLAH
imWBJWBn69zOrGN5Imn9pZbKaC921w8xTRFEaGSccTq6L4AMIF8muPSDoqfAs41JSdjLPlTBn0RK
5ZhyjVvUv13H5b9c36wKco3fekaVj0fNWIcf8dXZnRMJwPj46hlIWnMQjS1iQUT1UalZxWejI/9w
0pKZRZXOicMiV4h4SfL83cf8n7BxqzA9TpUy3Gz9p0b2zZFD4GiYwd27+VkuYprVN5PLIfibAH8e
wmFMGZf142qdd2r5OBwRtZIfnNSypas5WDadPUUB9lqqtgqzsEacQ6VOxU8jr6f+3NBIT665rHmJ
ydta+dp2bq2hfOXWp48ccCzMpyT0OSkJy8AhCGcycMp+ZwQvmtIEwSA5go45lsJErIDRqk//jNVB
Piqd1pCOJa+xaRX9/n4A9M8IMjwprBTgHcNS11Q4211VPJlqdhrt5EIlmQrRoDjqOexhtLd99Mtc
/QudVhmtf8uqnQISACcHiBujVfuWVCfemf5gPjSGGXB4RNI+uzCMPBFf0pKUaB04Q5Xze7CPlFuu
I0Ts2p5+aUz+EiWr59glPz8xDZ1Lz5OecVik8FhmaDtmrPF4u3/8+4RMB3f7xvzugh/NF53wGpps
BQNveiHPDcWLzgY+4KVEyGgkssTT7TxGbaws7fobzvIeKMzjXZUsYVIx6WqTcgGFBKPrE0wzFcWf
zAtXlWMgmEDDx5q2m80/UTOZZZx57O7GoPcSD67tjE3NfkLQRTMUnjP/s4ry9DHcR8LapyfEnuKr
Y1pCBt0wwasxMR9DYSEdnLd+zgD20owZbUiGs7R0QhgBE1ANyPnjXX+MtMd72hCErZCRk/ziNkyG
moQKbTURwxkAB5APZUk/0innVrMI9KMSDqTmGG06w4PKODjVnOOfUhHrGpv5eW49qh2wGJMCwzCK
WwhN/oWgInWKvHojaTuO+ACS/Za77aOnFIro8mUh0yPS7iU/upUAHlYBoYeSLaSpN0DF6mU2fPeH
OKDqW6jfitQtEAbLXmegFHahWVZYIJb85rzM1nLZpHfeiHInUJDi++ry2nMOGLAwrj8QwBVuk5Ci
jYfUBGgXTSW9T9SaQuj1iuirdGeZvUFIYBTWINhKWpPI/hws93fvPzJSWxRP7Ip8fvUmHIB+Z+Qa
36It4pz6HHY57rBxmhrS83kko9t6URuJU6v+bbY29QrBEVmccga/aaRn2xoOI+s1PTQ1Cj7N6+Iu
5yHKiHszf1pOeeBlebEWNFyRHqh29spXQ+Eeop0RYXUISn9Yu1ellOujRozgx4XXazTFMg/MoRhU
6/BDGJfVCSVrA798hc2HmkbNDcCgE5ckEYZWUHPj88VTEecJQUqr/oojxQiFrYjvahZPtSBxBBJL
XJiduhKN9hCgeHK0+1lIFgndYQLlY0CTtXDhxs/X5P/roQpVS2tIPLfCKpMb8K78de3VSbtLePbn
YAmGJZCMaT7MqoOEmkBEP6SfQJCxuw4DVs7OqEpup+AYw7fAcR1CAoDAhj0SHPVvqi0oPKHBaPga
K05a4K9pgtivo+VLs6Jv5py3UIRqCahyHpGgBaoRc0XzV9i/WZJ/h+pXnt5LL0SLHZ+nUylXJsFv
faNRe2JKLcgHl56T7Ot/lwKuzSmRPxNAATrt4rhJgH7grrXmQcnZNJwonOwNUj/6NH72pi4mCT3G
eixZujXBEIo+bPcrL0CkvZvYsxsECVsQ9mVC2ZDU6Xuh9H7R1j+9B2KgQqr08LNnaEceYQ8q0qbM
244QV7ixQjc4zrXJEUJnOskeWMT60XXpiQfioL9IMWH1HVAAIYPSlcULgdTAdmC7lJOhQ1B1QpdL
9AjFIqBXCnqvOSEPHzb3MYzmxlYPbqhQ8hXmES9kNIgOHokRUJiIxVOVHc3htyWSn09KpsGl6aXl
4RTPjFESaJBQBnnSs+knZqRciQ4lU7SVYFbi4XK3W2wd477gx+tqlQfpGwx+ZnWwdXlgt/cXXSiW
+otRisvFYSpdf+ARXxwqonneNouN1Cgj1d46p/hGTFJp7pu7HctIOof+xqh1rMWGYzlMaCBrFqe+
FHr8xzAU/Q20sLfkUCyVj3PmRYnrgIMZWShugr7Q5wdF1SBpC+IqFeLNxGkJ9Yb3/wS21mAAVMHD
X4HzqXjSClPWlTcV+f+4zhSuWrpfQEuQRL0yPb+GD51nBgDi24S+iYcVbdVK8ZUdeTvNRX+KpBkb
gfFc2X3W9VmBfU0KhyyDVKyWdL/bHJFsB+Kwgk7OsYXGRC2HvTHXC1k9iF0OqVKW9ntKvaZ1yvgp
FfuJiPyel9dxp8AdH5vKmyyBgKsgtGedeh6uimY2mKl32oBFUddl8IPpkjwnvr8174M/RuXgxTJQ
ARm3uSta35fbhu+CkHsaD0DE4TqJWFfKqaZKqFs3vRYPSGxS2OctZ1HCmInaaqvm/BfufI4eEG0K
SSdH1FSDJjNn49RVU9VipfPB5eHKnymbDgILXCDkwXIDMkhoijK+3D84CJ/zNbCaN8yh+xIicgFp
S2PnZu2FT7REMgkzMIqtd7/zffD8pybSrSx9MOAAuLz6ENi83Odb0g6RkuRQLr7ybUwl+OaJmaux
LDx6QKXLKfeZL8fXt8QY944A4EULzCkECgi89UG8c9ukJtDXQM6dtERhdCQT1YNxN3OQ3x/lUIU3
Cb656mvcN435OAjcCk2oRz2LbNQXLei/5o0kLPihimRgEzbwl+AyHTQE8azBoze9jDUBw6kuTwhW
nsg/bUFl9vX7vMiLlN7TmMqBXkwnwR2zd9tpHLaj7Ej1HDx+x8X0T8N0oJORdYmEMt+aYmNyxT5j
rh3c9L10pruDdaBonxmA10F8p92a+4q0Sz+mZxpxIoWbUyZcGnjf9Rgh0M1Uv2DuOu4Zq/wf/4ms
TM8AIKBr6LywM2l965iBsBvuB832fsLM9cgfiRWT1GYRkiOoxOgTh5ykuLm0Sqr5V67hV6BPhi59
L4b905NAhQ2tTnGkiOiuFS15c70TxACpJedPp9yZLIKb2Jc63MihgfGOoVXpByEZu6Az/VubudmR
WsYwwE2Gz321Jlpiv8diVKteCCHGmXPWo37+Gnv8/wC9hOV0Go1k4j7QvFYjZm2vh/4In9wp5YH3
BoJaYHYlfbXqmFZqUzHccCFd/J05zJiexwYEu3/DbAvomVJ2L5qczpVWxe32dkPnhgubT1VIwpFo
eLtxAQ1P7ncgDYB5SqB8PtwqCjoYy3pLcXkeVJDWy3NpWLmZniQWPX8kBHXZzLRMQWZGxALKEE31
duLjsw5inaoZCHjx+aIY7RhJIeEv6FUgecItinHBdA4530aMaBxSe2KJlbuxRygM/5K8d59JgbtW
Z937jJzy2HZE3HhJoq4WTquoaV2ViyEE++bjTnAU7ZOfEWnlYDcL8+z1uYVf/bSWHzkWMH5oDCjj
LDslOTFssQ/vy2aPv1L0NS8/Dh391pn5xOpfBSO9ry7DOy3SSjF74sCOoEaVVt9htu76cXiyJXmq
dDddshV7EOG92NOzTOC00fdK+GmVuFGY98xBon+jWZ2sxX4oZ8pIWJUtMr0n3x1P168PiGsnjaux
WlJy9NMnl3cz4+HELX42NOwnjf5DwJzLz7nQ/9/AV8sEswh8weYazAEmdflY8bTMMFpd6yhviISx
Yy5sPyWZsbdrA7806mvc9W3POfCay8Bt1rW64J50EKD8h1gZsUZZOppvH16hrCjOwF4NwLwa6Rnc
U2dUwM4fL/h0pQeXcah7TDdKBuPhpYVruXdbAP5AdtRvHQwDySCg4YvDIfQBJnt1XH07JGjEaZg6
0AALw6OeHalEdYHjYtH/Gs41c8IbsYcE1glsTMQ/H6MBwxADgdu7vYSP2/7jzj8bvn9juusdRd+1
vnJrUcWQvQ8YANEmdYDRApwFVw6RqwlVGvBInqJLgthDRmAhjaLzmCOq2W7P+/SYTt5L8DK1vjTt
Z9CoMegNtL2hJySG4wHEHpTmywu5iFpZ80Z62tI3U31L0leldcuKa+c3oGdL2TtzqCujRv4wr7Cw
hmyN2fOMt/hhBECzv311EJCXFMluqx7JXni8ofYb23PEa/AJXgmwKy4REoOOUu7yomDmOWMIV8oj
Q+b8/p1QuJoCOIbu7oKnTYjI12k79MmI8YlYxtQtrkdDMDuUIF4NVXzsGJNkHHqcgnRUgB/yKInV
169iKDIaDYPIYuywLB/FslqW0bAR/wbpX6MmHivATUzpOry8xYv2hXkf89xZHu+/xsG7vY7xUT7K
A7ksqjh9KUCkaiFbM4f9dF0FCmrAANL4A4FvG3A3gqEgIS9slQydw7Nb7I1VQ2QcLErN9IutfYGq
tWCW/1ekjJcwhQXAvYNMxVVbpcH4q5z2nyfr5zAn7nm8mzJR8L7qGrx14pL6NtSxSnny1C+Jrdre
YrBbrd8CRbo8JAZo7ekOiasa72hJ92x3ADhDVYA9HKSnMCU39dGldR6N7D2owk0kDaA5GgLdesbz
stBrpAbWUrESD36OObnNTgrO5DsCIGNep9UGO2KW3x5BrF/jhvAld1TGwwDkGMsJf4sX1LULYN9e
+LPYeyrLotcYrCZzJDjuSrUUIpi56jcYr6vMmh0OTnSPxJmEKN7hBx3NZ2AGa6T6hWK94ZuxWBQ6
9WuTxPGq9ip2G2/Ea1BN/PtU/ZWlROTYOoUn/Hu1vAyIC/E1KtO31dMh/ZeAHl57Q7oomkjc8w7V
J0VejrBDLtl7tmdkSzjJLiVKMRCTuSZsuxXiHGhLRuzdev+8vL8gIECSwFA9H3Mp0r+jqmS8VY+/
vihnmyERvBN4Kn1FbqEtEEAxxQHAZP6i+wqmoHXh8InJ+csmTyqQlUbfcVpTgg4ZbpAFsnp5da0g
N+c/jbWwLnvb74+2HfRumOdFRYongfylrYIxVFMlN/a1H0J6LAZGxkX0MCP262m06efspCPsdymL
cAAM1AiBjj+beCPM2THq9ysktchxZQwPjAd8HWjZfNNcKmjUAJet4LuppiBfRsuwCwTndirJ6DhZ
zXtfOV1iziGgm2nS0DQzJG4M+7aw3kLoMje+H9O46LEEIybfis+8NYwwylDRt1mQESzb32NOzGow
O4kTJg9ZwYAnSOdAZ+VdSjw+Rs4HY79PfmK5ofxpaQGBNO542MbqQCJi/DsmITIClru1QQOE4qx2
fReUT0puEoSQGPRr16pM8cC1Fqn22ysdK6FiYorD1hmTgJyepCUuEBJabFqdr8nCHbiBRonN8xUf
RNEPbnW4eXeAY8rYysry4N8g+WtUP2l6Owv1ZkNCnBaVZVCA4PzGWdjAq7doR6hS55E8da9l61Dh
2b4KEIIy46XLh2D6JH1ukJMIjY5wXq5DQj+kmyFPibKqybb0i9B6rTkWNYX73bWWJy860dde3/S7
JNhLDQEEAetWjh26tGP64tsGrQ1UXL1XFL+XyJxGYcGD/0LOf3rWcrH46p8baU9QQoW+ZOgqHnF2
1aDQpd7UQcDuRMTdmfKWnt/stUvuY7ktMO7x/MS6si8hLlFtxWl47itgJ1t5h+XLn+q70HA3od1p
sk1N8PjiiVlHHZsFwcqFkwMc22xbANYP3tCStAzbSVYGQSE6kJly9dYrXjSVDInOWxxH+JGkpLUR
OQkOHSl3Y+FC+cV/3xHV250/5wCRG4312+YZlnwE1TnpRR9wCwguD0kOQSZj4wnFA6YNeOpnDzIs
ZS9taSFJDgcXjbeQPat5PRRKI3OP+/aQxel1gLBGfDhDuisi3wgVDlDeD2paR3+2XrR89Iq8EDYL
ptRm5dnmSILY6nLjSb5uP/N2X31IPGeVS++7FTowRc+JdOEWMYEut23HLKE38Xl0izVKF1V2ckj1
Im6rJXg20FJmQ7coVAyTCkSuQZ2GXOQKtp7JpSHZrbi1Awjs13PgrFHiDxgtl4pAICThINRwDbrd
eRGYchPfuH93xR+zM0ZW+i/ouQiB2BEpfKY1eS5KM3gPmCBabotsrmdah+QPodtkaBB3bENu/JOA
Un7J+fNNjuOSm6kUoA/adsJ6f0mu3friiooPbtZWc9LN4jqN6juWvpX1sEWQIYoDQHf+KkuNC+Ni
A2ZEFOYwPjmV8ERsCG6iPfkI9UoMbd1k1kSwfSdoBDLzqxCrKDJzPZ7lZITOMkeI2CYdu3pTaBob
WD1QbfJkh2ehAkJqem3t5ljGcTkCDCznBhMSrihKoYdMUxXBTj+5vNz0kgHF0vGApUt3lwNohKT3
aubc2UY+ffie7Y7F8PNRz/bffUZxjyqpno+EfvfSvTjk0vg0EvIWWEoWE8fxuSFVoIEywnKBdNXk
ZzQM8O6qSQtCJdRaIEI41Xq6W8QZ4ZvrKRv0588Ah4E7dEfjPzAwboCFSk7+n8Sm+W22rDvXY/S3
UvYbnan59Cg5FU+1KTxYd8+Dhy85bYhfLldPdryGQsX9B2x/9nw82mKIj3KENB7+o2566SsnqBSv
cuV8JMaKusUel+Be4+SyFgUMXJUZg5zIN67ZTm+LyH3liK8beWzn86dEfp3K1DkZYU+y+EvZHe2d
blWAg0nUvIxyGmkk1g5u8svmWP7pwDBrX8F+UuwHIBvJGdBFsufY8ftTaaS+VD6JVSb05zKelY/C
gxeX5QJhYvP232vgo7T0dX10wpCZrf1R7o+DeWYnaM6GUCzLGn455v7szRPd6KlLXpupcL9pQKgL
0Nq6wnQ24zt7KiiARFmCuMj6+rqtlpsrZXrXMJTe9W0EyLeIbXbQ4eGiv1/GnWIG0i4E80aisEbY
+aSWX5T4NsZkHKJTlqByzmaYiOIPIdMphTczvlO75m4AnGs3lpDVLuQG4lSA2G2LFdSmkkuT6+F1
7KH/XL4oDnBgI02/+stsKPkCbEgMNcGqcifVmKfFPPsYTznorLOYT+9VOAFs41Fi5Lsa3StLLMHT
dYUfePpsq2Zbj+l4TlN2kkvASowvlC6jyiMa/ppSNF9mXaDP5cMCZiv2lOpe2UGX4OZIRlRyylJl
IhvH4QZL5Kxk9/n8NVP7kafGciKrAcFbwprguaXm4FFc+z4Ey6GepLD6MfPmyNYGqBZuNbiWTp5s
EhPClKQT8SVpYImDev1EnSIkMtNffbL+6IkpPvJb8VLK5EXk9IuZeLdt8J+d3mLeTPuw39gK5uyE
ndDqAh9IZkwkOnb1xjWBc5pSm4lwI4R7iPuaRAAfV7VeNiOjmPRdpwKmu/uBgTrNWOD1XWio17bp
+E41mWEm/VaVjqjq338S056pjjMu1B7fH1dT6RbEZr1gPVAgOaAe/WpoNgm3CeB5xe+n9v+kWxHn
9J2JJUd/RDWWf9xL9QBjxVtpxzpA/pE2t7xF+eEDQWUYV9HLAX7JdigVwzgnc4Ojg5HfRDuZt3oS
Lx0B7SeUwUyULrFZRvzGatdSbVH+tOTJSFSrRuiAq+PNH7Hcl+BAvRqCjdGgSCVfFAEDbpbzTfM9
12rDB/ezkmTwxSIebpEjxAi0GTWeRomfshSDrxco4M+7pgl3MuE7SvFNdELutGk8VwkIB83lgsAN
GjXzosGuLtRTkqrWjRc+vrn2gwbqM/oUHp/xE4l/jDDCQkakztJnWKsFsuNVDkSq8j699dtGjoNv
7dX515RMSZ2pZ8ztLD7TeQVglWcP0QuGBO/Dbn/M9IE2lMnLIa8QH0swGAmMNIkEbF+aaBXLJ2ER
T/MPfq6DlxqPMG57dw/C6NDttI+TX6jhGejrDB/VSuoivC5BoaanPcwK1Ch6GMWUFjSprateGzbd
MID0LIpgSFRfRX0BO8ZM7V3r7oGwninSDhUkFXAp0tOne3rafUeyTaSb7Lzr5iGlJY1MnaL30dFl
6krP3zrHkgX1X/IJkMGDqkX5GuEsCyjisu7jWQIfqAjEOQDkTDvA+N1jgdsrL49CQQomCxtUoMCQ
PG/Rhinm7Ti8RIdAG0ELl1Jka79Ky1sdQv2GuD4/7/0oUoAz4UIDgIGRMUwRIHMeQ1ZOaZ7q8N3n
PfRS9+DfBbQqWOJd8tuRHsH75XtCUsCnxo/9V5lNxKxNm8QlUk81epd+Mgavj7GMYtOkcPgino6t
erNjrLuDFuYG4tD5cAcZRGmH4rofvnuyC9unFSTSJPHAXbz6KNG0eKvEcK3zhbqXbuXfaHJ1FObh
Umw0RH8ik6ceyBsKfR3nTbn/DNsa5u4/0KxyThLMBdkGRvdboRYFq+5kaSU7mILvlZtk1JScwGi+
IHteMCRvu+fYsnr5/0AinLK6fjsYdZ5kKZLeq9SBXbS8yIsv807VThvlcP6+/Jg0EEgiPvO/78qv
RkwGmEMIJXK3ck8lUl2E7Dz2O8SYzIOGJHt59lOFKrjfUKGPaNFosXSF8DKdcG+0fbTJdUEZXZgH
myMg719FiDEqmDFmhkwDKLSB4mc281rXQbCnIbNwn7ZzR0eAlY3n3/Lwgo0k51qWkX3CLiujp51a
Zct51xV7ZKBDq/fJ99H2nTLXoWBu4pWC+LtgapAKwXkXvZiIK5uXS+kl+BTC8DJ0448YAp1EyUgo
mHPg333j19uqA53Zwr92SiZhDiqZE6pkMczfZMRCnjZW8sV61H5sbirK79JZKKEtR+AsDRMKzc2c
JPaSdC65qxmnC5g9gAXz9flpYRMuXjkHiwC6Zrpz0Jqj2uoGASk0JUPbhhJ6CoulZVB1yyaUgPn/
+evQN5NF+fWvtqyg2G13Dx3Q5iblzkN92K1etPjJfcl45486zysuazkLucMvAVjd6me1e6ZNu1wZ
sE23NsUu5jCiIQ40YO6JjBzvNoGDQDl51prF3OMHMB7RU5lj79VdUszU513ipuUgPHL2OG7oNTkq
FQduz6WsOGfvi9XuXZtHrmXflZRf2r4kPRBauQnmXt5QEbeqJno0hRoP/lUYpwjPjC4PAxQ+gO/x
KhRul1km9uQAvXJvMwo0Lpsiq/+gh6rM5eKnZ6vSf8+XRsof3ne+d7OAjufplG1XtjmdPj7JQsUP
4Aw0jksJsCCs/4loNzEk+nK4eczxiqWgHkODMXwfvS8bRoDpCETicmE2C83p359xLUWqCGc7Qwa1
aiJL3lK/Vg+KGLNQwCvc6+AC2NqgVPY/652Kmy0vU+yRIqGC4QoOc8jwxAuOkEvu2DumbncAE6FO
faBKuJJDMxwL0GZJIiab0BvPboiZJA+oylcgAdDv4zN74Gz5HVaRCSeajJ+BPY6zXmUe1U1gkRF3
Xz3Uc/RQUXd5ICk0z1LUevroH36Xng7+/mT3b72+P2jkgjPhwFgjlLm76v8o/GvDFkjCyrLgrA6h
Q53osL2uRZ8ivDJIKb1kV/7h+ZygOqcY1eYkeRWdFnZH20/pkrwHsYwO1KYyw0RxbFT6S3lLpcko
25pBKcq3TI5ULdRQLo96k4Z3i/6RTPow7GoQayr4WXNtGzH0WLGtrCFitMR2OLFv7x/EMCc3ZITf
yo9C4vl/JlRDhVHZH4sJz8wSVwCdD+PEauO/fvL+fdadKklv4II1/jBP/Y8nP7rZIob5xMEEz3JC
hNc9l207EOQHOJ45yozDkFEXtw9rb48gwHvOo7I0UFGGIM1T6eDPaAhN8HWAfTzNxUGDtkJCaijv
ZlXOQBDvW0/QnHxXrxahUJWYtPy1ErC8sqmKoIZYdPXoLSjekv1OLnS2EJw2s+A5MyY1grenrEMo
3wU2X1VbNohspynvONs/ukOog9wqjX8x7yQHveNxtnY0slArtC/P5OURmbVfq0hdvz/r1mDrrltx
czJP9mkSUnXdIsLsrNfMSHoIICCDK+ahHHZDQsygD09aa5eYp9ktvRmMxRv5woDzy9V2jKnX5h6l
pOCxcXZvQQV1Ka1TOtcqDlg8Ut7tQ6vLYKb2PYF/J05DZFhFicaXeDm86SrzZlE4+aNEL0C9LhKo
KkY18B65gZ2TV/6H/lsmBRR5bwIWU/1VNvdE1caqisrrT5aoXKGKokde5ohzkupjcI/VrkTjd7JR
GNNR+laF30W/cLagCgXQpA/NkUJwIBEmElOf7klyZ+83DQzcQFEcxHxL/Q93zMI9YMP/P77mbfsx
f33dgq7vtFAvTYfNJr942S7P1i9QLBC8LN3E6OXv+qlKsjt94gXGPR4VkJ8kp7i9kIHS1TCsGZmw
shK9yKGLiDxOvHfTDYrR0LVXCXoSd4W3dOzeHVuOGQpHl48bN6YPgqM9d4dmCLsAFwstSjE+YFOA
RNS3ciYl14JoWcIt5ii9f2e+5r2fXRNlxxd7J9vfDoELsjpG1cof02GW/QkJiQCJ+iDHYMn+mW9R
ljueJNDM0dW1+oernbOeRI013iKcUJKjSi4zHig2cWWijdsXSh4cuRVwfSE3J1aRyk6UXsD49fM7
OHt+m1G3fOXx8rlNAS4AJy7sZYrIJYaO6aK4CNTUN2c1ZrHM3wkV9QzUlZPuzAVdpEj0Nr74oH4r
Kpv4ulqMwLoScr5mFszW8tr7xV6sIRrSIS6R39lRhqcIb5RqjGoqcpPtq7B6682oZJRlPsshYUST
yeM6ZCeehRKBI2uHzEHg3TfUAoTO9z24iy1hota1n2PiCIS0j7t46OXh/YzAz0mIjorvX40OGFFx
ler2KgVPAEdU7aR0E4rRuBTQ8w8u8YB9ZNt83oDq49HJKMsIJkfctFBhFOGZF7FgCjNmcrpRfWmp
HJA4Id3VZb2fK71oomJ0BakzriGH88p0pg6f4tfyctAx11iF3zjjjER7BdyiMfTPdLPVdqktqsD/
8ZWXQbAzr8XWrnsLRSJuOhkP0OGzTndHudluiUcVv95Y+DUgIy6QBNM3OydycTWDIPzayVKdIFm4
GEy0x/A925q4ITJfC/K4t475yLt3vM1yQUtxzpF3hVbVGOA+/2ER4GVuKlc16VA9rr9Bfejv0a8C
9MBsX/O0zZVfy0tN6K0buJfDt5h946idebBcBnv8EHJdwMVlzQqsEqyeeb233yqk/RKi5OdK0D29
fySSSEugBhAxh9eh8oEehOdYPE8Jp99y/AVqkdgufbpl1MKEY+wU/tWqWjI5MCb1L0xNdGHjmqg5
iLHXSVQ3GXtv20TiLeufyhsvyr8v8ymiWLl2ooLYgNEqW8MOWhSGnH2utX0ODIyMjRFDpkdLAX2q
qU9bFS5vRAflg+XMT04LcbogSugCoBb0tXIQPl3YqidLtAhdt4TbZfdd+kVb8E5NxHCVvTOiXNHh
bXd1t3HrSoNqdp1ysmEOZb3JdNIB0JqhYbBHYvYX12hyci6RDbahxFLfZrYKs6/l0Keu2qKAbjRL
dsFnsDX0MM+yySzqx+iLPqOg0q65nYJ2OeE31GFAr3GSnWT18D1G1v7Hk7eq5LHOjusVyYp9STyR
kJrnzyqnjCvSQH+pHCA4cj/UqzvDuIU38KsJH1NT4rm0Qx//edYQrIVqhmlvmLfFhR2mHna7cm9P
LFy4sr66I3JPg77YSn7tMHSx3B5jLVAQYE0CJ6FDOqCS6j6rXhWRYE+WN/FxTUqqCGzly61Qi4jc
PZynnUGQQRggLQ65R0pbLxYB4w1KaIthIOSRzVNlHnK8/L6HeVeozzIphSe3SpDUQ3G1VM5p7TEY
l1UhtcXLpL0+3rOaQ+ofd2HQ1K88kZrQUif7MaH6NzuXtKqXp4rGWKdck8p45lGkAH71f0Di97Rm
FxJat3tQu3s3aLBgjbtsDQDB2moTutBpGD08pFq32pC5qoPqBQ7dv0citW3/MNGATkPZiSjiEhIf
mpNnc3SeLUzM03KgIrA9surxNjME1JZr+5owZp9H0bjvk0+9oocoFb2Kt20e7Qd9hRzBvKwFK73x
y9qMxHr6IqMmwjMm2nGZMCwcYffDiSA51PnV/XiQPK1IyxIBjT6i78AIT5W4Cav6NC6vmE8HJank
/Ut44QhfRvvydGJnzvnLqzJsp5CT3rJ9Grty7asNn8UlGEyTenq8EsxqF5idSE7bGo/NvCFPw17w
P31N5WLRcEKIUwmEXJ/m1aimVYeiRBlWZpyo4ulY0iLmcCr82nlgmUwZhLtklEAtfcjElJbMmhoZ
kKCGOWbeKd7mEH7D+d/DVk7pt7Oty/SmCvyANaeFEQVxV0A4cgvD40SOvK4JZ41pnVoRdCV4XMca
INOeVZYJ7aLI8fDMs+NqF6QQnjYyow63CaclubMjfgYSlA0dpg3l/r/MYX5UQEstTpqvzoMYm6Qz
NONl5YhkDmrDtHOJqrlQSHXDj/wcJrWKELHYbf+eZsoNyEwiw/VnXMP3J81qUOvgUt7m3L6mMxwI
NjoEbzn6oANFtPe1TgdP9bCirs+C0N+F9n149CGOjtFZ/ak58QN2tAzwSeVEZ4cSVZxhjIaYYkIz
vijnf3YXwA4ulFfbQvA+KBUZ+9Xo4soLQ+SwKZbFKopG9OwhsyvicsNdd5069oN9RsF1Jes6rMrW
wg6u6brLveM2sLoW19sW1Y5JJeTFQFgNpY288ncy1zV24HU35GN+WebmYAaSWP0/kjCPXhO0Elmv
AKfhXw4scDQlWmiyHWkIF8OtcX5B6D5wgC2Zk05jwEK6o5N9jgnNHnYVVW5Mh08iz5+vDst9brA7
W2WbX2Uxz5/KSJPIcDrfWpYJPvawXGtA6ZHrmrNM5Z8m89QZZmtt1+blaGD47pIsO8ioWWs91HD1
FJMR5zAiILCNMiDWQpMgWtEzH4JR7WOA8Z2poRcEH4ivxtkJ/sJDZY9fv4cjSpO82Wp0rjmI9/h8
KII6H2MVTQWtBLlnVADAlt72yFqbE5tD1/yv1xj4+hOYdg35z1y7y16oVPbVxJveW5jwO528csyM
9KbiPuCPQAZ7AagWT8viXZ7On+wxP8wNW9qHG4ZyElps4W07bo4JFnwAyzuuvUeuvPuQeEeSalAq
16sHPrvwiahL1+bv+q0W6m9ECLwXshnBLxz4Nv5i9fw1B5MQJBMKCriOytsVIzt6R8vcgD0NFVoh
xeWgTv9dbwp7CCRNwSW4KAXPDskYTXxLXGDf5iFmfF9ufqGHZpiCxrw0J6Ez+js5N26q1LBmWt3n
KDiBrEqLKw5UpmYwF2KnIlY1wZIjlttCeP/GHTPdPHFl5sf++TXw0mvhaS7zeZ9UnrqVyz7kkz0O
uTarSkoACBGg0x2oIvWTajYK3Ya/2cPmhBkxuctcOO4cL/uYtwQT9N5ATmuR33yCTfEy1aWz/XHy
ZaeGCb+Rud3vU8WlOyU080oNV+qB7nwWe3RNZvJG+zjFKKHX3epATL5AKi0ROmWyTGSb8n3VZ/m8
WeWq4F+Davv8Pf81C5GWhrcusZdvhAj1Yrtq9ftXr+bCHmjIokqX4Jwrk2ijzF5Dc++zEHjLpJqA
VqN5FL/HxhaYVNf9SKuE7Z5JcE6b59v6DsXeDJwY9dGVOVW1TLfDZi/oFCRDjj/5Io/v3CuGmklk
RFoMU44Vxp5buzjnLv4fJv4q56BhGKVojUccLggiGgDBwrNzkpXjOGy0y+qvoZ01QvksobWQVTW0
Qz7ZG7AIRwOSuXEoyjnCFszopeD5YlvjLnX7iYQhtg8nO+3rLLUZ6G6MIOqJ6CwDMTcjo/AqULYe
TJp9N0/D7Up+Eot/HJJz/rtANVht4zwLQuSGr9xAmQSXeKwXn9ykRNktoWf2FQzvNIyDvoiQPOT6
Jx/6nZ2kMDBVpz5GQCHlaC1PqbtiNukmisRX3I+mFLx31waxs8r1Lbp9BL98qt0wmI5DD49/9dQq
f6XGoIX+xxLgAgfQveeQLK0M28S9HeSA1t9M1Hj0n+cOHH/QCoDBr5VhvToxnwRHb1MtoRQaK9O9
G24kwKRcWyHTBXR7gEw0EoDX1J0uyjAyVl08Zu4fD9bAg+SN6SW3feU8EGWDPZ4E77T0HxNQqhGN
nA84eKUpxnIvwcAmHF4FmamChRniVTRITNcgAz2w2sWi3wh1kJOPDPCOQ41bL3PMLsIaBj5vUOfn
fAigJ9ljDTnm2bWvusVTV0v2XoE6rvQ9wh5IQirNEoH/q0aZXdcCYI85QQrP/gjLjDOyQLoop+nn
tlsx3wjB2iL8i9AoWWHAoIOG3wdQgWVZ/IVj8l36jkMdzOSrzIl1903cMocLGIK9JK3mcGMK6Zks
7xYk77uiCqInk0WdoLd3e3ME/63/7hs2KUCbUUyfvMYunnR8JA3gxLWtMkdf5OamqrPJZehvHE5A
O1Rrq4154gKmoSCjvztJcjSOX/ApWs+U9pbFId+uX+1j7kiuejnhjIyy2EilqArI86mqSUkw16Gu
OzYszEhA1LjI819GZAF7RJNGTHayfqSaBtgX3DVaSG0AReZKKGt6IRt7oZDxNrcoheUzKSMaAc/J
KYsX1/3QmoU01nynO/i0m+Tz9c9o4HNDssuTHSt06dZHL1Ffqzw6Ewdjxyri/ILhM58+4u9s6q07
yH3Jbe4aUMO93BhZOnfxvHajeAYvRTG8e5hOBmN+1y55gSChYTufJJ3hMRSz7zz8KC54IX6Fmifk
ZpkBv0MXCTS4/SruB9K1kxj/X2skb2kfSdz82ccB65iE9jBJFnRjqhiaCSqKuV/luyVT8iEv/7Zv
vO4qMJ3cVsLGJqFLMHjLzqTCiY/FEkJ8ON39VPHbwIDs4OmwoduoYrmihBIHH/qHlOVGg2pL09SZ
qxNdO8GIkZaKp0ZkfZyc4UgDhgIVFMvKbxVkF85ECRXuv1gLwdyHZoks6uvTj/jP+gEjZyZ9HZRc
qxg/nehmgWTfpSJgyKKi82qt+1EP2d2NYdIgtzXNkGSnHDj+bJfbIOZF6SQ6kYKrNemAfVKSOjf5
r0KxFkMhHDqGvFpkkA1U4i1QjpTaDMVdKJ5HXI8qp1ILheI8pg9f6kLFUXWz8B50IAbA37tYLSq/
tRUhk7t82KKzo3UqoLBGLsq5mqwBfn5U1wVLIEet+sWTzpqX9e8q2vXt8+s1+mGXiLOAkPinMzOK
VUZEGC/jbAjUEM1caQqDgRHP5Ej+8v5gsNKnTyk3eggtlffyTjlyDaYkGaXj+Gi6vEAXIz3ppcDR
TnjwhhXjBSTWn3WOU16tzP/mWIdAT4+qKlcNHuh1ag62ip0vDFBueA9ZgZVoeJxk2nQ7nd6WG0H5
VXsDWFIETBKxoPAtEwtIUZnq/M6T6q8VRA8wG/LX4Bfjjw9ilLo6szaIyhPGXBszJJJqCQegTCKc
KrbcYeo/yoni7Si0QsE1XtwXuF2WSFxANpqWAZlKIn1qNgmwAOxQtxP6jgLpDsqHxAUfJCHnmgBS
oK/wN+yj2c3B9QSk231lURDf6WqP/GMTPI/gytxcGg2le3hdB/AbchbYN/GVN60ZX4tf68z3csWK
SgP1snjlQYWbBv8n3iFJV01OLE8000YnRWmdikyenRBuHK2SguOo8NuupY0xBeEN2p2zoV0VPtT9
T2gtc6iJLSmIVmKFvVPUpmgY89ERhKzJ0wC+LbcZxUHZTz0wpGcEnHSGKKysvZJ9lHGVmdrVw+gX
P0SUfZswEZkBGn+AolRijxmRTvzkt4ZYg4K9QmV9/8Yh7gBweAU17VGhGJ74gP0tRxtR8KuCgbU0
NABgR8N4rAqmBU1fU07FVwuvNnASZ1r9wla26Oin26o4h6aGPU7/iRh36RLuPDMjcUJ5Gy0T8XR6
LS+wAqln5IOphriozWakzEoYuwrMg2P2EKyBtd5ZE1wNi7ntXO/7T8TbwBKOMzgEOBDyECk/fw7A
J+QkTs9Y5BK0BKh0T9X0K07qeY4CG/XUpNwRVOR8ZeT1xQzpc7A2ezrSVxFv4GNCfZV+wVq8ah4R
V0aUyLz2KxcQYCyCgR+KXub1szL6N6BvHWQEFsENlbKbo0sDGU1nLF7kCzBV13O/Y3nyxYMmOZ/i
WWXjWChSK/ypLPGhNkipC3hmhBlSiESVfXbzvNNzeFWuMYNK2ONG4wFk88DfNLzZAzcKylGHMrfN
1K/zfKHejyu9MCNxJ6uQ6tQNA+xJXDO2VXfDesxy/Vih+lQuctxu9kELvY2BEaiiIskPFZ/AWvbb
GPAat9DHnFj3i6iiwFTi9Q9Zj+7BmQCOOqQHHq12HAUgi0286ZMFeo/XVtJOd70Fixww8SVn/9n0
NX2yaowBY5mrB8QJ4M40lI8AZGy5jg2UUflnvBMwsRIh65vC37NJfQhaKfteHsdXG7CzNa56DGYF
6D+L39xIpOecGVK3h6/FTTevtRyA2AqwD1qyysXv6uHEQNlX/juaBT2dmsn0AVJg11GoAk0mO20d
CGcC4+6jTTrvAPymDi4c1BjYosLy1QnsNAY4CQi19E+Dr3ioack/EuOZaVT0my8n7jGikcZvvc+a
uMh2smTP1D0ljoK9tqt6islcQZibAHiq2PYHAZf3UpWcgDHzBDl0M3VCirWpuLDwqvx820kyX1Vf
SvC/bYlzxAzOjYw2P8UqD45g4Jt4OnWpugUttZmjpJQRCiQIYcbWMOvv0XDgZ/dB0RcQB80Foa9c
RWh9i8yAaZi/Y96s8D97nL3pTvhD5yO0OESXvE0S2MpOMmjXzRXwTXTTVZfapH+h+4e6hIWzmgkd
sNgMEdGJvqVfAr6D1C6+QruKwa4xFhY6FklZ7bdiujCuWWS8PC+XxLCBi+Ws6A6B7rbKRsNO5MWw
WxDZLc0HZR0mLPn33Ns3KWnkuITMRbh6U+h726URP3Sb/h4g8rG8JSQyY0Yg8hQGYbQib2W1X23n
hi7f8sfqRP18x4B7DbvTTLtoFQxYETCbYBATSovhl+TGcWqALX3/AYP3SCZmHaucWyVoZ3PlPNfu
4a8XcJazQublJVaF+jNVHlFQyb/fV6ecrJcMKs/ZDndyuruavRMivwx3thZ0TDhgq7M+vUw41A/s
sA1K9cKr9zZmtl0y4ZAc6Sc8cCCspihTAYP9dIRM4BUbHleCgINxJV13WqodOIooM5KolOUWRUB1
8Nha/iRnQDzcg3ubjvCKgeLKpi/5RB9b0uUsf0hA7pGTDjSUP59unLPIMSJeAWVHBNojcvqEVupm
2nJ7x4O00bDvRKVEAC5vFHQLaOHXhDnEjN8z3izsBJowp+iUuvSfIgilB+W8KVYyXzwPkwTAGK5A
9l/HnNc1rUMVP8KfXPg12tX5wINRJYCyftQBnAucnzC4vvybWOxZVAju+fx9RPZmfqY+UVHEs+Bw
3jspxkwMMnhhd9zPPH49X5IMoV3B3d2Hd+ofmghGsOZgkOcqH4e5Du5eF4tXkx9c+WYlGFqVknkx
mvXBdHLAljRlybflRoWXzH+1NR+cpuiS1uZoycNNmxey2e53m1irdZbCiVlnWIixnG0buWvn6bQ3
QNHj5KKhrqzkCsxCTp3RJl2npQRDWMskQATxrnRLOK1+cU7+SQS0MKd631u63UWm81e9eL5n1qiK
ZLBKOVu6hJxr/W6Ym/Mv17N8I4Mx/y4sU32LRk9hSTUVaxhP2zpPkXMiZgypSBigAdCUD0yWyCyt
icgPl9xMVQFKCsYocQx/xvbdZdfaQ+GdZeSn9xmdTGLSqBoS7i5wXsSbokj1QV/lGvgjus6VNiS/
o7IjBVc3tdLblzc5dDXNdUwNcNx0A1zj5bs0CLtlCsiKF1w4MH6fDdu6vCEgWn58TTMiYCzFELpt
bU30wVcSlrkdbuRdMwJ7By9Bvo4XeuJnKb4Pz6xIUyIAcjHVbYhTpKs17QjwtfJTWLp/2CD37Pi8
RCYzt/23BYa+CTXBNAsyKBHSkmkHntoGjAnPvW2CGlKsbL7EizWSCC9+Bc3Rnt8RQM/X0xOxxbIG
zLb2TTnRHzfiWOVgir2eC22cAQni2g4+bnyoidqyMZ2ftFVuYeJbyiEzAqruz1xcVx7miFE6onn0
VTt7zBbpurhxuP3KYFC7HDrraIvUxT3UNZagEpfoygWNTZjTOi0pJ+kISgCEBOeejOFVkfcGIMwX
//8TTIbom1EQJSI9CQyXW9WK/EkX2fyrZh+b5hOlFczGFnbiD3b3sEcKl6kT1loki793kVX0X7nR
qir2UpReuY31MTpPOgR6YqIdlIzsQoxn7joA2Rxvne+0/EPb6hsxHffXJF4dKnB0bewp3hULKeoJ
dY4lXh+w99mDz6rOQx9OCBH+hqNdCZx3NSvuLAFSAU8KmI/9jQlRUE2SlGG2oXxUy2dAFyTSuF2t
mV+NP9+CpQr1fuOHweB5rAAhpOYUVCDuaMhTseryqv2E5x5PVnNvwKrMbyT/FfO5Kr17LaIyio3Y
JeQZV6OOCI1k6OqX/lASY7nbmSD1/vG0lCedsVQRkD8plnPIBHC9qQLObnwHRkq6NeI6KaWwNYqU
PMxpSYruAQd0eWfRL0qQlM7u6VOde/ZnJcgpZ/okvneoSdNTWp8LzazynRzPayfHiIqKmuAw6xs+
HyJdRr1YL/tmD9pjt8Yluo+o1W9ygB56QMMOmgZMtI8J1W37R3eENG8z93a6NnwbcFzIfpYToQ8O
Ywpbur9ZbIdSxDYH5w2VSIbJZsHzBTH83aFlV8QrMeWpq8Bd5oWtGIKSoMfN/H5+wuaBKDYwvuJ8
GRx2n8+CH/ZcnFhWTUaJNVyTA+hQnSsp6LWIANC2VO9VQ+LA/pXn1dOp6X8r2aMh56ujpnG2xiCH
o/s1aQ9655cOooWJ8FVxBcPl7w/5pL/Iss0u40aKqu+D3LTiJOK59L+lgjiYCfUKgRjpmm66NzaS
9dvnb+wxOmEECCLrwfI3UiGDxW4MNkHm76dZCpD4pVImfZhltJ0GMep0SenGdkET4mk5XORnhi1x
swqRECcIVPbBS7oEsZZEnuZ4a2EFFk5K7jQkFIHnM+c5sgM23iMHVelx/uKu9vrAtbIXVsMkHlw0
X8rT6zkHCs6ok/fFej1sYfSJW9k4AKRB85IFTvaLjGE8KmVJ3mbYLKuHvJKAMbDxsgoXEXcJpCRb
MrVDCisSx/lstBRUrSqDhSlnRfGI3Py7z5EflRdTsslTsGyhxpj423jKHkDH7NnsaWK4+XcQhkQE
+/j3vIdFryEkqKqBBf50hvUT49TFGeHhKY7dyl2CUPRBc4H9+ZM3iV0Y7J+Bk6gzmqix2LG35s1u
RVnnSONnuDOGEKG6uWpfz62PzzAPyWzi/4Jmncf1EPnCaZlJwfMn07S5FIUlrd0P53zRTtp+cqqr
9p5P8RItgTsCb2GwwyFBOLVogPUQFqCxocrBg572CAwp3xmAP6MLI7sz54koobE+BwL08kdrqxFL
ufkuRSg/rrHwoyLIPBZOZo0nQrTJXRJF0zTlygPNhTmVUrnusnR1lzcGRrO3etCBk2BHxyrN4p9v
iaB7P/zFGxOPpaVKt2a2e3NtMd4YIABrzRCL+d88d5I5Xuhj2NwsAG7NohjCqAHKB1jDrqY5UACw
IR8o6kokQdNObPslQo/G1I6BsRuBTm8bjo/V5dhH5SwpzvJwmDtgg8FkyawHmJItdTuuZULrBhAN
YacO7fuLg8isKSBDQjAmbcTiaxLOd1P8h4KsvuFg76mJOEU+zvhmZaZXBeZj+bymxsszizViWVBQ
Yf2QZe6Kvp76onAG42J+QjWG/oD8vlQXr9cAndeKej7JDzd+C8NgfU58M78H9FrGqO6lkVDcBP+b
hBovvUaQKQ1D1n7r4HWEgt3/IIqs8um+u3B2R4ze/S5usdJhDMvr6MgNeB/H6HpFCndCvKeOqovS
fBrHSI2IJyPWkfV+wwvuSA+hX4w2v9A9yR8zc4O5fHC8t7+bEkeeZ7Ao6FPkHGnPMKBcmXpixgB1
pr6VazV2XQSV9NOnSjfd8sDaTvhYy/6etSMYmCcld8MrcUX6rVSULeINboDU4jT2aTMRxwbeAQQ4
8QfjrD9AxiI5wf9C6XVzYct72iae9/KCjoYQHv58LRHH7jkQyJ9xHLGJY6P99QPXusFaOuDzf9SE
98y+mRAI6zpfbbIYnWSZMHGUrKSYH2/OPwRDDdXlRJQ/63ox3xZOoC+Ekcp6gWku0gDjpBCM1eY/
9AxtiGJDg0x3SH4+v683+aJ6MO6Pr0kDTqux/h3B3hJ7KXeI9u84TQsbabZDU4wCe5+2R7DN7WlS
3fqYCibTkzS2BmVx1W63/R7HF/lSldGdJQIjN7Dq3ZTGdKObBe/Dlp9mrhCvfSpPKbZBs2qN8vH9
CRQeDZJaASVSBsWBqRJRZpKfuZl4mN/fCN9s6NclTvs8Jja+fWNqqjpsz4C3fSWyhPyzQ/Ej4M94
5Imb117VcOgAl3cGdgOSQhHdVYPLcY/QLSVjssVlpYy4I4PbvkpAVpsAkW9wIXbJ7sIsUbmPtHPs
jW60kfpDKrxNGTM1Cghukze5HbMjKsto+C2bmZ774tmkcyusjuyLZBBih7Koel1PVniqlpblhMwr
t3Od1ljCDgjbPX35hI5M+yI6tOA0cvriiy+9xIwC9AsSpEdu7f8JIGgKEzY3pp9R+0U+eMIfsdoT
TrS4FYDih4U9F4y+JKRKEZBgiDyc8c7PK9UDJ2OZb3GXpoYpv/MX6OsBXyVVsM9djLjoofYfXLiW
UTtCnmPX2U4YKFD94szSWwp5OuTnQr0l0tE7HnTE+nhjAtNyTTMscEQFsMPcCG/lyXxAhdyeauxO
8zp0cpOX7fHiKPIKcG7CgQpJMKnSYAgjGJaUWF1vHk3jlL3iDsQFpJ+srRAvb1lVNF7uPX9S8Zmw
j7Azi1JA4LA3aeqjSah9usHAXLbLaf1wfoIGaeHo5er4YxGfNIO5GaTQ388xrVuh34P3lAJa0Neu
C8cCShTX+6h2uYUtwteo/vG0zXT+5NgTO41mSer+pm3vyfmZwYllLgd6onQZ2lQUN9TKaMXmxkW4
sbl+lfTTg2pBgIkfHcSaMNmjl6SukRkVOoOBCSFaXXnGDU5DgJgITRrBws1nPk0ODaZBWn9fUtKk
E7cm4sJ5s4is/Ma03YrANMfUxntHp80ygkXaycyMcejgAmIbVIXVm8xvGS1rpgNwkZaDAAjMZ9ZC
RSGbx+f72NXRn89yeL5D7J4hUBU0M+B4o5KhtYCSrRarKtY1QwHzhIMyzohZKR5C5dr35z23bhH+
pizAo/G4wtQcuH2zNpUioMeiu1deyiiX10WL+aZCLD5Pb7mXv3ShERHFy8jTUpM+Sxa8U+PjI+SK
Kntb+4sfD/a9WJk+B4ZCTBgcnwUXR9Sq8s+QhECC7RAGEdHxe1VGJzRZo/MiOv7NpUn/S1+m6ftC
Bd3zBtpxVaa1Us6l1R3R8FAjaAa4p7hh2RNGwW8lkLIqCU79Q5KPjkiNed7/sqY2d6zOjNeEAShM
bfO5nwrB6RD9F/CgLlEmUE8Q57cfQN1baX58/VELq9Lg/ihP9R3NjEZehv3tpTOMAH4Qaxgo8Pe5
PJ2RJvlpY9EmIiqj8IjFhta+zoM5sscT/MuAbGqsKwKi7afqJf7TTxVRZcnf6m/8R+J/j+4KbpJb
E9M2Ug2UshHeB8Cyx/EAms5TQIS8bGCd7dcre5c5Ak2Fe1s1FLQJvSjzPkmEom787N8mKQvDqHz5
bUNpKn7XQKSJOaFeyWCcvwD4xFPCkY/x4fkY67nly3Gs77Gcl1tOQvixPjltw5YEmps+BHCEuJ3e
QZRHLd4tMtDDhGrme4MzFSUy45TGJAXuF3EYnp5IblOr1JPZrR4fVL0C5kK7jz/PPe8YpJxMag8W
ipVSMgplhpgpqf76PblP5HqDQEEpYlELsr1fy0lcqAxj7Ep1B8NShRc56FpPsE1/i3X0ToiI6JOf
ZP1MPyyrqc7cpPDEkzp3LsjWlywbJ9VgB0N593Vg7LKake+wBhVTha+qE3yd8sOpWNOtqr+kvkX3
dJ7bGhk7mHS4RYWg1sS7wzJdd3SkMWCbiuIvoJaRKpyeKc8fschk3kgNFP7Pmwed32hqIh3Q+yBk
2Dmes2LOMg2LJtEEEdmtUrIVMMocKGHhGwD6iU+LzCyOWjLcW5aPYMpP/4R0ZyH8Mk7MC3JQnVBI
D1EIKTWg8mz4PIZmuKS+eBwN+VR73SIdYX58t/aXO2Nh4aE4Q90ZW8Cb0Wp/7QC6D3L1HZXR4sxU
gFayUwYe6iCEd9XGDSKJr5GUQsBCad66XKf+ZZyj8Pc1C9VKH0pNz2tKf9x6oQk3RuSgJ3KYrA0L
DwCXPWoRDtkG5QHQ1beBzkgjqiPMjczUwXe92U8oqXlV5PIhbUR9GJRvAnsLO2mu+McaiVQ6u+6h
rWLJj6k3uOIWmLkBCidLbvYjBouHEtbVDX3r0HjjGdyLmnZk9xaRVjUx62MJfGn2sF/juRw2AMzp
LSUq/RsOf71NLsG3lBEhUOGBK1bSyP0tx4i756kazVRTMW33Xhf/aCb5vDRFdtV0fpf0r9J3+Izj
vp7/3wNLf7BBjZRjP2IQ5XFHqlFP+FICDUy0POQiR1cJ9kYGahad4m2vmZSNWhSmOzdcxvK1A5z4
02DzL/JEAg0ZP1DPADd0fidlq7ycQPGHd+lJE22p0bCBBiW2ka/35mhOUo3tMfHCygfhCmkxB5im
FRf1B+544Fm+VRWSl5at/5EhwyncqDtDaZw8TsNWOazieUaVK69E7j5beBPZWLBGNtWhGpwiaNEJ
sQwqb+ZvDZlrCZcfPrB6KgIKSZWpvedYPKdROzsJkj/ghsZ5r3ciBBCqP8eTIj2SQEGGfHTnNvUg
U0/hJEpqT2tE+pUfBkJ0Yw609rxnDibF0lAj3qqGD+ud+rgw7ibBeti5TO1biogcRslDcz6rD0yn
BS8U+5h8acwh5EuFNXFjwFehhJtDTtsslOmG5oqNWTEcgT2D0tQbdTkoLZu7+onMgY+wrGX+a923
0tyS0LppjvSYGDN+PljWX9kcvUkSIYjIS2Lnxao62jrLsApBLdEFHh2dz1JKDAqz6P0ul5RvCY4n
HgoVTT4wCrupYNdAboRqUgWChhramiz4vphXqCNyoZsxXX3wWaZ1RcneZuJzAWODD9nTV8X3uAvx
HAHgMl+a8323KglYFZm84hdWClDPrJN4pnaAHh1he/qYStZCPV9CKJH8BWX4r4mrTG3aiAln0AzO
ImDpUaUch9M/MvdYFw+wuqadCtZqMp3GSp0BMgmd6jQ9gyO65mB/n1bhRamVIZEu9jT1UrxJFiOZ
l414vCbbt0MvJ3wKKc7O5T/JSErpb5958Xg5g+z/xwbdQS5dcgLtodko8wplkTVmSAbmbm6t4ll3
iD6Gk0iQAFNOqrYPYMJEB72XGg84MKgVVy+806S9DyP7aVKSsFdQV5haWbag06z93Sx8Pf92DSst
to2NGWmdJjQdFgcm2Jz6eJ2p9iBmb9T4N31FgIF+mjjitoNvPkXt2pwl0wuU0oVpHg9n8cTgdb+M
dFbon85D0WI6cjrlcQ3HQe/3V0kQ1Jg7QdGNXlUOgwmYidQJCl8c3D4SWOd4pTUdw+5WOODcEDVs
k45H1PkCTg3xnRb3y5OfMf6noNlzJqNheJf/NXOvTqUG6G3z2J7Lh85IdJUn7zq56lJOVbtjl8Vw
Mlg9098266foZJeUj7KnIUElPyyM16zvYNxeQ5JZau9FlJer23sWOjrDOQOVpZTL9IEtUu8Opvzv
qLH6g0WveYLx/zSit2Q2VeZZuE8jDGrtlplbhDmZYZKAjuVZ3Yuk/x+2iEaih1ZB68RAqyRAh4St
h5BocUG9kdykg4lUv38MrE+sc2pcldld3A9HlfG6HcIvBi+8vYEhdf8AtOlfzP5wumh+h9s7Pgkr
kP56hzrkUUsGWn3B+zzFXB2CtsP2q0M4N3lZxMsFp1NgxJAxNxNfwDwLz/MYrRIdvvoZF12yykPj
uDtmLahOKYYq1YGc0sfWXHCb/y+k6E8BedW/ODMHp3teJg+b+MOclM8pQXNEVVFYcQcgXUF39Af8
2rhPvb+Mhslianvl6w2E+/mfORvm1hnInvV7frqltMsAw9y1y3tsul+JTF1ssXqHBDu1fNPAPdWN
j1dIaPu8Hvvpm5L2vCXlcMDjPhpEwVAKOGI5fKUfI7lC8+mEQHMv+TAdzrLv8Q7vCmfs3Wdr7alf
AuA7rVYk4UQ8oX+8zJtB84qKliDzZWgeuM99AsQnKRWdxMxqe6LCWXRXL5CMToKoM5NByfsiLTgK
Ha15TmRw1dHmCNyMhUTUSXqu9cLVXT7qHc9u0XVWJbd8i7yqQF0ZEZKDyqPHk46DtStIpTaHmsic
DEu+mUZkMQyTjY7cWishJaiXRyCh6xI5b47+ikN8eMlQe++K6FrAYu0C15WKpU3pxfSM9TAzEBkb
gwCF+Bvn2nZPilM4v9KJxwAfKRY4KugYMY8JvEUQYmyCM03NA2AAIyCLSOMp6CJkuDgYvK5AJZSw
OziSkf6dAXnnU/aD+rjrGQ01+TcLg9IQzXYdt04yZa6U4SigZ+tCInBZLbAB7Xyrk+T/KlVuDzdC
vguKszZ/KLKHrureYNTXw/ag4FxO4RXKLvkszuCf5h7KulATAMXOXk6jwNUHxTh6pbXqK3f5F81W
Qs0uLH50EkD1f6D5GqTU+iQtRhterAol/iCPS1MXWvw4gWmbAzzjKonxYcYH2Pwikz6HyhvDVCNm
Lwac9OFNMdCVFf8nBOEm64l07ZnkFyihZ4HOQcP8LCBxYK82+7G8lHpA/H29STZkxUDHdFULQg1W
DC0qvjZ77Dlk4fAuNTqmmKk4R9P5KqFNMMYlATbjV4+gpuKqO6Kwq1cUJma7W7IBqTlZcsfEJs3x
zFRglvmb5F/nam/OPN3XCb8q8wBKYC+Jy8hEWatZkjxKa9435Gss3VX41RC3B7AtUMizJANrFHDS
RDtucxxsyv6g+LnyUdUAjAhtLwA/5ru/0CNvf53Ggzoafw2QURcTIVptTh+NVxGz+h9nt0ssMhIe
HWz4be38vHOT4SStgQWl26lH2nVOpHqsfJ/vevffo1bu8gAj2GgD6E4ISug/60rxgkzqcljqIylg
tH5Klxmqt5r3MZoK37/TwcJrvrowhBVNvdnoc7N+gPU3FKbBRIE4T7J28EqiwkkEJnU8r8B6dS1X
JfYux85zpLKXhyFLAr0BtX62R0Xu1I3n9833OCACrBsrLO9E2/MZaTBvr4sbkGxGk/YRKpfD8UUB
P8paiat+3smI2fRBNtxCgVA1uLUbk83TsdkMHh9QqkpOdgf2V8xpJVeO2eCuqimenpgXUiuwnPLn
ze7FzHMHVYp3NU0iuac4brUbE4u3U0Jdsx6jNuU+A/OSwcojnE7cJyXSV68zOEXd6ngJmWxxQ/J1
OpBPI8N5VWsof78NdZyukpCS1NsNGr7zrt1K7qSbEynQxmlfQne9PVRCLC2p/u0CpL2/bhwp04xz
MZ0hK91JTG77vzKu3IAqXIQ4qSoJi0UZVpKzZALLRXpQbhGVttvFTjw7AWO9GsFYh3vnfbYufuwi
nbWPmC2T6L+C3nnrUpBQLdWQkjy4VCa3OESLO5C/y8rYmklgByW4AwdAv80Nm/XWeH2gYuywM7jC
BY06jpgSDJ1+J0/AA1f1NakxKSHqqTDldvyk382oPyVxyCZ1lBRa6ytWV0Hdq8JyatQWoJmTyG17
k1PlHsUJ3BTjS5Uw8XcZDXNBg2T0hTNx3tmEABi8BHFpvhkLIE39kYBOzN7uDdH4aWDrNkQHUaV1
wI2auKKjyALx5eRZzKFCL6Ad2wZXxJHCtH9gGqj2h5tqrKYrlIa+SLeoMr8B7a34Nhlm7Yv8i64S
b92+cZ4qeVlwjqq4dlZzl4lpCHWJ5E3FyyncAfbeRtjJyPh8Zipb6m6utGlnTQwMbj8Qr1pWS/De
fwrrHaOcDhVqSa1AKgiFhuL3UAdQPLw6ESu3CIAOhRv9Mc/YortgtZcuUJ3Bzw7PokPP+y8yKRKU
J6//I+rUndDdcfacvFD2juxJUijxZC/tlv0BeyvJSRCgVv2jGP9OL3Bg6tjBPFDztiMZ8MAWK8LI
xoRF+biptJ0oCPTQaie/Ln9qGG0Hm9/ozc/V/w9wQ+b2aFBW5CxWCaugNHiRHVyKS5RawUsA0KmH
dFPsnlKy72SSOQKANCelQ2z031GbUaDL01fALWV34qlxK8lm1dXgrSrpxnY6qu9Jr9ZD9RdBcmGU
dfqpYHlr/DqlBot31OfOtGN0zYL/dkGnfOPPuWFPAG8p/j9NLxlnJ2aWQCX/1ZnmYkLUK2wQGdCi
DQ22y6kR9BzN0P2g3dsVe194JKuzJMWm29Nj/2Iuslh4YTedcLc9Irr1/UKt3UFpz9vaQMY2DK2g
8n5ZexpVSsEctI0LvbsfQIjjtqOPptR4leSprhPidCa3yRxzYOtu2jRih8HzAqlUsQ4LKYg4AZl+
bZNKXlRFLTRQ8+5wjDD8EYnwW7ooRd1EGbL+EMzSFxvZYNU6tojfnNpIOa+JSTAoG77Kdqb+b3+J
KdPLD0f55bAz5JFlOaYfIdGVFetYr+YfogvNYebjWh3T9JY8goSOmWZYi/R9uolZjscTvnEjWYuZ
KkXz5DGrgQ++XdlkSzSUE8D8e/zlasHzVJIdLQptKZEd/FwEumZ9en+pSBoCih1HtBjU63YBKhJi
1ILptvtx77NzEGXcE9RJtqoVL/O7GIP2wi4zFZa1ZgRUagiDAXRqkUAsUpgBLHsX8tTIeb7MAfv5
iCZFW8v+TE9KA4YuyiKhnAyVv86ocTjv5+7CVj1HAJ8P/bg9dRxxcdUUq+g0TFZHKQSVcGC8fMaq
W4MBZnclV5SkZKAKjfRG3EZN85OF9ToN6Hx+2nqc3NnJAE4OeFAObDry0Wmh2tuxT6dJjsE0PG+q
ay/eixGD28e2/kDCxLwlzlPQoXsUoZIENdQpT4GjI//qhGiEGG+7HXNlPc2s1IQU1b1FfoY5o+7e
04/P5GK/fibjmq26NQONjISWTbiMKETma3/DGImDCNHKLbQoLcDSzFVXDcCDW9/ButOEB4H2P4Y3
Kd9PmcY5mn2zCRdtcxTD6yEtvlk1wNR+70BdUZNfCnUmDDtIA9a3HnZe7vWHmY20+gc9aPTJBJtp
vALRbnWp/RntdO/JDbkG+P0VjghEB12MzLw0efh+lPob6GKHJey1n8lUOsEvRlFrDSByCLWJfTNy
M3XXgOiKFdwh3ng42u1gJWm5XFasF+ey9WZO5ffPZZQmslThfbdcLO2v4gT6mkt476L1Su3vQDuN
qGSE7OeMXEqiVm8UDolMBcYhlY6e5OoCuejpZSVh0g3p9kHrrB6gNmk9UkrELJROAk8eFCHWCESR
j5int9GiLgvkQ5ENyXORnG/y5AxuhSMzGagChaJhT//5/y0xvLGhf43jBVtUjDEVhmQDdzWUnlQm
IzFhucc2BXEF6RJY6sI+d0wOsLL2Ibs/N5czE0jgx0QZDveuKeeNxcSsrWUxgLuId7rvPuAdcMT0
qYNGb2gSih6k8j1b/OwzOZzzmZiEih41/2XroSG2TGeEmXe8DcajRXf8MUYVg2hNDcn5szLWp1OY
hBS/fYkpNGlpdHE9uN131TrklUsyiJKuO5a2gnR2VK8rZS4MHIdndeJozA1AmWrNTpV1M3QARUJ5
Y4xLEwqhos2svrkm5MtoCaY+YG8xDi+kXLOOw2RSuhnnRVDdebPh4vdfrlfsM7acoOpYbb+sHOxK
9rEV19aqfrEXeK6MIxSDfMs1DokBeEmxnLkT5CF3ufuwX8I3qihwa3ICw9DoAG0pF76BquaZd4UV
P73ljbP6dKLqc3ljd+ctZkb3umNfLBkOrLHf9aAMh0L8ACV3HQa+Bzm29fduMAsa7x7zObUm5DRE
d+8d1rpEPML0r3mifFcs1fDFnFNr1B+pnCKxH7AOqiG3WlDi77zQebqID2cl7+0OhU67lU+Rl/PJ
f7xwoVxrvau9ZVYfXknahRFcyLhPHqm1FUhcKyLIRyWsvICwuraiLXV3Te77gkoH+suE7J7oGMCI
Ws5H5+uazro75eOYSNgd6L+I8RMnqhDcHG398KogWDo4FxixOdCCSS7ygnWUPig1JCftHmyjQYKF
DM8hgdQVFpeTVns33YWfxKmCbr7kakpD4f1n5I/LF438JEEVxPTA2ZYwL6K3S4RKzV46VJfLzkcM
GICtH4xMXYuA64q5LlR0wr/6iHl1VfgO2PzFN7P76Ymw8JA///NRgxSOQOfwJSJNx+G4Mu+uEhRT
KIpJTNAq42uUtzcA6EjtV7G1hWnKLgtAGo3gG6Q9vXbSqhkQAENncMGv68RKg4X2o3nj7Ia+/hol
2Pd+O+PtebVW+FI+yAFHFhia2VLSyCnoCW14C0bD28E+RAwsfVcF33SpsFaOq56K9ZdwUBJw/CvA
MSSNeUqBRDEvtIksiZ+Ycsw5zDQU32Ek+7adR88cA/85C9OLz4BppNndd6jgOVtjLphgzGHYYfbh
YYyFEN5VaDrwPdxQR3z3caL60jgTPJXZgcIVYi4VODpvZqki1TLGlx5uSAyL4L1ZxudQ8CcOwu1H
Py5wU82D5sjnk7XEXy6B/KKsx7eqsj3cob+aG2F3R+QjNen9O2RnbVmRcJSKGlMDLXN6JSDWWwOS
m8jtvvFaA49IqejR/KBsi3zQRJginakNbmPQMXS+ndLXiB1nu44bUlJBnARlMQZcrg1b2vr4drwb
bEGSwRszUJPQHteRrs07NcD5Rf6mwVgOTlKJmLU3Tmfpd45NgHcG3pOLktD0gB91egyR23Q5jSPX
/aCqkFFbeJ9tJh4Fd3o1MaOoon6UPwgZ7QOG9R50kK7Aglsn9pqKwiSAUkUbfNNvDSvtsIivGMWG
0yXjxPpZPfSo/+dugsKWuE5tP75iFB9qxDMd9pQTxXvit0h4byPk/nMcWkRAoqIPaRUdon/MPiY/
GoEDdEw4X+WywBt9Jd1W4h5UftsMdax3yXYZ1r9PPjnsw7d+aQ8dcrI1M0dBzFsGp5gQ1azSkAOd
Py52tD2iPM0dOoCBEYfC3wvelsbf/hpRhZRCv8iEACKw67i1Pu2/4d8GDk+sSruT1PcEc1DlNG7b
2QD+XPvJL5MOc05+VnsJnn6Gla6pX1/0rVuijLabfetBlCmlZsHxANcw6tqX+fh75vMuNefxc9jn
LYoLN2gvor9O7OGNptzF169/4G5JM1+C9TDaJINLewO0jVcIlviBMv2wejVp0a5+FmUpdeMDLaCr
yxZTcu9GVOkt8zTP55V6I14PLYT8sw+eu9tDuFKyYCEr+dBHDyT1uhdNSh1LUB7PviLVvD6pIJbB
svLPpK/y9pzKgTKW7S7C9aFv96lvvTLcamMom6FMX0JgsGqSpiI8jjbUT9qa8KudA6rCBnACEqbw
48bWGYzlXCHfY9njCVHetQ11M6JEX/JYy6EDudt9dDxFRmATUHVgWYF29bZjpEeoXONO8vTNluYk
t9TNcthhdpE3m/orQHOk5tcq2M99PmicjPP03//Hky+2UiCVzsN8bc/dhDbG5M8zaHVIsNgWqoud
Ja7kBVw0TR0uN/3qk/9XRdXB3qdJsboVbNlzEkQ1OdJwrYeoaFBlvhi/yD+SbDN8vHEK/rLjEl1A
VWs8JSoakYYfDJNWweVs9wp6zEGcC7kqoFefSEqFzdKnOS57elhjYzP96XE9JW+BVaCUd0jcCql0
Fq0frREMu/W+qXnn9GmwqzwsZt+gKGMfBuCRwJK3AttmAW5SBHjECj4TI/DHXpK572E2Z9uKKYOy
/nHkNP3tDC6QpnphGZkIRLWvZGPT3tcfUZ0RQFrKZ0z/rYY4g5bk46oLOSQt22k8jl7YQbI5HV3a
pjTxDmDER9wv1eNapE5g59PYf6u2JnVaoQKMBiWlIrUPOstmTV2+zLf7zarJLsKRpX9sfIlhnsi0
D5sQBJ9TSmozWfYoWafRwBNS4OE0RtQ/IO/hThOee7tbwbLtTnRb/Ixt0q8uw7bvIIP8anGomCXp
jX6mO7DzyF9CPUeRCxAnUTEC3+6C2IlO5jPpiqWjRpKHvXDXJNouXuvgNQR2dZOxfhjm17TlQg05
WsjFLKO3HkoerHxth09fz0QYIZpVeLnCsPere9dyaqCfAbKgC8ubc+2rmmCtYPkRRjxEVuGIsVHF
cBYu9DGeZQOSCy6rm0SffgssHtbziNj+1pY+azKm7/prONGcdU2OdLjhNFqxSv5DhAIYfaNDimXT
yK8Zy1Xc68J0+f8Z1ZDJNVNKjUG+WAfC2WWxCjOAZGyYe+dzGSY/NZ8UhG2IEwOnN7+cTGPoHkRs
UmIyH0ZGWBozhn7aflbPcnAkx/feXosh/1vhnauq0Wfr/EJmmYEKjc2pqspRBI/2nz9dpjJv9wdR
59v9/uCTRVwEDQlYNo4sMSDaeC9cRpeb7e2OsQ+tLPlVUCa2E2MEBxjJQU5yzjJAwgev0TcHXf9D
Diot9zri9X+l9skzesInN9jou+R9XQYZ9GyFhJJLrrHVACMHhqxfwvBWxHwfwERS437eH5aiAcJV
X/3Ujk7HytXM+UUUSNXwmolzLmpILregqPn1rOVXHnBFGFBQH0/oncMN7WAJ4XEXm2sGAbXh5rpc
zjiV4iAITpVo9zx5EWLtxHOuOnf/i9VeIT6l1qqMAojtonIuEP710CBla7oYwDutlTDDXwyfS1iC
HtA6rOq1Ig28HqXMdetXO9OqQBykxm42+o5kNWUtcwnSDhwxr5w+Gl+3RmFj4k4OUFpmsbafsRwO
whYCYznM+s4mRqSUF0WUMzNVlMgmYBQT0NB58Sez4iph5n/5Pk78CFsjhJg4agYJxNV62A2j63z5
NpR5AhWCSuG7WHd1CEBBw3ZUBUGhfj4Ls55daO1GGCDp3DSLns1j5EuW0P6aMTeHLy8MgWzbWp30
zYGqE7LdaayAc2/fVhfOTu6F9utlRu63pogh3Sp46PvwFRPdt+ytXjC6R9N/FkPtLZOTv5g3baxx
EilaoouJQDxu1GeeH1kiY/XELzWJClKIn4G+851Q+VDsGLOrYUJJJVsxL7kIzowd8gGuuWlmrEba
AWSW7fHBo44QLbLnnhv16W/bEc9s0dwJLm2TDAG+qCSndhjb8Bl9LjoEj5WX07po4HlWaAKnVTMK
FW2mePP9PKLzCjbUQwqAmcjiqz0RZVBrctJGnsTOUjkpRA3We/0N+cET2d7jBU+9v7GTmAih/Mca
J24kLmM6aX9ssOpB4L41L4y7oiMEAUXHMrRVssBBTf8Ln0TV28YHUopyOYmPVPw0zAMWTyzNTgWg
DzcHi9KlCEyprtUw9hodT2mCF8t4Wx9iFvsz/Hxi3bkK3BQXzbhK0KbguLING5GNnKRLp84kG3HH
kmUkheaA0kSi7S4uHj/cFxLRN5OdB7nbrYiWVQNMCTGOO9cmnm0y/HLW253obYNDnhJJNfUEibfg
ZBpX7uqSmQvOL9YAyFlL+g9jhVzO+Autnb1LYFhXsjO4WPqeau0m6NITpD2rjeDGAn3fde3caDA4
rCGbIG5xSzlLdwylZZjJXwp0HxmRstj8tB+JjuFNEGPfnHdoNAIomVDFpry75057E2+G9h1ew2yP
FZFkO3VQlWDWgjgTOV5Y+HjD05ZTeY+4qs+zyxDADxqMB1u6yNz9ZF8Yt8BBPPGUDpMFFdcs4oK1
AQkA2qQa4Vbfk/Swsh8Kt+hkv0+GlVNEJ0vMa5n340jXE9GBXj7+gpAIeolOLoJ101fOaUN2f8/5
ruZHrIHz9JNQt83LQPxfJx6SUH/ElRTWpC+k9F2uqD7UMVKmnm6aBWoknkoffcty9sHSkH8DZW9X
7Qp0dW3uPXdV/LDvxBMMN92ahpfudHy48LJMXC6wypKjJ8Ih+2MQv48M2EiAmfWc+FFhfOfKJx5l
IMTuy58avAV1bNkQG+xzaV/2uh8IpJVUHX3qHriCkSPS8GGOouousXOTcNChmE4rgx9qFxYbC16D
xW4DF01HzMbyLl8uMu/9cEZDZ/zTCPRbD4FJnZK7xbCaANKAhzZaWRUr9QXTZm+ixQ5InH5RrvL7
/mDdDV0b6wV29XXhtKlnhhE8EtROP8ipNQyLJKZle6/Y1wG3RCX3zWQol1bnaAkdm+IzGxByMlt6
iEac1lm/7DpFNO5l3TsHZ/iSMVzkmzApsv4S0YMSrnO7VpWo9wM6YDnSxNhvL7BosDiESdvXAyj/
RD76L3rCH7qUm1h3e3bkH7m/fNZ1OIYaEAe5Br0hYYTDmN9xYAbH4qxNCCeb4ayad5l7cgg7+KBb
+53joe6YyurdjTh0//3w+Vh8n27lsJkiuiyzUNASOnKtKNaJAXIl7Ol16ddCEyJfwKXXepWoj3gt
jz40UGDfKqPuZZFxvwXh1VwN0KWDEYl22OYRV8naCPnqmGpa4QY4+23N58kD68VD8R46+afdhDR8
DKtOhlM0ZdbsBUASjZL8G/9e1+xkwdNTLDL3mGQMGGxKdtgGEz4u7qtxynlrxs/A9BGsuIE4AXHL
vOh+fbU2xcStU/j5Ha4/XU5Xd79ZpN0FXw7X0ADH8xnXI9XkYrMR6FtR6HSz/G6uD9CkbsxRUMRf
7MsvQhMf7ORqcN4HxquYAiFBrOwndO67LcvvxwGgeL+dyhScaXgrKQ0QkTxLpVJcHz4DNBC47TRM
LM1DfQ73M4WYIW4ood7EKkZBXfxfNEvHaphwhs04AGLShwwv9xmMNvgJMbiyB81MAl3JgC2UkslC
x3dysECnK3C6SmDg6I8DamlFY5IxS8vLI8c85Jgsc5E5r80sWsSkcQDAKQN++eDpEcIXeQka2EUp
FLBEi8/dk3DZKP5SBkSgrGafmU8TSTqt8lV+5FmMQIQchngzsZ0rqdr9M50vfDHdIjIcgy+QKxCz
zsVeN83wz9XIH26U8hPsp6UdQ2s7POmSFa6nWnklD0vQVnsF14R5fuGYA8PZwsl++sILI4PF+6zL
S66qHJZuHiHCBOFzk5abYTpCbxnhQ8rAR/pGk4B//GQZf8gNQbliTOBm3t5DF5DNIEvxt2P9PxIo
NO8WPHntAR5UKffNaMBvlom43h9cQL7j38nYkvEIUBBmEfw4YIrP3RzkyFM1cK6QNqatCOrxmIzd
ZS/nwTMoBRvChMPDnTkHXEKit5Cip7oRkOIohfgNdzNCe2dnY4fExhe5YArqSyUUBnNFG801baE5
IEg4ZRbIg1puD90qqmiPeYqBciDuTHIUTUuM4dhHJZnD8ww2SHM72iABVUMmhCXzOYC3ojk63JIn
az7d7D7TjHT61A0KBgxGske5t3DV2nbKRZyaE6sutVm44+4JfSKJ04jCwLHzyukWzOELjWYlwGVS
Hv0D+GDwH/rm2VHv1OB3vrgZfEPS+5oALQ14ExR60H94qsNTa9o99XOyRStY0VbTtY6VxlHDEFSp
Zqvd8hwLTB9NHYc8CBUSKlfYQBjC6Vq1gounsKmD+Ee3yup902pzh9R1OHunUmejY/n1EaLh+WNl
qlD1XXAvnng7ItJtYLNQuyypCWDLMsIJN/io8VUbYKmg9BLXBpNtWaRS+nFy40VA+ouzjIXWE9EK
YV7bd1lJukNBFJhrvdmPaaoWK5FMwQaIFB7Db4xts74LfC1/a50ZprCdpLG1w4cXSZ+4D/6Vxx/R
VpgyqLm+eZ47T+xyH9x1uMsahH3D9fNPSNE+ugwBpH+vjzqoSJH6TAUN3qk3G7o2rQEiz69khg4y
TV6DnqSRoiyybcUYIZRnJ6pdOrZPP+3xeyqxjxVCjQgNcfdBRhBeQNwDkWm7dt/fuIfxZUeDGL5d
qg7ezNv2+3Kc/6K7Uxx3CcVPh239sJ3i52bE/yl9UvKmN4xR+m3oH6VV3miFPZ/kgRquFKWsfsHd
1wuh67dxJLr7w9qOX3pIfLne23ZpSona6xqrerL2GvKJ/jaIWKi16v4X8CFYOIOy0phAT8levjc1
Uq1oqcipTtHzkTn9NYqfSv8YVxJ4+wpwy/lbEBHsBJ+/JCJ2S9+p9gcp8EjCkIN14yQoFNpqOBy+
rqhFgzaVQwBfPMbZpnALZJPqCIqnIBLo+GotpvBNFiYtNV08W/DA75dpDWubqa5EhK8r+1s6E5MH
9VwKF4YER55FWQpJfN+ZEdgoLgY4Ipb5eER1fm56C5zNap8gYQpokH9PziWOJ7n7YQXcPUOhRzf0
YUqNCI/VQReCOXWkNjCUlTAOa9LvUPHkxIb3ajePjShvXlyLmRz9h+1A7L7g7TDLkOnEJYiSHs7M
ZJsjBvAbLGs1stzmj2udTO10/OAHCtjlnRGVvwjupz2jeRTtH1UqlWIzm2vJ4vJyK5pQ6rVVPnCh
mbM197mS8kdzA5JMmVw2/ZmHTUtRY8OC/0i+1Vfv7xmyUiIombbscQKKoXPXBOl8CE225jSmcC1Z
fYuo4CnTJH2jEqDYAqb7pZyLnSg5ryQjy9Ss+/MrTrbOmZ08CPT+NrQkJoR5pqs/tQD7yfQmisBd
lt1Uc5XKOAAZ6OJbNPzOXS5KeHmf2kA0kie46L/He4IRxdH1tcNHlKRPss0BOoFCPUEeaFmQ3b8m
2nv8Bv9JryAj1iKbab+VXQAV3kNCJSXhASncL7kQJZiR26Q9XlJOtg3p7bBvItkY4cnJGBwG+1dO
cZ4xih1Bz233o8jy3/hVckCLAO+hO3/zwuBuLePnYbBifAIXxMTGPcoGd+eL01sZr8giA44RWzU2
bysljy+XcIGCKbRo/kRuYXP44WUqZ1rXbAZijhwOlqvjoC14SurCoCNXfTU32YeMTR0Ork1LZIik
efKUnRqlkX7ZtmFkXta8WPi8R76N2nzpuFLOWX6ApBYXaYCdc+OwCVF8rz3EXc38+8fKzivOgPzy
Y43/NCBCpSS3R1IHOJzhBPc60wAKBAuOnFv7UHvCiE3iS2VXqpcRKI2jC8CcYthhf8wKznwhDurV
bRE3thkzrtL6P7a4O8Kp5R7CPUmy7BarwimCIiYQLfXhoF72ATT/xJd8wYYCeIWRftQ7E3rfso9H
doya1AAQ4dmqSVxFAQvSt5mGAwSGE3ZvjDkGAdGl+sFryCnMGrORXtSMftwDnOff74/GecfjdOi/
U7gqJW5R1MLcIO8Ed7XyZdUPTnBIRACs1KOSZZEBhxRO+GUCgqP9mkDjoufrg+EsO9K/3JEKda7y
OwB0cL5a0Sb5FUzGhuTrwRkaN3ctnegUILA61MEULYkYlsYZ33K5Fxvmg1gy5P9GDWW4rXuUF2Eu
eqIFQ8JsWBYLaLQbEqtPIvpW0mbEJ4AFs/jj+M+eFaOW4/9LDp7p5jyLMg8lfBNxOCZ06sCIaoQ1
hVfCi7PQGxcmq5IfYZuJ6Cvau9wqL7gME5fjCvAKYQfjyl3bJ8WqX1QTHSlBng3uC4PyOOsQc8Pt
ih33ilrrqxHd2uHYjmkPmSvP3F/pTpgIr/z6As8BjOCJUQe5fpklv4tFW23PfCAJF52UWEwqO0iz
0YqVXtPvi9PrSBjeKpu6CbSaopCHVF2Hze+ZX85ZBXgrScyYKC9t0AldC8LY2xkTGCgdu4/HwEHt
Da3DxwpHLsKhjWeDj0EvTacmlZcn5vWoOMGd1rboW/I7rGr+ARadHZV0GxsZcw41K2zpYqp37lQv
clpdYqWFPaWeUVzUlyqLv76+QkY25nbODMXpvi5WjMB/AVKWEUjlHOmzO6dwiwZKb95D6XpMSLtS
/ylOeJR9ZRoanRERL2ILHlhUHLhnCcrf6w5OmS6obdpdc6KcGGJMs5BuU0u1qf79HErBbeJcQqnQ
9w5iZC4s31VTcQ53pUDhpn0m5KvDw/DQlLujA5NbP8+dbBUzwZIp0A6f06xsgTujORa0q+EHqvhZ
3SgOxmKQzh3ukEEVCRdC072XZOJ8DpB9buhLnuRxmDAWMpYSB56Vt3FAsu/pMLFV9Xhd5ckbwHiQ
UZi5HL2UfT43ZHsd+d1OGx/YGGTClt+bAR8z3vakSmycCZcsqLOjAPjglW9A2WYUH5zaFAPNY0if
1WlAtjn80rRAc9+lO6RlH7t5/ztQ04DdY9AEm+SzyvjB7FhnD6v8IRUtDMp+q3Zpu70LUUcLGQRr
J/cEFMglS3ElYu0/C5eAIV7fkYnP5m2WEl1L8qXb1SvLE982cFmjYWmwYnXN2kXl67iYjpunWktc
91nmk91y2qaZJP9QAVeTLLcrWc7VMrbneBmCAVHiQ6pql+8TiQw+23dBIk45irxc8YntZAr937yT
8QhuH96LcPercntxx15HHerIGCQgPxegEtTO70IL6vOZABrygT5WL9f5iuTk2XRpNAM8nd3E6282
wk4AowG6I6885vBMi6yKILBdXROXKyTcIVZRb4YODhE/nP7TAnA1JsAryF1kU0ZeA3T33O+TBhVn
0zed/oCJ9g+dodXJ/WoOTQ+9UvWJkB+Xw3MTn7ecUaiOd37BR9xc5s513P9yftkKRcbrUUoGkvxT
BJaBrNwa8/lNYayh1oHvj3i1w5S52dT82D5DeHwx9vSrGohd3GUEcuyJWQaWwBA9tB3DHP827k/8
EDMT+O0Yp2nfM/U7fn4CTsPuSiFtGfgjyZtGn6mleoocl/T9Q8EOjTH3K4+/r0LEu1wbpHHxbM+t
Hue2YWQ2hiazmn02PjxJmWWt2eCNie3gwSW+hwtVI1EwBPzs4sU+NCSYizlizcgQE8c35I7chGaL
m4uE7NkPC1u9EReEGraRqzRsJKjnqFWxbNoHjT63AjdFcknPoJsSc/HJLvPs6jsim6wXqizzzzz8
rMvnMYJp/77NTrFPfQbbLP5MAEI7oIQ4x+VYkVIFE6POGCuwonxzq1qkweQzhLNGGBpStx3naL7i
68AIT3d2RF3Z8BXspQc6axMp/RmmU+s3yTaqodvxtE4yefBB3DYM1puxOL7NVxryAwbsKCr9bfC4
YE4Nf4Qq7WaPw/MfADLvw0MwNZZ1r20qomdgzrFnolzm+EHW2IXCRWfZf83VvpQzAU7XQs5nVeVx
010f3yzFNLYG2KzOweYdZuDKHl2MzX9IbpnbMyBwvFKBZiROG+vzw/SWA6fPuK+FZvJNDukc5TbH
h/zKtC1J6Lv3KTc+SKsZPGkTGA6hkvDjuvzqkp0h4EJZAb8t1Ko44FmEg9GtnuKFvCUTz0KS41xi
T4usQ+7Ac51LSFGRfGnLWNevNcmBzn9gygo0RFAiRFFJ58XZWRUfGJuQ4AACxUEj7nIf3bRtUn/I
iwAPOAN+oAXU1cb4h8mJAaQvXnnJ8/PjCUGUCH159HWJ/oShgcM65p/X+1avEPoop0YwF8q93dDX
lWJGUuUjt07AH5xHdd9CGCtKyRpbITK9wI99BsXGoyh/c9YQ7Vef/t0paIQvqo9QL8fJ3jvXbdP2
WZFEUi2sTzS6lL8gb+xuzDicZIyGfYYRIHBzj1+4phta7VPvQm54wILAa1tux5ywJW3FifQQ5+Tt
NJL33PwG/eI5SWWkHn7cRRIL+hq76ImlgBfZUgnlw7G5mCQC7Ez1URPJUFRI1v8AD+UcCn62ba5+
n03uTOvISrE90W6RoKi4P+M7CPRZqzm0gipGIeTxwmRK/71j/DfEEf5JLjH3Yno5quWESQ+NB7B3
xllTbvLD17YnDF6sLtJbXSp17Ak6Pn+wXfxq7KDTVMK4DDmlbYlpXvszXO9BRYlaAYMBz4cUbzjs
3jq7LXvHeKEPh85TbpXjnCwA01yhfC9zIO5UHLgwaDzkJBRv/szms2I6kQQA+jbLdHlLop21rKAd
GL9wkcRvIeeqUG6gL4sTsV2zESmPT3lHZrigqcdHjQbe1QYi5dAGNTzSq6Clv9+wL/k9GDgzotZN
3V9b1pxBRBEJnrOgj4KIac7iR4uTYhhO3OXgFn6PVNjcsUYQx/Owhgmx6GgH8pIzJWMPFHNiRuIK
Ql18CVTjsTbzpXK11xVMWfACHaSelYE6Ip08Fyu0YAAg2NBryibZ4Zk6M5b/rOPClvdMClotOv0Z
eGOX/WsCUk9ikvBf3tbGamKRMWVMk1fWW2uYKTawUqK4Xcij/DyBCG+jnrftlo7+nyixlyq1qYzX
f1ITIm6EENjc0xajsCaTSdmFfDE2DAKB64CRkKIfHzfuqsxRZVoMKzjaE2VYlvkx+/A0R7u4b2YM
fxk+LqiQ+fN2e3NNdEnGO88ZUfozAjnk8epLT2McsTj8W9jqe1MHxyNee5Eq6oU16ZJrGBU/eDKt
ovyD1fO4AgwnJ3KiwttcXJeEEbWPR3TBsZngQqmM3gQR0O0t7at9/+ibSg9Qdl48D1AnEd9DGOsx
CGNK1rymYkWLtORTzWRzQiw/CfBH40UdQvY4c5Hyif+dWhNb052ps3o+4eYkSL0blXsdJ8PvevT4
34HiaZ0B7PF8m0kVzEEWwxmhinmPZtoMgeFfVHNJgjQeIIJgMUE18cfu1pABzstFCG5njQBBs0IS
w0YlwbRjT0bBsqX3LKP5xWb+rjw0x6FB9BSqAZ4ZTv4GvBzpMvT0MxnincViPN94z1PxILskVDZj
9YxPHW0OVF2t7iAcbSVfzK56MwsCbl+bo2JYTwREhVJUNG7m/PdI6GYqV87SztqE4G1/lacCpT/u
isYxrOz2N/mr76YS1I2OQ8Lpxgw3fJgLvi8gYHwgPfJRPX4NmarU0/D5x0b5fzxkLjAHZtubUbws
0edJAgCcuLYx4jQpSXhVyQl49HFLDyMzpi1wBIgb1mIRY4BNKI6uwVop2CGigFQAh9Y+WUUk/50y
JkEPfvFmgcqXdhNIRN3vZl2h5Lws+cTJAmTL3755chOs2hY1LmRqiYQ7DKdlGSBBR2mEF2BKq6VF
ZINDh+IVv3puytO6lI7Fl/h6rKrZEwS6l8IP+GPrFYoFlHH9ZoD8r7Ue5+W4jrGLZxI9yH2yHERq
xsDunumdhUQPdIjsrJkEpWewvWFRf2+C7Jzv9fjJ8dZb0m0vvrbe8GyMjOS/sGFsfOO0MixLoUbC
KX0wMEhy2leuT2c2H30/G1l9lLb2L6474ZUEozuKyWj/kGKogUJ06HWIS1ivSZBEpqwFZPyLkUyW
7UWBrlX8RFoiTqynWpxh6DiPj3DloFxHzqEYIblw9Ymm9IpHjS0Msh70kRlkeW8ayNfHUBE3EX0f
ohC1XOk17Nr8qT/B6UrW+Ab2ewI0IuiXAcqB+8WYvol/A7EL3FRpNRzub/lUYrVT4Qa4wbJIHMhc
cgQLdJxOncZ0fVOMkSzNjVaVo37s+b5YOTO6AVj1maaJMvahHDOX27qxi1wq4YizYzUwCdDZ9W2e
wsaIklTSB3t4UIKhapYcwPMkvjsTtvOwMCLUhtFT/mm5uaAVqB3L+Flw3pwHCo8q/MdKr/X4YB7E
91f7nrl5eSjJNbjzRihT5kzILT34vQpvjXwyq1qMVSaL92ZkA4sTeJbS9e8YIgBbqgDEXQ13nVkb
L1SUhqlalSpnYpxiYMr66C2fRAYcJN/nrWpXaMaxZHk/SyjgZ2MhZENhgW3AJZ1AdeMNlNBB9mCV
VCcoKt1hFM9Zjwe5WOGnljfolrA4pWBO6YG1NS3JOYjStVVm6Sbr4F2gMqrCpg/rLYerUNZNdii0
sE92EfF0QQQysRO2X2p0Ch/Lc9VCjsVB9V+1QgeiK3TftIheNXxqaWWYEs2UUlIFuQI6Y+bxZwxH
WXL2g8HbRbzoquKALO6D+u6q/Q7VsxtArnifIhKSn5ziL44xZ+pyQg8RKB0/sdPxEChUU5eUnc6N
SMzu+F9P59de4t3H8MkrbKEzTnd6OVYqY7Mggku5nljiuvkgRQM3ZCuV9PsmM61ONlE0RiHu6m4K
BEthm0BxKQG5PcOkS+gKE3Qh7Sy2YAhH3XOD4SP0VfdM8sTCiWp8XowpHm0KsreK91JHvxL0RvfJ
it1hbKvPaEGG+B273Richy73CeOqvRqomk3MUjo/SGZNJFhOitkiuGQNxkjpt0hx88DVsi9aEj6Q
JiG2jG66fAvFWn2b6wmmrXbUvcr2+7dgSMrJFs5NLWxLk3G2KW+fV1PyFDJs6qcRwuw86ruXG9WH
yYUoeyuZzpblNJAOBLweBN1DvjzB+MzRpbOtVqrRCr7VfuVuSgCTVXyHPw7RlxekCItTsmpiuiho
5guY/0520yUYSFCKwono60B15tKxQsNwJQtq5LuyDAIiy/fqQCGWOosek6WrHVby7lOLHj54ugYe
PDNmpoZz7n6Fhpft7u8Eku+RGNUkHR+Kxb1/chGcY4iGoYYRA1Rk4ZFW5K4ynqgx7H4SqCuNXttX
uWhLdoPY7ga283GPA5Do5lobfo48C5SG+CWE4AMyMyBqvGSuf4HLpK5dgOLdwzXzMK1YB4r/AV8e
cIv62oLYLxi07x2qo3Ruovjpm660zxT++c9kCsYbRh/U7GyvPdyjNjAH5BYzwRPFmgOVVtJaPRo9
OyLhU1gvMAXl+ykXCcNCJ4vu4ieXbXsIJeSVSQLQvchPmepEMRATca9luYIKUivKkAy+I9Eidc24
3OAtfxu6HrphP4yHV8OzYycUueKuXZijwxY+V4Xh7c4vJ9X4xFQyxXtHTqeIbCVU3ZeO/GIoU/vW
9IvcG1pDcq6ve1reRrkd8RCHqN2wKxcXH7gv3CNRdOtj3CHnUtUihRoON2ceIHvK6FxHXGN6fMsP
roY1FZyieAixPpIcC3RHM/yEYi7v93cR3Y7auhP/tpA0eHOILNzl+Bzjn5nZ3d24m7WXHeZYi3PM
u9qp0HgRBO8t3xLUmi4riQH/kjUf1sSk8SFc/M6Cnm9LSqLj6LNaAwYLer8l632EBu7+wsSteyZS
puWYG21MoF2CdTB7Gw6tnA1as+/d44GkEru/O1jJ6Dd6eztn4NYxi1soTzL/WWQJ6PHL5yYlB8ve
xWL8rTq1NMJufQi2EeBCaJuMsFh2NoQcC0qFMNXA4OBqQWd0pTf5/13ceiqqQnlFIpi1+p0MXjiN
No9U9MntpKsfIe1F/NcxShnPEHPEzMxb+6eqrEbzEoEEJfph8uq6cAmQNudhQaB6BaHhY2E0FEOv
zcQ5CI05jmn1QX9tbtkKYQ65KJl0iAXgP7HFpJQCTdY5bowRQTegEMjEU1Bf2QxxvfVgtDe2ke1G
iP4WDLa3t8a+WLsntK5VVlglYXKFwODH9rvgXXtN6OrDA61SeT0bWyO0dGThHaCoK+rIwi9Mzs1n
PE3wUfk+7ETN1ojoVCmJbloJzTkSB0FA7+pQKdP/8xBg5G6GHkA63joEwAjm+yuTtkQ5DdwXMYB1
5Oe0HSEU3xsTVWtnxgRszp8JLCyEu7r88An/rzH16Ov1UbPkKId+NIJyLo069oqh+5nN3NeI645K
zeXj5jnOQi1WasYQVRvmzJcGg4krhpZSN9pidCNhgRILEQhuVBPo98+/xhmxBQZ9v8KltgQfbuiA
H4ynKWeYsrhA7oGzsOp7eYHpvNWfmzqtJUPNGmHqcS61l57vOkeu5W6VvGLbZb5pVtSsdYtPGuaJ
pU2dKhyR0oUnXRjuLrxRjTl0E9C6eZpDB1h+wk2leMt6EJiDwQNQ9SPLmF0de+VBYqlTsa9xHYds
VB0JJ/cpBIV/tou3emYyk8lxVvTCzKOtlEOxwZjpcdbPSgQKw49ExcNYaw6zkInSDKcL2S5wFaLi
5XP2VAsQUXbxsEUS0xELDX+Mr21GPjqzJwKxWikxgGtAKE+k8jSqAj3zwUSTcSk2gYsg9EUl3PAR
zRpPBaBpMKTXBR+FIxkRyDv8oq85O3jYWQj4drFsQ2pIrCKMOgINkgmkYSgay9rmgjNfmSnwtUS6
45O5uualqWtWDPVibNcd7Mq3dxcs/ppNkUMWTR16gfZegXNTpw+jeqH7Em3Xz/Al5QAo1H9ZR0/B
5QxE6us=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
