# EEG Schematic Design â€“ Cadence Virtuoso  
   Analog EEG Sensor Project

---

## ğŸ“Œ Overview

This repository contains the **complete design documentation**, **schematics**, **simulation results**, and **analysis** for an **analog EEG sensor** designed using **Cadence Virtuoso**.  
The project focuses on delivering a **low-cost**, **high-sensitivity**, and **low-noise** EEG front-end for **brain-computer interface (BCI)** and **diagnostic** applications.

All resources in this repository support **hands-on IC design, simulation, and layout implementation**.


---

## ğŸ¯ Project Aim

To design and implement a **cost-effective**, **high-sensitivity**, and **low-noise** analog EEG sensor for **accurate brain signal acquisition**, optimized for **BCI integration** and ready for **IC layout tape-out** in Cadence Virtuoso.

---

## ğŸ›  System Architecture

The EEG front-end circuit consists of:

- **Instrumentation Amplifier**  
  - High **CMRR**, adjustable gain, differential measurement.  
  - Two-stage: input buffering + difference amplification.  
  - Gain â‰ˆ **52 dB**, bandwidth **1â€“100 Hz**.

- **Bandpass Filter (Sallen-Key)**  
  - Passes **1â€“100 Hz** range, preserving brainwave signals.  
  - Gain â‰ˆ **37 dB**, 2nd-order active filter.

- **50 Hz Notch Filter (Twin-T)**  
  - Suppresses mains interference at **50 Hz**.  
  - High Q-factor (~100) for sharp rejection.

- **CMOS Two-Stage Operational Amplifier**  
  - Differential input, gain stage, frequency compensation.  
  - Gain â‰ˆ **70 dB**, phase margin â‰ˆ **60Â°**, 180 nm technology.

- **Data Acquisition**  
  - Output ready for **ADC** and oscilloscope capture.  
  - Simulations confirm real-time waveform fidelity.

---

## ğŸ“Š Simulation & Testing

- **Cadence Virtuoso**  
  - AC & transient analysis for **block-level** and **system-level** verification.  
  - Tests cover gain, phase, bandwidth, and stability.

- **MATLAB**  
  - Synthetic EEG signals for validation.  
  - Enables controlled benchmarking of the sensor design.

---

## ğŸ” Key Results

| Block                  | Gain (dB) | Bandwidth (Hz) | Phase Margin (Â°) | Notes                    |
|------------------------|-----------|----------------|------------------|--------------------------|
| OpAmp (CMOS 2-stage)   | ~70       | 1â€“100          | ~60              | Stable, low power        |
| Instrumentation Amp    | ~52       | 1â€“100          | ~45              | High CMRR                |
| Bandpass Filter        | ~37       | 1â€“100          | â€”                | Sallen-Key topology      |
| Notch Filter           | â€”         | 50 (notch)     | â€”                | Twin-T, deep rejection   |
| System (Front-end)     | Up to 110 | 1â€“100          | â€”                | Verified via simulations |

---

## ğŸš€ Usage

1. Explore simulation results and schematics in `eeg_screenshots/` and `eeg_100_dbgain/`.
2. Review **`Presentation.pdf`** for:
   - Project introduction
   - Literature survey
   - Block diagrams
   - Complete results and references
3. Recreate circuits in **Cadence Virtuoso** using the provided specs.

---

## âš  Legal & Research Notes

- **For academic/research use only** â€“ *not validated for clinical/medical use*.  
- Review `LICENSE` for reuse permissions.  
- Clinical adaptation requires compliance with medical data regulations.

---

## ğŸ“š References

Complete bibliography is included in **`Presentation.pdf`**.

---

**Thank you for exploring the EEG Project!**  
For questions or collaboration, reach out via this repositoryâ€™s Issues page.


