[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of Altra M128-30, AC-212825002 production of AMPERE COMPUTING LLC. from the text:Ampere® Altra® Max Datasheet\nCOMPUTING\nProcessor Subsystem\n• 128 Arm® v8.2+ 64-bit CPU cores up to 3.00 GHz maximum\n• 64 KB L1 I-cache, 64 KB L1 D-cache per core\n• 1 MB L2 cache per core• 16 MB System Level Cache (SLC)\n• 2x full-width (128b) SIMD\n• Coherent Mesh Interconnect (CMI):\n‒ Distributed snoop filtering\nMemory\n• 8x 72-bit DDR4-3200 channels\n• SECDED ECC, Symbol-based ECC, and DDR4 RAS features\n• Up to 16 DIMMs and 4 TB/socketSystem Resources\n• Full interrupt virtualization (GICv3)\n• Full I/O virtualization (SMMUv3)• Enterprise server-class RASConnectivity\n• 128 lanes of PCIe Gen4:\n‒ 4 x16 PCIe + 4 x16 PCIe/CCIX co ntrollers with Extended Speed \nMode (ESM) support for data transfers at 20/25 GT/s\n‒ 32 controllers to support up to 32 x4 links\n• 128 PCIe lanes in 1P configuration\n• 192 PCIe lanes in 2P configuration• Coherent multi-socket support•4  x 1 6  C C I X  l a n e s\nTechnology and Functionality\n• Armv8.2+, SBSA Level 4• Advanced Power Management:\n‒ Dynamic estimation, Voltage droop mitigation\nPerformance and Power\n• Est. SPECrate® 2017_int_base (SKU: AC-212825002): 359 at \nUsage Power: 178 W\n• Max TDP: 250 WProcess Technology\n•T S M C  7  n m  F i n F E TAmpere® Altra® Max 64-Bit Multi-Core Processor Features\nAmpere® Altra® Max Block Diagram\nDocument Issue 1.00 Ampere Computing Proprietary AMP 2020-001972b DDR4 with ECCGICv3 Interrupt Controller128 Arm v8.2+ Cores @ 3.00 GHz\n8x DDR4 – 3200\nCoherent Mesh Interconnect (CMI) + Distributed Snoop Directories\nArm SMMUv3 + GICv3 ITS\nx16\nPCIe\nGen4x16\nPCIe\nGen4x16\nPCIe\nGen4 /\nCCIXx16\nPCIe\nGen4 /\nCCIXx16\nPCIe\nGen4 /\nCCIXx16\nPCIe\nGen4 /\nCCIXx16\nPCIe\nGen4x16\nPCIe\nGen4Secure Boot and \nManagement Processors\nSMpro PMproLow Speed I/O \nInterfaces\nQSPI\nUART\nTimersI2C\nGPIOs\nGPIsArm v8.2+ CPUL1 Cache\nL2 CacheArm v8.2+ CPUL1 Cache\nL2 CacheArm v8.2+ CPUL1 Cache\nL2 CacheArm v8.2+ CPUL1 Cache\nL2 Cache72b DDR4 with ECC\n72b DDR4 with ECC 72b DDR4 with ECC\nAmpere® Altra® Max Datasheet\nCOMPUTING\nMarch 31, 2022\nAmpere Computing reserves the right to change  or discontinue this product without notice.\nThis document is the Ampere® Altra® Max datasheet. Make sure you are using the correct edition for the level of the product.\nWhile the information contained herein is be lieved to be accurate, such information is preliminary, and should not be relied up on for \naccuracy or completeness, and no re presentations or warranties of a ccuracy or completeness are made.\nThe information contained in this document is  subject to change or withdrawal at any time without notice and is being provided on an \n“AS IS” basis without warranty or indemnity of any kind, whether express or implied, including without limitation, the implied \nwarranties of non-infringement, merchantab ility, or fitness for a particular purpose.\nAny products, services, or programs discussed in this document ar e sold or licensed under Ampere Computing’s standard terms and  \nconditions, copies of which may be obtained from your local Ampe re Computing representative. Noth ing in this docu ment shall ope rate \nas an expressed or implied license or in demnity under the intellectual property rights of Ampere Computing or third parties.\nWithout limiting the generality of the forego ing, any performance data contained in this document was determined in a specific or \ncontrolled environment and not submitted to any formal Ampere Co mputing test. Therefore, the resu lts obtained in other operatin g \nenvironments may vary significantly. Under no circumstances will Ampere Computing be liable for any damages whatsoever arising out \nof or resulting from any use of the docu ment or the information contained herein.\n4655 Great America Parkway, Santa Clara, CA 95054\n Phone: (669) 770-3700\nhttps://www.amperecomputing.com\nAmpere Computing reserves the right to make changes to its products, its datasheets, or related documentation, without notice a nd \nwarrants its products solely pursuant to its terms and conditions of sale, only to substantially comply with the latest availab le datasheet.\nAmpere, Ampere Computing, the Ampere Computing and ‘A’ logos, Al tra, and eMAG are registered tr ademarks of Ampere Computing.\nArm is a registered trademark of Arm Limited (or its subsidiaries ) in the US and/or elsewhere. All other trademarks are the pro perty of \ntheir respective holders.\nCopyright © 2022 Ampere Computing. All rights reserved.COMPUTING\nDocument Issue 1.00 Ampere Computing Proprietary 2\nDocument Issue 1.00 Ampere Computing Proprietary 3Ampere® Altra® Max Datasheet\nCOMPUTING\nContents\n1. Device Ordering Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7\n2. Ampere® Altra® Max 64-Bit Multi-Core Processor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7\n 2.1. Processor Complex (PCP)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n 2.2. Core Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n 2.3. L1 Cache Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n 2.3.1. L1 Data Cache . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n 2.3.2. L1 Instruction Cache. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n 2.4. L2 Cache Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n 2.5. System Level Cache (SLC) Features. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n 2.6. Generic Interrupt Controller (GIC) Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n 2.7. System MMU (SMMU). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n 2.7.1. Translation Buffer Unit (TBU). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n 2.7.2. Translation Control Unit (TCU). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\n 2.7.3. DTI Interconnect . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\n 2.8. Generic Timer. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\n 2.9. Watchdog Timer (WDT). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\n 2.10. Eight DDR4-3200 SDRAM Memory Controllers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\n 2.11. PCI Express (PCIe) Controller  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\n 2.11.1. Supported Maximum Payload Sizes (MPS). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . 12\n 2.12. System Control Processors (SMpro and PMpro) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . 13\n 2.12.1. SMpro Features  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n 2.12.2. PMpro Features  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n 2.13. Low-Speed Interfaces  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n 2.13.1. I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n 2.13.2. Quad Serial Peripheral Interface (QSPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n 2.13.3. UART  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n 2.13.4. Timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n 2.13.5. General Purpose I/Os (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n 2.13.6. General Purpose Inputs (GPIs)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n 2.13.7. JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n3. Mechanical Data and Package Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n4. Pin Assignment — Sorted by Pin Number . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n5. Signal Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\n 5.1. Reserved Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\n 5.2. Signal Functional Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\n6. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\n 6.1. Absolute Maximum Ratings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\nDocument Issue 1.00 Ampere Computing Proprietary 4Ampere® Altra® Max Datasheet\nCOMPUTING\nContents (continued)\n 6.2. CPU Voltage Identification  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\n7. Recommended Operating Conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64\n8. Power Supply Sequencing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\n 8.1. SoC Domain Power Sequencing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68\n 8.2. PCP Domain Power Sequencing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\n 8.3. General Requirements. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\n9. System Configuration from Power Domain Connectivity Perspective . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . 71\n10. Power-on Sequence. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\n 10.1. Power-on Sequence for a 1P Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\n 10.2. Power-on Sequence for a 2P Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\n 10.2.1. Power-on Sequence When ALERT9_N is Connected to CPLD  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . 74\n 10.2.2. Power-on Sequence When ALERT9_N is Not Connected to CPLD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\n11. Power Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\n12. Thermal Specifications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\n13. Clocking Specifications  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\n 13.1. System Reference Clock  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81\n14. PCIe Interface Specifications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\n15. I/O Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\n 15.1. I2C I/O Specifications  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\n16. Boot Configuration. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87\n 16.1. Trusted Management Module (TMM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . 87\n17. Document Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nDocument Issue 1.00 Ampere Computing Proprietary 5Ampere® Altra® Max Datasheet\nCOMPUTING\nFigures\nFigure 1: Altra Max 77.080 mm × 67.000 mm 4926-Pin Flip Chip La nd Grid Array (FCLGA) Mechanical Data  . . . . . . . . . . . . . . . . . . . . . . 16\nFigure 2: Altra Max Package Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\nFigure 3: Connecting Altra Max to an External Power Device  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\nFigure 4: Power-on Voltage Sequencing – SoC Domain  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68\nFigure 5: Power-on Voltage Sequencing – PCP Domain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nFigure 6: System Configuration using Two Voltage Regulators. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\nFigure 7: Power-on Sequence for 1P Configuration  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\nFigure 8: Power-on Sequence for 2P Configuration when ALERT9_N is Connected to CPLD  . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . 74\nFigure 9: Power-on Sequence for 2P Configuration when ALERT9_N is Not Connected to CPLD. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\nFigure 10: Timing Diagram for DDR4, UART, DAP , SMpro, PMpro, an d SoC JTAG Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\nFigure 11: SYS_REFCLK_SRNS_P/N and SYS_REFCLK_SRIS_P/N Reference Clocks . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . 81\nFigure 12: Input Setup and Hold Timing Diagrams . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nFigure 13: Output Delay and Float Timing Diagrams. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nFigure 14: I2C Bus Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nDocument Issue 1.00 Ampere Computing Proprietary 6Ampere® Altra® Max Datasheet\nCOMPUTING\nTables\nTable 1: Device Ordering Information. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7\nTable 2: Supported Bifurcation Options for PCIe Root Complex A. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . 12\nTable 3: Supported MPS Sizes for PCIe Root Ports  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\nTable 4: UART Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\nTable 5: Pin Assignment – Sorted by Pin Number . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nTable 6: Pin Summary. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nTable 7: Signal Descriptions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nTable 8: Absolute Maximum Ratings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\nTable 9: Recommended Operating Conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64\nTable 10: Voltage Rails and Power Supply Sequencing – SoC and PC P Domains  . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . 66\nTable 11: Timing Margins for SoC Domain Power Sequencing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . 69\nTable 12: Timing Margins for PCP Domain Power Sequencing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . 70\nTable 13: Power-up Sequence for Altra Max . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nTable 14: DC Power Supply Loads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\nTable 15: Thermal Specifications. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\nTable 16: Clocking Specifications  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\nTable 17: System Reference Clock Specifications – SYS_REFCLK_SRNS_P/N, SYS_REFCLK_SRIS_P/N . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . 81\nTable 18: SerDes Transmitter AC Specifications (PCIe Gen4, 16 GT/s). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nTable 19: SerDes Receiver AC Specifications (PCIe Gen4, 16 GT/s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nTable 20: I/O Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nTable 21: I2C Timing Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nTable 22: Document Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nDocument Issue 1.00 Ampere Computing Proprietary 7Ampere® Altra® Max Datasheet\nCOMPUTING\n1. Device Ordering Information\n2. Ampere® Altra® Max 64-Bit Multi-Core Processor\nThe Ampere Altra Max second-generation 64-bit multi-core Arm-based server-class processor is custom built for large-scale publi c and \nprivate cloud environments. It supports accelerated delivery and deployment of cloud workloads wi thin an efficient power envelo pe of \n250 W. The device also features enterpri se grade Reliability, Availab ility and Serviceabilit y (RAS) capabilities and Arm server  standard \ncompliance, providing a substantial reduction in the Total Cost of Ownership (TCO).\nCombining 128 Arm v8.2+ cores to deliver an  estimated SPECrate® 2017_int_base throughput of 350, Altra Max provides very high \ncomputing performance, large memory bandwidth and capacity, and a lot of flexible interconnect—via  PCIe Gen4—to off-chip device s. \nThe device is fully compliant with the Arm Se rver Base System Architecture (SBSA) Level 4 and Server Base Boot Requirements (SB BR) \nstandards.\nThe following sections provide informat ion on the features of Altra Max.\n• Processor Complex (PCP) (p. 8)\n• Core Features (p. 8)\n• L1 Cache Features (p. 9)\n• L2 Cache Features (p. 9)\n• System Level Cache (SLC) Features (p. 9)\n• Generic Interrupt Controller (GIC) Features (p. 10)\n• System MMU (SMMU) (p. 10)Table 1: Device Ordering Information\nPRODUCT \nNAMESKU ID CORESMAX/\nNOMINAL \nFREQUENCY \n(GHz)USAGE \nPOWER \n(W)*EST. \nSIR*MESH \nFREQUENCY \n(GHz)TDP \n(W)ORDER PART \nNUMBERREVISION \nLEVELPACKAGE\nAmpere® \nAltra® \nMaxM128-30 128 3.00 178 359 2.00 250 AC-212825002 A1 4926-Pin \nFCLGAM128-28 128 2.80 150 348 1.90 230 AC-212823002\nM128-26 128 2.60 124 334 1.70 190 AC-212819002M112-30 112 3.00 158 337 2.00 240 AC-211224002\nM96-30 96 3.00 153 311 2.00 220 AC-209622002M96-28 96 2.80 128 299 1.90 190 AC-209619002\n02: Stepping A1\n190: CPU Power (W)096: Core Count2: Second GenerationAC: Ampere Computing\n*Note: Performance and usage power data are based on estimated SPECrate® 2017_int_base (GCC10) and are subject to change \nbased on system configuration and other factors. Usage Power is defined as average power consumed over time by a given workload.\nDocument Issue 1.00 Ampere Computing Proprietary 8Ampere® Altra® Max Datasheet\nCOMPUTING\n• Generic Timer (p. 11)\n• Watchdog Timer (WDT) (p. 11)\n• Eight DDR4-3200 SDRAM Memory Controllers (p. 11)\n• PCI Express (PCIe) Controller (p. 11)\n• System Control Processors (SMpro and PMpro) (p. 13)\n• Low-Speed Interfaces (p. 14)\n 2.1. Processor Complex (PCP)\nThe Altra Max Processor Complex consists of 128 Processor Modules (PMDs). Each PMD contains a high-performance Altra Max core, \neach of which has its own 64 KB L1 I-cache, 64 KB L1 D-cache, and a 1 MB L2 cache. All 128 PMDs share a 16 MB System Level Cach e \n(SLC).\nThe Altra Max Processor Co mplex features include:\n• 128 Arm v8.2+ 64-bit CPU cores at up to 3.00 GHz maximum\n• 64 KB L1 I-cache, 64 KB L1 D-cache per core• 1 MB L2 cache per core\n•1 6  M B  S y s t e m  L e v e l  C a c h e  ( S L C )\n• 2x full-width (128b) SIMD• Coherent Mesh Interconnect (CMI):\n‒ Distributed snoop filtering\n 2.2. Core Features\nThe Altra Max core contains a superscalar, pipelined processing unit, along with other functional elements required by servers.  These \nother functions include memory management, cache control, ANSI 128-bit double precision FPU, timers, and debug facilities. Sepa rate \nLevel 1 instruction and data caches are prov ided, with 1 MB Level 2 cache per core. The core connects to a 16 MB System Level C ache \nthrough a high-performance coherent interface.\nAltra Max core features include:• Arm v8.1/v8.2+ architecture compliance, in cluding Statistical Profiling and UDOT/SDOT instructions (as well as all other optio nal \nfeatures other than SVE).\n• Support for EL0 AArch32 (no support for EL1 AArch32)\n• SBSA Level 4 compliance• 48-bit logical and physical addressing supported throughout the system\n• 128 Arm cores with dedicated low-latency per-core 1 MB L2 cache\n‒ Four-wide superscalar aggressive  out-of-order execution CPU\n‒ Dual full-width (128-bit wide) SIMD execution pipes\n‒ 2:1 (a.k.a. MP2) DSU-based connect to Arm switch fabric nodes\n‒ DSU-level Snoop Filter\n‒ ETR-based per-core ETM trace-to-memory\n• Unified “PCP/SoC” switch fabric based on Arm Coherent Mesh Interconnect (CMI)\n‒ CHI.B bus and coherency protocol enhancements\n‒ Efficient bandwidth and request ordering scalability with mesh-based topology\n‒ 32 distributed home nodes and directory-based snoop filters\n‒ Parity protection on transactions across fabric\nDocument Issue 1.00 Ampere Computing Proprietary 9Ampere® Altra® Max Datasheet\nCOMPUTING\n‒ Transport for ETM trace-to-memory traffic, and for PEM (Power Events Monitor) and TSM (Temp Sensors Monitor) data \nupdates-to-PMpro traffic\n◦From locally aggregated 8-core groups (not “clust ers”) of associated trace streams, PEMs, and TSMs\n• Full CPU, I/O, interrupt, and timer virtualization\n• Compliant with GIC v3.0 and GIC v4.0\n• Full set of static and dynamic power management features\n 2.3. L1 Cache Features\n 2.3.1. L1 Data Cache\n• 64 KB, 4-way, set associative data cache with 64-byte cache lines and ECC protection per 32 bits\n• Fully associative L1 data TLB with native support for 4 KB, 16 KB, 64 KB, 2 MB, and 512 MB page sizes\n 2.3.2. L1 Instruction Cache\n• 64 KB, 4-way, set associative\n• Fully associative L1 instruction TLB with native suppor t for 4 KB, 16 KB, 64 KB, 2 MB, and 32 MB page sizes.\n 2.4. L2 Cache Features\nThe L2 cache system services L1 instruction and data cache misses from the CPU core.\nThe L2 cache system includes:\n• An 8-way set associative 1024 KB L2 cache with 64-byte lines and data ECC protection per 64 bits.\n• The DSU interfaces with th e mesh over a 256 bit wide CHI-B compliant interface.\n• SECDED ECC protection for all RAM structures except victim array.\n• Strictly inclusive with L1I and L1D data  caches (I and D hardware coherency).\n• Dynamic biased replacement policy.• Modified Exclusive Shared Invalid (MESI) coherency.\n 2.5. System Level Cache (SLC) Features\nThe 16 MB SLC consists of:• A 16 MB distributed on-chip cache shared between all processors.\n• Memory-side cache for processor evictions providing caching of larger data and instruction structures for overall performance \nenhancements.\n• Mostly exclusive with L2 cache.• 256 bit data buses all around.\n• 16 ways, ECC protected.\nDocument Issue 1.00 Ampere Computing Proprietary 10Ampere® Altra® Max Datasheet\nCOMPUTING\n 2.6. Generic Interrupt Controller (GIC) Features\nThe GIC provides registers for managing interrupt sources, interrupt behavior, and interrupt routing to one or more cores. It s upports:\n• Based on and complies with ARM Generic Interrupt Controller Arch itecture Specification Version 3.0 and 4.0.\n• Multiprocessor environments to support 128 cores.\n• The following interrupt types:\n‒ Locality-specific Peripheral Interrupts (LPIs). These interrupts are generated by a peripheral writing to a memory-mapped \nregister in the GIC-600.\n‒ Shared Peripheral Interrupts (SPIs).\n‒ 16 Private Peripheral Interrupts (PPIs) , that are independent for each core.\n‒ 16 SGIs, that are generated through the GIC CPU interface of a core.\n• Interrupt Translation Service (ITS) which provides device isolation and ID translation for message-based interrupts, allowing virtual \nmachines to program devices directly.\n• Distributed redistributor system that supports better layout.\n• Distributed ITS system which has 8 ITSs for 8 RCs.• Memory-mapped access to all registers.\n• Interrupt masking and prioritization which has 32 priority values with 5 bits for each interrupt.\n• Programmable interrupt routing based on affinity.• Three different interrupt groups, which allow inte rrupts to target different exception levels:\n‒ Group 0.\n‒ Non-secure Group 1.\n‒ Secure Group 1.\n•A  g l o b a l  Disable Security  (DS) bit which allows support for systems with and without security.\n 2.7. System MMU (SMMU)\nThe Altra Max System-level Memory Manageme nt Unit (SMMU) design translates an in put address to an output address. This \ntranslation is based on address mapping and memory attribute information that is available in the internal registers and transl ation \ntables. \nThe SMMU implements the Arm SMMU architecture  version 3.1 (SMMUv3.1), as defined by the Arm System Memory Management \nUnit Architecture Spec ification, SMMU architecture version 3.0  and  version 3.1 .\nThe SMMU provides th e following features:\n• Compliance with the SMMUv3.1 architecture\n• Support for AMBA interfaces• Support for flexible integration\n• Support for high-performance translation\nThe SMMU contains the following key components:\n• Translation Buffer Units (TBUs) that  use TLB to cache translation tables.\n• A Translation Control Unit (TCU) that controls and manages address translations.• Distributed Translation Interface (DTI) interconnect components that connect multiple TBUs to the TCU.\n 2.7.1. Translation Buffer Unit (TBU)\nThe TBU contains Translation Lookaside Buffers  (TLBs) that cache translation tables. Th e MMU-600 implements at least one TBU for \neach connected master, and these TBUs are local to the co rresponding master.\nDocument Issue 1.00 Ampere Computing Proprietary 11Ampere® Altra® Max Datasheet\nCOMPUTING\n 2.7.2. Translation Control Unit (TCU)\nThe TCU controls and manages the address translations. The MMU- 600 implements a single TCU. In MMU-600-based systems, the \nAMBA DTI protocol defines the standa rd for communicating with the TCU.\n 2.7.3. DTI Interconnect\nThe DTI interconnect connects  multiple TBUs to the TCU.\n 2.8. Generic Timer\nGeneric Timer (GT) comprises of two parts:\n• Centralized Counter module that runs continuously at a constant frequency of 25 MHz\n• Per-processor Timer modules\nThe 56-bit Count output of the Counter is distributed to the pe r-processor Timer modules to provide the time base/timer clock t o all \nthe Timers. The 25 MHz clock is  sourced from the TMR_CLK pin.\n 2.9. Watchdog Timer (WDT)\nAltra Max contains two Watchdog Timers (WDT ). One WDT is used for non-secure mode and the other is dedicated for secure mode.\n 2.10. Eight DDR4-3200 SDRAM Memory Controllers\nEight 72-bit DDR4 controllers featuring:\n• Up to DDR4-3200•U p  t o  2 D P C\n• Up to 4 TB of memory\n• Support for x4 and x8, and for 8 Gb and 16 Gb DRAM devices• Support for UDIMMs, RDIMMs, LRDIMMs, and Stacked (3DS) RDIMMs• Support for 1/2/4/6/8 active channels (1 and 2 only for engineering debug/bring-up purposes)\n• Hashed memory interleave across active channels\n• Support for DRAM throttling, i.e. switching quickly to/from reduced frequency DDR operating point(s)• Full RAS features (including JEDEC DDR4 features and symbol-based ECC)\n 2.11. PCI Express (PCIe) Controller\nThe Altra Max processor provides I/O expansion via PCIe Gen4, and features 128 PCIe Gen4 lanes (distributed across eight x16 RC As) \nusing 32 controllers. Four of the RCAs are dual-mode, each supporting either up to x1 6 PCIe or x16 Cache Coherent Interconnect for \nAccelerators (CCIX) lanes. Two of the x16 CCIX controllers can be used to connect two Altra Max processors in a 2P system. When  used \nin a 2P system, these CCIX lanes cannot be used for accelerators. However, in a 2P system, the remaining two x16 PCIe/CCIX cont rollers \ncan each be used for accelerator connectivity  to support external hardware accelerators, such as GPUs, FPGAs, ASICs, and so on.  PCIe/\nCCIX controllers used for accelerators cannot be used for PCIe. The 128 lanes can be configured as PCIe x16 or x8 or x4. A 2P s ystem \nprovides a maximum of 192 PCIe Gen4 lanes. This provides flexib ility for PCIe add-on networking cards up to 200 GbE or more, an d \nstorage expanders or NVMe storage devices, ma king it well suited for big data applications.\n• PCIe Gen1/2/3/4 Root Port Type A (RCA)\n• Support for x16/x8/x4 controller\n• x16 controller supports CCIX ESM 20/25 an d EP mode for chip-to-chip communication\n• Hot-plug support across all controllers\nDocument Issue 1.00 Ampere Computing Proprietary 12Ampere® Altra® Max Datasheet\nCOMPUTING\n• Supports SRIS, SRNS, common clock\n• AER supported\n• ARI Forwarding supported\n• ACS supported• Vendor Specific extended capability as part of RAS debug and analysis feature\n• ECAM support \n• DTI interface to support ATS (Address Translation Service)• Supports L0, L0s, L1, and L2 power management states\n• SMMU v3.1\n• ECRC support• Arm SBSA version 4.0 compliant\n• Compliant with PCI Express Base Specification 4.0 v1.0 \n• Integrated PCIe Gen4 PHY using PIPE v4.4.1• Support CXS (CCIX stream interface) for CCIX\n• RAM ECC protection\n• Extensive debug and analysis feature as part of RAS\nTable 2  lists the bifurcation configurations of the PCIe controllers supported by each RCA per the PC Ie lane order (refer to the \ndescription for the PCIe signals in Table 7 on page 54  for details).\nThus, root complex A[0:3] and A[4:7] provide a maximum of 32 controllers operating at x4.\nNote: Altra Max does not support the x4[L0:L3], x4[L4:L7], x8[L8:L15] bifurcation configuration.\nIn a 1P system, each RCA provides four controllers with bifurc ation support down to x4. With eight RCAs, Altra Max provides a \nmaximum of 128 lanes via 32 PCIe Gen4 controllers operating at x4.\nIn a 2P system, two of the RCAs on each pr ocessor are used to  interconnect the two sockets. Th e twelve available RCAs on the sy stem \nprovide a maximum of 192 lanes via 48 PC Ie Gen4 controllers  operating at x4.\n 2.11.1. Supported Maximum Payload Sizes (MPS)\nAltra Max has different Maximum Payload Sizes (MPS) for different root ports. Root ports with a maximum width of x16 and x8 hav e an \nMPS of 512B. Root ports with a maximum width of x4 have an MPS of 256B. This is fixed in hardware and cannot be configured any \nlarger. Root ports can always be configured with a smaller MPS.Table 2: Supported Bifurcation Options for PCIe Root Complex A\nBIFURCATION \nOPTIONLANE ORDER\nDESCRIPTION\nL0 L3 L4 L7 L8 L11 L12 L15\n0 x16 One dual-mode x16 PCIe Gen4/ESM controller1 x8 x8 Two Root Port (RP) mode x8 PCIe controllers2x 8x 4 x 4 One x8 and two x4 PCIe controllers\n3x 4x 4x 4x 4 F o u r  R P  m o d e  x 4  P C I e  c o n t r o l l e r s\nDocument Issue 1.00 Ampere Computing Proprietary 13Ampere® Altra® Max Datasheet\nCOMPUTING\nTable 3  summarizes the MPS sizes for x4, x8, and x16 root ports on Altra Max.\n 2.12. System Control Processors (SMpro and PMpro)\n 2.12.1. SMpro Features\nThe SMpro contains a bootstrap and I2C controller that interfaces to an external I2C device running at a default frequency of 400 kHz. \nThis I2C1 is private to SMpro and is thus neither visible to  nor accessible by others. The SMpro features include:\n•A r m  C o r t e x - M 3  p r o c e s s o r• Maximum core frequency of 400 MHz\n• Local instruction/data RAM:\n‒ Total 256KB I-RAM pin-strap selectab le 64/128/192 KB, remainder D-RAM.\n‒ I-RAM and D-RAM accesses are always zero wait-state.\n•N o  c a c h e\n• AHB-Lite processor interfaces\n•1 . 2 5  D M I P s / M H z\n• 3-stage pipeline• Debug/Trace support\n• 32 external interrupts\n• 4 bits of priority• Implements logic for asserting side band signal S/NS (Secure/No t Secure) if the access is to a secure memory address range \n(specified in a set of four BARs).\n• Implements 4 address mappers from the local 32b AHB bus to the 42b address width of the I/O fabric.\n• SMpro also handles:\n‒ BMC interface\n‒ Error handling\n‒ Interface with CPUs/PMpro (Door bell interrupts, messaging etc.)\n‒ System booting (supporting different boot modes)\n‒ Power fail detection\n 2.12.2. PMpro Features\nThe PMpro features include:\n•A r m  C o r t e x - M 3  p r o c e s s o r• Provides SoC power management\n• Interfaces to the IOF interconnect \n• Contains 256 KB RAM configurable in 64 KB increments as I-RAM or D-RAM\n• Contains one I\n2C controller (master and slave capability) with SMBus 3.0 and PMBus 1.3 capabilityTable 3: Supported MPS Sizes for PCIe Root Ports\nROOT PORT MAXIMUM PAYLOAD SIZE (MPS)\nx16, x8 512Bx4 256B\nDocument Issue 1.00 Ampere Computing Proprietary 14Ampere® Altra® Max Datasheet\nCOMPUTING\n•N o  c a c h e\n• Provides doorbells to communicate with SMpro and CPUs: 2 sets of 9 doorbells (secure and non-secure)\n• Capability to generate secure and non-secure tran sactions towards the system memory via the mappers\n• PMpro is always considered as a secure element• PCP PLL control registers: there are two sets of control regist ers for the PLLs in the PCP . On e set controls the PCP PLL (cloc k source \nfor CMN mesh fabric) and the other set controls all of the QCPU P LLs (there is one PLL for 4 cores; all QCPU PLLs share the sam e set \nof control registers). These registers are located in PMpro (requiring PMpro to be brought out of a hardware reset before the C PUs \ncan be brought up).\n• LPI Request hardware logic to facilitate software requesting core or system power state.\n• PMpro also handles:\n‒ All sensor logic\n‒ Die temperature control\n‒ Dynamic voltage and frequency scaling (DVFS)\n‒ ACPI interface and logic\n 2.13. Low-Speed Interfaces\nThe AHBC block hosts the low speed peri pherals and interfaces to the system  I/O fabric via a 32-bit AHB bus.\n 2.13.1. I2C Interface\n• Contains nine I2C controllers up to 1 MHz which can be a master or slave (statically).\n‒ All I2C ports are SMBus 3.0 and PMBus 1.3 capable but without AVSBus support.\n‒ Note that only I2C ports [I2C2:I2C10] that belong to the AHBC block support multi-master. I2C0 and I2C1 belong to PMpro and \nSMpro blocks and hence do not fully support multi-master .\nThe AHBC block integrates nine I2C controllers that support SMBus. These controllers reside on the internal APB bus.\nEach I2C controller can be configured as either a Master or a Slave. In addition to the I2C clock and data I/O pins, SCL and SDA, each I2C \nbus also has an associated SMBus active low PMALERT_N I/O pin. When an I2C controller is configured as  a master, the associated \nPMALERT_N I/O pin must be tri-stated and en abled onto one of the internal  SPI type interrup ts. When configured  as a slave, the \nPMALERT_N I/O pin can be asserted LOW by softwa re to cause an interr upt to the external I2C master.\nThe I2C logic provides one configuration register and one status regist er plus interrupt mask register  and one interrupt status regis ter \nto support the SMBu s ALERT I/O pins.\n 2.13.2. Quad Serial Peripheral Interface (QSPI)\n• Contains two QSPI up to 33 MHz for SPI flash and TPM connectivity\n• No memory-mapped mode is supported as there is no intention to execute code directly from NOR flash.\n 2.13.3. UART\n• Contains five PL011 UART configurations:\n‒ One 4-pin UART – for BMC interface (UART0)\n‒ Four 2-pin UARTs – for SMpro, PMpro, EL3 and operating system/hypervisor consoles\n‒ No functional I/O sharing among the 5 UARTs. All ports have dedicated I/Os.\n‒ UART4_S is a secure target\nThe AHBC block integrates five UA RTs on the internal APB bus. Four of the UARTs,  UART1 – UART4, implement a simple two wire \ntransmit and receive interface. The UART0 instance supports a four wire interface with an option to select the control pair as RTS/CTS \nDocument Issue 1.00 Ampere Computing Proprietary 15Ampere® Altra® Max Datasheet\nCOMPUTING\nor DTR/DSR via the UART_MODE_ SEL configuration register.\nThe UART ports on Altra Max are configured as per the mapping listed in Table 4 .\n 2.13.4. Timers\n• Contains timers per Arm specifications\n• Altra Max supports four timer frames (CNTBaseN) and two control bases (CNTCTLBase).\n 2.13.5. General Purpose I/Os (GPIOs)\n• Contains three sets of 8 GPIOs with interrupt capability. Each se t (GPIO0-7, GPIO8-15 or GPIO16-23) can be configured as secur e or \nnon-secure. The GPIOs can be configured:\n‒ As inputs in which the pin value is read through registers, or\n‒ As outputs in which the output value and output enable of the pad are controlled through registers.\nNote : To mimic an open drain output, software can set the output  value to ‘0’ and drive the output enable when required to \ndrive a ‘0’ or tri-state the pad when required to drive a ‘1’ (a pull-up on the board is needed in this case). \n‒ When configured as an input, the GPIO can be configured to support external interrupt. The polarity is configurable. Interrupts  \nare routed to GIC, SMpro and PMpro. The interrupt must be enabled at one of the three destinations. \n 2.13.6. General Purpose Inputs (GPIs)\n• Contains 8 GPIs (General Purpose Inputs) wi th no interrupt capability in the non-secure world. The si gnal states must be reada ble \nby software via a read-only register. These 8 GPIs cannot route external interrupts to GIC/SMpro/PMpro and cannot be configured  \nas outputs.\n 2.13.7. JTAG\nAltra Max provides four JTAG debug interfaces in two categories:\n• SoC debug/test:\n‒ SoC Test Access Port (TAP): Used for manufacturing and RMA testing\n• System debug:\n‒ System DAP: Used to debug Altra Max processors, caches, and CMI\n‒ SMpro DAP: Used to debug the SMpro ROM and firmware\n‒ PMpro DAP: Used to debug PMpro firmware\nRefer to the DAP JTAG subsection in Table 7 on page 54  for details on the implementation of the DAP interface.Table 4: UART Assignment\nUART PORT SOCKET DESCRIPTION NOTES\nUART_0 Master UEFI main console with Serial over LAN (SoL) Non-secure main console for UEFI (and the OS)UART_1 Master SCP console Recommended for SoLUART_2 Master Debugger console Debugger console (required for Windows server)\nUART_4 Master Secure world console (with SoL) Secure world consoleUART_1 Slave SCP console Recommended for SoL\nDocument Issue 1.00 Ampere Computing Proprietary 16Ampere® Altra® Max Datasheet\nCOMPUTING\n3. Mechanical Data and Package Marking\nFigure 1: Altra Max 77.080 mm × 67.000 mm 4926-Pin F lip Chip Land Grid Array (FCLGA) Mechanical Data\n\x03ϰ͘ϲϱ\x03\x03ϰ͘ϲϱ\x03\x03\x18\x03͗\x03ϳϳ͘ϬϴцϬ͘Ϭϳ\x03\n\x03\x1c\x03͗\x03ϲϳ͘ϬϬцϬ͘Ϭϳ\x03\x03Ϯϱ͘ϬϬ\x03\n\x03ϳϰ͘ϱϬцϬ͘ϭ\x03\x03ϲϰ͘ϰϬцϬ͘ϭϬ\x03ϯy\x03Zϭ͘ϬϬ\nEK\x03\x12,\x04D&\x1cZ\n\x03Ϯϱ͘ϬϬ\x03\x03)\x03\x1d\x03\x14\x16\x11\x18\x17\x03\x03)\x14\x03\x1d\x03\x19\x16\x11\x18\x17\x03\n$\x04ϭ\x03W/E\nW\x04\x18\x03\x12KZE\x1cZ\n\x03\x04\x03͗\x03ϰ͘ϰϭ\x03\n\x03Ϯ͘ϰϯцϬ͘Ϭϱ\x03\x03\x04ϭ\x03͗\x03ϭ͘ϵϳϱцϬ͘ϭϵϳ\x03\n\x03Ϯϭ͘ϬϬ\x03\n\x03ϭϬ͘ϮϬ\x03\x03\x1cϭ\x03͗\x03ϲϯ͘ϬϬ\x03\x03\x18ϭ\x03͗\x03ϳϯ͘Ϭϴ\x03\n\x03Ő\x03͗\x03ϭ͘ϬϬ\x03\n\x03Ĩ\x03͗\x03Ϭ͘ϱϬ\x03\n\x03ϭ͘ϬϬ\x03\x03Ğ\x03͗\x03Ϭ͘ϴϳ\x03\x03Ś\x03͗\x03ϭ͘ϳϯ\x03\n%$\x14\x033,1\x033$'\x03\n&251(5\n\x14\x11&20321(17\x03$5($\n\x15\x14\x03;\x03\x14\x13\x11\x15\x0300\n0$;\x03+(,*+7\x03\x13\x11\x16\x1b\x0300\n)520\x036($7,1*\x033/$1(\n^\x1c\x04d/E'\x03W>\x04E\x1c\x12h\x03,\x1c\x04d\x03^WZ\x1c\x04\x18\x1cZ\n\x03Zϭ͘ϬϬ\x03\n\x03Ϭ͘ϭϱ\x03\n\x03ϭ͘ϯϬ\x03\n'(7$,/\x03$\n6&$/(\x03\x16\x03\x1d\x03\x14\x03\x17;\x035\x13\x11\x16\x14\x03\x03\x13\x11\x1a\x16\x03\n'(7$,/\x03%\n6&$/(\x03\x17\x03\x1d\x03\x14^K>\x18\x1cZD\x04^<\x03^/\x7f\x1c\n͗\x03Ϭ͘ϴϳ\x03ǆ\x03Ϭ͘ϳϯ\x04\n\x12\n\x1c\n'\n:\n>\nE\nZ\nh\nt\n\x04\x04\n\x04\x12\n\x04\x1c\n\x04'\n\x04:\n\x04>\n\x04E\n\x04Z\n\x04h\n\x04t\n\x11\x04\n\x11\x12\n\x11\x1c\n\x11'\n\x11:\n\x11>\n\x11E\n\x11Z\n\x11h\n\x11t\n\x12\x04\n\x12\x12\n\x12\x18\n\x12&\n\x12,\n\x12<\n\x12D\n\x12W\n\x12d\n\x12s\n\x12z\n\x18\x11\n\x18\x18\n\x18&\n\x18,\n\x18<\n\x18D\n\x18W\n\x18d\n\x18s\n\x18z\n\x1c\x11\n\x1c\x18\n\x1c&\n\x1c,\n\x1c<\n\x1cD\n\x1cW\n\x1cd\n\x1cs\n\x1cz\n&\x11\n&\x18\n&&\x12\x1c\n\x12'\n\x12:\n\x12>\n\x12E\n\x12Z\n\x12h\n\x12t\n\x18\x04\n\x18\x12\n\x18\x1c\n\x18'\n\x18:\n\x18>\n\x18E\n\x18Z\n\x18h\n\x18t\n\x1c\x04\n\x1c\x12\n\x1c\x1c\n\x1c'\n\x1c:\n\x1c>\n\x1cE\n\x1cZ\n\x1ch\n\x1ct\n&\x04\n&\x12\n&\x1c\x11\n\x18\n&\n,\n<\nD\nW\nd\ns\nz\n\x04\x11\n\x04\x18\x03\n\x04&\n\x04,\n\x04<\n\x04D\n\x04W\n\x04d\n\x04s\n\x04z\n\x11\x11\n\x11\x18\n\x11&\n\x11,\n\x11<\n\x11D\n\x11W\n\x11d\n\x11s\n\x11z\n\x12\x11ϴϰ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϴϮ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϴϬ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϳϴ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϳϲ\x03\x03\x03\x03\x03 \x03\x03\x03\x03\x03\x03\x03ϳϰ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϳϮ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϳϬ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϲϴ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϲϲ \x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϲϰ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϲϮ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϲϬ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϱϴ\x03\x03\x03\x03\x03\x03\x03\x03 \x03\x03\x03\x03ϱϲ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϱϰ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϱϮ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϱϬ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϰϴ\x03\x03 \x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϰϲ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϰϰ\nϴϯ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϴϭ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϳϵ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϳϳ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϳϱ\x03\x03\x03\x03\x03 \x03\x03\x03\x03\x03\x03\x03ϳϯ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϳϭ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϲϵ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϲϳ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϲϱ \x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϲϯ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϲϭ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϱϵ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϱϳ\x03\x03\x03\x03\x03\x03\x03\x03 \x03\x03\x03\x03ϱϱ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϱϯ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϱϭ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϰϵ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϰϳ\x03\x03 \x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϰϱ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϰϯ ϰϭ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϯϵ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϯϳ\x03\x03\x03\x03\x03\x03\x03 \x03\x03\x03\x03\x03ϯϱ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϯϯ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϯϭ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03Ϯϵ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03Ϯϳ\x03\x03 \x03\x03\x03\x03\x03\x03\x03\x03\x03\x03Ϯϱ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03Ϯϯ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03Ϯϭ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϭϵ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03 \x03ϭϳ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϭϱ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϭϯ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϭϭ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϵ\x03\x03\x03\x03 \x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϳ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϱ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϯ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϭϰϮ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϰϬ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϯϴ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϯϲ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϯϰ\x03\x03\x03\x03\x03\x03 \x03\x03\x03\x03\x03ϯϮ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϯϬ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03Ϯϴ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03Ϯϲ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03Ϯϰ\x03 \x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϮϮ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϮϬ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϭϴ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϭϲ\x03\x03\x03\x03\x03\x03\x03\x03\x03 \x03\x03\x03ϭϰ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϭϮ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϭϬ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϴ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϲ\x03 \x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03ϰ\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03\x03Ϯ723\x039,(:\n6,'(\x039,(:%27720\x039,(:\n127(\x1d\x03/$1'\x036,'(\x03&$36\x03,1\x03 \x14\x11&20321(17\x03$5($\x03352758'(\n287:$5'6\x03)520\x037+(\x036($7,1*\x033/$1(\x0f\x030$;\x03&$3\x03+(,*+7\x03 \x03\x13\x11\x16\x1b\x13006<0%2/0,//,0(7(56127(0,1\x11 120\x11 0$;\x11\n$\x10\x17\x11\x17\x14 \x17\x11\x19\x1a\n$\x14\x14\x11\x1a\x1a\x1b \x14\x11\x1c\x1a\x18 \x15\x11\x14\x1a\x15\n'\x1a\x1a\x11\x13\x14 \x1a\x1a\x11\x13\x1b \x1a\x1a\x11\x14\x18\n(\x19\x19\x11\x1c\x16 \x19\x1a\x11\x13\x13\x13 \x19\x1a\x11\x13\x1a\n'\x14 \x10\x1a\x16\x11\x13\x1b\x13 \x10\n(\x14 \x19\x16\x11\x13\x13\x13\n) \x14\x16\x11\x18\x17\n)\x14 \x19\x16\x11\x18\x17\nH \x13\x11\x1b\x1a\x03%$6,&\nI \x13\x11\x18\x13\x03%$6,&\nJ \x14\x11\x13\x13\x03%$6,&\nK \x14\x11\x1a\x17\x03%$6,&hE>\x1c^^\x03Kd,\x1cZt/^\x1c\x03\n^W\x1c\x12/&/\x1c\x18͗\x03 \x18/D\x1cE^/KE^\x03\n\x04Z\x1c\x03/E\x03D/>>/D\x1cd\x1cZ^\ndK>\x1cZ\x04E\x12\x1c^͗\n>/E\x1c\x04Z͗\x03\ny͘yϬ͘ϭ\ny͘yy\x03Ϭ͘Ϭϱ\ny͘yyyϬ͘ϬϯϬ\x03\n\x04E'h>\x04Z͗\x03 ϭ\nDocument Issue 1.00 Ampere Computing Proprietary 17Ampere® Altra® Max Datasheet\nCOMPUTING\nFigure 2: Altra Max Package Marking\nNotch Indicates \nPin A1 Location\nM128-30\nYYWW ES\ne4\nFirst Line: Ampere Computing logo\nSecond Line: Ampere Computing Product NameThird Line: Ampere Computing Part Number and Speed GradeFourth Line: M: Mask Protection Symbol (fixed) and Date Code YY: Year Date Code of Assembly\nWW: Work Week Date Code of Assembly\nFifth Line: XXXXXX-xxx: 9 Digits Am pere Computing Lot Code (Variable)\nSixth Line: \uf072: ESD Symbol (fixed) and Country of Origin\nSeventh Line: Ordering Code and RoHS SymbolFor more information, see “Device Ordering Information” on page 7\n.M\nXXXXXX-xxx\nKOREA\nAC-212825000Altra Max™\nDocument Issue 1.00 Ampere Computing Proprietary 18Ampere® Altra® Max Datasheet\nCOMPUTING\n4. Pin Assignment — Sorted by Pin Number\nTable 5  lists the Altra Max pins  sorted by pin number. Note that only the default signal name is shown for each pin (ball).\nNote: This table does not list the depopulated pins on the package.\nTable 5: Pin Assignment – Sorted by Pin Number (Sheet 1 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nA5 VSS A69 VSS B54 DDR4_DATA_67 C37 DDR4_CLK_0_N\nA7 VSS A71 VSS B56 DDR4_DSTR_8_P C39 DDR4_CLK_1_N\nA9 VSS A73 VSS B58 DDR4_DATA_65 C41 DDR4_CLK_2_N\nA11 VSS A75 VSS B60 DDR4_DATA_27 C43 DDR4_ADDR_2A13 VSS A77 VSS B62 DDR4_DSTR_3_P C45 DDR4_ADDR_5\nA15 VSS A79 VSS B64 DDR4_DATA_25 C47 DDR4_ADDR_11\nA17 VSS A81 VSS B66 DDR4_DATA_19 C49 DDR4_BG_1A19 VSS B4 DDR4_DSTR_16_N B68 DDR4_DSTR_2_P C51 DDR4_CKE_2A21 VSS B6 DDR4_DATA_61 B70 DDR4_DATA_17 C53 VSS\nA23 VSS B8 DDR4_DATA_55 B72 DDR4_DATA_11 C55 DDR4_DATA_66\nA25 VSS B10 DDR4_DSTR_15_N B74 DDR 4_DSTR_1_P C57 DDR4_DSTR_8_N\nA27 VDDQ_DDR4567 B12 DDR4_DATA_53 B 76 DDR4_DATA_9 C59 DDR4_DATA_64\nA29 VSS B14 DDR4_DATA_47 B78 DDR4_DATA_3 C61 DDR4_DATA_26\nA31 VDDQ_DDR4567 B16 DDR4_DSTR_14_N B 80 DDR4_DSTR_0_P C63 DDR4_DSTR_3_N\nA33 VSS B18 DDR4_DATA_45 B82 DDR4_DATA_1 C65 DDR4_DATA_24\nA35 VDDQ_DDR4567 B20 DDR4_DATA_39 C 3 DDR4_DATA_62 C67 DDR4_DATA_18\nA37 VSS B22 DDR4_DSTR_13_N C5 DDR 4_DSTR_16_P C69 DDR4_DSTR_2_N\nA39 VDDQ_DDR4567 B24 DDR4_DATA_37 C 7 DDR4_DATA_60 C71 DDR4_DATA_16\nA41 VSS B26 DDR4_ATB0 C9 DDR4_DATA_54 C73 DDR4_DATA_10\nA43 VSS B28 DDR4_ODT_3 C11 DDR4_DSTR_15_P C75 DDR4_DSTR_1_NA45 VSS B30 DDR4_CS_N_1 C13 DDR4_DATA_52 C77 DDR4_DATA_8\nA47 VDDQ_DDR4567 B32 DDR4_ODT_0 C 15 DDR4_DATA_46 C79 DDR4_DATA_2\nA49 VSS B34 DDR4_ADDR_16_RAS_N C17 DDR4_DSTR_14_P C81 DDR4_DSTR_0_N\nA51 VDDQ_DDR4567 B36 DDR4_ADDR_0 C19 DDR4_DATA_44 C83 DDR4_DATA_0\nA53 VSS B38 DDR4_CLK_0_P C21 DDR4_DATA_38 D2 VSS\nA55 VSS B40 DDR4_CLK_1_P C23 DDR4_DSTR_13_P D4 VSSA57 VSS B42 DDR4_CLK_2_P C25 DDR4_DATA_36 D6 VSS\nA59 VSS B44 DDR4_ADDR_1 C27 DDR4_ODT_1 D8 VSS\nA61 VSS B46 DDR4_ADDR_6 C29 DDR4_CS_N_3 D10 VSSA63 VSS B48 DDR4_ADDR_9 C31 DDR4_ADDR_15_CAS_N D12 VSS\nA65 VSS B50 DDR4_BG_0 C33 DDR4_CS_N_0 D14 VSS\nA67 VSS B52 DDR4_CKE_3 C35 DDR4_BA_1 D16 VSS\nDocument Issue 1.00 Ampere Computing Proprietary 19Ampere® Altra® Max Datasheet\nCOMPUTING\nD18 VSS E5 DDR4_DSTR_7_N E77 DDR 4_DATA_12 F66 DDR4_DATA_23\nD20 VSS E7 DDR4_DATA_56 E79 DDR4_DATA_6 F68 DDR4_DSTR_11_N\nD22 VSS E9 DDR4_DATA_50 E81 DDR 4_DSTR_9_P F70 DDR4_DATA_21\nD24 VSS E11 DDR4_DSTR_6_N E83 DDR4_DATA_5 F72 DDR4_DATA_15D26 VSS E13 DDR4_DATA_48 F2 DDR 4_DATA_59 F74 DDR4_DSTR_10_N\nD28 VDDQ_DDR4567 E15 DDR4_DATA_42 F 4 DDR4_DSTR_7_P F76 DDR4_DATA_13\nD30 VDDQ_DDR4567 E17 DDR4_DSTR_5_N F6 DDR4_DATA_57 F78 DDR4_DATA_7D32 VDDQ_DDR4567 E19 DDR4_DATA_40 F8 DDR4_DATA_51 F80 DDR4_DSTR_9_N\nD34 VDDQ_DDR4567 E21 DDR4_DATA_34 F10 DDR4_DSTR_6_P F82 DDR4_DATA_4\nD36 VDDQ_DDR4567 E23 DDR4_DSTR_4_N F12 DDR4_DATA_49 F84 VSSD38 VDDQ_DDR4567 E25 DDR4_DATA_32 F14 DDR4_DATA_43 G1 VSSD40 VDDQ_DDR4567 E27 DDR4_CI D_0 F16 DDR4_DSTR_5_P G3 VSS\nD42 VDDQ_DDR4567 E29 DDR4_CI D_2 F18 DDR4_DATA_41 G5 VSS\nD44 VDDQ_DDR4567 E31 DDR4_ADDR_13 F20 DDR4_DATA_35 G7 VSSD46 VDDQ_DDR4567 E33 DDR4_CS_N_2 F22 DDR4_DSTR_4_P G9 VSS\nD48 VDDQ_DDR4567 E35 DDR4_ADDR _10 F24 DDR4_DATA_33 G11 VSS\nD50 VDDQ_DDR4567 E37 DDR4_PAR F26 DDR4_ATB1 G13 VSSD52 VDDQ_DDR4567 E39 VDDQ_DDR 4567 F28 DDR4_CID_1 G15 VSS\nD54 VSS E41 DDR4_CLK_3_N F 30 DDR4_ADDR_17 G17 VSS\nD56 VSS E43 DDR4_ADDR_3 F32 DDR4_ODT_2 G19 VSSD58 VSS E45 DDR4_ADDR_8 F34 DDR4_ADDR_14_WE_N G21 VSS\nD60 VSS E47 DDR4_ADDR_12 F36 DDR4_BA_0 G23 VSS\nD62 VSS E49 DDR4_ACT_N F38 VSS G25 VSSD64 VSS E51 DDR4_CKE_1 F40 VDDQ_DDR4567 G27 VDDQ_DDR4567\nD66 VSS E53 VSS F42 DDR4_CLK_3_P G29 VSS\nD68 VSS E55 DDR4_DATA_70 F44 DDR4_ADDR_4 G31 VDDQ_DDR4567D70 VSS E57 DDR4_DSTR_17_P F46 DDR4_ADDR_7 G33 VSS\nD72 VSS E59 DDR4_DATA_68 F48 DDR4_ALERT_N G35 VDDQ_DDR4567\nD74 VSS E61 DDR4_DATA_3 0 F50 DDR4_CKE_0 G37 VSS\nD76 VSS E63 DDR4_DSTR_12_P F52 DDR4_RESETN G39 VDDQ_DDR4567\nD78 VSS E65 DDR4_DATA_28 F54 DDR4_DATA_71 G41 VSS\nD80 VSS E67 DDR4_DATA_22 F56 DDR4_DSTR_17_N G43 VSSD82 VSS E69 DDR4_DSTR_11_P F58 DDR4_DATA_69 G45 VSS\nD84 VSS E71 DDR4_DATA_20 F60 DDR4_DATA_31 G47 VDDQ_DDR4567\nE1 DDR4_DATA_63 E73 DDR4_DATA_14 F62 DDR4_DSTR_12_N G49 VSSE3 DDR4_DATA_58 E75 DDR4_DSTR_10_ P F64 DDR4_DATA_29 G51 VDDQ_DDR4567Table 5: Pin Assignment – Sorted by Pin Number (Sheet 2 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 20Ampere® Altra® Max Datasheet\nCOMPUTING\nG53 VSS H42 VSS J29 DDR5_ADDR_17 K18 DDR5_DATA_40\nG55 VSS H44 VDDQ_DDR4567 J31 DDR5_ODT_2 K20 DDR5_DATA_34\nG57 VSS H46 VDDQ_DDR4567 J33 DDR5_A DDR_14_WE_N K22 DDR5_DSTR_13_N\nG59 VSS H48 VDDQ_DDR4567 J35 DDR5_BA_0 K24 DDR5_DATA_32G61 VSS H50 VDDQ_DDR4567 J37 DDR5_CLK_0_N K26 DDR5_ATB0\nG63 VSS H52 VDDQ_DDR4567 J39 DDR5_CLK_2_N K28 DDR5_ODT_3\nG65 VSS H54 VSS J41 VDDQ_DDR4567 K30 DDR5_CS_N_1G67 VSS H56 VSS J43 DDR5_ADDR_2 K32 DDR5_ODT_0\nG69 VSS H58 VSS J45 DDR5_ADDR_5 K34 DDR5_ADDR_16_RAS_N\nG71 VSS H60 VSS J47 DDR5_ADDR_11 K36 DDR5_ADDR_0G73 VSS H62 VSS J49 DDR5_BG_1 K38 DDR5_CLK_0_PG75 VSS H64 VSS J51 DDR5_ CKE_2 K40 DDR5_CLK_2_P\nG77 VSS H66 VSS J53 VSS K42 VDDQ_DDR4567\nG79 VSS H68 VSS J55 DDR5_DATA_71 K44 DDR5_ADDR_3G81 VSS H70 VSS J57 DDR5_DSTR_8_N K46 DDR5_ADDR_8\nG83 VSS H72 VSS J59 DDR5_DATA_69 K48 DDR5_ADDR_12\nH2 VSS H74 VSS J61 DDR5_DATA_31 K50 DDR5_ACT_NH4 VSS H76 VSS J63 DDR5_DSTR_3_N K52 DDR5_CKE_1\nH6 VSS H78 VSS J65 DDR5_DATA_29 K54 DDR5_DATA_67\nH8 VSS H80 VSS J67 DDR5_DATA_23 K56 DDR5_DSTR_8_P\nH10 VSS H82 VSS J69 DDR5_DSTR_2_N K58 DDR5_DATA_65\nH12 VSS H84 VSS J71 DDR5_DATA_21 K60 DDR5_DATA_27\nH14 VSS J1 VSS J73 DDR5_DATA_15 K62 DDR5_DSTR_3_PH16 VSS J3 DDR5_DATA_62 J75 DDR 5_DSTR_1_N K64 DDR5_DATA_25\nH18 VSS J5 DDR5_DSTR_16_P J77 DDR5_DATA_13 K66 DDR5_DATA_19\nH20 VSS J7 DDR5_DATA_60 J79 DDR5_DATA_7 K68 DDR5_DSTR_2_PH22 VSS J9 DDR5_DATA_54 J81 DDR 5_DSTR_0_N K70 DDR5_DATA_17\nH24 VSS J11 DDR5_DSTR_15_P J83 DDR5_DATA_1 K72 DDR5_DATA_11\nH26 VSS J13 DDR5_DATA_52 K2 DDR5_DATA_63 K74 DDR5_DSTR_1_PH28 VDDQ_DDR4567 J15 DDR5_DATA_46 K4 DDR5_DSTR_16_N K76 DDR5_DATA_9\nH30 VDDQ_DDR4567 J17 DDR5_DSTR_14_P K6 DDR5_DATA_56 K78 DDR5_DATA_3\nH32 VDDQ_DDR4567 J19 DDR5_DATA_44 K8 DDR5_DATA_50 K80 DDR5_DSTR_0_PH34 VDDQ_DDR4567 J21 DDR5_DATA_38 K10 DDR5_DSTR_15_N K82 DDR5_DATA_0\nH36 VDDQ_DDR4567 J23 DDR5_DSTR _13_P K12 DDR5_DATA_48 K84 VSS\nH38 VDDQ_DDR4567 J25 DDR5_DATA_36 K14 DDR5_DATA_42 L1 VSSH40 VDDQ_DDR4567 J27 DDR5_CID_1 K16 DDR5_DSTR_14_N L3 VSSTable 5: Pin Assignment – Sorted by Pin Number (Sheet 3 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 21Ampere® Altra® Max Datasheet\nCOMPUTING\nL5 VSS L77 VSS M66 DDR5_DATA_18 N53 VSS\nL7 VSS L79 VSS M68 DDR5_DSTR_11_N N55 DDR5_DATA_70\nL9 VSS L81 VSS M70 DDR5_DATA_16 N57 DDR5_DSTR_17_P\nL11 VSS L83 VSS M72 DDR5_DATA_10 N59 DDR5_DATA_68L13 VSS M2 DDR5_DATA_58 M74 DDR5_DSTR_10_N N61 DDR5_DATA_30\nL15 VSS M4 DDR5_DSTR_7_P M76 DDR 5_DATA_8 N63 DDR5_DSTR_12_P\nL17 VSS M6 DDR5_DATA_57 M78 DDR5_DATA_2 N65 DDR5_DATA_28L19 VSS M8 DDR5_DATA_51 M80 DDR5_DSTR_9_N N67 DDR5_DATA_22\nL21 VSS M10 DDR5_DSTR_6_P M82 DDR5_DATA_5 N69 DDR5_DSTR_11_P\nL23 VSS M12 DDR5_DATA_49 M84 VSS N71 DDR5_DATA_20L25 VSS M14 DDR5_DATA_43 N1 VSS N73 DDR5_DATA_14L27 VDDQ_DDR4567 M16 DDR5_DSTR_5_P N3 DDR5_DATA_59 N75 DDR5_DSTR_10_P\nL29 VDDQ_DDR4567 M18 DDR5_DATA_41 N5 DDR5_DSTR_7_N N77 DDR5_DATA_12\nL31 VDDQ_DDR4567 M20 DDR5_DATA_3 5 N7 DDR5_DATA_61 N79 DDR5_DATA_6\nL33 VDDQ_DDR4567 M22 DDR5_DSTR_4_P N9 DDR5_DATA_55 N81 DDR5_DSTR_9_P\nL35 VDDQ_DDR4567 M24 DDR5_DATA_33 N11 DDR5_DSTR_6_N N83 DDR5_DATA_4\nL37 VDDQ_DDR4567 M26 DDR5_ATB1 N13 DDR5_DATA_53 P2 VSSL39 VDDQ_DDR4567 M28 DDR5_OD T_1 N15 DDR5_DATA_47 P4 VSS\nL41 VDDQ_DDR4567 M30 DDR5_CS_N _3 N17 DDR5_DSTR_5_N P6 VSS\nL43 VDDQ_DDR4567 M32 DDR5_ADDR_ 15_CAS_N N19 DDR5_DATA_45 P8 VSS\nL45 VDDQ_DDR4567 M34 DDR5_CS_N _0 N21 DDR5_DATA_39 P10 VSS\nL47 VDDQ_DDR4567 M36 DDR5_BA_1 N23 DDR5_DSTR_4_N P12 VSS\nL49 VDDQ_DDR4567 M38 DDR5_CLK_ 1_N N25 DDR5_DATA_37 P14 VSS\nL51 VDDQ_DDR4567 M40 DDR5_CL K_3_N N27 DDR5_ CID_0 P16 VSS\nL53 VSS M42 VDDQ_DDR4567 N29 DDR5_CID_2 P18 VSS\nL55 VSS M44 DDR5_ADDR_4 N31 DDR5_ADDR_13 P20 VSSL57 VSS M46 DDR5_ADDR_7 N33 DDR5_CS_N_2 P22 VSS\nL59 VSS M48 DDR5_ALERT_N N35 DDR5_ADDR_10 P24 VSS\nL61 VSS M50 DDR5_CKE_0 N37 DDR5_PAR P26 VSSL63 VSS M52 DDR5_RESETN N39 DDR 5_CLK_1_P P28 VDDQ_DDR4567\nL65 VSS M54 DDR5_DATA_66 N41 DDR 5_CLK_3_P P30 VDDQ_DDR4567\nL67 VSS M56 DDR5_DSTR_17_N N43 DDR5_ADDR_1 P32 VDDQ_DDR4567L69 VSS M58 DDR5_DATA_64 N45 DDR5_ADDR_6 P34 VDDQ_DDR4567\nL71 VSS M60 DDR5_DATA_26 N47 DDR5_ADDR_9 P36 VDDQ_DDR4567\nL73 VSS M62 DDR5_DSTR_12_N N49 DDR5_BG_0 P38 VDDQ_DDR4567L75 VSS M64 DDR5_DATA_24 N51 DDR5_CKE_3 P40 VDDQ_DDR4567Table 5: Pin Assignment – Sorted by Pin Number (Sheet 4 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 22Ampere® Altra® Max Datasheet\nCOMPUTING\nP42 VSS R29 VSS T18 DDR6_DATA_40 U5 DDR6_DSTR_16_P\nP44 VDDQ_DDR4567 R31 VDDQ_DDR4567 T2 0 DDR6_DATA_34 U7 DDR6_DATA_60\nP46 VDDQ_DDR4567 R33 VSS T22 DDR6_DSTR_13_N U9 DDR6_DATA_54\nP48 VDDQ_DDR4567 R35 VDDQ_DDR4567 T2 4 DDR6_DATA_32 U11 DDR6_DSTR_15_P\nP50 VDDQ_DDR4567 R37 VSS T26 DDR6_ATB0 U13 DDR6_DATA_52\nP52 VDDQ_DDR4567 R39 VDDQ_DDR4567 T28 DDR6_ODT_3 U15 DDR6_DATA_46\nP54 VSS R41 VSS T30 DDR6_CS_N_1 U17 DDR6_DSTR_14_PP56 VSS R43 VSS T32 DDR6_ODT_0 U19 DDR6_DATA_44\nP58 VSS R45 VSS T34 DDR6_ADDR_16_RAS_N U21 DDR6_DATA_38\nP60 VSS R47 VDDQ_DDR4567 T36 DDR6_ADDR_0 U23 DDR6_DSTR_13_PP62 VSS R49 VSS T38 DDR6_CLK_0_P U25 DDR6_DATA_36P64 VSS R51 VDDQ_DDR4567 T40 DDR6_CLK_2_P U27 DDR6_CID_1\nP66 VSS R53 VSS T42 VSS U29 DDR6_ADDR_17\nP68 VSS R55 VSS T44 DDR6_ADDR_3 U31 DDR6_ODT_2P70 VSS R57 VSS T46 DDR6_ADDR_8 U33 DDR6_ADDR_14_WE_N\nP72 VSS R59 VSS T48 DDR6_ADDR_12 U35 DDR6_BA_0\nP74 VSS R61 VSS T50 DDR6_ACT_N U37 DDR6_CLK_0_NP76 VSS R63 VSS T52 DDR6_CKE_1 U39 DDR6_CLK_2_N\nP78 VSS R65 VSS T54 DDR6_DATA_67 U41 VDDQ_DDR4567\nP80 VSS R67 VSS T56 DDR6_DSTR_8_P U43 DDR6_ADDR_2P82 VSS R69 VSS T58 DDR6_DATA_65 U45 DDR6_ADDR_5\nP84 VSS R71 VSS T60 DDR6_DATA_27 U47 DDR6_ADDR_11\nR1 VSS R73 VSS T62 DDR6_DSTR_3_P U49 DDR6_BG_1R3 VSS R75 VSS T64 DDR6_DATA_25 U51 DDR6_CKE_2\nR5 VSS R77 VSS T66 DDR6_DATA_19 U53 VSS\nR7 VSS R79 VSS T68 DDR6_DSTR_2_P U55 DDR6_DATA_71R9 VSS R81 VSS T70 DDR6_DATA_17 U57 DDR6_DSTR_8_N\nR11 VSS R83 VSS T72 DDR6_DATA_11 U59 DDR6_DATA_69\nR13 VSS T2 DDR6_DATA_62 T74 DDR6_DSTR_1_P U61 DDR6_DATA_31R15 VSS T4 DDR6_DSTR_16_N T76 DDR6_DATA_9 U63 DDR6_DSTR_3_N\nR17 VSS T6 DDR6_DATA_56 T78 DDR6_DATA_3 U65 DDR6_DATA_29\nR19 VSS T8 DDR6_DATA_50 T80 DDR6_DSTR_0_P U67 DDR6_DATA_23R21 VSS T10 DDR6_DSTR_15_N T82 DDR6_DATA_1 U69 DDR6_DSTR_2_N\nR23 VSS T12 DDR6_DATA_48 T84 VSS U71 DDR6_DATA_21\nR25 VSS T14 DDR6_DATA_42 U1 VSS U73 DDR6_DATA_15R27 VDDQ_DDR4567 T16 DDR6_DSTR_14_N U3 DDR6_DATA_63 U75 DDR6_DSTR_1_NTable 5: Pin Assignment – Sorted by Pin Number (Sheet 5 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 23Ampere® Altra® Max Datasheet\nCOMPUTING\nU77 DDR6_DATA_13 V66 VSS W53 VSS Y42 VSS\nU79 DDR6_DATA_7 V68 VSS W55 DDR6_DATA_70 Y44 DDR6_ADDR_4\nU81 DDR6_DSTR_0_N V70 VSS W57 DDR6_DSTR_17_P Y46 DDR6_ADDR_7\nU83 DDR6_DATA_0 V72 VSS W59 DDR6_DATA_68 Y48 DDR6_ALERT_N\nV2 VSS V74 VSS W61 DDR6_DATA_30 Y50 DDR6_CKE_0\nV4 VSS V76 VSS W63 DDR6_DSTR_12_P Y52 DDR6_RESETN\nV6 VSS V78 VSS W65 DDR6_DATA_28 Y54 DDR6_DATA_66V8 VSS V80 VSS W67 DDR6_DATA_22 Y56 DDR6_DSTR_17_N\nV10 VSS V82 VSS W69 DDR6_DSTR_11_P Y58 DDR6_DATA_64\nV12 VSS V84 VSS W71 DDR6_DATA_20 Y60 DDR6_DATA_26V14 VSS W1 VSS W73 DDR6_DATA_14 Y62 DDR6_DSTR_12_NV16 VSS W3 DDR6_DATA_58 W75 DDR6_DSTR_10_P Y64 DDR6_DATA_24\nV18 VSS W5 DDR6_DSTR_7_N W77 DDR 6_DATA_12 Y66 DDR6_DATA_18\nV20 VSS W7 DDR6_DATA_61 W79 DDR6_DATA_6 Y68 DDR6_DSTR_11_NV22 VSS W9 DDR6_DATA_55 W81 DDR6_DSTR_9_P Y70 DDR6_DATA_16\nV24 VSS W11 DDR6_DSTR_6_N W83 DDR6_DATA_5 Y72 DDR6_DATA_10\nV26 VSS W13 DDR6_DATA_53 Y2 DDR 6_DATA_59 Y74 DDR6_DSTR_10_N\nV28 VDDQ_DDR4567 W15 DDR6_DATA_47 Y4 DDR6_DSTR_7_P Y76 DDR6_DATA_8\nV30 VDDQ_DDR4567 W17 DDR6_DSTR_5_N Y6 DDR6_DATA_57 Y78 DDR6_DATA_2\nV32 VDDQ_DDR4567 W19 DDR6_DATA_45 Y8 DDR6_DATA_51 Y80 DDR6_DSTR_9_NV34 VDDQ_DDR4567 W21 DDR6_DATA_39 Y10 DDR6_DSTR_6_P Y82 DDR6_DATA_4\nV36 VDDQ_DDR4567 W23 DDR6_DSTR_4_N Y12 DDR6_DATA_49 Y84 VSS\nV38 VDDQ_DDR4567 W25 DDR6_DATA _37 Y14 DDR6_DATA_43 AA1 VSS\nV40 VDDQ_DDR4567 W27 DDR6_CID_0 Y16 DDR6_DSTR_5_P AA3 VSS\nV42 VDDQ_DDR4567 W29 DDR6_CI D_2 Y18 DDR6_DATA_41 AA5 VSS\nV44 VDDQ_DDR4567 W31 DDR6_ADDR _13 Y20 DDR6_DATA_35 AA7 VSS\nV46 VDDQ_DDR4567 W33 DDR6_CS _N_2 Y22 DDR6_DSTR_4_P AA9 VSS\nV48 VDDQ_DDR4567 W35 DDR6_ADDR_10 Y24 DDR6_DATA_33 AA11 VSS\nV50 VDDQ_DDR4567 W37 DDR6_PAR Y26 DDR6_ATB1 AA13 VSSV52 VDDQ_DDR4567 W39 DDR6_CLK_1_P Y28 DDR6_ODT_1 AA15 VSS\nV54 VSS W41 DDR6_CLK_3_P Y30 DDR6_CS_N_3 AA17 VSS\nV56 VSS W43 DDR6_ADDR_1 Y32 DDR 6_ADDR_15_CAS_N AA19 VSS\nV58 VSS W45 DDR6_ADDR_6 Y34 DDR6_CS_N_0 AA21 VSS\nV60 VSS W47 DDR6_ADDR_9 Y36 DDR6_BA_1 AA23 VSS\nV62 VSS W49 DDR6_BG_0 Y38 DDR6_CLK_1_N AA25 VSSV64 VSS W51 DDR6_CKE_3 Y40 DDR6_ CLK_3_N AA27 VDDQ_DDR4567Table 5: Pin Assignment – Sorted by Pin Number (Sheet 6 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 24Ampere® Altra® Max Datasheet\nCOMPUTING\nAA29 VSS AB18 VSS AC5 DDR7_DSTR_16_P AC77 DDR7_DATA_13\nAA31 VDDQ_DDR4567 AB20 VSS AC7 DDR7_DATA_60 AC79 DDR7_DATA_7\nAA33 VSS AB22 VSS AC9 DDR7_DATA_54 AC81 DDR7_DSTR_0_N\nAA35 VDDQ_DDR4567 AB24 VSS AC11 DDR7_DSTR_15_P AC83 DDR7_DATA_1AA37 VSS AB26 VSS AC13 DDR7_DATA_52 AD2 DDR7_DATA_63\nAA39 VDDQ_DDR4567 AB28 VDDQ_DDR4567 AC 15 DDR7_DATA_46 AD4 DDR7_DSTR_16_N\nAA41 VSS AB30 VDDQ_DDR4567 AC17 DDR7_DSTR_14_P AD6 DDR7_DATA_56AA43 VSS AB32 VDDQ_DDR4567 AC19 DDR7_DATA_44 AD8 DDR7_DATA_50\nAA45 VSS AB34 VDDQ_DDR4567 AC21 DDR 7_DATA_38 AD10 DDR7_DSTR_15_N\nAA47 VDDQ_DDR4567 AB36 VDDQ_DDR4567 AC 23 DDR7_DSTR_13_P AD12 DDR7_DATA_48\nAA49 VSS AB38 VDDQ_DDR4567 AC25 DDR7_DATA_36 AD14 DDR7_DATA_42AA51 VDDQ_DDR4567 AB40 VDDQ_DDR4567 AC 27 DDR7_CID_1 AD16 DDR7_DSTR_14_N\nAA53 VSS AB42 VSS AC29 DDR7_ADDR_17 AD18 DDR7_DATA_40\nAA55 VSS AB44 VDDQ_DDR4567 AC31 DDR7_ODT_2 AD20 DDR7_DATA_34AA57 VSS AB46 VDDQ_DDR4567 AC33 DDR7_ ADDR_14_WE_N AD22 DDR7_DSTR_13_N\nAA59 VSS AB48 VDDQ_DDR4567 AC35 DDR7_BA_0 AD24 DDR7_DATA_32\nAA61 VSS AB50 VDDQ_DDR4567 AC37 DDR7_CLK_0_N AD26 DDR7_ATB0AA63 VSS AB52 VDDQ_DDR4567 AC39 DDR7_CLK_2_N AD28 DDR7_ODT_3\nAA65 VSS AB54 VSS AC41 VDDQ_DDR4567 AD30 DDR7_CS_N_1\nAA67 VSS AB56 VSS AC43 DDR7_ADDR_2 AD32 DDR7_ODT_0AA69 VSS AB58 VSS AC45 DDR7_ADDR_5 AD34 DDR7_ADDR_16_RAS_N\nAA71 VSS AB60 VSS AC47 DDR7_ADDR_11 AD36 DDR7_ADDR_0\nAA73 VSS AB62 VSS AC49 DDR7_BG_1 AD38 DDR7_CLK_0_PAA75 VSS AB64 VSS AC51 DDR7_CKE_2 AD40 DDR7_CLK_2_P\nAA77 VSS AB66 VSS AC53 VSS AD42 VDDQ_DDR4567\nAA79 VSS AB68 VSS AC55 DDR7_DATA_71 AD44 DDR7_ADDR_3AA81 VSS AB70 VSS AC57 DDR7_DSTR_8_N AD46 DDR7_ADDR_8\nAA83 VSS AB72 VSS AC59 DDR7_DATA_69 AD48 DDR7_ADDR_12\nAB2 VSS AB74 VSS AC61 DDR7_DATA_31 AD50 DDR7_ACT_NAB4 VSS AB76 VSS AC63 DDR7_DSTR_3_N AD52 DDR7_CKE_1\nAB6 VSS AB78 VSS AC65 DDR7_DATA_29 AD54 DDR7_DATA_67\nAB8 VSS AB80 VSS AC67 DDR7_DATA_23 AD56 DDR7_DSTR_8_P\nAB10 VSS AB82 VSS AC69 DDR7_DSTR_2_N AD58 DDR7_DATA_65\nAB12 VSS AB84 VSS AC71 DDR7_DATA_21 AD60 DDR7_DATA_27\nAB14 VSS AC1 VSS AC73 DDR7_DATA_15 AD62 DDR7_DSTR_3_PAB16 VSS AC3 DDR7_DATA_62 AC75 DDR7_DSTR_1_N AD64 DDR7_DATA_25Table 5: Pin Assignment – Sorted by Pin Number (Sheet 7 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 25Ampere® Altra® Max Datasheet\nCOMPUTING\nAD66 DDR7_DATA_19 AE53 VSS AF42 VSS AG29 DDR7_CID_2\nAD68 DDR7_DSTR_2_P AE55 VSS AF44 DDR7_ADDR_4 AG31 DDR7_ADDR_13\nAD70 DDR7_DATA_17 AE57 VSS AF46 DDR7_ADDR_7 AG33 DDR7_CS_N_2\nAD72 DDR7_DATA_11 AE59 VSS AF48 DDR7_ALERT_N AG35 DDR7_ADDR_10\nAD74 DDR7_DSTR_1_P AE61 VSS AF50 DDR7_CKE_0 AG37 DDR7_PAR\nAD76 DDR7_DATA_9 AE63 VSS AF52 DDR7_RESETN AG39 DDR7_CLK_1_P\nAD78 DDR7_DATA_3 AE65 VSS AF54 DDR 7_DATA_66 AG41 DDR7_CLK_3_P\nAD80 DDR7_DSTR_0_P AE67 VSS AF56 DDR7_DSTR_17_N AG43 DDR7_ADDR_1\nAD82 DDR7_DATA_0 AE69 VSS AF58 DDR7_DATA_64 AG45 DDR7_ADDR_6\nAD84 VSS AE71 VSS AF60 DDR7_DATA_26 AG47 DDR7_ADDR_9\nAE1 VSS AE73 VSS AF62 DDR7_DSTR_12_N AG49 DDR7_BG_0AE3 VSS AE75 VSS AF64 DDR7_DATA_24 AG51 DDR7_CKE_3\nAE5 VSS AE77 VSS AF66 DDR7_DATA_18 AG53 VSS\nAE7 VSS AE79 VSS AF68 DDR7_DSTR_11_N AG55 DDR7_DATA_70AE9 VSS AE81 VSS AF70 DDR7_DATA_16 AG57 DDR7_DSTR_17_P\nAE11 VSS AE83 VSS AF72 DDR7_DATA_10 AG59 DDR7_DATA_68\nAE13 VSS AF2 DDR7_DATA_58 AF74 DDR7_DSTR_10_N AG61 DDR7_DATA_30AE15 VSS AF4 DDR7_DSTR_7_P AF76 DDR7_DATA_8 AG63 DDR7_DSTR_12_P\nAE17 VSS AF6 DDR7_DATA_57 AF78 DDR7_DATA_2 AG65 DDR7_DATA_28\nAE19 VSS AF8 DDR7_DATA_51 AF80 DDR7_DSTR_9_N AG67 DDR7_DATA_22AE21 VSS AF10 DDR7_DSTR_6_P AF82 DDR7_DATA_5 AG69 DDR7_DSTR_11_P\nAE23 VSS AF12 DDR7_DATA_49 AF84 VSS AG71 DDR7_DATA_20\nAE25 VSS AF14 DDR7_DATA_43 AG1 VSS AG73 DDR7_DATA_14AE27 VDDQ_DDR4567 AF16 DDR7_DSTR_5_P A G3 DDR7_DATA_59 AG75 DDR7_DSTR_10_P\nAE29 VDDQ_DDR4567 AF18 DDR7_DATA_41 AG5 DDR7_DSTR_7_N AG77 DDR7_DATA_12\nAE31 VDDQ_DDR4567 AF20 DDR7_DATA_35 AG7 DDR7_DATA_61 AG79 DDR7_DATA_6AE33 VDDQ_DDR4567 AF22 DDR7_DSTR_4_ P AG9 DDR7_DATA_55 AG81 DDR7_DSTR_9_P\nAE35 VDDQ_DDR4567 AF24 DDR7_DATA_33 AG11 DDR7_DSTR_6_N AG83 DDR7_DATA_4\nAE37 VDDQ_DDR4567 AF26 DDR7_ATB1 AG13 DDR7_DATA_53 AH2 VSSAE39 VDDQ_DDR4567 AF28 DDR7_ODT_1 AG15 DDR7_DATA_47 AH4 VSS\nAE41 VDDQ_DDR4567 AF30 DDR7_CS_ N_3 AG17 DDR7_DSTR_5_N AH6 VSS\nAE43 VDDQ_DDR4567 AF32 DDR7_ADDR_ 15_CAS_N AG19 DDR7_DATA_45 AH8 VSS\nAE45 VDDQ_DDR4567 AF34 DDR7_CS_N_0 AG21 DDR7_DATA_39 AH10 VSS\nAE47 VDDQ_DDR4567 AF36 DDR7_BA_ 1 AG23 DDR7_DSTR_4_N AH12 VSS\nAE49 VDDQ_DDR4567 AF38 DDR7_CLK_1_N AG25 DDR7_DATA_37 AH14 VSSAE51 VDDQ_DDR4567 AF40 DDR7_CLK_3_N AG27 DDR7_CID_0 AH16 VSSTable 5: Pin Assignment – Sorted by Pin Number (Sheet 8 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 26Ampere® Altra® Max Datasheet\nCOMPUTING\nAH18 VSS AJ5 GPIO_3 AJ81 JTAG_SOC_TDO AK78 JTAG_DAP_TMS\nAH20 VSS AJ7 GPIO_4 AJ83 JTAG_SOC_TMS AK80 JTAG_SOC_TDI\nAH22 VSS AJ9 GPIO_6 AK2 GPIO_0 AK82 JTAG_SOC_TCK\nAH24 VSS AJ11 GPIO_8 AK4 GPIO_2 AK84 JTAG_SOC_TRSTNAH26 VSS AJ13 GPIO_9 AK6 VSS AL1 VSS\nAH28 VDDQ_DDR4567 AJ15 GPIO_11 AK8 GPIO_5 AL3 VSS\nAH30 VSS AJ17 GPIO_13 AK10 GPIO_7 AL5 VSSAH32 VDDQ_DDR4567 AJ19 GPIO_14 AK12 VSS AL7 VSS\nAH34 VSS AJ23 VSS AK14 GPIO_10 AL9 VSS\nAH36 VDDQ_DDR4567 AJ25 VSS AK16 GPIO_12 AL11 VSSAH38 VSS AJ27 VSS AK18 VSS AL13 VSSAH40 VDDQ_DDR4567 AJ29 VSS AK24 VSS AL15 VSS\nAH42 VSS AJ31 VSS AK26 RFU_29 AL17 VSS\nAH44 VDDQ_DDR4567 AJ33 VSS AK28 ISOLATE_DIS0 AL19 VSSAH46 VSS AJ35 VSS AK30 VSS AL23 VSS\nAH48 VDDQ_DDR4567 AJ37 VSS AK32 GPIO_15 AL25 VSS\nAH50 VDDQ_DDR4567 AJ39 VSS AK34 VSS AL27 RFU_30AH52 VDDQ_DDR4567 AJ41 VSS AK36 VSS AL29 ISOLATE_DIS1\nAH54 VSS AJ43 VSS AK38 JTAG_IPP_TRSTN AL31 GPIO_17\nAH56 VSS AJ45 VSS AK40 VSS AL33 GPIO_16AH58 VSS AJ47 VSS AK42 DDR6_PLL_TESTOUT_P AL35 RFU_1\nAH60 VSS AJ49 VSS AK44 VSS AL37 JTAG_IPP_TDI\nAH62 VSS AJ51 VSS AK46 VSS AL39 JTAG_IPP_TMSAH64 VSS AJ53 VSS AK48 TMR_RS TN AL41 DDR6_PLL_TESTOUT_N\nAH66 VSS AJ55 TMR_CLK AK50 SYS_RE SETN AL43 DDR7_PLL_TESTOUT_P\nAH68 VSS AJ57 JTAG_PM_TDO AK 52 CLK_MON_OUT AL45 GPI_2\nAH70 VSS AJ59 JTAG_PM _TMS AK54 SLAVE_PRESENT_N AL47 GPI_5\nAH72 VSS AJ61 JTAG_CMPL0 AK56 MASTER_2P AL49 GPI_6\nAH74 VSS AJ63 JTAG_CMPL2 AK58 JTAG_PM_TCK AL51 REF_TESTCLKAH76 VSS AJ67 JTAG_SELECT0 AK60 JTAG_PM_TRSTN AL53 VSS\nAH78 VSS AJ69 JTAG_SELECT2 AK62 JTAG_CMPL1 AL55 VSS\nAH80 VSS AJ71 VDDQ_DDR45_SENSE_P AK 68 JTAG_SELECT1 AL57 JTAG_PM_TDI\nAH82 VSS AJ73 VDDQ_DDR67_SENSE_P AK70 JTAG_SELECT3 AL59 VSS\nAH84 VSS AJ75 JTAG_DAP_TDI AK7 2 VDDQ_DDR45_SENSE_N AL61 VSS\nAJ1 VSS AJ77 JTAG_DAP_TCK AK74 VDDQ_DDR67_SENSE_N AL63 VSSAJ3 GPIO_1 AJ79 JTAG_DAP_TRSTN AK76 JTAG_DAP_TDO AL67 VSSTable 5: Pin Assignment – Sorted by Pin Number (Sheet 9 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 27Ampere® Altra® Max Datasheet\nCOMPUTING\nAL69 VSS AM58 VSS AN45 GPI_1 AP34 RFU_6\nAL71 VSS AM60 VSS AN47 GPI_4 AP36 RFU_5\nAL73 VSS AM62 VSS AN49 GPI_7 AP38 JTAG_IPP_TCK\nAL75 VSS AM64 VSS AN51 MPA_TE ST_RSTN AP40 HIGHTEMP_N\nAL77 VSS AM66 VSS AN53 PCP_PWRGD AP42 DDR4_PLL_TESTOUT_N\nAL79 VSS AM68 VSS AN55 VSS AP44 VSS\nAL81 VSS AM70 VSS AN57 VSS AP46 VSSAL83 VSS AM72 VSS AN59 PCIERCA3_RX15_M AP48 VSS\nAM2 VSS AM74 VSS AN61 PCIERCA3_RX14_M AP50 VSS\nAM4 VSS AM76 VSS AN63 VSS AP52 VSSAM6 PCIERCA1_RX15_P AM78 VSS AN65 PCIERCA3_TX15_M AP54 VSSAM8 VSS AM80 VSS AN67 PCIERCA3_TX14_M AP56 VSS\nAM10 VSS AM82 VSS AN69 PCIERCA7_RX15_M AP58 VSS\nAM12 PCIERCA1_TX15_P AM84 VSS AN71 PCIERCA7_RX14_M AP60 PCIERCA3_RX15_PAM14 VSS AN1 VSS AN73 PCIERCA7_TX15_M AP62 PCIERCA3_RX14_P\nAM16 VSS AN3 PCIERCA1_RX14_P AN75 PCIERCA7_TX14_M AP64 PCIERCA3_TX15_P\nAM18 PCIERCA1_RX6_P AN5 VSS AN77 PCIERCA6_RX15_M AP66 PCIERCA3_TX14_PAM20 VSS AN7 PCIERCA1_RX15_M AN79 PCIERCA6_RX14_M AP68 VSS\nAM22 VSS AN9 PCIERCA1_TX14_P AN81 PCIERCA6_TX15_M AP70 PCIERCA7_RX15_P\nAM24 PCIERCA1_TX6_P AN11 VSS AN83 PCIERCA6_TX14_M AP72 PCIERCA7_RX14_PAM26 VSS AN13 PCIERCA1_TX15_M AP2 VSS AP74 PCIERCA7_TX15_P\nAM28 VSS AN15 PCIERCA1_RX7_P AP4 PCIERCA1_RX14_M AP76 PCIERCA7_TX14_P\nAM30 GPIO_18 AN17 VSS AP6 VSS AP78 PCIERCA6_RX15_PAM32 VSS AN19 PCIERCA1_RX6_M AP8 VSS AP80 PCIERCA6_RX14_P\nAM34 RFU_2 AN21 PCIERCA1_TX7_P AP10 PCIERCA1_TX14_M AP82 PCIERCA6_TX15_P\nAM36 RFU_3 AN23 VSS AP12 VSS AP84 PCIERCA6_TX14_PAM38 VSS AN25 PCIERCA1_TX6_M AP14 VSS AR1 VSS\nAM40 VSS AN27 TRIGOUT0 AP16 PCIERCA1_RX7_M AR3 VSS\nAM42 VSS AN29 TRIGOUT2 AP18 VSS AR5 VSSAM44 GPI_0 AN31 GPIO_19 AP20 VSS AR7 VSS\nAM46 GPI_3 AN33 RFU_4 AP22 PCIERCA1_TX7_M AR9 VSS\nAM48 VSS AN35 VSS AP24 VSS AR11 VSSAM50 SOC_PWRGD AN37 JTAG_IPP_TDO AP26 VSS AR13 VSS\nAM52 PCP_PWRCTL AN39 OVERTEMP_N AP28 TRIGOUT1 AR15 VSS\nAM54 TEST_TMM_ENABLE AN41 DDR4_PLL_TESTOUT_P AP30 TRIGOUT3 AR17 VSSAM56 GPIO_FAULT AN43 DDR7_PLL_TESTOUT_N AP32 GPIO_20 AR19 VSSTable 5: Pin Assignment – Sorted by Pin Number (Sheet 10 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 28Ampere® Altra® Max Datasheet\nCOMPUTING\nAR21 VSS AT10 VSS AT82 VSS AU69 PCIERCA7_RX13_M\nAR23 VSS AT12 PCIERCA1_TX13_P AT84 VSS AU71 PCIERCA7_RX12_M\nAR25 VSS AT14 VSS AU1 VSS AU73 PCIERCA7_TX13_M\nAR27 VSS AT16 VSS AU3 PCIERCA1_RX12_P AU75 PCIERCA7_TX12_MAR29 VSS AT18 PCIERCA1_RX4_P AU5 VSS AU77 PCIERCA6_RX13_M\nAR31 GPIO_22 AT20 VSS AU7 PCIERCA1_RX13_M AU79 PCIERCA6_RX12_M\nAR33 VSS AT22 VSS AU9 PCIERCA1_TX12_P AU81 PCIERCA6_TX13_MAR35 VSS AT24 PCIERCA1_TX4_P AU11 VSS AU83 PCIERCA6_TX12_M\nAR37 VSS AT26 VSS AU13 PCIERCA1_TX13_M AV2 VSS\nAR39 VSS AT28 TRIGIN0 AU15 PCIERCA1_RX5_P AV4 PCIERCA1_RX12_MAR41 VSS AT30 TRIGIN2 AU17 VSS AV6 VSSAR43 VDDQ_DDR4567 AT32 GPIO_2 1 AU19 PCIERCA1_RX4_M AV8 VSS\nAR45 VDDC_PCP AT34 RFU_10 AU21 PCIE RCA1_TX5_P AV10 PCIERCA1_TX12_M\nAR47 VDDC_PCP AT36 RFU_7 AU23 VSS AV12 VSSAR49 VDDC_PCP AT38 RFU_12 AU25 PCIERCA1_TX4_M AV14 VSS\nAR51 VDDC_PCP AT40 RFU_14 AU27 TRIGIN1 AV16 PCIERCA1_RX5_M\nAR53 VDDC_PCP AT42 DDR5_PLL_TESTOUT_P AU29 TRIGIN3 AV18 VSSAR55 VDDC_PCP AT44 VDDC_P CP AU31 GPIO_23 AV20 VSS\nAR57 VDDC_PCP AT46 VDDC_PCP AU33 RFU_8 AV22 PCIERCA1_TX5_M\nAR59 VSS AT48 VDDC_PCP AU35 RFU_9 AV24 VSSAR61 VSS AT50 VDDC_PCP AU37 RFU_11 AV26 VSS\nAR63 VSS AT52 VDDC_PCP AU39 RFU_13 AV28 VSS\nAR65 VSS AT54 VDDC_PCP AU41 DDR5_PLL_TESTOUT_N AV30 VSS\nAR67 VSS AT56 VDDC_PCP AU43 VSS AV32 VSS\nAR69 VSS AT58 VSS AU45 VSS AV34 VSS\nAR71 VSS AT60 VSS AU47 VSS AV36 VSSAR73 VSS AT62 VSS AU49 VSS AV38 VSS\nAR75 VSS AT64 VSS AU51 VSS AV40 VSS\nAR77 VSS AT66 VSS AU53 VSS AV42 VSSAR79 VSS AT68 VSS AU55 VSS AV44 VSS\nAR81 VSS AT70 VSS AU57 VDDC_PCP AV46 VSS\nAR83 VSS AT72 VSS AU59 PCIERCA3_RX13_M AV48 VSS\nAT2 VSS AT74 VSS AU61 PCIERCA3_RX12_M AV50 VSS\nAT4 VSS AT76 VSS AU63 VSS AV52 VSS\nAT6 PCIERCA1_RX13_P AT78 VSS AU65 PCIERCA3_TX13_M AV54 VSSAT8 VSS AT80 VSS AU67 PCIERCA3_TX12_M AV56 VDDC_PCPTable 5: Pin Assignment – Sorted by Pin Number (Sheet 11 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 29Ampere® Altra® Max Datasheet\nCOMPUTING\nAV58 VSS AW45 VDDC_PCP AY34 VDD18_PCP_AVDD BA21 PCIERCA1_TX3_P\nAV60 PCIERCA3_RX13_P AW47 VDDC_ PCP AY36 VDD18_PC P_AVDD BA23 VSS\nAV62 PCIERCA3_RX12_P AW49 VDDC_PCP AY38 VDD33_SOC BA25 PCIERCA1_TX2_M\nAV64 PCIERCA3_TX13_P AW51 VDDC_PCP AY40 VDD33_SOC BA27 VSSAV66 PCIERCA3_TX12_P AW53 VDDC_PCP AY42 VDD33_SOC BA29 VSS\nAV68 VSS AW55 VDDC_PCP AY44 VDDC_PCP BA31 VSS\nAV70 PCIERCA7_RX13_P AW57 VDDC_PCP AY46 VDDC_PCP BA33 VSSAV72 PCIERCA7_RX12_P AW59 VSS AY48 VDDC_PCP BA35 VSS\nAV74 PCIERCA7_TX13_P AW61 VSS AY50 VDDC_PCP BA37 VSS\nAV76 PCIERCA7_TX12_P AW63 VSS AY52 VDDC_PCP BA39 VSSAV78 PCIERCA6_RX13_P AW65 VSS AY54 VDDC_PCP BA41 VSSAV80 PCIERCA6_RX12_P AW67 VSS AY56 VDDC_PCP BA43 VSS\nAV82 PCIERCA6_TX13_P AW69 VSS AY58 VSS BA45 VSS\nAV84 PCIERCA6_TX12_P AW71 VSS AY60 VSS BA47 VSS\nAW1 VSS AW73 VSS AY62 VSS BA49 VSS\nAW3 VSS AW75 VSS AY64 VSS BA51 VSS\nAW5 VSS AW77 VSS AY66 VSS BA53 VSSAW7 VSS AW79 VSS AY68 VSS BA55 VSS\nAW9 VSS AW81 VSS AY70 VSS BA57 VDDC_PCP\nAW11 VSS AW83 VSS AY72 VSS BA59 PCIERCA3_RX11_MAW13 VSS AY2 VSS AY74 VSS BA61 PCIERCA3_RX10_M\nAW15 VSS AY4 VSS AY76 VSS BA63 VSS\nAW17 VSS AY6 PCIERCA1_RX11_P AY78 VSS BA65 PCIERCA3_TX11_MAW19 VSS AY8 VSS AY80 VSS BA67 PCIERCA3_TX10_M\nAW21 VSS AY10 VSS AY82 VSS BA69 PCIERCA7_RX11_M\nAW23 VSS AY12 PCIERCA1_TX11_P AY84 VSS BA71 PCIERCA7_RX10_MAW25 VSS AY14 VSS BA1 VSS BA73 PCIERCA7_TX11_M\nAW27 VDDH_RCA1 AY16 VSS BA3 PCIERCA1_RX10_P BA75 PCIERCA7_TX10_M\nAW29 VDDH_RCA1 AY18 PCIERCA1_RX2_P BA5 VSS BA77 PCIERCA6_RX11_MAW31 RFU_35 AY20 VSS BA7 PCIERCA1_RX11_M BA79 PCIERCA6_RX10_M\nAW33 VDD18_PCP_AVDD AY22 VSS BA9 PCIERCA1_TX10_P BA81 PCIERCA6_TX11_M\nAW35 VDD18_PCP_AVDD AY24 PCIERCA1_TX2_P BA11 VSS BA83 PCIERCA6_TX10_MAW37 VDD18_PCP_AVDD AY26 VSS BA13 PCIERCA1_TX11_M BB2 VSS\nAW39 VDD33_SOC AY28 VDDH_RCA1 BA15 PCIERCA1_RX3_P BB4 PCIERCA1_RX10_M\nAW41 VDD33_SOC AY30 RFU_34 BA17 VSS BB6 VSSAW43 VDDC_PCP AY32 VDD18_PCP_AVDD BA19 PCIERCA1_RX2_M BB8 VSSTable 5: Pin Assignment – Sorted by Pin Number (Sheet 12 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 30Ampere® Altra® Max Datasheet\nCOMPUTING\nBB10 PCIERCA1_TX10_M BB82 PCIERCA6_TX11_P BC69 VSS BD58 VSS\nBB12 VSS BB84 PCIERCA6_TX10_P BC71 VSS BD60 VSS\nBB14 VSS BC1 VSS BC73 VSS BD62 VSS\nBB16 PCIERCA1_RX3_M BC3 VSS BC75 VSS BD64 VSSBB18 VSS BC5 VSS BC77 VSS BD66 VSS\nBB20 VSS BC7 VSS BC79 VSS BD68 VSS\nBB22 PCIERCA1_TX3_M BC9 VSS BC81 VSS BD70 VSSBB24 VSS BC11 VSS BC83 VSS BD72 VSS\nBB26 VSS BC13 VSS BD2 VSS BD74 VSS\nBB28 VSS BC15 VSS BD4 VSS BD76 VSSBB30 VSS BC17 VSS BD6 PCIERCA1_RX9_P BD78 VSSBB32 VSS BC19 VSS BD8 VSS BD80 VSS\nBB34 VSS BC21 VSS BD10 VSS BD82 VSS\nBB36 VSS BC23 VSS BD12 PCIERCA1_TX9_P BD84 VSSBB38 VSS BC25 VSS BD14 VSS BE1 VSS\nBB40 VSS BC27 VDDC_RCA1 BD16 VSS BE3 PCIERCA1_RX8_P\nBB42 VSS BC29 VDDC_RCA1 BD18 PCIERCA1_RX0_P BE5 VSSBB44 VSS BC31 VDDC_RCA1 BD20 VSS BE7 PCIERCA1_RX9_M\nBB46 VSS BC33 VDDC_PCP BD22 VSS BE9 PCIERCA1_TX8_P\nBB48 VSS BC35 VDDC_PCP BD24 PCIERCA1_TX0_P BE11 VSSBB50 VSS BC37 VDDC_PCP BD26 VSS BE13 PCIERCA1_TX9_M\nBB52 VSS BC39 VDDC_PCP BD28 VDDC_RCA1 BE15 PCIERCA1_RX1_P\nBB54 VSS BC41 VDDC_PCP B D30 VDDC_RCA1 BE17 VSS\nBB56 VSS BC43 VDDC_PCP BD32 VDDC_PCP BE19 PCIERCA1_RX0_M\nBB58 VSS BC45 VDDC_PCP BD34 VDDC_PCP BE21 PCIERCA1_TX1_P\nBB60 PCIERCA3_RX11_P BC47 VDDC_PCP BD36 VDDC_PCP BE23 VSSBB62 PCIERCA3_RX10_P BC49 VDDC_PCP BD38 VDDC_PCP BE25 PCIERCA1_TX0_M\nBB64 PCIERCA3_TX11_P BC51 VDD C_PCP BD40 VDDC_PCP BE27 VSS\nBB66 PCIERCA3_TX10_P BC53 VDD C_PCP BD42 VDDC_PCP BE29 VSS\nBB68 VSS BC55 VDDC_SOC BD44 VDDC_PCP BE31 VSS\nBB70 PCIERCA7_RX11_P BC57 VDDC_SOC BD46 VDDC_PCP BE33 VSS\nBB72 PCIERCA7_RX10_P BC59 VSS BD48 VDDC_PCP BE35 VSSBB74 PCIERCA7_TX11_P BC61 VSS BD50 VDDC_PCP BE37 VSS\nBB76 PCIERCA7_TX10_P BC63 VSS BD52 VDDC_PCP BE39 VSS\nBB78 PCIERCA6_RX11_P BC65 VSS BD54 VDDC_SOC BE41 VSSBB80 PCIERCA6_RX10_P BC67 VSS BD56 VDDC_SOC BE43 VSSTable 5: Pin Assignment – Sorted by Pin Number (Sheet 13 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 31Ampere® Altra® Max Datasheet\nCOMPUTING\nBE45 VSS BF34 VSS BG21 VSS BH10 VSS\nBE47 VSS BF36 VSS BG23 VSS BH12 VDDC_PCP\nBE49 VSS BF38 VSS BG25 VSS BH14 VSS\nBE51 VSS BF40 VSS BG27 VDDC_PCP BH16 VSSBE53 VSS BF42 VSS BG29 VDDC_PCP BH18 VDDC_PCP\nBE55 VSS BF44 VSS BG31 VDDC_PCP BH20 VSS\nBE57 VDDC_SOC BF46 VSS BG33 VDDC_PCP BH22 VSSBE59 PCIERCA3_RX9_M BF48 VSS B G35 VDDC_PCP BH24 VDDC_PCP\nBE61 PCIERCA3_RX8_M BF50 VSS BG37 VDDC_PCP BH26 VSS\nBE63 VSS BF52 VSS BG39 VDDC_PCP BH28 VDDC_PCPBE65 PCIERCA3_TX9_M BF54 VSS B G41 VDDC_PCP BH30 VDDC_PCP\nBE67 PCIERCA3_TX8_M BF56 VDDC_SOC BG 43 VDDC_PCP_SENSE_ P BH32 VDDC_PCP\nBE69 PCIERCA7_RX9_M BF58 VSS B G45 VDDC_PCP BH34 VDDC_PCP\nBE71 PCIERCA7_RX8_M BF60 PCIERCA3 _RX9_P BG47 VDDC_PCP BH36 VDDC_PCP\nBE73 PCIERCA7_TX9_M BF62 PCIERCA3 _RX8_P BG49 VDDC_PCP BH38 VDDC_PCP\nBE75 PCIERCA7_TX8_M BF64 PCIERCA3 _TX9_P BG51 VDDC_RC A3 BH40 VDDC_PCP\nBE77 PCIERCA6_RX9_M BF66 PCIERCA3 _TX8_P BG53 VDDH_RC A3 BH42 VDDC_PCP\nBE79 PCIERCA6_RX8_M BF68 VSS B G55 VSS BH44 VDDC_PCP_SENSE_N\nBE81 PCIERCA6_TX9_M BF70 PCIERCA7 _RX9_P BG57 VDDC_SOC BH46 VDDC_PCP\nBE83 PCIERCA6_TX8_M BF72 PCIERC A7_RX8_P BG59 VSS BH48 VDDC_PCP\nBF2 VSS BF74 PCIERCA7_TX9_P BG61 VSS BH50 VDDC_RCA3\nBF4 PCIERCA1_RX8_M BF76 PCIERCA7_TX8_P BG63 VSS BH52 VDDC_RCA3\nBF6 VSS BF78 PCIERCA6_RX9_P BG65 VSS BH54 VDDH_RCA3BF8 VSS BF80 PCIERCA6_RX8_P BG67 VSS BH56 VDDC_SOC\nBF10 PCIERCA1_TX8_M BF82 PCIERCA6_TX9_P BG69 VSS BH58 VSS\nBF12 VSS BF84 PCIERCA6_TX8_P BG71 VSS BH60 VSSBF14 VSS BG1 VDDC_PCP BG73 VSS BH62 VSS\nBF16 PCIERCA1_RX1_M BG3 VSS BG75 VSS BH64 VSS\nBF18 VSS BG5 VSS BG77 VSS BH66 VSSBF20 VSS BG7 VSS BG79 VSS BH68 VSS\nBF22 PCIERCA1_TX1_M BG9 VSS BG81 VSS BH70 VSS\nBF24 VSS BG11 VSS BG83 VSS BH72 VSSBF26 VSS BG13 VSS BH2 VSS BH74 VSS\nBF28 VSS BG15 VSS BH4 VSS BH76 VSS\nBF30 VSS BG17 VSS BH6 VDDC_PCP BH78 VSSBF32 VSS BG19 VSS BH8 VSS BH80 VSSTable 5: Pin Assignment – Sorted by Pin Number (Sheet 14 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 32Ampere® Altra® Max Datasheet\nCOMPUTING\nBH82 VSS BJ69 PCIERCA7_RX7_M BK58 VSS BL71 VSS\nBH84 VSS BJ71 PCIERCA7_RX6_M BK60 PCIERCA3_RX7_P BL73 VSS\nBJ1 VDDC_PCP BJ73 PCIERCA7_TX7_M BK62 PCIERCA3_RX6_P BL75 VSS\nBJ3 VDDC_PCP BJ75 PCIERCA7_TX6_M BK64 PCIERCA3_TX7_P BL77 VSSBJ5 VDDC_PCP BJ77 PCIERCA6_RX7_M BK66 PCIERCA3_TX6_P BL79 VSS\nBJ7 VDDC_PCP BJ79 PCIERCA6_RX6_M BK68 VSS BL81 VSS\nBJ9 VDDC_PCP BJ81 PCIERCA6_TX7_M BK70 PCIERCA7_RX7_P BL83 VSS\nBJ11 VDDC_PCP BJ83 PCIERCA6_TX6_M BK72 PCIERCA7_RX6_P BM2 VSS\nBJ13 VDDC_PCP BK2 VDDC_PCP BK74 PCIERCA7_TX7_P BM4 VSS\nBJ15 VDDC_PCP BK4 VDDC_PCP BK76 PCIERCA7_TX6_P BM6 VSSBJ17 VDDC_PCP BK6 VDDC_PCP BK78 PCIERCA6_RX7_P BM8 VSSBJ19 VDDC_PCP BK8 VDDC_PCP BK80 PCIERCA6_RX6_P BM10 VSS\nBJ21 VDDC_PCP BK10 VDDC_PCP BK82 PCIERCA6_TX7_P BM12 VSS\nBJ23 VDDC_PCP BK12 VDDC_PCP BK84 PCIERCA6_TX6_P BM14 VSSBJ25 VDDC_PCP BK14 VDDC_PCP BL1 VDDC_PCP BM16 VSS\nBJ27 VSS BK16 VDDC_PCP BL3 VDDC_PCP BM18 VSS\nBJ29 VSS BK18 VDDC_PCP BL5 VDDC_PCP BM20 VSSBJ31 VSS BK20 VDDC_PCP BL7 VDDC_PCP BM22 VSS\nBJ33 VSS BK22 VDDC_PCP BL9 VDDC_PCP BM24 VSS\nBJ35 VSS BK24 VDDC_PCP BL11 VDDC_PCP BM26 VSSBJ37 VSS BK26 VDDC_PCP BL13 VDDC_PCP BM28 VSS\nBJ39 VSS BK28 VDDC_PCP BL15 VDDC_PCP BM56 VDDC_SOC\nBJ41 VSS BK30 VDDC_PCP BL17 VDDC_PCP BM58 VSSBJ43 VSS BK32 VDDC_PCP BL19 VDDC_PCP BM60 VSS\nBJ45 VSS BK34 VDDC_PCP BL21 VDDC_PCP BM62 VSS\nBJ47 VSS BK36 VDDC_PCP BL23 VDDC_PCP BM64 VSSBJ49 VSS BK38 VDDC_PCP BL25 VDDC_PCP BM66 VSS\nBJ51 VSS BK40 VDDC_PCP BL27 VDDC_PCP BM68 VSS\nBJ53 VSS BK42 VDDC_PCP BL29 VDDC_PCP BM70 VSSBJ55 VSS BK44 VDDC_PCP BL57 VDDC_SOC BM72 VSS\nBJ57 VDDC_SOC BK46 VDDC_PCP BL59 VSS BM74 VSS\nBJ59 PCIERCA3_RX7_M BK48 VDDC_PCP BL61 VSS BM76 VSSBJ61 PCIERCA3_RX6_M BK50 VDDC_RCA3 BL63 VSS BM78 VSS\nBJ63 VSS BK52 VDDC_RCA3 BL65 VSS BM80 VSS\nBJ65 PCIERCA3_TX7_M BK54 VDDH_RCA3 BL67 VSS BM82 VSSBJ67 PCIERCA3_TX6_M BK56 VDDC_SOC BL69 VSS BM84 VSSTable 5: Pin Assignment – Sorted by Pin Number (Sheet 15 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 33Ampere® Altra® Max Datasheet\nCOMPUTING\nBN1 VSS BP16 VDDC_PCP BR29 VDDC_PCP BT70 VSS\nBN3 VSS BP18 VDDC_PCP BR57 VDDH_RCA7 BT72 VSS\nBN5 VSS BP20 VDDC_PCP BR59 VSS BT74 VSS\nBN7 VSS BP22 VDDC_PCP BR61 VSS BT76 VSSBN9 VSS BP24 VDDC_PCP BR63 VSS BT78 VSS\nBN11 VSS BP26 VDDC_PCP BR65 VSS BT80 VSS\nBN13 VSS BP28 VDDC_PCP BR67 VSS BT82 VSSBN15 VSS BP56 VDDC_SOC BR69 VSS BT84 VSS\nBN17 VSS BP58 VSS BR71 VSS BU1 VSS\nBN19 VSS BP60 PCIERCA3_RX5_P BR73 VSS BU3 VSSBN21 VSS BP62 PCIERCA3_RX4_P BR75 VSS BU5 VSSBN23 VSS BP64 PCIERCA3_TX5_P BR77 VSS BU7 VSS\nBN25 VSS BP66 PCIERCA3_TX4_P BR79 VSS BU9 VSS\nBN27 VSS BP68 VSS BR81 VSS BU11 VSSBN29 VSS BP70 PCIERCA7_RX5_P BR83 VSS BU13 VSS\nBN57 VDDC_SOC BP72 PCIERCA7_RX4_P BT2 VSS BU15 VSS\nBN59 PCIERCA3_RX5_M BP74 PCIERCA7_TX5_P BT4 VSS BU17 VSSBN61 PCIERCA3_RX4_M BP76 PCIERCA7_TX4_P BT6 VSS BU19 VSS\nBN63 VSS BP78 PCIERCA6_RX5_P BT8 VSS BU21 VSS\nBN65 PCIERCA3_TX5_M BP80 PCIERCA6_RX4_P BT10 VSS BU23 VSSBN67 PCIERCA3_TX4_M BP82 PCIERCA6_TX5_P BT12 VSS BU25 VSS\nBN69 PCIERCA7_RX5_M BP84 PCIERCA6_TX4_P BT14 VSS BU27 VSS\nBN71 PCIERCA7_RX4_M BR1 VDDC_PCP BT16 VSS BU29 VSSBN73 PCIERCA7_TX5_M BR3 VDDC_PCP BT18 VSS BU57 VDDH_RCA6\nBN75 PCIERCA7_TX4_M BR5 VDDC_PCP BT20 VSS BU59 PCIERCA3_RX3_M\nBN77 PCIERCA6_RX5_M BR7 VDDC_PCP BT22 VSS BU61 PCIERCA3_RX2_MBN79 PCIERCA6_RX4_M BR9 VDDC_PCP BT24 VSS BU63 VSS\nBN81 PCIERCA6_TX5_M BR11 VDDC_PCP BT26 VSS BU65 PCIERCA3_TX3_M\nBN83 PCIERCA6_TX4_M BR13 VDDC_PCP BT28 VSS BU67 PCIERCA3_TX2_M\nBP2 VDDC_PCP BR15 VDDC_PCP BT56 VDDH_RCA7 BU69 PCIERCA7_RX3_M\nBP4 VDDC_PCP BR17 VDDC_PCP BT58 VSS BU71 PCIERCA7_RX2_M\nBP6 VDDC_PCP BR19 VDDC_PCP BT60 VSS BU73 PCIERCA7_TX3_MBP8 VDDC_PCP BR21 VDDC_PCP BT62 VSS BU75 PCIERCA7_TX2_M\nBP10 VDDC_PCP BR23 VDDC_PCP BT64 VSS BU77 PCIERCA6_RX3_M\nBP12 VDDC_PCP BR25 VDDC_PCP BT66 VSS BU79 PCIERCA6_RX2_MBP14 VDDC_PCP BR27 VDDC_PCP BT68 VSS BU81 PCIERCA6_TX3_MTable 5: Pin Assignment – Sorted by Pin Number (Sheet 16 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 34Ampere® Altra® Max Datasheet\nCOMPUTING\nBU83 PCIERCA6_TX2_M BW13 VDDC_PCP BY28 VSS CA67 PCIERCA3_TX0_M\nBV2 VDDC_PCP BW15 VDDC_PCP BY56 VDDC_RCA7 CA69 PCIERCA7_RX1_M\nBV4 VDDC_PCP BW17 VDDC_PCP BY58 VSS CA71 PCIERCA7_RX0_M\nBV6 VDDC_PCP BW19 VDDC_PCP BY60 VSS CA73 PCIERCA7_TX1_MBV8 VDDC_PCP BW21 VDDC_PCP BY62 VSS CA75 PCIERCA7_TX0_M\nBV10 VDDC_PCP BW23 VDDC_PCP BY64 VSS CA77 PCIERCA6_RX1_M\nBV12 VDDC_PCP BW25 VDDC_PCP BY66 VSS CA79 PCIERCA6_RX0_MBV14 VDDC_PCP BW27 VDDC_PCP BY68 VSS CA81 PCIERCA6_TX1_M\nBV16 VDDC_PCP BW29 VDDC_PCP BY70 VSS CA83 PCIERCA6_TX0_M\nBV18 VDDC_PCP BW57 VDDC_RCA7 BY72 VSS CB2 VDDC_PCPBV20 VDDC_PCP BW59 VSS BY74 VSS CB4 VDDC_PCPBV22 VDDC_PCP BW61 VSS BY76 VSS CB6 VDDC_PCP\nBV24 VDDC_PCP BW63 VSS BY78 VSS CB8 VDDC_PCP\nBV26 VDDC_PCP BW65 VSS BY80 VSS CB10 VDDC_PCPBV28 VDDC_PCP BW67 VSS BY82 VSS CB12 VDDC_PCP\nBV56 VDDH_RCA6 BW69 VSS BY84 VSS CB14 VDDC_PCP\nBV58 VSS BW71 VSS CA1 VSS CB16 VDDC_PCPBV60 PCIERCA3_RX3_P BW73 VSS CA3 VSS CB18 VDDC_PCP\nBV62 PCIERCA3_RX2_P BW75 VSS CA5 VSS CB20 VDDC_PCP\nBV64 PCIERCA3_TX3_P BW77 VSS CA7 VSS CB22 VDDC_PCP\nBV66 PCIERCA3_TX2_P BW79 VSS CA9 VSS CB24 VDDC_PCP\nBV68 VSS BW81 VSS CA11 VSS CB26 VDDC_PCP\nBV70 PCIERCA7_RX3_P BW83 VSS CA13 VSS CB28 VDDC_PCPBV72 PCIERCA7_RX2_P BY2 VSS CA15 VSS CB56 VDDC_RCA6\nBV74 PCIERCA7_TX3_P BY4 VSS CA17 VSS CB58 VSS\nBV76 PCIERCA7_TX2_P BY6 VSS CA19 VSS CB60 PCIERCA3_RX1_PBV78 PCIERCA6_RX3_P BY8 VSS CA21 VSS CB62 PCIERCA3_RX0_P\nBV80 PCIERCA6_RX2_P BY10 VSS CA23 VSS CB64 PCIERCA3_TX1_P\nBV82 PCIERCA6_TX3_P BY12 VSS CA25 VSS CB66 PCIERCA3_TX0_PBV84 PCIERCA6_TX2_P BY14 VSS CA27 VSS CB68 VSS\nBW1 VDDC_PCP BY16 VSS CA29 VSS CB70 PCIERCA7_RX1_P\nBW3 VDDC_PCP BY18 VSS CA57 VDDC_RCA6 CB72 PCIERCA7_RX0_PBW5 VDDC_PCP BY20 VSS CA59 PCIERCA3_RX1_M CB74 PCIERCA7_TX1_P\nBW7 VDDC_PCP BY22 VSS CA61 PCIERCA3_RX0_M CB76 PCIERCA7_TX0_P\nBW9 VDDC_PCP BY24 VSS CA63 VSS CB78 PCIERCA6_RX1_P\nBW11 VDDC_PCP BY26 VSS CA65 PCIERCA3_TX1_M CB80 PCIERCA6_RX0_PTable 5: Pin Assignment – Sorted by Pin Number (Sheet 17 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 35Ampere® Altra® Max Datasheet\nCOMPUTING\nCB82 PCIERCA6_TX1_P CD11 VDDC_PCP CE26 VDDC_PCP CF65 PCIERCA2_TX1_M\nCB84 PCIERCA6_TX0_P CD13 VDDC_PCP CE28 VDDC_PCP CF67 PCIERCA2_TX0_M\nCC1 VDDC_PCP CD15 VDDC_PCP CE56 VDDC_RCA5 CF69 PCIERCA4_RX1_M\nCC3 VDDC_PCP CD17 VDDC_PCP CE58 VSS CF71 PCIERCA4_RX0_MCC5 VDDC_PCP CD19 VDDC_PCP CE60 PCIERCA2_RX1_P CF73 PCIERCA4_TX1_M\nCC7 VDDC_PCP CD21 VDDC_PCP CE62 PCIERCA2_RX0_P CF75 PCIERCA4_TX0_M\nCC9 VDDC_PCP CD23 VDDC_PCP CE64 PCIERCA2_TX1_P CF77 PCIERCA5_RX1_M\nCC11 VDDC_PCP CD25 VDDC_PCP CE66 PCIERCA2_TX0_P CF79 PCIERCA5_RX0_M\nCC13 VDDC_PCP CD27 VDDC_PCP CE68 VSS CF81 PCIERCA5_TX1_M\nCC15 VDDC_PCP CD29 VDDC_PCP CE70 PCIERCA4_RX1_P CF83 PCIERCA5_TX0_MCC17 VDDC_PCP CD57 VDDC_SOC_SENSE_N CE72 PCIERCA4_RX0_P CG2 VSSCC19 VDDC_PCP CD59 VSS CE74 PCIERCA4_TX1_P CG4 VSS\nCC21 VDDC_PCP CD61 VSS CE76 PCIERCA4_TX0_P CG6 VSS\nCC23 VDDC_PCP CD63 VSS CE78 PCIERCA5_RX1_P CG8 VSSCC25 VDDC_PCP CD65 VSS CE80 PCIERCA5_RX0_P CG10 VSS\nCC27 VDDC_PCP CD67 VSS CE82 PCIERCA5_TX1_P CG12 VSS\nCC29 VDDC_PCP CD69 VSS CE84 PCIERCA5_TX0_P CG14 VSSCC57 VDDC_SOC_SENSE_P CD71 VSS CF1 VSS CG16 VSS\nCC59 VSS CD73 VSS CF3 VSS CG18 VSS\nCC61 VSS CD75 VSS CF5 VSS CG20 VSSCC63 VSS CD77 VSS CF7 VSS CG22 VSS\nCC65 VSS CD79 VSS CF9 VSS CG24 VSS\nCC67 VSS CD81 VSS CF11 VSS CG26 VSSCC69 VSS CD83 VSS CF13 VSS CG28 VSS\nCC71 VSS CE2 VDDC_PCP CF15 VSS CG56 VDDC_RCA4\nCC73 VSS CE4 VDDC_PCP CF17 VSS CG58 VSSCC75 VSS CE6 VDDC_PCP CF19 VSS CG60 VSS\nCC77 VSS CE8 VDDC_PCP CF21 VSS CG62 VSS\nCC79 VSS CE10 VDDC_PCP CF23 VSS CG64 VSSCC81 VSS CE12 VDDC_PCP CF25 VSS CG66 VSS\nCC83 VSS CE14 VDDC_PCP CF27 VSS CG68 VSS\nCD1 VDDC_PCP CE16 VDDC_PCP CF29 VSS CG70 VSSCD3 VDDC_PCP CE18 VDDC_PCP CF57 VDDC_RCA5 CG72 VSS\nCD5 VDDC_PCP CE20 VDDC_PCP CF59 PCIERCA2_RX1_M CG74 VSS\nCD7 VDDC_PCP CE22 VDDC_PCP CF61 PCIERCA2_RX0_M CG76 VSSCD9 VDDC_PCP CE24 VDDC_PCP CF63 VSS CG78 VSSTable 5: Pin Assignment – Sorted by Pin Number (Sheet 18 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 36Ampere® Altra® Max Datasheet\nCOMPUTING\nCG80 VSS CJ10 VDDC_PCP CK23 VSS CL64 VSS\nCG82 VSS CJ12 VDDC_PCP CK25 VSS CL66 VSS\nCG84 VSS CJ14 VDDC_PCP CK27 VSS CL68 VSS\nCH1 VDDC_PCP CJ16 VDDC_PCP CK29 VSS CL70 VSSCH3 VDDC_PCP CJ18 VDDC_PCP CK57 VDDH_RCA5 CL72 VSS\nCH5 VDDC_PCP CJ20 VDDC_PCP CK59 PCIERCA2_RX3_M CL74 VSS\nCH7 VDDC_PCP CJ22 VDDC_PCP CK61 PCIERCA2_RX2_M CL76 VSSCH9 VDDC_PCP CJ24 VDDC_PCP CK63 VSS CL78 VSS\nCH11 VDDC_PCP CJ26 VDDC_PCP CK65 PCIERCA2_TX3_M CL80 VSS\nCH13 VDDC_PCP CJ28 VDDC_PCP CK67 PCIERCA2_TX2_M CL82 VSSCH15 VDDC_PCP CJ56 VDDH_RCA5 CK69 PCIERCA4_RX3_M CL84 VSSCH17 VDDC_PCP CJ58 VSS CK71 PCIERCA4_RX2_M CM1 VDDC_PCP\nCH19 VDDC_PCP CJ60 PCIERCA2_RX3_P CK73 PCIERCA4_TX3_M CM3 VDDC_PCP\nCH21 VDDC_PCP CJ62 PCIERCA2_RX2_P CK75 PCIERCA4_TX2_M CM5 VDDC_PCPCH23 VDDC_PCP CJ64 PCIERCA2_TX3_P CK77 PCIERCA5_RX3_M CM7 VDDC_PCP\nCH25 VDDC_PCP CJ66 PCIERCA2_TX2_P CK79 PCIERCA5_RX2_M CM9 VDDC_PCP\nCH27 VDDC_PCP CJ68 VSS CK81 PCIERCA5_TX3_M CM11 VDDC_PCPCH29 VDDC_PCP CJ70 PCIERCA4_RX3_P CK83 PCIERCA5_TX2_M CM13 VDDC_PCP\nCH57 VDDC_RCA4 CJ72 PCIERCA4_ RX2_P CL2 VSS CM15 VDDC_PCP\nCH59 VSS CJ74 PCIERCA4_TX3_P CL4 VSS CM17 VDDC_PCPCH61 VSS CJ76 PCIERCA4_TX2_P CL6 VSS CM19 VDDC_PCP\nCH63 VSS CJ78 PCIERCA5_RX3_P CL8 VSS CM21 VDDC_PCP\nCH65 VSS CJ80 PCIERCA5_RX2_P CL10 VSS CM23 VDDC_PCPCH67 VSS CJ82 PCIERCA5_TX3_P CL12 VSS CM25 VDDC_PCP\nCH69 VSS CJ84 PCIERCA5_TX2_P CL14 VSS CM27 VDDC_PCP\nCH71 VSS CK1 VSS CL16 VSS CM29 VDDC_PCPCH73 VSS CK3 VSS CL18 VSS CM57 VDDH_RCA4\nCH75 VSS CK5 VSS CL20 VSS CM59 VSS\nCH77 VSS CK7 VSS CL22 VSS CM61 VSSCH79 VSS CK9 VSS CL24 VSS CM63 VSS\nCH81 VSS CK11 VSS CL26 VSS CM65 VSS\nCH83 VSS CK13 VSS CL28 VSS CM67 VSS\nCJ2 VDDC_PCP CK15 VSS CL56 VDDH_RCA4 CM69 VSS\nCJ4 VDDC_PCP CK17 VSS CL58 VSS CM71 VSS\nCJ6 VDDC_PCP CK19 VSS CL60 VSS CM73 VSSCJ8 VDDC_PCP CK21 VSS CL62 VSS CM75 VSSTable 5: Pin Assignment – Sorted by Pin Number (Sheet 19 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 37Ampere® Altra® Max Datasheet\nCOMPUTING\nCM77 VSS CP7 VSS CR22 VSS CT61 VSS\nCM79 VSS CP9 VSS CR24 VSS CT63 VSS\nCM81 VSS CP11 VSS CR26 VSS CT65 VSS\nCM83 VSS CP13 VSS CR28 VSS CT67 VSS\nCN2 VDDC_PCP CP15 VSS CR56 VDDC_SOC CT69 VSS\nCN4 VDDC_PCP CP17 VSS CR58 VSS CT71 VSS\nCN6 VDDC_PCP CP19 VSS CR60 VSS CT73 VSSCN8 VDDC_PCP CP21 VSS CR62 VSS CT75 VSS\nCN10 VDDC_PCP CP23 VSS CR64 VSS CT77 VSS\nCN12 VDDC_PCP CP25 VSS CR66 VSS CT79 VSSCN14 VDDC_PCP CP27 VSS CR68 VSS CT81 VSSCN16 VDDC_PCP CP29 VSS CR70 VSS CT83 VSS\nCN18 VDDC_PCP CP57 VDDC_SOC CR72 VSS CU2 VDDC_PCP\nCN20 VDDC_PCP CP59 PCIERCA2_RX5_M CR74 VSS CU4 VDDC_PCPCN22 VDDC_PCP CP61 PCIERCA2_RX4_M CR76 VSS CU6 VDDC_PCP\nCN24 VDDC_PCP CP63 VSS CR78 VSS CU8 VDDC_PCP\nCN26 VDDC_PCP CP65 PCIERCA2_TX5_M CR80 VSS CU10 VDDC_PCPCN28 VDDC_PCP CP67 PCIERCA2_TX4_M CR82 VSS CU12 VDDC_PCP\nCN56 VDDC_SOC CP69 PCIERCA4_RX5_M CR84 VSS CU14 VDDC_PCP\nCN58 VSS CP71 PCIERCA4_RX4_M CT1 VDDC_PCP CU16 VDDC_PCPCN60 PCIERCA2_RX5_P CP73 PCIERCA4 _TX5_M CT3 VDDC_PC P CU18 VDDC_PCP\nCN62 PCIERCA2_RX4_P CP75 PCIERCA4 _TX4_M CT5 VDDC_PC P CU20 VDDC_PCP\nCN64 PCIERCA2_TX5_P CP77 PCIERCA5 _RX5_M CT7 VDDC_PCP CU22 VDDC_PCP\nCN66 PCIERCA2_TX4_P CP79 PCIERCA5 _RX4_M CT9 VDDC_PCP CU24 VDDC_PCP\nCN68 VSS CP81 PCIERCA5_TX5_M CT11 VDDC_PCP CU26 VDDC_PCP\nCN70 PCIERCA4_RX5_P CP83 PCIERCA5 _TX4_M CT13 VDDC_PC P CU28 VDDC_PCP\nCN72 PCIERCA4_RX4_P CR2 VSS CT15 VDDC_PCP CU30 VDDC_PCP\nCN74 PCIERCA4_TX5_P CR4 VSS CT17 VDDC_PCP CU32 VDDC_PCP\nCN76 PCIERCA4_TX4_P CR6 VSS CT19 VDDC_PCP CU34 VDDC_PCPCN78 PCIERCA5_RX5_P CR8 VSS CT21 VDDC_PCP CU36 VDDC_PCP\nCN80 PCIERCA5_RX4_P CR10 VSS C T23 VDDC_PCP CU38 VDDC_PCP\nCN82 PCIERCA5_TX5_P CR12 VSS C T25 VDDC_PCP CU40 VDDC_PCP\nCN84 PCIERCA5_TX4_P CR14 VSS C T27 VDDC_PCP CU42 VDDC_PCP\nCP1 VSS CR16 VSS CT29 VDD C_PCP CU44 VDDC_PCP\nCP3 VSS CR18 VSS CT57 VDDC_SOC CU46 VDDC_PCPCP5 VSS CR20 VSS CT59 VSS CU48 VDDC_PCPTable 5: Pin Assignment – Sorted by Pin Number (Sheet 20 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 38Ampere® Altra® Max Datasheet\nCOMPUTING\nCU50 VDDC_RCA2 CV37 VSS CW26 VSS CY13 VSS\nCU52 VDDC_RCA2 CV39 VSS CW28 VDDC_PCP CY15 VSS\nCU54 VDDH_RCA2 CV41 VSS CW30 VDDC_PCP CY17 VSS\nCU56 VDDC_SOC CV43 VSS CW32 VDDC_PCP CY19 VSSCU58 VSS CV45 VSS CW34 VDDC_PCP CY21 VSS\nCU60 PCIERCA2_RX7_P CV47 VSS CW36 VDDC_PCP CY23 VSS\nCU62 PCIERCA2_RX6_P CV49 VSS CW38 VDDC_PCP CY25 VSSCU64 PCIERCA2_TX7_P CV51 VSS C W40 VDDC_PCP CY27 VDDC_PCP\nCU66 PCIERCA2_TX6_P CV53 VSS C W42 VDDC_PCP CY29 VDDC_PCP\nCU68 VSS CV55 VSS CW44 VDDC_PCP CY31 VDDC_PCPCU70 PCIERCA4_RX7_P CV57 VDDC_S OC CW46 VDDC_PCP CY33 VDDC_PCP\nCU72 PCIERCA4_RX6_P CV59 PCIERCA2 _RX7_M CW48 VDDC_PCP CY35 VDDC_PCP\nCU74 PCIERCA4_TX7_P CV61 PCIERCA2 _RX6_M CW50 VDDC_RCA2 CY37 VDDC_PCP\nCU76 PCIERCA4_TX6_P CV63 VSS C W52 VDDC_RCA2 CY39 VDDC_PCP\nCU78 PCIERCA5_RX7_P CV65 PCIERCA2 _TX7_M CW54 VDDH_RC A2 CY41 VDDC_PCP\nCU80 PCIERCA5_RX6_P CV67 PCIERCA2 _TX6_M CW56 VDDC_SO C CY43 VDDC_PCP\nCU82 PCIERCA5_TX7_P CV69 PCIERCA4_RX7_M CW58 VSS CY45 VDDC_PCPCU84 PCIERCA5_TX6_P CV71 PCIERCA4_RX6_M CW60 VSS CY47 VDDC_PCP\nCV1 VDDC_PCP CV73 PCIERCA4_TX7_M CW62 VSS CY49 VDDC_PCP\nCV3 VDDC_PCP CV75 PCIERCA4_TX6_M CW64 VSS CY51 VDDC_RCA2CV5 VDDC_PCP CV77 PCIERCA5_RX7_M CW66 VSS CY53 VDDH_RCA2\nCV7 VDDC_PCP CV79 PCIERCA5_RX6_M CW 68 VSS CY55 VDDC_SOC_CLKBUFF_AVDD\nCV9 VDDC_PCP CV81 PCIERCA5_TX7_M CW70 VSS CY57 VDDC_SOC\nCV11 VDDC_PCP CV83 PCIERCA5_TX6_M CW72 VSS CY59 VSS\nCV13 VDDC_PCP CW2 VSS CW74 VSS CY61 VSS\nCV15 VDDC_PCP CW4 VSS CW76 VSS CY63 VSSCV17 VDDC_PCP CW6 VDDC_PCP CW78 VSS CY65 VSS\nCV19 VDDC_PCP CW8 VSS CW80 VSS CY67 VSS\nCV21 VDDC_PCP CW10 VSS CW82 VSS CY69 VSSCV23 VDDC_PCP CW12 VDDC_PCP CW84 VSS CY71 VSS\nCV25 VDDC_PCP CW14 VSS CY1 VDDC_PCP CY73 VSS\nCV27 VSS CW16 VSS CY3 VSS CY75 VSSCV29 VSS CW18 VDDC_PCP CY5 VSS CY77 VSS\nCV31 VSS CW20 VSS CY7 VSS CY79 VSS\nCV33 VSS CW22 VSS CY9 VSS CY81 VSSCV35 VSS CW24 VDDC_PCP CY11 VSS CY83 VSSTable 5: Pin Assignment – Sorted by Pin Number (Sheet 21 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 39Ampere® Altra® Max Datasheet\nCOMPUTING\nDA2 VSS DA74 PCIERCA4_TX9_P DB61 PCIERCA2_RX8_M DC50 VDDC_PCP\nDA4 PCIERCA0_RX8_M DA76 PCIERCA4_TX8_P DB63 VSS DC52 VDDC_PCP\nDA6 VSS DA78 PCIERCA5_RX9_P DB65 PCIERCA2_TX9_M DC54 VDDC_SOC\nDA8 VSS DA80 PCIERCA5_RX8_P DB67 PCIERCA2_TX8_M DC56 VDDC_SOC\nDA10 PCIERCA0_TX8_M DA82 PCIERCA5_T X9_P DB69 PCIERCA4_RX9_M DC58 VSS\nDA12 VSS DA84 PCIERCA5_TX8_P DB71 PCIERCA4_RX8_M DC60 VSS\nDA14 VSS DB1 VSS DB73 PCIERCA4_TX9_M DC62 VSSDA16 PCIERCA0_RX1_M DB3 PCIERCA0_RX8_P DB75 PCIERCA4_TX8_M DC64 VSS\nDA18 VSS DB5 VSS DB77 PCIERCA5_RX9_M DC66 VSS\nDA20 VSS DB7 PCIERCA0_RX9_M DB79 PCIERCA5_RX8_M DC68 VSSDA22 PCIERCA0_TX1_M DB9 PCIERCA0_TX8_P DB81 PCIERCA5_TX9_M DC70 VSSDA24 VSS DB11 VSS DB83 PCIERCA5_TX8_M DC72 VSS\nDA26 VSS DB13 PCIERCA0_TX9_M DC2 VSS DC74 VSS\nDA28 VSS DB15 PCIERCA0_RX1_P DC4 VSS DC76 VSSDA30 VSS DB17 VSS DC6 PCIERCA0_RX9_P DC78 VSS\nDA32 VSS DB19 PCIERCA0_RX0_M DC8 VSS DC80 VSS\nDA34 VSS DB21 PCIERCA0_TX1_P DC10 VSS DC82 VSSDA36 VSS DB23 VSS DC12 PCIERCA0_TX9_P DC84 VSS\nDA38 VSS DB25 PCIERCA0_TX0_M DC14 VSS DD1 VSS\nDA40 VSS DB27 VSS DC16 VSS DD3 VSSDA42 VSS DB29 VSS DC18 PCIERCA0_RX0_P DD5 VSS\nDA44 VSS DB31 VSS DC20 VSS DD7 VSS\nDA46 VSS DB33 VSS DC22 VSS DD9 VSSDA48 VSS DB35 VSS DC24 PCIERCA0_TX0_P DD11 VSS\nDA50 VSS DB37 VSS DC26 VSS DD13 VSS\nDA52 VSS DB39 VSS DC28 VDDC_RCA0 DD15 VSSDA54 VSS DB41 VSS DC30 VDDC_RCA0 DD17 VSS\nDA56 VDDC_SOC DB43 VSS DC32 VDDC_PCP DD19 VSS\nDA58 VSS DB45 VSS DC34 VDDC_PCP DD21 VSSDA60 PCIERCA2_RX9_P DB47 VSS DC36 VDDC_PCP DD23 VSS\nDA62 PCIERCA2_RX8_P DB49 VSS DC38 VDDC_PCP DD25 VSS\nDA64 PCIERCA2_TX9_P DB51 VSS DC40 VDDC_PCP DD27 VDDC_RCA0DA66 PCIERCA2_TX8_P DB53 VSS DC42 VDDC_PCP DD29 VDDC_RCA0\nDA68 VSS DB55 VSS DC44 VDDC_PCP DD31 VDDC_RCA0\nDA70 PCIERCA4_RX9_P DB57 VDDC_S OC DC46 VDDC_PCP DD33 VDDC_PCP\nDA72 PCIERCA4_RX8_P DB59 PCIERCA2_RX9_M DC48 VDDC_PCP DD35 VDDC_PCPTable 5: Pin Assignment – Sorted by Pin Number (Sheet 22 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 40Ampere® Altra® Max Datasheet\nCOMPUTING\nDD37 VDDC_PCP DE26 VSS DF13 PCIERCA0_TX11_M DG2 VSS\nDD39 VDDC_PCP DE28 VSS DF15 PCIERCA0_RX3_P DG4 VSS\nDD41 VDDC_PCP DE30 VSS DF17 VSS DG6 PCIERCA0_RX11_P\nDD43 VDDC_PCP DE32 VSS DF19 PCIERCA0_RX2_M DG8 VSSDD45 VDDC_PCP DE34 VSS DF21 PCIERCA0_TX3_P DG10 VSS\nDD47 VDDC_PCP DE36 VSS DF23 VSS DG12 PCIERCA0_TX11_P\nDD49 VDDC_PCP DE38 VSS DF25 PCIERCA0_TX2_M DG14 VSSDD51 VDDC_PCP DE40 VSS DF27 VSS DG16 VSS\nDD53 VDDC_PCP DE42 VSS DF29 VSS DG18 PCIERCA0_RX2_P\nDD55 VDDC_SOC DE44 VSS DF31 VSS DG20 VSSDD57 VDDC_SOC DE46 VSS DF33 VSS DG22 VSSDD59 VSS DE48 VSS DF35 VSS DG24 PCIERCA0_TX2_P\nDD61 VSS DE50 VSS DF37 VSS DG26 VSS\nDD63 VSS DE52 VSS DF39 VSS DG28 VDDH_RCA0DD65 VSS DE54 VSS DF41 VSS DG30 RFU_37\nDD67 VSS DE56 VSS DF43 VSS DG32 VDD18_SERDES_AVDD\nDD69 VSS DE58 VSS DF45 VSS DG34 VDD18_SERDES_AVDDDD71 VSS DE60 PCIERCA2_RX11_P DF47 VSS DG36 VDD18_DDR_AVDD\nDD73 VSS DE62 PCIERCA2_RX10_P DF49 VSS DG38 VDD18_SOC\nDD75 VSS DE64 PCIERCA2_TX11_P DF51 VSS DG40 RFU_15DD77 VSS DE66 PCIERCA2_TX10_P DF53 VSS DG42 RFU_39\nDD79 VSS DE68 VSS DF55 VSS DG44 VDDC_PCP\nDD81 VSS DE70 PCIERCA4_RX11_P DF57 VDDC_PCP DG46 VDDC_PCPDD83 VSS DE72 PCIERCA4_RX10_P DF59 PCIERCA2_RX11_M DG48 VDDC_PCP\nDE2 VSS DE74 PCIERCA4_TX11_P DF6 1 PCIERCA2_RX10_M DG50 VDDC_PCP\nDE4 PCIERCA0_RX10_M DE76 PCIERCA4_TX10_P DF63 VSS DG52 VDDC_PCPDE6 VSS DE78 PCIERCA5_RX11_P DF65 PCIERCA2_TX11_M DG54 VDDC_PCP\nDE8 VSS DE80 PCIERCA5_RX10_P DF67 PCIERCA2_TX10_M DG56 VDDC_PCP\nDE10 PCIERCA0_TX10_M DE82 PCIERCA5_TX11_P DF69 PCIERCA4_RX11_M DG58 VSSDE12 VSS DE84 PCIERCA5_TX10_P DF71 PCIERCA4_RX10_M DG60 VSS\nDE14 VSS DF1 VSS DF73 PCIERCA4_TX11_M DG62 VSS\nDE16 PCIERCA0_RX3_M DF3 PCIERCA0_RX 10_P DF75 PCIERCA4_TX10_M DG64 VSS\nDE18 VSS DF5 VSS DF77 PCIERCA5_RX11_M DG66 VSS\nDE20 VSS DF7 PCIERCA0_RX11_M DF79 PCIERCA5_RX10_M DG68 VSS\nDE22 PCIERCA0_TX3_M DF9 PCIERCA0_TX10_P DF81 PCIERCA5_TX11_M DG70 VSSDE24 VSS DF11 VSS DF83 PCIERCA5_TX10_M DG72 VSSTable 5: Pin Assignment – Sorted by Pin Number (Sheet 23 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 41Ampere® Altra® Max Datasheet\nCOMPUTING\nDG74 VSS DH61 VSS DJ50 VSS DK37 RFU_32\nDG76 VSS DH63 VSS DJ52 VSS DK39 RFU_33\nDG78 VSS DH65 VSS DJ54 VSS DK41 DDR1_PLL_TESTOUT_P\nDG80 VSS DH67 VSS DJ56 VDDC_PCP DK43 VSSDG82 VSS DH69 VSS DJ58 VSS DK45 VSS\nDG84 VSS DH71 VSS DJ60 PCIERCA2_RX13_P DK47 VSS\nDH1 VSS DH73 VSS DJ62 PCI ERCA2_RX12_P DK49 VSS\nDH3 VSS DH75 VSS DJ64 PCIERCA2_TX13_P DK51 VSS\nDH5 VSS DH77 VSS DJ66 PCIERCA2_TX12_P DK53 VSS\nDH7 VSS DH79 VSS DJ68 VSS DK55 VSSDH9 VSS DH81 VSS DJ70 PCIER CA4_RX13_P DK57 VDDC_PCP\nDH11 VSS DH83 VSS DJ72 PCIERCA4_RX12_P DK59 PCIERCA2_RX13_M\nDH13 VSS DJ2 VSS DJ74 PCIERCA4_TX13_P DK61 PCIERCA2_RX12_M\nDH15 VSS DJ4 PCIERCA0_RX12_M DJ76 PCIERCA4_TX12_P DK63 VSSDH17 VSS DJ6 VSS DJ78 PCIERCA5_ RX13_P DK65 PCIERCA2_TX13_M\nDH19 VSS DJ8 VSS DJ80 PCIERCA5_ RX12_P DK67 PCIERCA2_TX12_M\nDH21 VSS DJ10 PCIERCA0_TX12_M DJ82 PCIERCA5_TX13_P DK69 PCIERCA4_RX13_MDH23 VSS DJ12 VSS DJ84 PCIERCA5_TX12_P DK71 PCIERCA4_RX12_M\nDH25 VSS DJ14 VSS DK1 VSS DK73 PCIERCA4_TX13_M\nDH27 VDDH_RCA0 DJ16 PCIERCA0_RX5_M DK3 PCIERCA0_RX12_P DK75 PCIERCA4_TX12_MDH29 VDDH_RCA0 DJ18 VSS DK5 VSS DK77 PCIERCA5_RX13_M\nDH31 RFU_38 DJ20 VSS DK7 PCIERCA0_RX13_M DK79 PCIERCA5_RX12_M\nDH33 VDD18_SERDES_AVDD DJ22 PCIERCA0_TX5_M DK9 PCIERCA0_TX12_P DK81 PCIERCA5_TX13_M\nDH35 VDD18_DDR_AVDD DJ24 VSS D K11 VSS DK83 PCIERCA5_TX12_M\nDH37 VDD18_DDR_AVDD DJ26 VSS DK13 PCIERCA0_TX13_M DL2 VSS\nDH39 VDD18_SOC DJ28 VSS DK15 PCIERCA0_RX5_P DL4 VSSDH41 RFU_36 DJ30 VSS DK17 VSS DL6 PCIERCA0_RX13_P\nDH43 VDDC_PCP DJ32 VSS DK19 PCIERCA0_RX4_M DL8 VSS\nDH45 VDDC_PCP DJ34 VSS DK21 PCIERCA0_TX5_P DL10 VSSDH47 VDDC_PCP DJ36 VSS DK23 VSS DL12 PCIERCA0_TX13_P\nDH49 VDDC_PCP DJ38 VSS DK25 PCIERCA0_TX4_M DL14 VSS\nDH51 VDDC_PCP DJ40 VSS DK27 VSS DL16 VSSDH53 VDDC_PCP DJ42 VSS DK29 EFUSE_MFG_VDDQ1P8 DL18 PCIERCA0_RX4_P\nDH55 VDDC_PCP DJ44 VSS DK31 EFUSE_PCP_VDDQ1P8 DL20 VSS\nDH57 VDDC_PCP DJ46 VSS DK33 IIC_SDA_1 DL22 VSSDH59 VSS DJ48 VSS DK35 RFU_ 22 DL24 PCIERCA0_TX4_PTable 5: Pin Assignment – Sorted by Pin Number (Sheet 24 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 42Ampere® Altra® Max Datasheet\nCOMPUTING\nDL26 VSS DM13 VSS DN2 VSS DN74 PCIERCA4_TX15_P\nDL28 EFUSE_SOC_VDDQ1P8 DM15 VSS DN4 PCI ERCA0_RX14_M DN76 PCIERCA4_TX14_P\nDL30 EFUSE_TMM_VDDQ1P8 DM17 VSS DN6 VSS DN78 PCIERCA5_RX15_P\nDL32 IIC_SCL_1 DM19 VSS DN8 VSS DN80 PCIERCA5_RX14_PDL34 RFU_21 DM21 VSS DN10 PCIERCA 0_TX14_M DN82 PCIERCA5_TX15_P\nDL36 RFU_23 DM23 VSS DN12 V SS DN84 PCIERCA5_TX14_P\nDL38 VSS DM25 VSS DN14 VSS DP1 VSSDL40 RFU_24 DM27 PQ T_VDM_EXTVREF DN16 PCIERCA0_RX7_M DP3 PCIERCA0_RX14_P\nDL42 DDR1_PLL_TESTOUT_N DM29 SYS_TS_AN_IO_1 DN18 VSS DP5 VSS\nDL44 VDDC_PCP DM31 VSS DN20 VSS DP7 PCIERCA0_RX15_MDL46 VDDC_PCP DM33 VSS DN22 PCIER CA0_TX7_M DP9 PCIERCA0_TX14_P\nDL48 VDDC_PCP DM35 VSS DN24 VSS DP11 VSS\nDL50 VDDC_PCP DM37 VSS DN26 VSS DP13 PCIERCA0_TX15_M\nDL52 VDDC_PCP DM39 VSS DN28 SYS_TS_AN_IO_0 DP15 PCIERCA0_RX7_PDL54 VDDC_PCP DM41 VSS DN30 VSS DP17 VSS\nDL56 VDDC_PCP DM43 VDDQ_DDR0123 DN32 VSS DP19 PCIERCA0_RX6_M\nDL58 VSS DM45 VDDC_PCP DN34 VSS DP21 PCIERCA0_TX7_PDL60 VSS DM47 VDDC_PCP DN36 VSS DP23 VSS\nDL62 VSS DM49 VDDC_PCP DN38 VSS DP25 PCIERCA0_TX6_M\nDL64 VSS DM51 VDDC_PCP DN40 RFU_25 DP27 VSSDL66 VSS DM53 VDDC_PCP DN42 DDR2_PLL_TESTOUT_N DP29 VSS\nDL68 VSS DM55 VDDC_PCP DN44 VSS DP31 IIC_SDA_4\nDL70 VSS DM57 VDDC_PCP DN46 VSS DP33 ALERT4_NDL72 VSS DM59 VSS DN48 VSS DP35 ALERT3_N\nDL74 VSS DM61 VSS DN50 VSS DP37 ALERT2_N\nDL76 VSS DM63 VSS DN52 VSS DP39 RFU_26DL78 VSS DM65 VSS DN54 VSS DP41 DDR2_PLL_TESTOUT_P\nDL80 VSS DM67 VSS DN56 VSS DP43 DDR3_PLL_TESTOUT_N\nDL82 VSS DM69 VSS DN58 VSS DP45 VSSDL84 VSS DM71 VSS DN60 PCIERCA2_RX15_P DP47 VSS\nDM1 VSS DM73 VSS DN62 PCI ERCA2_RX14_P DP49 VSS\nDM3 VSS DM75 VSS DN64 PCIERCA2_TX 15_P DP51 SYS_REFCLK_SRIS_N\nDM5 VSS DM77 VSS DN66 PCIERCA2_TX 14_P DP53 SYS_REFCLK_SRNS_N\nDM7 VSS DM79 VSS DN68 VSS DP55 VSS\nDM9 VSS DM81 VSS DN70 PCI ERCA4_RX15_P DP57 VSS\nDM11 VSS DM83 VSS DN72 PCIERCA4_RX14_P DP59 PCIERCA2_RX15_MTable 5: Pin Assignment – Sorted by Pin Number (Sheet 25 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 43Ampere® Altra® Max Datasheet\nCOMPUTING\nDP61 PCIERCA2_RX14_M DR50 VSS DT39 IIC_SCL_0 DU34 VSS\nDP63 VSS DR52 SYS_REFCLK_SRIS_P DT41 DDR0_PLL_TESTOUT_N DU36 IIC_SCL_2\nDP65 PCIERCA2_TX15_M DR54 SYS_REFCLK_SRNS_P DT43 DDR3_PLL_TESTOUT_P DU38 VSS\nDP67 PCIERCA2_TX14_M DR56 SPI1_IO1 DT45 RFU_17 DU40 VSSDP69 PCIERCA4_RX15_M DR58 VSS DT47 RFU_19 DU42 DDR0_PLL_TESTOUT_P\nDP71 PCIERCA4_RX14_M DR60 VSS DT49 SPI1_CS0 DU44 VSS\nDP73 PCIERCA4_TX15_M DR62 VSS DT51 VSS DU46 VSSDP75 PCIERCA4_TX14_M DR64 VSS DT53 VSS DU48 RFU_31\nDP77 PCIERCA5_RX15_M DR66 VSS DT55 VSS DU50 SPI1_CS1\nDP79 PCIERCA5_RX14_M DR68 VSS DT57 SPI1_CLK DU52 SPI1_CS2\nDP81 PCIERCA5_TX15_M DR70 VSS DT59 VSS DU54 SPI1_IO0DP83 PCIERCA5_TX14_M DR72 VSS DT61 VSS DU56 SPI1_IO2\nDR2 VSS DR74 VSS DT63 VSS DU58 SPI0_IO1\nDR4 VSS DR76 VSS DT67 VSS DU60 SPI0_IO3DR6 PCIERCA0_RX15_P DR78 VSS DT69 VSS DU62 SPI0_CS1\nDR8 VSS DR80 VSS DT71 VSS DU68 UART_SCLK\nDR10 VSS DR82 VSS DT73 VSS DU70 UART_RTS0DR12 PCIERCA0_TX15_P DR84 VSS DT75 VSS DU72 VDDQ_DDR01_SENSE_N\nDR14 VSS DT1 VSS DT77 VSS DU74 VDDQ_DDR23_SENSE_N\nDR16 VSS DT3 VSS DT79 VSS DU76 UART_SIN1DR18 PCIERCA0_RX6_P DT5 VSS DT81 VSS DU78 UART_SIN3\nDR20 VSS DT7 VSS DT83 VSS DU80 UART_SOUT0\nDR22 VSS DT9 VSS DU2 IIC_SCL_10 DU82 UART_SOUT2DR24 PCIERCA0_TX6_P DT11 VSS DU4 ALERT10_N DU84 UART_SOUT4\nDR26 VSS DT13 VSS DU6 VSS DV1 VSS\nDR28 IIC_SCL_5 DT15 VSS DU8 ALERT9_N DV3 IIC_SDA_10DR30 ALERT5_N DT17 VSS DU10 IIC_SDA_8 DV5 IIC_SCL_9\nDR32 VSS DT19 VSS DU12 VSS DV7 IIC_SDA_9\nDR34 VSS DT23 VSS DU14 IIC_SDA_7 DV9 IIC_SCL_8DR36 VSS DT25 VSS DU16 IIC_SCL_6 DV11 ALERT8_N\nDR38 IIC_SDA_0 DT27 RFU_27 DU18 VSS DV13 IIC_SCL_7\nDR40 PMALERT_N DT29 IIC_SDA_5 DU24 VSS DV15 ALERT7_NDR42 VSS DT31 IIC_SCL_4 DU26 RFU_28 DV17 IIC_SDA_6\nDR44 RFU_16 DT33 IIC_SCL_ 3 DU28 VSS DV19 ALERT6_N\nDR46 RFU_18 DT35 IIC_SDA_3 DU30 VSS DV23 WSCAN_ENIDR48 RFU_20 DT37 IIC_SDA_2 DU32 VSS DV25 WSCAN_ENOTable 5: Pin Assignment – Sorted by Pin Number (Sheet 26 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 44Ampere® Altra® Max Datasheet\nCOMPUTING\nDV27 EDT_UPDATE DW18 VSS DY5 DDR3_DSTR_7_N DY77 DDR3_DATA_12\nDV29 VSS DW20 VSS DY7 DDR3_DATA_61 DY79 DDR3_DATA_6\nDV31 VSS DW22 VSS DY9 DDR3_DATA_55 DY81 DDR3_DSTR_9_P\nDV33 VSS DW24 VSS DY11 DDR3_DSTR_6_N DY83 DDR3_DATA_4DV35 VSS DW26 VSS DY13 DDR3_DATA_53 EA2 DDR3_DATA_58\nDV37 VSS DW28 VDDQ_DDR0123 DY15 DDR3_DATA_47 EA4 DDR3_DSTR_7_P\nDV39 VSS DW30 VSS DY17 DDR3_DSTR_5_N EA6 DDR3_DATA_57DV41 VSS DW32 VDDQ_DDR0123 DY19 DDR3_DATA_45 EA8 DDR3_DATA_51\nDV43 VSS DW34 VSS DY21 DDR3_DATA_39 EA10 DDR3_DSTR_6_P\nDV45 VSS DW36 VDDQ_DDR0123 DY23 DDR3_DSTR_4_N EA12 DDR3_DATA_49DV47 VSS DW38 VSS DY25 DDR3_DATA_37 EA14 DDR3_DATA_43DV49 VSS DW40 VDDQ_DDR0123 DY27 DDR3_CID_0 EA16 DDR3_DSTR_5_P\nDV51 VSS DW42 VSS DY29 DDR3_CID_2 EA18 DDR3_DATA_41\nDV53 VSS DW44 VDDQ_DDR0123 DY31 DDR3_ADDR_13 EA20 DDR3_DATA_35DV55 SPI1_IO3 DW46 VSS DY33 DDR3_CS_N_0 EA22 DDR3_DSTR_4_P\nDV57 SPI0_IO0 DW48 VDDQ_DDR0123 DY 35 DDR3_BA_0 EA24 DDR3_DATA_33\nDV59 SPI0_IO2 DW50 VDDQ_DDR0123 DY37 DDR3_PAR EA26 DDR3_ATB1DV61 SPI0_CS0 DW52 VDDQ_DDR0123 DY 39 DDR3_CLK_0_P EA28 DDR3_ODT_1\nDV63 SPI0_CS2 DW54 VSS DY41 DDR 3_CLK_2_P EA30 DDR3_CS_N_3\nDV67 SPI0_CLK DW56 VSS DY43 DDR3_ADDR_1 EA32 DDR3_ODT_0DV69 UART_CTS0 DW58 VSS DY45 DDR3_ADDR_6 EA34 DDR3_ADDR_14_WE_N\nDV71 VDDQ_DDR01_SENSE_P DW60 VSS DY47 DDR3_ADDR_9 EA36 DDR3_BA_1\nDV73 VDDQ_DDR23_SENSE_P DW62 VSS D Y49 DDR3_BG_0 EA38 DDR3_CLK_0_N\nDV75 UART_SIN0 DW64 VSS DY51 DDR 3_CKE_1 EA40 DDR3_CLK_2_N\nDV77 UART_SIN2 DW66 VSS DY53 VSS EA42 VSS\nDV79 UART_SIN4 DW68 VSS DY55 DDR3_DATA_70 EA44 DDR3_ADDR_4DV81 UART_SOUT1 DW70 VSS DY57 DDR3_DSTR_17_P EA46 DDR3_ADDR_7\nDV83 UART_SOUT3 DW72 VSS DY59 DDR3_DATA_68 EA48 DDR3_ALERT_N\nDW2 VSS DW74 VSS DY61 DDR3_DATA_30 EA50 DDR3_CKE_0DW4 VSS DW76 VSS DY63 DDR3_DSTR_12_P EA52 DDR3_RESETN\nDW6 VSS DW78 VSS DY65 DDR3_DATA_28 EA54 DDR3_DATA_66\nDW8 VSS DW80 VSS DY67 DDR3_DATA_22 EA56 DDR3_DSTR_17_N\nDW10 VSS DW82 VSS DY69 DDR3_DSTR_11_P EA58 DDR3_DATA_64\nDW12 VSS DW84 VSS DY71 DDR3_DATA_20 EA60 DDR3_DATA_26\nDW14 VSS DY1 VSS DY73 DDR3_DATA_14 EA62 DDR3_DSTR_12_NDW16 VSS DY3 DDR3_DATA_59 DY75 DDR3_DSTR_10_P EA64 DDR3_DATA_24Table 5: Pin Assignment – Sorted by Pin Number (Sheet 27 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 45Ampere® Altra® Max Datasheet\nCOMPUTING\nEA66 DDR3_DATA_18 EB53 VSS EC42 VDDQ_DDR0123 ED29 DDR3_ADDR_17\nEA68 DDR3_DSTR_11_N EB55 VSS EC44 DDR3_ADDR_3 ED31 DDR3_ODT_2\nEA70 DDR3_DATA_16 EB57 VSS EC46 DDR3_ADDR_8 ED33 DDR3_CS_N_2\nEA72 DDR3_DATA_10 EB59 VSS EC48 DDR3_ADDR_12 ED35 DDR3_ADDR_10EA74 DDR3_DSTR_10_N EB61 VSS EC5 0 DDR3_ACT_N ED37 DDR3_CLK_1_N\nEA76 DDR3_DATA_8 EB63 VSS EC52 DDR3_CKE_3 ED39 DDR3_CLK_3_N\nEA78 DDR3_DATA_2 EB65 VSS EC54 DDR3_DATA_67 ED41 VDDQ_DDR0123EA80 DDR3_DSTR_9_N EB67 VSS EC56 DDR3_DSTR_8_P ED43 DDR3_ADDR_2\nEA82 DDR3_DATA_5 EB69 VSS EC58 DDR3_DATA_65 ED45 DDR3_ADDR_5\nEA84 VSS EB71 VSS EC60 DDR3_DATA_27 ED47 DDR3_ADDR_11\nEB1 VSS EB73 VSS EC62 DDR3_DSTR_3_P ED49 DDR3_BG_1EB3 VSS EB75 VSS EC64 DDR3_DATA_25 ED51 DDR3_CKE_2\nEB5 VSS EB77 VSS EC66 DDR3_DATA_19 ED53 VSS\nEB7 VSS EB79 VSS EC68 DDR3_DSTR_2_P ED55 DDR3_DATA_71EB9 VSS EB81 VSS EC70 DDR3_DATA_17 ED57 DDR3_DSTR_8_N\nEB11 VSS EB83 VSS EC72 DDR3_DATA_11 ED59 DDR3_DATA_69\nEB13 VSS EC2 DDR3_DATA_63 EC74 DDR3_DSTR_1_P ED61 DDR3_DATA_31EB15 VSS EC4 DDR3_DSTR_16_N EC76 DDR3_DATA_9 ED63 DDR3_DSTR_3_N\nEB17 VSS EC6 DDR3_DATA_56 EC78 DDR3_DATA_3 ED65 DDR3_DATA_29\nEB19 VSS EC8 DDR3_DATA_50 EC80 DDR3_DSTR_0_P ED67 DDR3_DATA_23EB21 VSS EC10 DDR3_DSTR_15_N EC8 2 DDR3_DATA_0 ED69 DDR3_DSTR_2_N\nEB23 VSS EC12 DDR3_DATA_48 EC84 VSS ED71 DDR3_DATA_21\nEB25 VSS EC14 DDR3_DATA_42 ED1 VSS ED73 DDR3_DATA_15EB27 VDDQ_DDR0123 EC16 DDR3_DSTR_14_N ED3 DDR3_DATA_62 ED75 DDR3_DSTR_1_N\nEB29 VDDQ_DDR0123 EC18 DDR3_DATA_40 ED 5 DDR3_DSTR_16_P ED77 DDR3_DATA_13\nEB31 VDDQ_DDR0123 EC20 DDR3_DATA_34 ED7 DDR3_DATA_60 ED79 DDR3_DATA_7\nEB33 VDDQ_DDR0123 EC22 DDR3_DSTR_13_N ED9 DDR3_DATA_54 ED81 DDR3_DSTR_0_N\nEB35 VDDQ_DDR0123 EC24 DDR3_DATA_32 ED11 DDR3_DSTR_15_P ED83 DDR3_DATA_1\nEB37 VDDQ_DDR0123 EC26 DDR3_A TB0 ED13 DDR3_DATA_52 EE2 VSS\nEB39 VDDQ_DDR0123 EC28 DDR3_ODT_3 ED15 DDR3_DATA_46 EE4 VSS\nEB41 VDDQ_DDR0123 EC30 DDR3_CS_N_1 ED17 DDR3_DSTR_14_P EE6 VSS\nEB43 VDDQ_DDR0123 EC32 DDR3_ADDR_ 15_CAS_N ED19 DDR3_DATA_44 EE8 VSS\nEB45 VDDQ_DDR0123 EC34 DDR3_ADDR_ 16_RAS_N ED21 DDR3_DATA_38 EE10 VSS\nEB47 VDDQ_DDR0123 EC36 DDR3_ADDR_0 ED23 DDR3_DSTR_13_P EE12 VSS\nEB49 VDDQ_DDR0123 EC38 DDR3_CLK_1_P ED25 DDR3_DATA_36 EE14 VSSEB51 VDDQ_DDR0123 EC40 DDR3_CLK_3_P ED27 DDR3_CID_1 EE16 VSSTable 5: Pin Assignment – Sorted by Pin Number (Sheet 28 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 46Ampere® Altra® Max Datasheet\nCOMPUTING\nEE18 VSS EF5 VSS EF77 VSS EG66 DDR2_DATA_18\nEE20 VSS EF7 VSS EF79 VSS EG68 DDR2_DSTR_11_N\nEE22 VSS EF9 VSS EF81 VSS EG70 DDR2_DATA_16\nEE24 VSS EF11 VSS EF83 VSS EG72 DDR2_DATA_10EE26 SCAN_EN EF13 VSS EG2 DDR2_DATA_59 EG74 DDR2_DSTR_10_N\nEE28 VDDQ_DDR0123 EF15 VSS EG4 DDR2_DSTR_7_P EG76 DDR2_DATA_8\nEE30 VDDQ_DDR0123 EF17 VSS EG6 DDR2_DATA_57 EG78 DDR2_DATA_2EE32 VDDQ_DDR0123 EF19 VSS EG8 DDR2_DATA_51 EG80 DDR2_DSTR_9_N\nEE34 VDDQ_DDR0123 EF21 VSS EG10 DDR2_DSTR_6_P EG82 DDR2_DATA_4\nEE36 VDDQ_DDR0123 EF23 VSS EG12 DDR2_DATA_49 EG84 VSSEE38 VDDQ_DDR0123 EF25 VSS EG14 DDR2_DATA_43 EH1 VSSEE40 VDDQ_DDR0123 EF27 VDDQ_DDR0123 EG 16 DDR2_DSTR_5_P EH3 DDR2_DATA_58\nEE42 VSS EF29 VSS EG18 DDR2_DATA_41 EH5 DDR2_DSTR_7_N\nEE44 VDDQ_DDR0123 EF31 VDDQ_DDR0123 EG20 DDR2_DATA_35 EH7 DDR2_DATA_61\nEE46 VDDQ_DDR0123 EF33 VSS EG22 DDR2_DSTR_4_P EH9 DDR2_DATA_55\nEE48 VDDQ_DDR0123 EF35 VDDQ_DDR0123 EG24 DDR2_DATA_33 EH11 DDR2_DSTR_6_N\nEE50 VDDQ_DDR0123 EF37 VSS EG26 DDR2_ATB1 EH13 DDR2_DATA_53EE52 VDDQ_DDR0123 EF39 VDDQ_DDR0123 EG28 DDR2_ODT_1 EH15 DDR2_DATA_47\nEE54 VSS EF41 VSS EG30 DDR2_CS_N_3 EH17 DDR2_DSTR_5_N\nEE56 VSS EF43 VSS EG32 DDR2_ODT_0 EH19 DDR2_DATA_45EE58 VSS EF45 VSS EG34 DDR2_ADDR_14_WE_N EH21 DDR2_DATA_39\nEE60 VSS EF47 VDDQ_DDR0123 EG36 DDR2_BA_1 EH23 DDR2_DSTR_4_N\nEE62 VSS EF49 VSS EG38 DDR2_CLK_0_N EH25 DDR2_DATA_37EE64 VSS EF51 VDDQ_DDR0123 EG40 DDR2_CLK_2_N EH27 DDR2_CID_0\nEE66 VSS EF53 VSS EG42 VSS EH29 DDR2_CID_2\nEE68 VSS EF55 VSS EG44 DDR2_ADDR_4 EH31 DDR2_ADDR_13EE70 VSS EF57 VSS EG46 DDR2_ADDR_7 EH33 DDR2_CS_N_0\nEE72 VSS EF59 VSS EG48 DDR2_ALERT_N EH35 DDR2_BA_0\nEE74 VSS EF61 VSS EG50 DDR2_CKE_0 EH37 DDR2_PAREE76 VSS EF63 VSS EG52 DDR2_RESETN EH39 DDR2_CLK_0_P\nEE78 VSS EF65 VSS EG54 DDR2_DATA_66 EH41 DDR2_CLK_2_P\nEE80 VSS EF67 VSS EG56 DDR2_DSTR_17_N EH43 DDR2_ADDR_1EE82 VSS EF69 VSS EG58 DDR2_DATA_64 EH45 DDR2_ADDR_6\nEE84 VSS EF71 VSS EG60 DDR2_DATA_26 EH47 DDR2_ADDR_9\nEF1 VSS EF73 VSS EG62 DDR2_DSTR_12_N EH49 DDR2_BG_0EF3 VSS EF75 VSS EG64 DDR2_DATA_24 EH51 DDR2_CKE_1Table 5: Pin Assignment – Sorted by Pin Number (Sheet 29 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 47Ampere® Altra® Max Datasheet\nCOMPUTING\nEH53 VSS EJ42 VDDQ_DDR0123 EK29 DDR2_ADDR_17 EL18 DDR2_DATA_40\nEH55 DDR2_DATA_70 EJ44 VDDQ_DDR0123 EK31 DDR2_ODT_2 EL20 DDR2_DATA_34\nEH57 DDR2_DSTR_17_P EJ46 VDDQ_DDR0123 EK33 DDR2_CS_N_2 EL22 DDR2_DSTR_13_N\nEH59 DDR2_DATA_68 EJ48 VDDQ_DDR0123 EK35 DDR2_ADDR_10 EL24 DDR2_DATA_32\nEH61 DDR2_DATA_30 EJ50 VDDQ_DDR01 23 EK37 DDR2_CLK_1_N EL26 DDR2_ATB0\nEH63 DDR2_DSTR_12_P EJ52 VDDQ_DDR01 23 EK39 DDR2_CLK_3_N EL28 DDR2_ODT_3\nEH65 DDR2_DATA_28 EJ54 VSS EK41 VDDQ_DDR0123 EL30 DDR2_CS_N_1EH67 DDR2_DATA_22 EJ56 VSS EK43 DDR 2_ADDR_2 EL32 DDR2_ADDR_15_CAS_N\nEH69 DDR2_DSTR_11_P EJ58 VSS EK45 DDR2_ADDR_5 EL34 DDR2_ADDR_16_RAS_N\nEH71 DDR2_DATA_20 EJ60 VSS EK47 DDR2_ADDR_11 EL36 DDR2_ADDR_0EH73 DDR2_DATA_14 EJ62 VSS EK4 9 DDR2_BG_1 EL38 DDR2_CLK_1_P\nEH75 DDR2_DSTR_10_P EJ64 VSS EK5 1 DDR2_CKE_2 EL40 DDR2_CLK_3_P\nEH77 DDR2_DATA_12 EJ66 VSS EK53 VSS EL42 VSS\nEH79 DDR2_DATA_6 EJ68 VSS EK55 DDR2_DATA_71 EL44 DDR2_ADDR_3EH81 DDR2_DSTR_9_P EJ70 VSS EK57 DDR2_DSTR_8_N EL46 DDR2_ADDR_8\nEH83 DDR2_DATA_5 EJ72 VSS EK59 DDR2_DATA_69 EL48 DDR2_ADDR_12\nEJ2 VSS EJ74 VSS EK61 DDR2_DATA_31 EL50 DDR2_ACT_NEJ4 VSS EJ76 VSS EK63 DDR2_DSTR_3_N EL52 DDR2_CKE_3\nEJ6 VSS EJ78 VSS EK65 DDR2_DATA_29 EL54 DDR2_DATA_67\nEJ8 VSS EJ80 VSS EK67 DDR2_DATA_23 EL56 DDR2_DSTR_8_P\nEJ10 VSS EJ82 VSS EK69 DDR2_DSTR_2_N EL58 DDR2_DATA_65\nEJ12 VSS EJ84 VSS EK71 DDR2_DATA_21 EL60 DDR2_DATA_27\nEJ14 VSS EK1 VSS EK73 DDR2_DATA_15 EL62 DDR2_DSTR_3_PEJ16 VSS EK3 DDR2_DATA_63 EK75 DDR2_DSTR_1_N EL64 DDR2_DATA_25\nEJ18 VSS EK5 DDR2_DSTR_16_P EK77 DDR2_DATA_13 EL66 DDR2_DATA_19\nEJ20 VSS EK7 DDR2_DATA_60 EK79 DDR2_DATA_7 EL68 DDR2_DSTR_2_PEJ22 VSS EK9 DDR2_DATA_54 EK81 DDR2_DSTR_0_N EL70 DDR2_DATA_17\nEJ24 VSS EK11 DDR2_DSTR_15_P EK83 DDR2_DATA_0 EL72 DDR2_DATA_11\nEJ26 VSS EK13 DDR2_DATA_52 EL2 DDR2_DATA_62 EL74 DDR2_DSTR_1_PEJ28 VDDQ_DDR0123 EK15 DDR2_DATA_46 EL4 DDR2_DSTR_16_N EL76 DDR2_DATA_9\nEJ30 VDDQ_DDR0123 EK17 DDR2_DSTR_14 _P EL6 DDR2_DATA_56 EL78 DDR2_DATA_3\nEJ32 VDDQ_DDR0123 EK19 DDR2_DATA_44 EL8 DDR2_DATA_50 EL80 DDR2_DSTR_0_PEJ34 VDDQ_DDR0123 EK21 DDR2_DATA_38 EL10 DDR2_DSTR_15_N EL82 DDR2_DATA_1\nEJ36 VDDQ_DDR0123 EK23 DDR2_DST R_13_P EL12 DDR2_DATA_48 EL84 VSS\nEJ38 VDDQ_DDR0123 EK25 DDR2_DAT A_36 EL14 DDR2_DATA_42 EM1 VSS\nEJ40 VDDQ_DDR0123 EK27 DDR2_CID_1 EL16 DDR2_DSTR_14_N EM3 VSSTable 5: Pin Assignment – Sorted by Pin Number (Sheet 30 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 48Ampere® Altra® Max Datasheet\nCOMPUTING\nEM5 VSS EM77 VSS EN66 VSS EP53 VSS\nEM7 VSS EM79 VSS EN68 VSS EP55 DDR1_DATA_70\nEM9 VSS EM81 VSS EN70 VSS EP57 DDR1_DSTR_17_P\nEM11 VSS EM83 VSS EN72 VSS EP59 DDR1_DATA_68EM13 VSS EN2 VSS EN74 VSS EP61 DDR1_DATA_30\nEM15 VSS EN4 VSS EN76 VSS EP63 DDR1_DSTR_12_P\nEM17 VSS EN6 VSS EN78 VSS EP65 DDR1_DATA_28EM19 VSS EN8 VSS EN80 VSS EP67 DDR1_DATA_22\nEM21 VSS EN10 VSS EN82 VSS EP69 DDR1_DSTR_11_P\nEM23 VSS EN12 VSS EN84 VSS EP71 DDR1_DATA_20EM25 VSS EN14 VSS EP1 VSS EP73 DDR1_DATA_14EM27 VDDQ_DDR0123 EN16 VSS EP3 DDR 1_DATA_59 EP75 DDR1_DSTR_10_P\nEM29 VSS EN18 VSS EP5 DDR1_DSTR_7_N EP77 DDR1_DATA_12\nEM31 VDDQ_DDR0123 EN20 VSS EP7 DDR1_DATA_61 EP79 DDR1_DATA_6EM33 VSS EN22 VSS EP9 DDR1_DATA_55 EP81 DDR1_DSTR_9_P\nEM35 VDDQ_DDR0123 EN24 VSS EP11 DDR1_DSTR_6_N EP83 DDR1_DATA_4\nEM37 VSS EN26 VSS EP13 DDR1_DATA_53 ER2 DDR1_DATA_58EM39 VDDQ_DDR0123 EN28 VDDQ_DDR0123 EP15 DDR1_DATA_47 ER4 DDR1_DSTR_7_P\nEM41 VSS EN30 VDDQ_DDR0123 EP17 DDR1_DSTR_5_N ER6 DDR1_DATA_57\nEM43 VSS EN32 VDDQ_DDR0123 EP19 DDR1_DATA_45 ER8 DDR1_DATA_51EM45 VSS EN34 VDDQ_DDR0123 EP21 DDR1_DATA_39 ER10 DDR1_DSTR_6_P\nEM47 VDDQ_DDR0123 EN36 VDDQ_DDR0123 EP23 DDR1_DSTR_4_N ER12 DDR1_DATA_49\nEM49 VSS EN38 VDDQ_DDR0123 EP25 DDR1_DATA_37 ER14 DDR1_DATA_43EM51 VDDQ_DDR0123 EN40 VDDQ_DDR0123 EP27 DDR1_CID_0 ER16 DDR1_DSTR_5_P\nEM53 VSS EN42 VSS EP29 DDR1_CID_2 ER18 DDR1_DATA_41\nEM55 VSS EN44 VDDQ_DDR0123 EP31 DDR1_ADDR_13 ER20 DDR1_DATA_35EM57 VSS EN46 VDDQ_DDR0123 EP33 DDR1_CS_N_0 ER22 DDR1_DSTR_4_P\nEM59 VSS EN48 VDDQ_DDR0123 EP35 DDR1_BA_0 ER24 DDR1_DATA_33\nEM61 VSS EN50 VDDQ_DDR0123 EP37 DDR1_PAR ER26 DDR1_ATB1EM63 VSS EN52 VDDQ_DDR0123 EP39 DDR1_CLK_0_P ER28 DDR1_ODT_1\nEM65 VSS EN54 VSS EP41 DDR1_CLK_2_P ER30 DDR1_CS_N_3\nEM67 VSS EN56 VSS EP43 DDR1_ADDR_1 ER32 DDR1_ODT_0EM69 VSS EN58 VSS EP45 DDR1_ADDR_6 ER34 DDR1_ADDR_14_WE_N\nEM71 VSS EN60 VSS EP47 DDR1_ADDR_9 ER36 DDR1_BA_1\nEM73 VSS EN62 VSS EP49 DDR1_BG_0 ER38 DDR1_CLK_0_NEM75 VSS EN64 VSS EP51 DDR1_CKE_1 ER40 DDR1_CLK_2_NTable 5: Pin Assignment – Sorted by Pin Number (Sheet 31 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 49Ampere® Altra® Max Datasheet\nCOMPUTING\nER42 VDDQ_DDR0123 ET29 VDDQ_DDR0123 EU18 DDR1_DATA_40 EV5 DDR1_DSTR_16_P\nER44 DDR1_ADDR_4 ET31 VDDQ_DDR0123 EU20 DDR1_DATA_34 EV7 DDR1_DATA_60\nER46 DDR1_ADDR_7 ET33 VDDQ_DDR0123 EU22 DDR1_DSTR_13_N EV9 DDR1_DATA_54\nER48 DDR1_ALERT_N ET35 VDDQ_DDR0123 EU 24 DDR1_DATA_32 EV11 DDR1_DSTR_15_P\nER50 DDR1_CKE_0 ET37 VDDQ_DDR0123 EU26 DDR1_ATB0 EV13 DDR1_DATA_52\nER52 DDR1_RESETN ET39 VDDQ_DDR0123 EU28 DDR1_ODT_3 EV15 DDR1_DATA_46\nER54 DDR1_DATA_66 ET41 VDDQ_DDR0123 EU30 DDR1_CS_N_1 EV17 DDR1_DSTR_14_P\nER56 DDR1_DSTR_17_N ET43 VDDQ_DDR0123 EU 32 DDR1_ADDR_15_CAS_N EV19 DDR1_DATA_44\nER58 DDR1_DATA_64 ET45 VDDQ_DDR0123 EU34 DDR1_ADDR_16_RAS_N EV21 DDR1_DATA_38\nER60 DDR1_DATA_26 ET47 VDDQ_DDR0123 EU36 DDR1_ADDR_0 EV23 DDR1_DSTR_13_P\nER62 DDR1_DSTR_12_N ET49 VDDQ_DDR0123 EU38 DDR1_CLK_1_P EV25 DDR1_DATA_36\nER64 DDR1_DATA_24 ET51 VDDQ_DDR0123 EU40 DDR1_CLK_3_P EV27 DDR1_CID_1\nER66 DDR1_DATA_18 ET53 VSS EU42 VDDQ_DDR0123 EV29 DDR1_ADDR_17\nER68 DDR1_DSTR_11_N ET55 VSS EU44 DDR1_ADDR_3 EV31 DDR1_ODT_2ER70 DDR1_DATA_16 ET57 VSS EU46 DDR1_ADDR_8 EV33 DDR1_CS_N_2\nER72 DDR1_DATA_10 ET59 VSS EU48 DDR1_ADDR_12 EV35 DDR1_ADDR_10\nER74 DDR1_DSTR_10_N ET61 VSS EU5 0 DDR1_ACT_N EV37 DDR1_CLK_1_N\nER76 DDR1_DATA_8 ET63 VSS EU52 DDR1_CKE_3 EV39 DDR1_CLK_3_N\nER78 DDR1_DATA_2 ET65 VSS EU54 DDR 1_DATA_67 EV41 VDDQ_DDR0123\nER80 DDR1_DSTR_9_N ET67 VSS EU56 DDR1_DSTR_8_P EV43 DDR1_ADDR_2ER82 DDR1_DATA_5 ET69 VSS EU58 DDR1_DATA_65 EV45 DDR1_ADDR_5\nER84 VSS ET71 VSS EU60 DDR1_DATA_27 EV47 DDR1_ADDR_11\nET1 VSS ET73 VSS EU62 DDR1_DSTR_3_P EV49 DDR1_BG_1ET3 VSS ET75 VSS EU64 DDR1_ DATA_25 EV51 DDR1_CKE_2\nET5 VSS ET77 VSS EU66 DDR1_DATA_19 EV53 VSS\nET7 VSS ET79 VSS EU68 DDR1_DSTR_2_P EV55 DDR1_DATA_71ET9 VSS ET81 VSS EU70 DDR1_DATA_17 EV57 DDR1_DSTR_8_N\nET11 VSS ET83 VSS EU72 DDR1_DATA_11 EV59 DDR1_DATA_69\nET13 VSS EU2 DDR1_DATA_63 EU74 DDR 1_DSTR_1_P EV61 DDR1_DATA_31\nET15 VSS EU4 DDR1_DSTR_16_N EU76 DDR1_DATA_9 EV63 DDR1_DSTR_3_N\nET17 VSS EU6 DDR1_DATA_56 EU78 DDR1_DATA_3 EV65 DDR1_DATA_29\nET19 VSS EU8 DDR1_DATA_50 EU80 DDR 1_DSTR_0_P EV67 DDR1_DATA_23\nET21 VSS EU10 DDR1_DSTR_15_N EU82 DDR1_DATA_0 EV69 DDR1_DSTR_2_N\nET23 VSS EU12 DDR1_DATA_48 EU84 VSS EV71 DDR1_DATA_21\nET25 VSS EU14 DDR1_DATA_42 EV1 VSS EV73 DDR1_DATA_15ET27 VDDQ_DDR0123 EU16 DDR1_DSTR_14_N EV3 DDR1_DATA_62 EV75 DDR1_DSTR_1_NTable 5: Pin Assignment – Sorted by Pin Number (Sheet 32 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 50Ampere® Altra® Max Datasheet\nCOMPUTING\nEV77 DDR1_DATA_13 EW66 VSS EY53 VSS FA42 DDR0_CLK_2_P\nEV79 DDR1_DATA_7 EW68 VSS EY55 VSS FA44 DDR0_ADDR_4\nEV81 DDR1_DSTR_0_N EW70 VSS EY57 VSS FA46 DDR0_ADDR_7\nEV83 DDR1_DATA_1 EW72 VSS EY 59 VSS FA48 DDR0_ALERT_N\nEW2 VSS EW74 VSS EY61 VSS FA50 DDR0_CKE_0\nEW4 VSS EW76 VSS EY63 VSS FA52 DDR0_RESETN\nEW6 VSS EW78 VSS EY65 VSS FA54 DDR0_DATA_71EW8 VSS EW80 VSS EY67 VSS FA56 DDR0_DSTR_17_N\nEW10 VSS EW82 VSS EY69 VSS FA58 DDR0_DATA_69\nEW12 VSS EW84 VSS EY71 VSS FA60 DDR0_DATA_31EW14 VSS EY1 VSS EY73 VSS FA62 DDR0_DSTR_12_NEW16 VSS EY3 VSS EY75 VSS FA64 DDR0_DATA_29\nEW18 VSS EY5 VSS EY77 VSS FA66 DDR0_DATA_23\nEW20 VSS EY7 VSS EY79 VSS FA68 DDR0_DSTR_11_NEW22 VSS EY9 VSS EY81 VSS FA70 DDR0_DATA_21\nEW24 VSS EY11 VSS EY83 VSS FA72 DDR0_DATA_15\nEW26 VSS EY13 VSS FA2 DDR0_DATA_59 FA74 DDR0_DSTR_10_NEW28 VDDQ_DDR0123 EY15 VSS FA4 DDR0_DSTR_7_P FA76 DDR0_DATA_13\nEW30 VDDQ_DDR0123 EY17 VSS FA6 DDR0_DATA_57 FA78 DDR0_DATA_7\nEW32 VDDQ_DDR0123 EY19 VSS FA8 DDR0_DATA_51 FA80 DDR0_DSTR_9_NEW34 VDDQ_DDR0123 EY21 VSS FA10 DDR0_DSTR_6_P FA82 DDR0_DATA_4\nEW36 VDDQ_DDR0123 EY23 VSS FA12 DDR0_DATA_49 FA84 VSS\nEW38 VDDQ_DDR0123 EY25 VSS FA14 DDR0_DATA_43 FB1 DDR0_DATA_63EW40 VDDQ_DDR0123 EY27 VDDQ_DDR0123 FA16 DDR0_DSTR_5_P FB3 DDR0_DATA_58\nEW42 VSS EY29 VSS FA18 DDR0_DATA_41 FB5 DDR0_DSTR_7_N\nEW44 VDDQ_DDR0123 EY31 VDDQ_DDR0123 FA20 DDR0_DATA_35 FB7 DDR0_DATA_56\nEW46 VDDQ_DDR0123 EY33 VSS FA22 DDR0_DSTR_4_P FB9 DDR0_DATA_50\nEW48 VDDQ_DDR0123 EY35 VDDQ_DDR0123 FA24 DDR0_DATA_33 FB11 DDR0_DSTR_6_N\nEW50 VDDQ_DDR0123 EY37 VSS FA2 6 DDR0_ATB1 FB13 DDR0_DATA_48\nEW52 VDDQ_DDR0123 EY39 VDDQ_DDR0123 FA28 DDR0_CID_1 FB15 DDR0_DATA_42\nEW54 VSS EY41 VSS FA30 DDR0_ADDR_17 FB17 DDR0_DSTR_5_N\nEW56 VSS EY43 VSS FA32 DDR0_ODT_2 FB19 DDR0_DATA_40EW58 VSS EY45 VSS FA34 DDR0_CS_N_2 FB21 DDR0_DATA_34\nEW60 VSS EY47 VDDQ_DDR0123 FA36 DDR0_ADDR_10 FB23 DDR0_DSTR_4_N\nEW62 VSS EY49 VSS FA38 VSS FB25 DDR0_DATA_32EW64 VSS EY51 VDDQ_DDR0123 FA40 VDDQ_DDR0123 FB27 DDR0_CID_0Table 5: Pin Assignment – Sorted by Pin Number (Sheet 33 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 51Ampere® Altra® Max Datasheet\nCOMPUTING\nFB29 DDR0_CID_2 FC18 VSS FD7 DDR0_DATA_60 FD79 DDR0_DATA_2\nFB31 DDR0_ADDR_13 FC20 VSS FD9 DDR0_DATA_54 FD81 DDR0_DSTR_0_N\nFB33 DDR0_CS_N_0 FC22 VSS FD11 DDR 0_DSTR_15_P FD83 DDR0_DATA_0\nFB35 DDR0_BA_0 FC24 VSS FD13 DDR0_DATA_52 FE4 DDR0_DSTR_16_NFB37 DDR0_PAR FC26 VSS FD15 DDR 0_DATA_46 FE6 DDR0_DATA_61\nFB39 VDDQ_DDR0123 FC28 VD DQ_DDR0123 FD17 DDR0_DSTR_14_P FE8 DDR0_DATA_55\nFB41 DDR0_CLK_2_N FC30 VDDQ_DDR0123 FD 19 DDR0_DATA_44 FE10 DDR0_DSTR_15_N\nFB43 DDR0_ADDR_3 FC32 VDDQ_DDR0123 FD 21 DDR0_DATA_38 FE12 DDR0_DATA_53\nFB45 DDR0_ADDR_8 FC34 VDDQ_DDR0123 FD 23 DDR0_DSTR_13_P FE14 DDR0_DATA_47\nFB47 DDR0_ADDR_12 FC36 VDDQ_DDR0123 FD 25 DDR0_DATA_36 FE16 DDR0_DSTR_14_N\nFB49 DDR0_ACT_N FC38 VDDQ_DDR0123 FD27 DDR0_ODT_1 FE18 DDR0_DATA_45\nFB51 DDR0_CKE_3 FC40 VDDQ_DDR0123 FD29 DDR0_CS_N_3 FE20 DDR0_DATA_39\nFB53 VSS FC42 VDDQ_DDR0123 FD31 DDR 0_ODT_0 FE22 DDR0_DSTR_13_N\nFB55 DDR0_DATA_70 FC44 VDDQ_DDR0123 FD 33 DDR0_ADDR_14_WE_N FE24 DDR0_DATA_37\nFB57 DDR0_DSTR_17_P FC46 VDDQ_DDR0123 FD35 DDR0_BA_1 FE26 DDR0_ATB0\nFB59 DDR0_DATA_68 FC48 VDDQ_DDR0123 FD37 DDR0_CLK_1_N FE28 DDR0_ODT_3\nFB61 DDR0_DATA_30 FC50 VDDQ_DDR0123 FD39 DDR0_CLK_0_N FE30 DDR0_CS_N_1\nFB63 DDR0_DSTR_12_P FC52 VDDQ_DDR0123 FD41 DDR0_CLK_3_N FE32 DDR0_ADDR_15_CAS_N\nFB65 DDR0_DATA_28 FC54 VSS FD43 DDR 0_ADDR_2 FE34 DDR0_ADDR_16_RAS_N\nFB67 DDR0_DATA_22 FC56 VSS FD4 5 DDR0_ADDR_5 FE36 DDR0_ADDR_0\nFB69 DDR0_DSTR_11_P FC58 VSS FD47 DDR0_ADDR_11 FE38 DDR0_CLK_1_P\nFB71 DDR0_DATA_20 FC60 VSS FD4 9 DDR0_BG_1 FE40 DDR0_CLK_0_P\nFB73 DDR0_DATA_14 FC62 VSS FD51 DDR0_CKE_2 FE42 DDR0_CLK_3_P\nFB75 DDR0_DSTR_10_P FC64 VSS FD53 VSS FE44 DDR0_ADDR_1\nFB77 DDR0_DATA_12 FC66 VSS FD55 DDR0_DATA_66 FE46 DDR0_ADDR_6\nFB79 DDR0_DATA_6 FC68 VSS FD57 DDR0_DSTR_8_N FE48 DDR0_ADDR_9FB81 DDR0_DSTR_9_P FC70 VSS FD59 DDR0_DATA_64 FE50 DDR0_BG_0\nFB83 DDR0_DATA_5 FC72 VSS FD61 DDR0_DATA_26 FE52 DDR0_CKE_1\nFC2 VSS FC74 VSS FD63 DDR0_DSTR_3_N FE54 DDR0_DATA_67FC4 VSS FC76 VSS FD65 DDR0_DATA_24 FE56 DDR0_DSTR_8_P\nFC6 VSS FC78 VSS FD67 DDR0_DA TA_18 FE58 DDR0_DATA_65\nFC8 VSS FC80 VSS FD69 DDR0_DSTR_2_N FE60 DDR0_DATA_27\nFC10 VSS FC82 VSS FD71 DDR0_DATA_16 FE62 DDR0_DSTR_3_P\nFC12 VSS FC84 VSS FD73 DDR0_DATA_10 FE64 DDR0_DATA_25\nFC14 VSS FD3 DDR0_DATA_62 FD75 DDR0_DSTR_1_N FE66 DDR0_DATA_19FC16 VSS FD5 DDR0_DSTR_16_P FD77 DDR0_DATA_8 FE68 DDR0_DSTR_2_PTable 5: Pin Assignment – Sorted by Pin Number (Sheet 34 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 52Ampere® Altra® Max Datasheet\nCOMPUTING\nFE70 DDR0_DATA_17 FF15 VSS FF39 VDDQ_DDR0123 FF63 VSS\nFE72 DDR0_DATA_11 FF17 VSS FF41 VSS FF65 VSS\nFE74 DDR0_DSTR_1_P FF19 VSS FF43 VSS FF67 VSS\nFE76 DDR0_DATA_9 FF21 VSS FF45 VSS FF69 VSSFE78 DDR0_DATA_3 FF23 VSS FF47 VDDQ_DDR0123 FF71 VSS\nFE80 DDR0_DSTR_0_P FF25 VSS FF49 VSS FF73 VSS\nFE82 DDR0_DATA_1 FF27 VDDQ_DDR0123 FF51 VDDQ_DDR0123 FF75 VSS\nFF5 VSS FF29 VSS FF53 VSS FF77 VSS\nFF7 VSS FF31 VDDQ_DDR 0123 FF55 VSS FF79 VSS\nFF9 VSS FF33 VSS FF57 VSS FF81 VSS\nFF11 VSS FF35 VDDQ_DDR0123 FF59 VSS – –FF13 VSS FF37 VSS FF61 VSS – –Table 5: Pin Assignment – Sorted by Pin Number (Sheet 35 of 35)\nPIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME PIN # SIGNAL NAME\nDocument Issue 1.00 Ampere Computing Proprietary 53Ampere® Altra® Max Datasheet\nCOMPUTING\n5. Signal Descriptions\nThe Altra Max processor is packaged in a 4926-pin Flip-Chip Land Grid Array (FCLGA) package. The table in this section describe s the \npackage-level pinout.\nIn Table 7 on page 54 , each I/O signal is listed along with a short description of its function.\nNote that:1. Active low signals (for example, “DDR0_ RESETN”) are labeled with the suffix “N”.\n2. Differential signals, such as “DDR0_DSTR_0_P” and “DDR0_DSTR_0_N”, and “PCIERCA0_RX0_P” and “PCIERCA0_RX0_M” \nrepresent true and complement signals, respectively, of the differential pair.\n3. Grouped signals, such as “DDR[0:7]_RESETN” represent the same signal on 8 different DDR4 channels ([0:7]). Thus, this convent ion \nrepresents eight different signals: DDR0_RESETN, DDR1_RESETN, DDR2_RESETN, DDR3_RESETN, ..., DDR7_RESETN.\n 5.1. Reserved Pins\nThe following pins are marked Reserved on this chip: AK26, AL 27, AL35, AM34, AM36, AN33, AP34 , AP36, AT34, AT36, AT38, AT40, \nAU33, AU35, AU37, AU39, AW31, AY30, DG30, DG40, DG42, DH31, DH41, DK35, DK37, DK39, DL34, DL36, DL40, DN40, DP39, DR44, \nDR46, DR48, DT27, DT45, DT47, DU26, DU48.\nThese pins are non-functional and must be left unconnected.Table 6: Pin Summary\nGROUP NUMBER OF PINS\nTotal Signal Pins (A) 1960Total Power Pins (including Ground pins) (B) 2927Reserved Pins (RFU) (C) 39\nTotal Pins on the Package (A+B+C) 4926\nDocument Issue 1.00 Ampere Computing Proprietary 54Ampere® Altra® Max Datasheet\nCOMPUTING\n 5.2. Signal Func tional Descriptions\nTable 7: Signal Descriptions (Sheet 1 of 9)\nSIGNAL NAME WIDTH I/O I/O TYPE DESCRIPTION\nDDR4 Interface\nDDR[0:7]_ACT_N 8 O 1.5 V Stub Series Terminated \nLogic (SSTL)/1.2 V Pseudo \nOpen Drain (POD)Port Activate (open row) signal.Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_ADDR_[0:13] 112 O 1.5 V SSTL/1.2 V POD Port address signals [0:13].Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_ADDR_14_WE_N 8 O 1.5 V SSTL/1.2 V POD Port address signal [14] shared withWrite Enable.Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_ADDR_15_CAS_N 8 O 1.5 V SSTL/1.2 V POD Port address signal [15] shared with Column Address Strobe.Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_ADDR_16_RAS_N 8 O 1.5 V SSTL/1.2 V POD Port address signal [16] shared with Row Address Strobe.Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_ADDR_17 8 O 1.5 V SSTL/1.2 V POD Port address signal [17].Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_ALERT_N 8 I 1.5 V SSTL/1.2 V POD Port parity error checking signals.Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_ATB[0:1] 16 I/O 1.5 V SSTL/1.2 V POD DDR PHY I/O Pad Analog Test Bus signals.\nDDR[0:7]_BA_[0:1] 16 O 1.5 V SSTL/1.2 V POD Bank Address select signals.Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_BG_[0:1] 16 O 1.5 V SSTL/1.2 V POD Bank Group Address select signals.Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_CID_[0:2] 24 O 1.5 V SSTL/1.2 V POD Chip ID (CID) signals (differential pair).Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_CKE_[0:3] 32 O 1.5 V SSTL/1.2 V POD Clock enable signals.Maximum frequency 1600 MHz.Do not connect if unused.\nDocument Issue 1.00 Ampere Computing Proprietary 55Ampere® Altra® Max Datasheet\nCOMPUTING\nDDR[0:7]_CLK_[0:3]_P 32 O 1.5 V SSTL/1.2 V POD DDR clock output – positive phase (differential pair).\nMaximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_CLK_[0:3]_N 32 O 1.5 V SSTL/1.2 V POD DDR clock output – negative phase (differential pair).Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_CS_N_[0:3] 32 O 1.5 V SSTL/1.2 V POD DDR Chip Select signals.Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_DATA_[0:71] 576 I/O 1.5 V SSTL/1.2 V POD DDR data signals.Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_DSTR_[0:17]_P 144 I/O 1.5 V SSTL/1.2 V POD DDR data strobe signals – positive phase (differential pair).Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_DSTR_[0:17]_N 144 I/O 1.5 V SSTL/1.2 V POD DDR data strobe signals – negative phase (differential pair).Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_ODT_[0:3] 32 O 1.5 V SSTL/1.2 V POD DDR On-Die Termination (ODT) signals.Maximum frequency 1600 MHz.Do not connect if unused.\nDDR[0:7]_PAR 8 O 1.5 V SSTL/1.2 V POD DDR address parity check signals.\nMaximum frequency 1600 MHz.\nDo not connect if unused.\nDDR[0:7]_PLL_TESTOUT_N 8 O 1.5 V SSTL/1.2 V POD DDR PLL PHY Clock test points for de-skewPLL – negative phase.\nDDR[0:7]_PLL_TESTOUT_P 8 O 1.5 V SSTL/1.2 V POD DDR PLL PHY Clock test points for de-skew – positive phase.\nDDR[0:7]_RESETN 8 O 1.5 V SSTL/1.2 V POD DDR port reset signals. Do not connect if unused.\nEFUSEs\nEFUSE_MFG_VDDQ1P8 1 I Supply 1.8 V supply for the MFG (Manufacturing) EFUSE \narray. Pull down to VSS if unused.\nEFUSE_PCP_VDDQ1P8 1 I Supply 1.8 V supply for the PCP EFUSE array.\nPull down to VSS if unused.\nEFUSE_SOC_VDDQ1P8 1 I Supply 1.8 V supply for the SoC EFUSE array.\nPull down to VSS if unused.\nEFUSE_TMM_VDDQ1P8 1 I Supply 1.8 V supply for the TMM EFUSE array.\nPull down to VSS if unused.Table 7: Signal Descriptions (Sheet 2 of 9)\nSIGNAL NAME WIDTH I/O I/O TYPE DESCRIPTION\nDocument Issue 1.00 Ampere Computing Proprietary 56Ampere® Altra® Max Datasheet\nCOMPUTING\nGPIO Interface\nGPI_[0:7]8 I 3.3 V LVCMOS, No PU/PD\nCMOS Input ModeGeneral purpose inputs. Maximum load 50 pF.Maximum frequency 10 MHz.Pull down to VSS if unused.\nGPIO_[0:23]24 I/O 3.3 V LVCMOS, Slow/4 mA\nNo PU/PD, CMOS Input ModeGeneral purpose inputs/outputs.Maximum load 50 pF.Maximum frequency 10 MHz.Pull down to VSS if unused.\nGPIO_FAULT1 O 3.3 V LVCMOS, Slow/4 mA Used by the SMPro firmware to indicate a fault via an LED. An output only, but floated during scan mode.Maximum load 50 pF.Maximum frequency 10 MHz.\nCPU Temperature Monitoring Signals\nHIGHTEMP_N 1 I/O 3.3 V LVCMOS, Slow/4 mA\nNo PU/PD, CMOS Input ModeOpen drain Input/Output which indicates that the maximum operating temperature has been reached.Maximum load 50 pF.Maximum frequency 10 MHz.\nOVERTEMP_N 1 O 3.3 V LVCMOS, Slow/4 mA An output indicating that the critical temperature has been reached and the CPU must be powered off.Maximum load 50 pF.Maximum frequency 10 MHz.\nEleven I\n2C Interfaces\nALERT[2:10]_N 9 I/O 3.3 V LVCMOS, Slow/16 mA, \nNo PU/PD, Schmitt Input ModeTri-state output. Maximum load 150 pF.Maximum frequency 1 MHz.\nIIC_SCL_[0:10] 11 I/O 3.3 V LVCMOS, Slow/16 mA, \nNo PU/PD, Schmitt Input ModeI2C Serial Clock. IIC_SCL_[1] (device address 0x52) is \nused for bootstrap in master mode only.Tri-state output. Maximum load 150 pF.Maximum frequency 1 MHz.\nIIC_SDA_[0:10] 11 I/O 3.3 V LVCMOS, Slow/16 mA, \nNo PU/PD, Schmitt Input ModeI2C Serial Data. IIC_SDA_[1] (device address 0x52) is \nused for bootstrap in master mode only.Tri-state output. Maximum load 150 pF.Maximum frequency 1 MHz.\nPMALERT_N 1 I/O 3.3 V LVCMOS, Slow/16 mA, \nNo PU/PD, Schmitt Input ModePMBus Alert (active low).Shared alert signal for PMBus.\nI\n2C1 master port is used as the PMBus master.\nTri-state output. Maximum load 150 pF.Maximum frequency 1 MHz.Table 7: Signal Descriptions (Sheet 3 of 9)\nSIGNAL NAME WIDTH I/O I/O TYPE DESCRIPTION\nDocument Issue 1.00 Ampere Computing Proprietary 57Ampere® Altra® Max Datasheet\nCOMPUTING\nDAP (Debug Access Port) JTAG Interface\nJTAG_DAP_TCK 1 I 1.8 V,\nNo PU/PDTest Clock. Pull down to VSS if unused.Maximum load 60 pF.Maximum frequency 25 MHz.\nJTAG_DAP_TDI 1 I 1.8 V,\nNo PU/PDTest Data In. Do not connect if unused.Maximum load 60 pF.Maximum frequency 50 MHz.\nJTAG_DAP_TDO 1 O 1.8 V\n8 mATest Data Output. Do not connect if unused.Maximum frequency 50 MHz.\nJTAG_DAP_TMS 1 I 1.8 V,\nNo PU/PDTest Mode Select. Do not connect if unused.Maximum load 60 pF.Maximum frequency 25 MHz.\nJTAG_DAP_TRSTN 1 I 1.8 V,\nNo PU/PDTest Reset. This signal is used to reset all internal JTAG test controller logic. Maximum load 60 pF.\nTRIGIN[0:3] 4 I 3.3 V LVCMOS, No PU/PD\nSchmitt Input ModeTrigger In. Maximum frequency 75 MHz.\nTRIGOUT[0:3] 4 O 3.3 V LVCMOS, Fast/16 mA Trigger Out. Maximum load 30 pF.\nSMpro JTAG Interface\nJTAG_IPP_TCK 1 I 1.8 V,\nNo PU/PDTest Clock. Pull down to VSS if unused.Maximum load 60 pF.Maximum frequency 25 MHz.\nJTAG_IPP_TDI 1 I 1.8 V,\nNo PU/PDTest Data In. Do not connect if unused.Maximum load 60 pF.\nMaximum frequency 50 MHz.\nJTAG_IPP_TDO 1 O 1.8 V\n8 mATest Data Out. Do not connect if unused.Maximum frequency 50 MHz.\nJTAG_IPP_TMS 1 I 1.8 V,\nNo PU/PDTest Mode Select. Do not connect if unused.Maximum load 60 pF.Maximum frequency 25 MHz.\nJTAG_IPP_TRSTN 1 I 1.8 V,\nNo PU/PDTest Reset. Maximum load 60 pF.\nPMpro JTAG Interface\nJTAG_PM_TCK 1 I 1.8 V,\nNo PU/PDTest Clock. Pull down to VSS if unused.Maximum load 60 pF.Maximum frequency 25 MHz.\nJTAG_PM_TDI 1 I 1.8 V,\nNo PU/PDTest Data Input. Do not connect if unused.Maximum load 60 pF.Maximum frequency 50 MHz.Table 7: Signal Descriptions (Sheet 4 of 9)\nSIGNAL NAME WIDTH I/O I/O TYPE DESCRIPTION\nDocument Issue 1.00 Ampere Computing Proprietary 58Ampere® Altra® Max Datasheet\nCOMPUTING\nJTAG_PM_TDO 1 O 1.8 V\n8 mATest Data Output. Do not connect if unused.Maximum frequency 50 MHz.\nJTAG_PM_TMS 1 I 1.8 V,\nNo PU/PDTest Mode Select. Do not connect if unused.Maximum load 60 pF.\nJTAG_PM_TRSTN 1 I 1.8 V,\nNo PU/PDTest Reset. This signal is used to reset all internal JTAG test controller logic. Maximum load 60 pF.\nSoC JTAG Interface\nJTAG_CMPL[0:2] 3 I 1.8 V,\nInternal PDJTAG Boundary Scan Option Select.Do not connect if unused.\nJTAG_SELECT[0:3] 4 I 1.8 V,\nNo PU/PDJTAG Select, internal pull-up. Maximum frequency25 MHz. Maximum load 60 pF.\nJTAG_SOC_TCK 1 I 1.8 V,\nNo PU/PDTest Clock. Pull down to VSS if unused.Maximum load 60 pF.Maximum frequency 25 MHz.\nJTAG_SOC_TDI 1 I 1.8 V,\nNo PU/PDTest Data Input. Maximum frequency 50 MHz.\nJTAG_SOC_TDO 1 O 1.8 V\n8 mATest Data Output. Do not connect if unused.Maximum load 60 pF.Maximum frequency 50 MHz.\nJTAG_SOC_TMS 1 I 1.8 V,\nNo PU/PDTest Mode Select. Maximum load 60 pF.Maximum frequency 25 MHz.\nJTAG_SOC_TRSTN 1 I 1.8 V,\nNo PU/PDTest Reset. This signal is used to reset all internal JTAG test controller logic and TSRSTN and SYS_RST_N on \ndie. Maximum load 60 pF.\nDFT Interface\nISOLATE_DIS[0:1] 2 I 1.8 V,\nInternal PDPower Domain Isolation Disable.Do not connect if unused.\nSCAN_EN 1 I 1.8 V,\nInternal PDEnable Scan Test. Pull down to VSS if unused.Maximum frequency 50 MHz.\nWSCAN_ENI 1 I 1.8 V,\nNo PU/PDWrapper Scan Chain Enable Input.Pull down to VSS if unused.\nWSCAN_ENO 1 I 1.8 V,\nNo PU/PDWrapper Scan Chain Enable Output.Pull down to VSS if unused.Table 7: Signal Descriptions (Sheet 5 of 9)\nSIGNAL NAME WIDTH I/O I/O TYPE DESCRIPTION\nDocument Issue 1.00 Ampere Computing Proprietary 59Ampere® Altra® Max Datasheet\nCOMPUTING\nPCIe Gen4 Root Complex A[0:3] and A[4: 7] which may each be configured as:\n• One dual-mode x16 PCIe/ESM CCIX controller, or\n• Two Root Port mode x8 Gen4 controllers, or• One x8 Gen4 and two x4 Gen4 controllers, or• Four Root Port mode x4 Gen4 controllers\nPCIERCA[0:3]_RX[0:15]_P 64 I CML\n4 mAPCIe Root Complex A[0:3] receive data(differential signals).Do not connect if unused.Maximum frequency 8000 MHz.Maximum data transfer rate > 16 Gbps.\nPCIERCA[0:3]_RX[0:15]_M 64 I CML\n4 mA\nPCIERCA[0:3]_TX[0:15]_P 64 O CML\n4 mAPCIe Root Complex A[0:3] transmit data (differential signals).Do not connect if unused.Maximum frequency 8000 MHz.Maximum data transfer rate > 16 Gbps.\nPCIERCA[0:3]_TX[0:15]_M 64 O CML\n4 mA\nPCIERCA[4:7]_RX[0:15]_P 64 I CML\n4 mAPCIe Root Complex A[4:7] receive data(differential signals).Do not connect if unused.Maximum frequency 8000 MHz.Maximum data transfer rate ≤ 16 Gbps.\nPCIERCA[4:7]_RX[0:15]_M 64 I CML\n4 mA\nPCIERCA[4:7]_TX[0:15]_P 64 O CML\n4 mAPCIe Root Complex A[4:7] transmit data (differential signals).Do not connect if unused.Maximum frequency 8000 MHz.Maximum data transfer rate ≤ 16 Gbps.\nPCIERCA[4:7]_TX[0:15]_M 64 O CML\n4 mA\nQSPI Interface\nSPI[0:1]_CLK 2 O 3.3 V LVCMOS, Fast/16 mA Serial clock. Do not connect if unused.Maximum load 45 pF.Maximum frequency 33 MHz.\nSPI[0:1]_CS[0:2] 6 O 3.3 V LVCMOS, Fast/16 mA Slave/Chip Select. Do not connect if unused.Maximum load 45 pF.Maximum frequency 33 MHz.\nSPI[0:1]_IO[0:3] 8 I/O 3.3 V LVCMOS, Fast/16 mA\nNo PU/PD, CMOS Input ModeSerial data input/output. Pull down to VSS if unused.Maximum load 45 pF.Maximum frequency 33 MHz.\nUART Interface\nUART_CTS0 1 I 3.3 V LVCMOS, No PU/PD \nCMOS Input ModeClear to Send. Maximum load 32 pF.\nUART_RTS0 1 O 3.3 V LVCMOS, Slow/4 mA Request to Send. Do not connect if unused.Maximum load 32 pF.Maximum frequency 250 kHz.Table 7: Signal Descriptions (Sheet 6 of 9)\nSIGNAL NAME WIDTH I/O I/O TYPE DESCRIPTION\nDocument Issue 1.00 Ampere Computing Proprietary 60Ampere® Altra® Max Datasheet\nCOMPUTING\nUART_SCLK 1 I 3.3 V LVCMOS, No PU/PD \nCMOS Input ModeSerial clock. Maximum load 32 pF.\nUART_SIN[0:4] 5 I 3.3 V LVCMOS, No PU/PD \nCMOS Input ModeSerial data in. Maximum load 32 pF.\nUART_SOUT[0:4] 5 O 3.3 V LVCMOS, Slow/4 mA\nNo PU/PDSerial data out. Do not connect if unused.Maximum load 32 pF.Maximum frequency 250 kHz.\nReference Clocks, Resets, and Power Controls\nCLK_MON_OUT 1 O 3.3 V LVCMOS, Slow/4 mA Clock monitor output. Maximum load 30 pF.Maximum frequency 1 MHz.\nMPA_TEST_RSTN 1 I 1.8 V LVCMOS SMpro Test Reset. Maximum frequency 1 MHz.\nPCP_PWRCTL 1 O 3.3 V LVCMOS, Slow/4 mA PCP power control: Drives low to power-down SoC power domain.Maximum load 30 pF.Maximum frequency 1 MHz.\nPCP_PWRGD 1 I 3.3 V LVCMOS, No PU/PD\nSchmitt Input ModePCP domain PowerGood indicator .Maximum frequency 1 MHz.\nREF_TESTCLK 1 I 1.8 V,\nInternal PDReference Test Clock. Pull down to VSS if unused.\nSOC_PWRGD 1 I 3.3 V LVCMOS, No PU/PD\nSchmitt Input ModeSoC domain PowerGood indicator.Maximum frequency 1 MHz.\nSYS_REFCLK_SRIS_P 1 I 0.75 V CML 100 MHz primary system reference clock with\nspread-spectrum clocking (SSC)\n(Differential signals).Maximum frequency 100 MHz.SYS_REFCLK_SRIS_N 1 I 0.75 V CML\nSYS_REFCLK_SRNS_P 1 I 0.75 V CML 100 MHz primary system reference clock withnon spread-spectrum clocking (SSC).(Differential signals).Maximum frequency 100 MHz.\nSYS_REFCLK_SRNS_N 1 I 0.75 V CML\nSYS_RESETN 1 I 3.3 V LVCMOS, No PU/PD\nSchmitt Input ModeSystem Reset. External logic can drive this pin low (for a minimum of 10 μs) to initiate a System Reset.\nA System Reset can also be initiated by software.Must be terminated if unused.Maximum frequency 1 MHz.\nSYS_TS_AN_IO_[0:1] 2 I/O 1.8 V Analog Debug pins for Ampere internal use only.Must be pulled down to VSS.\nTMR_CLK 1 I 3.3 V LVCMOS, No PU/PD\nCMOS Input Mode25 MHz Timer Clock.\nTMR_RSTN 1 I/O 3.3 V LVCMOS, Slow/4 mA,\nNo PU/PD, CMOS Input ModeTimer Reset. Maximum frequency 10 MHz.Maximum load 50 pF.Table 7: Signal Descriptions (Sheet 7 of 9)\nSIGNAL NAME WIDTH I/O I/O TYPE DESCRIPTION\nDocument Issue 1.00 Ampere Computing Proprietary 61Ampere® Altra® Max Datasheet\nCOMPUTING\nPower Supply Signals\nVDD18_DDR_AVDD 3 I Supply 1.8 V analog supply rail for DDR.\nVDD18_SERDES_AVDD 3 I Supply 1.8 V analog supply rail for SerDes.\nVDD18_PCP_AVDD 6 I Supply 1.8 V analog supply rail for PCP .\nVDD18_SOC 2 I Supply 1.8 V supply rails for SoC domain.\nVDD33_SOC 5 I Supply 3.3 V supply rails for SoC domain.\nVDDC_PCP 440 I Supply 0.75 V PCP domain core supply rail.\nVDDC_PCP_SENSE_N 1 O Supply Remote sense points for VDDC_PCP\n(differential signals).VDDC_PCP_SENSE_P 1 O Supply\nVDDC_RCA[0:3] 20 I Supply 0.85 V CCIX Root Complex A[0:3] core supply rails for \ndata transfer rates > 16 Gbps.†\nDo not connect if unused.\n†Note : VDDC_RCA[0:3] supply needs a ferrite bead filter, which adds an additional voltage drop. Hence, the system setup\nrecommends setting the voltage to 0.90 V so that  the effective voltage at the SoC is 0.85 V.\nVDDC_RCA[4:7] 8 I Supply 0.75 V Root Complex A[4:7] core supply rails for data \ntransfer rates ≤ 16 Gbps.\nDo not connect if unused.\nVDDC_SOC 28 I Supply 0.75 V SoC domain core supply rail.\nVDDC_SOC_CLKBUFF_AVDD 1 I Supply 0.75 V SoC clock buffer supply rail.\nVDDC_SOC_SENSE_P 1 O Supply Remote sense points for VDDC_SOC(differential signals).\nVDDC_SOC_SENSE_N 1 O Supply\nVDDH_RCA[0:3] 12 I Supply 1.8 V supply rails for CCIX Root Complex A[0:3] for data transfer rates > 16 Gbps.Do not connect if unused.\nVDDH_RCA[4:7] 8 I Supply 1.5 V supply rails for Root Complex A[4:7] for data transfer rates ≤ 16 Gbps.\nDo not connect if unused.\nVDDQ_DDR0123 129 I Supply 1.2 V DDR[0:3] supply rails.\nVDDQ_DDR4567 129 I Supply 1.2 V DDR[4:7] supply rails.\nVDDQ_DDR01_SENSE_P 1 O Supply Remote sense points for VDDQ for DDR01(differential signals).\nVDDQ_DDR01_SENSE_N 1 O Supply\nVDDQ_DDR23_SENSE_P 1 O Supply Remote sense points for VDDQ for DDR23(differential signals).\nVDDQ_DDR23_SENSE_N 1 O Supply\nVDDQ_DDR45_SENSE_P 1 O Supply Remote sense points for VDDQ for DDR45(differential signals).\nVDDQ_DDR45_SENSE_N 1 O SupplyTable 7: Signal Descriptions (Sheet 8 of 9)\nSIGNAL NAME WIDTH I/O I/O TYPE DESCRIPTION\nDocument Issue 1.00 Ampere Computing Proprietary 62Ampere® Altra® Max Datasheet\nCOMPUTING\nVDDQ_DDR67_SENSE_P 1 O Supply Remote sense points for VDDQ for DDR67\n(differential signals).VDDQ_DDR67_SENSE_N 1 O Supply\nPQT_VDM_EXTVREF 1 I Supply Core power (VDDC_PCP) voltage drop detection.\nVSS 2121 I Ground Reference ground for the device.\nMiscellaneous Signals\nEDT_UPDATE 1 I/O 1.8V LVCMOS,\n8 mAEDT Update. Pull down to VSS if unused.\nMASTER_2P 1 I 3.3 V LVCMOS, No PU/PD\nCMOS Input ModeMaster Socket Select.Maximum frequency 10 MHz.\nSLAVE_PRESENT_N 1 I/O 3.3 V LVCMOS, Slow/4 mA\nNo PU/PD, CMOS Input ModeSlave Socket Present. Maximum load 50 pF.Maximum frequency 10 MHz.\nRFU_[1:39] 39 – Reserved Reserved for Future Use.\nTEST_TMM_ENABLE 1 I 1.8 V LVCMOS Enable TMM Test. Pull down to VSS if unused.\nTotal Pins on the Package 4926Table 7: Signal Descriptions (Sheet 9 of 9)\nSIGNAL NAME WIDTH I/O I/O TYPE DESCRIPTION\nDocument Issue 1.00 Ampere Computing Proprietary 63Ampere® Altra® Max Datasheet\nCOMPUTING\n6. Electrical Specifications\n 6.1. Absolute Maximum Ratings\nCaution: The absolute maximum ratings listed in Table 8  are stress ratings only. Operation beyond these maximum ratings can cause \npermanent damage to the device. None of the performance specifications contained in this document are guaranteed when operating at these maximum ratings.\n 6.2. CPU Voltage Identification\nThe processor sets the voltage regulator to a nominal Voltage Identification set point (VID) at power on reset. Each processor may, at \nmanufacturing time, be produced with unique VID values even with in the same SKU (including speed  grade). The range of possible VID \nvalues that must be supported by  the VR, as well as corr esponding DC and AC tolerances around the nominal set point, is specifi ed in \nTable 9 .\nThe VID value for a given processor is provided with a resolution of 1 mV. The system designer must account for quantization er ror in \nconversion from the provided VID value to the VID code table of the selected VR, in or der to ensure that th e voltage is within the \nspecified DC tolerance range.\nNote:\n• The VR must be connected to the I2C0 port. Firmware provides the conversion fr om the provided VID value to the VID code \ntable of the selected VR. Refer to the Altra Max Platform Hardware Design Specifications  document for the list of supported \nVRs.\n• VR must support a default (boot) VID of 750 mV.Table 8: Absolute Maximum Ratings\nCHARACTERISTIC SYMBOL VALUE UNIT NOTES\nCore logic supply voltages VDDC_PCP , VDDC_SOC 0 to +1.1 V 1PCIe/CCIX Root Complex A[0:3] core voltages VDDC_RCA0, VDDC_RCA1, VDDC_RCA2, VDDC_RCA3 0 to +1.1 VPCIe Root Complex A[4:7] core voltages VDDC_RCA4, VDDC_RCA5, VDDC_RCA6, VDDC_RCA7 0 to +1.1 VPCIe/CCIX Root Complex A[0:3] supply \nvoltagesVDDH_RCA0, VDDH_RCA1, VDDH_RCA2, \nVDDH_RCA30 to +1.89 V\nPCIe Root Complex A[4:7] supply voltages VDDH_RCA4, VDDH_RCA5, VDDH_RCA6, \nVDDH_RCA70 to +1.89 V\n3.3 V I/O supply voltage VDD33_SOC 0 to +3.485 V\n1.8 V I/O supply voltages VDD18_SOC 0 to +1.89 VSoC clock buffer voltage VDDC_SOC_CLKBUFF_AVDD 0 to +1.1 VSerDes supply voltage VDD18_SERDES_AVDD 0 to +1.89 V\nPCP domain supply voltage VDD18_PCP_AVDD 0 to +1.89 V\nDDR4 I/O supply voltage VDD18_DDR_AVDD 0 to +1.89 VDDR4 SDRAM I/O supply voltages VDDQ_ DDR0123, VDDQ_DDR4567 1.1 to +1.575 V\nNotes:\n1. All voltages are DC measurements at the ball of the device, except VDDC_PCP is measured as the voltage difference between \nVDDC_PCP_SENSE_P an d VDDC_PCP_SENSE_N.\nDocument Issue 1.00 Ampere Computing Proprietary 64Ampere® Altra® Max Datasheet\nCOMPUTING\n7. Recommended Operating Conditions\nCaution: Device operation beyond the conditions specified in Table 9  is not recommended. Extended operation beyond the \nrecommended conditions can affect device reliability.\nThe CPU VRM (VDDC_PCP) must support setting VID within the range of 0.73 V to 1.1 V based on the PMBus command from CPU.\nTable 9: Recommended Operating Conditions (Sheet 1 of 2)\nPARAMETER SYMBOL MINIMUMNOMINAL\n(VRM SET POINT)MAXIMUM UNIT NOTES\nCore logic supply voltages VDDC_PCP Nominal – 1% 0.73 – 1.1 Nominal + 1% V 1\nVDDC_SOC 0.675 0.75 0.825 V 1\nSoC clock buffer voltage VDDC_SOC_CLKBUFF_AVDD 0.675 0.75 0.825 V 13.3 V I/O supply voltage VDD33_SOC 3.135 3.3 3.465 V 21.8 V I/O supply voltage VDD18_SOC 1.71 1.8 1.89 V 2DDR4 I/O supply voltage VDD18_DDR_AVDD 1.71 1.8 1.89 V 2PCP domain supply voltage VDD18_PCP_AVDD 1.71 1.8 1.89 V 2SerDes supply voltage VDD18_SERDES_AVDD 1.71 1.8 1.89 V 2PCIe/CCIX Root Complex A[0:3] \ncore voltagesVDDC_RCA0, VDDC_RCA1,\nVDDC_RCA2, VDDC_RCA30.675 0.75 0.825 V 6, 8\n0.765 0.85 0.935 V 7, 8\nPCIe Root Complex A[4:7] core \nvoltages VDDC_RCA4, VDDC_RCA5,\nVDDC_RCA6, VDDC_RCA70.675 0.75 0.825 V 7, 8\nPCIe/CCIX Root Complex A[0:3] \nsupply voltagesVDDH_RCA0, VDDH_RCA1,\nVDDH_RCA2, VDDH_RCA31.35 1.5 1.65 V 6, 8\n1.62 1.8 1.98 V 7, 8\nPCIe Root Complex A[4:7] supply \nvoltagesVDDH_RCA4, VDDH_RCA5, \nVDDH_RCA6, VDDH_RCA71.35 1.5 1.65 V 7, 8\nDDR4 SDRAM I/O supply voltages VDDQ_DDR0123,\nVDDQ_DDR45671.14 1.2 1.26 V 2\nInput logic high 3.3 V LVCMOS V\nIH 1.7 – 3.45 V 2\nInput logic high 1.8 V LVTTL 0.65 × \nVDD18_SOC–1 . 9 8 V 2\nInput logic low 3.3 V LVCMOS VIL –0.3 – 0.8 V –\nInput logic low 1.8 V LVTTL –0.3 – 0.35 × \nVDD18_SOCV–\nOutput logic high 3.3 V LVCMOS VOH 2.4 – – V 3\nOutput logic high 1.8 V LVTTL VDD18_SOC \n– 0.45–– V 3\nOutput logic high (DDR4)\n(single-ended)0.8 ×\nVDDQ_DDR–– V 3\nDocument Issue 1.00 Ampere Computing Proprietary 65Ampere® Altra® Max Datasheet\nCOMPUTING\nOutput logic low 3.3 V LVCMOS VOL –– 0 . 4 V 3\nOutput logic low 1.8 V LVTTL – – 0.45 V 3Input leakage current 1.8 V LVTTL I\nIL1max –10 – 10 mA 4, 5\nInput leakage current\n3.3 V LVCMOSIIL2max –10 – 10 mA 4, 5\nNotes :\nAll voltages measured at the ba ll unless othe rwise specified.\n1. Must be measured differentially between the VDDC_SOC_S ENSE_P and VDDC_SOC_SENSE_N pins (i.e., VDDC_SOC_SENSE_N \ncannot be connected to PCB ground or scope ground).\n2. All supply voltages must be measured using a standard 10 pF 1 M Ω 10:1 oscilloscope probe, at a point as close to the ball as \npossible (< 5 mm). The equipment and probe connection used must ensure a measurement bandwidth of at least 500 MHz. \nLength of the VSS lead must be minimized to avoid noise pickup.\n3. Output voltage high/low measured at rated current.4. Condition: Vi = 1.8 V or GND5. Condition: Vi = 2.75 V or GND6. For data transfer rates > 16 Gbps.7. For data transfer rates ≤ 16 Gbps.\n8. The minimum and maximum voltage ranges would be reviewed during silicon characterization and are subject to change.Table 9: Recommended Operating Conditions (Sheet 2 of 2)\nPARAMETER SYMBOL MINIMUMNOMINAL\n(VRM SET POINT)MAXIMUM UNIT NOTES\nDocument Issue 1.00 Ampere Computing Proprietary 66Ampere® Altra® Max Datasheet\nCOMPUTING\n8. Power Supply Sequencing\nThis section outlines the power sequencing requirements for the Altra Max device. Altra Max is connected to an external power c ontrol \ndevice that is used to drive the power supplies and inform Al tra Max when the power supplies for the SoC and PCP power domains are \nstable.\nList of power domains and the order in which they ar e powered up, starting with  the first power domain:\n1. SoC power domain (which includes MCUs, GIC, SoC peripherals, SMpro and PMpro). \n2. PCP power domain (all 128 CPU cores, CPMs, and the mesh fabric)\nEach power domain has severa l voltage rails as listed in Table 10 .\nIf a specific power domain requires multip le power supplies (e.g. the SoC domain that  requires different voltage levels for the  I/Os), \nthen the PowerGood output of the voltage regulators for these supplies must be connected in a daisy-chain fashion. The PowerGoo d \noutput of one power supply must be used as the enable for the next power supply in the order that the supplies must be powered up. \nThis way, the SMpro/PMpro can sample the PowerGood signal of  the last power supply in order to  determine whether all supplies f or \nthat domain powered up successfully or not. As such, power supply  components (for example, LDOs , or DC-DC converters) must be \nselected with PowerGood  output signaling. \nWithin a power domain, the sequence must be followed as listed in Table 10 . A sequence between the SoC and PCP power domains \nneeds to be respected as well. The SoC domain must be brought up first, followed by the PCP domain when requested by PMpro.\nSince there is no LPI state where the PCP domain is turned off, the power down sequence must be such that all power supplies mu st be \nshut down at the same time.Table 10: Voltage Rails and Power Supply Sequencing – SoC and PCP Domains\nSTEP DOMAIN POWER RAILS VOLTAGE SEQUENCE #\n1 SOC VDDC_SOC,\nVDDC_SOC_CLKBUFF_AVDD0.75 V 1\n2 SOC VDDC_RCAx 0.75 V/0.85 V\n3 SOC VDD18_SOC,\nVDD18_DDR_AVDD,\nVDD18_SERDES_AVDD1.8 V 2\n4 SOC VDDH_RCAx 1.5 V/1.8 V 3\n5 SOC VDDQ_DDR0123, VDDQ_DDR4567 1.2 V6 SOC VDD33_SOC 3.3 V\nSYS_RESETN can be released\nPMpro sets PCP_PWRCTL\n1 PCP VDDC_PCP 0.75 V ~ 1.1 V 42 PCP VDD18_PCP_AVDD 1.8 V 5\nDocument Issue 1.00 Ampere Computing Proprietary 67Ampere® Altra® Max Datasheet\nCOMPUTING\nFigure 3  shows the Altra Max power planes.\nFigure 3: Connecting Altra Max to an External Power Device\nExternal Power \nControl\nPMpro PCP\nSoC and PCP \nClocks \nGeneration\n1.8V IOs 3.3V IOs DDR PCIe SerDesSoCPCP_RESETN\nPCP_PWRCTLPCP_PWRGDSYS_RESETN\nPCP_PWRGD: PCP \nDomain PowerGood\nPCP_PWRCTL: PCP Domain \nPower ControlAltra MaxSoC Power Supply SOC_PWRGDSoC Power Island\nPCP Power Island\n1\n2Altra Max Power Planes\nDocument Issue 1.00 Ampere Computing Proprietary 68Ampere® Altra® Max Datasheet\nCOMPUTING\n 8.1. SoC Domain Power Sequencing\nThe SoC domain has the following power supplies:\n1. SoC core voltages, consisting of VDDC_SOC and VDDC_RCAx\n2. VDD18_SOC\n3. VDDH_RCAx4. VDDQ_DDRx (this voltage rail can be 1.1 V, 1.2 V, 1.35 V or 1.5 V depending on the DIMM technology)\n5. VDD33_SOC\nThe power sequencing requirements are as follows:\n1. Both VDDC_SOC and VDDC_RCAx must together ramp up first.\n2. VDD18_SOC must ramp up next. Supplies specified in step 1 must reach 90% of their final value before supplies in this step re ach \n10% of their final value.\n3. VDDH_RCAx, VDDQ_DDRx, and VDD33_SOC must  ramp up next. Supplies spec ified in step 2 must reach 90% of their final value \nbefore supplies specified in this st ep reach 10% of their final value.\nThe timing diagrams for the SoC domain power-on voltage sequencing are shown in Figure 4 .\nFigure 4: Power-on Voltage Sequencing – SoC Domain\n1.8V0.80V\n3.3VTr Tr TrT0 T1 T2 T3\nVDDC_SOC\nVDD18_SOC\nVDDQ_DDRx\nVDD33_SOC  0.75V/0.80V\nVDDC_RCAx\n1.5V/1.8V\nVDDH_RCAx\n1.2V\nTimeTMR_RSTNSYS_RESETNTd Td Trst-1\n             \nTrst-1: SYS_RESETN can be de-asserted after 3.3 V power rail is stable (Trst-1 > 10 μs)Td: Delay between Power supplies, Td > 0.02 ms\nMaximum allowable skew between assertion of TMR_RSTN to Socket0 and Socket1 is 1 ns.Tr: Ramp-up time of Power Supplies, Tr > 0.1 ms\nDocument Issue 1.00 Ampere Computing Proprietary 69Ampere® Altra® Max Datasheet\nCOMPUTING\nThe timing margins for the supplie s to stabilize are provided in Table 11 .\nThe power up sequence for the SoC domain is summarized as:\nVDDC_SOC, VDDC_RCAx →    VDD18_SOC    → VDDH_RCAx, VDDQ_DDRx, VDD33_SOC\n 8.2. PCP Domain Power Sequencing\nThe PCP domain has the following voltage rails:\n1. VDDC_PCP (0.75 V)\n2. VDD18_PCP_AVDD (1.8 V)\nThe power sequencing requirements are as follows:\n1. VDDC_PCP must ramp up first.\n2. The 1.8 V supplies listed above must ramp up next. VDDC_PCP must reach 90% of its final value before the 1.8 V supplies liste d \nabove reach 10% of their final value.\nTiming diagrams for the PCP domain power-on voltage sequencing are shown in Figure 5 .\nFigure 5: Power-on Voltage Sequencing – PCP DomainTable 11: Timing Margins for SoC Domain Power Sequencing\nPARAMETER SYMBOL MINIMUM MAXIMUM UNIT\nRamp time of power supplies Tr 0.1 – ms\nDelay between power supplies Td 0.02 50 ms\nSYS_RESETN deasserted after \n3.3 V supply is stableTrst – 1 10 – µs\n1.8VTr TrT0 T1\nTime Tr - Ramp-up time of Power Supplies\nTd - Delay between Power SuppliesVDDC_PCP\nVDD18_PCP_AVDD\nTd0.75V\nDocument Issue 1.00 Ampere Computing Proprietary 70Ampere® Altra® Max Datasheet\nCOMPUTING\nThe timing margins for the supplie s to stabilize are provided in Table 12 .\nThe power up sequence for the PCP domain is summarized as:\nVDDC_PCP → VDD18_PCP_AVDD\nApart from the above power sequencing for the PCP domain, there is a se quence that must be followed with respect to the SoC \ndomain.\n 8.3. General Requirements\n1. Power down sequence for Altra Max: Power supplies must be shut off at the same time.\n2. External voltage must not be applied to chip I/O balls before the associated I/O power supply voltage is applied to the chip.\n3. A chip power down cycle must complete (all I/O supply voltages and logic voltages are below 0.4 V) before the next power-up c ycle \nis started.\n4. Failure to follow this reset sequence during power up cycle may result in unpredictable operation of the chip.Table 12: Timing Margins for PCP Domain Power Sequencing\nPARAMETER SYMBOL MINIMUM MAXIMUM UNIT\nRamp time of power supplies Tr 0.1 – ms\nDelay between power supplies Td 0.02 20 ms\nDocument Issue 1.00 Ampere Computing Proprietary 71Ampere® Altra® Max Datasheet\nCOMPUTING\n9. System Configuration from Power Domain Connectivity \nPerspective\nAltra Max only supports a system configuration on board where SoC and PCP domains are independent and use distinct regulators.\nSoC domain and PCP domain are independent power domains.• An external system component (e.g. BMC) powers up the SoC doma in and brings SMpro out of rese t as outlined in the normal \npower sequencing flow. \n• The PCP_PWRCTL output must be connected to the voltage regulator that powers up the PCP . The voltage regulator’s PowerGood \nsignal must be connected to PCP_PWRGD input on the board.\nFigure 6  shows the Altra Max system configur ation using two voltage regulators.\nFigure 6: System Configuration using Two Voltage Regulators\nIsolation cells must be implemented at the PCP boundary as the PCP is powered down when the SoC domain is brought up. Isolation  is \nonly required from PCP to SoC. Controls to enable or disable th e isolation are located in PMpro.0.75 V\n(VDDC_SOC)1.8 V\n(VDD18_SOC)1.2 V\n(VDDQ_DDRx)\n3.3 V\n(VDD33_SOC)Good En Good En En\nEn\nEn GoodControlled by \nexternalcomponentsExternal Voltage Regulators\nSoC\n0.75 V\n(VDDC_PCP)1.8 V\n(VDD18_PCP_AVDD)Good EnGood En\nPCP\nPMpro\nPCP \nDomain SoCSOC_PWRGD\nPCP_PWRCTLPCP_PWRGD\nRegisters to control enabling/\ndisabling of isolation cells0.85 V\n(VDDC_RCA[0:3])En1.8 V\n(VDDH_RCA[0:3])\n0.75 V\n(VDDC_RCA[4:7])EnEn1.5 V\n(VDDH_RCA[4:7])\nDocument Issue 1.00 Ampere Computing Proprietary 72Ampere® Altra® Max Datasheet\nCOMPUTING\nThe power supply sequencing in this configuration is as below:\nVDDC_SOC, VDDC_RCA[0:3], VDDC_RCA[4:7]  →       VDD18_SOC, VDDH_RCA[0:3],  VDDH_RCA[4:7], VDDQ_DDRx, VDD33_SOC\nVDDC_PCP → VDD18_PCP_AVDD\nTable 13  summarizes the sequence of steps to power up the Altra Max processor.\nNote: Ramp up time and Delay between power supplies must be met irrespective of whether the power planes are combined or not.Table 13: Power-up Sequence for Altra Max\nSTEP ACTION\nSystem Input Power is Applied\nSYS_RESETN is Active ( Pulled Low )\n1 VDDC_SOC\nVDDC_RCA[0:3], VDDC_RCA[4:7]\n2 VDD18_SOC3 VDDH_RCA[0:3]\nVDDH_RCA[4:7]\nVDDQ_DDRx\nVDD33_SOC\nSYS_RESETN is Released ( Goes High )\nPMpro sets PCP_PWRCTL\n4 VDDC_PCP5 VDD18_PCP_AVDD\nPCP_PWRGD can be Asserted\nDocument Issue 1.00 Ampere Computing Proprietary 73Ampere® Altra® Max Datasheet\nCOMPUTING\n10. Power-on Sequence\n 10.1. Power-on Sequence for a 1P Configuration\nThe power-on sequence for Altra Max in a typical 1P configuration is as shown in Figure 7 .\nFigure 7: Power-on Sequence for 1P Configuration\nFor a 1P configuration, the powe r-on sequence is as follows:\n1. Socket0 SOC_PWRGD pin is asserted after which BMC releases SYS_RESETN.\n2. Once SYS_RESETN is released, SMpro code execution begins, triggering the boot process\nNote: Clocks to PMpro must be stable before SYS_RESETN is released.\n 10.2. Power-on Sequence for a 2P Configuration\nWhen the SoC and PCP domains are independent, at power-on, once all voltage rails of the SoC domain and the system reference cl ock \nare stable, the BMC releases SYS_RESETN for Socket0 ( note that Socket1 is still under reset ). By default, the Ma ster Socket (Socket0) \naccesses the EEPROM and boots-up first. When SMpro boot has completed for Socket0, ALERT9_N is driven HIGH and ALERT3_N is \ndriven LOW.\nThere are two separate im plementations for the power-on and boot flow for a 2P configuration:\n1. Implementation A: When ALERT9_N is connected to the external CPLD\n2. Implementation B: When ALERT9 _N is not connected to the CPLDSYS_RESETN32 clks min\nSocket0 Smpro/Pmpro SMpro/PMpro Code Execution\nSocket0\nPCP_PWRCTL\nPCP_PWRGD(Controlled by firmware)\nVDDC_PCPTrVDD18_SOCVDDC_SOCTr\n1.8V0.75V\nSOC_PWRGDSocket0VDDH_RCAxTr\nVDD33_SOCTr3.3VVDDQ_DDRxTr1.2V\n3.3V\nTMR_RESETNVDDC_RCAx\nTrTr0.75V/0.85V\n1.5V/1.8V\nDocument Issue 1.00 Ampere Computing Proprietary 74Ampere® Altra® Max Datasheet\nCOMPUTING\n 10.2.1. Power-on Sequence When ALERT9_N is Connected to CPLD\nWhen ALERT9_N is connected to the CP LD, the power-on sequence shown in Figure 8  applies for a 2P configuration.\nFigure 8: Power-on Sequence for 2P Configuration when ALERT9_N is Connected to CPLD\nNotes:\n•T h e  Trst delay must account for the SYS_REFCLK1 clock to be stable wi th a minimum of 32 clock cycles and for a minimum of 4 clock \ncycles where both SYS_RESETN and SOC_PWRGD are low.\n• Maximum allowable skew between assertion of  TMR_RSTN to Socket0 and Socket1 is 1 ns.S0_SYS_RESETN32 clks minVDDH_RCBxVDD18_SOCVDDC_RCAxVDDC_SOC\nTrTrTrTr\n1.5V1.8V0.75V/0.85V0.75V\nSOC_PWRGDSocket0VDDH_RCAxTr1.5V/1.8V\nVDD33_SOCTr3.3VVDDQ_DDRxTr1.2V\n32 clks minVDDH_RCBxVDD18_SOCVDDC_RCAxVDDC_SOC\nTrTrTrTr\n1.5V1.8V0.75V/0.85V0.75V\nSOC_PWRGDSocket1VDDH_RCAxTr 1.5V/1.8V\nVDD33_SOCTr3.3VVDDQ_DDRxTr1.2V3.3V\n3.3V\nSocket0 Smpro/Pmpro SMpro/PMpro Code Execution\nSocket0\nPCP_PWRCTL\nPCP_PWRGD(Controlled by firmware)\nVDDC_PCPTrSocket0\nALERT9_N\nSocket0 Smpro/Pmpro SMpro/PMpro Code Execution\nSocket1\nPCP_PWRCTL\nPCP_PWRGD(Controlled by firmware)\nVDDC_PCPTrSocket1S0_TMR_RSTNImplementation A: When ALERT9_N is connected to CPLD\nS0_SOC_PWRGD’s assertion releases S0_SYS_RESETN\nS1_SYS_RESETN\nS1_TMR_RSTNALERT9_N from S0 in CPLD triggers \nS1_SYS_RESETN\nS1_SYS_RESETN triggers Socket1 SMpro/PMpro\nas beforeS0_SYS_RESETN’s release/deassertion releases both S0_TMR_RSTN and S1_TMR_RSTN at the same time\nDocument Issue 1.00 Ampere Computing Proprietary 75Ampere® Altra® Max Datasheet\nCOMPUTING\n 10.2.2. Power-on Sequence When ALERT9_N is Not Connected to CPLD\nWhen ALERT9_N is not connected to the CPLD, the power-on sequence shown in Figure 9 applies for a 2P configuration.\nFigure 9: Power-on Sequence for 2P Configuration when ALERT9_N is Not Connected to CPLD\nS0_SYS_RESETN32 clks minVDDH_RCBxVDD18_SOCVDDC_RCAxVDDC_SOC\nTrTrTrTr\n1.5V1.8V0.75V/0.85V0.75V\nSOC_PWRGDSocket0VDDH_RCAxTr1.5V/1.8V\nVDD33_SOCTr3.3VVDDQ_DDRxTr1.2V\n32 clks minVDDH_RCBxVDD18_SOCVDDC_RCAxVDDC_SOC\nTrTrTrTr\n1.5V1.8V0.75V/0.85V0.75V\nSOC_PWRGDSocket1VDDH_RCAxTr 1.5V/1.8V\nVDD33_SOCTr3.3VVDDQ_DDRxTr1.2V3.3V\n3.3V\nSocket0 Smpro/Pmpro SMpro/PMpro Code Execution\nSocket0\nPCP_PWRCTL\nPCP_PWRGD(Controlled by firmware)\nVDDC_PCPTrSocket0\nALERT9_N\nSocket0 Smpro/Pmpro SMpro/PMpro Code Execution\nSocket1\nPCP_PWRCTL\nPCP_PWRGD(Controlled by firmware)\nVDDC_PCPTrSocket1S0_TMR_RSTNImplementation B: When ALERT9_N is NOT Connected to CPLD, use ALERT3_N instead\nS0_SOC_PWRGD’s assertion releases S0_SYS_RESETN\nS0_SYS_RESETN’s release/deassertion releases both S0_TMR_RSTN and S1_TMR_RSTN at the same time\nS1_SYS_RESETN\nS1_TMR_RESETNALERT9_N remains the same, asserted by Socket0 \nfirmware, but does NOT trigger Socket1 firmware\nALERT3_NALERT3_N from S0 to BMC or CPLD triggers \nS1_SYS_RESETN and S1_TMR_RSTN\nS1_SYS_RESETN triggers Socket1 SMpro/PMpro \nas before1 µs\nDocument Issue 1.00 Ampere Computing Proprietary 76Ampere® Altra® Max Datasheet\nCOMPUTING\nIn general, for a 2P configuration, the Al tra Max power-on sequ ence is as follows:\n1. Socket0 SOC_PWRGD enables Socket1 voltages to ramp up.\n2. On power up, once all voltage rails of the SoC domain and the system reference cl ock are stable, the CPLD or BMC releases \nS0_SYS_RESET_L. Note that Socket1 is still under reset .\nNote: If Socket1 power rail fails, the boot sequence  continues with 1P boot flow on Socket0.\n3. Socket0 SMpro is the master and boots first.\n4. When Socket0 SMpro boot is complete, ALERT9_N  is driven HIGH and ALERT3_N is driven LOW.\n5. For the ALERT9_N signal:\na) If ALERT9_N is connected to the CPLD (implementation A): A HIGH output on ALERT9_N indicates to the CPLD to release \nS1_SYS_RESET_L.\nb) If ALERT9_N is not connected to the CP LD (implementation B): If GPIO8=0 (SCP_F W_BOOT_OK), the falling edge of ALERT3_N \nindicates to the CPLD or BM C to release S1_SYS_RESET_L.\nNote: ALERT3_N is a dual-purpose pin and is used depending on the boot phase:\n1. If GPIO8=0 (SCP_FW_BOOT_OK), ALER T3_N is used as described above.\n2. If GPIO8=1 (SCP_FW_BOOT_OK), ALERT3_N is connected to the CPLD or BMC as an SMB ALERT signal from Altra Max.\n6. Socket0 outputs a HIGH on S0_FW_BOOT_OK to indicate to the CPLD or BMC that Socket0 boot has completed.\n7. After Socket1 boot is complete, Socket1 outputs a HIGH on S1_FW_BOOT_OK to indicate to the CPLD or BMC that Socket1 boot has \ncompleted.\nFor additional information on the power-on sequence and boot flows, refer to the document titled Altra Max Platform Hardware \nDesign Specification .\nAmpere® Altra® Max Datasheet\nDocument Issue 1.00 Ampere Computing Proprietary 77COMPUTING\n11. Power Specifications\nTable 14  contains estimated power numbers under the conditions listed as Notes  in the table.\nTable 14: DC Power Supply Loads\nPARAMETER SYMBOLSKU ID1\nUNIT NOTES\nM128-30 M128-28 M128-26 M112-30 M96-30 M96-28\nMaximum/Nominal frequency – 3.00 2.80 2.60 3.00 3.00 2.80 GHz –\nLowest frequency – 1.00 1.00 1.00 1.00 1.00 1.00 GHz 2\nThermal Design Power TDP 250 230 190 240 220 190 W 3Lowest power limit P\nLIMIT 120 120 120 110 110 110 W 4\n(Variable V ) PCP (VDDC_PCP) active (continuous) operating current IPCP 240 220 175 230 210 175 A 5\n(Variable V ) PCP (VDDC_PCP) maximum operating current IPCP(MAX) 420 390 340 400 370 310 A 6, 7\n0.85 V RCA active operating current (VDDC_RCA[0:3]) IC_RCA 16 A 8\n0.75 V RCA active operating current (VDDC_RCA[4:7]) IC_RCA 24\n(Combined for VDDC_SOC and VDDC_RCA[4:7])A8\n0.75 V SOC (VDDC_SOC) active operating current ISOC A8\n1.8 V RCA active operating current (VDDH_RCA[0:3]) IH_RCA 5A 8\n1.5 V RCA active operating current (VDDH_RCA[4:7]) IH_RCA 4A 8\n1.2 V DDR4 active operating curr ent (VDDQ_DDR0123, VDDQ_DDR4567) IDDQ 10\n(for each VDDQ)A9\n1.8 V SOC active operating current (VDD18_SOC) IO18 1A –\n1.8 V PCP active operating current (VDD18_PCP_AVDD) IPCP18 1A –\n3.3 V SOC active operating current (VDD33_SOC) IO33 1A –\nAmpere® Altra® Max Datasheet\nDocument Issue 1.00 Ampere Computing Proprietary 78COMPUTING\nNotes :\n1. Use the three digits following ‘M’ as part of  the SKU ID (such as ‘M128-30’) as listed in Table 1 on page 7  to decode the CPU core count.\n2. CPPC Lowest Performance Threshold register value. This is the minimum frequency at which a core can run.3. Power measured at nominal voltage and maximum recommended operating temperature.4. The lowest power capping value that BMC can program via the Power Limit register. Refer to the section titled ACPI State Register Definitions  in the Altra SoC BMC Interface \nSpecification  for details about this register.\n5. PCP active (continuous) operating current is estimated at the highest frequency with TDP and T\nCJ per SKU as specified in Table 15 on page 79  with best-case process part.\n6. Maximum operating current (or maximum instantaneous curr ent) is also known as maximum transient current or ICC(MAX)  in similar applications.\n7. PCP maximum operating current is estimated at the maximum frequency per SKU, with TCJ per SKU as specified in Table 15 on page 79  with best-case process part (which \ndrives worst-case power). For hot-swap controller OCP calculations, use VDDC_PCP = 1.1 V.\n8. Maximum operating current is estimated at the specified frequency with 0.75 V, 1.2 V, 1.5 V, 1.8 V, 3.3 V, and TCJ = +90°C with best-case process part (which drives worst-case \npower).\n9. For DDR4: VDDQ_DDR0123, VDDQ_DDR4567 = 1.2 VThe maximum current values listed above are not guaranteed to be the highest obtainable. These valu es are dependent on many fac tors including the type of applications running, \nclock rates, use of internal functional capabilities, external interface usage, junction temperature, and the power supply volt ages. Your specific application can produce significantly \ndifferent results. Logic current and power are primarily dependent on the applications running and the use of internal chip fun ctions (for e.g., PCIe). I/O current and power are \nprimarily dependent on the capacitive loading, fr equency, and utilization of the external buses.Table 14: DC Power Supply Loads\nPARAMETER SYMBOLSKU ID1\nUNIT NOTES\nM128-30 M128-28 M128-26 M112-30 M96-30 M96-28\nAmpere® Altra® Max Datasheet\nDocument Issue 1.00 Ampere Computing Proprietary 79COMPUTING\n12. Thermal Specifications\nTable 15  lists the thermal resistance values for th e package along with the maximum operating junction temperatures and the thermal thr ottling and shut down temperatures for \neach SKU. Note that the values in this  table are subject to change .\nTable 15: Thermal Specifications\nPARAMETER SYMBOLSKU ID\nUNIT NOTES\nM128-30 M128-28 M128-26 M112-30 M96-30 M96-28\nJunction-to-case thermal resistance \uf071JC 0.075 0.075 0.070 0.075 0.080 0.080 °C/W 1, 2\nMaximum continuous operating junction temperature TCJ 100 100 95 100 100 95 °C 3\nSoC thermal throttling temperature TM1 105 105 105 105 105 105 °C 3\nSoC thermal shut down temperature TM2 120 °C 3Storage temperature range T\nSTG –55 to +150 \uf0b0C4\nOperating junction temperature range TJ 0 to +125 \uf0b0C4\nNotes :\n1. Case temperature TC is measured at top center of lid wi th device seated in ILM4926 socket.\n2.\uf071JC is measured based on boundary conditions of the reference thermal solution and all power is assumed to dissipate from package to thermal solution.\n3. TCJ as specified in this table is for use as a system thermal design  guideline. The SoC can run continuously at this temperature. To achieve maximum performance, ensure that \nthe thermal solution can maintain TCJ at this value.\nIn case of operational or cooling failures, the following built-i n mechanism in firmware will protect the SoC from a thermal ru naway or getting damaged:\n– HIGHTEMP_N (TM1): The SoC temperature at wh ich thermal throttling will be triggered. The CPU frequency is throttled down in st eps of 50 MHz.\n– OVERTEMP_N (TM2): The SoC temperature at which a shutdown will be triggered. The entire SoC is powered off under this conditio n.\n4. This value is not a specification of the operational temperature range; it is a stress rating only.\nDocument Issue 1.00 Ampere Computing Proprietary 80Ampere® Altra® Max Datasheet\nCOMPUTING\n13. Clocking Specifications\nFigure 10:Timing Diagram for DDR4, UART, DAP, SMpro, PMpro, and SoC JTAG Clocks\nTable 16: Clocking Specifications\nSYMBOL PARAMETER MIN MAX UNIT NOTES\nDDR4 Clock – DDRi_CLK_n (i = 0 to 7 and n = 0, 1, 2, or 3)\nFC Frequency 1600 MHz –\nTC Period 0.625 ns\nUART Clock – UART_SCLK\nFC Frequency 1.8432 MHz 1\nTC Period 542.5 ns\nDAP, SMpro, PMpro, and SoC JTAG Clocks (JTAG_DAP_TCK, JTAG_IPP_TCK, JTAG_PM_TCK, JTAG_SOC_TCK)\nFC Frequency 25 MHz –\nTC Period 40 ns\nTimer Clock – TMR_CLK\nFC Frequency 25 MHz 2\nTC Period 40 ns\nNotes :\n1. Accuracy of ± 300 ppm. This is an optional clock required for applications where UART baud rate cannot be supported by intern al \nPLL UART Reference Clock.\n2. Accuracy of ± 25 ppm. TMR_CLK synchronizes time between sockets. TMR_CLK must be asserted synchronously with the same \nphase to both Socket0 and Socket1. Maximum allowable skew between two sockets is 1 ns.TCL TCH\nTC\nDocument Issue 1.00 Ampere Computing Proprietary 81Ampere® Altra® Max Datasheet\nCOMPUTING\n 13.1. System Reference Clock\nFigure 11:SYS_REFCLK_SRNS_P/N and SYS_REFCLK_SRIS_P/N Reference Clocks\nTable 17: System Reference Clock Specifications  – SYS_REFCLK_SRNS_P/N, SYS_REFCLK_SRIS_P/N\nDESCRIPTION MIN TYP MAX UNIT CONDITION\nInput Voltage Range 0 – 0.75 V –Input Differential Voltage 150 200 400 mVp Peak voltageInput Frequency – 100 – MHz *Spread Spectrum Clocking (SSC).\nSee Notes  below.\nInput Frequency Tolerance –50 – 50 ppm –Input Duty Cycle Tolerance 45 – 55 % –Input Common Mode Voltage 0.222 0.234 0.246 V –\nInput Impedance, Differential 90 100 110 Ω –\nRise time, Fall time 0.1 – 1 ns –Random Jitter – – 0.5 ps, RMS Jitter Integrated from 50 kHz to 10 MHzMaximum Peak-to-Peak \nPhase Jitter– – 25000 ps Reference Clock with SSC active at 30 kHz\n– – 1000 ps Reference Clock with SSC active at 100 kHz– – 25 ps Reference Clock with SSC active at 500 kHz\nNotes :\n1. If Spread-Spectrum is needed, it is applie d only to SYS_REFCLK_SRIS_P/N. If Spread-S pectrum is not needed, it must be 100 MHz .\nFor PCI Express, The maximum spread spectrum is –0.5%, modulated between 30 kHz and 33 kHz.The ports on the two ends of a link must transmit data at a rate  that is within 600 parts per mi llion (ppm) of each other at al l \ntimes.SYS_REFCLK_SRNS_P/N\nSYS_REFCLK_SRIS_P/N\nPCIe Clock SynthesizerVDD3V3\n25 MHz\nCrystalSYS_REFCLK_SRNS_P\nSYS_REFCLK_SRNS_N\nSYS_REFCLK_SRIS_P\nSYS_REFCLK_SRIS_NSYS_REFCLK_SRNS_P\nSYS_REFCLK_SRNS_N\nSYS_REFCLK_SRIS_P\nSYS_REFCLK_SRIS_N\n100 MHz CMLAltra Max\n\nDocument Issue 1.00 Ampere Computing Proprietary 82Ampere® Altra® Max Datasheet\nCOMPUTING\n14. PCIe Interface Specifications\nTable 18: SerDes Transmitter AC Specifications (PCIe Gen4, 16 GT/s)\nPARAMETER SYMBOL MIN TYPICAL MAX UNIT COMMENTS\nUnit Interval UI 62.48125 62.5 62.51875 ps ± 300 ppmDifferential Peak to Peak Tx \nVoltage AmplitudeV\npp 800 – 1300 mVpp *Note 1\nRising Edge Rate Rising Edge Rate 0.6 – 4.0 V/ns –\nFalling Edge Rate Falling Edge Rate 0.6 – 4.0 V/ns –Rise-Fall Matching Rising edge rate\n(REFCLK+) to falling edge rate (REFCLK-) \nmatching–– 2 0 % *Note 2\nTx Uncorrelated Total Jitter T\nj –– 1 2 . 5 p s –\nDC Differential TX Impedance Rtx –– 1 2 0 Ω –\nTx Lane to Lane Output Skew – – – 1.25 ns –\nAC Coupling Capacitor CTX 176 – 265 nF –Notes :\n1. As measured with PCIe compliance test setup2. Measurement taken from single ended waveform. Matching applies to rising edge rate for REFCLK+ and falling edge rate for \nREFCLK-. It is measured using a ±75 mV wi ndow centered on the median cross point where REFCLK+ rising meets REFCLK- falling. \nThe median cross point is used to calculate the voltage threshol ds the oscilloscope is to use for the edge rate calculations. T he \nRise Edge Rate of REFCLK+ must be compared to the Fall Edge Rate of REFCLK-; the maximum allowed difference must not exceed 20% of the slowest edge rate.\nTable 19: SerDes Receiver AC Specifications (PCIe Gen4, 16 GT/s)\nPARAMETER SYMBOL MIN TYPICAL MAX UNIT COMMENTS\nUnit Interval UI 62.48125 62.5 62.51875 ps ± 300 ppmDifferential Peak to Peak Rx Voltage\n(Eye Height)V\npp 15 –– m Vpp *Note 1 , 2\nDifferential Rx Voltage (Eye Width) – 0.3 –– U I *Note  2, 3\nBit Error Rate – – – 10e–12 BER –\nDifferential Termination Tj 90 100 110 Ω –\nRx Lane to Lane Skew Rtx ––5 n s –\nNotes :\n1. As measured with PCIe compliance test setup.\n2. Receiver eye height/width at TP2P of compliance test point, target at BER 10e-12; (eye width and eye height are defined after \napplying post processing and are defined at TP2P).\n3. At –3 dB channel Loss.\nDocument Issue 1.00 Ampere Computing Proprietary 83Ampere® Altra® Max Datasheet\nCOMPUTING\n15. I/O Specifications\nFigure 12:Input Setup and Hold Timing Diagrams\nFigure 13:Output Delay and Float Timing Diagrams\nTable 20: I/O Specifications (Sheet 1 of 3)\nSIGNALINPUT (ns) OUTPUT (ns)OUTPUT CURRENT \n(mA)\nCLOCK NOTESSETUP \nTIME\n(TIS MIN)HOLD \nTIME\n(TIH MIN)VALID DELAY\n(TOV MAX)HOLD TIME\n(TOH MIN)IOH\n(MIN)IOL\n(MIN)\nGPIO Interface\nGPIO_[0:23] N/A N/A N/A N/A 4 4 async –GPI_[0:7] N/A N/A N/A N/A N/A N/A async –\nI\n2C Interface\nIIC_SCL_[0:10]\nIIC_SDA_[0:10]PMALERT_NALERT[2:10]_NN/A N/A N/A N/A N/A 16 async 1Clock\nTIS TIHmin min\nInputs\nValid\nClock\nOutputs\nHigh (Drive)\nFloat (High-Z)\nLow (Drive)Valid ValidTOHminTOV max\nTOH minTOV max\nTOH minTOV max\nDocument Issue 1.00 Ampere Computing Proprietary 84Ampere® Altra® Max Datasheet\nCOMPUTING\nDAP JTAG Interface\nJTAG_DAP_TDI 3 –15 N/A N/A N/A N/A JTAG_DAP_TCK 2JTAG_DAP_TDO N/A N/A 13 –15 8 8 Driven on falling \nedge of \nJTAG_DAP_TCK3\nJTAG_DAP_TMS 5 –15 N/A N/A N/A N/A JTAG_DAP_TCK 2\nJTAG_DAP_TRSTN\nN/A N/A N/A N/A N/A N/A async 2\nSMPro/PMpro JTAG Interface\nJTAG_IPP_TDI/\nJTAG_PM_TDI3 –15 N/A N/A N/A N/A JTAG_IPP_TCK/\nJTAG_PM_TCK2\nJTAG_IPP_TDO/\nJTAG_PM_TDON/A N/A 7 –15 8 8 Driven on falling \nedge of \nJTAG_IPP_TCK/\nJTAG_PM_TCK3\nJTAG_IPP_TMS/\nJTAG_PM_TMS4 –15 N/A N/A N/A N/A JTAG_IPP_TCK/\nJTAG_PM_TCK2\nJTAG_IPP_TRSTN/\nJTAG_PM_TRSTNN/A N/A N/A N/A N/A N/A async 2\nSoC JTAG Interface\nJTAG_SELECT[0:3] N/A N/A N/A N/A N/A N/A async 2JTAG_SOC_TDI 11 –15 N/A N/A N/A N/A JTAG_SOC_TCK 2JTAG_SOC_TDO N/A N/A 14 –15 8 8 Driven on falling \nedge of \nJTAG_SOC_TCK3\nJTAG_SOC_TMS 7 –15 N/A N/A N/A N/A JTAG_SOC_TCK 2\nJTAG_SOC_TRSTN\nN/A N/A N/A N/A N/A N/A async 2\nSerial Peripheral Interface (SPI)\nSPI[0:1]_CLK N/A N/A N/A N/A 16 16 33 MHz –SPI0_CS[0:2] N/A N/A N/A N/A 16 16 SPI0_CLK 4, 5, 6SPI0_IO[0:3] 5.28 –1.32 9.6 –2.76 16 16 SPI0_CLK 4, 5, 6SPI1_CS[0:2] N/A N/A N/A N/A 16 16 SPI1_CLK 4, 5, 6Table 20: I/O Specifications (Sheet 2 of 3)\nSIGNALINPUT (ns) OUTPUT (ns)OUTPUT CURRENT \n(mA)\nCLOCK NOTESSETUP \nTIME\n(TIS MIN)HOLD \nTIME\n(TIH MIN)VALID DELAY\n(TOV MAX)HOLD TIME\n(TOH MIN)IOH\n(MIN)IOL\n(MIN)\nDocument Issue 1.00 Ampere Computing Proprietary 85Ampere® Altra® Max Datasheet\nCOMPUTING\nSPI1_IO[0:3] 5.28 –1.32 9.6 –2.76 16 16 SPI1_CLK 4, 5, 6\nUART Interface\nUART_SIN[0:4] N/A N/A N/A N/A N/A N/A async –UART_SOUT[0:4] N/A N/A N/A N/A 4 4 async –Notes :\n1. I\n2C maximum load = 150 pF and maximum frequency = 1 MHz.\n2. Captured falling edge of JTAG_TCK clock.3. Launched falling edge of JTAG_TCK clock.4. SPI ports are configured as Masters-only, with Frame Format (SPInCTRLR0 bits 5:4) = 00, Serial Clock Phase (SPInCTRLR0 bit 6)  = 1, \nand Serial Clock Polarity (SPInCTRLR0 bit 7) = 1.\n5. Data is launched on the falling edge of SPIn_C LK (n = 0 or 1) and captured on rising edge.\n6. Data is held N cycles of APB clock from the rising edge of SPIn_CLK, and depends on the interface configuration. The T\nOH values \nshown in the table are calculated as: TOH_ACTUAL + (N × TCLK_A PB), where N = 2, TCLK_APB = 10.0 ns and TOH_ACTUAL is the\n0-cycle hold measurement.\n7. The data input path has path delay compensation capability, using which, it can shift the data input latch point by units of [1:15] \nAHBC clock cycles. The data input setup/hold time must add the compensation delay based on the setting of Receive Data Sample Delay in CTRLR register.Table 20: I/O Specifications (Sheet 3 of 3)\nSIGNALINPUT (ns) OUTPUT (ns)OUTPUT CURRENT \n(mA)\nCLOCK NOTESSETUP \nTIME\n(TIS MIN)HOLD \nTIME\n(TIH MIN)VALID DELAY\n(TOV MAX)HOLD TIME\n(TOH MIN)IOH\n(MIN)IOL\n(MIN)\nDocument Issue 1.00 Ampere Computing Proprietary 86Ampere® Altra® Max Datasheet\nCOMPUTING\n 15.1. I2C I/O Specifications\nFigure 14:I2C Bus Timing Diagram\nTable 21: I2C Timing Characteristics (Sheet 1 of 2)\nPARAMETER SYMBOLSTANDARD-MODE FAST-MODE FAST-MODE PLUS\nUNIT\nMIN MAX MIN MAX MIN MAX\nSCL clock frequency fSCL 0 100 0 400 0 1000 kHz\nHold time (repeated) \nSTART condition.After this period, the first clock pulse is generated.t\nHD;STA 4.0 – 0.6 – 0.26 – μs\nLOW period of the SCL \nclocktLOW 4.7 – 1.3 – 0.5 – μs\nHIGH period of the SCL \nclocktHIGH 4.0 – 0.6 – 0.26 – μs\nSet-up time for a repeated \nSTART conditiontSU;STA 4.7 – 0.6 – 0.26 – μs\nData hold time tHD;DAT 5 . 0 – –––– μs3\n0 – 0–0– μs4\nRise time of both SDA and \nSCL signalstr – 1000 20 + 0.1Cb 300 – 120 ns\nFall time of both SDA and \nSCL signalstf –3 0 0 2 0  ×\n(VDD/5.5 V)300 20 ×\n(VDD/5.5 V)120 ns\nSet-up time for STOP \nconditiontSU;STO 4.0 – 0.6 – 0.26 – μs\nBus free time between a \nSTOP and START conditiontBUF 4.7 – 1.3 – 0.5 – μs\nCapacitive load for each \nbus lineCb – 400 – 400 – 550 pF\nData valid time tVD;DAT – 3.45 – 0.9 – 0.45 μs\nData valid \nacknowledgment timetVD;ACK – 3.45 – 0.9 – 0.45 μstf tr tLOWS Sr P S\ntBUF\ntHD;DATtSU;STO tHD;STAtSU;DAT\ntf\ntHIGHtSU;STAtHD;STA tSPtrSDA\nSCL\nDocument Issue 1.00 Ampere Computing Proprietary 87Ampere® Altra® Max Datasheet\nCOMPUTING\n16. Boot Configuration\nPlatform architects and system designers can levera ge the following benefits that Altra Max offers:\n• 256 KB EEPROM for booting SMpro and PMpro firmware\n‒ This will be validated and auth enticated by an immutable ROM code that runs on the SMpro\n• SPI-NOR flash is required to boot ARM Trusted Firmware (ATF) and UEFI\n‒ This will be validated a nd authenticated by SMpro.\n 16.1. Trusted Management Module (TMM)\nThe Trusted Management Module (TMM) runs on the system controlle r processor (SCP) of the SMpro and enables secure configuration  \nand operation. The TMM provides a non-tamperable hardware platfo rm that uses asymmetr ic public key operations to validate the \nactions being performed are authorized and legitimate. This is achi eved by creating a partition of secure boundary within the A ltra Max \ndevice that contains all the functions necessary to provide root of trust. Since the TMM functionality runs on the SMpro and is  \nintegrated into the Altra Max device, it has visibility and cont rollability of all internal buse s and processing  subsystems tha t is not \npossible when external trust devices are used. Additionally, because the TMM functionality runs on the SMpro core, it removes a ll \ndependency on the application software op erating on the Altra Max cores. The TMM provides the following  key capabilities:\n• Separate non-tamperable hardware section integrated within the SoC• Hardware partition prevents any access from rest of SoC• No pre- or post-processing artifacts to compromise platform trustability\n• Full visibility of SoC and system\n• No dependency on application software• No performance impact on applicationNoise margin at the LOW \nlevel (for each connected device, including hysteresis)V\nnL 0.1 × VDD – 0.1 × VDD – 0.1 × VDD – V\nNoise margin at the HIGH \nlevel (for each connected device, including hysteresis)V\nnH 0.2 × VDD – 0.2 × VDD – 0.2 × VDD – V\nNotes :\n1. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHmin  of the SCL signal) to bridge \nthe undefined region of the falling edge of SCL.\n2. The maximum tHD;DAT has only to be met if the device does not stretch the LOW period (tLOW) of the SCL signal.\n3. For CBUS compatible masters: CBUS receivers can be connected to the Standard-mode I2C-bus. However, a third bus line called \nDLEN must then be connected and the acknowledge bit omitted. Refer to the I2C-Bus Specification and User Manual  for more \ninformation.\n4. For I2C-bus devices.Table 21: I2C Timing Characteristics (Sheet 2 of 2)\nPARAMETER SYMBOLSTANDARD-MODE FAST-MODE FAST-MODE PLUS\nUNIT\nMIN MAX MIN MAX MIN MAX\nDocument Issue 1.00 Ampere Computing Proprietary 88Ampere® Altra® Max Datasheet\nCOMPUTING\n17. Document Revision History\nTable 22: Document Revision History\nISSUE DATE DESCRIPTION\n1.00 March 31, 2022 • Updated the product branding\n0.92 March 24, 2022 •A d d e d  Usage Power  and Est. SPECrate® 2017_int_base (SIR)  values in Table 1 on page 7\n0.91 January 13, 2022 • Updated the Mesh frequencies for the M128-28, M128-26, and M96-28 SKUs in\nTable 1 on page 7\n• Updated the PLIMIT values for the M112-30, M96-30, and M96-28 SKUs in Table 14 on page 77\n• Updated the values of ‘Input Common Mode Voltage’ in Table 17 on page 81\n0.90 September 23, 2021 • Updated “Device Ordering Information” on page 7\n• Updated “PCI Express (PCIe) Controller” on page 11\n• Updated the names of package pins EC42 and ED41 in Table 5 on page 18\n• Added VDD18_SERDES_AVDD in Table 10 on page 66\n• Updated “PCP Domain Power Sequencing” on page 69\n• Updated “Power Specifications” on page 77\n• Updated “Thermal Specifications” on page 79\n0.80 June 12, 2021 • Updated the estimated SPECrate® 2017_int_base from ‘345’ to ‘350’.\n• Updated the chip image in Figure 2 (p. 17) .\n• Updated Table 7 on page 54 .\n• Updated the value of IDDQ in Table 14 on page 77 .\n•M i n o r  f i x e s  a n d  c o r r e c t i o n s .\n0.70 April 16, 2021 • Updated Table 1 on page 7  to include data for additional SKUs.\n• Corrected the direction of the PQT_VDM_EXTVREF signal from Output to Input in\nTable 7 on page 54 .\n• Updated “UART” on page 14 .\n• Updated Table 9 on page 64\n• Updated “Power-on Sequence for a 2P Configuration” on page 73 .\n• Updated Table 14 on page 77\n• Updated Table 15 on page 79\n• Updated the timing values for the SPI subsection in Table 20 on page 83 .\n• Updated Figure 13 (p. 83) .\n• Updated the QSPI frequency to 33 MHz throughout the document.\n0.60 August 18, 2020 Updated the following:\n•IPCP and IPCP(MAX)  in Table 14 on page 77 .\n• Table 15 on page 79 .\n0.55 July 13, 2020 • Updated the product name from Mystique  to Altra Max .\n• Corrected the value of System Level Cache (SLC) from 64 MB to 16 MB.\n0.50 June 14, 2020 Initial release.\n"}]
!==============================================================================!
### Ampere Altra M128-30 Processor Overview

**Product Code:** AC-212825002  
**Type:** 64-Bit Multi-Core Processor  
**Manufacturer:** Ampere Computing LLC

#### Key Specifications:
- **Voltage Ratings:**
  - Core Logic Supply Voltage (VDDC_PCP): 0.73 V to 1.1 V
  - SoC Supply Voltage (VDDC_SOC): 0.675 V to 0.825 V
  - DDR4 I/O Supply Voltage (VDDQ_DDR): 1.1 V to 1.575 V
  - PCIe/CCIX Root Complex Supply Voltage (VDDC_RCA): 0.675 V to 0.825 V
  - 3.3 V I/O Supply Voltage (VDD33_SOC): 3.135 V to 3.465 V
  - 1.8 V I/O Supply Voltage (VDD18_SOC): 1.71 V to 1.89 V

- **Current Ratings:**
  - Maximum Operating Current (PCP): 420 A
  - Continuous Operating Current (PCP): 240 A
  - DDR4 Active Operating Current: 10 A (per VDDQ)

- **Power Consumption:**
  - Thermal Design Power (TDP): 250 W
  - Usage Power: 178 W (estimated SPECrate® 2017_int_base: 359)

- **Operating Temperature Range:**
  - Junction Temperature (TJ): 0 °C to 125 °C
  - Maximum Continuous Operating Junction Temperature (TCJ): 100 °C

- **Package Type:**
  - 4926-Pin Flip Chip Land Grid Array (FCLGA)

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 1 (per JEDEC J-STD-020E)

#### Description:
The Ampere Altra M128-30 is a high-performance, server-class processor designed for cloud computing environments. It features 128 Arm v8.2+ 64-bit CPU cores, capable of operating at a maximum frequency of 3.00 GHz. The architecture supports advanced power management features and is compliant with the Arm Server Base System Architecture (SBSA) Level 4.

#### Typical Applications:
- **Cloud Computing:** The Altra M128-30 is optimized for large-scale public and private cloud environments, providing efficient processing power for cloud workloads.
- **Data Centers:** Its high core count and performance make it suitable for data center applications, including virtualization and high-performance computing.
- **Enterprise Servers:** The processor's enterprise-grade reliability, availability, and serviceability (RAS) features make it ideal for mission-critical applications.

### Summary:
The Ampere Altra M128-30 processor is a powerful multi-core solution tailored for cloud and enterprise applications, offering high performance, extensive memory support, and advanced power management capabilities. Its design is focused on maximizing throughput while minimizing total cost of ownership, making it a compelling choice for modern data centers and cloud infrastructures.