Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jun  2 12:40:41 2025
| Host         : LLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.497      -16.451                     14                  730        0.098        0.000                      0                  730        4.500        0.000                       0                   559  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.497      -16.451                     14                  709        0.098        0.000                      0                  709        4.500        0.000                       0                   559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.792        0.000                      0                   21        0.341        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -1.497ns,  Total Violation      -16.451ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.497ns  (required time - arrival time)
  Source:                 questionNum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.453ns  (logic 4.351ns (37.990%)  route 7.102ns (62.010%))
  Logic Levels:           17  (CARRY4=5 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  questionNum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  questionNum_reg[3]/Q
                         net (fo=21, routed)          0.943     6.540    questionNum[3]
    SLICE_X42Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  seg[6]_i_137/O
                         net (fo=2, routed)           0.480     7.144    seg[6]_i_137_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I3_O)        0.124     7.268 r  seg[6]_i_83/O
                         net (fo=2, routed)           0.315     7.584    seg[6]_i_83_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.708 r  seg[6]_i_87/O
                         net (fo=1, routed)           0.000     7.708    seg[6]_i_87_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.240 r  seg_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.240    seg_reg[6]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.553 r  seg_reg[6]_i_61/O[3]
                         net (fo=13, routed)          0.646     9.199    seg_reg[6]_i_61_n_4
    SLICE_X41Y19         LUT3 (Prop_lut3_I2_O)        0.306     9.505 r  seg[6]_i_216/O
                         net (fo=1, routed)           0.483     9.988    seg[6]_i_216_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.384 r  seg_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.384    seg_reg[6]_i_163_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.603 r  seg_reg[6]_i_112/O[0]
                         net (fo=3, routed)           0.641    11.244    seg_reg[6]_i_112_n_7
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.295    11.539 r  seg[6]_i_111/O
                         net (fo=1, routed)           0.000    11.539    seg[6]_i_111_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.071 f  seg_reg[6]_i_63/CO[3]
                         net (fo=6, routed)           0.631    12.702    seg_reg[6]_i_63_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.826 r  seg[6]_i_115/O
                         net (fo=4, routed)           0.327    13.153    seg[6]_i_115_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.277 r  seg[6]_i_91/O
                         net (fo=1, routed)           0.489    13.766    seg[6]_i_91_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.890 r  seg[6]_i_58/O
                         net (fo=1, routed)           0.574    14.465    seg[6]_i_58_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.589 r  seg[6]_i_29/O
                         net (fo=3, routed)           0.440    15.029    seg[6]_i_29_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I2_O)        0.124    15.153 r  seg[6]_i_19/O
                         net (fo=1, routed)           0.304    15.457    seg[6]_i_19_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.581 f  seg[6]_i_6/O
                         net (fo=7, routed)           0.827    16.408    seg[6]_i_6_n_0
    SLICE_X44Y18         LUT4 (Prop_lut4_I3_O)        0.124    16.532 r  seg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.532    decode7[1]
    SLICE_X44Y18         FDSE                                         r  seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X44Y18         FDSE                                         r  seg_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X44Y18         FDSE (Setup_fdse_C_D)        0.031    15.035    seg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -16.532    
  -------------------------------------------------------------------
                         slack                                 -1.497    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 questionNum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.483ns  (logic 4.381ns (38.152%)  route 7.102ns (61.848%))
  Logic Levels:           17  (CARRY4=5 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  questionNum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  questionNum_reg[3]/Q
                         net (fo=21, routed)          0.943     6.540    questionNum[3]
    SLICE_X42Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  seg[6]_i_137/O
                         net (fo=2, routed)           0.480     7.144    seg[6]_i_137_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I3_O)        0.124     7.268 r  seg[6]_i_83/O
                         net (fo=2, routed)           0.315     7.584    seg[6]_i_83_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.708 r  seg[6]_i_87/O
                         net (fo=1, routed)           0.000     7.708    seg[6]_i_87_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.240 r  seg_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.240    seg_reg[6]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.553 r  seg_reg[6]_i_61/O[3]
                         net (fo=13, routed)          0.646     9.199    seg_reg[6]_i_61_n_4
    SLICE_X41Y19         LUT3 (Prop_lut3_I2_O)        0.306     9.505 r  seg[6]_i_216/O
                         net (fo=1, routed)           0.483     9.988    seg[6]_i_216_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.384 r  seg_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.384    seg_reg[6]_i_163_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.603 r  seg_reg[6]_i_112/O[0]
                         net (fo=3, routed)           0.641    11.244    seg_reg[6]_i_112_n_7
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.295    11.539 r  seg[6]_i_111/O
                         net (fo=1, routed)           0.000    11.539    seg[6]_i_111_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.071 f  seg_reg[6]_i_63/CO[3]
                         net (fo=6, routed)           0.631    12.702    seg_reg[6]_i_63_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.826 r  seg[6]_i_115/O
                         net (fo=4, routed)           0.327    13.153    seg[6]_i_115_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.277 r  seg[6]_i_91/O
                         net (fo=1, routed)           0.489    13.766    seg[6]_i_91_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.890 r  seg[6]_i_58/O
                         net (fo=1, routed)           0.574    14.465    seg[6]_i_58_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.589 r  seg[6]_i_29/O
                         net (fo=3, routed)           0.440    15.029    seg[6]_i_29_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I2_O)        0.124    15.153 f  seg[6]_i_19/O
                         net (fo=1, routed)           0.304    15.457    seg[6]_i_19_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.581 r  seg[6]_i_6/O
                         net (fo=7, routed)           0.827    16.408    seg[6]_i_6_n_0
    SLICE_X44Y18         LUT4 (Prop_lut4_I1_O)        0.154    16.562 r  seg[3]_i_1/O
                         net (fo=1, routed)           0.000    16.562    decode7[3]
    SLICE_X44Y18         FDSE                                         r  seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X44Y18         FDSE                                         r  seg_reg[3]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X44Y18         FDSE (Setup_fdse_C_D)        0.075    15.079    seg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -16.562    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.472ns  (required time - arrival time)
  Source:                 questionNum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.430ns  (logic 4.351ns (38.066%)  route 7.079ns (61.934%))
  Logic Levels:           17  (CARRY4=5 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  questionNum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  questionNum_reg[3]/Q
                         net (fo=21, routed)          0.943     6.540    questionNum[3]
    SLICE_X42Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  seg[6]_i_137/O
                         net (fo=2, routed)           0.480     7.144    seg[6]_i_137_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I3_O)        0.124     7.268 r  seg[6]_i_83/O
                         net (fo=2, routed)           0.315     7.584    seg[6]_i_83_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.708 r  seg[6]_i_87/O
                         net (fo=1, routed)           0.000     7.708    seg[6]_i_87_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.240 r  seg_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.240    seg_reg[6]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.553 r  seg_reg[6]_i_61/O[3]
                         net (fo=13, routed)          0.646     9.199    seg_reg[6]_i_61_n_4
    SLICE_X41Y19         LUT3 (Prop_lut3_I2_O)        0.306     9.505 r  seg[6]_i_216/O
                         net (fo=1, routed)           0.483     9.988    seg[6]_i_216_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.384 r  seg_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.384    seg_reg[6]_i_163_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.603 r  seg_reg[6]_i_112/O[0]
                         net (fo=3, routed)           0.641    11.244    seg_reg[6]_i_112_n_7
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.295    11.539 r  seg[6]_i_111/O
                         net (fo=1, routed)           0.000    11.539    seg[6]_i_111_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.071 f  seg_reg[6]_i_63/CO[3]
                         net (fo=6, routed)           0.631    12.702    seg_reg[6]_i_63_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.826 r  seg[6]_i_115/O
                         net (fo=4, routed)           0.327    13.153    seg[6]_i_115_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.277 r  seg[6]_i_91/O
                         net (fo=1, routed)           0.489    13.766    seg[6]_i_91_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.890 r  seg[6]_i_58/O
                         net (fo=1, routed)           0.574    14.465    seg[6]_i_58_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.589 r  seg[6]_i_29/O
                         net (fo=3, routed)           0.596    15.185    seg[6]_i_29_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I1_O)        0.124    15.309 r  seg[6]_i_11/O
                         net (fo=1, routed)           0.295    15.604    seg[6]_i_11_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I0_O)        0.124    15.728 r  seg[6]_i_5/O
                         net (fo=6, routed)           0.658    16.386    seg[6]_i_5_n_0
    SLICE_X44Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.510 r  seg[0]_i_1/O
                         net (fo=1, routed)           0.000    16.510    decode7[0]
    SLICE_X44Y17         FDSE                                         r  seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X44Y17         FDSE                                         r  seg_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X44Y17         FDSE (Setup_fdse_C_D)        0.032    15.038    seg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -16.510    
  -------------------------------------------------------------------
                         slack                                 -1.472    

Slack (VIOLATED) :        -1.454ns  (required time - arrival time)
  Source:                 questionNum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.455ns  (logic 4.376ns (38.201%)  route 7.079ns (61.799%))
  Logic Levels:           17  (CARRY4=5 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  questionNum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  questionNum_reg[3]/Q
                         net (fo=21, routed)          0.943     6.540    questionNum[3]
    SLICE_X42Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  seg[6]_i_137/O
                         net (fo=2, routed)           0.480     7.144    seg[6]_i_137_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I3_O)        0.124     7.268 r  seg[6]_i_83/O
                         net (fo=2, routed)           0.315     7.584    seg[6]_i_83_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.708 r  seg[6]_i_87/O
                         net (fo=1, routed)           0.000     7.708    seg[6]_i_87_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.240 r  seg_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.240    seg_reg[6]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.553 r  seg_reg[6]_i_61/O[3]
                         net (fo=13, routed)          0.646     9.199    seg_reg[6]_i_61_n_4
    SLICE_X41Y19         LUT3 (Prop_lut3_I2_O)        0.306     9.505 r  seg[6]_i_216/O
                         net (fo=1, routed)           0.483     9.988    seg[6]_i_216_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.384 r  seg_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.384    seg_reg[6]_i_163_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.603 r  seg_reg[6]_i_112/O[0]
                         net (fo=3, routed)           0.641    11.244    seg_reg[6]_i_112_n_7
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.295    11.539 r  seg[6]_i_111/O
                         net (fo=1, routed)           0.000    11.539    seg[6]_i_111_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.071 f  seg_reg[6]_i_63/CO[3]
                         net (fo=6, routed)           0.631    12.702    seg_reg[6]_i_63_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.826 r  seg[6]_i_115/O
                         net (fo=4, routed)           0.327    13.153    seg[6]_i_115_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.277 r  seg[6]_i_91/O
                         net (fo=1, routed)           0.489    13.766    seg[6]_i_91_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.890 f  seg[6]_i_58/O
                         net (fo=1, routed)           0.574    14.465    seg[6]_i_58_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.589 f  seg[6]_i_29/O
                         net (fo=3, routed)           0.596    15.185    seg[6]_i_29_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I1_O)        0.124    15.309 f  seg[6]_i_11/O
                         net (fo=1, routed)           0.295    15.604    seg[6]_i_11_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I0_O)        0.124    15.728 f  seg[6]_i_5/O
                         net (fo=6, routed)           0.658    16.386    seg[6]_i_5_n_0
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.149    16.535 r  seg[5]_i_1/O
                         net (fo=1, routed)           0.000    16.535    decode7[5]
    SLICE_X44Y17         FDSE                                         r  seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.440    14.781    clk_IBUF_BUFG
    SLICE_X44Y17         FDSE                                         r  seg_reg[5]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X44Y17         FDSE (Setup_fdse_C_D)        0.075    15.081    seg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -16.535    
  -------------------------------------------------------------------
                         slack                                 -1.454    

Slack (VIOLATED) :        -1.334ns  (required time - arrival time)
  Source:                 questionNum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.290ns  (logic 4.351ns (38.538%)  route 6.939ns (61.462%))
  Logic Levels:           17  (CARRY4=5 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  questionNum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  questionNum_reg[3]/Q
                         net (fo=21, routed)          0.943     6.540    questionNum[3]
    SLICE_X42Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  seg[6]_i_137/O
                         net (fo=2, routed)           0.480     7.144    seg[6]_i_137_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I3_O)        0.124     7.268 r  seg[6]_i_83/O
                         net (fo=2, routed)           0.315     7.584    seg[6]_i_83_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.708 r  seg[6]_i_87/O
                         net (fo=1, routed)           0.000     7.708    seg[6]_i_87_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.240 r  seg_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.240    seg_reg[6]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.553 r  seg_reg[6]_i_61/O[3]
                         net (fo=13, routed)          0.646     9.199    seg_reg[6]_i_61_n_4
    SLICE_X41Y19         LUT3 (Prop_lut3_I2_O)        0.306     9.505 r  seg[6]_i_216/O
                         net (fo=1, routed)           0.483     9.988    seg[6]_i_216_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.384 r  seg_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.384    seg_reg[6]_i_163_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.603 r  seg_reg[6]_i_112/O[0]
                         net (fo=3, routed)           0.641    11.244    seg_reg[6]_i_112_n_7
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.295    11.539 r  seg[6]_i_111/O
                         net (fo=1, routed)           0.000    11.539    seg[6]_i_111_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.071 f  seg_reg[6]_i_63/CO[3]
                         net (fo=6, routed)           0.631    12.702    seg_reg[6]_i_63_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.826 r  seg[6]_i_115/O
                         net (fo=4, routed)           0.327    13.153    seg[6]_i_115_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.277 r  seg[6]_i_91/O
                         net (fo=1, routed)           0.489    13.766    seg[6]_i_91_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.890 r  seg[6]_i_58/O
                         net (fo=1, routed)           0.574    14.465    seg[6]_i_58_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.589 r  seg[6]_i_29/O
                         net (fo=3, routed)           0.596    15.185    seg[6]_i_29_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I1_O)        0.124    15.309 r  seg[6]_i_11/O
                         net (fo=1, routed)           0.295    15.604    seg[6]_i_11_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I0_O)        0.124    15.728 r  seg[6]_i_5/O
                         net (fo=6, routed)           0.518    16.246    seg[6]_i_5_n_0
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.124    16.370 r  seg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.370    decode7[2]
    SLICE_X44Y18         FDSE                                         r  seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X44Y18         FDSE                                         r  seg_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X44Y18         FDSE (Setup_fdse_C_D)        0.032    15.036    seg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -16.370    
  -------------------------------------------------------------------
                         slack                                 -1.334    

Slack (VIOLATED) :        -1.316ns  (required time - arrival time)
  Source:                 questionNum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.315ns  (logic 4.376ns (38.673%)  route 6.939ns (61.326%))
  Logic Levels:           17  (CARRY4=5 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  questionNum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  questionNum_reg[3]/Q
                         net (fo=21, routed)          0.943     6.540    questionNum[3]
    SLICE_X42Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  seg[6]_i_137/O
                         net (fo=2, routed)           0.480     7.144    seg[6]_i_137_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I3_O)        0.124     7.268 r  seg[6]_i_83/O
                         net (fo=2, routed)           0.315     7.584    seg[6]_i_83_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.708 r  seg[6]_i_87/O
                         net (fo=1, routed)           0.000     7.708    seg[6]_i_87_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.240 r  seg_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.240    seg_reg[6]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.553 r  seg_reg[6]_i_61/O[3]
                         net (fo=13, routed)          0.646     9.199    seg_reg[6]_i_61_n_4
    SLICE_X41Y19         LUT3 (Prop_lut3_I2_O)        0.306     9.505 r  seg[6]_i_216/O
                         net (fo=1, routed)           0.483     9.988    seg[6]_i_216_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.384 r  seg_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.384    seg_reg[6]_i_163_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.603 r  seg_reg[6]_i_112/O[0]
                         net (fo=3, routed)           0.641    11.244    seg_reg[6]_i_112_n_7
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.295    11.539 r  seg[6]_i_111/O
                         net (fo=1, routed)           0.000    11.539    seg[6]_i_111_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.071 f  seg_reg[6]_i_63/CO[3]
                         net (fo=6, routed)           0.631    12.702    seg_reg[6]_i_63_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.826 r  seg[6]_i_115/O
                         net (fo=4, routed)           0.327    13.153    seg[6]_i_115_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.277 r  seg[6]_i_91/O
                         net (fo=1, routed)           0.489    13.766    seg[6]_i_91_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.890 r  seg[6]_i_58/O
                         net (fo=1, routed)           0.574    14.465    seg[6]_i_58_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.589 r  seg[6]_i_29/O
                         net (fo=3, routed)           0.596    15.185    seg[6]_i_29_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I1_O)        0.124    15.309 r  seg[6]_i_11/O
                         net (fo=1, routed)           0.295    15.604    seg[6]_i_11_n_0
    SLICE_X45Y18         LUT6 (Prop_lut6_I0_O)        0.124    15.728 r  seg[6]_i_5/O
                         net (fo=6, routed)           0.518    16.246    seg[6]_i_5_n_0
    SLICE_X44Y18         LUT4 (Prop_lut4_I0_O)        0.149    16.395 r  seg[6]_i_2/O
                         net (fo=1, routed)           0.000    16.395    decode7[6]
    SLICE_X44Y18         FDSE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X44Y18         FDSE                                         r  seg_reg[6]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X44Y18         FDSE (Setup_fdse_C_D)        0.075    15.079    seg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -16.395    
  -------------------------------------------------------------------
                         slack                                 -1.316    

Slack (VIOLATED) :        -1.182ns  (required time - arrival time)
  Source:                 questionNum_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.138ns  (logic 4.351ns (39.066%)  route 6.787ns (60.934%))
  Logic Levels:           17  (CARRY4=5 LUT3=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.558     5.079    clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  questionNum_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  questionNum_reg[3]/Q
                         net (fo=21, routed)          0.943     6.540    questionNum[3]
    SLICE_X42Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.664 f  seg[6]_i_137/O
                         net (fo=2, routed)           0.480     7.144    seg[6]_i_137_n_0
    SLICE_X41Y16         LUT5 (Prop_lut5_I3_O)        0.124     7.268 r  seg[6]_i_83/O
                         net (fo=2, routed)           0.315     7.584    seg[6]_i_83_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.124     7.708 r  seg[6]_i_87/O
                         net (fo=1, routed)           0.000     7.708    seg[6]_i_87_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.240 r  seg_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.240    seg_reg[6]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.553 r  seg_reg[6]_i_61/O[3]
                         net (fo=13, routed)          0.646     9.199    seg_reg[6]_i_61_n_4
    SLICE_X41Y19         LUT3 (Prop_lut3_I2_O)        0.306     9.505 r  seg[6]_i_216/O
                         net (fo=1, routed)           0.483     9.988    seg[6]_i_216_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.384 r  seg_reg[6]_i_163/CO[3]
                         net (fo=1, routed)           0.000    10.384    seg_reg[6]_i_163_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.603 r  seg_reg[6]_i_112/O[0]
                         net (fo=3, routed)           0.641    11.244    seg_reg[6]_i_112_n_7
    SLICE_X43Y20         LUT4 (Prop_lut4_I1_O)        0.295    11.539 r  seg[6]_i_111/O
                         net (fo=1, routed)           0.000    11.539    seg[6]_i_111_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.071 f  seg_reg[6]_i_63/CO[3]
                         net (fo=6, routed)           0.631    12.702    seg_reg[6]_i_63_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.124    12.826 r  seg[6]_i_115/O
                         net (fo=4, routed)           0.327    13.153    seg[6]_i_115_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.277 r  seg[6]_i_91/O
                         net (fo=1, routed)           0.489    13.766    seg[6]_i_91_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I1_O)        0.124    13.890 r  seg[6]_i_58/O
                         net (fo=1, routed)           0.574    14.465    seg[6]_i_58_n_0
    SLICE_X45Y19         LUT6 (Prop_lut6_I0_O)        0.124    14.589 r  seg[6]_i_29/O
                         net (fo=3, routed)           0.440    15.029    seg[6]_i_29_n_0
    SLICE_X44Y18         LUT6 (Prop_lut6_I2_O)        0.124    15.153 r  seg[6]_i_19/O
                         net (fo=1, routed)           0.304    15.457    seg[6]_i_19_n_0
    SLICE_X46Y18         LUT6 (Prop_lut6_I3_O)        0.124    15.581 f  seg[6]_i_6/O
                         net (fo=7, routed)           0.512    16.093    seg[6]_i_6_n_0
    SLICE_X44Y18         LUT3 (Prop_lut3_I2_O)        0.124    16.217 r  seg[4]_i_1/O
                         net (fo=1, routed)           0.000    16.217    decode7[4]
    SLICE_X44Y18         FDSE                                         r  seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.438    14.779    clk_IBUF_BUFG
    SLICE_X44Y18         FDSE                                         r  seg_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X44Y18         FDSE (Setup_fdse_C_D)        0.031    15.035    seg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -16.217    
  -------------------------------------------------------------------
                         slack                                 -1.182    

Slack (VIOLATED) :        -1.161ns  (required time - arrival time)
  Source:                 lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            questionNum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.171ns  (logic 5.059ns (45.285%)  route 6.112ns (54.715%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  lfsr_reg[4]/Q
                         net (fo=20, routed)          0.885     6.418    lfsr[4]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.150     6.568 r  questionNum[5]_i_54/O
                         net (fo=2, routed)           0.594     7.163    questionNum[5]_i_54_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I3_O)        0.332     7.495 r  questionNum[5]_i_58/O
                         net (fo=1, routed)           0.000     7.495    questionNum[5]_i_58_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.027 r  questionNum_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.027    questionNum_reg[5]_i_37_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.250 r  questionNum_reg[5]_i_36/O[0]
                         net (fo=2, routed)           0.711     8.961    questionNum_reg[5]_i_36_n_7
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.299     9.260 r  questionNum[5]_i_20/O
                         net (fo=2, routed)           0.572     9.832    questionNum[5]_i_20_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.956 r  questionNum[5]_i_24/O
                         net (fo=1, routed)           0.000     9.956    questionNum[5]_i_24_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.354 r  questionNum_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.354    questionNum_reg[5]_i_17_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.688 r  questionNum_reg[7]_i_30/O[1]
                         net (fo=6, routed)           0.879    11.567    questionNum_reg[7]_i_30_n_6
    SLICE_X37Y21         LUT4 (Prop_lut4_I2_O)        0.303    11.870 r  questionNum[7]_i_26/O
                         net (fo=1, routed)           0.000    11.870    questionNum[7]_i_26_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.450 r  questionNum_reg[7]_i_19/O[2]
                         net (fo=1, routed)           0.631    13.080    questionNum_reg[7]_i_19_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302    13.382 r  questionNum[7]_i_15/O
                         net (fo=1, routed)           0.000    13.382    questionNum[7]_i_15_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.609 f  questionNum_reg[7]_i_8/O[1]
                         net (fo=3, routed)           0.457    14.066    questionNum_reg[7]_i_8_n_6
    SLICE_X36Y14         LUT5 (Prop_lut5_I0_O)        0.303    14.369 r  questionNum[7]_i_7/O
                         net (fo=4, routed)           0.579    14.948    questionNum[7]_i_7_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.072 r  questionNum[5]_i_6/O
                         net (fo=6, routed)           0.320    15.392    questionNum[5]_i_6_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I4_O)        0.124    15.516 r  questionNum[7]_i_6/O
                         net (fo=2, routed)           0.323    15.839    questionNum[7]_i_6_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124    15.963 r  questionNum[6]_i_2/O
                         net (fo=1, routed)           0.162    16.125    questionNum[6]_i_2_n_0
    SLICE_X42Y15         LUT6 (Prop_lut6_I0_O)        0.124    16.249 r  questionNum[6]_i_1/O
                         net (fo=1, routed)           0.000    16.249    questionNum[6]_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  questionNum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.441    14.782    clk_IBUF_BUFG
    SLICE_X42Y15         FDRE                                         r  questionNum_reg[6]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X42Y15         FDRE (Setup_fdre_C_D)        0.081    15.088    questionNum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -16.249    
  -------------------------------------------------------------------
                         slack                                 -1.161    

Slack (VIOLATED) :        -1.160ns  (required time - arrival time)
  Source:                 lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            questionNum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.135ns  (logic 5.059ns (45.435%)  route 6.076ns (54.565%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  lfsr_reg[4]/Q
                         net (fo=20, routed)          0.885     6.418    lfsr[4]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.150     6.568 r  questionNum[5]_i_54/O
                         net (fo=2, routed)           0.594     7.163    questionNum[5]_i_54_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I3_O)        0.332     7.495 r  questionNum[5]_i_58/O
                         net (fo=1, routed)           0.000     7.495    questionNum[5]_i_58_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.027 r  questionNum_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.027    questionNum_reg[5]_i_37_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.250 r  questionNum_reg[5]_i_36/O[0]
                         net (fo=2, routed)           0.711     8.961    questionNum_reg[5]_i_36_n_7
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.299     9.260 r  questionNum[5]_i_20/O
                         net (fo=2, routed)           0.572     9.832    questionNum[5]_i_20_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.956 r  questionNum[5]_i_24/O
                         net (fo=1, routed)           0.000     9.956    questionNum[5]_i_24_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.354 r  questionNum_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.354    questionNum_reg[5]_i_17_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.688 r  questionNum_reg[7]_i_30/O[1]
                         net (fo=6, routed)           0.879    11.567    questionNum_reg[7]_i_30_n_6
    SLICE_X37Y21         LUT4 (Prop_lut4_I2_O)        0.303    11.870 r  questionNum[7]_i_26/O
                         net (fo=1, routed)           0.000    11.870    questionNum[7]_i_26_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.450 r  questionNum_reg[7]_i_19/O[2]
                         net (fo=1, routed)           0.631    13.080    questionNum_reg[7]_i_19_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302    13.382 r  questionNum[7]_i_15/O
                         net (fo=1, routed)           0.000    13.382    questionNum[7]_i_15_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.609 f  questionNum_reg[7]_i_8/O[1]
                         net (fo=3, routed)           0.457    14.066    questionNum_reg[7]_i_8_n_6
    SLICE_X36Y14         LUT5 (Prop_lut5_I0_O)        0.303    14.369 r  questionNum[7]_i_7/O
                         net (fo=4, routed)           0.579    14.948    questionNum[7]_i_7_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.072 r  questionNum[5]_i_6/O
                         net (fo=6, routed)           0.320    15.392    questionNum[5]_i_6_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I4_O)        0.124    15.516 r  questionNum[7]_i_6/O
                         net (fo=2, routed)           0.161    15.677    questionNum[7]_i_6_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I2_O)        0.124    15.801 r  questionNum[7]_i_2/O
                         net (fo=1, routed)           0.287    16.088    questionNum[7]_i_2_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I0_O)        0.124    16.212 r  questionNum[7]_i_1/O
                         net (fo=1, routed)           0.000    16.212    questionNum[7]_i_1_n_0
    SLICE_X37Y15         FDRE                                         r  questionNum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.439    14.780    clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  questionNum_reg[7]/C
                         clock pessimism              0.275    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X37Y15         FDRE (Setup_fdre_C_D)        0.032    15.052    questionNum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -16.212    
  -------------------------------------------------------------------
                         slack                                 -1.160    

Slack (VIOLATED) :        -1.048ns  (required time - arrival time)
  Source:                 lfsr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            questionNum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.010ns  (logic 4.935ns (44.822%)  route 6.075ns (55.178%))
  Logic Levels:           16  (CARRY4=6 LUT2=1 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.556     5.077    clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  lfsr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  lfsr_reg[4]/Q
                         net (fo=20, routed)          0.885     6.418    lfsr[4]
    SLICE_X37Y17         LUT3 (Prop_lut3_I0_O)        0.150     6.568 r  questionNum[5]_i_54/O
                         net (fo=2, routed)           0.594     7.163    questionNum[5]_i_54_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I3_O)        0.332     7.495 r  questionNum[5]_i_58/O
                         net (fo=1, routed)           0.000     7.495    questionNum[5]_i_58_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.027 r  questionNum_reg[5]_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.027    questionNum_reg[5]_i_37_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.250 r  questionNum_reg[5]_i_36/O[0]
                         net (fo=2, routed)           0.711     8.961    questionNum_reg[5]_i_36_n_7
    SLICE_X36Y22         LUT3 (Prop_lut3_I1_O)        0.299     9.260 r  questionNum[5]_i_20/O
                         net (fo=2, routed)           0.572     9.832    questionNum[5]_i_20_n_0
    SLICE_X36Y19         LUT4 (Prop_lut4_I3_O)        0.124     9.956 r  questionNum[5]_i_24/O
                         net (fo=1, routed)           0.000     9.956    questionNum[5]_i_24_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.354 r  questionNum_reg[5]_i_17/CO[3]
                         net (fo=1, routed)           0.000    10.354    questionNum_reg[5]_i_17_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.688 r  questionNum_reg[7]_i_30/O[1]
                         net (fo=6, routed)           0.879    11.567    questionNum_reg[7]_i_30_n_6
    SLICE_X37Y21         LUT4 (Prop_lut4_I2_O)        0.303    11.870 r  questionNum[7]_i_26/O
                         net (fo=1, routed)           0.000    11.870    questionNum[7]_i_26_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.450 r  questionNum_reg[7]_i_19/O[2]
                         net (fo=1, routed)           0.631    13.080    questionNum_reg[7]_i_19_n_5
    SLICE_X36Y16         LUT2 (Prop_lut2_I1_O)        0.302    13.382 r  questionNum[7]_i_15/O
                         net (fo=1, routed)           0.000    13.382    questionNum[7]_i_15_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.609 f  questionNum_reg[7]_i_8/O[1]
                         net (fo=3, routed)           0.457    14.066    questionNum_reg[7]_i_8_n_6
    SLICE_X36Y14         LUT5 (Prop_lut5_I0_O)        0.303    14.369 r  questionNum[7]_i_7/O
                         net (fo=4, routed)           0.579    14.948    questionNum[7]_i_7_n_0
    SLICE_X39Y15         LUT3 (Prop_lut3_I1_O)        0.124    15.072 r  questionNum[5]_i_6/O
                         net (fo=6, routed)           0.357    15.429    questionNum[5]_i_6_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I1_O)        0.124    15.553 r  questionNum[5]_i_2/O
                         net (fo=1, routed)           0.411    15.963    questionNum[5]_i_2_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I0_O)        0.124    16.087 r  questionNum[5]_i_1/O
                         net (fo=1, routed)           0.000    16.087    questionNum[5]_i_1_n_0
    SLICE_X41Y14         FDRE                                         r  questionNum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  questionNum_reg[5]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X41Y14         FDRE (Setup_fdre_C_D)        0.032    15.040    questionNum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -16.087    
  -------------------------------------------------------------------
                         slack                                 -1.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 difficulty_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            questionNum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.237ns (47.976%)  route 0.257ns (52.024%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  difficulty_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  difficulty_reg[0]/Q
                         net (fo=20, routed)          0.257     1.840    difficulty_reg_n_0_[0]
    SLICE_X38Y15         MUXF7 (Prop_muxf7_S_O)       0.096     1.936 r  questionNum_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.936    questionNum_reg[3]_i_1_n_0
    SLICE_X38Y15         FDRE                                         r  questionNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  questionNum_reg[3]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.134     1.838    questionNum_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rR0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rR1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.551     1.434    clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  rR0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  rR0_reg/Q
                         net (fo=1, routed)           0.056     1.631    rR0
    SLICE_X31Y23         FDRE                                         r  rR1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.817     1.944    clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  rR1_reg/C
                         clock pessimism             -0.510     1.434    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.075     1.509    rR1_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 rU0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rU1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  rU0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  rU0_reg/Q
                         net (fo=1, routed)           0.058     1.641    rU0
    SLICE_X28Y14         FDRE                                         r  rU1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  rU1_reg/C
                         clock pessimism             -0.513     1.442    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.071     1.513    rU1_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rC0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rC1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  rC0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  rC0_reg/Q
                         net (fo=1, routed)           0.065     1.650    rC0
    SLICE_X28Y10         FDRE                                         r  rC1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X28Y10         FDRE                                         r  rC1_reg/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y10         FDRE (Hold_fdre_C_D)         0.075     1.519    rC1_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rD0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rD1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  rD0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  rD0_reg/Q
                         net (fo=1, routed)           0.065     1.648    rD0
    SLICE_X28Y14         FDRE                                         r  rD1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X28Y14         FDRE                                         r  rD1_reg/C
                         clock pessimism             -0.513     1.442    
    SLICE_X28Y14         FDRE (Hold_fdre_C_D)         0.075     1.517    rD1_reg
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 DEB_SW[2].dbSW/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_SW[2].dbSW/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (63.991%)  route 0.079ns (36.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.562     1.445    DEB_SW[2].dbSW/clk_IBUF_BUFG
    SLICE_X43Y8          FDRE                                         r  DEB_SW[2].dbSW/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  DEB_SW[2].dbSW/shift_reg[3]/Q
                         net (fo=3, routed)           0.079     1.665    DEB_SW[2].dbSW/shift[3]
    SLICE_X42Y8          FDRE                                         r  DEB_SW[2].dbSW/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.832     1.959    DEB_SW[2].dbSW/clk_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  DEB_SW[2].dbSW/shift_reg[4]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X42Y8          FDRE (Hold_fdre_C_D)         0.075     1.533    DEB_SW[2].dbSW/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rL0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rL1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X14Y16         FDRE                                         r  rL0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  rL0_reg/Q
                         net (fo=1, routed)           0.056     1.664    rL0
    SLICE_X14Y16         FDRE                                         r  rL1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X14Y16         FDRE                                         r  rL1_reg/C
                         clock pessimism             -0.512     1.444    
    SLICE_X14Y16         FDRE (Hold_fdre_C_D)         0.060     1.504    rL1_reg
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.005%)  route 0.345ns (64.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.550     1.433    clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  sc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  sc_reg[0]/Q
                         net (fo=22, routed)          0.345     1.919    sc_reg_n_0_[0]
    SLICE_X35Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.964 r  sc[8]_i_1/O
                         net (fo=1, routed)           0.000     1.964    sc[8]
    SLICE_X35Y23         FDCE                                         r  sc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.816     1.943    clk_IBUF_BUFG
    SLICE_X35Y23         FDCE                                         r  sc_reg[8]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X35Y23         FDCE (Hold_fdce_C_D)         0.107     1.801    sc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DEB_SW[12].dbSW/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_SW[12].dbSW/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.468%)  route 0.138ns (49.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.562     1.445    DEB_SW[12].dbSW/clk_IBUF_BUFG
    SLICE_X49Y15         FDRE                                         r  DEB_SW[12].dbSW/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  DEB_SW[12].dbSW/shift_reg[3]/Q
                         net (fo=3, routed)           0.138     1.725    DEB_SW[12].dbSW/shift[3]
    SLICE_X50Y15         FDRE                                         r  DEB_SW[12].dbSW/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.831     1.958    DEB_SW[12].dbSW/clk_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  DEB_SW[12].dbSW/shift_reg[4]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.075     1.555    DEB_SW[12].dbSW/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 DEB_SW[7].dbSW/shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEB_SW[7].dbSW/shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.214%)  route 0.119ns (45.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.561     1.444    DEB_SW[7].dbSW/clk_IBUF_BUFG
    SLICE_X41Y11         FDRE                                         r  DEB_SW[7].dbSW/shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  DEB_SW[7].dbSW/shift_reg[10]/Q
                         net (fo=3, routed)           0.119     1.704    DEB_SW[7].dbSW/shift[10]
    SLICE_X43Y11         FDRE                                         r  DEB_SW[7].dbSW/shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.831     1.958    DEB_SW[7].dbSW/clk_IBUF_BUFG
    SLICE_X43Y11         FDRE                                         r  DEB_SW[7].dbSW/shift_reg[11]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X43Y11         FDRE (Hold_fdre_C_D)         0.070     1.530    DEB_SW[7].dbSW/shift_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y11   DEB_SW[0].dbSW/clean_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y11   DEB_SW[0].dbSW/shift_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y9    DEB_SW[0].dbSW/shift_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y9    DEB_SW[0].dbSW/shift_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y9    DEB_SW[0].dbSW/shift_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y9    DEB_SW[0].dbSW/shift_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y9    DEB_SW[0].dbSW/shift_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y9    DEB_SW[0].dbSW/shift_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y11   DEB_SW[0].dbSW/shift_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y9    DEB_SW[0].dbSW/shift_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y9    DEB_SW[0].dbSW/shift_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y9    DEB_SW[0].dbSW/shift_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y9    DEB_SW[0].dbSW/shift_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y9    DEB_SW[0].dbSW/shift_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y9    DEB_SW[0].dbSW/shift_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   DEB_SW[12].dbSW/shift_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   DEB_SW[12].dbSW/shift_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   DEB_SW[12].dbSW/shift_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y15   DEB_SW[12].dbSW/shift_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   DEB_SW[1].dbSW/shift_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   DEB_SW[1].dbSW/shift_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   DEB_SW[1].dbSW/shift_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   DEB_SW[1].dbSW/shift_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   DEB_SW[1].dbSW/shift_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   DEB_SW[1].dbSW/shift_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   DEB_SW[1].dbSW/shift_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   DEB_SW[1].dbSW/shift_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   DEB_SW[1].dbSW/shift_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y12   DEB_SW[9].dbSW/shift_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.419ns (28.292%)  route 1.062ns (71.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  reset_edge_reg/Q
                         net (fo=24, routed)          1.062     6.550    reset_edge
    SLICE_X36Y25         FDCE                                         f  sc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.428    14.769    clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  sc_reg[0]/C
                         clock pessimism              0.188    14.957    
                         clock uncertainty           -0.035    14.922    
    SLICE_X36Y25         FDCE (Recov_fdce_C_CLR)     -0.580    14.342    sc_reg[0]
  -------------------------------------------------------------------
                         required time                         14.342    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                  7.792    

Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.419ns (27.982%)  route 1.078ns (72.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  reset_edge_reg/Q
                         net (fo=24, routed)          1.078     6.567    reset_edge
    SLICE_X35Y25         FDCE                                         f  sc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.427    14.768    clk_IBUF_BUFG
    SLICE_X35Y25         FDCE                                         r  sc_reg[13]/C
                         clock pessimism              0.260    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X35Y25         FDCE (Recov_fdce_C_CLR)     -0.580    14.413    sc_reg[13]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.419ns (27.982%)  route 1.078ns (72.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  reset_edge_reg/Q
                         net (fo=24, routed)          1.078     6.567    reset_edge
    SLICE_X35Y25         FDCE                                         f  sc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.427    14.768    clk_IBUF_BUFG
    SLICE_X35Y25         FDCE                                         r  sc_reg[14]/C
                         clock pessimism              0.260    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X35Y25         FDCE (Recov_fdce_C_CLR)     -0.580    14.413    sc_reg[14]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.419ns (27.982%)  route 1.078ns (72.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  reset_edge_reg/Q
                         net (fo=24, routed)          1.078     6.567    reset_edge
    SLICE_X35Y25         FDCE                                         f  sc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.427    14.768    clk_IBUF_BUFG
    SLICE_X35Y25         FDCE                                         r  sc_reg[15]/C
                         clock pessimism              0.260    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X35Y25         FDCE (Recov_fdce_C_CLR)     -0.580    14.413    sc_reg[15]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.419ns (27.982%)  route 1.078ns (72.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  reset_edge_reg/Q
                         net (fo=24, routed)          1.078     6.567    reset_edge
    SLICE_X35Y25         FDCE                                         f  sc_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.427    14.768    clk_IBUF_BUFG
    SLICE_X35Y25         FDCE                                         r  sc_reg[16]/C
                         clock pessimism              0.260    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X35Y25         FDCE (Recov_fdce_C_CLR)     -0.580    14.413    sc_reg[16]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.419ns (27.982%)  route 1.078ns (72.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  reset_edge_reg/Q
                         net (fo=24, routed)          1.078     6.567    reset_edge
    SLICE_X35Y25         FDCE                                         f  sc_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.427    14.768    clk_IBUF_BUFG
    SLICE_X35Y25         FDCE                                         r  sc_reg[17]/C
                         clock pessimism              0.260    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X35Y25         FDCE (Recov_fdce_C_CLR)     -0.580    14.413    sc_reg[17]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             7.846ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.419ns (27.982%)  route 1.078ns (72.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  reset_edge_reg/Q
                         net (fo=24, routed)          1.078     6.567    reset_edge
    SLICE_X35Y25         FDCE                                         f  sc_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.427    14.768    clk_IBUF_BUFG
    SLICE_X35Y25         FDCE                                         r  sc_reg[18]/C
                         clock pessimism              0.260    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X35Y25         FDCE (Recov_fdce_C_CLR)     -0.580    14.413    sc_reg[18]
  -------------------------------------------------------------------
                         required time                         14.413    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  7.846    

Slack (MET) :             8.100ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.419ns (35.677%)  route 0.755ns (64.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  reset_edge_reg/Q
                         net (fo=24, routed)          0.755     6.244    reset_edge
    SLICE_X36Y23         FDCE                                         f  mux_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X36Y23         FDCE                                         r  mux_idx_reg[0]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X36Y23         FDCE (Recov_fdce_C_CLR)     -0.580    14.344    mux_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  8.100    

Slack (MET) :             8.100ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.419ns (35.677%)  route 0.755ns (64.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  reset_edge_reg/Q
                         net (fo=24, routed)          0.755     6.244    reset_edge
    SLICE_X36Y23         FDCE                                         f  mux_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X36Y23         FDCE                                         r  mux_idx_reg[1]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X36Y23         FDCE (Recov_fdce_C_CLR)     -0.580    14.344    mux_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  8.100    

Slack (MET) :             8.158ns  (required time - arrival time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.419ns (35.250%)  route 0.770ns (64.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.419     5.488 f  reset_edge_reg/Q
                         net (fo=24, routed)          0.770     6.258    reset_edge
    SLICE_X35Y22         FDCE                                         f  sc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X35Y22         FDCE                                         r  sc_reg[11]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X35Y22         FDCE (Recov_fdce_C_CLR)     -0.580    14.416    sc_reg[11]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                  8.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_idx_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.166%)  route 0.326ns (71.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  reset_edge_reg/Q
                         net (fo=24, routed)          0.326     1.891    reset_edge
    SLICE_X36Y23         FDCE                                         f  mux_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.817     1.944    clk_IBUF_BUFG
    SLICE_X36Y23         FDCE                                         r  mux_idx_reg[0]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X36Y23         FDCE (Remov_fdce_C_CLR)     -0.146     1.549    mux_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mux_idx_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.166%)  route 0.326ns (71.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  reset_edge_reg/Q
                         net (fo=24, routed)          0.326     1.891    reset_edge
    SLICE_X36Y23         FDCE                                         f  mux_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.817     1.944    clk_IBUF_BUFG
    SLICE_X36Y23         FDCE                                         r  mux_idx_reg[1]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X36Y23         FDCE (Remov_fdce_C_CLR)     -0.146     1.549    mux_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.393%)  route 0.214ns (62.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  reset_edge_reg/Q
                         net (fo=24, routed)          0.214     1.778    reset_edge
    SLICE_X35Y23         FDCE                                         f  sc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.816     1.943    clk_IBUF_BUFG
    SLICE_X35Y23         FDCE                                         r  sc_reg[6]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X35Y23         FDCE (Remov_fdce_C_CLR)     -0.146     1.319    sc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.393%)  route 0.214ns (62.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  reset_edge_reg/Q
                         net (fo=24, routed)          0.214     1.778    reset_edge
    SLICE_X35Y23         FDCE                                         f  sc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.816     1.943    clk_IBUF_BUFG
    SLICE_X35Y23         FDCE                                         r  sc_reg[7]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X35Y23         FDCE (Remov_fdce_C_CLR)     -0.146     1.319    sc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.393%)  route 0.214ns (62.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  reset_edge_reg/Q
                         net (fo=24, routed)          0.214     1.778    reset_edge
    SLICE_X35Y23         FDCE                                         f  sc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.816     1.943    clk_IBUF_BUFG
    SLICE_X35Y23         FDCE                                         r  sc_reg[8]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X35Y23         FDCE (Remov_fdce_C_CLR)     -0.146     1.319    sc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.393%)  route 0.214ns (62.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  reset_edge_reg/Q
                         net (fo=24, routed)          0.214     1.778    reset_edge
    SLICE_X35Y23         FDCE                                         f  sc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.816     1.943    clk_IBUF_BUFG
    SLICE_X35Y23         FDCE                                         r  sc_reg[9]/C
                         clock pessimism             -0.478     1.465    
    SLICE_X35Y23         FDCE (Remov_fdce_C_CLR)     -0.146     1.319    sc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.128ns (21.659%)  route 0.463ns (78.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  reset_edge_reg/Q
                         net (fo=24, routed)          0.463     2.027    reset_edge
    SLICE_X36Y25         FDCE                                         f  sc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.816     1.943    clk_IBUF_BUFG
    SLICE_X36Y25         FDCE                                         r  sc_reg[0]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X36Y25         FDCE (Remov_fdce_C_CLR)     -0.146     1.548    sc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.346%)  route 0.268ns (67.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  reset_edge_reg/Q
                         net (fo=24, routed)          0.268     1.832    reset_edge
    SLICE_X35Y24         FDCE                                         f  sc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.815     1.942    clk_IBUF_BUFG
    SLICE_X35Y24         FDCE                                         r  sc_reg[10]/C
                         clock pessimism             -0.478     1.464    
    SLICE_X35Y24         FDCE (Remov_fdce_C_CLR)     -0.146     1.318    sc_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.346%)  route 0.268ns (67.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  reset_edge_reg/Q
                         net (fo=24, routed)          0.268     1.832    reset_edge
    SLICE_X35Y24         FDCE                                         f  sc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.815     1.942    clk_IBUF_BUFG
    SLICE_X35Y24         FDCE                                         r  sc_reg[12]/C
                         clock pessimism             -0.478     1.464    
    SLICE_X35Y24         FDCE (Remov_fdce_C_CLR)     -0.146     1.318    sc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 reset_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sc_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.128ns (26.854%)  route 0.349ns (73.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  reset_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  reset_edge_reg/Q
                         net (fo=24, routed)          0.349     1.913    reset_edge
    SLICE_X35Y22         FDCE                                         f  sc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.818     1.945    clk_IBUF_BUFG
    SLICE_X35Y22         FDCE                                         r  sc_reg[11]/C
                         clock pessimism             -0.478     1.467    
    SLICE_X35Y22         FDCE (Remov_fdce_C_CLR)     -0.146     1.321    sc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.592    





