Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9c633eb4fdf9427482850930bd30d9c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mul_test_behav xil_defaultlib.mul_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Karloz/Desktop/div/div.srcs/sources_1/new/div.v" Line 40. Module signed_div doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.signed_div
Compiling module xil_defaultlib.mul_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mul_test_behav
