  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 1 output port was not connected:
xmelab: (./testcases/force_arrayofSVI_inst_nogen_assign_dimension_bit0.sv,15): o_a

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 2 input ports were not connected:
xmelab: (./testcases/force_arrayofSVI_inst_nogen_assign_dimension_bit0.sv,13): en
xmelab: (./testcases/force_arrayofSVI_inst_nogen_assign_dimension_bit0.sv,14): i_a

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
  assign o_a = u_I[0].z;
                      |
xmelab: *E,TYCMPAT (./testcases/force_arrayofSVI_inst_nogen_assign_dimension_bit0.sv,32|22): assignment operator type check failed on instance 'tb.u_DUT' (expecting datatype compatible with 'unpacked array [7:0] of logic' but found 'logic' instead).
FAILURE
