==27835== Cachegrind, a cache and branch-prediction profiler
==27835== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27835== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27835== Command: ./mser .
==27835== 
--27835-- warning: L3 cache found, using its data for the LL simulation.
--27835-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27835-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
Random cache replacement will be used
==27835== 
==27835== Process terminating with default action of signal 15 (SIGTERM)
==27835==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27835==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27835== 
==27835== I   refs:      1,692,181,018
==27835== I1  misses:      138,465,143
==27835== LLi misses:            1,304
==27835== I1  miss rate:          8.18%
==27835== LLi miss rate:          0.00%
==27835== 
==27835== D   refs:        718,928,386  (487,004,442 rd   + 231,923,944 wr)
==27835== D1  misses:      111,842,862  ( 88,679,578 rd   +  23,163,284 wr)
==27835== LLd misses:        1,198,358  (    130,986 rd   +   1,067,372 wr)
==27835== D1  miss rate:          15.6% (       18.2%     +        10.0%  )
==27835== LLd miss rate:           0.2% (        0.0%     +         0.5%  )
==27835== 
==27835== LL refs:         250,308,005  (227,144,721 rd   +  23,163,284 wr)
==27835== LL misses:         1,199,662  (    132,290 rd   +   1,067,372 wr)
==27835== LL miss rate:            0.0% (        0.0%     +         0.5%  )
