// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _depthwise_conv2d_fix_1_HH_
#define _depthwise_conv2d_fix_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "network_mul_mul_16s_16s_32_1_1.h"
#include "depthwise_conv2d_fix_2_empty.h"

namespace ap_rtl {

struct depthwise_conv2d_fix_1 : public sc_module {
    // Port declarations 23
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<6> > input_height;
    sc_in< sc_lv<6> > input_width;
    sc_out< sc_lv<14> > input_r_address0;
    sc_out< sc_logic > input_r_ce0;
    sc_in< sc_lv<16> > input_r_q0;
    sc_in< sc_lv<5> > output_height;
    sc_in< sc_lv<5> > output_width;
    sc_out< sc_lv<14> > output_r_address0;
    sc_out< sc_logic > output_r_ce0;
    sc_out< sc_logic > output_r_we0;
    sc_out< sc_lv<16> > output_r_d0;
    sc_out< sc_lv<3> > bias_address0;
    sc_out< sc_logic > bias_ce0;
    sc_in< sc_lv<16> > bias_q0;
    sc_out< sc_lv<7> > kernel_0_address0;
    sc_out< sc_logic > kernel_0_ce0;
    sc_in< sc_lv<16> > kernel_0_q0;


    // Module declarations
    depthwise_conv2d_fix_1(sc_module_name name);
    SC_HAS_PROCESS(depthwise_conv2d_fix_1);

    ~depthwise_conv2d_fix_1();

    sc_trace_file* mVcdFile;

    depthwise_conv2d_fix_2_empty* empty_U;
    network_mul_mul_16s_16s_32_1_1<1,1,16,16,32>* network_mul_mul_16s_16s_32_1_1_U42;
    sc_signal< sc_lv<12> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > zext_ln37_fu_280_p1;
    sc_signal< sc_lv<7> > zext_ln37_reg_595;
    sc_signal< sc_lv<11> > zext_ln37_6_cast_fu_284_p1;
    sc_signal< sc_lv<11> > zext_ln37_6_cast_reg_600;
    sc_signal< sc_lv<7> > zext_ln45_fu_288_p1;
    sc_signal< sc_lv<7> > zext_ln45_reg_605;
    sc_signal< sc_lv<11> > zext_ln45_1_cast_fu_292_p1;
    sc_signal< sc_lv<11> > zext_ln45_1_cast_reg_610;
    sc_signal< sc_lv<4> > empty_65_fu_296_p1;
    sc_signal< sc_lv<4> > empty_65_reg_615;
    sc_signal< sc_lv<4> > empty_66_fu_300_p1;
    sc_signal< sc_lv<4> > empty_66_reg_620;
    sc_signal< sc_lv<7> > add_ln22_fu_304_p2;
    sc_signal< sc_lv<7> > add_ln22_reg_625;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<7> > add_ln22_3_fu_309_p2;
    sc_signal< sc_lv<7> > add_ln22_3_reg_630;
    sc_signal< sc_lv<4> > out_d_fu_320_p2;
    sc_signal< sc_lv<4> > out_d_reg_638;
    sc_signal< sc_lv<7> > zext_ln26_4_fu_338_p1;
    sc_signal< sc_lv<7> > zext_ln26_4_reg_643;
    sc_signal< sc_lv<1> > icmp_ln22_fu_314_p2;
    sc_signal< sc_lv<4> > i_fu_348_p2;
    sc_signal< sc_lv<4> > i_reg_651;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln24_fu_342_p2;
    sc_signal< sc_lv<32> > buffer_6_fu_384_p1;
    sc_signal< sc_lv<32> > buffer_6_reg_666;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<4> > out_h_fu_393_p2;
    sc_signal< sc_lv<4> > out_h_reg_674;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<11> > tmp8_fu_413_p2;
    sc_signal< sc_lv<11> > tmp8_reg_679;
    sc_signal< sc_lv<1> > icmp_ln31_fu_388_p2;
    sc_signal< sc_lv<4> > out_w_fu_423_p2;
    sc_signal< sc_lv<4> > out_w_reg_687;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<11> > zext_ln35_fu_429_p1;
    sc_signal< sc_lv<11> > zext_ln35_reg_692;
    sc_signal< sc_lv<1> > icmp_ln32_fu_418_p2;
    sc_signal< sc_lv<2> > k_h_fu_439_p2;
    sc_signal< sc_lv<2> > k_h_reg_700;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<5> > sub_ln37_fu_465_p2;
    sc_signal< sc_lv<5> > sub_ln37_reg_705;
    sc_signal< sc_lv<1> > icmp_ln35_fu_433_p2;
    sc_signal< sc_lv<11> > tmp6_fu_491_p2;
    sc_signal< sc_lv<11> > tmp6_reg_710;
    sc_signal< sc_lv<2> > k_w_fu_516_p2;
    sc_signal< sc_lv<2> > k_w_reg_718;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<1> > icmp_ln36_fu_510_p2;
    sc_signal< sc_lv<5> > add_ln37_5_fu_550_p2;
    sc_signal< sc_lv<5> > add_ln37_5_reg_728;
    sc_signal< sc_lv<16> > input_load_reg_733;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<19> > trunc_ln_reg_743;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<32> > buffer_fu_582_p2;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<4> > empty_address0;
    sc_signal< sc_logic > empty_ce0;
    sc_signal< sc_logic > empty_we0;
    sc_signal< sc_lv<16> > empty_q0;
    sc_signal< sc_lv<4> > out_d_0_reg_164;
    sc_signal< sc_lv<7> > phi_mul_reg_176;
    sc_signal< sc_lv<7> > phi_mul2_reg_188;
    sc_signal< sc_lv<4> > i_0_reg_200;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > out_h_0_reg_212;
    sc_signal< sc_lv<4> > out_w_0_reg_224;
    sc_signal< sc_lv<32> > buffer_0_reg_236;
    sc_signal< sc_lv<2> > k_h_0_reg_246;
    sc_signal< sc_lv<32> > buffer_1_reg_257;
    sc_signal< sc_lv<2> > k_w_0_reg_269;
    sc_signal< sc_lv<64> > zext_ln26_5_fu_369_p1;
    sc_signal< sc_lv<64> > zext_ln29_fu_374_p1;
    sc_signal< sc_lv<64> > zext_ln26_3_fu_379_p1;
    sc_signal< sc_lv<64> > zext_ln45_2_fu_505_p1;
    sc_signal< sc_lv<64> > zext_ln37_21_fu_545_p1;
    sc_signal< sc_lv<64> > zext_ln37_11_fu_558_p1;
    sc_signal< sc_lv<3> > trunc_ln26_fu_326_p1;
    sc_signal< sc_lv<6> > shl_ln_fu_330_p3;
    sc_signal< sc_lv<4> > add_ln26_1_fu_354_p2;
    sc_signal< sc_lv<7> > zext_ln26_fu_360_p1;
    sc_signal< sc_lv<7> > add_ln26_fu_364_p2;
    sc_signal< sc_lv<7> > zext_ln37_7_cast_fu_399_p1;
    sc_signal< sc_lv<7> > tmp7_fu_403_p2;
    sc_signal< sc_lv<7> > tmp8_fu_413_p0;
    sc_signal< sc_lv<5> > tmp8_fu_413_p1;
    sc_signal< sc_lv<4> > shl_ln5_fu_453_p3;
    sc_signal< sc_lv<5> > zext_ln37_17_fu_461_p1;
    sc_signal< sc_lv<5> > zext_ln37_15_fu_445_p1;
    sc_signal< sc_lv<4> > zext_ln37_16_fu_449_p1;
    sc_signal< sc_lv<4> > tmp2_fu_471_p2;
    sc_signal< sc_lv<7> > tmp2_cast_fu_477_p1;
    sc_signal< sc_lv<7> > tmp_fu_481_p2;
    sc_signal< sc_lv<6> > tmp6_fu_491_p0;
    sc_signal< sc_lv<7> > tmp6_fu_491_p1;
    sc_signal< sc_lv<11> > add_ln45_fu_501_p2;
    sc_signal< sc_lv<4> > zext_ln37_19_fu_526_p1;
    sc_signal< sc_lv<4> > add_ln37_fu_530_p2;
    sc_signal< sc_lv<11> > zext_ln37_20_fu_536_p1;
    sc_signal< sc_lv<11> > add_ln37_4_fu_540_p2;
    sc_signal< sc_lv<5> > zext_ln37_18_fu_522_p1;
    sc_signal< sc_lv<32> > sext_ln37_fu_555_p1;
    sc_signal< sc_lv<32> > mul_ln37_fu_588_p2;
    sc_signal< sc_lv<32> > sext_ln37_3_fu_579_p1;
    sc_signal< sc_lv<12> > ap_NS_fsm;
    sc_signal< sc_lv<11> > tmp6_fu_491_p10;
    sc_signal< sc_lv<11> > tmp8_fu_413_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<12> ap_ST_fsm_state1;
    static const sc_lv<12> ap_ST_fsm_state2;
    static const sc_lv<12> ap_ST_fsm_state3;
    static const sc_lv<12> ap_ST_fsm_state4;
    static const sc_lv<12> ap_ST_fsm_state5;
    static const sc_lv<12> ap_ST_fsm_state6;
    static const sc_lv<12> ap_ST_fsm_state7;
    static const sc_lv<12> ap_ST_fsm_state8;
    static const sc_lv<12> ap_ST_fsm_state9;
    static const sc_lv<12> ap_ST_fsm_state10;
    static const sc_lv<12> ap_ST_fsm_state11;
    static const sc_lv<12> ap_ST_fsm_state12;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_9;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_1F;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln22_3_fu_309_p2();
    void thread_add_ln22_fu_304_p2();
    void thread_add_ln26_1_fu_354_p2();
    void thread_add_ln26_fu_364_p2();
    void thread_add_ln37_4_fu_540_p2();
    void thread_add_ln37_5_fu_550_p2();
    void thread_add_ln37_fu_530_p2();
    void thread_add_ln45_fu_501_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_bias_address0();
    void thread_bias_ce0();
    void thread_buffer_6_fu_384_p1();
    void thread_buffer_fu_582_p2();
    void thread_empty_65_fu_296_p1();
    void thread_empty_66_fu_300_p1();
    void thread_empty_address0();
    void thread_empty_ce0();
    void thread_empty_we0();
    void thread_i_fu_348_p2();
    void thread_icmp_ln22_fu_314_p2();
    void thread_icmp_ln24_fu_342_p2();
    void thread_icmp_ln31_fu_388_p2();
    void thread_icmp_ln32_fu_418_p2();
    void thread_icmp_ln35_fu_433_p2();
    void thread_icmp_ln36_fu_510_p2();
    void thread_input_r_address0();
    void thread_input_r_ce0();
    void thread_k_h_fu_439_p2();
    void thread_k_w_fu_516_p2();
    void thread_kernel_0_address0();
    void thread_kernel_0_ce0();
    void thread_out_d_fu_320_p2();
    void thread_out_h_fu_393_p2();
    void thread_out_w_fu_423_p2();
    void thread_output_r_address0();
    void thread_output_r_ce0();
    void thread_output_r_d0();
    void thread_output_r_we0();
    void thread_sext_ln37_3_fu_579_p1();
    void thread_sext_ln37_fu_555_p1();
    void thread_shl_ln5_fu_453_p3();
    void thread_shl_ln_fu_330_p3();
    void thread_sub_ln37_fu_465_p2();
    void thread_tmp2_cast_fu_477_p1();
    void thread_tmp2_fu_471_p2();
    void thread_tmp6_fu_491_p0();
    void thread_tmp6_fu_491_p1();
    void thread_tmp6_fu_491_p10();
    void thread_tmp6_fu_491_p2();
    void thread_tmp7_fu_403_p2();
    void thread_tmp8_fu_413_p0();
    void thread_tmp8_fu_413_p00();
    void thread_tmp8_fu_413_p1();
    void thread_tmp8_fu_413_p2();
    void thread_tmp_fu_481_p2();
    void thread_trunc_ln26_fu_326_p1();
    void thread_zext_ln26_3_fu_379_p1();
    void thread_zext_ln26_4_fu_338_p1();
    void thread_zext_ln26_5_fu_369_p1();
    void thread_zext_ln26_fu_360_p1();
    void thread_zext_ln29_fu_374_p1();
    void thread_zext_ln35_fu_429_p1();
    void thread_zext_ln37_11_fu_558_p1();
    void thread_zext_ln37_15_fu_445_p1();
    void thread_zext_ln37_16_fu_449_p1();
    void thread_zext_ln37_17_fu_461_p1();
    void thread_zext_ln37_18_fu_522_p1();
    void thread_zext_ln37_19_fu_526_p1();
    void thread_zext_ln37_20_fu_536_p1();
    void thread_zext_ln37_21_fu_545_p1();
    void thread_zext_ln37_6_cast_fu_284_p1();
    void thread_zext_ln37_7_cast_fu_399_p1();
    void thread_zext_ln37_fu_280_p1();
    void thread_zext_ln45_1_cast_fu_292_p1();
    void thread_zext_ln45_2_fu_505_p1();
    void thread_zext_ln45_fu_288_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
