0.6
2018.3
Dec  7 2018
00:33:28
D:/ComputerArchitecture/Experinment_4/Experinment_4.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
,,,,,,testbench,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sim_1/new/testsim.v,1592893398,verilog,,,,testsim,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/ip/data_mem/sim/data_mem.v,1592907599,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v,,data_mem,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/ip/inst_mem/sim/inst_mem.v,1592895137,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/adder.v,,inst_mem,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/adder.v,1592907457,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/alu.v,,adder,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/alu.v,1592906903,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/aludec.v,,alu,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/aludec.v,1592894409,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/controller.v,,aludec,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/controller.v,1592897291,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/datapath.v,,controller,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/datapath.v,1592913210,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/eqcmp.v,,datapath,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/eqcmp.v,1592907351,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/flopenr.v,,eqcmp,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/flopenr.v,1592907430,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/flopenrc.v,,flopenr,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/flopenrc.v,1592885156,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/flopr.v,,flopenrc,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/flopr.v,1592894124,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/floprc.v,,flopr,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/floprc.v,1592885180,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/hazard.v,,floprc,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/hazard.v,1592900319,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/maindec.v,,hazard,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/maindec.v,1592896973,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/mips.v,,maindec,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/mips.v,1592902417,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/mux2.v,,mips,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/mux2.v,1592899826,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/mux3.v,,mux2,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/mux3.v,1592894094,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/pc.v,,mux3,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/pc.v,1592893925,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/regfile.v,,pc,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/regfile.v,1592884952,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/signext.v,,regfile,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/signext.v,1592884960,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/sl2.v,,signext,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/sl2.v,1592884973,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/top.v,,sl2,,,,,,,,
D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sources_1/new/top.v,1592893245,verilog,,D:/ComputerArchitecture/Experinment_4/Experinment_4.srcs/sim_1/new/testbench.v,,top,,,,,,,,
