// Seed: 1544357067
module module_0;
  always @(posedge 1 or posedge id_1[1]) begin
    id_1 = id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  generate
    wire id_7 = id_2;
  endgenerate
  module_0();
endmodule
module module_2 (
    input  wor  id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output tri  id_3,
    output tri0 id_4,
    output tri  id_5
);
  assign id_3 = 1'b0;
  module_0();
endmodule
