;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	JMN 100, 9
	SUB @127, 103
	SUB <0, @42
	SUB <0, @42
	ADD 270, 30
	ADD 270, 30
	DJN -1, @-20
	SLT #1, <-101
	SLT #1, <-101
	SLT -721, 11
	SUB @127, 103
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, -202
	MOV -721, 11
	SUB @127, 103
	ADD 100, 9
	SLT @125, 400
	SUB #12, @200
	SLT 121, 0
	SUB 1, <-1
	MOV -7, <-20
	SLT -721, 11
	SUB @0, @2
	SUB @127, 103
	ADD 120, 9
	SLT #1, <-101
	SLT #1, <-101
	MOV #1, <-101
	SUB 12, @10
	SPL 0, @-2
	SUB 12, @10
	SPL 0, @-2
	SPL 0, -202
	SUB @121, 106
	SUB @127, 103
	SUB @127, 103
	MOV -7, <-20
	SLT -721, 11
	DJN -1, @-20
	DJN 8, @-420
	SUB @121, 103
	SPL 0, -202
	MOV -1, <-20
	MOV -1, <-20
