;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 1
Threads = 1
FastForward = 0
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40
RfXmmSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 3
IntAdd.OpLat = 1
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 14
IntDiv.IssueLat = 11
EffAddr.Count = 3
EffAddr.OpLat = 2
EffAddr.IssueLat = 2
Logic.Count = 3
Logic.OpLat = 1
Logic.IssueLat = 1
FloatSimple.Count = 1
FloatSimple.OpLat = 2
FloatSimple.IssueLat = 1
FloatAdd.Count = 1
FloatAdd.OpLat = 3
FloatAdd.IssueLat = 1
FloatCompare.Count = 1
FloatCompare.OpLat = 3
FloatCompare.IssueLat = 1
FloatMult.Count = 1
FloatMult.OpLat = 5
FloatMult.IssueLat = 1
FloatDiv.Count = 1
FloatDiv.OpLat = 12
FloatDiv.IssueLat = 5
FloatComplex.Count = 1
FloatComplex.OpLat = 22
FloatComplex.IssueLat = 14
XmmIntAdd.Count = 1
XmmIntAdd.OpLat = 1
XmmIntAdd.IssueLat = 1
XmmIntMult.Count = 1
XmmIntMult.OpLat = 3
XmmIntMult.IssueLat = 1
XmmIntDiv.Count = 1
XmmIntDiv.OpLat = 14
XmmIntDiv.IssueLat = 11
XmmLogic.Count = 1
XmmLogic.OpLat = 1
XmmLogic.IssueLat = 1
XmmFloatAdd.Count = 1
XmmFloatAdd.OpLat = 3
XmmFloatAdd.IssueLat = 1
XmmFloatCompare.Count = 1
XmmFloatCompare.OpLat = 3
XmmFloatCompare.IssueLat = 1
XmmFloatMult.Count = 1
XmmFloatMult.OpLat = 5
XmmFloatMult.IssueLat = 1
XmmFloatDiv.Count = 1
XmmFloatDiv.OpLat = 12
XmmFloatDiv.IssueLat = 6
XmmFloatConv.Count = 1
XmmFloatConv.OpLat = 3
XmmFloatConv.IssueLat = 1
XmmFloatComplex.Count = 1
XmmFloatComplex.OpLat = 22
XmmFloatComplex.IssueLat = 14

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.L2Height = 256
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]
Cycles = 66459
Time = 6.70
CyclesPerSecond = 9918

; Dispatch stage
Dispatch.Uop.nop = 72
Dispatch.Uop.move = 1146
Dispatch.Uop.add = 3488
Dispatch.Uop.sub = 3997
Dispatch.Uop.mult = 8
Dispatch.Uop.div = 5
Dispatch.Uop.effaddr = 6616
Dispatch.Uop.and = 1586
Dispatch.Uop.or = 152
Dispatch.Uop.xor = 450
Dispatch.Uop.not = 1
Dispatch.Uop.shift = 190
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4127
Dispatch.Uop.store = 2655
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 268
Dispatch.Uop.ret = 181
Dispatch.Uop.jump = 194
Dispatch.Uop.branch = 3101
Dispatch.Uop.ibranch = 383
Dispatch.Uop.syscall = 18
Dispatch.Integer = 15260
Dispatch.Logic = 2406
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6782
Dispatch.Ctrl = 4127
Dispatch.WndSwitch = 449
Dispatch.Total = 28665
Dispatch.IPC = 0.4313
Dispatch.DutyCycle = 0.1078

; Issue stage
Issue.Uop.nop = 44
Issue.Uop.move = 901
Issue.Uop.add = 3253
Issue.Uop.sub = 3442
Issue.Uop.mult = 7
Issue.Uop.div = 4
Issue.Uop.effaddr = 5618
Issue.Uop.and = 1278
Issue.Uop.or = 124
Issue.Uop.xor = 382
Issue.Uop.not = 1
Issue.Uop.shift = 150
Issue.Uop.sign = 12
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3246
Issue.Uop.store = 1889
Issue.Uop.prefetch = 0
Issue.Uop.call = 191
Issue.Uop.ret = 150
Issue.Uop.jump = 169
Issue.Uop.branch = 2494
Issue.Uop.ibranch = 363
Issue.Uop.syscall = 16
Issue.Integer = 13225
Issue.Logic = 1947
Issue.FloatingPoint = 0
Issue.Memory = 5135
Issue.Ctrl = 3367
Issue.WndSwitch = 341
Issue.Total = 23734
Issue.IPC = 0.3571
Issue.DutyCycle = 0.08928

; Commit stage
Commit.Uop.nop = 2
Commit.Uop.move = 745
Commit.Uop.add = 2768
Commit.Uop.sub = 3083
Commit.Uop.mult = 7
Commit.Uop.div = 4
Commit.Uop.effaddr = 4590
Commit.Uop.and = 1217
Commit.Uop.or = 119
Commit.Uop.xor = 338
Commit.Uop.not = 1
Commit.Uop.shift = 132
Commit.Uop.sign = 11
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2975
Commit.Uop.store = 1889
Commit.Uop.prefetch = 0
Commit.Uop.call = 150
Commit.Uop.ret = 145
Commit.Uop.jump = 122
Commit.Uop.branch = 2442
Commit.Uop.ibranch = 262
Commit.Uop.syscall = 16
Commit.Integer = 11197
Commit.Logic = 1818
Commit.FloatingPoint = 0
Commit.Memory = 4864
Commit.Ctrl = 3121
Commit.WndSwitch = 295
Commit.Total = 21018
Commit.IPC = 0.3163
Commit.DutyCycle = 0.07906

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 3121
Commit.Squashed = 7590
Commit.Mispred = 612
Commit.PredAcc = 0.8039


; Statistics for core 0
[ Core 0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 6695
fu.IntAdd.Denied = 38
fu.IntAdd.WaitingTime = 0.009709
fu.IntMult.Accesses = 7
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 4
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 5618
fu.EffAddr.Denied = 740
fu.EffAddr.WaitingTime = 0.1173
fu.Logic.Accesses = 1947
fu.Logic.Denied = 42
fu.Logic.WaitingTime = 0.06882
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0
Total Instructions = 15091
Total ALU Instructions = 8733
Reused ALU Instructions = 80
ALU Reuse Percentage = 0.92%
Total Load Instructions = 6358
Reused Load Instructions = 657
Load Reuse Percentage = 10.33%
Trivial Instructions = 8722
Trivial Percentage = 57.80%

Genetic Value Predictor Statistics:

Genetic Value Predictor Statistics:
--------------------------------
Total Predictions: 16
Correct Predictions: 0
Confident Predictions: 0
Correct Confident Predictions: 0
Overall Accuracy: 0%

Current Parameters:
History Size: 4
Confidence Threshold: 2
Stride Window: 3


Value Predictor Statistics:

Value Predictor Statistics:
-------------------------
Total Predictions: 216
Correct Predictions: 71
Confident Predictions: 71
Correct Confident Predictions: 16
Overall Accuracy: 32.8704%
Confident Predictions Accuracy: 22.5352%


; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 21049
Dispatch.Stall.spec = 7616
Dispatch.Stall.uop_queue = 201716
Dispatch.Stall.rob = 32298
Dispatch.Stall.iq = 3134
Dispatch.Stall.lsq = 19
Dispatch.Stall.rename = 0
Dispatch.Stall.ctx = 0

; Dispatch stage
Dispatch.Uop.nop = 72
Dispatch.Uop.move = 1146
Dispatch.Uop.add = 3488
Dispatch.Uop.sub = 3997
Dispatch.Uop.mult = 8
Dispatch.Uop.div = 5
Dispatch.Uop.effaddr = 6616
Dispatch.Uop.and = 1586
Dispatch.Uop.or = 152
Dispatch.Uop.xor = 450
Dispatch.Uop.not = 1
Dispatch.Uop.shift = 190
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4127
Dispatch.Uop.store = 2655
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 268
Dispatch.Uop.ret = 181
Dispatch.Uop.jump = 194
Dispatch.Uop.branch = 3101
Dispatch.Uop.ibranch = 383
Dispatch.Uop.syscall = 18
Dispatch.Integer = 15260
Dispatch.Logic = 2406
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6782
Dispatch.Ctrl = 4127
Dispatch.WndSwitch = 449
Dispatch.Total = 28665
Dispatch.IPC = 0.4313
Dispatch.DutyCycle = 0.1078

; Issue stage
Issue.Uop.nop = 44
Issue.Uop.move = 901
Issue.Uop.add = 3253
Issue.Uop.sub = 3442
Issue.Uop.mult = 7
Issue.Uop.div = 4
Issue.Uop.effaddr = 5618
Issue.Uop.and = 1278
Issue.Uop.or = 124
Issue.Uop.xor = 382
Issue.Uop.not = 1
Issue.Uop.shift = 150
Issue.Uop.sign = 12
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3246
Issue.Uop.store = 1889
Issue.Uop.prefetch = 0
Issue.Uop.call = 191
Issue.Uop.ret = 150
Issue.Uop.jump = 169
Issue.Uop.branch = 2494
Issue.Uop.ibranch = 363
Issue.Uop.syscall = 16
Issue.Integer = 13225
Issue.Logic = 1947
Issue.FloatingPoint = 0
Issue.Memory = 5135
Issue.Ctrl = 3367
Issue.WndSwitch = 341
Issue.Total = 23734
Issue.IPC = 0.3571
Issue.DutyCycle = 0.08928

; Commit stage
Commit.Uop.nop = 2
Commit.Uop.move = 745
Commit.Uop.add = 2768
Commit.Uop.sub = 3083
Commit.Uop.mult = 7
Commit.Uop.div = 4
Commit.Uop.effaddr = 4590
Commit.Uop.and = 1217
Commit.Uop.or = 119
Commit.Uop.xor = 338
Commit.Uop.not = 1
Commit.Uop.shift = 132
Commit.Uop.sign = 11
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2975
Commit.Uop.store = 1889
Commit.Uop.prefetch = 0
Commit.Uop.call = 150
Commit.Uop.ret = 145
Commit.Uop.jump = 122
Commit.Uop.branch = 2442
Commit.Uop.ibranch = 262
Commit.Uop.syscall = 16
Commit.Integer = 11197
Commit.Logic = 1818
Commit.FloatingPoint = 0
Commit.Memory = 4864
Commit.Ctrl = 3121
Commit.WndSwitch = 295
Commit.Total = 21018
Commit.IPC = 0.3163
Commit.DutyCycle = 0.07906

; Committed branches
Commit.Branches = 3121
Commit.Squashed = 7590
Commit.Mispred = 612
Commit.PredAcc = 0.8039

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ Core 0 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 72
Dispatch.Uop.move = 1146
Dispatch.Uop.add = 3488
Dispatch.Uop.sub = 3997
Dispatch.Uop.mult = 8
Dispatch.Uop.div = 5
Dispatch.Uop.effaddr = 6616
Dispatch.Uop.and = 1586
Dispatch.Uop.or = 152
Dispatch.Uop.xor = 450
Dispatch.Uop.not = 1
Dispatch.Uop.shift = 190
Dispatch.Uop.sign = 27
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 4127
Dispatch.Uop.store = 2655
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 268
Dispatch.Uop.ret = 181
Dispatch.Uop.jump = 194
Dispatch.Uop.branch = 3101
Dispatch.Uop.ibranch = 383
Dispatch.Uop.syscall = 18
Dispatch.Integer = 15260
Dispatch.Logic = 2406
Dispatch.FloatingPoint = 0
Dispatch.Memory = 6782
Dispatch.Ctrl = 4127
Dispatch.WndSwitch = 449
Dispatch.Total = 28665
Dispatch.IPC = 0.4313
Dispatch.DutyCycle = 0.1078

; Issue stage
Issue.Uop.nop = 44
Issue.Uop.move = 901
Issue.Uop.add = 3253
Issue.Uop.sub = 3442
Issue.Uop.mult = 7
Issue.Uop.div = 4
Issue.Uop.effaddr = 5618
Issue.Uop.and = 1278
Issue.Uop.or = 124
Issue.Uop.xor = 382
Issue.Uop.not = 1
Issue.Uop.shift = 150
Issue.Uop.sign = 12
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 3246
Issue.Uop.store = 1889
Issue.Uop.prefetch = 0
Issue.Uop.call = 191
Issue.Uop.ret = 150
Issue.Uop.jump = 169
Issue.Uop.branch = 2494
Issue.Uop.ibranch = 363
Issue.Uop.syscall = 16
Issue.Integer = 13225
Issue.Logic = 1947
Issue.FloatingPoint = 0
Issue.Memory = 5135
Issue.Ctrl = 3367
Issue.WndSwitch = 341
Issue.Total = 23734
Issue.IPC = 0.3571
Issue.DutyCycle = 0.08928

; Commit stage
Commit.Uop.nop = 2
Commit.Uop.move = 745
Commit.Uop.add = 2768
Commit.Uop.sub = 3083
Commit.Uop.mult = 7
Commit.Uop.div = 4
Commit.Uop.effaddr = 4590
Commit.Uop.and = 1217
Commit.Uop.or = 119
Commit.Uop.xor = 338
Commit.Uop.not = 1
Commit.Uop.shift = 132
Commit.Uop.sign = 11
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 2975
Commit.Uop.store = 1889
Commit.Uop.prefetch = 0
Commit.Uop.call = 150
Commit.Uop.ret = 145
Commit.Uop.jump = 122
Commit.Uop.branch = 2442
Commit.Uop.ibranch = 262
Commit.Uop.syscall = 16
Commit.Integer = 11197
Commit.Logic = 1818
Commit.FloatingPoint = 0
Commit.Memory = 4864
Commit.Ctrl = 3121
Commit.WndSwitch = 295
Commit.Total = 21018
Commit.IPC = 0.3163
Commit.DutyCycle = 0.07906

; Committed branches
Commit.Branches = 3121
Commit.Squashed = 7590
Commit.Mispred = 612
Commit.PredAcc = 0.8039

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 21018
ROB.Writes = 28665
IQ.Size = 40
IQ.Reads = 18599
IQ.Writes = 21883
LSQ.Size = 20
LSQ.Reads = 5135
LSQ.Writes = 6782
RF_Int.Size = 80
RF_Int.Reads = 28149
RF_Int.Writes = 17801
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 34177
RAT.IntWrites = 19093
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 3651
BTB.Writes = 3121

