// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1714\sampleModel1714_5_sub_sub\Mysubsystem_14.v
// Created: 2024-07-01 18:46:27
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_14
// Source Path: sampleModel1714_5_sub_sub/Subsystem/Subsystem/Mysubsystem_14
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_14
          (In1,
           Out1,
           Out2,
           Out3);


  input   [7:0] In1;  // uint8
  output  [15:0] Out1;  // ufix16_En7
  output  [7:0] Out2;  // uint8
  output  [7:0] Out3;  // uint8


  wire [7:0] cfblk65_out1;  // uint8
  wire [15:0] cfblk130_out1;  // ufix16_En7


  assign cfblk65_out1 = (In1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign cfblk130_out1 = {1'b0, {cfblk65_out1, 7'b0000000}};



  assign Out1 = cfblk130_out1;

  assign Out2 = cfblk65_out1;

  assign Out3 = cfblk65_out1;

endmodule  // Mysubsystem_14

