$date
	Thu Dec 21 14:19:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SignExtend_tb $end
$var wire 32 ! Extend32 [31:0] $end
$var reg 1 " SEXT $end
$var reg 16 # inst15_0 [15:0] $end
$scope module uut $end
$var wire 1 " SEXT $end
$var wire 16 $ inst15_0 [15:0] $end
$var reg 32 % Extend32 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#100000
b1 !
b1 %
b1 #
b1 $
#110000
b111111111111111 !
b111111111111111 %
b111111111111111 #
b111111111111111 $
#120000
b11111111111111111000000000000000 !
b11111111111111111000000000000000 %
b1000000000000000 #
b1000000000000000 $
1"
#130000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 %
b1111111111111111 #
b1111111111111111 $
#140000
b11111111111111111111000000000000 !
b11111111111111111111000000000000 %
b1111000000000000 #
b1111000000000000 $
#150000
b1111111111111111 !
b1111111111111111 %
b1111111111111111 #
b1111111111111111 $
0"
#160000
