	component pong is
		port (
			aleatorio_export    : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			ana_barra_d_export  : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			ana_barra_e_export  : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			barra_d_y_export    : out std_logic_vector(9 downto 0);                    -- export
			barra_e_y_export    : out std_logic_vector(9 downto 0);                    -- export
			bola_x_export       : out std_logic_vector(9 downto 0);                    -- export
			bola_y_export       : out std_logic_vector(9 downto 0);                    -- export
			busy_export         : out std_logic_vector(7 downto 0);                    -- export
			clk_clk             : in  std_logic                    := 'X';             -- clk
			iniciar_export      : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			lcd_databus         : out std_logic_vector(7 downto 0);                    -- databus
			lcd_operationenable : out std_logic;                                       -- operationenable
			lcd_registerselect  : out std_logic;                                       -- registerselect
			lcd_readwrite       : out std_logic;                                       -- readwrite
			rst_export          : in  std_logic_vector(7 downto 0) := (others => 'X')  -- export
		);
	end component pong;

