#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Oct 31 14:42:34 2025
# Process ID         : 78353
# Current directory  : /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_process_mean_top_0_0_synth_1
# Command line       : vivado -log LayerNorm_process_mean_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LayerNorm_process_mean_top_0_0.tcl
# Log file           : /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_process_mean_top_0_0_synth_1/LayerNorm_process_mean_top_0_0.vds
# Journal file       : /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_process_mean_top_0_0_synth_1/vivado.jou
# Running On         : Hua
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency      : 2153.892 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16476 MB
# Swap memory        : 0 MB
# Total Virtual      : 16476 MB
# Available Virtual  : 9783 MB
#-----------------------------------------------------------
source LayerNorm_process_mean_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alhua/vivado/Vivado/2024.2/data/ip'.
Command: synth_design -top LayerNorm_process_mean_top_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 78469
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2446.285 ; gain = 126.688 ; free physical = 2201 ; free virtual = 4955
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LayerNorm_process_mean_top_0_0' [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_process_mean_top_0_0/synth/LayerNorm_process_mean_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'process_mean_top' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/process_mean_top.v:28]
INFO: [Synth 8-6157] synthesizing module 'bf_sub' [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_process_mean_top_0_0_synth_1/.Xil/Vivado-78353-Hua/realtime/bf_sub_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bf_sub' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_process_mean_top_0_0_synth_1/.Xil/Vivado-78353-Hua/realtime/bf_sub_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bf_mul' [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_process_mean_top_0_0_synth_1/.Xil/Vivado-78353-Hua/realtime/bf_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bf_mul' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_process_mean_top_0_0_synth_1/.Xil/Vivado-78353-Hua/realtime/bf_mul_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mean_fifo' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/align_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'align_mul' [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_process_mean_top_0_0_synth_1/.Xil/Vivado-78353-Hua/realtime/align_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'align_mul' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_process_mean_top_0_0_synth_1/.Xil/Vivado-78353-Hua/realtime/align_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mean_fifo' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/align_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'process_mean_top' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/process_mean_top.v:28]
INFO: [Synth 8-6155] done synthesizing module 'LayerNorm_process_mean_top_0_0' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_process_mean_top_0_0/synth/LayerNorm_process_mean_top_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2518.254 ; gain = 198.656 ; free physical = 2044 ; free virtual = 4800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2521.223 ; gain = 201.625 ; free physical = 2044 ; free virtual = 4800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2521.223 ; gain = 201.625 ; free physical = 2044 ; free virtual = 4800
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2521.223 ; gain = 0.000 ; free physical = 2044 ; free virtual = 4800
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[0].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[0].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[1].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[1].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[2].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[2].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[3].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[3].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[4].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[4].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[5].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[5].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[6].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[6].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[7].sub_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/sub_mean[7].sub_mean'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/cal_mean'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/cal_mean'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/cal_meansquare'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/cal_meansquare'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/align_mul/align_mul/align_mul_in_context.xdc] for cell 'inst/fifo_u/shift_ram_u'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/align_mul/align_mul/align_mul_in_context.xdc] for cell 'inst/fifo_u/shift_ram_u'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_process_mean_top_0_0/LayerNorm_process_mean_top_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_process_mean_top_0_0/LayerNorm_process_mean_top_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_process_mean_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_process_mean_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.992 ; gain = 0.000 ; free physical = 2055 ; free virtual = 4812
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2620.992 ; gain = 0.000 ; free physical = 2055 ; free virtual = 4812
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2620.992 ; gain = 301.395 ; free physical = 1880 ; free virtual = 4638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2628.996 ; gain = 309.398 ; free physical = 1880 ; free virtual = 4638
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_process_mean_top_0_0_synth_1/dont_touch.xdc, line 18).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[0].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[1].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[2].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[3].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[4].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[5].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[6].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\sub_mean[7].sub_mean . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cal_mean. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/cal_meansquare. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/fifo_u/shift_ram_u. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2628.996 ; gain = 309.398 ; free physical = 1872 ; free virtual = 4630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2628.996 ; gain = 309.398 ; free physical = 1875 ; free virtual = 4636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2628.996 ; gain = 309.398 ; free physical = 1807 ; free virtual = 4567
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3242.820 ; gain = 923.223 ; free physical = 508 ; free virtual = 3269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3261.852 ; gain = 942.254 ; free physical = 489 ; free virtual = 3250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3261.852 ; gain = 942.254 ; free physical = 486 ; free virtual = 3247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3415.664 ; gain = 1096.066 ; free physical = 201 ; free virtual = 2960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3415.664 ; gain = 1096.066 ; free physical = 201 ; free virtual = 2960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3415.664 ; gain = 1096.066 ; free physical = 201 ; free virtual = 2960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3415.664 ; gain = 1096.066 ; free physical = 201 ; free virtual = 2960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3415.664 ; gain = 1096.066 ; free physical = 201 ; free virtual = 2960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3415.664 ; gain = 1096.066 ; free physical = 201 ; free virtual = 2960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bf_sub        |         8|
|2     |bf_mul        |         2|
|3     |align_mul     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |align_mul |     1|
|2     |bf_mul    |     2|
|4     |bf_sub    |     8|
|12    |LUT1      |     1|
|13    |LUT4      |     2|
|14    |LUT5      |     3|
|15    |LUT6      |     3|
|16    |FDCE      |     9|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3415.664 ; gain = 1096.066 ; free physical = 201 ; free virtual = 2960
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3415.664 ; gain = 996.297 ; free physical = 185 ; free virtual = 2944
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 3415.664 ; gain = 1096.066 ; free physical = 185 ; free virtual = 2944
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.664 ; gain = 0.000 ; free physical = 349 ; free virtual = 3108
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.664 ; gain = 0.000 ; free physical = 399 ; free virtual = 3158
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 428c177f
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 3415.664 ; gain = 1941.621 ; free physical = 395 ; free virtual = 3154
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2603.905; main = 2403.319; forked = 217.869
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4340.457; main = 3415.668; forked = 924.789
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_process_mean_top_0_0_synth_1/LayerNorm_process_mean_top_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file LayerNorm_process_mean_top_0_0_utilization_synth.rpt -pb LayerNorm_process_mean_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 31 14:43:04 2025...
