Analysis & Synthesis report for TripleBuffer_top
Sat Oct 06 20:29:05 2018
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TripleBuffer_top|tri_control:inst9|vga_buff
 11. State Machine - |TripleBuffer_top|tri_control:inst9|trans_state
 12. State Machine - |TripleBuffer_top|tri_control:inst9|camera_buff
 13. State Machine - |TripleBuffer_top|tri_control:inst9|cap_state
 14. State Machine - |TripleBuffer_top|sram_ctrl:inst3|state_reg
 15. State Machine - |TripleBuffer_top|sram_ctrl:inst1|state_reg
 16. State Machine - |TripleBuffer_top|sram_ctrl:inst2|state_reg
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for ov7670_controller:inst5|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_c411:auto_generated
 23. Parameter Settings for User Entity Instance: tri_mem_mux:inst
 24. Parameter Settings for User Entity Instance: capture_buff:inst4
 25. Parameter Settings for User Entity Instance: tri_control:inst9
 26. Parameter Settings for User Entity Instance: tr_buff:inst8
 27. Parameter Settings for User Entity Instance: tri_data_mux:inst11
 28. Parameter Settings for User Entity Instance: up_conv:inst12
 29. Parameter Settings for User Entity Instance: pll150:inst10|altpll:altpll_component
 30. Parameter Settings for Inferred Entity Instance: ov7670_controller:inst5|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0
 31. altpll Parameter Settings by Entity Instance
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "ov7670_controller:inst5|i2c_sender:Inst_i2c_sender"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 06 20:29:05 2018       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; TripleBuffer_top                            ;
; Top-level Entity Name              ; TripleBuffer_top                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 506                                         ;
;     Total combinational functions  ; 443                                         ;
;     Dedicated logic registers      ; 379                                         ;
; Total registers                    ; 379                                         ;
; Total pins                         ; 164                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,096                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; TripleBuffer_top   ; TripleBuffer_top   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                 ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+
; i2c_sender.vhd                   ; yes             ; User VHDL File                     ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/i2c_sender.vhd         ;         ;
; ov7670_capture.vhd               ; yes             ; User VHDL File                     ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_capture.vhd     ;         ;
; ov7670_registers.vhd             ; yes             ; User VHDL File                     ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_registers.vhd   ;         ;
; ov7670_controller.vhd            ; yes             ; User VHDL File                     ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_controller.vhd  ;         ;
; TripleBuffer_top.bdf             ; yes             ; User Block Diagram/Schematic File  ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.bdf   ;         ;
; triple_controller.v              ; yes             ; User Verilog HDL File              ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_controller.v    ;         ;
; triple_muxes.v                   ; yes             ; User Verilog HDL File              ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_muxes.v         ;         ;
; sram_controller.v                ; yes             ; User Verilog HDL File              ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v      ;         ;
; capture_buffer.v                 ; yes             ; User Verilog HDL File              ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/capture_buffer.v       ;         ;
; transmission_buffer.v            ; yes             ; User Verilog HDL File              ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/transmission_buffer.v  ;         ;
; vga.vhd                          ; yes             ; User VHDL File                     ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/vga.vhd                ;         ;
; rgb.vhd                          ; yes             ; User VHDL File                     ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/rgb.vhd                ;         ;
; vga_addr_gen.vhd                 ; yes             ; User VHDL File                     ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/vga_addr_gen.vhd       ;         ;
; clock_dividers.v                 ; yes             ; User Verilog HDL File              ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v       ;         ;
; pll150.v                         ; yes             ; User Wizard-Generated File         ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/pll150.v               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                                            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                     ;         ;
; db/pll150_altpll.v               ; yes             ; Auto-Generated Megafunction        ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/db/pll150_altpll.v     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                          ;         ;
; db/altsyncram_c411.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/db/altsyncram_c411.tdf ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 506              ;
;                                             ;                  ;
; Total combinational functions               ; 443              ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 174              ;
;     -- 3 input functions                    ; 87               ;
;     -- <=2 input functions                  ; 182              ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 349              ;
;     -- arithmetic mode                      ; 94               ;
;                                             ;                  ;
; Total registers                             ; 379              ;
;     -- Dedicated logic registers            ; 379              ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 164              ;
; Total memory bits                           ; 4096             ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; clk_in_raw~input ;
; Maximum fan-out                             ; 211              ;
; Total fan-out                               ; 3102             ;
; Average fan-out                             ; 2.55             ;
+---------------------------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Entity Name       ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |TripleBuffer_top                              ; 443 (0)             ; 379 (0)                   ; 4096        ; 0            ; 0       ; 0         ; 164  ; 0            ; |TripleBuffer_top                                                                                                                     ; TripleBuffer_top  ; work         ;
;    |Address_Generator:inst15|                  ; 20 (20)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|Address_Generator:inst15                                                                                            ; Address_Generator ; work         ;
;    |MHz_25:m25|                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|MHz_25:m25                                                                                                          ; MHz_25            ; work         ;
;    |RGB:inst14|                                ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|RGB:inst14                                                                                                          ; RGB               ; work         ;
;    |VGA:vga|                                   ; 44 (44)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|VGA:vga                                                                                                             ; VGA               ; work         ;
;    |capture_buff:inst4|                        ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|capture_buff:inst4                                                                                                  ; capture_buff      ; work         ;
;    |kHz_50:inst7|                              ; 43 (43)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|kHz_50:inst7                                                                                                        ; kHz_50            ; work         ;
;    |ov7670_capture:inst17|                     ; 23 (23)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|ov7670_capture:inst17                                                                                               ; ov7670_capture    ; work         ;
;    |ov7670_controller:inst5|                   ; 109 (1)             ; 80 (1)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|ov7670_controller:inst5                                                                                             ; ov7670_controller ; work         ;
;       |i2c_sender:Inst_i2c_sender|             ; 95 (95)             ; 71 (71)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|ov7670_controller:inst5|i2c_sender:Inst_i2c_sender                                                                  ; i2c_sender        ; work         ;
;       |ov7670_registers:Inst_ov7670_registers| ; 13 (13)             ; 8 (8)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|ov7670_controller:inst5|ov7670_registers:Inst_ov7670_registers                                                      ; ov7670_registers  ; work         ;
;          |altsyncram:Mux0_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|ov7670_controller:inst5|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0                                ; altsyncram        ; work         ;
;             |altsyncram_c411:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|ov7670_controller:inst5|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_c411:auto_generated ; altsyncram_c411   ; work         ;
;    |sram_ctrl:inst1|                           ; 7 (7)               ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|sram_ctrl:inst1                                                                                                     ; sram_ctrl         ; work         ;
;    |sram_ctrl:inst2|                           ; 7 (7)               ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|sram_ctrl:inst2                                                                                                     ; sram_ctrl         ; work         ;
;    |sram_ctrl:inst3|                           ; 7 (7)               ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|sram_ctrl:inst3                                                                                                     ; sram_ctrl         ; work         ;
;    |tr_buff:inst8|                             ; 32 (32)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|tr_buff:inst8                                                                                                       ; tr_buff           ; work         ;
;    |tri_control:inst9|                         ; 31 (31)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|tri_control:inst9                                                                                                   ; tri_control       ; work         ;
;    |tri_data_mux:inst11|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|tri_data_mux:inst11                                                                                                 ; tri_data_mux      ; work         ;
;    |tri_mem_mux:inst|                          ; 88 (88)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TripleBuffer_top|tri_mem_mux:inst                                                                                                    ; tri_mem_mux       ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; Name                                                                                                                           ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                    ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; ov7670_controller:inst5|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_c411:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 16           ; --           ; --           ; 4096 ; TripleBuffer.TripleBuffer_top0.rtl.mif ;
+--------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |TripleBuffer_top|pll150:inst10 ; pll150.v        ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |TripleBuffer_top|tri_control:inst9|vga_buff ;
+------------+------------+------------+-----------------------+
; Name       ; vga_buff.X ; vga_buff.Z ; vga_buff.Y            ;
+------------+------------+------------+-----------------------+
; vga_buff.X ; 0          ; 0          ; 0                     ;
; vga_buff.Y ; 1          ; 0          ; 1                     ;
; vga_buff.Z ; 1          ; 1          ; 0                     ;
+------------+------------+------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TripleBuffer_top|tri_control:inst9|trans_state                                                         ;
+-------------------------------+------------------------------+-------------------------------+--------------------------+
; Name                          ; trans_state.state_first_wait ; trans_state.state_second_wait ; trans_state.state_switch ;
+-------------------------------+------------------------------+-------------------------------+--------------------------+
; trans_state.state_first_wait  ; 0                            ; 0                             ; 0                        ;
; trans_state.state_switch      ; 1                            ; 0                             ; 1                        ;
; trans_state.state_second_wait ; 1                            ; 1                             ; 0                        ;
+-------------------------------+------------------------------+-------------------------------+--------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |TripleBuffer_top|tri_control:inst9|camera_buff ;
+---------------+---------------+---------------+-----------------+
; Name          ; camera_buff.X ; camera_buff.Z ; camera_buff.Y   ;
+---------------+---------------+---------------+-----------------+
; camera_buff.X ; 0             ; 0             ; 0               ;
; camera_buff.Y ; 1             ; 0             ; 1               ;
; camera_buff.Z ; 1             ; 1             ; 0               ;
+---------------+---------------+---------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |TripleBuffer_top|tri_control:inst9|cap_state                                                   ;
+-----------------------------+----------------------------+-----------------------------+------------------------+
; Name                        ; cap_state.state_first_wait ; cap_state.state_second_wait ; cap_state.state_switch ;
+-----------------------------+----------------------------+-----------------------------+------------------------+
; cap_state.state_first_wait  ; 0                          ; 0                           ; 0                      ;
; cap_state.state_switch      ; 1                          ; 0                           ; 1                      ;
; cap_state.state_second_wait ; 1                          ; 1                           ; 0                      ;
+-----------------------------+----------------------------+-----------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |TripleBuffer_top|sram_ctrl:inst3|state_reg                                 ;
+-----------------------+----------------------+-----------------------+----------------------+
; Name                  ; state_reg.state_idle ; state_reg.state_write ; state_reg.state_read ;
+-----------------------+----------------------+-----------------------+----------------------+
; state_reg.state_idle  ; 0                    ; 0                     ; 0                    ;
; state_reg.state_read  ; 1                    ; 0                     ; 1                    ;
; state_reg.state_write ; 1                    ; 1                     ; 0                    ;
+-----------------------+----------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |TripleBuffer_top|sram_ctrl:inst1|state_reg                                 ;
+-----------------------+----------------------+-----------------------+----------------------+
; Name                  ; state_reg.state_idle ; state_reg.state_write ; state_reg.state_read ;
+-----------------------+----------------------+-----------------------+----------------------+
; state_reg.state_idle  ; 0                    ; 0                     ; 0                    ;
; state_reg.state_read  ; 1                    ; 0                     ; 1                    ;
; state_reg.state_write ; 1                    ; 1                     ; 0                    ;
+-----------------------+----------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |TripleBuffer_top|sram_ctrl:inst2|state_reg                                 ;
+-----------------------+----------------------+-----------------------+----------------------+
; Name                  ; state_reg.state_idle ; state_reg.state_write ; state_reg.state_read ;
+-----------------------+----------------------+-----------------------+----------------------+
; state_reg.state_idle  ; 0                    ; 0                     ; 0                    ;
; state_reg.state_read  ; 1                    ; 0                     ; 1                    ;
; state_reg.state_write ; 1                    ; 1                     ; 0                    ;
+-----------------------+----------------------+-----------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                        ;
+---------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                                        ;
+---------------------------------------------------------------+---------------------------------------------------------------------------+
; sram_ctrl:inst3|data_write_reg[12..15]                        ; Stuck at GND due to stuck port data_in                                    ;
; sram_ctrl:inst1|data_write_reg[12..15]                        ; Stuck at GND due to stuck port data_in                                    ;
; sram_ctrl:inst2|data_write_reg[12..15]                        ; Stuck at GND due to stuck port data_in                                    ;
; tri_control:inst9|trans_count[0..5]                           ; Stuck at GND due to stuck port data_in                                    ;
; tri_control:inst9|cap_count[0..5]                             ; Stuck at GND due to stuck port data_in                                    ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[0] ; Stuck at VCC due to stuck port data_in                                    ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[1] ; Merged with ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|busy_sr[0] ;
; sram_ctrl:inst3|state_reg.state_write                         ; Lost fanout                                                               ;
; sram_ctrl:inst1|state_reg.state_write                         ; Lost fanout                                                               ;
; sram_ctrl:inst2|state_reg.state_write                         ; Lost fanout                                                               ;
; sram_ctrl:inst3|state_reg~6                                   ; Lost fanout                                                               ;
; sram_ctrl:inst1|state_reg~6                                   ; Lost fanout                                                               ;
; sram_ctrl:inst2|state_reg~6                                   ; Lost fanout                                                               ;
; VGA:vga|Hcnt[0]                                               ; Merged with ov7670_controller:inst5|sys_clk                               ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[2] ; Merged with ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|busy_sr[1] ;
; Total Number of Removed Registers = 34                        ;                                                                           ;
+---------------------------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 379   ;
; Number of registers using Synchronous Clear  ; 78    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 157   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 285   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; VGA:vga|Vcnt[9]                                                ; 5       ;
; sram_ctrl:inst2|we_reg                                         ; 1       ;
; sram_ctrl:inst2|oe_reg                                         ; 1       ;
; sram_ctrl:inst1|we_reg                                         ; 1       ;
; sram_ctrl:inst1|oe_reg                                         ; 1       ;
; sram_ctrl:inst3|we_reg                                         ; 1       ;
; sram_ctrl:inst3|oe_reg                                         ; 1       ;
; VGA:vga|Vcnt[3]                                                ; 4       ;
; capture_buff:inst4|start                                       ; 10      ;
; tr_buff:inst8|start                                            ; 5       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|divider[0]  ; 4       ;
; tr_buff:inst8|addr_in_old[1]                                   ; 1       ;
; tr_buff:inst8|addr_in_old[0]                                   ; 1       ;
; tr_buff:inst8|addr_in_old[3]                                   ; 1       ;
; tr_buff:inst8|addr_in_old[2]                                   ; 1       ;
; tr_buff:inst8|addr_in_old[5]                                   ; 1       ;
; tr_buff:inst8|addr_in_old[4]                                   ; 1       ;
; tr_buff:inst8|addr_in_old[7]                                   ; 1       ;
; tr_buff:inst8|addr_in_old[6]                                   ; 1       ;
; tr_buff:inst8|addr_in_old[16]                                  ; 1       ;
; tr_buff:inst8|addr_in_old[9]                                   ; 1       ;
; tr_buff:inst8|addr_in_old[8]                                   ; 1       ;
; tr_buff:inst8|addr_in_old[11]                                  ; 1       ;
; tr_buff:inst8|addr_in_old[10]                                  ; 1       ;
; tr_buff:inst8|addr_in_old[13]                                  ; 1       ;
; tr_buff:inst8|addr_in_old[12]                                  ; 1       ;
; tr_buff:inst8|addr_in_old[15]                                  ; 1       ;
; tr_buff:inst8|addr_in_old[14]                                  ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[31] ; 1       ;
; sram_ctrl:inst1|tri_reg                                        ; 16      ;
; sram_ctrl:inst3|tri_reg                                        ; 16      ;
; sram_ctrl:inst2|tri_reg                                        ; 16      ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[30] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[29] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[28] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[27] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[26] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[25] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[24] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[23] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[22] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[21] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[20] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[19] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[18] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[17] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[16] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[15] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[14] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[13] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[12] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[11] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[10] ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[9]  ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[8]  ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[7]  ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[6]  ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[5]  ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[4]  ; 1       ;
; ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[3]  ; 1       ;
; Total number of inverted registers = 60                        ;         ;
+----------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                  ;
+----------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
; Register Name                                                              ; Megafunction                                                              ; Type ;
+----------------------------------------------------------------------------+---------------------------------------------------------------------------+------+
; ov7670_controller:inst5|ov7670_registers:Inst_ov7670_registers|sreg[0..15] ; ov7670_controller:inst5|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0 ; ROM  ;
+----------------------------------------------------------------------------+---------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |TripleBuffer_top|ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|divider[4]  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |TripleBuffer_top|ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|busy_sr[12] ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |TripleBuffer_top|Address_Generator:inst15|val[7]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |TripleBuffer_top|ov7670_capture:inst17|href_last[1]                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TripleBuffer_top|sram_ctrl:inst1|addr_reg[10]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TripleBuffer_top|sram_ctrl:inst2|addr_reg[6]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |TripleBuffer_top|sram_ctrl:inst3|addr_reg[11]                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TripleBuffer_top|tri_control:inst9|sram_select[2]                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |TripleBuffer_top|tri_control:inst9|y_cnt[1]                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |TripleBuffer_top|tri_control:inst9|x_cnt[1]                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |TripleBuffer_top|tri_control:inst9|z_cnt[1]                                     ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |TripleBuffer_top|ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[23] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TripleBuffer_top|ov7670_controller:inst5|i2c_sender:Inst_i2c_sender|data_sr[4]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |TripleBuffer_top|sram_ctrl:inst3|state_next.state_read                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |TripleBuffer_top|sram_ctrl:inst1|state_next.state_write                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |TripleBuffer_top|sram_ctrl:inst2|state_next.state_read                          ;
; 5:1                ; 12 bits   ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |TripleBuffer_top|RGB:inst14|B[5]                                                ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |TripleBuffer_top|tri_control:inst9|vga_buff                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ov7670_controller:inst5|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0|altsyncram_c411:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tri_mem_mux:inst ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; addr_bus_size  ; 10000 ; Unsigned Binary                      ;
; data_bus_size  ; 10000 ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: capture_buff:inst4 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; addr_bus_size  ; 16    ; Signed Integer                         ;
; data_bus_size  ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tri_control:inst9 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; wait_cycles    ; 0     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tr_buff:inst8 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; addr_bus_size  ; 16    ; Signed Integer                    ;
; data_bus_size  ; 16    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tri_data_mux:inst11 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; addr_bus_size  ; 16    ; Signed Integer                          ;
; data_bus_size  ; 16    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: up_conv:inst12 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; addr_bus_size  ; 10000 ; Unsigned Binary                    ;
; data_bus_size  ; 10000 ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll150:inst10|altpll:altpll_component ;
+-------------------------------+--------------------------+-------------------------+
; Parameter Name                ; Value                    ; Type                    ;
+-------------------------------+--------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                 ;
; PLL_TYPE                      ; AUTO                     ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll150 ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                 ;
; LOCK_HIGH                     ; 1                        ; Untyped                 ;
; LOCK_LOW                      ; 1                        ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                 ;
; SKIP_VCO                      ; OFF                      ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                 ;
; BANDWIDTH                     ; 0                        ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                 ;
; DOWN_SPREAD                   ; 0                        ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 3                        ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                 ;
; DPA_DIVIDER                   ; 0                        ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                 ;
; VCO_MIN                       ; 0                        ; Untyped                 ;
; VCO_MAX                       ; 0                        ; Untyped                 ;
; VCO_CENTER                    ; 0                        ; Untyped                 ;
; PFD_MIN                       ; 0                        ; Untyped                 ;
; PFD_MAX                       ; 0                        ; Untyped                 ;
; M_INITIAL                     ; 0                        ; Untyped                 ;
; M                             ; 0                        ; Untyped                 ;
; N                             ; 1                        ; Untyped                 ;
; M2                            ; 1                        ; Untyped                 ;
; N2                            ; 1                        ; Untyped                 ;
; SS                            ; 1                        ; Untyped                 ;
; C0_HIGH                       ; 0                        ; Untyped                 ;
; C1_HIGH                       ; 0                        ; Untyped                 ;
; C2_HIGH                       ; 0                        ; Untyped                 ;
; C3_HIGH                       ; 0                        ; Untyped                 ;
; C4_HIGH                       ; 0                        ; Untyped                 ;
; C5_HIGH                       ; 0                        ; Untyped                 ;
; C6_HIGH                       ; 0                        ; Untyped                 ;
; C7_HIGH                       ; 0                        ; Untyped                 ;
; C8_HIGH                       ; 0                        ; Untyped                 ;
; C9_HIGH                       ; 0                        ; Untyped                 ;
; C0_LOW                        ; 0                        ; Untyped                 ;
; C1_LOW                        ; 0                        ; Untyped                 ;
; C2_LOW                        ; 0                        ; Untyped                 ;
; C3_LOW                        ; 0                        ; Untyped                 ;
; C4_LOW                        ; 0                        ; Untyped                 ;
; C5_LOW                        ; 0                        ; Untyped                 ;
; C6_LOW                        ; 0                        ; Untyped                 ;
; C7_LOW                        ; 0                        ; Untyped                 ;
; C8_LOW                        ; 0                        ; Untyped                 ;
; C9_LOW                        ; 0                        ; Untyped                 ;
; C0_INITIAL                    ; 0                        ; Untyped                 ;
; C1_INITIAL                    ; 0                        ; Untyped                 ;
; C2_INITIAL                    ; 0                        ; Untyped                 ;
; C3_INITIAL                    ; 0                        ; Untyped                 ;
; C4_INITIAL                    ; 0                        ; Untyped                 ;
; C5_INITIAL                    ; 0                        ; Untyped                 ;
; C6_INITIAL                    ; 0                        ; Untyped                 ;
; C7_INITIAL                    ; 0                        ; Untyped                 ;
; C8_INITIAL                    ; 0                        ; Untyped                 ;
; C9_INITIAL                    ; 0                        ; Untyped                 ;
; C0_MODE                       ; BYPASS                   ; Untyped                 ;
; C1_MODE                       ; BYPASS                   ; Untyped                 ;
; C2_MODE                       ; BYPASS                   ; Untyped                 ;
; C3_MODE                       ; BYPASS                   ; Untyped                 ;
; C4_MODE                       ; BYPASS                   ; Untyped                 ;
; C5_MODE                       ; BYPASS                   ; Untyped                 ;
; C6_MODE                       ; BYPASS                   ; Untyped                 ;
; C7_MODE                       ; BYPASS                   ; Untyped                 ;
; C8_MODE                       ; BYPASS                   ; Untyped                 ;
; C9_MODE                       ; BYPASS                   ; Untyped                 ;
; C0_PH                         ; 0                        ; Untyped                 ;
; C1_PH                         ; 0                        ; Untyped                 ;
; C2_PH                         ; 0                        ; Untyped                 ;
; C3_PH                         ; 0                        ; Untyped                 ;
; C4_PH                         ; 0                        ; Untyped                 ;
; C5_PH                         ; 0                        ; Untyped                 ;
; C6_PH                         ; 0                        ; Untyped                 ;
; C7_PH                         ; 0                        ; Untyped                 ;
; C8_PH                         ; 0                        ; Untyped                 ;
; C9_PH                         ; 0                        ; Untyped                 ;
; L0_HIGH                       ; 1                        ; Untyped                 ;
; L1_HIGH                       ; 1                        ; Untyped                 ;
; G0_HIGH                       ; 1                        ; Untyped                 ;
; G1_HIGH                       ; 1                        ; Untyped                 ;
; G2_HIGH                       ; 1                        ; Untyped                 ;
; G3_HIGH                       ; 1                        ; Untyped                 ;
; E0_HIGH                       ; 1                        ; Untyped                 ;
; E1_HIGH                       ; 1                        ; Untyped                 ;
; E2_HIGH                       ; 1                        ; Untyped                 ;
; E3_HIGH                       ; 1                        ; Untyped                 ;
; L0_LOW                        ; 1                        ; Untyped                 ;
; L1_LOW                        ; 1                        ; Untyped                 ;
; G0_LOW                        ; 1                        ; Untyped                 ;
; G1_LOW                        ; 1                        ; Untyped                 ;
; G2_LOW                        ; 1                        ; Untyped                 ;
; G3_LOW                        ; 1                        ; Untyped                 ;
; E0_LOW                        ; 1                        ; Untyped                 ;
; E1_LOW                        ; 1                        ; Untyped                 ;
; E2_LOW                        ; 1                        ; Untyped                 ;
; E3_LOW                        ; 1                        ; Untyped                 ;
; L0_INITIAL                    ; 1                        ; Untyped                 ;
; L1_INITIAL                    ; 1                        ; Untyped                 ;
; G0_INITIAL                    ; 1                        ; Untyped                 ;
; G1_INITIAL                    ; 1                        ; Untyped                 ;
; G2_INITIAL                    ; 1                        ; Untyped                 ;
; G3_INITIAL                    ; 1                        ; Untyped                 ;
; E0_INITIAL                    ; 1                        ; Untyped                 ;
; E1_INITIAL                    ; 1                        ; Untyped                 ;
; E2_INITIAL                    ; 1                        ; Untyped                 ;
; E3_INITIAL                    ; 1                        ; Untyped                 ;
; L0_MODE                       ; BYPASS                   ; Untyped                 ;
; L1_MODE                       ; BYPASS                   ; Untyped                 ;
; G0_MODE                       ; BYPASS                   ; Untyped                 ;
; G1_MODE                       ; BYPASS                   ; Untyped                 ;
; G2_MODE                       ; BYPASS                   ; Untyped                 ;
; G3_MODE                       ; BYPASS                   ; Untyped                 ;
; E0_MODE                       ; BYPASS                   ; Untyped                 ;
; E1_MODE                       ; BYPASS                   ; Untyped                 ;
; E2_MODE                       ; BYPASS                   ; Untyped                 ;
; E3_MODE                       ; BYPASS                   ; Untyped                 ;
; L0_PH                         ; 0                        ; Untyped                 ;
; L1_PH                         ; 0                        ; Untyped                 ;
; G0_PH                         ; 0                        ; Untyped                 ;
; G1_PH                         ; 0                        ; Untyped                 ;
; G2_PH                         ; 0                        ; Untyped                 ;
; G3_PH                         ; 0                        ; Untyped                 ;
; E0_PH                         ; 0                        ; Untyped                 ;
; E1_PH                         ; 0                        ; Untyped                 ;
; E2_PH                         ; 0                        ; Untyped                 ;
; E3_PH                         ; 0                        ; Untyped                 ;
; M_PH                          ; 0                        ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                 ;
; CLK0_COUNTER                  ; G0                       ; Untyped                 ;
; CLK1_COUNTER                  ; G0                       ; Untyped                 ;
; CLK2_COUNTER                  ; G0                       ; Untyped                 ;
; CLK3_COUNTER                  ; G0                       ; Untyped                 ;
; CLK4_COUNTER                  ; G0                       ; Untyped                 ;
; CLK5_COUNTER                  ; G0                       ; Untyped                 ;
; CLK6_COUNTER                  ; E0                       ; Untyped                 ;
; CLK7_COUNTER                  ; E1                       ; Untyped                 ;
; CLK8_COUNTER                  ; E2                       ; Untyped                 ;
; CLK9_COUNTER                  ; E3                       ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                 ;
; M_TIME_DELAY                  ; 0                        ; Untyped                 ;
; N_TIME_DELAY                  ; 0                        ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                 ;
; VCO_POST_SCALE                ; 0                        ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                 ;
; CBXI_PARAMETER                ; pll150_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE          ;
+-------------------------------+--------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ov7670_controller:inst5|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0 ;
+------------------------------------+----------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                    ;
+------------------------------------+----------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                 ;
; WIDTH_A                            ; 16                                     ; Untyped                                                 ;
; WIDTHAD_A                          ; 8                                      ; Untyped                                                 ;
; NUMWORDS_A                         ; 256                                    ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                 ;
; WIDTH_B                            ; 1                                      ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                 ;
; INIT_FILE                          ; TripleBuffer.TripleBuffer_top0.rtl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_c411                        ; Untyped                                                 ;
+------------------------------------+----------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; pll150:inst10|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                 ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                    ;
; Entity Instance                           ; ov7670_controller:inst5|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                  ;
;     -- WIDTH_A                            ; 16                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "ov7670_controller:inst5|i2c_sender:Inst_i2c_sender" ;
+----------+-------+----------+--------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                          ;
+----------+-------+----------+--------------------------------------------------+
; id[5..2] ; Input ; Info     ; Stuck at GND                                     ;
; id[7]    ; Input ; Info     ; Stuck at GND                                     ;
; id[6]    ; Input ; Info     ; Stuck at VCC                                     ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                     ;
; id[0]    ; Input ; Info     ; Stuck at GND                                     ;
+----------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 164                         ;
; cycloneiii_ff         ; 379                         ;
;     CLR               ; 20                          ;
;     ENA               ; 99                          ;
;     ENA CLR           ; 137                         ;
;     ENA SCLR          ; 49                          ;
;     SCLR              ; 29                          ;
;     SLD               ; 1                           ;
;     plain             ; 44                          ;
; cycloneiii_io_obuf    ; 49                          ;
; cycloneiii_lcell_comb ; 451                         ;
;     arith             ; 94                          ;
;         2 data inputs ; 91                          ;
;         3 data inputs ; 3                           ;
;     normal            ; 357                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 84                          ;
;         4 data inputs ; 174                         ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 1.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Oct 06 20:28:45 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TripleBuffer -c TripleBuffer_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dummy_memory.v
    Info (12023): Found entity 1: d_mem File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/dummy_memory.v Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file i2c_sender.vhd
    Info (12022): Found design unit 1: i2c_sender-Behavioral File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/i2c_sender.vhd Line: 21
    Info (12023): Found entity 1: i2c_sender File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/i2c_sender.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_capture.vhd
    Info (12022): Found design unit 1: ov7670_capture-Behavioral File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_capture.vhd Line: 25
    Info (12023): Found entity 1: ov7670_capture File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_capture.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_registers.vhd
    Info (12022): Found design unit 1: ov7670_registers-Behavioral File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_registers.vhd Line: 31
    Info (12023): Found entity 1: ov7670_registers File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_registers.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file ov7670_controller.vhd
    Info (12022): Found design unit 1: ov7670_controller-Behavioral File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_controller.vhd Line: 22
    Info (12023): Found entity 1: ov7670_controller File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_controller.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file triplebuffer_top.bdf
    Info (12023): Found entity 1: TripleBuffer_top
Info (12021): Found 2 design units, including 2 entities, in source file triple_controller.v
    Info (12023): Found entity 1: tri_control_1 File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_controller.v Line: 3
    Info (12023): Found entity 2: tri_control File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_controller.v Line: 196
Info (12021): Found 3 design units, including 3 entities, in source file triple_muxes.v
    Info (12023): Found entity 1: tri_mem_mux File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_muxes.v Line: 14
    Info (12023): Found entity 2: tri_data_mux File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_muxes.v Line: 89
    Info (12023): Found entity 3: tri_ready_mux File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/triple_muxes.v Line: 119
Info (12021): Found 2 design units, including 2 entities, in source file sram_controller.v
    Info (12023): Found entity 1: sram_ctrl File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v Line: 18
    Info (12023): Found entity 2: up_conv File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v Line: 137
Info (12021): Found 1 design units, including 1 entities, in source file capture_buffer.v
    Info (12023): Found entity 1: capture_buff File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/capture_buffer.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file transmission_buffer.v
    Info (12023): Found entity 1: tr_buff File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/transmission_buffer.v Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-Behavioral File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/vga.vhd Line: 22
    Info (12023): Found entity 1: VGA File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/vga.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file rgb.vhd
    Info (12022): Found design unit 1: RGB-Behavioral File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/rgb.vhd Line: 17
    Info (12023): Found entity 1: RGB File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/rgb.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vga_addr_gen.vhd
    Info (12022): Found design unit 1: Address_Generator-Behavioral File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/vga_addr_gen.vhd Line: 15
    Info (12023): Found entity 1: Address_Generator File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/vga_addr_gen.vhd Line: 7
Info (12021): Found 6 design units, including 6 entities, in source file clock_dividers.v
    Info (12023): Found entity 1: MHz_25 File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v Line: 3
    Info (12023): Found entity 2: kHz_50 File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v Line: 26
    Info (12023): Found entity 3: MHz_1 File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v Line: 58
    Info (12023): Found entity 4: Hz_5 File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v Line: 90
    Info (12023): Found entity 5: notBlock File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v Line: 121
    Info (12023): Found entity 6: andBlock File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/clock_dividers.v Line: 131
Info (12021): Found 1 design units, including 1 entities, in source file pll150.v
    Info (12023): Found entity 1: pll150 File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/pll150.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file test_bench.v
    Info (12023): Found entity 1: test_bench File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/test_bench.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file triplebuffer_top.v
    Info (12023): Found entity 1: TripleBuffer File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/TripleBuffer_top.v Line: 5
Info (12127): Elaborating entity "TripleBuffer_top" for the top level hierarchy
Info (12128): Elaborating entity "ov7670_controller" for hierarchy "ov7670_controller:inst5"
Info (12128): Elaborating entity "i2c_sender" for hierarchy "ov7670_controller:inst5|i2c_sender:Inst_i2c_sender" File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_controller.vhd Line: 62
Info (12128): Elaborating entity "ov7670_registers" for hierarchy "ov7670_controller:inst5|ov7670_registers:Inst_ov7670_registers" File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/ov7670_controller.vhd Line: 77
Info (12128): Elaborating entity "MHz_25" for hierarchy "MHz_25:m25"
Info (12128): Elaborating entity "notBlock" for hierarchy "notBlock:inst16"
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:vga"
Info (12128): Elaborating entity "sram_ctrl" for hierarchy "sram_ctrl:inst2"
Warning (10230): Verilog HDL assignment warning at sram_controller.v(37): truncated value with size 3 to match size of target (2) File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v Line: 37
Warning (10230): Verilog HDL assignment warning at sram_controller.v(38): truncated value with size 3 to match size of target (2) File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v Line: 38
Warning (10230): Verilog HDL assignment warning at sram_controller.v(39): truncated value with size 3 to match size of target (2) File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v Line: 39
Info (12128): Elaborating entity "tri_mem_mux" for hierarchy "tri_mem_mux:inst"
Info (12128): Elaborating entity "capture_buff" for hierarchy "capture_buff:inst4"
Info (12128): Elaborating entity "tri_ready_mux" for hierarchy "tri_ready_mux:inst6"
Info (12128): Elaborating entity "tri_control" for hierarchy "tri_control:inst9"
Info (12128): Elaborating entity "ov7670_capture" for hierarchy "ov7670_capture:inst17"
Info (12128): Elaborating entity "tr_buff" for hierarchy "tr_buff:inst8"
Info (12128): Elaborating entity "Address_Generator" for hierarchy "Address_Generator:inst15"
Info (12128): Elaborating entity "tri_data_mux" for hierarchy "tri_data_mux:inst11"
Info (12128): Elaborating entity "kHz_50" for hierarchy "kHz_50:inst7"
Info (12128): Elaborating entity "up_conv" for hierarchy "up_conv:inst12"
Info (12128): Elaborating entity "RGB" for hierarchy "RGB:inst14"
Info (12128): Elaborating entity "pll150" for hierarchy "pll150:inst10"
Info (12128): Elaborating entity "altpll" for hierarchy "pll150:inst10|altpll:altpll_component" File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/pll150.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll150:inst10|altpll:altpll_component" File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/pll150.v Line: 90
Info (12133): Instantiated megafunction "pll150:inst10|altpll:altpll_component" with the following parameter: File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/pll150.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll150"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll150_altpll.v
    Info (12023): Found entity 1: pll150_altpll File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/db/pll150_altpll.v Line: 29
Info (12128): Elaborating entity "pll150_altpll" for hierarchy "pll150:inst10|altpll:altpll_component|pll150_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll150:inst10|altpll:altpll_component|pll150_altpll:auto_generated|wire_pll1_clk[0]" File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/db/pll150_altpll.v Line: 77
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ov7670_controller:inst5|ov7670_registers:Inst_ov7670_registers|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to TripleBuffer.TripleBuffer_top0.rtl.mif
Info (12130): Elaborated megafunction instantiation "ov7670_controller:inst5|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "ov7670_controller:inst5|ov7670_registers:Inst_ov7670_registers|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "TripleBuffer.TripleBuffer_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c411.tdf
    Info (12023): Found entity 1: altsyncram_c411 File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/db/altsyncram_c411.tdf Line: 27
Info (13000): Registers with preset signals will power-up high File: C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/sram_controller.v Line: 61
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "camera_pwdn" is stuck at GND
    Warning (13410): Pin "camera_reset" is stuck at VCC
    Warning (13410): Pin "VGA_Nsync" is stuck at VCC
    Warning (13410): Pin "sram_x_ce_a_n" is stuck at GND
    Warning (13410): Pin "sram_x_ub_a_n" is stuck at GND
    Warning (13410): Pin "sram_x_lb_a_n" is stuck at GND
    Warning (13410): Pin "sram_y_ce_a_n" is stuck at GND
    Warning (13410): Pin "sram_y_ub_a_n" is stuck at GND
    Warning (13410): Pin "sram_y_lb_a_n" is stuck at GND
    Warning (13410): Pin "sram_z_ce_a_n" is stuck at GND
    Warning (13410): Pin "sram_z_ub_a_n" is stuck at GND
    Warning (13410): Pin "sram_z_lb_a_n" is stuck at GND
    Warning (13410): Pin "sram_x_addr[19]" is stuck at GND
    Warning (13410): Pin "sram_x_addr[18]" is stuck at GND
    Warning (13410): Pin "sram_x_addr[17]" is stuck at GND
    Warning (13410): Pin "sram_x_addr[16]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/output_files/TripleBuffer_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 693 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 102 output pins
    Info (21060): Implemented 49 bidirectional pins
    Info (21061): Implemented 513 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4839 megabytes
    Info: Processing ended: Sat Oct 06 20:29:05 2018
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/James Williams/Google Drive/Northwestern/Research - Mikhelson/Quartus Projects/Triple Buffer/output_files/TripleBuffer_top.map.smsg.


