Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Tue May  6 15:29:27 2025
| Host         : cad115 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file SoC_wrapper_control_sets_placed.rpt
| Design       : SoC_wrapper
| Device       : xck26
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   542 |
|    Minimum number of control sets                        |   542 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   638 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   542 |
| >= 0 to < 4        |   151 |
| >= 4 to < 6        |    70 |
| >= 6 to < 8        |    30 |
| >= 8 to < 10       |    61 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |    31 |
| >= 14 to < 16      |     6 |
| >= 16              |   183 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2672 |          474 |
| No           | No                    | Yes                    |             428 |          106 |
| No           | Yes                   | No                     |             485 |          237 |
| Yes          | No                    | No                     |            6224 |          767 |
| Yes          | No                    | Yes                    |             188 |           44 |
| Yes          | Yes                   | No                     |            2777 |          492 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                    | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                    | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                     | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                       |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                      | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_1                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_1                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                  | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                           |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                                                                                 | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                  | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                     | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1                                                                                   |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                     | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                                      |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                             |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                             |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                             |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                             |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                      | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_1                                                                                                         |                1 |              2 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                                    | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                    | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                           | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                    | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                    | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                           | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                                | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i_reg_0[0]                                                                                                                | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                      | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state                                                               | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_1                                                                                                                      | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                              | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                                | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                                    | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                                 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_1                                                                                                                       | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_1                                                                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                             |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_1                                                                            | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                             |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_1                                                                                                                       | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                           | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                                                                                | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                                                                                | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                                                                                 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                                                                    | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_1                                                                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                             |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_1                                                                            | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                             |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                      | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i_reg_0[0]                                                                                                                | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                               | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                                                                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state                                                               | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              3 |         1.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                               | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_1                                                                                                   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_1                                                            | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_1                                                                                                                 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_1                                                                                                   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[2][0]                                                                                                            | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_1                                                                                                                      | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_1                                                                                       | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                             |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                                                                                  | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                                 |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_1                                                                                    | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__1_n_1                                                                                                                                 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_1                                                                                                                 | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__1_n_1                                                                                                                                 | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_1                                                                                    | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                             |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_1                                                                                       | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                             |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_1                                                                                                                                                 |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                                                                                  | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                                                                                                                 |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_1                                                                                                                      | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/r_acceptance_reg[2][0]                                                                                                            | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_1                                                                                                                                  |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              4 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_1                                                                                                                                 | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              4 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              4 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              4 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_1                                                                                                                                            | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_1                                                                                                                                               | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_1                                                                                                                                  |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_1                                                                                                                                  |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_1                                                                                                                                  |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_1                                                                                                                                  |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_1                                                                                                                                  |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_1                                                                                                                                           |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_1                                                                                                                                  |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_1                                                                                                                                  |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_1                                                                                                                                  |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_1                                                                                                                                  |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_1                                                                                                                                  |                1 |              4 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              4 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              4 |         1.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                     | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              5 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                             | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                     | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              5 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                           | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_1                                                                                                                                |                1 |              5 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/n_in_r[3]_i_1_n_1                                                                                                                                                                                                        | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                             |                1 |              5 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                                           | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                             |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                             | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                           | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                             |                2 |              5 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                             |                1 |              5 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_1                                                                                                                                           |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                    | SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                            | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                  | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | SoC_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                             | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                  | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                2 |              6 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              6 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                  |                4 |              7 |         1.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |              7 |         1.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/sel_11                                                                                                                                                                                | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                |                2 |              7 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_1                                                                                                                                                                      | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_1                                                                                                                                                    |                1 |              7 |         7.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |              7 |         1.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                5 |              7 |         1.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |              7 |         1.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                4 |              7 |         1.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              7 |         1.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                              | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/uut/X_valid_r                                                                                                                                                                                                            | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_1                                                                                                                                   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                4 |              8 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_1                                                                                                                                   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                4 |              8 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                5 |              8 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_awaddr1                                                                                                                                                                                                              | SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_awlen_cntr[7]_i_1_n_1                                                                                                                                                                               |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                              | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_araddr1                                                                                                                                                                                                              | SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_arlen_cntr[7]_i_1_n_1                                                                                                                                                                               |                1 |              8 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                6 |              8 |         1.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              8 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][1]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][9]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][6]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][5]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                      | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_arlen[7]_i_1_n_1                                                                                                                                                                                                     | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][4]                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][3]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][2]                                                                                                                              |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                         | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_1                                                                                                                                              |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[10]                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[14]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][0]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                  | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                     |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_awburst[0]_i_1_n_1                                                                                                                                                                                                   | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                                         | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                      | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                5 |              9 |         1.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                5 |              9 |         1.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][7]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[11]                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[8]                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[7]                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[9]                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][14]                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][13]                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][12]                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][11]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                  | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                     |                3 |              9 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][10]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[15][8]                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[12]                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[13]                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                        | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                        | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                     |                2 |             10 |         5.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i][0]                                                                                                           | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                4 |             10 |         2.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i][0]                                                                                                           | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |             10 |         3.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/uut/Y_BRAM_addrb_r[10]_i_1_n_1                                                                                                                                                                                           | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_1                                                                                                                                         |                2 |             11 |         5.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                          |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                        | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                   |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                             |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                2 |             12 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                              | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                          | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             12 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                             |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                             | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |             12 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/R_Addr_in_r[10]_i_1_n_1                                                                                                                                                                                                  | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             12 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                   |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                     | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                4 |             13 |         3.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                        | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |                3 |             13 |         4.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                     | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                3 |             13 |         4.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                        | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                3 |             13 |         4.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                8 |             13 |         1.62 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/uut/Max_Col_Idx_r[13]_i_1_n_1                                                                                                                                                                                            | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                3 |             14 |         4.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                          |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                   |                                                                                                                                                                                                                                         |                2 |             14 |         7.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/uut/Row_Idx_r[13]_i_1_n_1                                                                                                                                                                                                | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                          |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                   |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_1                                                                                                                                         |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_1                                                                                                                              | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                |                                                                                                                                                                                                                                         |               15 |             16 |         1.07 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                           | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                           | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_1                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_1                                                                                                                              | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]_0                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |               14 |             17 |         1.21 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                      |               15 |             17 |         1.13 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                2 |             18 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_1                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_1                                                                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             20 |         6.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             20 |         2.86 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             20 |         2.86 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             20 |         6.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                                                         |                3 |             23 |         7.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                              |                                                                                                                                                                                                                                         |                7 |             23 |         3.29 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                              |                                                                                                                                                                                                                                         |                8 |             23 |         2.88 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                                                                     |                                                                                                                                                                                                                                         |                5 |             23 |         4.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                7 |             24 |         3.43 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             24 |         6.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             24 |         4.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                6 |             24 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             24 |         4.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                6 |             24 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                  | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                8 |             24 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                 | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                5 |             24 |         4.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             28 |         9.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                4 |             31 |         7.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             31 |         2.21 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push119_out                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             31 |         2.21 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                6 |             32 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                8 |             32 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                  |                                                                                                                                                                                                                                         |               15 |             33 |         2.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                5 |             34 |         6.80 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               13 |             39 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_awaddr[39]_i_1_n_1                                                                                                                                                                                                   | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             40 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_arv_arr_flag                                                                                                                                                                                                         | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             40 |         8.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/axi_araddr[39]_i_1_n_1                                                                                                                                                                                                   | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             40 |         4.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                           |               17 |             44 |         2.59 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             48 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1132]_i_1_n_1                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             48 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1132]_i_1__0_n_1                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             48 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             48 |         5.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                6 |             56 |         9.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                7 |             63 |         9.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               27 |             63 |         2.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                          |               22 |             66 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_1                                                                                                                                            |                                                                                                                                                                                                                                         |               16 |             69 |         4.31 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             69 |         5.31 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                           |                                                                                                                                                                                                                                         |               19 |             69 |         3.63 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_1                                                                                                                                            |                                                                                                                                                                                                                                         |               20 |             69 |         3.45 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                8 |             75 |         9.38 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                7 |             75 |        10.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_1                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             76 |         4.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_1                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             76 |         4.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                           |                                                                                                                                                                                                                                         |               13 |             76 |         5.85 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                           |                                                                                                                                                                                                                                         |               16 |             76 |         4.75 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             80 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             80 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             80 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                         |               20 |             83 |         4.15 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1135]_i_1__0_n_1                                                                                                                                                             |                                                                                                                                                                                                                                         |               29 |             83 |         2.86 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               17 |             83 |         4.88 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1135]_i_1__2_n_1                                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |             83 |         4.61 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1135]_i_1__2_n_1                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             83 |         6.38 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             83 |         6.92 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                         |               17 |             83 |         4.88 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1135]_i_1__0_n_1                                                                                                                                                             |                                                                                                                                                                                                                                         |               19 |             83 |         4.37 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1135]_i_1__1_n_1                                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |             88 |         4.89 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                         |               20 |             88 |         4.40 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             88 |         6.77 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1135]_i_1__1_n_1                                                                                                                                                                  |                                                                                                                                                                                                                                         |               16 |             88 |         5.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             88 |         6.77 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1135]_i_1_n_1                                                                                                                                                                |                                                                                                                                                                                                                                         |               25 |             88 |         3.52 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                         |               17 |             88 |         5.18 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1135]_i_1_n_1                                                                                                                                                                |                                                                                                                                                                                                                                         |               24 |             88 |         3.67 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                8 |             89 |        11.12 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                7 |             89 |        12.71 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             96 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             96 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             96 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                |                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  SoC_i/MY_IP_0/n_0_492_BUFG             |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               35 |            128 |         3.66 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_1                                                                                                                                                                       |                                                                                                                                                                                                                                         |               19 |            129 |         6.79 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               19 |            129 |         6.79 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                           |                                                                                                                                                                                                                                         |               40 |            130 |         3.25 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                           |                                                                                                                                                                                                                                         |               41 |            130 |         3.17 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[147].srl_nx1/push                                                                                                        |                                                                                                                                                                                                                                         |               18 |            130 |         7.22 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[147].srl_nx1/push                                                                                                        |                                                                                                                                                                                                                                         |               18 |            130 |         7.22 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                                          |                                                                                                                                                                                                                                         |               18 |            130 |         7.22 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                                          |                                                                                                                                                                                                                                         |               18 |            130 |         7.22 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                        |                                                                                                                                                                                                                                         |               33 |            135 |         4.09 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                        |                                                                                                                                                                                                                                         |               30 |            135 |         4.50 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               12 |            136 |        11.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               12 |            136 |        11.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               14 |            143 |        10.21 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                                           |                                                                                                                                                                                                                                         |               21 |            144 |         6.86 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                                                                           |                                                                                                                                                                                                                                         |               20 |            144 |         7.20 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_1                                                                                                                                                                       |                                                                                                                                                                                                                                         |               22 |            145 |         6.59 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                              |                                                                                                                                                                                                                                         |               21 |            145 |         6.90 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_1                                                                                                                                                                      |                                                                                                                                                                                                                                         |               32 |            145 |         4.53 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               26 |            145 |         5.58 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |            145 |        10.36 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/MY_IP_0/inst/AXI4_Mapping/ila0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |            145 |        10.36 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               22 |            145 |         6.59 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               24 |            145 |         6.04 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_1                                                                                                                                                                      |                                                                                                                                                                                                                                         |               35 |            145 |         4.14 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_0[0]                                                   |                                                                                                                                                                                                                                         |               22 |            145 |         6.59 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               44 |            147 |         3.34 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_1                                                                                                                                                                      |                                                                                                                                                                                                                                         |               49 |            147 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               49 |            147 |         3.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_1                                                                                                                                                                      |                                                                                                                                                                                                                                         |               44 |            147 |         3.34 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               13 |            151 |        11.62 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               15 |            154 |        10.27 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               14 |            154 |        11.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |               10 |            160 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |               10 |            160 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |               11 |            176 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |               11 |            176 |        16.00 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |               12 |            184 |        15.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   | SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                         |               12 |            184 |        15.33 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          | SoC_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               54 |            231 |         4.28 |
|  SoC_i/zynq_ultra_ps_e_0/inst/pl_clk0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              418 |           2774 |         6.64 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


