Classic Timing Analyzer report for project
Wed Jan 04 14:06:16 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From       ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------+-----------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 9.738 ns                         ; count_i[0] ; count_plus_1[7] ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 363.64 MHz ( period = 2.750 ns ) ; count_i[0] ; count_i[6]      ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;            ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                           ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 363.64 MHz ( period = 2.750 ns )               ; count_i[0] ; count_i[6] ; clk        ; clk      ; None                        ; None                      ; 2.537 ns                ;
; N/A   ; 366.03 MHz ( period = 2.732 ns )               ; count_i[3] ; count_i[6] ; clk        ; clk      ; None                        ; None                      ; 2.518 ns                ;
; N/A   ; 370.78 MHz ( period = 2.697 ns )               ; count_i[0] ; count_i[5] ; clk        ; clk      ; None                        ; None                      ; 2.484 ns                ;
; N/A   ; 373.27 MHz ( period = 2.679 ns )               ; count_i[3] ; count_i[5] ; clk        ; clk      ; None                        ; None                      ; 2.465 ns                ;
; N/A   ; 373.69 MHz ( period = 2.676 ns )               ; count_i[1] ; count_i[6] ; clk        ; clk      ; None                        ; None                      ; 2.463 ns                ;
; N/A   ; 374.95 MHz ( period = 2.667 ns )               ; count_i[0] ; count_i[3] ; clk        ; clk      ; None                        ; None                      ; 2.454 ns                ;
; N/A   ; 375.94 MHz ( period = 2.660 ns )               ; count_i[4] ; count_i[6] ; clk        ; clk      ; None                        ; None                      ; 2.446 ns                ;
; N/A   ; 378.21 MHz ( period = 2.644 ns )               ; count_i[2] ; count_i[6] ; clk        ; clk      ; None                        ; None                      ; 2.431 ns                ;
; N/A   ; 381.24 MHz ( period = 2.623 ns )               ; count_i[1] ; count_i[5] ; clk        ; clk      ; None                        ; None                      ; 2.410 ns                ;
; N/A   ; 383.00 MHz ( period = 2.611 ns )               ; count_i[0] ; count_i[4] ; clk        ; clk      ; None                        ; None                      ; 2.398 ns                ;
; N/A   ; 383.58 MHz ( period = 2.607 ns )               ; count_i[4] ; count_i[5] ; clk        ; clk      ; None                        ; None                      ; 2.393 ns                ;
; N/A   ; 385.65 MHz ( period = 2.593 ns )               ; count_i[1] ; count_i[3] ; clk        ; clk      ; None                        ; None                      ; 2.380 ns                ;
; N/A   ; 385.65 MHz ( period = 2.593 ns )               ; count_i[3] ; count_i[4] ; clk        ; clk      ; None                        ; None                      ; 2.379 ns                ;
; N/A   ; 385.95 MHz ( period = 2.591 ns )               ; count_i[2] ; count_i[5] ; clk        ; clk      ; None                        ; None                      ; 2.378 ns                ;
; N/A   ; 388.50 MHz ( period = 2.574 ns )               ; count_i[5] ; count_i[6] ; clk        ; clk      ; None                        ; None                      ; 2.360 ns                ;
; N/A   ; 390.47 MHz ( period = 2.561 ns )               ; count_i[2] ; count_i[3] ; clk        ; clk      ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; 394.17 MHz ( period = 2.537 ns )               ; count_i[1] ; count_i[4] ; clk        ; clk      ; None                        ; None                      ; 2.324 ns                ;
; N/A   ; 394.32 MHz ( period = 2.536 ns )               ; count_i[0] ; count_i[8] ; clk        ; clk      ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; 397.14 MHz ( period = 2.518 ns )               ; count_i[3] ; count_i[8] ; clk        ; clk      ; None                        ; None                      ; 2.303 ns                ;
; N/A   ; 399.20 MHz ( period = 2.505 ns )               ; count_i[2] ; count_i[4] ; clk        ; clk      ; None                        ; None                      ; 2.292 ns                ;
; N/A   ; 404.69 MHz ( period = 2.471 ns )               ; count_i[0] ; count_i[9] ; clk        ; clk      ; None                        ; None                      ; 2.257 ns                ;
; N/A   ; 406.17 MHz ( period = 2.462 ns )               ; count_i[1] ; count_i[8] ; clk        ; clk      ; None                        ; None                      ; 2.248 ns                ;
; N/A   ; 407.66 MHz ( period = 2.453 ns )               ; count_i[3] ; count_i[9] ; clk        ; clk      ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; 408.83 MHz ( period = 2.446 ns )               ; count_i[4] ; count_i[8] ; clk        ; clk      ; None                        ; None                      ; 2.231 ns                ;
; N/A   ; 411.52 MHz ( period = 2.430 ns )               ; count_i[2] ; count_i[8] ; clk        ; clk      ; None                        ; None                      ; 2.216 ns                ;
; N/A   ; 417.19 MHz ( period = 2.397 ns )               ; count_i[1] ; count_i[9] ; clk        ; clk      ; None                        ; None                      ; 2.183 ns                ;
; N/A   ; 419.99 MHz ( period = 2.381 ns )               ; count_i[4] ; count_i[9] ; clk        ; clk      ; None                        ; None                      ; 2.166 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[0] ; count_i[7] ; clk        ; clk      ; None                        ; None                      ; 2.160 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[2] ; count_i[9] ; clk        ; clk      ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[5] ; count_i[8] ; clk        ; clk      ; None                        ; None                      ; 2.145 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[3] ; count_i[7] ; clk        ; clk      ; None                        ; None                      ; 2.141 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[3] ; count_i[3] ; clk        ; clk      ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[8] ; count_i[5] ; clk        ; clk      ; None                        ; None                      ; 2.089 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[1] ; count_i[7] ; clk        ; clk      ; None                        ; None                      ; 2.086 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[5] ; count_i[9] ; clk        ; clk      ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[8] ; count_i[6] ; clk        ; clk      ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[4] ; count_i[7] ; clk        ; clk      ; None                        ; None                      ; 2.069 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[8] ; count_i[4] ; clk        ; clk      ; None                        ; None                      ; 2.069 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[9] ; count_i[5] ; clk        ; clk      ; None                        ; None                      ; 2.068 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[9] ; count_i[3] ; clk        ; clk      ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[9] ; count_i[6] ; clk        ; clk      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[9] ; count_i[4] ; clk        ; clk      ; None                        ; None                      ; 2.060 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[2] ; count_i[7] ; clk        ; clk      ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[6] ; count_i[8] ; clk        ; clk      ; None                        ; None                      ; 2.041 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[0] ; count_i[0] ; clk        ; clk      ; None                        ; None                      ; 1.998 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[0] ; count_i[1] ; clk        ; clk      ; None                        ; None                      ; 1.997 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[0] ; count_i[2] ; clk        ; clk      ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[5] ; count_i[5] ; clk        ; clk      ; None                        ; None                      ; 1.995 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[4] ; count_i[4] ; clk        ; clk      ; None                        ; None                      ; 1.995 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[5] ; count_i[7] ; clk        ; clk      ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[6] ; count_i[9] ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[8] ; count_i[9] ; clk        ; clk      ; None                        ; None                      ; 1.959 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[8] ; count_i[1] ; clk        ; clk      ; None                        ; None                      ; 1.955 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[8] ; count_i[0] ; clk        ; clk      ; None                        ; None                      ; 1.954 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[6] ; count_i[6] ; clk        ; clk      ; None                        ; None                      ; 1.944 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[1] ; count_i[0] ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[1] ; count_i[1] ; clk        ; clk      ; None                        ; None                      ; 1.892 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[1] ; count_i[2] ; clk        ; clk      ; None                        ; None                      ; 1.891 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[6] ; count_i[7] ; clk        ; clk      ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[9] ; count_i[0] ; clk        ; clk      ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[9] ; count_i[9] ; clk        ; clk      ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[9] ; count_i[8] ; clk        ; clk      ; None                        ; None                      ; 1.842 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[9] ; count_i[7] ; clk        ; clk      ; None                        ; None                      ; 1.842 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[9] ; count_i[1] ; clk        ; clk      ; None                        ; None                      ; 1.842 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[9] ; count_i[2] ; clk        ; clk      ; None                        ; None                      ; 1.841 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[5] ; count_i[4] ; clk        ; clk      ; None                        ; None                      ; 1.841 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[7] ; count_i[8] ; clk        ; clk      ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[8] ; count_i[3] ; clk        ; clk      ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[7] ; count_i[5] ; clk        ; clk      ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[7] ; count_i[6] ; clk        ; clk      ; None                        ; None                      ; 1.811 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[7] ; count_i[4] ; clk        ; clk      ; None                        ; None                      ; 1.804 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[6] ; count_i[5] ; clk        ; clk      ; None                        ; None                      ; 1.787 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[6] ; count_i[4] ; clk        ; clk      ; None                        ; None                      ; 1.767 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[7] ; count_i[9] ; clk        ; clk      ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[5] ; count_i[1] ; clk        ; clk      ; None                        ; None                      ; 1.727 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[5] ; count_i[0] ; clk        ; clk      ; None                        ; None                      ; 1.726 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[7] ; count_i[1] ; clk        ; clk      ; None                        ; None                      ; 1.690 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[7] ; count_i[0] ; clk        ; clk      ; None                        ; None                      ; 1.689 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[8] ; count_i[8] ; clk        ; clk      ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[8] ; count_i[2] ; clk        ; clk      ; None                        ; None                      ; 1.676 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[8] ; count_i[7] ; clk        ; clk      ; None                        ; None                      ; 1.675 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[6] ; count_i[1] ; clk        ; clk      ; None                        ; None                      ; 1.653 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[6] ; count_i[0] ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[3] ; count_i[2] ; clk        ; clk      ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[4] ; count_i[3] ; clk        ; clk      ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[2] ; count_i[0] ; clk        ; clk      ; None                        ; None                      ; 1.618 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[2] ; count_i[1] ; clk        ; clk      ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[2] ; count_i[2] ; clk        ; clk      ; None                        ; None                      ; 1.616 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[5] ; count_i[3] ; clk        ; clk      ; None                        ; None                      ; 1.598 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[7] ; count_i[3] ; clk        ; clk      ; None                        ; None                      ; 1.561 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[6] ; count_i[3] ; clk        ; clk      ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[4] ; count_i[2] ; clk        ; clk      ; None                        ; None                      ; 1.504 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[5] ; count_i[2] ; clk        ; clk      ; None                        ; None                      ; 1.448 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[7] ; count_i[2] ; clk        ; clk      ; None                        ; None                      ; 1.411 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[7] ; count_i[7] ; clk        ; clk      ; None                        ; None                      ; 1.410 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[6] ; count_i[2] ; clk        ; clk      ; None                        ; None                      ; 1.374 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[3] ; count_i[1] ; clk        ; clk      ; None                        ; None                      ; 1.370 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[3] ; count_i[0] ; clk        ; clk      ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[4] ; count_i[1] ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count_i[4] ; count_i[0] ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+------------+-----------------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To              ; From Clock ;
+-------+--------------+------------+------------+-----------------+------------+
; N/A   ; None         ; 9.738 ns   ; count_i[0] ; count_plus_1[7] ; clk        ;
; N/A   ; None         ; 9.720 ns   ; count_i[3] ; count_plus_1[7] ; clk        ;
; N/A   ; None         ; 9.664 ns   ; count_i[1] ; count_plus_1[7] ; clk        ;
; N/A   ; None         ; 9.648 ns   ; count_i[4] ; count_plus_1[7] ; clk        ;
; N/A   ; None         ; 9.632 ns   ; count_i[2] ; count_plus_1[7] ; clk        ;
; N/A   ; None         ; 9.574 ns   ; count_i[0] ; count_plus_1[2] ; clk        ;
; N/A   ; None         ; 9.562 ns   ; count_i[5] ; count_plus_1[7] ; clk        ;
; N/A   ; None         ; 9.469 ns   ; count_i[1] ; count_plus_1[2] ; clk        ;
; N/A   ; None         ; 9.467 ns   ; count_i[0] ; count_plus_1[9] ; clk        ;
; N/A   ; None         ; 9.458 ns   ; count_i[6] ; count_plus_1[7] ; clk        ;
; N/A   ; None         ; 9.449 ns   ; count_i[3] ; count_plus_1[9] ; clk        ;
; N/A   ; None         ; 9.420 ns   ; count_i[9] ; count_plus_1[7] ; clk        ;
; N/A   ; None         ; 9.419 ns   ; count_i[9] ; count_plus_1[2] ; clk        ;
; N/A   ; None         ; 9.393 ns   ; count_i[1] ; count_plus_1[9] ; clk        ;
; N/A   ; None         ; 9.377 ns   ; count_i[4] ; count_plus_1[9] ; clk        ;
; N/A   ; None         ; 9.361 ns   ; count_i[2] ; count_plus_1[9] ; clk        ;
; N/A   ; None         ; 9.291 ns   ; count_i[5] ; count_plus_1[9] ; clk        ;
; N/A   ; None         ; 9.254 ns   ; count_i[8] ; count_plus_1[2] ; clk        ;
; N/A   ; None         ; 9.253 ns   ; count_i[8] ; count_plus_1[7] ; clk        ;
; N/A   ; None         ; 9.228 ns   ; count_i[3] ; count_plus_1[2] ; clk        ;
; N/A   ; None         ; 9.194 ns   ; count_i[2] ; count_plus_1[2] ; clk        ;
; N/A   ; None         ; 9.187 ns   ; count_i[6] ; count_plus_1[9] ; clk        ;
; N/A   ; None         ; 9.169 ns   ; count_i[8] ; count_plus_1[9] ; clk        ;
; N/A   ; None         ; 9.088 ns   ; count_i[0] ; count_plus_1[6] ; clk        ;
; N/A   ; None         ; 9.083 ns   ; count_i[4] ; count_plus_1[2] ; clk        ;
; N/A   ; None         ; 9.070 ns   ; count_i[3] ; count_plus_1[6] ; clk        ;
; N/A   ; None         ; 9.053 ns   ; count_i[9] ; count_plus_1[9] ; clk        ;
; N/A   ; None         ; 9.027 ns   ; count_i[5] ; count_plus_1[2] ; clk        ;
; N/A   ; None         ; 9.014 ns   ; count_i[1] ; count_plus_1[6] ; clk        ;
; N/A   ; None         ; 8.998 ns   ; count_i[4] ; count_plus_1[6] ; clk        ;
; N/A   ; None         ; 8.989 ns   ; count_i[7] ; count_plus_1[2] ; clk        ;
; N/A   ; None         ; 8.988 ns   ; count_i[7] ; count_plus_1[7] ; clk        ;
; N/A   ; None         ; 8.982 ns   ; count_i[2] ; count_plus_1[6] ; clk        ;
; N/A   ; None         ; 8.973 ns   ; count_i[7] ; count_plus_1[9] ; clk        ;
; N/A   ; None         ; 8.953 ns   ; count_i[6] ; count_plus_1[2] ; clk        ;
; N/A   ; None         ; 8.912 ns   ; count_i[5] ; count_plus_1[6] ; clk        ;
; N/A   ; None         ; 8.759 ns   ; count_i[0] ; count_plus_1[8] ; clk        ;
; N/A   ; None         ; 8.741 ns   ; count_i[3] ; count_plus_1[8] ; clk        ;
; N/A   ; None         ; 8.720 ns   ; count_i[0] ; count_plus_1[1] ; clk        ;
; N/A   ; None         ; 8.685 ns   ; count_i[1] ; count_plus_1[8] ; clk        ;
; N/A   ; None         ; 8.678 ns   ; count_i[8] ; count_plus_1[1] ; clk        ;
; N/A   ; None         ; 8.669 ns   ; count_i[4] ; count_plus_1[8] ; clk        ;
; N/A   ; None         ; 8.653 ns   ; count_i[2] ; count_plus_1[8] ; clk        ;
; N/A   ; None         ; 8.627 ns   ; count_i[8] ; count_plus_1[6] ; clk        ;
; N/A   ; None         ; 8.615 ns   ; count_i[1] ; count_plus_1[1] ; clk        ;
; N/A   ; None         ; 8.613 ns   ; count_i[9] ; count_plus_1[6] ; clk        ;
; N/A   ; None         ; 8.583 ns   ; count_i[5] ; count_plus_1[8] ; clk        ;
; N/A   ; None         ; 8.565 ns   ; count_i[9] ; count_plus_1[1] ; clk        ;
; N/A   ; None         ; 8.511 ns   ; count_i[0] ; count_plus_1[5] ; clk        ;
; N/A   ; None         ; 8.496 ns   ; count_i[6] ; count_plus_1[6] ; clk        ;
; N/A   ; None         ; 8.493 ns   ; count_i[3] ; count_plus_1[5] ; clk        ;
; N/A   ; None         ; 8.479 ns   ; count_i[6] ; count_plus_1[8] ; clk        ;
; N/A   ; None         ; 8.451 ns   ; count_i[5] ; count_plus_1[1] ; clk        ;
; N/A   ; None         ; 8.437 ns   ; count_i[1] ; count_plus_1[5] ; clk        ;
; N/A   ; None         ; 8.421 ns   ; count_i[4] ; count_plus_1[5] ; clk        ;
; N/A   ; None         ; 8.413 ns   ; count_i[7] ; count_plus_1[1] ; clk        ;
; N/A   ; None         ; 8.405 ns   ; count_i[2] ; count_plus_1[5] ; clk        ;
; N/A   ; None         ; 8.377 ns   ; count_i[6] ; count_plus_1[1] ; clk        ;
; N/A   ; None         ; 8.362 ns   ; count_i[7] ; count_plus_1[6] ; clk        ;
; N/A   ; None         ; 8.340 ns   ; count_i[2] ; count_plus_1[1] ; clk        ;
; N/A   ; None         ; 8.279 ns   ; count_i[9] ; count_plus_1[8] ; clk        ;
; N/A   ; None         ; 8.267 ns   ; count_i[0] ; count_plus_1[3] ; clk        ;
; N/A   ; None         ; 8.265 ns   ; count_i[7] ; count_plus_1[8] ; clk        ;
; N/A   ; None         ; 8.233 ns   ; count_i[0] ; count_plus_1[4] ; clk        ;
; N/A   ; None         ; 8.215 ns   ; count_i[3] ; count_plus_1[4] ; clk        ;
; N/A   ; None         ; 8.193 ns   ; count_i[1] ; count_plus_1[3] ; clk        ;
; N/A   ; None         ; 8.161 ns   ; count_i[2] ; count_plus_1[3] ; clk        ;
; N/A   ; None         ; 8.159 ns   ; count_i[1] ; count_plus_1[4] ; clk        ;
; N/A   ; None         ; 8.127 ns   ; count_i[2] ; count_plus_1[4] ; clk        ;
; N/A   ; None         ; 8.116 ns   ; count_i[8] ; count_plus_1[5] ; clk        ;
; N/A   ; None         ; 8.114 ns   ; count_i[8] ; count_plus_1[8] ; clk        ;
; N/A   ; None         ; 8.095 ns   ; count_i[9] ; count_plus_1[5] ; clk        ;
; N/A   ; None         ; 8.094 ns   ; count_i[3] ; count_plus_1[1] ; clk        ;
; N/A   ; None         ; 8.023 ns   ; count_i[5] ; count_plus_1[5] ; clk        ;
; N/A   ; None         ; 7.997 ns   ; count_i[0] ; count_plus_1[0] ; clk        ;
; N/A   ; None         ; 7.953 ns   ; count_i[8] ; count_plus_1[0] ; clk        ;
; N/A   ; None         ; 7.949 ns   ; count_i[4] ; count_plus_1[1] ; clk        ;
; N/A   ; None         ; 7.937 ns   ; count_i[3] ; count_plus_1[3] ; clk        ;
; N/A   ; None         ; 7.904 ns   ; count_i[8] ; count_plus_1[4] ; clk        ;
; N/A   ; None         ; 7.895 ns   ; count_i[9] ; count_plus_1[4] ; clk        ;
; N/A   ; None         ; 7.892 ns   ; count_i[1] ; count_plus_1[0] ; clk        ;
; N/A   ; None         ; 7.876 ns   ; count_i[9] ; count_plus_1[3] ; clk        ;
; N/A   ; None         ; 7.851 ns   ; count_i[7] ; count_plus_1[5] ; clk        ;
; N/A   ; None         ; 7.842 ns   ; count_i[9] ; count_plus_1[0] ; clk        ;
; N/A   ; None         ; 7.831 ns   ; count_i[4] ; count_plus_1[4] ; clk        ;
; N/A   ; None         ; 7.815 ns   ; count_i[6] ; count_plus_1[5] ; clk        ;
; N/A   ; None         ; 7.726 ns   ; count_i[5] ; count_plus_1[0] ; clk        ;
; N/A   ; None         ; 7.688 ns   ; count_i[7] ; count_plus_1[0] ; clk        ;
; N/A   ; None         ; 7.677 ns   ; count_i[5] ; count_plus_1[4] ; clk        ;
; N/A   ; None         ; 7.652 ns   ; count_i[6] ; count_plus_1[0] ; clk        ;
; N/A   ; None         ; 7.639 ns   ; count_i[7] ; count_plus_1[4] ; clk        ;
; N/A   ; None         ; 7.639 ns   ; count_i[8] ; count_plus_1[3] ; clk        ;
; N/A   ; None         ; 7.617 ns   ; count_i[2] ; count_plus_1[0] ; clk        ;
; N/A   ; None         ; 7.603 ns   ; count_i[6] ; count_plus_1[4] ; clk        ;
; N/A   ; None         ; 7.443 ns   ; count_i[4] ; count_plus_1[3] ; clk        ;
; N/A   ; None         ; 7.412 ns   ; count_i[5] ; count_plus_1[3] ; clk        ;
; N/A   ; None         ; 7.374 ns   ; count_i[7] ; count_plus_1[3] ; clk        ;
; N/A   ; None         ; 7.369 ns   ; count_i[3] ; count_plus_1[0] ; clk        ;
; N/A   ; None         ; 7.338 ns   ; count_i[6] ; count_plus_1[3] ; clk        ;
; N/A   ; None         ; 7.230 ns   ; count_i[9] ; count[9]        ; clk        ;
; N/A   ; None         ; 7.224 ns   ; count_i[4] ; count_plus_1[0] ; clk        ;
; N/A   ; None         ; 6.801 ns   ; count_i[8] ; count[8]        ; clk        ;
; N/A   ; None         ; 6.801 ns   ; count_i[6] ; count[6]        ; clk        ;
; N/A   ; None         ; 6.718 ns   ; count_i[1] ; count[1]        ; clk        ;
; N/A   ; None         ; 6.613 ns   ; count_i[7] ; count[7]        ; clk        ;
; N/A   ; None         ; 6.605 ns   ; count_i[0] ; count[0]        ; clk        ;
; N/A   ; None         ; 6.397 ns   ; count_i[3] ; count[3]        ; clk        ;
; N/A   ; None         ; 6.377 ns   ; count_i[4] ; count[4]        ; clk        ;
; N/A   ; None         ; 6.140 ns   ; count_i[5] ; count[5]        ; clk        ;
; N/A   ; None         ; 6.137 ns   ; count_i[2] ; count[2]        ; clk        ;
+-------+--------------+------------+------------+-----------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jan 04 14:06:15 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 363.64 MHz between source register "count_i[0]" and destination register "count_i[6]" (period= 2.75 ns)
    Info: + Longest register to register delay is 2.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y10_N29; Fanout = 4; REG Node = 'count_i[0]'
        Info: 2: + IC(0.320 ns) + CELL(0.393 ns) = 0.713 ns; Loc. = LCCOMB_X21_Y10_N0; Fanout = 2; COMB Node = 'Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.784 ns; Loc. = LCCOMB_X21_Y10_N2; Fanout = 2; COMB Node = 'Add0~4'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.855 ns; Loc. = LCCOMB_X21_Y10_N4; Fanout = 2; COMB Node = 'Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.926 ns; Loc. = LCCOMB_X21_Y10_N6; Fanout = 2; COMB Node = 'Add0~10'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.997 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 2; COMB Node = 'Add0~13'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.068 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 2; COMB Node = 'Add0~16'
        Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.478 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 1; COMB Node = 'Add0~18'
        Info: 9: + IC(0.423 ns) + CELL(0.150 ns) = 2.051 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 2; COMB Node = 'Add0~20'
        Info: 10: + IC(0.253 ns) + CELL(0.149 ns) = 2.453 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'count_i[6]~feeder'
        Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 2.537 ns; Loc. = LCFF_X22_Y10_N15; Fanout = 4; REG Node = 'count_i[6]'
        Info: Total cell delay = 1.541 ns ( 60.74 % )
        Info: Total interconnect delay = 0.996 ns ( 39.26 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.370 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.722 ns) + CELL(0.537 ns) = 2.370 ns; Loc. = LCFF_X22_Y10_N15; Fanout = 4; REG Node = 'count_i[6]'
            Info: Total cell delay = 1.526 ns ( 64.39 % )
            Info: Total interconnect delay = 0.844 ns ( 35.61 % )
        Info: - Longest clock path from clock "clk" to source register is 2.369 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.721 ns) + CELL(0.537 ns) = 2.369 ns; Loc. = LCFF_X21_Y10_N29; Fanout = 4; REG Node = 'count_i[0]'
            Info: Total cell delay = 1.526 ns ( 64.42 % )
            Info: Total interconnect delay = 0.843 ns ( 35.58 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clk" to destination pin "count_plus_1[7]" through register "count_i[0]" is 9.738 ns
    Info: + Longest clock path from clock "clk" to source register is 2.369 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 10; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.721 ns) + CELL(0.537 ns) = 2.369 ns; Loc. = LCFF_X21_Y10_N29; Fanout = 4; REG Node = 'count_i[0]'
        Info: Total cell delay = 1.526 ns ( 64.42 % )
        Info: Total interconnect delay = 0.843 ns ( 35.58 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.119 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y10_N29; Fanout = 4; REG Node = 'count_i[0]'
        Info: 2: + IC(0.320 ns) + CELL(0.393 ns) = 0.713 ns; Loc. = LCCOMB_X21_Y10_N0; Fanout = 2; COMB Node = 'Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.784 ns; Loc. = LCCOMB_X21_Y10_N2; Fanout = 2; COMB Node = 'Add0~4'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.855 ns; Loc. = LCCOMB_X21_Y10_N4; Fanout = 2; COMB Node = 'Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.926 ns; Loc. = LCCOMB_X21_Y10_N6; Fanout = 2; COMB Node = 'Add0~10'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 0.997 ns; Loc. = LCCOMB_X21_Y10_N8; Fanout = 2; COMB Node = 'Add0~13'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.068 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 2; COMB Node = 'Add0~16'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.139 ns; Loc. = LCCOMB_X21_Y10_N12; Fanout = 2; COMB Node = 'Add0~19'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.549 ns; Loc. = LCCOMB_X21_Y10_N14; Fanout = 1; COMB Node = 'Add0~21'
        Info: 10: + IC(0.252 ns) + CELL(0.275 ns) = 2.076 ns; Loc. = LCCOMB_X21_Y10_N26; Fanout = 2; COMB Node = 'Add0~23'
        Info: 11: + IC(2.401 ns) + CELL(2.642 ns) = 7.119 ns; Loc. = PIN_24; Fanout = 0; PIN Node = 'count_plus_1[7]'
        Info: Total cell delay = 4.146 ns ( 58.24 % )
        Info: Total interconnect delay = 2.973 ns ( 41.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 183 megabytes
    Info: Processing ended: Wed Jan 04 14:06:16 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


