$date
	Sat Jun 22 18:14:24 2024

$end
$version
	nvc 1.12.0
$end
$timescale
	1fs
$end
$attrbegin misc 03 /home/emnalo/Test/ForceDepositReleaseTEST/NVC/GenericComponent.vhdl 1 $end
$attrbegin misc 04 1 18 $end
$scope vhdl_architecture genericcomponent $end
$attrbegin misc 02 STD_LOGIC 1030 $end
$var logic 1 ! clk $end
$attrbegin misc 02 STD_LOGIC 1030 $end
$var logic 1 " rst $end
$attrbegin misc 02 STD_LOGIC_VECTOR 1029 $end
$var logic 4 # din[3:0] $end
$attrbegin misc 02 STD_LOGIC_VECTOR 1029 $end
$var logic 4 $ dout[3:0] $end
$attrbegin misc 02 STD_LOGIC_VECTOR 1029 $end
$var logic 4 % inversa[3:0] $end
$attrbegin misc 02 INTEGER 1034 $end
$var integer 32 & counter $end
$attrbegin misc 02 UNSIGNED 1028 $end
$var logic 4 ' counterunsigned[3:0] $end
$attrbegin misc 02 STATE_TYPE 1024 $end
$var string 0 ( state $end
$attrbegin misc 02 BOOLEAN 1025 $end
$var string 0 ) enable $end
$attrbegin misc 02 ARRAY_TYPE 1030 $end
$var logic 4 * array_signal[3:0] $end
$attrbegin misc 02 STD_LOGIC_VECTOR 1029 $end
$var logic 4 + temporal[3:0] $end
$attrbegin misc 02 STD_LOGIC_VECTOR 1029 $end
$var logic 4 , temp_inversa[3:0] $end
$attrbegin misc 04 1 21 $end
$scope vhdl_architecture u_inversor $end
$attrbegin misc 02 STD_LOGIC_VECTOR 1029 $end
$var logic 4 # entrada[3:0] $end
$attrbegin misc 02 STD_LOGIC_VECTOR 1029 $end
$var logic 4 , salida[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110 ,
bUUUU +
b0000 *
sfalse )
sidle (
b0000 '
b00000000000000000000000000000000 &
b0000 %
b0000 $
b0001 #
1"
1!
$end
#5000000
0!
#10000000
1!
0"
#15000000
0!
#20000000
1!
sworking (
strue )
#25000000
0!
#30000000
1!
bUUUU $
b1110 %
b00000000000000000000000000000001 &
b0001 '
bUUUU *
b0001 +
#35000000
0!
#40000000
1!
b0001 *
b0100 '
b00000000000000000000000000000100 &
b0001 $
#45000000
0!
#50000000
1!
b00000000000000000000000000000110 &
b0110 '
#55000000
0!
#60000000
1!
b0111 '
b00000000000000000000000000000111 &
#65000000
0!
#70000000
1!
b00000000000000000000000000001000 &
b1000 '
#75000000
0!
#80000000
1!
b1001 '
b00000000000000000000000000001001 &
#85000000
0!
#90000000
1!
b00000000000000000000000000001010 &
b1010 '
sdone (
#95000000
0!
#100000000
1!
b1111 $
b1111 *
#105000000
0!
#110000000
1!
#115000000
0!
#120000000
1!
#125000000
0!
#130000000
1!
#135000000
0!
#140000000
1!
#145000000
0!
#150000001
