verilog xil_defaultlib --include "/opt-ictp/Xilinx/arg2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/f0b6/hdl/verilog" --include "../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/66be/hdl/verilog" --include "../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ec67/hdl" --include "../../../../project2.gen/sources_1/bd/dpp_block_design/ipshared/ee60/hdl" \
"../../../bd/dpp_block_design/ip/dpp_block_design_xlslice_0_0/sim/dpp_block_design_xlslice_0_0.v" \
"../../../bd/dpp_block_design/ip/dpp_block_design_xlslice_1_0/sim/dpp_block_design_xlslice_1_0.v" \
"../../../bd/dpp_block_design/ip/dpp_block_design_xlslice_2_0/sim/dpp_block_design_xlslice_2_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
