# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab1.srcs/sources_1/new/eq1.vhdl" \
"../../../../Lab1.srcs/sim_1/new/eq1_testbench.vhdl" \

# Do not sort compile order
nosort
