// Seed: 449508327
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input tri0 id_2
);
  logic id_4 = id_2;
  assign module_1._id_18 = 0;
endmodule
module module_1 #(
    parameter id_18 = 32'd54,
    parameter id_7  = 32'd73
) (
    input wand id_0,
    input tri0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input tri id_5,
    output tri id_6,
    input wire _id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10,
    input wand id_11,
    input supply1 id_12,
    input wire id_13,
    input wire id_14,
    input wand id_15,
    output supply0 id_16,
    output uwire id_17,
    input wire _id_18,
    input wor id_19,
    input wire id_20,
    output tri1 id_21
);
  logic [id_7 : id_18] id_23;
  xor primCall (
      id_6,
      id_14,
      id_19,
      id_0,
      id_8,
      id_11,
      id_12,
      id_23,
      id_9,
      id_1,
      id_15,
      id_5,
      id_4,
      id_20,
      id_10,
      id_13
  );
  module_0 modCall_1 (
      id_0,
      id_15,
      id_14
  );
endmodule
