

================================================================
== Vivado HLS Report for 'sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s'
================================================================
* Date:           Wed Aug 10 16:30:08 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.178 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31| 0.155 us | 0.155 us |   31|   31|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SigmoidActLoop  |       30|       30|         6|          -|          -|     5|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:148]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.17>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %_ifconv ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.13ns)   --->   "%icmp_ln148 = icmp eq i3 %i_0, -3" [firmware/nnet_utils/nnet_activation_stream.h:148]   --->   Operation 12 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:148]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148, label %2, label %_ifconv" [firmware/nnet_utils/nnet_activation_stream.h:148]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_V)" [firmware/nnet_utils/nnet_activation_stream.h:151]   --->   Operation 16 'read' 'tmp_V' <Predicate = (!icmp_ln148)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %tmp_V, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 17 'partselect' 'tmp' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i16 %tmp_V to i6" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 18 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_Result_2 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln851, i6 0)" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 19 'bitconcatenate' 'p_Result_2' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.99ns)   --->   "%icmp_ln851 = icmp eq i12 %p_Result_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 20 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln148)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:166]   --->   Operation 21 'ret' <Predicate = (icmp_ln148)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%r_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %tmp_V, i10 0)" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 22 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln835 = sext i10 %tmp to i11" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 23 'sext' 'sext_ln835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.45ns)   --->   "%p_Result_s = icmp slt i26 %r_V, -15" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 24 'icmp' 'p_Result_s' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.73ns)   --->   "%ret_V = add i11 1, %sext_ln835" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 25 'add' 'ret_V' <Predicate = (!icmp_ln851)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.32>
ST_4 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i11 %sext_ln835, i11 %ret_V" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 26 'select' 'select_ln851' <Predicate = (p_Result_s)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %p_Result_s, i11 %select_ln851, i11 %sext_ln835" [firmware/nnet_utils/nnet_activation_stream.h:157]   --->   Operation 27 'select' 'select_ln850' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln160)   --->   "%trunc_ln158 = trunc i11 %select_ln850 to i10" [firmware/nnet_utils/nnet_activation_stream.h:158]   --->   Operation 28 'trunc' 'trunc_ln158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.63ns)   --->   "%index = add i11 512, %select_ln850" [firmware/nnet_utils/nnet_activation_stream.h:158]   --->   Operation 29 'add' 'index' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln160)   --->   "%xor_ln158 = xor i10 %trunc_ln158, -512" [firmware/nnet_utils/nnet_activation_stream.h:158]   --->   Operation 30 'xor' 'xor_ln158' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln160)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %index, i32 10)" [firmware/nnet_utils/nnet_activation_stream.h:160]   --->   Operation 31 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln160 = select i1 %tmp_1, i10 -1, i10 %xor_ln158" [firmware/nnet_utils/nnet_activation_stream.h:160]   --->   Operation 32 'select' 'select_ln160' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i10 %select_ln160 to i64" [firmware/nnet_utils/nnet_activation_stream.h:161]   --->   Operation 33 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%sigmoid_table1_addr = getelementptr [1024 x i10]* @sigmoid_table1, i64 0, i64 %zext_ln161" [firmware/nnet_utils/nnet_activation_stream.h:161]   --->   Operation 34 'getelementptr' 'sigmoid_table1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [2/2] (3.25ns)   --->   "%p_Val2_s = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:161]   --->   Operation 35 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 36 [1/2] (3.25ns)   --->   "%p_Val2_s = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation_stream.h:161]   --->   Operation 36 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str44) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:148]   --->   Operation 37 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%out_data_V = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %p_Val2_s, i2 0)" [firmware/nnet_utils/nnet_activation_stream.h:161]   --->   Operation 38 'bitconcatenate' 'out_data_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_V_2 = zext i12 %out_data_V to i16" [firmware/nnet_utils/nnet_activation_stream.h:161]   --->   Operation 39 'zext' 'tmp_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_V_V, i16 %tmp_V_2)" [firmware/nnet_utils/nnet_activation_stream.h:164]   --->   Operation 40 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 5> <FIFO>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:148]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation_stream.h:148) [9]  (1.77 ns)

 <State 2>: 4.18ns
The critical path consists of the following:
	fifo read on port 'data_V_V' (firmware/nnet_utils/nnet_activation_stream.h:151) [16]  (2.19 ns)
	'icmp' operation ('icmp_ln851', firmware/nnet_utils/nnet_activation_stream.h:157) [23]  (1.99 ns)

 <State 3>: 2.46ns
The critical path consists of the following:
	'icmp' operation ('__Result__', firmware/nnet_utils/nnet_activation_stream.h:157) [20]  (2.46 ns)

 <State 4>: 3.32ns
The critical path consists of the following:
	'select' operation ('select_ln851', firmware/nnet_utils/nnet_activation_stream.h:157) [25]  (0 ns)
	'select' operation ('select_ln850', firmware/nnet_utils/nnet_activation_stream.h:157) [26]  (0.692 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_activation_stream.h:158) [28]  (1.64 ns)
	'select' operation ('select_ln160', firmware/nnet_utils/nnet_activation_stream.h:160) [31]  (0.99 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('sigmoid_table1_addr', firmware/nnet_utils/nnet_activation_stream.h:161) [33]  (0 ns)
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_activation_stream.h:161) on array 'sigmoid_table1' [34]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', firmware/nnet_utils/nnet_activation_stream.h:161) on array 'sigmoid_table1' [34]  (3.25 ns)

 <State 7>: 2.19ns
The critical path consists of the following:
	fifo write on port 'res_V_V' (firmware/nnet_utils/nnet_activation_stream.h:164) [37]  (2.19 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
