// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Sat Mar 28 12:21:11 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/pll_primitive_48mhz.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 12 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 32 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 33 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, output o_DAC_MOSI, 
            output o_DAC_SCK, output o_DAC_CS);   /* synthesis lineinfo="@11(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(48[7],48[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, debug_c, test_c, i_ADC_Data_c, 
        i_ADC_Clock_c, o_DAC_MOSI_c, o_DAC_SCK_c, o_DAC_CS_c, reset_n_N_209;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@11(27[13],27[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@11(28[12],28[20])"*/
    
    wire Next_Sample;
    wire [15:0]Sample_Value;   /* synthesis lineinfo="@11(30[21],30[33])"*/
    wire [15:0]Frequency;   /* synthesis lineinfo="@11(31[13],31[22])"*/
    wire [15:0]Freq_Scale;   /* synthesis lineinfo="@11(32[13],32[23])"*/
    
    wire Sample_Ready, Freq_Too_High;
    wire [15:0]\ADC_Data[5] ;   /* synthesis lineinfo="@11(47[14],47[22])"*/
    wire [15:0]\ADC_Data[4] ;   /* synthesis lineinfo="@11(47[14],47[22])"*/
    wire [15:0]\ADC_Data[3] ;   /* synthesis lineinfo="@11(47[14],47[22])"*/
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@11(47[14],47[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@11(47[14],47[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@11(47[14],47[22])"*/
    wire [10:0]\Harmonic_Scale[1] ;   /* synthesis lineinfo="@11(66[22],66[36])"*/
    wire [10:0]\Harmonic_Scale[0] ;   /* synthesis lineinfo="@11(66[22],66[36])"*/
    wire [10:0]\Scale_Initial[1] ;   /* synthesis lineinfo="@11(67[22],67[35])"*/
    wire [10:0]\Scale_Initial[0] ;   /* synthesis lineinfo="@11(67[22],67[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@11(68[12],68[23])"*/
    
    wire Adder_Clear;
    wire [10:0]\Adder_Mult[1] ;   /* synthesis lineinfo="@11(71[23],71[33])"*/
    wire [10:0]\Adder_Mult[0] ;   /* synthesis lineinfo="@11(71[23],71[33])"*/
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@11(72[21],72[32])"*/
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@11(72[21],72[32])"*/
    wire [31:0]\r_Adder_Total[1] ;   /* synthesis lineinfo="@11(73[20],73[33])"*/
    wire [31:0]\r_Adder_Total[0] ;   /* synthesis lineinfo="@11(73[20],73[33])"*/
    wire [1:0]Scaler_Start;   /* synthesis lineinfo="@11(92[12],92[24])"*/
    
    wire Scaler_Reset;
    wire [1:0]Scaler_Ready;   /* synthesis lineinfo="@11(94[13],94[25])"*/
    
    wire DAC_Send;
    wire [3:0]SM_Top;   /* synthesis lineinfo="@11(132[12],132[18])"*/
    
    wire test_N_208, n11593, n7437, n9085, n346, n7909, n6228, 
        n6227, n2_2;
    wire [1:0]Adder_Start_1__N_113;
    wire [1:0]Scaler_Start_1__N_127;
    
    wire n11680, n6757, n11677, n30, n23, n9608, n8_2, _78, 
        _112, n11674, _83, n2862, _73, n2861;
    wire [2:0]SM_Sample_Position;   /* synthesis lineinfo="@8(58[12],58[30])"*/
    
    wire n11671, _56, n11596, n7915, n6230, n6229, o_Freq_Too_High_N_390, 
        n9622, _88, n3273, _107, n5237, n6734, n6701, n72, n6129, 
        n9195, _84, n2859;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(22[12],22[24])"*/
    
    wire n11668, n8_adj_1202, n9260, n6683, n75, n8085, _19, n9604, 
        _54, _41, n11665, n71, n82, n6290, n81, n6308, n2858, 
        n5944, n5, n6, n7, n8_adj_1203, n9, n10, n11, n12, 
        n13, n14, n15, n16, n17_2, n18, n19, n20, n21, n22, 
        n23_adj_1204, _45, n8083, n24, n85, n8081, _108, _39, 
        n76, n83, n86, _109, n79, _43, n2857, n80, Main_Clock_enable_1;
    wire [1:0]SM_Adder_adj_1246;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n5_adj_1205, n6_adj_1206, n7_adj_1207, n8_adj_1208, n9_adj_1209, 
        n10_adj_1210, n11_adj_1211, n12_adj_1212, n13_adj_1213, n14_adj_1214, 
        n15_adj_1215, n16_adj_1216, n17_adj_1217, n18_adj_1218, n19_adj_1219, 
        n20_adj_1220, n21_adj_1221, n22_adj_1222, n23_adj_1223, n11533, 
        n8079, n2058, n5916, n8077, n2041, _77, n3277, n2318, 
        n8075, n8073, n8071, _46, _16, _40, n74, \<NoName> , 
        _48, _55, n2856;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@9(18[12],18[25])"*/
    
    wire n12_adj_1224, _72, _52, _47;
    wire [1:0]SM_Scale_Mult_adj_1248;   /* synthesis lineinfo="@9(18[12],18[25])"*/
    
    wire n78, n5901, n2863, _111, _105, _17, _50, n6211, _44, 
        _18;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(16[13],16[24])"*/
    
    wire DAC_Ready, DAC_Send_adj_1226;
    wire [3:0]SM_Sample_Output;   /* synthesis lineinfo="@7(27[12],27[28])"*/
    
    wire n6_adj_1227, _71, n7406, n5_adj_1228, _106, n6633, n6632, 
        n77, n5241, _85, n6223, n6224, n6225, n73, n6631, n3321, 
        n6215, n6217, n6216, n7_adj_1229, n6323, n6219, n6218, 
        n6630, n6629, n6628, n6627, n6626, n6625, n6624, n6623, 
        n6622, n6621, n6620, n6619, n6618, n6617, n6615, n9_adj_1230, 
        n6612, n6611, n6610, n6609, n6608, n6607, n6606, n6605, 
        n6604, n6603, n6602, n6601, n6600, n6226, n31, n8051, 
        n8049, n9998, n8047, n8045, n8043, _49, _42, n9017, 
        n6599, n6598, n6597, n6596, n6594, n6593, n6592, n6591, 
        n2860, n6588, Clock_Counter;
    wire [4:0]SM_DAC_Out;   /* synthesis lineinfo="@4(21[12],21[22])"*/
    
    wire n6587, n2018, n6583, n15_adj_1231, n8975, n3078, n8041, 
        n9271, n2025, n3271, n12_adj_1232, n8039, n6580, n8037, 
        n6054, n9221, n8035, _53, n6221, n3269, n2583, n6574, 
        n6220, n4, n9634, n24_adj_1233, n12_adj_1234, n4_adj_1235, 
        n9288, n13_adj_1236, n7455, _86, n6222, _25, n13_adj_1237, 
        n9279, n13_adj_1238, n11758, _87, n15_adj_1239, n9267, n84, 
        _81, _80, n46, _20, n11755, n11752, n11623, n45, n44, 
        _51, n10028, n7911, n43, n42, n41, n11749, _75, _104, 
        _57, n11746, n7913, _82, n40, _110, n39, _74, _76, 
        n17_adj_1240, n21_adj_1241, _89, n11620, n7_adj_1242, n11617, 
        _24, n11614, n17_adj_1243, n7429, n16_adj_1244, _21, _22, 
        n15_adj_1245, n11611, _79, _23, n11608, n9992, n9988, 
        n11605, n4149, n9259, n11599, n11602, n11590;
    
    VHI i2 (.Z(VCC_net));
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i0 (.D(\ADC_Data[5] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[0]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i0.REGSET = "RESET";
    defparam Freq_Scale_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ test_i1 (.D(test_N_208), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(test_c));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam test_i1.REGSET = "RESET";
    defparam test_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i12  (.D(\ADC_Data[3] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [0]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i12 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i12 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i0 (.D(n2863), .SP(n3277), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[0]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Harmonic__i0.REGSET = "RESET";
    defparam Harmonic__i0.SRMODE = "CE_OVER_LSR";
    Scale_Mult \genscaler[1].scaler  (.\Scale_Initial[1] ({\Scale_Initial[1] }), 
            .Scaler_Reset(Scaler_Reset), .\Harmonic_Scale[1] ({\Harmonic_Scale[1] }), 
            .\Scaler_Start[1] (Scaler_Start[1]), .\SM_Scale_Mult[1] (SM_Scale_Mult_adj_1248[1]), 
            .\Adder_Mult[1] ({\Adder_Mult[1] }), .Main_Clock(Main_Clock), 
            .GND_net(GND_net), .VCC_net(VCC_net), .n9195(n9195), .\Scaler_Ready[1] (Scaler_Ready[1]));   /* synthesis lineinfo="@11(98[35],106[4])"*/
    FA2 add_3589_9 (.A0(GND_net), .B0(\Adder_Total[0] [7]), .C0(\Adder_Total[1] [7]), 
        .D0(n8041), .CI0(n8041), .A1(GND_net), .B1(\Adder_Total[0] [8]), 
        .C1(\Adder_Total[1] [8]), .D1(n11611), .CI1(n11611), .CO0(n11611), 
        .CO1(n8043), .S0(n6225), .S1(n6224));   /* synthesis lineinfo="@11(210[27],210[58])"*/
    defparam add_3589_9.INIT0 = "0xc33c";
    defparam add_3589_9.INIT1 = "0xc33c";
    FD1P3XZ \Harmonic_Scale[0]_i11  (.D(\ADC_Data[1] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [10]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i11 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i11 .SRMODE = "CE_OVER_LSR";
    FA2 add_3589_7 (.A0(GND_net), .B0(\Adder_Total[0] [5]), .C0(\Adder_Total[1] [5]), 
        .D0(n8039), .CI0(n8039), .A1(GND_net), .B1(\Adder_Total[0] [6]), 
        .C1(\Adder_Total[1] [6]), .D1(n11608), .CI1(n11608), .CO0(n11608), 
        .CO1(n8041), .S0(n6227), .S1(n6226));   /* synthesis lineinfo="@11(210[27],210[58])"*/
    defparam add_3589_7.INIT0 = "0xc33c";
    defparam add_3589_7.INIT1 = "0xc33c";
    (* lut_function="(A+(B))" *) LUT4 i1051_2_lut (.A(Harmonic[2]), .B(Harmonic[3]), 
            .Z(n8_adj_1202));   /* synthesis lineinfo="@8(124[30],124[50])"*/
    defparam i1051_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut (.A(SM_Top[2]), 
            .B(Adder_Start[1]), .C(n12_adj_1232), .D(n15_adj_1231), .Z(Adder_Start_1__N_113[1]));
    defparam i1_4_lut.INIT = "0xdc50";
    (* lut_function="(A ((D)+!C)+!A (B (C (D))))" *) LUT4 i32_4_lut (.A(Adder_Start[1]), 
            .B(n9998), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1232));
    defparam i32_4_lut.INIT = "0xea0a";
    (* lut_function="(!((B)+!A))" *) LUT4 i4602_2_lut (.A(n46), .B(SM_Top[1]), 
            .Z(n2863));
    defparam i4602_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B ((D)+!C))+!A !((C)+!B)))" *) LUT4 i7051_4_lut (.A(n31), 
            .B(reset_n_c), .C(n7406), .D(SM_Top[1]), .Z(n3277));
    defparam i7051_4_lut.INIT = "0x73f3";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i6_3_lut (.A(Sample_Timer[3]), 
            .B(n12_adj_1224), .C(n9604), .Z(n31));
    defparam i6_3_lut.INIT = "0xf7f7";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i30_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(n15_adj_1231));
    defparam i30_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i4761_2_lut (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n7406));
    defparam i4761_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C))))" *) LUT4 i2_4_lut (.A(SM_Sample_Output[0]), 
            .B(SM_Sample_Output[2]), .C(n21_adj_1241), .D(SM_Sample_Output[1]), 
            .Z(n24));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i2_4_lut.INIT = "0x3032";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(SM_Top[0]), .B(n31), 
            .Z(n9267));
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i6759_2_lut (.A(Sample_Ready), .B(Harmonic[0]), 
            .Z(n9998));
    defparam i6759_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_448 (.A(DAC_Ready), 
            .B(DAC_Send), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n21_adj_1241));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i1_4_lut_adj_448.INIT = "0xa0a8";
    FA2 add_3589_5 (.A0(GND_net), .B0(\Adder_Total[0] [3]), .C0(\Adder_Total[1] [3]), 
        .D0(n8037), .CI0(n8037), .A1(GND_net), .B1(\Adder_Total[0] [4]), 
        .C1(\Adder_Total[1] [4]), .D1(n11605), .CI1(n11605), .CO0(n11605), 
        .CO1(n8039), .S0(n6229), .S1(n6228));   /* synthesis lineinfo="@11(210[27],210[58])"*/
    defparam add_3589_5.INIT0 = "0xc33c";
    defparam add_3589_5.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D)))+!A (B+!(C (D)))))" *) LUT4 i12_4_lut (.A(Adder_Clear), 
            .B(n9608), .C(n9288), .D(n9259), .Z(n9085));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam i12_4_lut.INIT = "0x3aaa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3972_3_lut (.A(_55), 
            .B(n21), .C(n3271), .Z(n6617));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3972_3_lut.INIT = "0xcaca";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_2_lut_4_lut (.A(SM_Top[1]), 
            .B(reset_n_c), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n3269));
    defparam i1_2_lut_4_lut.INIT = "0x0080";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_449 (.A(reset_n_c), 
            .B(SM_DAC_Out[1]), .C(n9_adj_1230), .D(Clock_Counter), .Z(n9017));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_449.INIT = "0xa0a8";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_2_lut_4_lut_adj_450 (.A(SM_Top[1]), 
            .B(reset_n_c), .C(SM_Top[2]), .D(n9634), .Z(Main_Clock_enable_1));
    defparam i1_2_lut_4_lut_adj_450.INIT = "0x0080";
    FA2 add_3589_3 (.A0(GND_net), .B0(\Adder_Total[0] [1]), .C0(\Adder_Total[1] [1]), 
        .D0(n8035), .CI0(n8035), .A1(GND_net), .B1(\Adder_Total[0] [2]), 
        .C1(\Adder_Total[1] [2]), .D1(n11602), .CI1(n11602), .CO0(n11602), 
        .CO1(n8037), .S1(n6230));   /* synthesis lineinfo="@11(210[27],210[58])"*/
    defparam add_3589_3.INIT0 = "0xc33c";
    defparam add_3589_3.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_451 (.A(n7429), 
            .B(n9988), .C(n7437), .D(SM_DAC_Out[1]), .Z(n9_adj_1230));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_451.INIT = "0x0544";
    (* lut_function="(!(A (B (D)+!B !((D)+!C))+!A (B (D)+!B (C))))" *) LUT4 i3645_4_lut (.A(n346), 
            .B(SM_Top[1]), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n6290));   /* synthesis lineinfo="@11(156[4],235[11])"*/
    defparam i3645_4_lut.INIT = "0x23cf";
    (* lut_function="(!((B)+!A))" *) LUT4 i3929_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n6574));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3929_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3970_3_lut (.A(_56), 
            .B(n22), .C(n3271), .Z(n6615));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3970_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(Sample_Timer[6]), 
            .B(Sample_Timer[7]), .C(Sample_Timer[5]), .D(Sample_Timer[8]), 
            .Z(n12_adj_1224));
    defparam i5_4_lut.INIT = "0x8000";
    FA2 add_3589_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0] [0]), .C1(\Adder_Total[1] [0]), .D1(n11599), 
        .CI1(n11599), .CO0(n11599), .CO1(n8035));   /* synthesis lineinfo="@11(210[27],210[58])"*/
    defparam add_3589_1.INIT0 = "0xc33c";
    defparam add_3589_1.INIT1 = "0xc33c";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i6396_4_lut (.A(n17_adj_1243), 
            .B(Sample_Timer[9]), .C(n15_adj_1245), .D(n16_adj_1244), .Z(n9604));
    defparam i6396_4_lut.INIT = "0xfffb";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(Sample_Timer[1]), 
            .B(Sample_Timer[13]), .C(Sample_Timer[15]), .D(Sample_Timer[0]), 
            .Z(n17_adj_1243));   /* synthesis lineinfo="@11(220[10],220[40])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i4 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i4.REGSET = "RESET";
    defparam Sample_Timer__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3967_3_lut (.A(_71), 
            .B(n5_adj_1205), .C(n3273), .Z(n6612));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3967_3_lut.INIT = "0xcaca";
    OB o_DAC_MOSI_pad (.I(o_DAC_MOSI_c), .O(o_DAC_MOSI));   /* synthesis lineinfo="@11(10[15],10[25])"*/
    PLL_Primitive_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), 
            .Main_Clock(Main_Clock), .reset_n_c(reset_n_c));   /* synthesis lineinfo="@11(21[22],21[91])"*/
    Sample_Output sample_output (.n3321(n3321), .Main_Clock(Main_Clock), 
            .reset_n_N_209(reset_n_N_209), .n6757(n6757), .\SM_Sample_Output[0] (SM_Sample_Output[0]), 
            .n5916(n5916), .n3078(n3078), .DAC_Ready(DAC_Ready), .\SM_Sample_Output[1] (SM_Sample_Output[1]), 
            .DAC_Send(DAC_Send), .n6(n6_adj_1227), .n5(n5_adj_1228), .n13(n13_adj_1238), 
            .DAC_Send_adj_1(DAC_Send_adj_1226), .\r_Adder_Total[1][7] (\r_Adder_Total[1] [7]), 
            .\r_Adder_Total[1][6] (\r_Adder_Total[1] [6]), .\r_Adder_Total[1][5] (\r_Adder_Total[1] [5]), 
            .\r_Adder_Total[1][4] (\r_Adder_Total[1] [4]), .\r_Adder_Total[1][3] (\r_Adder_Total[1] [3]), 
            .\r_Adder_Total[1][2] (\r_Adder_Total[1] [2]), .\SM_Sample_Output[2] (SM_Sample_Output[2]), 
            .n17(n17_adj_1240), .reset_n_c(reset_n_c), .\r_Adder_Total[0][7] (\r_Adder_Total[0] [7]), 
            .\r_Adder_Total[0][6] (\r_Adder_Total[0] [6]), .\r_Adder_Total[0][5] (\r_Adder_Total[0] [5]), 
            .\r_Adder_Total[0][4] (\r_Adder_Total[0] [4]), .\r_Adder_Total[0][3] (\r_Adder_Total[0] [3]), 
            .\r_Adder_Total[0][2] (\r_Adder_Total[0] [2]), .GND_net(GND_net), 
            ._16(_16), .VCC_net(VCC_net), ._18(_18), ._17(_17), ._20(_20), 
            ._19(_19), ._22(_22), ._21(_21), .n6580(n6580), .\Output_Data[17] (Output_Data[17]), 
            ._24(_24), ._23(_23), ._25(_25), ._104(_104), ._106(_106), 
            ._105(_105), ._108(_108), ._107(_107), ._110(_110), ._109(_109), 
            ._112(_112), ._111(_111), .\<NoName> (\<NoName> ), .Clock_Counter(Clock_Counter), 
            .\SM_DAC_Out[3] (SM_DAC_Out[3]), .\SM_DAC_Out[2] (SM_DAC_Out[2]), 
            .n7429(n7429), .o_DAC_SCK_c(o_DAC_SCK_c), .n4(n4_adj_1235), 
            .n2583(n2583), .n2018(n2018), .n2041(n2041), .n2058(n2058), 
            .\SM_DAC_Out[0] (SM_DAC_Out[0]), .n24(n24_adj_1233), .n7437(n7437), 
            .\SM_DAC_Out[1] (SM_DAC_Out[1]), .n2025(n2025), .n5237(n5237), 
            .n5241(n5241), .n6734(n6734), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .n6583(n6583), .n9017(n9017), .o_DAC_CS_c(o_DAC_CS_c), .n6574(n6574));   /* synthesis lineinfo="@11(111[16],120[3])"*/
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@11(6[14],6[18])"*/
    OB debug_pad (.I(debug_c), .O(debug));   /* synthesis lineinfo="@11(5[14],5[19])"*/
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i3 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i3.REGSET = "RESET";
    defparam Sample_Timer__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3988_3_lut (.A(_39), 
            .B(n5), .C(n3271), .Z(n6633));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3988_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i13  (.D(\ADC_Data[3] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [1]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i13 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i13 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i2 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i2.REGSET = "RESET";
    defparam Sample_Timer__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i5_2_lut (.A(Sample_Timer[11]), .B(Sample_Timer[12]), 
            .Z(n15_adj_1245));   /* synthesis lineinfo="@11(220[10],220[40])"*/
    defparam i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+((D)+!C))+!A (B+(D)))" *) LUT4 i1_4_lut_adj_452 (.A(Scaler_Ready[1]), 
            .B(SM_Scale_Mult_adj_1248[1]), .C(Scaler_Start[1]), .D(Scaler_Reset), 
            .Z(n9195));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam i1_4_lut_adj_452.INIT = "0xffce";
    (* lut_function="(A (B+((D)+!C))+!A (B+(D)))" *) LUT4 i1_4_lut_adj_453 (.A(Scaler_Ready[0]), 
            .B(SM_Scale_Mult[1]), .C(Scaler_Start[0]), .D(Scaler_Reset), 
            .Z(n9221));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam i1_4_lut_adj_453.INIT = "0xffce";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i1 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i1.REGSET = "RESET";
    defparam Sample_Timer__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3987_3_lut (.A(_40), 
            .B(n6), .C(n3271), .Z(n6632));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3987_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i3571_4_lut_3_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(SM_Top[1]), .Z(Scaler_Start_1__N_127[0]));
    defparam i3571_4_lut_3_lut.INIT = "0x0404";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3986_3_lut (.A(_41), 
            .B(n7), .C(n3271), .Z(n6631));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3986_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3966_3_lut (.A(_72), 
            .B(n6_adj_1206), .C(n3273), .Z(n6611));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3966_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i0 (.D(n86), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i0.REGSET = "RESET";
    defparam Sample_Timer__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Start__i0 (.D(Adder_Start_1__N_113[0]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_209), .Q(Adder_Start[0]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i10  (.D(\ADC_Data[1] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [9]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i10 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i10 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(Sample_Timer[4]), 
            .B(Sample_Timer[14]), .C(Sample_Timer[10]), .D(Sample_Timer[2]), 
            .Z(n16_adj_1244));   /* synthesis lineinfo="@11(220[10],220[40])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3965_3_lut (.A(_73), 
            .B(n7_adj_1207), .C(n3273), .Z(n6610));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3965_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3964_3_lut (.A(_74), 
            .B(n8_adj_1208), .C(n3273), .Z(n6609));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3964_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i1005_4_lut (.A(SM_Sample_Output[2]), 
            .B(reset_n_N_209), .C(n6_adj_1227), .D(n5_adj_1228), .Z(n3321));
    defparam i1005_4_lut.INIT = "0xccdc";
    FD1P3XZ \Harmonic_Scale[0]_i9  (.D(\ADC_Data[1] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [8]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i9 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i9 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i2_4_lut_adj_454 (.A(n23), 
            .B(SM_Top[1]), .C(n30), .D(reset_n_c), .Z(n6054));
    defparam i2_4_lut_adj_454.INIT = "0xfbff";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i4810_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(n346), .Z(n7455));   /* synthesis lineinfo="@11(156[4],235[11])"*/
    defparam i4810_4_lut.INIT = "0x3373";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3963_3_lut (.A(_75), 
            .B(n9_adj_1209), .C(n3273), .Z(n6608));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3963_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3962_3_lut (.A(_76), 
            .B(n10_adj_1210), .C(n3273), .Z(n6607));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3962_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3961_3_lut (.A(_77), 
            .B(n11_adj_1211), .C(n3273), .Z(n6606));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3961_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3960_3_lut (.A(_78), 
            .B(n12_adj_1212), .C(n3273), .Z(n6605));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3960_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3959_3_lut (.A(_79), 
            .B(n13_adj_1213), .C(n3273), .Z(n6604));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3959_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3958_3_lut (.A(_80), 
            .B(n14_adj_1214), .C(n3273), .Z(n6603));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3958_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3957_3_lut (.A(_81), 
            .B(n15_adj_1215), .C(n3273), .Z(n6602));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3957_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i0  (.D(n6224), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(\<NoName> ));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i0 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i0 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3956_3_lut (.A(_82), 
            .B(n16_adj_1216), .C(n3273), .Z(n6601));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3956_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i7 (.D(n2856), .SP(n3277), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[7]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Harmonic__i7.REGSET = "RESET";
    defparam Harmonic__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3955_3_lut (.A(_83), 
            .B(n17_adj_1217), .C(n3273), .Z(n6600));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3955_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i6 (.D(n2857), .SP(n3277), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[6]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Harmonic__i6.REGSET = "RESET";
    defparam Harmonic__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3954_3_lut (.A(_84), 
            .B(n18_adj_1218), .C(n3273), .Z(n6599));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3954_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3985_3_lut (.A(_42), 
            .B(n8_adj_1203), .C(n3271), .Z(n6630));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3985_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3984_3_lut (.A(_43), 
            .B(n9), .C(n3271), .Z(n6629));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3984_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i5 (.D(n2858), .SP(n3277), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[5]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Harmonic__i5.REGSET = "RESET";
    defparam Harmonic__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i4 (.D(n2859), .SP(n3277), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[4]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Harmonic__i4.REGSET = "RESET";
    defparam Harmonic__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i3 (.D(n2860), .SP(n3277), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[3]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Harmonic__i3.REGSET = "RESET";
    defparam Harmonic__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i2 (.D(n2861), .SP(n3277), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[2]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Harmonic__i2.REGSET = "RESET";
    defparam Harmonic__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i1 (.D(n2862), .SP(n3277), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(Harmonic[1]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Harmonic__i1.REGSET = "RESET";
    defparam Harmonic__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Next_Sample_c (.D(n6211), .SP(n6129), .CK(Main_Clock), .SR(n9271), 
            .Q(Next_Sample));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C+(D))+!B (C))))" *) LUT4 i7304_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[1]), 
            .Z(n7_adj_1229));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i7304_4_lut.INIT = "0x575f";
    FD1P3XZ Adder_Start__i1 (.D(Adder_Start_1__N_113[1]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_209), .Q(Adder_Start[1]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3983_3_lut (.A(_44), 
            .B(n10), .C(n3271), .Z(n6628));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3983_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3953_3_lut (.A(_85), 
            .B(n19_adj_1219), .C(n3273), .Z(n6598));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3953_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3982_3_lut (.A(_45), 
            .B(n11), .C(n3271), .Z(n6627));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3982_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i1 (.D(n6290), .SP(n6054), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(SM_Top[1]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam SM_Top__i1.REGSET = "RESET";
    defparam SM_Top__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3952_3_lut (.A(_86), 
            .B(n20_adj_1220), .C(n3273), .Z(n6597));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3952_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i6795_3_lut_3_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1226), .C(Clock_Counter), .Z(n9988));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i6795_3_lut_3_lut.INIT = "0x8080";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i2 (.D(n2318), .SP(n6054), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(SM_Top[2]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam SM_Top__i2.REGSET = "RESET";
    defparam SM_Top__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i4749_2_lut (.A(n43), .B(SM_Top[1]), 
            .Z(n2860));
    defparam i4749_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i4748_2_lut (.A(n44), .B(SM_Top[1]), 
            .Z(n2861));
    defparam i4748_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i1_3_lut_4_lut (.A(Harmonic[5]), 
            .B(Harmonic[2]), .C(Harmonic[3]), .D(Harmonic[4]), .Z(n4));
    defparam i1_3_lut_4_lut.INIT = "0xaaa8";
    FD1P3XZ \r_Adder_Total[0]__i16  (.D(\Adder_Total[1] [7]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [7]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]__i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i4747_2_lut (.A(n45), .B(SM_Top[1]), 
            .Z(n2862));
    defparam i4747_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+(D))+!A !(C)))" *) LUT4 i3938_4_lut_4_lut (.A(n2018), 
            .B(n2041), .C(SM_DAC_Out[3]), .D(n2025), .Z(n6583));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3938_4_lut_4_lut.INIT = "0x5072";
    (* lut_function="(!(A (B (C+!(D))+!B !(D))))" *) LUT4 i1_3_lut_4_lut_adj_455 (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(n31), .D(SM_Top[1]), .Z(n9288));
    defparam i1_3_lut_4_lut_adj_455.INIT = "0x7f55";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3981_3_lut (.A(_46), 
            .B(n12), .C(n3271), .Z(n6626));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3981_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]__i15  (.D(\Adder_Total[1] [6]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [6]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]__i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i14  (.D(\Adder_Total[1] [5]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [5]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]__i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i13  (.D(\Adder_Total[1] [4]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [4]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]__i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i12  (.D(\Adder_Total[1] [3]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [3]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]__i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i11  (.D(\Adder_Total[1] [2]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[1] [2]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]__i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i8  (.D(n6225), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [7]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]__i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i7  (.D(n6226), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [6]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]__i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i6  (.D(n6227), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [5]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]__i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i5  (.D(n6228), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [4]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]__i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i4  (.D(n6229), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [3]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]__i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i3  (.D(n6230), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(\r_Adder_Total[0] [2]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]__i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i8  (.D(\ADC_Data[1] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [7]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i8 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i8 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3980_3_lut (.A(_47), 
            .B(n13), .C(n3271), .Z(n6625));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3980_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3951_3_lut (.A(_87), 
            .B(n21_adj_1221), .C(n3273), .Z(n6596));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3951_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i7  (.D(\ADC_Data[1] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [6]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i7 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i7 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_456 (.A(SM_Top[0]), 
            .B(Scaler_Ready[0]), .C(Scaler_Ready[1]), .D(Harmonic[0]), 
            .Z(n23));
    defparam i1_4_lut_adj_456.INIT = "0x5044";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3979_3_lut (.A(_48), 
            .B(n14), .C(n3271), .Z(n6624));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3979_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C (D)+!C !(D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 i36_4_lut (.A(Sample_Ready), 
            .B(n9992), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n30));
    defparam i36_4_lut.INIT = "0xcaf0";
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@11(8[14],8[25])"*/
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@11(7[14],7[24])"*/
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@11(3[14],3[21])"*/
    OB o_DAC_CS_pad (.I(o_DAC_CS_c), .O(o_DAC_CS));   /* synthesis lineinfo="@11(12[15],12[23])"*/
    FD1P3XZ \Harmonic_Scale[0]_i6  (.D(\ADC_Data[1] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [5]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i6 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i6 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i6743_3_lut (.A(n9604), .B(n12_adj_1224), 
            .C(Sample_Timer[3]), .Z(n9992));
    defparam i6743_3_lut.INIT = "0x4040";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i3946_3_lut (.A(n6308), 
            .B(Receive_Byte[0]), .C(n5901), .Z(n6591));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i3946_3_lut.INIT = "0x1414";
    (* lut_function="(!(A (B+!(C))+!A !(C)))" *) LUT4 i6762_2_lut_3_lut (.A(SM_Top[0]), 
            .B(n31), .C(SM_Top[2]), .Z(n10028));
    defparam i6762_2_lut_3_lut.INIT = "0x7070";
    FD1P3XZ \Harmonic_Scale[0]_i5  (.D(\ADC_Data[1] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [4]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i5 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i4  (.D(\ADC_Data[1] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [3]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i4 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i3  (.D(\ADC_Data[1] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [2]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i3 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i2  (.D(\ADC_Data[1] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [1]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i2 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i2 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i15 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i15.REGSET = "RESET";
    defparam Sample_Timer__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i14 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i14.REGSET = "RESET";
    defparam Sample_Timer__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i13 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i13.REGSET = "RESET";
    defparam Sample_Timer__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i12 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i12.REGSET = "RESET";
    defparam Sample_Timer__i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_457 (.A(Harmonic[7]), 
            .B(Harmonic[6]), .C(Freq_Too_High), .D(n4), .Z(n346));   /* synthesis lineinfo="@11(203[17],203[63])"*/
    defparam i1_4_lut_adj_457.INIT = "0xfefa";
    (* lut_function="(!(A (B)))" *) LUT4 i7151_2_lut (.A(reset_n_c), .B(n15_adj_1239), 
            .Z(n13_adj_1238));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i7151_2_lut.INIT = "0x7777";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i11 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i11.REGSET = "RESET";
    defparam Sample_Timer__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i10 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i10.REGSET = "RESET";
    defparam Sample_Timer__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i9 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i9.REGSET = "RESET";
    defparam Sample_Timer__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3978_3_lut (.A(_49), 
            .B(n15), .C(n3271), .Z(n6623));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3978_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i8 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i8.REGSET = "RESET";
    defparam Sample_Timer__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i7 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i7.REGSET = "RESET";
    defparam Sample_Timer__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i15 (.D(\ADC_Data[5] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[15]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i15.REGSET = "RESET";
    defparam Freq_Scale_i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B (C)+!B (C+(D))))" *) LUT4 i1_4_lut_adj_458 (.A(reset_n_N_209), 
            .B(o_Freq_Too_High_N_390), .C(n9622), .D(SM_Sample_Position[2]), 
            .Z(n8975));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i1_4_lut_adj_458.INIT = "0xaeaf";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3949_3_lut (.A(_88), 
            .B(n22_adj_1222), .C(n3273), .Z(n6594));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3949_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3977_3_lut (.A(_50), 
            .B(n16), .C(n3271), .Z(n6622));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3977_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B ((D)+!C))+!A !((C)+!B))" *) LUT4 i1_4_lut_adj_459 (.A(SM_Top[1]), 
            .B(n9259), .C(SM_Top[2]), .D(n9267), .Z(n9260));
    defparam i1_4_lut_adj_459.INIT = "0x8c0c";
    (* lut_function="(A+!(B))" *) LUT4 i4700_2_lut (.A(SM_Top[0]), .B(SM_Top[1]), 
            .Z(n6211));   /* synthesis lineinfo="@11(156[4],235[11])"*/
    defparam i4700_2_lut.INIT = "0xbbbb";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i14 (.D(\ADC_Data[5] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[14]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i14.REGSET = "RESET";
    defparam Freq_Scale_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i13 (.D(\ADC_Data[5] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[13]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i13.REGSET = "RESET";
    defparam Freq_Scale_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i12 (.D(\ADC_Data[5] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[12]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i12.REGSET = "RESET";
    defparam Freq_Scale_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i11 (.D(\ADC_Data[5] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[11]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i11.REGSET = "RESET";
    defparam Freq_Scale_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i10 (.D(\ADC_Data[5] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[10]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i10.REGSET = "RESET";
    defparam Freq_Scale_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i9 (.D(\ADC_Data[5] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[9]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i9.REGSET = "RESET";
    defparam Freq_Scale_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i8 (.D(\ADC_Data[5] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[8]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i8.REGSET = "RESET";
    defparam Freq_Scale_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i7 (.D(\ADC_Data[5] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[7]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i7.REGSET = "RESET";
    defparam Freq_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i6 (.D(\ADC_Data[5] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[6]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i6.REGSET = "RESET";
    defparam Freq_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i5 (.D(\ADC_Data[5] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[5]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i5.REGSET = "RESET";
    defparam Freq_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i4 (.D(\ADC_Data[5] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[4]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i4.REGSET = "RESET";
    defparam Freq_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_460 (.A(reset_n_c), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n9259));
    defparam i1_4_lut_adj_460.INIT = "0xa0a2";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i3 (.D(\ADC_Data[5] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[3]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i3.REGSET = "RESET";
    defparam Freq_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i2 (.D(\ADC_Data[5] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[2]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i2.REGSET = "RESET";
    defparam Freq_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i1 (.D(\ADC_Data[5] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[1]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam Freq_Scale_i1.REGSET = "RESET";
    defparam Freq_Scale_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i22  (.D(\ADC_Data[4] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [10]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i22 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i21  (.D(\ADC_Data[4] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [9]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i21 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i20  (.D(\ADC_Data[4] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [8]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i20 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i19  (.D(\ADC_Data[4] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [7]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i19 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i19 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i3948_4_lut (.A(Scaler_Start[1]), 
            .B(Scaler_Start_1__N_127[0]), .C(n13_adj_1236), .D(n9279), 
            .Z(n6593));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam i3948_4_lut.INIT = "0xcaaa";
    FD1P3XZ \Scale_Initial[0]_i18  (.D(\ADC_Data[4] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [6]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i18 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i17  (.D(\ADC_Data[4] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [5]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i17 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i16  (.D(\ADC_Data[4] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [4]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i16 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i15  (.D(\ADC_Data[4] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [3]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i15 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i14  (.D(\ADC_Data[4] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [2]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i14 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i13  (.D(\ADC_Data[4] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [1]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i13 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i13 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i6 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i6.REGSET = "RESET";
    defparam Sample_Timer__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i12  (.D(\ADC_Data[4] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [0]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i12 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i12 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (C (D)+!C !(D))+!A !(B (C)+!B !((D)+!C))))" *) LUT4 mux_505_Mux_2_i7_4_lut (.A(SM_Top[1]), 
            .B(n346), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n2318));   /* synthesis lineinfo="@11(156[4],235[11])"*/
    defparam mux_505_Mux_2_i7_4_lut.INIT = "0x4af0";
    (* lut_function="((B (C)+!B (C+(D)))+!A)" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(DAC_Ready), .C(n24), .D(n17_adj_1240), .Z(n6757));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i1_4_lut_4_lut.INIT = "0xf7f5";
    FD1P3XZ \Scale_Initial[0]_i11  (.D(\ADC_Data[2] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [10]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i11 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i10  (.D(\ADC_Data[2] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [9]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i10 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i9  (.D(\ADC_Data[2] [8]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [8]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i9 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i8  (.D(\ADC_Data[2] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [7]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i8 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i7  (.D(\ADC_Data[2] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [6]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i7 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i6  (.D(\ADC_Data[2] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [5]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i6 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i5  (.D(\ADC_Data[2] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [4]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i5 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i4  (.D(\ADC_Data[2] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [3]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i4 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i3  (.D(\ADC_Data[2] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [2]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i3 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i2  (.D(\ADC_Data[2] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [1]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i2 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i22  (.D(\ADC_Data[3] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [10]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i22 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i21  (.D(\ADC_Data[3] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [9]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i21 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i20  (.D(\ADC_Data[3] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [8]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i20 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i19  (.D(\ADC_Data[3] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [7]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i19 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i18  (.D(\ADC_Data[3] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [6]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i18 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i17  (.D(\ADC_Data[3] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [5]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i17 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i16  (.D(\ADC_Data[3] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [4]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i16 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i15  (.D(\ADC_Data[3] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [3]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i15 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i15 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+(D))+!B (C (D))))" *) LUT4 i2_4_lut_adj_461 (.A(DAC_Ready), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n15_adj_1239));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i2_4_lut_adj_461.INIT = "0xdec8";
    FD1P3XZ \Harmonic_Scale[0]_i14  (.D(\ADC_Data[3] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [2]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i14 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ DAC_Send_c (.D(SM_Top[2]), .SP(n5944), .CK(Main_Clock), .SR(reset_n_N_209), 
            .Q(DAC_Send));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    OB o_DAC_SCK_pad (.I(o_DAC_SCK_c), .O(o_DAC_SCK));   /* synthesis lineinfo="@11(11[15],11[24])"*/
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i5 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6323), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Sample_Timer__i5.REGSET = "RESET";
    defparam Sample_Timer__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Reset_c (.D(SM_Top[2]), .SP(n9260), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Reset));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Scaler_Reset_c.REGSET = "RESET";
    defparam Scaler_Reset_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i6414_2_lut (.A(SM_Sample_Position[1]), 
            .B(SM_Sample_Position[0]), .Z(n9622));
    defparam i6414_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3947_3_lut (.A(_57), 
            .B(n23_adj_1204), .C(n3271), .Z(n6592));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3947_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3943_3_lut (.A(_89), 
            .B(n23_adj_1223), .C(n3273), .Z(n6588));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3943_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_462 (.A(reset_n_c), 
            .B(n9608), .C(n10028), .D(SM_Top[1]), .Z(n6129));
    defparam i1_4_lut_adj_462.INIT = "0xa088";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i3942_4_lut (.A(Scaler_Start[0]), 
            .B(Scaler_Start_1__N_127[0]), .C(n13_adj_1237), .D(n9279), 
            .Z(n6587));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam i3942_4_lut.INIT = "0xcaaa";
    (* lut_function="(!(A))" *) LUT4 test_I_110_1_lut (.A(test_c), .Z(test_N_208));   /* synthesis lineinfo="@11(142[11],142[16])"*/
    defparam test_I_110_1_lut.INIT = "0x5555";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i0  (.D(\Adder_Total[1] [8]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(_25));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i0 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i0 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((D)+!B)+!A !(C (D))))" *) LUT4 i2620_4_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1226), .C(n2058), .D(SM_DAC_Out[1]), .Z(n5241));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i2620_4_lut_4_lut.INIT = "0x5088";
    (* lut_function="(!(A))" *) LUT4 i14_1_lut (.A(SM_Top[0]), .Z(n2_2));
    defparam i14_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+(C))+!A ((C)+!B))" *) LUT4 i1_2_lut_3_lut (.A(SM_Top[0]), 
            .B(SM_Top[1]), .C(Harmonic[0]), .Z(n13_adj_1236));
    defparam i1_2_lut_3_lut.INIT = "0xf9f9";
    (* lut_function="(A (B+!(C))+!A !(B (C)))" *) LUT4 i1_2_lut_3_lut_adj_463 (.A(SM_Top[0]), 
            .B(SM_Top[1]), .C(Harmonic[0]), .Z(n13_adj_1237));
    defparam i1_2_lut_3_lut_adj_463.INIT = "0x9f9f";
    FD1P3XZ Adder_Clear_c (.D(n9085), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(Adder_Clear));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(D))+!A (C+!(D))))" *) LUT4 i2616_3_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1226), .C(n2058), .D(SM_DAC_Out[1]), .Z(n5237));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i2616_3_lut_4_lut.INIT = "0x0522";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B+(D))))" *) LUT4 i13_4_lut_4_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(n31), .D(SM_Top[1]), .Z(n7_adj_1242));
    defparam i13_4_lut_4_lut.INIT = "0x0811";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(n7_adj_1242), 
            .Z(n5944));
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3935_3_lut (.A(Output_Data[17]), 
            .B(n3078), .C(n5916), .Z(n6580));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i3935_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i4042_3_lut_4_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .D(SM_Sample_Position[1]), 
            .Z(n6701));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i4042_3_lut_4_lut.INIT = "0x3373";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i1  (.D(n6223), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(_112));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i2  (.D(n6222), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(_111));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i3  (.D(n6221), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(_110));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i4  (.D(n6220), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(_109));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i5  (.D(n6219), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(_108));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i6  (.D(n6218), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(_107));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i7  (.D(n6217), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(_106));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i8  (.D(n6216), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(_105));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res6_i0_i9  (.D(n6215), .SP(n3269), .CK(Main_Clock), 
            .SR(GND_net), .Q(_104));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res6_i0_i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res6_i0_i9 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i0 (.D(n7455), .SP(n6054), .CK(Main_Clock), 
            .SR(reset_n_N_209), .Q(SM_Top[0]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam SM_Top__i0.REGSET = "RESET";
    defparam SM_Top__i0.SRMODE = "CE_OVER_LSR";
    FA2 add_24_add_5_7 (.A0(GND_net), .B0(Harmonic[5]), .C0(GND_net), 
        .D0(n7913), .CI0(n7913), .A1(GND_net), .B1(Harmonic[6]), .C1(GND_net), 
        .D1(n11620), .CI1(n11620), .CO0(n11620), .CO1(n7915), .S0(n41), 
        .S1(n40));   /* synthesis lineinfo="@11(201[19],201[34])"*/
    defparam add_24_add_5_7.INIT0 = "0xc33c";
    defparam add_24_add_5_7.INIT1 = "0xc33c";
    FA2 add_24_add_5_3 (.A0(GND_net), .B0(Harmonic[1]), .C0(GND_net), 
        .D0(n7909), .CI0(n7909), .A1(GND_net), .B1(Harmonic[2]), .C1(GND_net), 
        .D1(n11614), .CI1(n11614), .CO0(n11614), .CO1(n7911), .S0(n45), 
        .S1(n44));   /* synthesis lineinfo="@11(201[19],201[34])"*/
    defparam add_24_add_5_3.INIT0 = "0xc33c";
    defparam add_24_add_5_3.INIT1 = "0xc33c";
    FA2 add_24_add_5_5 (.A0(GND_net), .B0(Harmonic[3]), .C0(GND_net), 
        .D0(n7911), .CI0(n7911), .A1(GND_net), .B1(Harmonic[4]), .C1(GND_net), 
        .D1(n11617), .CI1(n11617), .CO0(n11617), .CO1(n7913), .S0(n43), 
        .S1(n42));   /* synthesis lineinfo="@11(201[19],201[34])"*/
    defparam add_24_add_5_5.INIT0 = "0xc33c";
    defparam add_24_add_5_5.INIT1 = "0xc33c";
    FA2 add_24_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Harmonic[0]), .C1(VCC_net), .D1(n11533), .CI1(n11533), .CO0(n11533), 
        .CO1(n7909), .S1(n46));   /* synthesis lineinfo="@11(201[19],201[34])"*/
    defparam add_24_add_5_1.INIT0 = "0xc33c";
    defparam add_24_add_5_1.INIT1 = "0xc33c";
    FA2 add_24_add_5_9 (.A0(GND_net), .B0(Harmonic[7]), .C0(GND_net), 
        .D0(n7915), .CI0(n7915), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11623), .CI1(n11623), .CO0(n11623), .S0(n39));   /* synthesis lineinfo="@11(201[19],201[34])"*/
    defparam add_24_add_5_9.INIT0 = "0xc33c";
    defparam add_24_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(!(A (B)+!A !((C (D))+!B)))" *) LUT4 i7060_4_lut (.A(n31), 
            .B(reset_n_c), .C(n7406), .D(SM_Top[1]), .Z(n6323));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam i7060_4_lut.INIT = "0x7333";
    (* lut_function="(A+(B (C)))" *) LUT4 i1_3_lut (.A(reset_n_N_209), .B(n8_2), 
            .C(n4_adj_1235), .Z(n6734));
    defparam i1_3_lut.INIT = "0xeaea";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 i21_3_lut (.A(SM_DAC_Out[2]), 
            .B(SM_DAC_Out[0]), .C(n2583), .Z(n8_2));
    defparam i21_3_lut.INIT = "0x3a3a";
    (* lut_function="(!(A))" *) LUT4 i1_1_lut (.A(reset_n_c), .Z(reset_n_N_209));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam i1_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_464 (.A(Clock_Counter), 
            .B(n24_adj_1233), .Z(n4_adj_1235));
    defparam i1_2_lut_adj_464.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i7142_4_lut (.A(SM_Sample_Position[2]), 
            .B(reset_n_c), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[0]), 
            .Z(n6683));
    defparam i7142_4_lut.INIT = "0x3373";
    (* lut_function="((B)+!A)" *) LUT4 i6400_2_lut (.A(SM_Top[2]), .B(SM_Top[0]), 
            .Z(n9608));
    defparam i6400_2_lut.INIT = "0xdddd";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_465 (.A(reset_n_c), 
            .B(SM_Top[2]), .C(SM_Top[1]), .Z(n9271));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam i1_2_lut_3_lut_adj_465.INIT = "0x0202";
    (* lut_function="(!((B+(C (D)+!C !(D)))+!A))" *) LUT4 i1_3_lut_4_lut_adj_466 (.A(reset_n_c), 
            .B(SM_Top[2]), .C(SM_Top[1]), .D(SM_Top[0]), .Z(n9279));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam i1_3_lut_4_lut_adj_466.INIT = "0x0220";
    (* lut_function="(A (B))" *) LUT4 i6426_2_lut (.A(SM_Top[0]), .B(n31), 
            .Z(n9634));
    defparam i6426_2_lut.INIT = "0x8888";
    FD1P3XZ Scaler_Start_i0_i1 (.D(n6593), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[1]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Scaler_Start_i0_i1.REGSET = "RESET";
    defparam Scaler_Start_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_467 (.A(SM_Top[2]), 
            .B(Adder_Start[0]), .C(n12_adj_1234), .D(n15_adj_1231), .Z(Adder_Start_1__N_113[0]));
    defparam i1_4_lut_adj_467.INIT = "0xdc50";
    (* lut_function="(A ((D)+!C)+!A !(B+!(C (D))))" *) LUT4 i32_4_lut_adj_468 (.A(Adder_Start[0]), 
            .B(n4149), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1234));
    defparam i32_4_lut_adj_468.INIT = "0xba0a";
    FD1P3XZ Scaler_Start_i0_i0 (.D(n6587), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[0]));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam Scaler_Start_i0_i0.REGSET = "RESET";
    defparam Scaler_Start_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 i1552_2_lut (.A(Harmonic[0]), .B(Sample_Ready), 
            .Z(n4149));   /* synthesis lineinfo="@11(187[7],190[10])"*/
    defparam i1552_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3976_3_lut (.A(_51), 
            .B(n17_2), .C(n3271), .Z(n6621));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3976_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i1  (.D(\Adder_Total[1] [9]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(_24));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i2  (.D(\Adder_Total[1] [10]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(_23));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i3  (.D(\Adder_Total[1] [11]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(_22));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i4  (.D(\Adder_Total[1] [12]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(_21));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i5  (.D(\Adder_Total[1] [13]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(_20));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i6  (.D(\Adder_Total[1] [14]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(_19));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i7  (.D(\Adder_Total[1] [15]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(_18));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i8  (.D(\Adder_Total[1] [16]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(_17));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res3_i0_i9  (.D(\Adder_Total[1] [17]), .SP(n3269), 
            .CK(Main_Clock), .SR(GND_net), .Q(_16));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam \r_Adder_Total[0]_res3_i0_i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res3_i0_i9 .SRMODE = "CE_OVER_LSR";
    IOL_B debug_i0 (.PADDI(GND_net), .DO1(GND_net), .DO0(n2_2), .CE(Main_Clock_enable_1), 
          .IOLTO(GND_net), .HOLD(GND_net), .INCLK(GND_net), .OUTCLK(Main_Clock), 
          .PADDO(debug_c));   /* synthesis lineinfo="@11(145[9],238[5])"*/
    defparam debug_i0.LATCHIN = "LATCH_REG";
    defparam debug_i0.DDROUT = "NO";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3975_3_lut (.A(_52), 
            .B(n18), .C(n3271), .Z(n6620));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3975_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i1  (.D(\ADC_Data[1] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [0]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Harmonic_Scale[0]_i1 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i1 .SRMODE = "CE_OVER_LSR";
    \Adder(DIVISOR_BITS=11)_U1  \genadder[0].adder  (.Main_Clock(Main_Clock), 
            .Adder_Clear(Adder_Clear), .reset_n_c(reset_n_c), .\Adder_Total[0][13] (\Adder_Total[0] [13]), 
            .GND_net(GND_net), ._44(_44), .\Adder_Total[0][14] (\Adder_Total[0] [14]), 
            ._43(_43), .\Adder_Total[0][16] (\Adder_Total[0] [16]), .Adder_Start({Adder_Start}), 
            .n3271(n3271), .\SM_Adder[0] (SM_Adder_adj_1246[0]), .n3273(n3273), 
            .\Adder_Total[0][1] (\Adder_Total[0] [1]), .\Adder_Total[0][11] (\Adder_Total[0] [11]), 
            ._46(_46), .\Adder_Total[0][12] (\Adder_Total[0] [12]), ._45(_45), 
            .\Adder_Total[0][2] (\Adder_Total[0] [2]), .\Adder_Total[0][3] (\Adder_Total[0] [3]), 
            .\Adder_Total[0][4] (\Adder_Total[0] [4]), .\Adder_Total[0][5] (\Adder_Total[0] [5]), 
            .\Adder_Total[0][6] (\Adder_Total[0] [6]), .\Adder_Mult[0] ({\Adder_Mult[0] }), 
            .Sample_Value({Sample_Value}), .n23(n23_adj_1204), .n22(n22), 
            .n21(n21), .n20(n20), .n19(n19), .n18(n18), .n17(n17_2), 
            .n16(n16), .n15(n15), .n14(n14), .n13(n13), .n12(n12), 
            .n11(n11), .n10(n10), .n9(n9), .n8(n8_adj_1203), .n7(n7), 
            .n6(n6), .n5(n5), .\Adder_Total[0][7] (\Adder_Total[0] [7]), 
            .\Adder_Total[0][0] (\Adder_Total[0] [0]), .\Adder_Total[0][8] (\Adder_Total[0] [8]), 
            .\Adder_Total[0][9] (\Adder_Total[0] [9]), ._48(_48), .\Adder_Total[0][10] (\Adder_Total[0] [10]), 
            ._47(_47), ._50(_50), ._49(_49), ._52(_52), ._51(_51), 
            ._54(_54), ._53(_53), .n6633(n6633), ._39(_39), .n6632(n6632), 
            ._40(_40), .n6631(n6631), ._41(_41), .n6630(n6630), ._42(_42), 
            .n6629(n6629), .n6628(n6628), .n6627(n6627), .n6626(n6626), 
            .n6625(n6625), .n6624(n6624), .n6623(n6623), .n6622(n6622), 
            ._56(_56), ._55(_55), ._57(_57), .n6621(n6621), .n6620(n6620), 
            .n6619(n6619), .n6618(n6618), .n6617(n6617), .n6615(n6615), 
            .\Adder_Total[0][17] (\Adder_Total[0] [17]), .\Adder_Total[0][15] (\Adder_Total[0] [15]), 
            .n6592(n6592));   /* synthesis lineinfo="@11(79[35],88[4])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3974_3_lut (.A(_53), 
            .B(n19), .C(n3271), .Z(n6619));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3974_3_lut.INIT = "0xcaca";
    VLO i1 (.Z(GND_net));
    FA2 add_10_add_5_17 (.A0(GND_net), .B0(Sample_Timer[15]), .C0(GND_net), 
        .D0(n8085), .CI0(n8085), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11680), .CI1(n11680), .CO0(n11680), .S0(n71));   /* synthesis lineinfo="@11(154[20],154[39])"*/
    defparam add_10_add_5_17.INIT0 = "0xc33c";
    defparam add_10_add_5_17.INIT1 = "0xc33c";
    FA2 add_10_add_5_15 (.A0(GND_net), .B0(Sample_Timer[13]), .C0(GND_net), 
        .D0(n8083), .CI0(n8083), .A1(GND_net), .B1(Sample_Timer[14]), 
        .C1(GND_net), .D1(n11677), .CI1(n11677), .CO0(n11677), .CO1(n8085), 
        .S0(n73), .S1(n72));   /* synthesis lineinfo="@11(154[20],154[39])"*/
    defparam add_10_add_5_15.INIT0 = "0xc33c";
    defparam add_10_add_5_15.INIT1 = "0xc33c";
    FA2 add_10_add_5_13 (.A0(GND_net), .B0(Sample_Timer[11]), .C0(GND_net), 
        .D0(n8081), .CI0(n8081), .A1(GND_net), .B1(Sample_Timer[12]), 
        .C1(GND_net), .D1(n11674), .CI1(n11674), .CO0(n11674), .CO1(n8083), 
        .S0(n75), .S1(n74));   /* synthesis lineinfo="@11(154[20],154[39])"*/
    defparam add_10_add_5_13.INIT0 = "0xc33c";
    defparam add_10_add_5_13.INIT1 = "0xc33c";
    FA2 add_10_add_5_11 (.A0(GND_net), .B0(Sample_Timer[9]), .C0(GND_net), 
        .D0(n8079), .CI0(n8079), .A1(GND_net), .B1(Sample_Timer[10]), 
        .C1(GND_net), .D1(n11671), .CI1(n11671), .CO0(n11671), .CO1(n8081), 
        .S0(n77), .S1(n76));   /* synthesis lineinfo="@11(154[20],154[39])"*/
    defparam add_10_add_5_11.INIT0 = "0xc33c";
    defparam add_10_add_5_11.INIT1 = "0xc33c";
    FA2 add_10_add_5_9 (.A0(GND_net), .B0(Sample_Timer[7]), .C0(GND_net), 
        .D0(n8077), .CI0(n8077), .A1(GND_net), .B1(Sample_Timer[8]), 
        .C1(GND_net), .D1(n11668), .CI1(n11668), .CO0(n11668), .CO1(n8079), 
        .S0(n79), .S1(n78));   /* synthesis lineinfo="@11(154[20],154[39])"*/
    defparam add_10_add_5_9.INIT0 = "0xc33c";
    defparam add_10_add_5_9.INIT1 = "0xc33c";
    FA2 add_10_add_5_7 (.A0(GND_net), .B0(Sample_Timer[5]), .C0(GND_net), 
        .D0(n8075), .CI0(n8075), .A1(GND_net), .B1(Sample_Timer[6]), 
        .C1(GND_net), .D1(n11665), .CI1(n11665), .CO0(n11665), .CO1(n8077), 
        .S0(n81), .S1(n80));   /* synthesis lineinfo="@11(154[20],154[39])"*/
    defparam add_10_add_5_7.INIT0 = "0xc33c";
    defparam add_10_add_5_7.INIT1 = "0xc33c";
    FA2 add_10_add_5_5 (.A0(GND_net), .B0(Sample_Timer[3]), .C0(GND_net), 
        .D0(n8073), .CI0(n8073), .A1(GND_net), .B1(Sample_Timer[4]), 
        .C1(GND_net), .D1(n11596), .CI1(n11596), .CO0(n11596), .CO1(n8075), 
        .S0(n83), .S1(n82));   /* synthesis lineinfo="@11(154[20],154[39])"*/
    defparam add_10_add_5_5.INIT0 = "0xc33c";
    defparam add_10_add_5_5.INIT1 = "0xc33c";
    FA2 add_10_add_5_3 (.A0(GND_net), .B0(Sample_Timer[1]), .C0(GND_net), 
        .D0(n8071), .CI0(n8071), .A1(GND_net), .B1(Sample_Timer[2]), 
        .C1(GND_net), .D1(n11593), .CI1(n11593), .CO0(n11593), .CO1(n8073), 
        .S0(n85), .S1(n84));   /* synthesis lineinfo="@11(154[20],154[39])"*/
    defparam add_10_add_5_3.INIT0 = "0xc33c";
    defparam add_10_add_5_3.INIT1 = "0xc33c";
    FA2 add_10_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Timer[0]), .C1(VCC_net), .D1(n11590), .CI1(n11590), 
        .CO0(n11590), .CO1(n8071), .S1(n86));   /* synthesis lineinfo="@11(154[20],154[39])"*/
    defparam add_10_add_5_1.INIT0 = "0xc33c";
    defparam add_10_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i4753_2_lut (.A(n39), .B(SM_Top[1]), 
            .Z(n2856));
    defparam i4753_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i4752_2_lut (.A(n40), .B(SM_Top[1]), 
            .Z(n2857));
    defparam i4752_2_lut.INIT = "0x2222";
    FD1P3XZ \Scale_Initial[0]_i1  (.D(\ADC_Data[2] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [0]));   /* synthesis lineinfo="@11(135[9],143[5])"*/
    defparam \Scale_Initial[0]_i1 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i1 .SRMODE = "CE_OVER_LSR";
    Sample_Position sample_position (.SM_Sample_Position({SM_Sample_Position}), 
            .Next_Sample(Next_Sample), .Harmonic({Harmonic}), .n6701(n6701), 
            .Main_Clock(Main_Clock), .reset_n_N_209(reset_n_N_209), .n6683(n6683), 
            .n8(n8_adj_1202), .n7(n7_adj_1229), .reset_n_c(reset_n_c), 
            .n8975(n8975), .Freq_Too_High(Freq_Too_High), .GND_net(GND_net), 
            .o_Freq_Too_High_N_390(o_Freq_Too_High_N_390), .Freq_Scale({Freq_Scale}), 
            .n9622(n9622), .Sample_Ready(Sample_Ready), .VCC_net(VCC_net), 
            .Frequency({Frequency}), .Sample_Value({Sample_Value}));   /* synthesis lineinfo="@11(34[18],44[3])"*/
    Scale_Mult_U0 \genscaler[0].scaler  (.\Adder_Mult[0] ({\Adder_Mult[0] }), 
            .Main_Clock(Main_Clock), .\Scale_Initial[0] ({\Scale_Initial[0] }), 
            .Scaler_Reset(Scaler_Reset), .\Scaler_Start[0] (Scaler_Start[0]), 
            .\SM_Scale_Mult[1] (SM_Scale_Mult[1]), .\Harmonic_Scale[0] ({\Harmonic_Scale[0] }), 
            .GND_net(GND_net), .VCC_net(VCC_net), .n9221(n9221), .\Scaler_Ready[0] (Scaler_Ready[0]));   /* synthesis lineinfo="@11(98[35],106[4])"*/
    (* lut_function="(!((B)+!A))" *) LUT4 i4751_2_lut (.A(n41), .B(SM_Top[1]), 
            .Z(n2858));
    defparam i4751_2_lut.INIT = "0x2222";
    FA2 add_3589_19 (.A0(GND_net), .B0(\Adder_Total[0] [17]), .C0(\Adder_Total[1] [17]), 
        .D0(n8051), .CI0(n8051), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11758), .CI1(n11758), .CO0(n11758), .S0(n6215));   /* synthesis lineinfo="@11(210[27],210[58])"*/
    defparam add_3589_19.INIT0 = "0xc33c";
    defparam add_3589_19.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i4750_2_lut (.A(n42), .B(SM_Top[1]), 
            .Z(n2859));
    defparam i4750_2_lut.INIT = "0x2222";
    FA2 add_3589_17 (.A0(GND_net), .B0(\Adder_Total[0] [15]), .C0(\Adder_Total[1] [15]), 
        .D0(n8049), .CI0(n8049), .A1(GND_net), .B1(\Adder_Total[0] [16]), 
        .C1(\Adder_Total[1] [16]), .D1(n11755), .CI1(n11755), .CO0(n11755), 
        .CO1(n8051), .S0(n6217), .S1(n6216));   /* synthesis lineinfo="@11(210[27],210[58])"*/
    defparam add_3589_17.INIT0 = "0xc33c";
    defparam add_3589_17.INIT1 = "0xc33c";
    FA2 add_3589_15 (.A0(GND_net), .B0(\Adder_Total[0] [13]), .C0(\Adder_Total[1] [13]), 
        .D0(n8047), .CI0(n8047), .A1(GND_net), .B1(\Adder_Total[0] [14]), 
        .C1(\Adder_Total[1] [14]), .D1(n11752), .CI1(n11752), .CO0(n11752), 
        .CO1(n8049), .S0(n6219), .S1(n6218));   /* synthesis lineinfo="@11(210[27],210[58])"*/
    defparam add_3589_15.INIT0 = "0xc33c";
    defparam add_3589_15.INIT1 = "0xc33c";
    FA2 add_3589_13 (.A0(GND_net), .B0(\Adder_Total[0] [11]), .C0(\Adder_Total[1] [11]), 
        .D0(n8045), .CI0(n8045), .A1(GND_net), .B1(\Adder_Total[0] [12]), 
        .C1(\Adder_Total[1] [12]), .D1(n11749), .CI1(n11749), .CO0(n11749), 
        .CO1(n8047), .S0(n6221), .S1(n6220));   /* synthesis lineinfo="@11(210[27],210[58])"*/
    defparam add_3589_13.INIT0 = "0xc33c";
    defparam add_3589_13.INIT1 = "0xc33c";
    \Adder(DIVISOR_BITS=11)  \genadder[1].adder  (.\Adder_Total[1][16] (\Adder_Total[1] [16]), 
            .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .\Adder_Total[1][15] (\Adder_Total[1] [15]), 
            .\Adder_Total[1][14] (\Adder_Total[1] [14]), .\Adder_Total[1][13] (\Adder_Total[1] [13]), 
            .reset_n_c(reset_n_c), .\Adder_Total[1][12] (\Adder_Total[1] [12]), 
            .\Adder_Total[1][11] (\Adder_Total[1] [11]), .\Adder_Total[1][10] (\Adder_Total[1] [10]), 
            .\Adder_Total[1][9] (\Adder_Total[1] [9]), .\Adder_Total[1][8] (\Adder_Total[1] [8]), 
            .\SM_Adder[0] (SM_Adder_adj_1246[0]), .\Adder_Total[1][7] (\Adder_Total[1] [7]), 
            .\Adder_Total[1][6] (\Adder_Total[1] [6]), .\Adder_Start[1] (Adder_Start[1]), 
            .\Adder_Total[1][5] (\Adder_Total[1] [5]), .\Adder_Total[1][4] (\Adder_Total[1] [4]), 
            .\Adder_Total[1][3] (\Adder_Total[1] [3]), .\Adder_Total[1][2] (\Adder_Total[1] [2]), 
            .\Adder_Total[1][1] (\Adder_Total[1] [1]), .\Adder_Total[1][17] (\Adder_Total[1] [17]), 
            .\Adder_Total[1][0] (\Adder_Total[1] [0]), .\Adder_Mult[1] ({\Adder_Mult[1] }), 
            .GND_net(GND_net), .Sample_Value({Sample_Value}), .n23(n23_adj_1223), 
            .n22(n22_adj_1222), .n21(n21_adj_1221), .n20(n20_adj_1220), 
            .n19(n19_adj_1219), .n18(n18_adj_1218), .n17(n17_adj_1217), 
            .n16(n16_adj_1216), .n15(n15_adj_1215), .n14(n14_adj_1214), 
            .n13(n13_adj_1213), .n12(n12_adj_1212), .n11(n11_adj_1211), 
            .n10(n10_adj_1210), .n9(n9_adj_1209), .n8(n8_adj_1208), .n7(n7_adj_1207), 
            .n6(n6_adj_1206), .n5(n5_adj_1205), ._72(_72), ._71(_71), 
            ._74(_74), ._73(_73), ._76(_76), ._75(_75), ._78(_78), 
            ._77(_77), ._80(_80), ._79(_79), ._82(_82), ._81(_81), 
            ._84(_84), ._83(_83), ._86(_86), ._85(_85), ._88(_88), 
            ._87(_87), ._89(_89), .n6612(n6612), .n6611(n6611), .n6610(n6610), 
            .n6609(n6609), .n6608(n6608), .n6607(n6607), .n6606(n6606), 
            .n6605(n6605), .n6604(n6604), .n6603(n6603), .n6602(n6602), 
            .n6601(n6601), .n6600(n6600), .n6599(n6599), .n6598(n6598), 
            .n6597(n6597), .n6596(n6596), .n6594(n6594), .n6588(n6588));   /* synthesis lineinfo="@11(79[35],88[4])"*/
    ADC_SPI_In adc (.\ADC_Data[3][8] (\ADC_Data[3] [8]), .\Receive_Byte[0] (Receive_Byte[0]), 
            .\ADC_Data[3][9] (\ADC_Data[3] [9]), .n5901(n5901), .n6308(n6308), 
            .\ADC_Data[3][10] (\ADC_Data[3] [10]), .ADC_Data_Received(ADC_Data_Received), 
            .reset_n_c(reset_n_c), .\ADC_Data[3][7] (\ADC_Data[3] [7]), 
            .\ADC_Data[4][0] (\ADC_Data[4] [0]), .\ADC_Data[4][1] (\ADC_Data[4] [1]), 
            .\ADC_Data[4][2] (\ADC_Data[4] [2]), .\ADC_Data[4][3] (\ADC_Data[4] [3]), 
            .\ADC_Data[4][4] (\ADC_Data[4] [4]), .\ADC_Data[4][5] (\ADC_Data[4] [5]), 
            .\ADC_Data[4][6] (\ADC_Data[4] [6]), .\ADC_Data[0] ({\ADC_Data[0] }), 
            .\ADC_Data[4][7] (\ADC_Data[4] [7]), .\ADC_Data[4][8] (\ADC_Data[4] [8]), 
            .\ADC_Data[1][0] (\ADC_Data[1] [0]), .\ADC_Data[1][1] (\ADC_Data[1] [1]), 
            .\ADC_Data[1][2] (\ADC_Data[1] [2]), .\ADC_Data[1][3] (\ADC_Data[1] [3]), 
            .\ADC_Data[1][4] (\ADC_Data[1] [4]), .\ADC_Data[1][5] (\ADC_Data[1] [5]), 
            .\ADC_Data[1][6] (\ADC_Data[1] [6]), .\ADC_Data[1][7] (\ADC_Data[1] [7]), 
            .\ADC_Data[1][8] (\ADC_Data[1] [8]), .\ADC_Data[1][9] (\ADC_Data[1] [9]), 
            .\ADC_Data[1][10] (\ADC_Data[1] [10]), .Main_Clock(Main_Clock), 
            .reset_n_N_209(reset_n_N_209), .\ADC_Data[2][0] (\ADC_Data[2] [0]), 
            .\ADC_Data[2][1] (\ADC_Data[2] [1]), .\ADC_Data[4][9] (\ADC_Data[4] [9]), 
            .\ADC_Data[2][2] (\ADC_Data[2] [2]), .\ADC_Data[4][10] (\ADC_Data[4] [10]), 
            .\ADC_Data[2][3] (\ADC_Data[2] [3]), .\ADC_Data[2][4] (\ADC_Data[2] [4]), 
            .\ADC_Data[2][5] (\ADC_Data[2] [5]), .\ADC_Data[2][6] (\ADC_Data[2] [6]), 
            .\ADC_Data[5] ({\ADC_Data[5] }), .\ADC_Data[2][7] (\ADC_Data[2] [7]), 
            .\ADC_Data[2][8] (\ADC_Data[2] [8]), .i_ADC_CS(i_ADC_CS), .\ADC_Data[2][9] (\ADC_Data[2] [9]), 
            .\ADC_Data[2][10] (\ADC_Data[2] [10]), .\ADC_Data[3][0] (\ADC_Data[3] [0]), 
            .\ADC_Data[3][1] (\ADC_Data[3] [1]), .\ADC_Data[3][2] (\ADC_Data[3] [2]), 
            .\ADC_Data[3][3] (\ADC_Data[3] [3]), .i_ADC_Data_c(i_ADC_Data_c), 
            .\ADC_Data[3][4] (\ADC_Data[3] [4]), .i_ADC_Clock_c(i_ADC_Clock_c), 
            .\ADC_Data[3][5] (\ADC_Data[3] [5]), .n6591(n6591), .\ADC_Data[3][6] (\ADC_Data[3] [6]));   /* synthesis lineinfo="@11(49[13],62[3])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i3973_3_lut (.A(_54), 
            .B(n20), .C(n3271), .Z(n6618));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i3973_3_lut.INIT = "0xcaca";
    FA2 add_3589_11 (.A0(GND_net), .B0(\Adder_Total[0] [9]), .C0(\Adder_Total[1] [9]), 
        .D0(n8043), .CI0(n8043), .A1(GND_net), .B1(\Adder_Total[0] [10]), 
        .C1(\Adder_Total[1] [10]), .D1(n11746), .CI1(n11746), .CO0(n11746), 
        .CO1(n8045), .S0(n6223), .S1(n6222));   /* synthesis lineinfo="@11(210[27],210[58])"*/
    defparam add_3589_11.INIT0 = "0xc33c";
    defparam add_3589_11.INIT1 = "0xc33c";
    
endmodule

//
// Verilog Description of module Scale_Mult
//

module Scale_Mult (input [10:0]\Scale_Initial[1] , input Scaler_Reset, input [10:0]\Harmonic_Scale[1] , 
            input \Scaler_Start[1] , output \SM_Scale_Mult[1] , output [10:0]\Adder_Mult[1] , 
            input Main_Clock, input GND_net, input VCC_net, input n9195, 
            output \Scaler_Ready[1] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [11:0]n67;
    
    wire cout;
    wire [10:0]o_Mult_10__N_793;
    wire [10:0]n1;
    
    wire n3055, n6154, n8096, n11587, n8094, n11584, n8092, n11581, 
        n8090, n11578, n8088, n11575, n11572, GND_net_c, VCC_net_c;
    
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[1] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[0]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[1] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[1] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!((B)+!A))" *) LUT4 i779_2_lut (.A(\Scaler_Start[1] ), 
            .B(\SM_Scale_Mult[1] ), .Z(n3055));   /* synthesis lineinfo="@9(35[4],53[11])"*/
    defparam i779_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[1] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[1] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[1] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n3055), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(Scaler_Reset), .Q(\SM_Scale_Mult[1] ));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[1] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[10]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[1] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[9]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[1] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[8]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_793[10]), 
            .SP(n6154), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [10]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[1] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[7]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[1] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[6]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[1] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[5]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[1] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[4]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[1] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[3]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A ((C)+!B)+!A (C))" *) LUT4 i1_2_lut_3_lut (.A(\Scaler_Start[1] ), 
            .B(\SM_Scale_Mult[1] ), .C(Scaler_Reset), .Z(n6154));
    defparam i1_2_lut_3_lut.INIT = "0xf2f2";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_793[9]), 
            .SP(n6154), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [9]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_793[8]), 
            .SP(n6154), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [8]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_793[7]), 
            .SP(n6154), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [7]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_793[6]), 
            .SP(n6154), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [6]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_793[5]), 
            .SP(n6154), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [5]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_793[4]), 
            .SP(n6154), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [4]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_793[3]), 
            .SP(n6154), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [3]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_793[2]), 
            .SP(n6154), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [2]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_793[1]), 
            .SP(n6154), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_Ready (.D(n9195), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[1] ));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[1] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[2]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[1] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[1] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[1]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[1] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[1] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[1] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[1] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[1] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    FA2 add_1490_12 (.A0(GND_net), .B0(\Adder_Mult[1] [10]), .C0(n1[10]), 
        .D0(n8096), .CI0(n8096), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11587), .CI1(n11587), .CO0(n11587), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1490_12.INIT0 = "0xc33c";
    defparam add_1490_12.INIT1 = "0xc33c";
    FA2 add_1490_10 (.A0(GND_net), .B0(\Adder_Mult[1] [8]), .C0(n1[8]), 
        .D0(n8094), .CI0(n8094), .A1(GND_net), .B1(\Adder_Mult[1] [9]), 
        .C1(n1[9]), .D1(n11584), .CI1(n11584), .CO0(n11584), .CO1(n8096), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1490_10.INIT0 = "0xc33c";
    defparam add_1490_10.INIT1 = "0xc33c";
    FA2 add_1490_8 (.A0(GND_net), .B0(\Adder_Mult[1] [6]), .C0(n1[6]), 
        .D0(n8092), .CI0(n8092), .A1(GND_net), .B1(\Adder_Mult[1] [7]), 
        .C1(n1[7]), .D1(n11581), .CI1(n11581), .CO0(n11581), .CO1(n8094), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1490_8.INIT0 = "0xc33c";
    defparam add_1490_8.INIT1 = "0xc33c";
    FA2 add_1490_6 (.A0(GND_net), .B0(\Adder_Mult[1] [4]), .C0(n1[4]), 
        .D0(n8090), .CI0(n8090), .A1(GND_net), .B1(\Adder_Mult[1] [5]), 
        .C1(n1[5]), .D1(n11578), .CI1(n11578), .CO0(n11578), .CO1(n8092), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1490_6.INIT0 = "0xc33c";
    defparam add_1490_6.INIT1 = "0xc33c";
    FA2 add_1490_4 (.A0(GND_net), .B0(\Adder_Mult[1] [2]), .C0(n1[2]), 
        .D0(n8088), .CI0(n8088), .A1(GND_net), .B1(\Adder_Mult[1] [3]), 
        .C1(n1[3]), .D1(n11575), .CI1(n11575), .CO0(n11575), .CO1(n8090), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1490_4.INIT0 = "0xc33c";
    defparam add_1490_4.INIT1 = "0xc33c";
    FA2 add_1490_2 (.A0(GND_net), .B0(\Adder_Mult[1] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[1] [1]), .C1(n1[1]), 
        .D1(n11572), .CI1(n11572), .CO0(n11572), .CO1(n8088), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1490_2.INIT0 = "0xc33c";
    defparam add_1490_2.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_793[0]), 
            .SP(n6154), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [0]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module PLL_Primitive_48MHz
//

module PLL_Primitive_48MHz (input GND_net, input i_Clock_c, output Main_Clock, 
            input reset_n_c);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire Feedback;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=55, LSE_LCOL=22, LSE_RCOL=91, LSE_LLINE=21, LSE_RLINE=21 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(Feedback), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(Feedback), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@11(21[22],21[91])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (input n3321, input Main_Clock, input reset_n_N_209, 
            input n6757, output \SM_Sample_Output[0] , output n5916, output n3078, 
            output DAC_Ready, output \SM_Sample_Output[1] , input DAC_Send, 
            output n6, output n5, input n13, output DAC_Send_adj_1, 
            input \r_Adder_Total[1][7] , input \r_Adder_Total[1][6] , input \r_Adder_Total[1][5] , 
            input \r_Adder_Total[1][4] , input \r_Adder_Total[1][3] , input \r_Adder_Total[1][2] , 
            output \SM_Sample_Output[2] , output n17, input reset_n_c, 
            input \r_Adder_Total[0][7] , input \r_Adder_Total[0][6] , input \r_Adder_Total[0][5] , 
            input \r_Adder_Total[0][4] , input \r_Adder_Total[0][3] , input \r_Adder_Total[0][2] , 
            input GND_net, input _16, input VCC_net, input _18, input _17, 
            input _20, input _19, input _22, input _21, input n6580, 
            output \Output_Data[17] , input _24, input _23, input _25, 
            input _104, input _106, input _105, input _108, input _107, 
            input _110, input _109, input _112, input _111, input \<NoName> , 
            output Clock_Counter, output \SM_DAC_Out[3] , output \SM_DAC_Out[2] , 
            output n7429, output o_DAC_SCK_c, input n4, output n2583, 
            output n2018, output n2041, output n2058, output \SM_DAC_Out[0] , 
            output n24, output n7437, output \SM_DAC_Out[1] , output n2025, 
            input n5237, input n5241, input n6734, output o_DAC_MOSI_c, 
            input n6583, input n9017, output o_DAC_CS_c, input n6574);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [9:0]n4489;
    wire [31:0]r_Sample_R;   /* synthesis lineinfo="@7(15[13],15[23])"*/
    
    wire n3061;
    wire [19:0]n4106;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(16[13],16[24])"*/
    
    wire n6392;
    wire [31:0]r_Sample_L;   /* synthesis lineinfo="@7(14[13],14[23])"*/
    
    wire n9624, n9181, n9201, n9155, n6578, n6579;
    wire [9:0]n4532;
    
    wire n8129, n11551, n8127, n11548, n8125, n11545, n8123, n11542, 
        n8121, n11539, n11536, n8118, n11743, n8116, n11740, n8114, 
        n11737, n8112, n11734, n8110, n11731, n11728, GND_net_c, 
        VCC_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i17 (.D(n4489[8]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[16]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i17.REGSET = "RESET";
    defparam r_Sample_R__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i16 (.D(n4489[7]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[15]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i16.REGSET = "RESET";
    defparam r_Sample_R__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ SM_Sample_Output__i0 (.D(n3061), 
            .SP(n6757), .CK(Main_Clock), .SR(reset_n_N_209), .Q(\SM_Sample_Output[0] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam SM_Sample_Output__i0.REGSET = "RESET";
    defparam SM_Sample_Output__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i0 (.D(n4106[0]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[0]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i0.REGSET = "RESET";
    defparam Output_Data__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i16 (.D(\SM_Sample_Output[0] ), 
            .SP(n5916), .CK(Main_Clock), .SR(n6392), .Q(Output_Data[16]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i16.REGSET = "RESET";
    defparam Output_Data__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i15 (.D(n4489[6]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[14]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i15.REGSET = "RESET";
    defparam r_Sample_R__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i14 (.D(n4489[5]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[13]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i14.REGSET = "RESET";
    defparam r_Sample_R__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i13 (.D(n4489[4]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[12]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i13.REGSET = "RESET";
    defparam r_Sample_R__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i12 (.D(n4489[3]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[11]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i12.REGSET = "RESET";
    defparam r_Sample_R__i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i1_4_lut (.A(r_Sample_L[2]), 
            .B(r_Sample_R[2]), .C(n3078), .D(\SM_Sample_Output[0] ), .Z(n4106[0]));
    defparam mux_1530_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B+!(C+!(D)))+!A))" *) LUT4 i2_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n9624), .C(DAC_Ready), .D(\SM_Sample_Output[1] ), .Z(n5916));
    defparam i2_4_lut.INIT = "0x2022";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ DAC_Send_c (.D(n9201), 
            .SP(n13), .CK(Main_Clock), .SR(reset_n_N_209), .Q(DAC_Send_adj_1));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4_2_lut (.A(DAC_Send), .B(DAC_Ready), 
            .Z(n6));   /* synthesis lineinfo="@7(43[10],43[30])"*/
    defparam i4_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 SM_Sample_Output_3__I_0_64_i5_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .Z(n5));   /* synthesis lineinfo="@7(39[4],39[14])"*/
    defparam SM_Sample_Output_3__I_0_64_i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .Z(n9181));   /* synthesis lineinfo="@7(38[4],80[11])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i11 (.D(n4489[2]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[10]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i11.REGSET = "RESET";
    defparam r_Sample_R__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i10 (.D(n4489[1]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[9]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i10.REGSET = "RESET";
    defparam r_Sample_R__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i9 (.D(n4489[0]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[8]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i9.REGSET = "RESET";
    defparam r_Sample_R__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i8 (.D(\r_Adder_Total[1][7] ), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[7]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i8.REGSET = "RESET";
    defparam r_Sample_R__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i7 (.D(\r_Adder_Total[1][6] ), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[6]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i7.REGSET = "RESET";
    defparam r_Sample_R__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i6 (.D(\r_Adder_Total[1][5] ), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[5]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i6.REGSET = "RESET";
    defparam r_Sample_R__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3747_2_lut (.A(n5916), .B(n3078), 
            .Z(n6392));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam i3747_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i5 (.D(\r_Adder_Total[1][4] ), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[4]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i5.REGSET = "RESET";
    defparam r_Sample_R__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i4 (.D(\r_Adder_Total[1][3] ), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[3]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i4.REGSET = "RESET";
    defparam r_Sample_R__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i3 (.D(\r_Adder_Total[1][2] ), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[2]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i3.REGSET = "RESET";
    defparam r_Sample_R__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i15 (.D(n4106[15]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[15]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i15.REGSET = "RESET";
    defparam Output_Data__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i15_2_lut (.A(\SM_Sample_Output[1] ), 
            .B(\SM_Sample_Output[0] ), .Z(n9155));   /* synthesis lineinfo="@7(38[4],80[11])"*/
    defparam i15_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+!(B+((D)+!C))))" *) LUT4 i4574_3_lut_4_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .D(DAC_Ready), 
            .Z(n3061));   /* synthesis lineinfo="@7(74[4],74[14])"*/
    defparam i4574_3_lut_4_lut_4_lut.INIT = "0x5545";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i1_4_lut_4_lut_3_lut (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[2] ), .Z(n17));   /* synthesis lineinfo="@7(74[4],74[14])"*/
    defparam i1_4_lut_4_lut_3_lut.INIT = "0x1414";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_447 (.A(\SM_Sample_Output[0] ), 
            .B(\SM_Sample_Output[2] ), .Z(n9201));   /* synthesis lineinfo="@7(38[4],80[11])"*/
    defparam i1_2_lut_adj_447.INIT = "0x2222";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i799_3_lut_4_lut (.A(\SM_Sample_Output[2] ), 
            .B(DAC_Ready), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[1] ), 
            .Z(n3078));
    defparam i799_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="(A+!(B))" *) LUT4 i6416_2_lut_2_lut (.A(\SM_Sample_Output[2] ), 
            .B(reset_n_c), .Z(n9624));
    defparam i6416_2_lut_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i14 (.D(n4106[14]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[14]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i14.REGSET = "RESET";
    defparam Output_Data__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i13 (.D(n4106[13]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[13]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i13.REGSET = "RESET";
    defparam Output_Data__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i12 (.D(n4106[12]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[12]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i12.REGSET = "RESET";
    defparam Output_Data__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i11 (.D(n4106[11]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[11]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i11.REGSET = "RESET";
    defparam Output_Data__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i10 (.D(n4106[10]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[10]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i10.REGSET = "RESET";
    defparam Output_Data__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i9 (.D(n4106[9]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[9]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i9.REGSET = "RESET";
    defparam Output_Data__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i8 (.D(n4106[8]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[8]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i8.REGSET = "RESET";
    defparam Output_Data__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i7 (.D(n4106[7]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[7]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i7.REGSET = "RESET";
    defparam Output_Data__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i6 (.D(n4106[6]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[6]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i6.REGSET = "RESET";
    defparam Output_Data__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i5 (.D(n4106[5]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[5]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i5.REGSET = "RESET";
    defparam Output_Data__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i4 (.D(n4106[4]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[4]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i4.REGSET = "RESET";
    defparam Output_Data__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i3 (.D(n4106[3]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[3]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i3.REGSET = "RESET";
    defparam Output_Data__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i2 (.D(n4106[2]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[2]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i2.REGSET = "RESET";
    defparam Output_Data__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i1 (.D(n4106[1]), 
            .SP(n5916), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[1]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i1.REGSET = "RESET";
    defparam Output_Data__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i18 (.D(n4532[9]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[17]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i3933_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n3078), .C(n5916), .D(Output_Data[21]), .Z(n6578));
    defparam i3933_3_lut_4_lut.INIT = "0xefe0";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i3934_3_lut_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n3078), .C(n5916), .D(Output_Data[20]), .Z(n6579));
    defparam i3934_3_lut_4_lut.INIT = "0xefe0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i17 (.D(n4532[8]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[16]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i17.REGSET = "RESET";
    defparam r_Sample_L__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i16 (.D(n4532[7]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[15]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i16.REGSET = "RESET";
    defparam r_Sample_L__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i15 (.D(n4532[6]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[14]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i15.REGSET = "RESET";
    defparam r_Sample_L__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i14 (.D(n4532[5]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[13]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i14.REGSET = "RESET";
    defparam r_Sample_L__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i13 (.D(n4532[4]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[12]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i13.REGSET = "RESET";
    defparam r_Sample_L__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i12 (.D(n4532[3]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[11]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i12.REGSET = "RESET";
    defparam r_Sample_L__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i11 (.D(n4532[2]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[10]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i10 (.D(n4532[1]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[9]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i10.REGSET = "RESET";
    defparam r_Sample_L__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i9 (.D(n4532[0]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i8 (.D(\r_Adder_Total[0][7] ), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[7]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i8.REGSET = "RESET";
    defparam r_Sample_L__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i7 (.D(\r_Adder_Total[0][6] ), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[6]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i7.REGSET = "RESET";
    defparam r_Sample_L__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i6 (.D(\r_Adder_Total[0][5] ), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[5]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i6.REGSET = "RESET";
    defparam r_Sample_L__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i5 (.D(\r_Adder_Total[0][4] ), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[4]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i5.REGSET = "RESET";
    defparam r_Sample_L__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i4 (.D(\r_Adder_Total[0][3] ), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[3]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i4.REGSET = "RESET";
    defparam r_Sample_L__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_L__i3 (.D(\r_Adder_Total[0][2] ), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_L[2]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_L__i3.REGSET = "RESET";
    defparam r_Sample_L__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ SM_Sample_Output__i2 (.D(n9181), 
            .SP(n6757), .CK(Main_Clock), .SR(reset_n_N_209), .Q(\SM_Sample_Output[2] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam SM_Sample_Output__i2.REGSET = "RESET";
    defparam SM_Sample_Output__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ SM_Sample_Output__i1 (.D(n9155), 
            .SP(n6757), .CK(Main_Clock), .SR(reset_n_N_209), .Q(\SM_Sample_Output[1] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam SM_Sample_Output__i1.REGSET = "RESET";
    defparam SM_Sample_Output__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i17 (.D(n6580), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Output_Data[17] ));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i17.REGSET = "RESET";
    defparam Output_Data__i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i16_4_lut (.A(r_Sample_L[17]), 
            .B(r_Sample_R[17]), .C(n3078), .D(\SM_Sample_Output[0] ), 
            .Z(n4106[15]));
    defparam mux_1530_i16_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i15_4_lut (.A(r_Sample_L[16]), 
            .B(r_Sample_R[16]), .C(n3078), .D(\SM_Sample_Output[0] ), 
            .Z(n4106[14]));
    defparam mux_1530_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i14_4_lut (.A(r_Sample_L[15]), 
            .B(r_Sample_R[15]), .C(n3078), .D(\SM_Sample_Output[0] ), 
            .Z(n4106[13]));
    defparam mux_1530_i14_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i13_4_lut (.A(r_Sample_L[14]), 
            .B(r_Sample_R[14]), .C(n3078), .D(\SM_Sample_Output[0] ), 
            .Z(n4106[12]));
    defparam mux_1530_i13_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i12_4_lut (.A(r_Sample_L[13]), 
            .B(r_Sample_R[13]), .C(n3078), .D(\SM_Sample_Output[0] ), 
            .Z(n4106[11]));
    defparam mux_1530_i12_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i11_4_lut (.A(r_Sample_L[12]), 
            .B(r_Sample_R[12]), .C(n3078), .D(\SM_Sample_Output[0] ), 
            .Z(n4106[10]));
    defparam mux_1530_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i10_4_lut (.A(r_Sample_L[11]), 
            .B(r_Sample_R[11]), .C(n3078), .D(\SM_Sample_Output[0] ), 
            .Z(n4106[9]));
    defparam mux_1530_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i9_4_lut (.A(r_Sample_L[10]), 
            .B(r_Sample_R[10]), .C(n3078), .D(\SM_Sample_Output[0] ), 
            .Z(n4106[8]));
    defparam mux_1530_i9_4_lut.INIT = "0xcac0";
    FA2 add_1890_11 (.A0(GND_net), .B0(_16), .C0(VCC_net), .D0(n8129), 
        .CI0(n8129), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n11551), 
        .CI1(n11551), .CO0(n11551), .S0(n4489[9]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1890_11.INIT0 = "0xc33c";
    defparam add_1890_11.INIT1 = "0xc33c";
    FA2 add_1890_9 (.A0(GND_net), .B0(_18), .C0(GND_net), .D0(n8127), 
        .CI0(n8127), .A1(GND_net), .B1(_17), .C1(GND_net), .D1(n11548), 
        .CI1(n11548), .CO0(n11548), .CO1(n8129), .S0(n4489[7]), .S1(n4489[8]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1890_9.INIT0 = "0xc33c";
    defparam add_1890_9.INIT1 = "0xc33c";
    FA2 add_1890_7 (.A0(GND_net), .B0(_20), .C0(GND_net), .D0(n8125), 
        .CI0(n8125), .A1(GND_net), .B1(_19), .C1(GND_net), .D1(n11545), 
        .CI1(n11545), .CO0(n11545), .CO1(n8127), .S0(n4489[5]), .S1(n4489[6]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1890_7.INIT0 = "0xc33c";
    defparam add_1890_7.INIT1 = "0xc33c";
    FA2 add_1890_5 (.A0(GND_net), .B0(_22), .C0(GND_net), .D0(n8123), 
        .CI0(n8123), .A1(GND_net), .B1(_21), .C1(GND_net), .D1(n11542), 
        .CI1(n11542), .CO0(n11542), .CO1(n8125), .S0(n4489[3]), .S1(n4489[4]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1890_5.INIT0 = "0xc33c";
    defparam add_1890_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i20 (.D(n6579), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[20]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i20.REGSET = "RESET";
    defparam Output_Data__i20.SRMODE = "CE_OVER_LSR";
    FA2 add_1890_3 (.A0(GND_net), .B0(_24), .C0(GND_net), .D0(n8121), 
        .CI0(n8121), .A1(GND_net), .B1(_23), .C1(VCC_net), .D1(n11539), 
        .CI1(n11539), .CO0(n11539), .CO1(n8123), .S0(n4489[1]), .S1(n4489[2]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1890_3.INIT0 = "0xc33c";
    defparam add_1890_3.INIT1 = "0xc33c";
    FA2 add_1890_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(_25), .C1(VCC_net), .D1(n11536), .CI1(n11536), .CO0(n11536), 
        .CO1(n8121), .S1(n4489[0]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1890_1.INIT0 = "0xc33c";
    defparam add_1890_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i8_4_lut (.A(r_Sample_L[9]), 
            .B(r_Sample_R[9]), .C(n3078), .D(\SM_Sample_Output[0] ), .Z(n4106[7]));
    defparam mux_1530_i8_4_lut.INIT = "0xcac0";
    FA2 add_1922_11 (.A0(GND_net), .B0(_104), .C0(VCC_net), .D0(n8118), 
        .CI0(n8118), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n11743), 
        .CI1(n11743), .CO0(n11743), .S0(n4532[9]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1922_11.INIT0 = "0xc33c";
    defparam add_1922_11.INIT1 = "0xc33c";
    FA2 add_1922_9 (.A0(GND_net), .B0(_106), .C0(GND_net), .D0(n8116), 
        .CI0(n8116), .A1(GND_net), .B1(_105), .C1(GND_net), .D1(n11740), 
        .CI1(n11740), .CO0(n11740), .CO1(n8118), .S0(n4532[7]), .S1(n4532[8]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1922_9.INIT0 = "0xc33c";
    defparam add_1922_9.INIT1 = "0xc33c";
    FA2 add_1922_7 (.A0(GND_net), .B0(_108), .C0(GND_net), .D0(n8114), 
        .CI0(n8114), .A1(GND_net), .B1(_107), .C1(GND_net), .D1(n11737), 
        .CI1(n11737), .CO0(n11737), .CO1(n8116), .S0(n4532[5]), .S1(n4532[6]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1922_7.INIT0 = "0xc33c";
    defparam add_1922_7.INIT1 = "0xc33c";
    FA2 add_1922_5 (.A0(GND_net), .B0(_110), .C0(GND_net), .D0(n8112), 
        .CI0(n8112), .A1(GND_net), .B1(_109), .C1(GND_net), .D1(n11734), 
        .CI1(n11734), .CO0(n11734), .CO1(n8114), .S0(n4532[3]), .S1(n4532[4]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1922_5.INIT0 = "0xc33c";
    defparam add_1922_5.INIT1 = "0xc33c";
    FA2 add_1922_3 (.A0(GND_net), .B0(_112), .C0(GND_net), .D0(n8110), 
        .CI0(n8110), .A1(GND_net), .B1(_111), .C1(VCC_net), .D1(n11731), 
        .CI1(n11731), .CO0(n11731), .CO1(n8112), .S0(n4532[1]), .S1(n4532[2]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1922_3.INIT0 = "0xc33c";
    defparam add_1922_3.INIT1 = "0xc33c";
    FA2 add_1922_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\<NoName> ), .C1(VCC_net), .D1(n11728), .CI1(n11728), .CO0(n11728), 
        .CO1(n8110), .S1(n4532[0]));   /* synthesis lineinfo="@7(43[6],47[9])"*/
    defparam add_1922_1.INIT0 = "0xc33c";
    defparam add_1922_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i7_4_lut (.A(r_Sample_L[8]), 
            .B(r_Sample_R[8]), .C(n3078), .D(\SM_Sample_Output[0] ), .Z(n4106[6]));
    defparam mux_1530_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i6_4_lut (.A(r_Sample_L[7]), 
            .B(r_Sample_R[7]), .C(n3078), .D(\SM_Sample_Output[0] ), .Z(n4106[5]));
    defparam mux_1530_i6_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ Output_Data__i21 (.D(n6578), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[21]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam Output_Data__i21.REGSET = "RESET";
    defparam Output_Data__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i5_4_lut (.A(r_Sample_L[6]), 
            .B(r_Sample_R[6]), .C(n3078), .D(\SM_Sample_Output[0] ), .Z(n4106[4]));
    defparam mux_1530_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i4_4_lut (.A(r_Sample_L[5]), 
            .B(r_Sample_R[5]), .C(n3078), .D(\SM_Sample_Output[0] ), .Z(n4106[3]));
    defparam mux_1530_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i3_4_lut (.A(r_Sample_L[4]), 
            .B(r_Sample_R[4]), .C(n3078), .D(\SM_Sample_Output[0] ), .Z(n4106[2]));
    defparam mux_1530_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1530_i2_4_lut (.A(r_Sample_L[3]), 
            .B(r_Sample_R[3]), .C(n3078), .D(\SM_Sample_Output[0] ), .Z(n4106[1]));
    defparam mux_1530_i2_4_lut.INIT = "0xcac0";
    DAC_SPI_Out dac (.reset_n_c(reset_n_c), .Clock_Counter(Clock_Counter), 
            .\SM_DAC_Out[3] (\SM_DAC_Out[3] ), .\SM_DAC_Out[2] (\SM_DAC_Out[2] ), 
            .n7429(n7429), .o_DAC_SCK_c(o_DAC_SCK_c), .n4(n4), .n2583(n2583), 
            .reset_n_N_209(reset_n_N_209), .DAC_Send(DAC_Send_adj_1), .n2018(n2018), 
            .n2041(n2041), .n2058(n2058), .\SM_DAC_Out[0] (\SM_DAC_Out[0] ), 
            .n24(n24), .\Output_Data[0] (Output_Data[0]), .Main_Clock(Main_Clock), 
            .n7437(n7437), .\Output_Data[21] (Output_Data[21]), .\Output_Data[20] (Output_Data[20]), 
            .\Output_Data[17] (\Output_Data[17] ), .\Output_Data[16] (Output_Data[16]), 
            .\Output_Data[15] (Output_Data[15]), .\Output_Data[14] (Output_Data[14]), 
            .\Output_Data[13] (Output_Data[13]), .\Output_Data[12] (Output_Data[12]), 
            .\Output_Data[11] (Output_Data[11]), .\Output_Data[10] (Output_Data[10]), 
            .\SM_DAC_Out[1] (\SM_DAC_Out[1] ), .n2025(n2025), .\Output_Data[9] (Output_Data[9]), 
            .\Output_Data[8] (Output_Data[8]), .\Output_Data[7] (Output_Data[7]), 
            .\Output_Data[6] (Output_Data[6]), .\Output_Data[5] (Output_Data[5]), 
            .\Output_Data[4] (Output_Data[4]), .\Output_Data[3] (Output_Data[3]), 
            .\Output_Data[2] (Output_Data[2]), .\Output_Data[1] (Output_Data[1]), 
            .n5237(n5237), .n5241(n5241), .n6734(n6734), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .DAC_Ready(DAC_Ready), .n6583(n6583), .n9017(n9017), .o_DAC_CS_c(o_DAC_CS_c), 
            .n6574(n6574));   /* synthesis lineinfo="@7(20[14],20[190])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=111, LSE_RLINE=120 *) FD1P3XZ r_Sample_R__i18 (.D(n4489[9]), 
            .SP(n3321), .CK(Main_Clock), .SR(reset_n_N_209), .Q(r_Sample_R[17]));   /* synthesis lineinfo="@7(29[9],82[5])"*/
    defparam r_Sample_R__i18.REGSET = "RESET";
    defparam r_Sample_R__i18.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module DAC_SPI_Out
//

module DAC_SPI_Out (input reset_n_c, output Clock_Counter, output \SM_DAC_Out[3] , 
            output \SM_DAC_Out[2] , output n7429, output o_DAC_SCK_c, 
            input n4, output n2583, input reset_n_N_209, input DAC_Send, 
            output n2018, output n2041, output n2058, output \SM_DAC_Out[0] , 
            output n24, input \Output_Data[0] , input Main_Clock, output n7437, 
            input \Output_Data[21] , input \Output_Data[20] , input \Output_Data[17] , 
            input \Output_Data[16] , input \Output_Data[15] , input \Output_Data[14] , 
            input \Output_Data[13] , input \Output_Data[12] , input \Output_Data[11] , 
            input \Output_Data[10] , output \SM_DAC_Out[1] , output n2025, 
            input \Output_Data[9] , input \Output_Data[8] , input \Output_Data[7] , 
            input \Output_Data[6] , input \Output_Data[5] , input \Output_Data[4] , 
            input \Output_Data[3] , input \Output_Data[2] , input \Output_Data[1] , 
            input n5237, input n5241, input n6734, output o_DAC_MOSI_c, 
            output DAC_Ready, input n6583, input n9017, output o_DAC_CS_c, 
            input n6574);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n7435, n9646, n22, n9626;
    wire [4:0]Current_Bit;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    
    wire n5235, o_Ready_N_1111;
    wire [0:23]r_Data_To_Send;   /* synthesis lineinfo="@4(13[13],13[27])"*/
    
    wire n9977, n9978;
    wire [4:0]n25;
    
    wire n9984, n9983, n3132, n9241, n5918, n7217, n9975, n9974, 
        n6, n10730, n10733, n4_adj_1199, n3275, n15, n6102, n10736, 
        n10739, n9980, n9981, n7431, n6318, n9264, n10724, n10727, 
        n6179, n6470, n7891, n8925, n10, n8, n5680, o_SPI_Data_N_1109, 
        n15_adj_1200, GND_net, VCC_net;
    
    (* lut_function="(A (B))" *) LUT4 i4790_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n7435));
    defparam i4790_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i4784_2_lut (.A(\SM_DAC_Out[3] ), .B(\SM_DAC_Out[2] ), 
            .Z(n7429));
    defparam i4784_2_lut.INIT = "0xeeee";
    (* lut_function="((B (C)+!B (C+!(D)))+!A)" *) LUT4 i1_4_lut (.A(Clock_Counter), 
            .B(n9646), .C(n22), .D(n9626), .Z(o_DAC_SCK_c));   /* synthesis lineinfo="@4(23[23],23[120])"*/
    defparam i1_4_lut.INIT = "0xf5f7";
    (* lut_function="(A+(B+(C)))" *) LUT4 i6438_3_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[4]), .Z(n9646));
    defparam i6438_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i2_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(n4), .C(n5235), .D(n2583), .Z(o_Ready_N_1111));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i2_4_lut.INIT = "0xc044";
    (* lut_function="(A+(B))" *) LUT4 i6418_2_lut (.A(Current_Bit[3]), .B(Current_Bit[0]), 
            .Z(n9626));
    defparam i6418_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6664_3_lut (.A(r_Data_To_Send[12]), 
            .B(r_Data_To_Send[13]), .C(Current_Bit[0]), .Z(n9977));
    defparam i6664_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6665_3_lut (.A(r_Data_To_Send[14]), 
            .B(r_Data_To_Send[15]), .C(Current_Bit[0]), .Z(n9978));
    defparam i6665_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i5226_2_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5226_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6671_3_lut (.A(r_Data_To_Send[18]), 
            .B(r_Data_To_Send[19]), .C(Current_Bit[0]), .Z(n9984));
    defparam i6671_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6670_3_lut (.A(r_Data_To_Send[16]), 
            .B(r_Data_To_Send[17]), .C(Current_Bit[0]), .Z(n9983));
    defparam i6670_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+!(C+(D))))" *) LUT4 i2_4_lut_adj_437 (.A(reset_n_N_209), 
            .B(DAC_Send), .C(n3132), .D(n9241), .Z(n5918));
    defparam i2_4_lut_adj_437.INIT = "0xeeef";
    (* lut_function="(!((B)+!A))" *) LUT4 i7057_2_lut (.A(n2018), .B(n2041), 
            .Z(n7217));
    defparam i7057_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6662_3_lut (.A(r_Data_To_Send[10]), 
            .B(r_Data_To_Send[11]), .C(Current_Bit[0]), .Z(n9975));
    defparam i6662_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6661_3_lut (.A(r_Data_To_Send[8]), 
            .B(r_Data_To_Send[9]), .C(Current_Bit[0]), .Z(n9974));
    defparam i6661_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4_4_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[3]), .C(Current_Bit[4]), .D(n6), .Z(n2058));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4_4_lut.INIT = "0x2000";
    (* lut_function="(!((B)+!A))" *) LUT4 i830_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(n2583), .Z(n3132));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i830_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(Current_Bit[2]), .B(Current_Bit[0]), 
            .Z(n6));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n10730_bdd_4_lut (.A(n10730), 
            .B(n9975), .C(n9974), .D(Current_Bit[2]), .Z(n10733));
    defparam n10730_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (C (D))+!A !(B+!(C (D)))))" *) LUT4 i1_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(n2583), .C(n24), .D(Clock_Counter), .Z(n9241));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_3_lut_4_lut.INIT = "0x4fff";
    (* lut_function="(A (B (C)+!B (C (D)))+!A !(B+!(C (D))))" *) LUT4 i1_4_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(n2583), .C(n24), .D(\SM_DAC_Out[2] ), .Z(n4_adj_1199));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_4_lut_4_lut.INIT = "0xb080";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_438 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .Z(n5235));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_438.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i2 (.D(\Output_Data[21] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[2]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i2.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut  (.A(Current_Bit[1]), 
            .B(n9977), .C(n9978), .D(Current_Bit[2]), .Z(n10730));
    defparam \Current_Bit[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A+(B))" *) LUT4 i4792_2_lut (.A(\SM_DAC_Out[0] ), .B(n2058), 
            .Z(n7437));
    defparam i4792_2_lut.INIT = "0xeeee";
    (* lut_function="((B (C (D)))+!A)" *) LUT4 i1_4_lut_4_lut_adj_439 (.A(reset_n_c), 
            .B(Clock_Counter), .C(n15), .D(n4_adj_1199), .Z(n6102));
    defparam i1_4_lut_4_lut_adj_439.INIT = "0xd555";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n10736_bdd_4_lut (.A(n10736), 
            .B(r_Data_To_Send[3]), .C(r_Data_To_Send[2]), .D(Current_Bit[2]), 
            .Z(n10739));
    defparam n10736_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[0]_bdd_4_lut  (.A(Current_Bit[0]), 
            .B(r_Data_To_Send[6]), .C(r_Data_To_Send[7]), .D(Current_Bit[2]), 
            .Z(n10736));
    defparam \Current_Bit[0]_bdd_4_lut .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i3 (.D(\Output_Data[20] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[3]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i3.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i6 (.D(\Output_Data[17] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[6]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i6.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6667_3_lut (.A(r_Data_To_Send[20]), 
            .B(r_Data_To_Send[21]), .C(Current_Bit[0]), .Z(n9980));
    defparam i6667_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i7 (.D(\Output_Data[16] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[7]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i7.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i8 (.D(\Output_Data[15] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[8]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i8.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i9 (.D(\Output_Data[14] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[9]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i9.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i10 (.D(\Output_Data[13] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[10]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i10.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i11 (.D(\Output_Data[12] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[11]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i11.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6668_3_lut (.A(r_Data_To_Send[22]), 
            .B(r_Data_To_Send[23]), .C(Current_Bit[0]), .Z(n9981));
    defparam i6668_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i12 (.D(\Output_Data[11] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[12]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i12.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i13 (.D(\Output_Data[10] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[13]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i13.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i14 (.D(\Output_Data[9] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[14]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i14.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i7069_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(n7431), .D(n7435), .Z(n2025));   /* synthesis lineinfo="@4(26[3],82[6])"*/
    defparam i7069_4_lut.INIT = "0xfdff";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i15 (.D(\Output_Data[8] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[15]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i15.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i16 (.D(\Output_Data[7] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[16]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i16.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i17 (.D(\Output_Data[6] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[17]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i17.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i18 (.D(\Output_Data[5] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[18]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i18.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i19 (.D(\Output_Data[4] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[19]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i19.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i20 (.D(\Output_Data[3] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[20]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i20.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i21 (.D(\Output_Data[2] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[21]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i21.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i22 (.D(\Output_Data[1] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[22]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i22.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i22.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_958__i0 (.D(n25[0]), .SP(n6179), .CK(Main_Clock), 
            .SR(n6470), .Q(Current_Bit[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_958__i0.REGSET = "RESET";
    defparam Current_Bit_958__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i3673_2_lut (.A(n2018), .B(n2041), 
            .Z(n6318));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3673_2_lut.INIT = "0x8888";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .C(n2583), .Z(n15));
    defparam i2_3_lut.INIT = "0xdfdf";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(Clock_Counter), .C(\SM_DAC_Out[3] ), .Z(n9264));
    defparam i1_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n10724_bdd_4_lut (.A(n10724), 
            .B(n9984), .C(n9983), .D(Current_Bit[2]), .Z(n10727));
    defparam n10724_bdd_4_lut.INIT = "0xaad8";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_Data (.D(n8925), 
            .SP(n6734), .CK(Main_Clock), .SR(reset_n_N_209), .Q(o_DAC_MOSI_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_Data.REGSET = "RESET";
    defparam o_SPI_Data.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B (C)+!B !((D)+!C))+!A)" *) LUT4 i417_4_lut_4_lut (.A(reset_n_c), 
            .B(n7429), .C(Clock_Counter), .D(n5237), .Z(n2018));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i417_4_lut_4_lut.INIT = "0xd5f5";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(reset_n_c), 
            .B(n7429), .C(n5241), .D(Clock_Counter), .Z(n2041));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i2_3_lut_4_lut.INIT = "0x2000";
    (* lut_function="(A (B (C)))" *) LUT4 i5236_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n7891));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5236_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i5233_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n25[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5233_2_lut_3_lut.INIT = "0x7878";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i2 (.D(\SM_DAC_Out[1] ), 
            .SP(n2018), .CK(Main_Clock), .SR(n7217), .Q(\SM_DAC_Out[2] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i2.REGSET = "RESET";
    defparam SM_DAC_Out_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i0 (.D(n2025), 
            .SP(n2018), .CK(Main_Clock), .SR(n6318), .Q(\SM_DAC_Out[0] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i0.REGSET = "RESET";
    defparam SM_DAC_Out_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i5224_1_lut (.A(Current_Bit[0]), .Z(n25[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5224_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_Ready (.D(o_Ready_N_1111), 
            .SP(n5918), .CK(Main_Clock), .SR(reset_n_N_209), .Q(DAC_Ready));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_Ready.REGSET = "SET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i3 (.D(n6583), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[3] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i3.REGSET = "RESET";
    defparam SM_DAC_Out_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i2_3_lut_adj_440 (.A(n9264), 
            .B(\SM_DAC_Out[2] ), .C(n10), .Z(n6179));
    defparam i2_3_lut_adj_440.INIT = "0x2020";
    (* lut_function="(!(A (B)+!A !(B (C))))" *) LUT4 i21_3_lut (.A(\SM_DAC_Out[1] ), 
            .B(\SM_DAC_Out[0] ), .C(DAC_Send), .Z(n10));
    defparam i21_3_lut.INIT = "0x6262";
    (* lut_function="(A (B+((D)+!C)))" *) LUT4 i3825_4_lut (.A(n6179), .B(n8), 
            .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[0] ), .Z(n6470));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i3825_4_lut.INIT = "0xaa8a";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i5240_2_lut_4_lut (.A(Current_Bit[3]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .D(Current_Bit[2]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5240_2_lut_4_lut.INIT = "0x6aaa";
    (* lut_function="(A+(B))" *) LUT4 SM_DAC_Out_4__I_0_69_i8_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[3] ), .Z(n8));   /* synthesis lineinfo="@4(44[6],44[13])"*/
    defparam SM_DAC_Out_4__I_0_69_i8_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D)))))" *) LUT4 i1_4_lut_4_lut_adj_441 (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[3] ), .D(\SM_DAC_Out[0] ), 
            .Z(n24));
    defparam i1_4_lut_4_lut_adj_441.INIT = "0x0116";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut_adj_442 (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[3] ), .C(\SM_DAC_Out[2] ), .D(\SM_DAC_Out[1] ), 
            .Z(n2583));
    defparam i1_3_lut_4_lut_adj_442.INIT = "0x0102";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ SM_DAC_Out_i1 (.D(n9017), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[1] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i1.REGSET = "RESET";
    defparam SM_DAC_Out_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i2_3_lut_4_lut_adj_443 (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(n5680), .D(n9264), .Z(n3275));
    defparam i2_3_lut_4_lut_adj_443.INIT = "0x1000";
    (* lut_function="(!(A+(B+(C (D)+!C !(D)))))" *) LUT4 i2_3_lut_4_lut_adj_444 (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[3] ), .D(\SM_DAC_Out[0] ), 
            .Z(n22));
    defparam i2_3_lut_4_lut_adj_444.INIT = "0x0110";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut_adj_445 (.A(n2583), 
            .B(o_SPI_Data_N_1109), .C(\SM_DAC_Out[0] ), .Z(n8925));
    defparam i2_3_lut_adj_445.INIT = "0x0808";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 Current_Bit_4__I_0_i31_4_lut (.A(n15_adj_1200), 
            .B(n10727), .C(Current_Bit[4]), .D(Current_Bit[3]), .Z(o_SPI_Data_N_1109));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i31_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i5247_3_lut (.A(Current_Bit[4]), 
            .B(Current_Bit[3]), .C(n7891), .Z(n25[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5247_3_lut.INIT = "0x6a6a";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ o_SPI_CS (.D(n3132), 
            .SP(n6102), .CK(Main_Clock), .SR(reset_n_N_209), .Q(o_DAC_CS_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_CS.REGSET = "SET";
    defparam o_SPI_CS.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 Current_Bit_4__I_0_i15_4_lut (.A(n10739), 
            .B(n10733), .C(Current_Bit[3]), .D(Current_Bit[1]), .Z(n15_adj_1200));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut_124  (.A(Current_Bit[1]), 
            .B(n9980), .C(n9981), .D(Current_Bit[2]), .Z(n10724));
    defparam \Current_Bit[1]_bdd_4_lut_124 .INIT = "0xe4aa";
    (* lut_function="(A+(B))" *) LUT4 i4786_2_lut (.A(\SM_DAC_Out[0] ), .B(\SM_DAC_Out[3] ), 
            .Z(n7431));
    defparam i4786_2_lut.INIT = "0xeeee";
    FD1P3XZ Current_Bit_958__i4 (.D(n25[4]), .SP(n6179), .CK(Main_Clock), 
            .SR(n6470), .Q(Current_Bit[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_958__i4.REGSET = "RESET";
    defparam Current_Bit_958__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_958__i3 (.D(n25[3]), .SP(n6179), .CK(Main_Clock), 
            .SR(n6470), .Q(Current_Bit[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_958__i3.REGSET = "RESET";
    defparam Current_Bit_958__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_446 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send), .Z(n5680));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_446.INIT = "0x8888";
    FD1P3XZ Current_Bit_958__i2 (.D(n25[2]), .SP(n6179), .CK(Main_Clock), 
            .SR(n6470), .Q(Current_Bit[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_958__i2.REGSET = "RESET";
    defparam Current_Bit_958__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_958__i1 (.D(n25[1]), .SP(n6179), .CK(Main_Clock), 
            .SR(n6470), .Q(Current_Bit[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_958__i1.REGSET = "RESET";
    defparam Current_Bit_958__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ Clock_Counter_c (.D(n6574), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Counter));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam Clock_Counter_c.REGSET = "RESET";
    defparam Clock_Counter_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=20, LSE_RLINE=20 *) FD1P3XZ r_Data_To_Send_i23_i23 (.D(\Output_Data[0] ), 
            .SP(n3275), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[23]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i23.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i23.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=11)_U1 
//

module \Adder(DIVISOR_BITS=11)_U1  (input Main_Clock, input Adder_Clear, 
            input reset_n_c, output \Adder_Total[0][13] , input GND_net, 
            output _44, output \Adder_Total[0][14] , output _43, output \Adder_Total[0][16] , 
            input [1:0]Adder_Start, output n3271, input \SM_Adder[0] , 
            output n3273, output \Adder_Total[0][1] , output \Adder_Total[0][11] , 
            output _46, output \Adder_Total[0][12] , output _45, output \Adder_Total[0][2] , 
            output \Adder_Total[0][3] , output \Adder_Total[0][4] , output \Adder_Total[0][5] , 
            output \Adder_Total[0][6] , input [10:0]\Adder_Mult[0] , input [15:0]Sample_Value, 
            output n23, output n22, output n21, output n20, output n19, 
            output n18, output n17, output n16, output n15, output n14, 
            output n13, output n12, output n11, output n10, output n9, 
            output n8, output n7, output n6, output n5, output \Adder_Total[0][7] , 
            output \Adder_Total[0][0] , output \Adder_Total[0][8] , output \Adder_Total[0][9] , 
            output _48, output \Adder_Total[0][10] , output _47, output _50, 
            output _49, output _52, output _51, output _54, output _53, 
            input n6633, output _39, input n6632, output _40, input n6631, 
            output _41, input n6630, output _42, input n6629, input n6628, 
            input n6627, input n6626, input n6625, input n6624, input n6623, 
            input n6622, output _56, output _55, output _57, input n6621, 
            input n6620, input n6619, input n6618, input n6617, input n6615, 
            output \Adder_Total[0][17] , output \Adder_Total[0][15] , input n6592);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n6424, n3305;
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@11(72[21],72[32])"*/
    wire [31:0]n167;
    
    wire n6453, n6435, n6451;
    wire [1:0]n8_c;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n7964, n11491, n7966, n6437, n6426, n6430, n6428, n6463, 
        n6432, n6460, n6458, n6449, n6455, n6442, n7962, n11488, 
        n6315, n6439, n6446, n7960, n11485, n7958, n11482, n7956, 
        n11479, n7954, n11476, n7952, n11473, n11470, n6444, n7968, 
        n11497, n11494, VCC_net, GND_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i13 (.D(n6435), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4693_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n6453));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4693_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(SM_Adder[0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4692_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n6451));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4692_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i16 (.D(n6428), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[0][13] ), .C0(_44), 
        .D0(n7964), .CI0(n7964), .A1(GND_net), .B1(\Adder_Total[0][14] ), 
        .C1(_43), .D1(n11491), .CI1(n11491), .CO0(n11491), .CO1(n7966), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i4686_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n6437));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4686_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4681_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n6426));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4681_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4685_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n6435));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4685_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4683_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n6430));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4683_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i14 (.D(n6432), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4697_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n6463));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4697_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i1 (.D(n6463), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][1] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4696_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n6460));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4696_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4695_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n6458));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4695_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4691_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n6449));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4691_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4694_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n6455));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4694_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4684_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n6432));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4684_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(reset_n_c), 
            .B(Adder_Clear), .C(SM_Adder[0]), .D(Adder_Start[0]), .Z(n3271));
    defparam i2_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_436 (.A(reset_n_c), 
            .B(Adder_Clear), .C(\SM_Adder[0] ), .D(Adder_Start[1]), .Z(n3273));
    defparam i2_3_lut_4_lut_adj_436.INIT = "0x0200";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i2 (.D(n6460), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][2] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4688_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n6442));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4688_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[0][11] ), .C0(_46), 
        .D0(n7962), .CI0(n7962), .A1(GND_net), .B1(\Adder_Total[0][12] ), 
        .C1(_45), .D1(n11488), .CI1(n11488), .CO0(n11488), .CO1(n7964), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i3 (.D(n6458), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][3] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i4 (.D(n6455), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][4] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i5 (.D(n6453), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][5] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i6 (.D(n6451), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][6] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i7 (.D(n6449), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][7] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(\Adder_Mult[0] [10]), .A9(\Adder_Mult[0] [9]), 
          .A8(\Adder_Mult[0] [8]), .A7(\Adder_Mult[0] [7]), .A6(\Adder_Mult[0] [6]), 
          .A5(\Adder_Mult[0] [5]), .A4(\Adder_Mult[0] [4]), .A3(\Adder_Mult[0] [3]), 
          .A2(\Adder_Mult[0] [2]), .A1(\Adder_Mult[0] [1]), .A0(\Adder_Mult[0] [0]), 
          .B15(Sample_Value[15]), .B14(Sample_Value[14]), .B13(Sample_Value[13]), 
          .B12(Sample_Value[12]), .B11(Sample_Value[11]), .B10(Sample_Value[10]), 
          .B9(Sample_Value[9]), .B8(Sample_Value[8]), .B7(Sample_Value[7]), 
          .B6(Sample_Value[6]), .B5(Sample_Value[5]), .B4(Sample_Value[4]), 
          .B3(Sample_Value[3]), .B2(Sample_Value[2]), .B1(Sample_Value[1]), 
          .B0(Sample_Value[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
          .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
          .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
          .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O29(n5), .O28(n6), .O27(n7), .O26(n8), 
          .O25(n9), .O24(n10), .O23(n11), .O22(n12), .O21(n13), .O20(n14), 
          .O19(n15), .O18(n16), .O17(n17), .O16(n18), .O15(n19), .O14(n20), 
          .O13(n21), .O12(n22), .O11(n23));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i0 (.D(n6315), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][0] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i4542_3_lut_3_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .C(Adder_Start[0]), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4542_3_lut_3_lut.INIT = "0x4040";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i8 (.D(n6446), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][8] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4680_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n6424));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4680_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))" *) LUT4 i997_2_lut (.A(SM_Adder[0]), .B(reset_n_c), 
            .Z(n3305));
    defparam i997_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B))" *) LUT4 i4687_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n6439));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4687_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res4__i19 (.D(n6633), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_39));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i19.REGSET = "RESET";
    defparam Working_Total_res1_res4__i19.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4566_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n6315));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4566_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[0][9] ), .C0(_48), 
        .D0(n7960), .CI0(n7960), .A1(GND_net), .B1(\Adder_Total[0][10] ), 
        .C1(_47), .D1(n11485), .CI1(n11485), .CO0(n11485), .CO1(n7962), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[0][7] ), .C0(_50), 
        .D0(n7958), .CI0(n7958), .A1(GND_net), .B1(\Adder_Total[0][8] ), 
        .C1(_49), .D1(n11482), .CI1(n11482), .CO0(n11482), .CO1(n7960), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[0][5] ), .C0(_52), 
        .D0(n7956), .CI0(n7956), .A1(GND_net), .B1(\Adder_Total[0][6] ), 
        .C1(_51), .D1(n11479), .CI1(n11479), .CO0(n11479), .CO1(n7958), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[0][3] ), .C0(_54), 
        .D0(n7954), .CI0(n7954), .A1(GND_net), .B1(\Adder_Total[0][4] ), 
        .C1(_53), .D1(n11476), .CI1(n11476), .CO0(n11476), .CO1(n7956), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FD1P3XZ Working_Total_res1_res4__i18 (.D(n6632), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_40));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i18.REGSET = "RESET";
    defparam Working_Total_res1_res4__i18.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i17 (.D(n6631), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_41));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i17.REGSET = "RESET";
    defparam Working_Total_res1_res4__i17.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i16 (.D(n6630), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_42));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i16.REGSET = "RESET";
    defparam Working_Total_res1_res4__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i15 (.D(n6629), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_43));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i15.REGSET = "RESET";
    defparam Working_Total_res1_res4__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i14 (.D(n6628), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_44));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i14.REGSET = "RESET";
    defparam Working_Total_res1_res4__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i13 (.D(n6627), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_45));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i13.REGSET = "RESET";
    defparam Working_Total_res1_res4__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i12 (.D(n6626), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_46));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i12.REGSET = "RESET";
    defparam Working_Total_res1_res4__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i11 (.D(n6625), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_47));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i11.REGSET = "RESET";
    defparam Working_Total_res1_res4__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i10 (.D(n6624), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_48));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i10.REGSET = "RESET";
    defparam Working_Total_res1_res4__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i9 (.D(n6623), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_49));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i9.REGSET = "RESET";
    defparam Working_Total_res1_res4__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i8 (.D(n6622), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_50));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i8.REGSET = "RESET";
    defparam Working_Total_res1_res4__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i9 (.D(n6444), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[0][1] ), .C0(_56), 
        .D0(n7952), .CI0(n7952), .A1(GND_net), .B1(\Adder_Total[0][2] ), 
        .C1(_55), .D1(n11473), .CI1(n11473), .CO0(n11473), .CO1(n7954), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0][0] ), .C1(_57), .D1(n11470), .CI1(n11470), 
        .CO0(n11470), .CO1(n7952), .S1(n167[0]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    FD1P3XZ Working_Total_res1_res4__i7 (.D(n6621), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_51));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i7.REGSET = "RESET";
    defparam Working_Total_res1_res4__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i6 (.D(n6620), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_52));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i6.REGSET = "RESET";
    defparam Working_Total_res1_res4__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i5 (.D(n6619), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_53));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i5.REGSET = "RESET";
    defparam Working_Total_res1_res4__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i4 (.D(n6618), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_54));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i4.REGSET = "RESET";
    defparam Working_Total_res1_res4__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i3 (.D(n6617), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_55));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i3.REGSET = "RESET";
    defparam Working_Total_res1_res4__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res4__i2 (.D(n6615), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_56));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i2.REGSET = "RESET";
    defparam Working_Total_res1_res4__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i17 (.D(n6426), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i15 (.D(n6430), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    FD1P3XZ Working_Total_res1_res4__i1 (.D(n6592), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_57));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res1_res4__i1.REGSET = "RESET";
    defparam Working_Total_res1_res4__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4690_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n6446));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4690_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i10 (.D(n6442), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i11 (.D(n6439), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4689_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n6444));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4689_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[0][17] ), .C0(_40), 
        .D0(n7968), .CI0(n7968), .A1(GND_net), .B1(\Adder_Total[0] [18]), 
        .C1(_39), .D1(n11497), .CI1(n11497), .CO0(n11497), .S0(n167[17]), 
        .S1(n167[18]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i12 (.D(n6437), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4682_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n6428));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4682_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[0][15] ), .C0(_42), 
        .D0(n7966), .CI0(n7966), .A1(GND_net), .B1(\Adder_Total[0][16] ), 
        .C1(_41), .D1(n11494), .CI1(n11494), .CO0(n11494), .CO1(n7968), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i18 (.D(n6424), 
            .SP(n3305), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0] [18]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (output [2:0]SM_Sample_Position, input Next_Sample, 
            input [7:0]Harmonic, input n6701, input Main_Clock, input reset_n_N_209, 
            input n6683, input n8, input n7, input reset_n_c, input n8975, 
            output Freq_Too_High, input GND_net, output o_Freq_Too_High_N_390, 
            input [15:0]Freq_Scale, input n9622, output Sample_Ready, 
            input VCC_net, input [15:0]Frequency, output [15:0]Sample_Value);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n10012;
    wire [2:0]SM_Sample_Position_2__N_333;
    
    wire n9610, n9648;
    wire [15:0]n87;
    wire [15:0]Sample_Position;   /* synthesis lineinfo="@8(23[13],23[28])"*/
    wire [10:0]LUT_Pos;   /* synthesis lineinfo="@8(24[13],24[20])"*/
    
    wire n3, Sample_Pos_WE;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@8(49[13],49[34])"*/
    
    wire n5654, n7838, n6, n4, n5970, n7840, n7846, n30;
    wire [15:0]Accumulated_Freq_Offset;   /* synthesis lineinfo="@8(50[13],50[36])"*/
    
    wire n28, n7834, n26, n24, n7836, n7830, n7832, n8032, n11722;
    wire [15:0]n1;
    wire [15:0]n87_adj_1195;
    
    wire n22, n7826, n20, n18, n7828, n7822, n16, n14, n7824, 
        n7818, n12, n7820, n10, n8_adj_1129, n6_adj_1130, n4_adj_1131, 
        n7816, n6336, n6365;
    wire [15:0]n105;
    
    wire n6049;
    wire [15:0]n87_adj_1196;
    
    wire n4_adj_1161, n2_adj_1162, n9209, n8875, n6_adj_1163;
    wire [15:0]n2162;
    wire [15:0]Accumulated_Offset;   /* synthesis lineinfo="@8(51[20],51[38])"*/
    
    wire n12_adj_1164, n5957;
    wire [15:0]n69;
    
    wire n6082, n8_adj_1166, n7918, n11761, n7843, n7844, n7841, 
        n7842, n7920, n9191, n5898, n8030, n11719, n8028, n11716, 
        n8026, n11713, n5758, n8024, n11710, n8022, n11707, n8020, 
        n11704, n8018, n11701, n11698, n7_adj_1181, n7949, n11695, 
        n7947, n11692, n7945, n11689, n7943, n11686, n7941, n11683, 
        n7939, n11662, n7937, n11635, n7935, n11632, n11629, n7932, 
        n11782, n7815, n7930, n11779, n7819, n7817, n7928, n11776, 
        n7823, n7821, n7926, n11773, n7827, n7825, n7924, n11770, 
        n7831, n7829, n7922, n11767, n7835, n7833, n11725, n7845, 
        n11764, n7839, n7837, n2_adj_1194, n8068, n11659;
    wire [15:0]Sample_Pos_Read;   /* synthesis lineinfo="@8(22[14],22[29])"*/
    
    wire n8066, n11656, n8064, n11653, n8062, n11650, n8060, n11647, 
        n8058, n11644, n8056, n11641, n8054, n11638, n11503, VCC_net_c, 
        GND_net_c;
    
    (* lut_function="(A (C)+!A !(B (C)+!B !((D)+!C)))" *) LUT4 i32_4_lut (.A(SM_Sample_Position[0]), 
            .B(n10012), .C(SM_Sample_Position[2]), .D(Next_Sample), .Z(SM_Sample_Position_2__N_333[0]));   /* synthesis lineinfo="@8(71[4],128[11])"*/
    defparam i32_4_lut.INIT = "0xb5a5";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i6801_4_lut (.A(Harmonic[0]), 
            .B(SM_Sample_Position[1]), .C(n9610), .D(n9648), .Z(n10012));   /* synthesis lineinfo="@8(71[4],128[11])"*/
    defparam i6801_4_lut.INIT = "0xcccd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i0 (.D(Sample_Position[5]), 
            .SP(n6683), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[0]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i0.REGSET = "RESET";
    defparam LUT_Pos__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ SM_Sample_Position__i0 (.D(SM_Sample_Position_2__N_333[0]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_209), .Q(SM_Sample_Position[0]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam SM_Sample_Position__i0.REGSET = "RESET";
    defparam SM_Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Pos_WE_c (.D(n3), 
            .SP(n7), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Pos_WE));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Pos_WE_c.REGSET = "RESET";
    defparam Sample_Pos_WE_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 mux_23_Mux_1_i7_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(SM_Sample_Position_2__N_333[1]));   /* synthesis lineinfo="@8(71[4],128[11])"*/
    defparam mux_23_Mux_1_i7_3_lut.INIT = "0xc6c6";
    (* lut_function="(A+(B))" *) LUT4 i6402_2_lut (.A(Harmonic[4]), .B(Harmonic[5]), 
            .Z(n9610));
    defparam i6402_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6440_4_lut (.A(Harmonic[7]), 
            .B(Harmonic[6]), .C(n8), .D(Harmonic[1]), .Z(n9648));
    defparam i6440_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ o_Freq_Too_High (.D(SM_Sample_Position[2]), 
            .SP(n8975), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Freq_Too_High));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5493_2_lut_3_lut (.A(Accumulated_Frequency[4]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7838));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5493_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(!(A ((C+!(D))+!B)+!A ((C)+!B)))" *) LUT4 i3_4_lut (.A(SM_Sample_Position[0]), 
            .B(n6), .C(SM_Sample_Position[2]), .D(n4), .Z(n5970));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i3_4_lut.INIT = "0x0c04";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5534_2_lut_3_lut (.A(Accumulated_Frequency[3]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7840));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5534_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5517_2_lut_3_lut (.A(Accumulated_Frequency[0]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7846));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5517_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .Z(n6));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C+!(D)))+!A (B+!((D)+!C)))" *) LUT4 i1_4_lut (.A(n30), 
            .B(Harmonic[0]), .C(Accumulated_Frequency[15]), .D(Accumulated_Freq_Offset[15]), 
            .Z(n4));
    defparam i1_4_lut.INIT = "0xecfe";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i30_3_lut (.A(n28), 
            .B(Accumulated_Frequency[14]), .C(Accumulated_Freq_Offset[14]), 
            .Z(n30));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i30_3_lut.INIT = "0x8e8e";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5502_2_lut_3_lut (.A(Accumulated_Frequency[6]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7834));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5502_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i28_3_lut (.A(n26), 
            .B(Accumulated_Frequency[13]), .C(Accumulated_Freq_Offset[13]), 
            .Z(n28));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i28_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i26_3_lut (.A(n24), 
            .B(Accumulated_Frequency[12]), .C(Accumulated_Freq_Offset[12]), 
            .Z(n26));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i26_3_lut.INIT = "0x8e8e";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5497_2_lut_3_lut (.A(Accumulated_Frequency[5]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7836));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5497_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5513_2_lut_3_lut (.A(Accumulated_Frequency[8]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7830));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5513_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5509_2_lut_3_lut (.A(Accumulated_Frequency[7]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7832));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5509_2_lut_3_lut.INIT = "0xa2a2";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ SM_Sample_Position__i1 (.D(SM_Sample_Position_2__N_333[1]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_209), .Q(SM_Sample_Position[1]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam SM_Sample_Position__i1.REGSET = "RESET";
    defparam SM_Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    FA2 unary_minus_6_add_3_add_5_17 (.A0(GND_net), .B0(GND_net), .C0(n1[15]), 
        .D0(n8032), .CI0(n8032), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11722), .CI1(n11722), .CO0(n11722), .S0(n87_adj_1195[15]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_17.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i24_3_lut (.A(n22), 
            .B(Accumulated_Frequency[11]), .C(Accumulated_Freq_Offset[11]), 
            .Z(n24));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i24_3_lut.INIT = "0x8e8e";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5525_2_lut_3_lut (.A(Accumulated_Frequency[10]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7826));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5525_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i22_3_lut (.A(n20), 
            .B(Accumulated_Frequency[10]), .C(Accumulated_Freq_Offset[10]), 
            .Z(n22));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i22_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i20_3_lut (.A(n18), 
            .B(Accumulated_Frequency[9]), .C(Accumulated_Freq_Offset[9]), 
            .Z(n20));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5516_2_lut_3_lut (.A(Accumulated_Frequency[9]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7828));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5516_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5505_2_lut_3_lut (.A(Accumulated_Frequency[12]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7822));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5505_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i18_3_lut (.A(n16), 
            .B(Accumulated_Frequency[8]), .C(Accumulated_Freq_Offset[8]), 
            .Z(n18));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i16_3_lut (.A(n14), 
            .B(Accumulated_Frequency[7]), .C(Accumulated_Freq_Offset[7]), 
            .Z(n16));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5496_2_lut_3_lut (.A(Accumulated_Frequency[11]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7824));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5496_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5533_2_lut_3_lut (.A(Accumulated_Frequency[14]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7818));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5533_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i14_3_lut (.A(n12), 
            .B(Accumulated_Frequency[6]), .C(Accumulated_Freq_Offset[6]), 
            .Z(n14));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5510_2_lut_3_lut (.A(Accumulated_Frequency[13]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7820));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5510_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i12_3_lut (.A(n10), 
            .B(Accumulated_Frequency[5]), .C(Accumulated_Freq_Offset[5]), 
            .Z(n12));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i10_3_lut (.A(n8_adj_1129), 
            .B(Accumulated_Frequency[4]), .C(Accumulated_Freq_Offset[4]), 
            .Z(n10));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i8_3_lut (.A(n6_adj_1130), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Freq_Offset[3]), 
            .Z(n8_adj_1129));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_5_i6_3_lut (.A(n4_adj_1131), 
            .B(Accumulated_Frequency[2]), .C(Accumulated_Freq_Offset[2]), 
            .Z(n6_adj_1130));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A ((C)+!B)+!A !(B ((D)+!C)+!B !(C+!(D)))))" *) LUT4 LessThan_5_i4_4_lut (.A(Accumulated_Freq_Offset[0]), 
            .B(Accumulated_Frequency[1]), .C(Accumulated_Freq_Offset[1]), 
            .D(Accumulated_Frequency[0]), .Z(n4_adj_1131));   /* synthesis lineinfo="@8(106[16],106[63])"*/
    defparam LessThan_5_i4_4_lut.INIT = "0x4d0c";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5506_2_lut_3_lut (.A(Accumulated_Frequency[15]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7816));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5506_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(!((B)+!A))" *) LUT4 i3704_2_lut (.A(n5970), .B(SM_Sample_Position[0]), 
            .Z(n6336));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i3704_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i3734_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[0]), .D(SM_Sample_Position[2]), 
            .Z(n6365));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i3734_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i10 (.D(Sample_Position[15]), 
            .SP(n6683), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[10]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i10.REGSET = "RESET";
    defparam LUT_Pos__i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i3_3_lut (.A(n87_adj_1195[2]), 
            .B(Accumulated_Freq_Offset[2]), .C(Harmonic[0]), .Z(n105[2]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i4_3_lut (.A(n87_adj_1195[3]), 
            .B(Accumulated_Freq_Offset[3]), .C(Harmonic[0]), .Z(n105[3]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i5_3_lut (.A(n87_adj_1195[4]), 
            .B(Accumulated_Freq_Offset[4]), .C(Harmonic[0]), .Z(n105[4]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i6_3_lut (.A(n87_adj_1195[5]), 
            .B(Accumulated_Freq_Offset[5]), .C(Harmonic[0]), .Z(n105[5]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i7_3_lut (.A(n87_adj_1195[6]), 
            .B(Accumulated_Freq_Offset[6]), .C(Harmonic[0]), .Z(n105[6]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[0]), .Z(n6049));
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i8_3_lut (.A(n87_adj_1195[7]), 
            .B(Accumulated_Freq_Offset[7]), .C(Harmonic[0]), .Z(n105[7]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i9_3_lut (.A(n87_adj_1195[8]), 
            .B(Accumulated_Freq_Offset[8]), .C(Harmonic[0]), .Z(n105[8]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i10_3_lut (.A(n87_adj_1195[9]), 
            .B(Accumulated_Freq_Offset[9]), .C(Harmonic[0]), .Z(n105[9]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i11_3_lut (.A(n87_adj_1195[10]), 
            .B(Accumulated_Freq_Offset[10]), .C(Harmonic[0]), .Z(n105[10]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i11_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i9 (.D(Sample_Position[14]), 
            .SP(n6683), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[9]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i9.REGSET = "RESET";
    defparam LUT_Pos__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i12_3_lut (.A(n87_adj_1195[11]), 
            .B(Accumulated_Freq_Offset[11]), .C(Harmonic[0]), .Z(n105[11]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i13_3_lut (.A(n87_adj_1195[12]), 
            .B(Accumulated_Freq_Offset[12]), .C(Harmonic[0]), .Z(n105[12]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i14_3_lut (.A(n87_adj_1195[13]), 
            .B(Accumulated_Freq_Offset[13]), .C(Harmonic[0]), .Z(n105[13]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i14_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i8 (.D(Sample_Position[13]), 
            .SP(n6683), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[8]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i8.REGSET = "RESET";
    defparam LUT_Pos__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i7 (.D(Sample_Position[12]), 
            .SP(n6683), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[7]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i7.REGSET = "RESET";
    defparam LUT_Pos__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i6 (.D(Sample_Position[11]), 
            .SP(n6683), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[6]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i6.REGSET = "RESET";
    defparam LUT_Pos__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i5 (.D(Sample_Position[10]), 
            .SP(n6683), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[5]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i5.REGSET = "RESET";
    defparam LUT_Pos__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i4 (.D(Sample_Position[9]), 
            .SP(n6683), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[4]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i4.REGSET = "RESET";
    defparam LUT_Pos__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i3 (.D(Sample_Position[8]), 
            .SP(n6683), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[3]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i3.REGSET = "RESET";
    defparam LUT_Pos__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i2 (.D(Sample_Position[7]), 
            .SP(n6683), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[2]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i2.REGSET = "RESET";
    defparam LUT_Pos__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ LUT_Pos__i1 (.D(Sample_Position[6]), 
            .SP(n6683), .CK(Main_Clock), .SR(reset_n_N_209), .Q(LUT_Pos[1]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam LUT_Pos__i1.REGSET = "RESET";
    defparam LUT_Pos__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i1 (.D(n87_adj_1196[1]), 
            .SP(n6049), .CK(Main_Clock), .SR(n6365), .Q(Accumulated_Freq_Offset[1]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i2 (.D(n87_adj_1196[2]), 
            .SP(n6049), .CK(Main_Clock), .SR(n6365), .Q(Accumulated_Freq_Offset[2]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i3 (.D(n87_adj_1196[3]), 
            .SP(n6049), .CK(Main_Clock), .SR(n6365), .Q(Accumulated_Freq_Offset[3]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i15 (.D(n87[15]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[15]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i15.REGSET = "RESET";
    defparam Sample_Position__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i4 (.D(n87_adj_1196[4]), 
            .SP(n6049), .CK(Main_Clock), .SR(n6365), .Q(Accumulated_Freq_Offset[4]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i14 (.D(n87[14]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[14]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i14.REGSET = "RESET";
    defparam Sample_Position__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i13 (.D(n87[13]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[13]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i13.REGSET = "RESET";
    defparam Sample_Position__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i12 (.D(n87[12]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[12]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i12.REGSET = "RESET";
    defparam Sample_Position__i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i15_3_lut (.A(n87_adj_1195[14]), 
            .B(Accumulated_Freq_Offset[14]), .C(Harmonic[0]), .Z(n105[14]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i15_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i11 (.D(n87[11]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[11]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i11.REGSET = "RESET";
    defparam Sample_Position__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i10 (.D(n87[10]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[10]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i10.REGSET = "RESET";
    defparam Sample_Position__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i9 (.D(n87[9]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[9]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i9.REGSET = "RESET";
    defparam Sample_Position__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i8 (.D(n87[8]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[8]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i8.REGSET = "RESET";
    defparam Sample_Position__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i7 (.D(n87[7]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[7]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i7.REGSET = "RESET";
    defparam Sample_Position__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i6 (.D(n87[6]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[6]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i6.REGSET = "RESET";
    defparam Sample_Position__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i5 (.D(n87[5]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[5]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i5.REGSET = "RESET";
    defparam Sample_Position__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i4 (.D(n87[4]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[4]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i4.REGSET = "RESET";
    defparam Sample_Position__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i3 (.D(n87[3]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[3]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i3.REGSET = "RESET";
    defparam Sample_Position__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i2 (.D(n87[2]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[2]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i2.REGSET = "RESET";
    defparam Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i1 (.D(n87[1]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[1]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i1.REGSET = "RESET";
    defparam Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i5 (.D(n87_adj_1196[5]), 
            .SP(n6049), .CK(Main_Clock), .SR(n6365), .Q(Accumulated_Freq_Offset[5]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i6 (.D(n87_adj_1196[6]), 
            .SP(n6049), .CK(Main_Clock), .SR(n6365), .Q(Accumulated_Freq_Offset[6]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i7 (.D(n87_adj_1196[7]), 
            .SP(n6049), .CK(Main_Clock), .SR(n6365), .Q(Accumulated_Freq_Offset[7]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i16_3_lut (.A(n87_adj_1195[15]), 
            .B(Accumulated_Freq_Offset[15]), .C(Harmonic[0]), .Z(n105[15]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i16_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i8 (.D(n87_adj_1196[8]), 
            .SP(n6049), .CK(Main_Clock), .SR(n6365), .Q(Accumulated_Freq_Offset[8]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i9 (.D(n87_adj_1196[9]), 
            .SP(n6049), .CK(Main_Clock), .SR(n6365), .Q(Accumulated_Freq_Offset[9]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i10 (.D(n87_adj_1196[10]), 
            .SP(n6049), .CK(Main_Clock), .SR(n6365), .Q(Accumulated_Freq_Offset[10]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i11 (.D(n87_adj_1196[11]), 
            .SP(n6049), .CK(Main_Clock), .SR(n6365), .Q(Accumulated_Freq_Offset[11]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i12 (.D(n87_adj_1196[12]), 
            .SP(n6049), .CK(Main_Clock), .SR(n6365), .Q(Accumulated_Freq_Offset[12]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i13 (.D(n87_adj_1196[13]), 
            .SP(n6049), .CK(Main_Clock), .SR(n6365), .Q(Accumulated_Freq_Offset[13]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i14 (.D(n87_adj_1196[14]), 
            .SP(n6049), .CK(Main_Clock), .SR(n6365), .Q(Accumulated_Freq_Offset[14]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i15 (.D(n87_adj_1196[15]), 
            .SP(n6049), .CK(Main_Clock), .SR(n6365), .Q(Accumulated_Freq_Offset[15]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i1 (.D(n105[1]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[1]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i1063_4_lut (.A(Accumulated_Frequency[13]), 
            .B(Accumulated_Frequency[15]), .C(Accumulated_Frequency[14]), 
            .D(n4_adj_1161), .Z(o_Freq_Too_High_N_390));
    defparam i1063_4_lut.INIT = "0xfcec";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_430 (.A(reset_n_N_209), 
            .B(SM_Sample_Position[1]), .C(n2_adj_1162), .D(SM_Sample_Position[2]), 
            .Z(n9209));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i1_4_lut_adj_430.INIT = "0xbabb";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(SM_Sample_Position[0]), 
            .B(Next_Sample), .Z(n2_adj_1162));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(A+(B (C (D))))" *) LUT4 i1_4_lut_adj_431 (.A(Accumulated_Frequency[12]), 
            .B(n8875), .C(n6_adj_1163), .D(Accumulated_Frequency[10]), 
            .Z(n4_adj_1161));
    defparam i1_4_lut_adj_431.INIT = "0xeaaa";
    (* lut_function="(A (B))" *) LUT4 i4606_2_lut (.A(Freq_Scale[15]), .B(Next_Sample), 
            .Z(n2162[15]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4606_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i2 (.D(n105[2]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[2]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i3 (.D(n105[3]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[3]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i4 (.D(n105[4]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[4]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i5 (.D(n105[5]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[5]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i6 (.D(n105[6]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[6]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i7 (.D(n105[7]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[7]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut_adj_432 (.A(n12_adj_1164), 
            .B(Accumulated_Frequency[8]), .C(Accumulated_Frequency[7]), 
            .D(Accumulated_Frequency[6]), .Z(n8875));
    defparam i3_4_lut_adj_432.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i4608_2_lut (.A(Freq_Scale[13]), .B(Next_Sample), 
            .Z(n2162[13]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4608_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i8 (.D(n105[8]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[8]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i9 (.D(n105[9]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[9]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i10 (.D(n105[10]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[10]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i11 (.D(n105[11]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[11]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i12 (.D(n105[12]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[12]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i13 (.D(n105[13]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[13]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i14 (.D(n105[14]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[14]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i15 (.D(n105[15]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[15]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ SM_Sample_Position__i2 (.D(SM_Sample_Position[0]), 
            .SP(n5957), .CK(Main_Clock), .SR(n9209), .Q(SM_Sample_Position[2]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam SM_Sample_Position__i2.REGSET = "RESET";
    defparam SM_Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i0 (.D(n69[0]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[0]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4607_2_lut (.A(Freq_Scale[14]), .B(Next_Sample), 
            .Z(n2162[14]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4607_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut_adj_433 (.A(Accumulated_Frequency[11]), 
            .B(Accumulated_Frequency[9]), .Z(n6_adj_1163));
    defparam i2_2_lut_adj_433.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4610_2_lut (.A(Freq_Scale[11]), .B(Next_Sample), 
            .Z(n2162[11]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4610_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4609_2_lut (.A(Freq_Scale[12]), .B(Next_Sample), 
            .Z(n2162[12]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4609_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ o_Sample_Ready (.D(SM_Sample_Position[1]), 
            .SP(n5898), .CK(Main_Clock), .SR(n9191), .Q(Sample_Ready));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1069_4_lut (.A(Accumulated_Frequency[2]), 
            .B(Accumulated_Frequency[5]), .C(n8_adj_1166), .D(Accumulated_Frequency[0]), 
            .Z(n12_adj_1164));
    defparam i1069_4_lut.INIT = "0xccc8";
    FA2 Accumulated_Frequency_957_add_4_3 (.A0(GND_net), .B0(n7843), .C0(n7844), 
        .D0(n7918), .CI0(n7918), .A1(GND_net), .B1(n7841), .C1(n7842), 
        .D1(n11761), .CI1(n11761), .CO0(n11761), .CO1(n7920), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_957_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(Accumulated_Frequency[4]), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Frequency[1]), 
            .Z(n8_adj_1166));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B))" *) LUT4 i4612_2_lut (.A(Freq_Scale[9]), .B(Next_Sample), 
            .Z(n2162[9]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4612_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4611_2_lut (.A(Freq_Scale[10]), .B(Next_Sample), 
            .Z(n2162[10]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4611_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4614_2_lut (.A(Freq_Scale[7]), .B(Next_Sample), 
            .Z(n2162[7]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4614_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4613_2_lut (.A(Freq_Scale[8]), .B(Next_Sample), 
            .Z(n2162[8]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4613_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4616_2_lut (.A(Freq_Scale[5]), .B(Next_Sample), 
            .Z(n2162[5]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4616_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4615_2_lut (.A(Freq_Scale[6]), .B(Next_Sample), 
            .Z(n2162[6]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4615_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4618_2_lut (.A(Freq_Scale[3]), .B(Next_Sample), 
            .Z(n2162[3]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4618_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4617_2_lut (.A(Freq_Scale[4]), .B(Next_Sample), 
            .Z(n2162[4]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4617_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4620_2_lut (.A(Freq_Scale[1]), .B(Next_Sample), 
            .Z(n2162[1]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4620_2_lut.INIT = "0x8888";
    (* lut_function="(A (((D)+!C)+!B)+!A ((D)+!C))" *) LUT4 i2_3_lut_4_lut (.A(Next_Sample), 
            .B(n9622), .C(SM_Sample_Position[2]), .D(reset_n_N_209), .Z(n5957));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i2_3_lut_4_lut.INIT = "0xff2f";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A (C))" *) LUT4 i1_3_lut_4_lut (.A(Next_Sample), 
            .B(n9622), .C(reset_n_N_209), .D(SM_Sample_Position[2]), .Z(n9191));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam i1_3_lut_4_lut.INIT = "0xf2f0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Offset_i0_i0 (.D(n105[0]), 
            .SP(n5970), .CK(Main_Clock), .SR(n6336), .Q(Accumulated_Offset[0]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4619_2_lut (.A(Freq_Scale[2]), .B(Next_Sample), 
            .Z(n2162[2]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4619_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4543_2_lut (.A(Freq_Scale[0]), .B(Next_Sample), 
            .Z(n2162[0]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam i4543_2_lut.INIT = "0x8888";
    FA2 unary_minus_6_add_3_add_5_15 (.A0(GND_net), .B0(GND_net), .C0(n1[13]), 
        .D0(n8030), .CI0(n8030), .A1(GND_net), .B1(GND_net), .C1(n1[14]), 
        .D1(n11719), .CI1(n11719), .CO0(n11719), .CO1(n8032), .S0(n87_adj_1195[13]), 
        .S1(n87_adj_1195[14]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_15.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_15.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_13 (.A0(GND_net), .B0(GND_net), .C0(n1[11]), 
        .D0(n8028), .CI0(n8028), .A1(GND_net), .B1(GND_net), .C1(n1[12]), 
        .D1(n11716), .CI1(n11716), .CO0(n11716), .CO1(n8030), .S0(n87_adj_1195[11]), 
        .S1(n87_adj_1195[12]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_13.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_13.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_11 (.A0(GND_net), .B0(GND_net), .C0(n1[9]), 
        .D0(n8026), .CI0(n8026), .A1(GND_net), .B1(GND_net), .C1(n1[10]), 
        .D1(n11713), .CI1(n11713), .CO0(n11713), .CO1(n8028), .S0(n87_adj_1195[9]), 
        .S1(n87_adj_1195[10]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_11.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Accumulated_Freq_Offset_i0_i0 (.D(n87_adj_1196[0]), 
            .SP(n5654), .CK(Main_Clock), .SR(n7_adj_1181), .Q(Accumulated_Freq_Offset[0]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Accumulated_Freq_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+((D)+!C))+!A (B)))" *) LUT4 i7077_4_lut (.A(SM_Sample_Position[2]), 
            .B(n5758), .C(Next_Sample), .D(SM_Sample_Position[1]), .Z(n6082));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i7077_4_lut.INIT = "0x1131";
    FA2 unary_minus_6_add_3_add_5_9 (.A0(GND_net), .B0(GND_net), .C0(n1[7]), 
        .D0(n8024), .CI0(n8024), .A1(GND_net), .B1(GND_net), .C1(n1[8]), 
        .D1(n11710), .CI1(n11710), .CO0(n11710), .CO1(n8026), .S0(n87_adj_1195[7]), 
        .S1(n87_adj_1195[8]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_9.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_9.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_7 (.A0(GND_net), .B0(GND_net), .C0(n1[5]), 
        .D0(n8022), .CI0(n8022), .A1(GND_net), .B1(GND_net), .C1(n1[6]), 
        .D1(n11707), .CI1(n11707), .CO0(n11707), .CO1(n8024), .S0(n87_adj_1195[5]), 
        .S1(n87_adj_1195[6]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_7.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_7.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_5 (.A0(GND_net), .B0(GND_net), .C0(n1[3]), 
        .D0(n8020), .CI0(n8020), .A1(GND_net), .B1(GND_net), .C1(n1[4]), 
        .D1(n11704), .CI1(n11704), .CO0(n11704), .CO1(n8022), .S0(n87_adj_1195[3]), 
        .S1(n87_adj_1195[4]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_5.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_5.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_3 (.A0(GND_net), .B0(GND_net), .C0(n1[1]), 
        .D0(n8018), .CI0(n8018), .A1(GND_net), .B1(GND_net), .C1(n1[2]), 
        .D1(n11701), .CI1(n11701), .CO0(n11701), .CO1(n8020), .S0(n87_adj_1195[1]), 
        .S1(n87_adj_1195[2]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_3.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_3.INIT1 = "0xc33c";
    FA2 unary_minus_6_add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n1[0]), .D1(n11698), .CI1(n11698), 
        .CO0(n11698), .CO1(n8018), .S1(n87_adj_1195[0]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_add_3_add_5_1.INIT0 = "0xc33c";
    defparam unary_minus_6_add_3_add_5_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i1 (.D(n69[1]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5522_3_lut (.A(Frequency[1]), 
            .B(Accumulated_Offset[1]), .C(SM_Sample_Position[2]), .Z(n7843));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5522_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5532_3_lut (.A(Frequency[2]), 
            .B(Accumulated_Offset[2]), .C(SM_Sample_Position[2]), .Z(n7841));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5532_3_lut.INIT = "0xcaca";
    FA2 add_441_add_5_17 (.A0(GND_net), .B0(Accumulated_Freq_Offset[15]), 
        .C0(n2162[15]), .D0(n7949), .CI0(n7949), .A1(GND_net), .B1(GND_net), 
        .C1(GND_net), .D1(n11695), .CI1(n11695), .CO0(n11695), .S0(n87_adj_1196[15]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_441_add_5_17.INIT0 = "0xc33c";
    defparam add_441_add_5_17.INIT1 = "0xc33c";
    FA2 add_441_add_5_15 (.A0(GND_net), .B0(Accumulated_Freq_Offset[13]), 
        .C0(n2162[13]), .D0(n7947), .CI0(n7947), .A1(GND_net), .B1(Accumulated_Freq_Offset[14]), 
        .C1(n2162[14]), .D1(n11692), .CI1(n11692), .CO0(n11692), .CO1(n7949), 
        .S0(n87_adj_1196[13]), .S1(n87_adj_1196[14]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_441_add_5_15.INIT0 = "0xc33c";
    defparam add_441_add_5_15.INIT1 = "0xc33c";
    FA2 add_441_add_5_13 (.A0(GND_net), .B0(Accumulated_Freq_Offset[11]), 
        .C0(n2162[11]), .D0(n7945), .CI0(n7945), .A1(GND_net), .B1(Accumulated_Freq_Offset[12]), 
        .C1(n2162[12]), .D1(n11689), .CI1(n11689), .CO0(n11689), .CO1(n7947), 
        .S0(n87_adj_1196[11]), .S1(n87_adj_1196[12]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_441_add_5_13.INIT0 = "0xc33c";
    defparam add_441_add_5_13.INIT1 = "0xc33c";
    FA2 add_441_add_5_11 (.A0(GND_net), .B0(Accumulated_Freq_Offset[9]), 
        .C0(n2162[9]), .D0(n7943), .CI0(n7943), .A1(GND_net), .B1(Accumulated_Freq_Offset[10]), 
        .C1(n2162[10]), .D1(n11686), .CI1(n11686), .CO0(n11686), .CO1(n7945), 
        .S0(n87_adj_1196[9]), .S1(n87_adj_1196[10]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_441_add_5_11.INIT0 = "0xc33c";
    defparam add_441_add_5_11.INIT1 = "0xc33c";
    FA2 add_441_add_5_9 (.A0(GND_net), .B0(Accumulated_Freq_Offset[7]), 
        .C0(n2162[7]), .D0(n7941), .CI0(n7941), .A1(GND_net), .B1(Accumulated_Freq_Offset[8]), 
        .C1(n2162[8]), .D1(n11683), .CI1(n11683), .CO0(n11683), .CO1(n7943), 
        .S0(n87_adj_1196[7]), .S1(n87_adj_1196[8]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_441_add_5_9.INIT0 = "0xc33c";
    defparam add_441_add_5_9.INIT1 = "0xc33c";
    FA2 add_441_add_5_7 (.A0(GND_net), .B0(Accumulated_Freq_Offset[5]), 
        .C0(n2162[5]), .D0(n7939), .CI0(n7939), .A1(GND_net), .B1(Accumulated_Freq_Offset[6]), 
        .C1(n2162[6]), .D1(n11662), .CI1(n11662), .CO0(n11662), .CO1(n7941), 
        .S0(n87_adj_1196[5]), .S1(n87_adj_1196[6]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_441_add_5_7.INIT0 = "0xc33c";
    defparam add_441_add_5_7.INIT1 = "0xc33c";
    FA2 add_441_add_5_5 (.A0(GND_net), .B0(Accumulated_Freq_Offset[3]), 
        .C0(n2162[3]), .D0(n7937), .CI0(n7937), .A1(GND_net), .B1(Accumulated_Freq_Offset[4]), 
        .C1(n2162[4]), .D1(n11635), .CI1(n11635), .CO0(n11635), .CO1(n7939), 
        .S0(n87_adj_1196[3]), .S1(n87_adj_1196[4]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_441_add_5_5.INIT0 = "0xc33c";
    defparam add_441_add_5_5.INIT1 = "0xc33c";
    FA2 add_441_add_5_3 (.A0(GND_net), .B0(Accumulated_Freq_Offset[1]), 
        .C0(n2162[1]), .D0(n7935), .CI0(n7935), .A1(GND_net), .B1(Accumulated_Freq_Offset[2]), 
        .C1(n2162[2]), .D1(n11632), .CI1(n11632), .CO0(n11632), .CO1(n7937), 
        .S0(n87_adj_1196[1]), .S1(n87_adj_1196[2]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_441_add_5_3.INIT0 = "0xc33c";
    defparam add_441_add_5_3.INIT1 = "0xc33c";
    FA2 add_441_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Accumulated_Freq_Offset[0]), .C1(n2162[0]), .D1(n11629), .CI1(n11629), 
        .CO0(n11629), .CO1(n7935), .S1(n87_adj_1196[0]));   /* synthesis lineinfo="@8(119[7],125[10])"*/
    defparam add_441_add_5_1.INIT0 = "0xc33c";
    defparam add_441_add_5_1.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_957_add_4_17 (.A0(GND_net), .B0(n7815), .C0(n7816), 
        .D0(n7932), .CI0(n7932), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11782), .CI1(n11782), .CO0(n11782), .S0(n69[15]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_957_add_4_17.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_957_add_4_15 (.A0(GND_net), .B0(n7819), .C0(n7820), 
        .D0(n7930), .CI0(n7930), .A1(GND_net), .B1(n7817), .C1(n7818), 
        .D1(n11779), .CI1(n11779), .CO0(n11779), .CO1(n7932), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_957_add_4_15.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_957_add_4_13 (.A0(GND_net), .B0(n7823), .C0(n7824), 
        .D0(n7928), .CI0(n7928), .A1(GND_net), .B1(n7821), .C1(n7822), 
        .D1(n11776), .CI1(n11776), .CO0(n11776), .CO1(n7930), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_957_add_4_13.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_957_add_4_11 (.A0(GND_net), .B0(n7827), .C0(n7828), 
        .D0(n7926), .CI0(n7926), .A1(GND_net), .B1(n7825), .C1(n7826), 
        .D1(n11773), .CI1(n11773), .CO0(n11773), .CO1(n7928), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_957_add_4_11.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_957_add_4_9 (.A0(GND_net), .B0(n7831), .C0(n7832), 
        .D0(n7924), .CI0(n7924), .A1(GND_net), .B1(n7829), .C1(n7830), 
        .D1(n11770), .CI1(n11770), .CO0(n11770), .CO1(n7926), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_957_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i7301_2_lut (.A(n5654), .B(SM_Sample_Position[2]), 
            .Z(n7_adj_1181));
    defparam i7301_2_lut.INIT = "0x2222";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i2 (.D(n69[2]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[2]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i3 (.D(n69[3]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i4 (.D(n69[4]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i5 (.D(n69[5]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[5]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i6 (.D(n69[6]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[6]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i7 (.D(n69[7]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[7]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i8 (.D(n69[8]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[8]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i9 (.D(n69[9]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[9]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i10 (.D(n69[10]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[10]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i11 (.D(n69[11]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[11]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i12 (.D(n69[12]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[12]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i13 (.D(n69[13]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[13]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i14 (.D(n69[14]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[14]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_957__i15 (.D(n69[15]), 
            .SP(n6082), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[15]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_957__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i7045_2_lut_3_lut_3_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .Z(n5654));   /* synthesis lineinfo="@8(71[4],128[11])"*/
    defparam i7045_2_lut_3_lut_3_lut.INIT = "0x0404";
    FA2 Accumulated_Frequency_957_add_4_7 (.A0(GND_net), .B0(n7835), .C0(n7836), 
        .D0(n7922), .CI0(n7922), .A1(GND_net), .B1(n7833), .C1(n7834), 
        .D1(n11767), .CI1(n11767), .CO0(n11767), .CO1(n7924), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_957_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5530_2_lut_3_lut (.A(Accumulated_Frequency[2]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7842));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5530_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5529_3_lut (.A(Frequency[15]), 
            .B(Accumulated_Offset[15]), .C(SM_Sample_Position[2]), .Z(n7815));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5529_3_lut.INIT = "0xcaca";
    FA2 Accumulated_Frequency_957_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(n7845), .C1(n7846), .D1(n11725), .CI1(n11725), 
        .CO0(n11725), .CO1(n7918), .S1(n69[0]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_957_add_4_1.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_957_add_4_5 (.A0(GND_net), .B0(n7839), .C0(n7840), 
        .D0(n7920), .CI0(n7920), .A1(GND_net), .B1(n7837), .C1(n7838), 
        .D1(n11764), .CI1(n11764), .CO0(n11764), .CO1(n7922), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam Accumulated_Frequency_957_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_957_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5527_3_lut (.A(Frequency[13]), 
            .B(Accumulated_Offset[13]), .C(SM_Sample_Position[2]), .Z(n7819));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5527_3_lut.INIT = "0xcaca";
    (* lut_function="(A ((C)+!B))" *) LUT4 i5520_2_lut_3_lut (.A(Accumulated_Frequency[1]), 
            .B(n5654), .C(SM_Sample_Position[2]), .Z(n7844));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5520_2_lut_3_lut.INIT = "0xa2a2";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i16_1_lut (.A(Accumulated_Freq_Offset[15]), 
            .Z(n1[15]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i16_1_lut.INIT = "0x5555";
    (* lut_function="(!((B)+!A))" *) LUT4 i4603_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n3));   /* synthesis lineinfo="@8(71[4],128[11])"*/
    defparam i4603_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5492_3_lut (.A(Frequency[14]), 
            .B(Accumulated_Offset[14]), .C(SM_Sample_Position[2]), .Z(n7817));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5492_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5501_3_lut (.A(Frequency[11]), 
            .B(Accumulated_Offset[11]), .C(SM_Sample_Position[2]), .Z(n7823));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5501_3_lut.INIT = "0xcaca";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(SM_Sample_Position[0]), 
            .Z(n5758));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5508_3_lut (.A(Frequency[12]), 
            .B(Accumulated_Offset[12]), .C(SM_Sample_Position[2]), .Z(n7821));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5508_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5524_3_lut (.A(Frequency[9]), 
            .B(Accumulated_Offset[9]), .C(SM_Sample_Position[2]), .Z(n7827));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5524_3_lut.INIT = "0xcaca";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_434 (.A(reset_n_N_209), 
            .B(SM_Sample_Position[0]), .C(n2_adj_1194), .D(SM_Sample_Position[2]), 
            .Z(n5898));
    defparam i1_4_lut_adj_434.INIT = "0xbabb";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5538_3_lut (.A(Frequency[10]), 
            .B(Accumulated_Offset[10]), .C(SM_Sample_Position[2]), .Z(n7825));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5538_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_435 (.A(Next_Sample), 
            .B(SM_Sample_Position[1]), .Z(n2_adj_1194));
    defparam i1_2_lut_adj_435.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5512_3_lut (.A(Frequency[7]), 
            .B(Accumulated_Offset[7]), .C(SM_Sample_Position[2]), .Z(n7831));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5512_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i14_1_lut (.A(Accumulated_Freq_Offset[13]), 
            .Z(n1[13]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i14_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5515_3_lut (.A(Frequency[8]), 
            .B(Accumulated_Offset[8]), .C(SM_Sample_Position[2]), .Z(n7829));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5515_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i15_1_lut (.A(Accumulated_Freq_Offset[14]), 
            .Z(n1[14]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i12_1_lut (.A(Accumulated_Freq_Offset[11]), 
            .Z(n1[11]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5499_3_lut (.A(Frequency[5]), 
            .B(Accumulated_Offset[5]), .C(SM_Sample_Position[2]), .Z(n7835));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5499_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i13_1_lut (.A(Accumulated_Freq_Offset[12]), 
            .Z(n1[12]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i10_1_lut (.A(Accumulated_Freq_Offset[9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5504_3_lut (.A(Frequency[6]), 
            .B(Accumulated_Offset[6]), .C(SM_Sample_Position[2]), .Z(n7833));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5504_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i11_1_lut (.A(Accumulated_Freq_Offset[10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5519_3_lut (.A(Frequency[0]), 
            .B(Accumulated_Offset[0]), .C(SM_Sample_Position[2]), .Z(n7845));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5519_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i1_3_lut (.A(n87_adj_1195[0]), 
            .B(Accumulated_Freq_Offset[0]), .C(Harmonic[0]), .Z(n105[0]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i8_1_lut (.A(Accumulated_Freq_Offset[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5536_3_lut (.A(Frequency[3]), 
            .B(Accumulated_Offset[3]), .C(SM_Sample_Position[2]), .Z(n7839));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5536_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i9_1_lut (.A(Accumulated_Freq_Offset[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i5495_3_lut (.A(Frequency[4]), 
            .B(Accumulated_Offset[4]), .C(SM_Sample_Position[2]), .Z(n7837));   /* synthesis lineinfo="@8(62[3],129[6])"*/
    defparam i5495_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i6_1_lut (.A(Accumulated_Freq_Offset[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i6_1_lut.INIT = "0x5555";
    FA2 add_3_add_5_17 (.A0(GND_net), .B0(Sample_Pos_Read[15]), .C0(Accumulated_Frequency[15]), 
        .D0(n8068), .CI0(n8068), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11659), .CI1(n11659), .CO0(n11659), .S0(n87[15]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_17.INIT0 = "0xc33c";
    defparam add_3_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i7_1_lut (.A(Accumulated_Freq_Offset[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i7_1_lut.INIT = "0x5555";
    FA2 add_3_add_5_15 (.A0(GND_net), .B0(Sample_Pos_Read[13]), .C0(Accumulated_Frequency[13]), 
        .D0(n8066), .CI0(n8066), .A1(GND_net), .B1(Sample_Pos_Read[14]), 
        .C1(Accumulated_Frequency[14]), .D1(n11656), .CI1(n11656), .CO0(n11656), 
        .CO1(n8068), .S0(n87[13]), .S1(n87[14]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_15.INIT0 = "0xc33c";
    defparam add_3_add_5_15.INIT1 = "0xc33c";
    FA2 add_3_add_5_13 (.A0(GND_net), .B0(Sample_Pos_Read[11]), .C0(Accumulated_Frequency[11]), 
        .D0(n8064), .CI0(n8064), .A1(GND_net), .B1(Sample_Pos_Read[12]), 
        .C1(Accumulated_Frequency[12]), .D1(n11653), .CI1(n11653), .CO0(n11653), 
        .CO1(n8066), .S0(n87[11]), .S1(n87[12]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_13.INIT0 = "0xc33c";
    defparam add_3_add_5_13.INIT1 = "0xc33c";
    FA2 add_3_add_5_11 (.A0(GND_net), .B0(Sample_Pos_Read[9]), .C0(Accumulated_Frequency[9]), 
        .D0(n8062), .CI0(n8062), .A1(GND_net), .B1(Sample_Pos_Read[10]), 
        .C1(Accumulated_Frequency[10]), .D1(n11650), .CI1(n11650), .CO0(n11650), 
        .CO1(n8064), .S0(n87[9]), .S1(n87[10]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_11.INIT0 = "0xc33c";
    defparam add_3_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i4_1_lut (.A(Accumulated_Freq_Offset[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i4_1_lut.INIT = "0x5555";
    FA2 add_3_add_5_9 (.A0(GND_net), .B0(Sample_Pos_Read[7]), .C0(Accumulated_Frequency[7]), 
        .D0(n8060), .CI0(n8060), .A1(GND_net), .B1(Sample_Pos_Read[8]), 
        .C1(Accumulated_Frequency[8]), .D1(n11647), .CI1(n11647), .CO0(n11647), 
        .CO1(n8062), .S0(n87[7]), .S1(n87[8]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_9.INIT0 = "0xc33c";
    defparam add_3_add_5_9.INIT1 = "0xc33c";
    FA2 add_3_add_5_7 (.A0(GND_net), .B0(Sample_Pos_Read[5]), .C0(Accumulated_Frequency[5]), 
        .D0(n8058), .CI0(n8058), .A1(GND_net), .B1(Sample_Pos_Read[6]), 
        .C1(Accumulated_Frequency[6]), .D1(n11644), .CI1(n11644), .CO0(n11644), 
        .CO1(n8060), .S0(n87[5]), .S1(n87[6]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_7.INIT0 = "0xc33c";
    defparam add_3_add_5_7.INIT1 = "0xc33c";
    FA2 add_3_add_5_5 (.A0(GND_net), .B0(Sample_Pos_Read[3]), .C0(Accumulated_Frequency[3]), 
        .D0(n8056), .CI0(n8056), .A1(GND_net), .B1(Sample_Pos_Read[4]), 
        .C1(Accumulated_Frequency[4]), .D1(n11641), .CI1(n11641), .CO0(n11641), 
        .CO1(n8058), .S0(n87[3]), .S1(n87[4]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_5.INIT0 = "0xc33c";
    defparam add_3_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i5_1_lut (.A(Accumulated_Freq_Offset[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i5_1_lut.INIT = "0x5555";
    FA2 add_3_add_5_3 (.A0(GND_net), .B0(Sample_Pos_Read[1]), .C0(Accumulated_Frequency[1]), 
        .D0(n8054), .CI0(n8054), .A1(GND_net), .B1(Sample_Pos_Read[2]), 
        .C1(Accumulated_Frequency[2]), .D1(n11638), .CI1(n11638), .CO0(n11638), 
        .CO1(n8056), .S0(n87[1]), .S1(n87[2]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_3.INIT0 = "0xc33c";
    defparam add_3_add_5_3.INIT1 = "0xc33c";
    FA2 add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Pos_Read[0]), .C1(Accumulated_Frequency[0]), .D1(n11503), 
        .CI1(n11503), .CO0(n11503), .CO1(n8054), .S1(n87[0]));   /* synthesis lineinfo="@8(85[26],85[65])"*/
    defparam add_3_add_5_1.INIT0 = "0xc33c";
    defparam add_3_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i2_1_lut (.A(Accumulated_Freq_Offset[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i3_1_lut (.A(Accumulated_Freq_Offset[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_8_i2_3_lut (.A(n87_adj_1195[1]), 
            .B(Accumulated_Freq_Offset[1]), .C(Harmonic[0]), .Z(n105[1]));   /* synthesis lineinfo="@8(104[7],107[55])"*/
    defparam mux_8_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 unary_minus_6_inv_0_i1_1_lut (.A(Accumulated_Freq_Offset[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@8(107[30],107[54])"*/
    defparam unary_minus_6_inv_0_i1_1_lut.INIT = "0x5555";
    SamplePos_RAM sp_ram (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_WE(Sample_Pos_WE), .Sample_Pos_Read({Sample_Pos_Read}), 
            .Harmonic({Harmonic}), .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@8(28[16],36[3])"*/
    Sine_LUT sin_lut (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@8(40[12],47[3])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=34, LSE_RLINE=44 *) FD1P3XZ Sample_Position__i0 (.D(n87[0]), 
            .SP(n6701), .CK(Main_Clock), .SR(reset_n_N_209), .Q(Sample_Position[0]));   /* synthesis lineinfo="@8(61[9],131[5])"*/
    defparam Sample_Position__i0.REGSET = "RESET";
    defparam Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module SamplePos_RAM
//

module SamplePos_RAM (input GND_net, input Main_Clock, input VCC_net, 
            input Sample_Pos_WE, output [15:0]Sample_Pos_Read, input [7:0]Harmonic, 
            input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  lscc_ram_dq_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(104[99],114[34])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  inst0 (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(376[44],386[47])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire wr_en_i_N_394;
    
    (* lut_function="(!(A))" *) LUT4 wr_en_i_I_0_1_lut (.A(Sample_Pos_WE), 
            .Z(wr_en_i_N_394));   /* synthesis lineinfo="@6(1952[37],1952[47])"*/
    defparam wr_en_i_I_0_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=64, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=820, LSE_RLINE=828 *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(Harmonic[7]), 
            .RADDR6(Harmonic[6]), .RADDR5(Harmonic[5]), .RADDR4(Harmonic[4]), 
            .RADDR3(Harmonic[3]), .RADDR2(Harmonic[2]), .RADDR1(Harmonic[1]), 
            .RADDR0(Harmonic[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(Harmonic[7]), .WADDR6(Harmonic[6]), 
            .WADDR5(Harmonic[5]), .WADDR4(Harmonic[4]), .WADDR3(Harmonic[3]), 
            .WADDR2(Harmonic[2]), .WADDR1(Harmonic[1]), .WADDR0(Harmonic[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(Sample_Position[15]), 
            .WDATA14(Sample_Position[14]), .WDATA13(Sample_Position[13]), 
            .WDATA12(Sample_Position[12]), .WDATA11(Sample_Position[11]), 
            .WDATA10(Sample_Position[10]), .WDATA9(Sample_Position[9]), 
            .WDATA8(Sample_Position[8]), .WDATA7(Sample_Position[7]), .WDATA6(Sample_Position[6]), 
            .WDATA5(Sample_Position[5]), .WDATA4(Sample_Position[4]), .WDATA3(Sample_Position[3]), 
            .WDATA2(Sample_Position[2]), .WDATA1(Sample_Position[1]), .WDATA0(Sample_Position[0]), 
            .RCLKE(VCC_net), .RCLK(Main_Clock), .RE(wr_en_i_N_394), .WCLKE(VCC_net), 
            .WCLK(Main_Clock), .WE(Sample_Pos_WE), .RDATA15(Sample_Pos_Read[15]), 
            .RDATA14(Sample_Pos_Read[14]), .RDATA13(Sample_Pos_Read[13]), 
            .RDATA12(Sample_Pos_Read[12]), .RDATA11(Sample_Pos_Read[11]), 
            .RDATA10(Sample_Pos_Read[10]), .RDATA9(Sample_Pos_Read[9]), 
            .RDATA8(Sample_Pos_Read[8]), .RDATA7(Sample_Pos_Read[7]), .RDATA6(Sample_Pos_Read[6]), 
            .RDATA5(Sample_Pos_Read[5]), .RDATA4(Sample_Pos_Read[4]), .RDATA3(Sample_Pos_Read[3]), 
            .RDATA2(Sample_Pos_Read[2]), .RDATA1(Sample_Pos_Read[1]), .RDATA0(Sample_Pos_Read[0]));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28";
    defparam \iCE40UP.sp4k .INIT_3 = "0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85";
    defparam \iCE40UP.sp4k .INIT_4 = "0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E";
    defparam \iCE40UP.sp4k .INIT_5 = "0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2";
    defparam \iCE40UP.sp4k .INIT_6 = "0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB";
    defparam \iCE40UP.sp4k .INIT_A = "0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28";
    defparam \iCE40UP.sp4k .INIT_B = "0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7";
    defparam \iCE40UP.sp4k .INIT_C = "0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147";
    defparam \iCE40UP.sp4k .INIT_D = "0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28";
    defparam \iCE40UP.sp4k .INIT_E = "0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E";
    defparam \iCE40UP.sp4k .INIT_F = "0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "16";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module Sine_LUT
//

module Sine_LUT (input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  lscc_rom_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(99[99],107[34])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  u_rom (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(340[44],350[47])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[15] (Sample_Value[15]), 
            .\Sample_Value[14] (Sample_Value[14]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[6].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[13] (Sample_Value[13]), 
            .\Sample_Value[12] (Sample_Value[12]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[5].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[11] (Sample_Value[11]), 
            .\Sample_Value[10] (Sample_Value[10]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[4].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[9] (Sample_Value[9]), 
            .\Sample_Value[8] (Sample_Value[8]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[3].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[7] (Sample_Value[7]), 
            .\Sample_Value[6] (Sample_Value[6]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[5] (Sample_Value[5]), 
            .\Sample_Value[4] (Sample_Value[4]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[3] (Sample_Value[3]), 
            .\Sample_Value[2] (Sample_Value[2]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[1] (Sample_Value[1]), 
            .\Sample_Value[0] (Sample_Value[0]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[15] , 
            output \Sample_Value[14] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[15] ), .RDATA3(\Sample_Value[14] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E";
    defparam \iCE40UP.sp4k .INIT_1 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_3 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_5 = "0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_6 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_8 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_A = "0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_B = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_C = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_D = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_E = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_F = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[13] , 
            output \Sample_Value[12] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[13] ), .RDATA3(\Sample_Value[12] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_4 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_A = "0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_C = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_D = "0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_E = "0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[11] , 
            output \Sample_Value[10] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[11] ), .RDATA3(\Sample_Value[10] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5";
    defparam \iCE40UP.sp4k .INIT_3 = "0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E";
    defparam \iCE40UP.sp4k .INIT_4 = "0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1";
    defparam \iCE40UP.sp4k .INIT_A = "0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369";
    defparam \iCE40UP.sp4k .INIT_B = "0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
    defparam \iCE40UP.sp4k .INIT_C = "0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3";
    defparam \iCE40UP.sp4k .INIT_D = "0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387";
    defparam \iCE40UP.sp4k .INIT_E = "0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[9] , 
            output \Sample_Value[8] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[9] ), .RDATA3(\Sample_Value[8] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C";
    defparam \iCE40UP.sp4k .INIT_2 = "0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C";
    defparam \iCE40UP.sp4k .INIT_5 = "0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B";
    defparam \iCE40UP.sp4k .INIT_6 = "0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1";
    defparam \iCE40UP.sp4k .INIT_7 = "0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3";
    defparam \iCE40UP.sp4k .INIT_8 = "0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C";
    defparam \iCE40UP.sp4k .INIT_A = "0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278";
    defparam \iCE40UP.sp4k .INIT_B = "0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D";
    defparam \iCE40UP.sp4k .INIT_C = "0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3";
    defparam \iCE40UP.sp4k .INIT_D = "0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0";
    defparam \iCE40UP.sp4k .INIT_E = "0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[7] , 
            output \Sample_Value[6] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[7] ), .RDATA3(\Sample_Value[6] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396";
    defparam \iCE40UP.sp4k .INIT_3 = "0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3";
    defparam \iCE40UP.sp4k .INIT_4 = "0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A";
    defparam \iCE40UP.sp4k .INIT_6 = "0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0";
    defparam \iCE40UP.sp4k .INIT_8 = "0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0";
    defparam \iCE40UP.sp4k .INIT_A = "0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487";
    defparam \iCE40UP.sp4k .INIT_B = "0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5";
    defparam \iCE40UP.sp4k .INIT_C = "0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C";
    defparam \iCE40UP.sp4k .INIT_D = "0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C";
    defparam \iCE40UP.sp4k .INIT_E = "0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96";
    defparam \iCE40UP.sp4k .INIT_F = "0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[5] , 
            output \Sample_Value[4] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[5] ), .RDATA3(\Sample_Value[4] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369";
    defparam \iCE40UP.sp4k .INIT_5 = "0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D";
    defparam \iCE40UP.sp4k .INIT_A = "0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278";
    defparam \iCE40UP.sp4k .INIT_C = "0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69";
    defparam \iCE40UP.sp4k .INIT_D = "0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3";
    defparam \iCE40UP.sp4k .INIT_E = "0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5";
    defparam \iCE40UP.sp4k .INIT_F = "0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[3] , 
            output \Sample_Value[2] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[3] ), .RDATA3(\Sample_Value[2] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A";
    defparam \iCE40UP.sp4k .INIT_2 = "0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1";
    defparam \iCE40UP.sp4k .INIT_3 = "0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78";
    defparam \iCE40UP.sp4k .INIT_6 = "0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7";
    defparam \iCE40UP.sp4k .INIT_8 = "0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E";
    defparam \iCE40UP.sp4k .INIT_A = "0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63";
    defparam \iCE40UP.sp4k .INIT_B = "0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1";
    defparam \iCE40UP.sp4k .INIT_C = "0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5";
    defparam \iCE40UP.sp4k .INIT_D = "0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27";
    defparam \iCE40UP.sp4k .INIT_E = "0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8";
    defparam \iCE40UP.sp4k .INIT_F = "0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[1] , 
            output \Sample_Value[0] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[1] ), .RDATA3(\Sample_Value[0] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA";
    defparam \iCE40UP.sp4k .INIT_2 = "0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE";
    defparam \iCE40UP.sp4k .INIT_3 = "0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA";
    defparam \iCE40UP.sp4k .INIT_4 = "0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077";
    defparam \iCE40UP.sp4k .INIT_5 = "0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966";
    defparam \iCE40UP.sp4k .INIT_6 = "0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00";
    defparam \iCE40UP.sp4k .INIT_7 = "0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933";
    defparam \iCE40UP.sp4k .INIT_8 = "0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF";
    defparam \iCE40UP.sp4k .INIT_9 = "0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC";
    defparam \iCE40UP.sp4k .INIT_A = "0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500";
    defparam \iCE40UP.sp4k .INIT_B = "0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966";
    defparam \iCE40UP.sp4k .INIT_C = "0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE";
    defparam \iCE40UP.sp4k .INIT_D = "0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555";
    defparam \iCE40UP.sp4k .INIT_E = "0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177";
    defparam \iCE40UP.sp4k .INIT_F = "0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module Scale_Mult_U0
//

module Scale_Mult_U0 (output [10:0]\Adder_Mult[0] , input Main_Clock, input [10:0]\Scale_Initial[0] , 
            input Scaler_Reset, input \Scaler_Start[0] , output \SM_Scale_Mult[1] , 
            input [10:0]\Harmonic_Scale[0] , input GND_net, input VCC_net, 
            input n9221, output \Scaler_Ready[0] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [10:0]o_Mult_10__N_793;
    
    wire n5939;
    wire [11:0]n67;
    
    wire cout, n3053;
    wire [10:0]n1;
    
    wire n8107, n11569, n8105, n11566, n8103, n11563, n8101, n11560, 
        n8099, n11557, n11554, GND_net_c, VCC_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_793[1]), 
            .SP(n5939), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_793[2]), 
            .SP(n5939), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [2]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_793[3]), 
            .SP(n5939), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [3]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_793[4]), 
            .SP(n5939), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [4]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_793[5]), 
            .SP(n5939), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [5]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_793[6]), 
            .SP(n5939), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [6]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_793[7]), 
            .SP(n5939), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [7]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_793[8]), 
            .SP(n5939), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [8]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_793[9]), 
            .SP(n5939), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [9]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_793[10]), 
            .SP(n5939), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [10]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n3053), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(Scaler_Reset), .Q(\SM_Scale_Mult[1] ));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[0] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[1]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[0] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[0]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B)+!A))" *) LUT4 i777_2_lut (.A(\Scaler_Start[0] ), 
            .B(\SM_Scale_Mult[1] ), .Z(n3053));   /* synthesis lineinfo="@9(35[4],53[11])"*/
    defparam i777_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[0] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[2]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[0] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[3]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_Ready (.D(n9221), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[0] ));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[0] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[4]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A ((C)+!B)+!A (C))" *) LUT4 i1_2_lut_3_lut (.A(\Scaler_Start[0] ), 
            .B(\SM_Scale_Mult[1] ), .C(Scaler_Reset), .Z(n5939));
    defparam i1_2_lut_3_lut.INIT = "0xf2f2";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[0] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[0] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[5]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[0] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[0] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[0] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[0] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[0] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[0] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[0] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[0] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[0] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[0] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[0] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[6]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[0] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[7]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[0] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[8]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[0] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[9]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[0] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_793[10]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    FA2 add_1489_12 (.A0(GND_net), .B0(\Adder_Mult[0] [10]), .C0(n1[10]), 
        .D0(n8107), .CI0(n8107), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n11569), .CI1(n11569), .CO0(n11569), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1489_12.INIT0 = "0xc33c";
    defparam add_1489_12.INIT1 = "0xc33c";
    FA2 add_1489_10 (.A0(GND_net), .B0(\Adder_Mult[0] [8]), .C0(n1[8]), 
        .D0(n8105), .CI0(n8105), .A1(GND_net), .B1(\Adder_Mult[0] [9]), 
        .C1(n1[9]), .D1(n11566), .CI1(n11566), .CO0(n11566), .CO1(n8107), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1489_10.INIT0 = "0xc33c";
    defparam add_1489_10.INIT1 = "0xc33c";
    FA2 add_1489_8 (.A0(GND_net), .B0(\Adder_Mult[0] [6]), .C0(n1[6]), 
        .D0(n8103), .CI0(n8103), .A1(GND_net), .B1(\Adder_Mult[0] [7]), 
        .C1(n1[7]), .D1(n11563), .CI1(n11563), .CO0(n11563), .CO1(n8105), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1489_8.INIT0 = "0xc33c";
    defparam add_1489_8.INIT1 = "0xc33c";
    FA2 add_1489_6 (.A0(GND_net), .B0(\Adder_Mult[0] [4]), .C0(n1[4]), 
        .D0(n8101), .CI0(n8101), .A1(GND_net), .B1(\Adder_Mult[0] [5]), 
        .C1(n1[5]), .D1(n11560), .CI1(n11560), .CO0(n11560), .CO1(n8103), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1489_6.INIT0 = "0xc33c";
    defparam add_1489_6.INIT1 = "0xc33c";
    FA2 add_1489_4 (.A0(GND_net), .B0(\Adder_Mult[0] [2]), .C0(n1[2]), 
        .D0(n8099), .CI0(n8099), .A1(GND_net), .B1(\Adder_Mult[0] [3]), 
        .C1(n1[3]), .D1(n11557), .CI1(n11557), .CO0(n11557), .CO1(n8101), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1489_4.INIT0 = "0xc33c";
    defparam add_1489_4.INIT1 = "0xc33c";
    FA2 add_1489_2 (.A0(GND_net), .B0(\Adder_Mult[0] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[0] [1]), .C1(n1[1]), 
        .D1(n11554), .CI1(n11554), .CO0(n11554), .CO1(n8099), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1489_2.INIT0 = "0xc33c";
    defparam add_1489_2.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=98, LSE_RLINE=106 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_793[0]), 
            .SP(n5939), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [0]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=11) 
//

module \Adder(DIVISOR_BITS=11)  (output \Adder_Total[1][16] , input Main_Clock, 
            input Adder_Clear, output \Adder_Total[1][15] , output \Adder_Total[1][14] , 
            output \Adder_Total[1][13] , input reset_n_c, output \Adder_Total[1][12] , 
            output \Adder_Total[1][11] , output \Adder_Total[1][10] , output \Adder_Total[1][9] , 
            output \Adder_Total[1][8] , output \SM_Adder[0] , output \Adder_Total[1][7] , 
            output \Adder_Total[1][6] , input \Adder_Start[1] , output \Adder_Total[1][5] , 
            output \Adder_Total[1][4] , output \Adder_Total[1][3] , output \Adder_Total[1][2] , 
            output \Adder_Total[1][1] , output \Adder_Total[1][17] , output \Adder_Total[1][0] , 
            input [10:0]\Adder_Mult[1] , input GND_net, input [15:0]Sample_Value, 
            output n23, output n22, output n21, output n20, output n19, 
            output n18, output n17, output n16, output n15, output n14, 
            output n13, output n12, output n11, output n10, output n9, 
            output n8, output n7, output n6, output n5, output _72, 
            output _71, output _74, output _73, output _76, output _75, 
            output _78, output _77, output _80, output _79, output _82, 
            output _81, output _84, output _83, output _86, output _85, 
            output _88, output _87, output _89, input n6612, input n6611, 
            input n6610, input n6609, input n6608, input n6607, input n6606, 
            input n6605, input n6604, input n6603, input n6602, input n6601, 
            input n6600, input n6599, input n6598, input n6597, input n6596, 
            input n6594, input n6588);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n6531, n3310, n6529, n6527, n6525;
    wire [31:0]n167;
    
    wire n6533, n6519, n6523, n6521, n6535, n6507, n6517, n6515;
    wire [1:0]n8_c;
    
    wire n6513, n6511, n6509, n6505, n6503, n6501;
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@11(72[21],72[32])"*/
    
    wire n6331, n8001, n11626, n7999, n11530, n7997, n11527, n7995, 
        n11524, n7993, n11521, n7991, n11518, n7989, n11515, n7987, 
        n11512, n7985, n11509, n11506, VCC_net, GND_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i15 (.D(n6529), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][15] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i14 (.D(n6527), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][14] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i13 (.D(n6525), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][13] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i12 (.D(n6523), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][12] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4732_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n6533));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4732_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4725_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n6519));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4725_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i11 (.D(n6521), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][11] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i10 (.D(n6519), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][10] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4733_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n6535));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4733_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4719_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n6507));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4719_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i9 (.D(n6517), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][9] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i8 (.D(n6515), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][8] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(\SM_Adder[0] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i7 (.D(n6513), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][7] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i6 (.D(n6511), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][6] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i5 (.D(n6509), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][5] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i4584_3_lut_3_lut_3_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .C(\Adder_Start[1] ), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4584_3_lut_3_lut_3_lut.INIT = "0x4040";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i4 (.D(n6507), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][4] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4718_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n6505));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4718_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i3 (.D(n6505), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][3] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i2 (.D(n6503), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][2] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i1 (.D(n6501), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][1] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4717_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n6503));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4717_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i17 (.D(n6533), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][17] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4727_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n6523));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4727_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i18 (.D(n6535), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1] [18]));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i0 (.D(n6331), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][0] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i4726_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n6521));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4726_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4598_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n6331));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4598_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res5__i19 (.D(n6612), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_71));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i19.REGSET = "RESET";
    defparam Working_Total_res2_res5__i19.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4713_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n6501));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4713_2_lut.INIT = "0x8888";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(\Adder_Mult[1] [10]), .A9(\Adder_Mult[1] [9]), 
          .A8(\Adder_Mult[1] [8]), .A7(\Adder_Mult[1] [7]), .A6(\Adder_Mult[1] [6]), 
          .A5(\Adder_Mult[1] [5]), .A4(\Adder_Mult[1] [4]), .A3(\Adder_Mult[1] [3]), 
          .A2(\Adder_Mult[1] [2]), .A1(\Adder_Mult[1] [1]), .A0(\Adder_Mult[1] [0]), 
          .B15(Sample_Value[15]), .B14(Sample_Value[14]), .B13(Sample_Value[13]), 
          .B12(Sample_Value[12]), .B11(Sample_Value[11]), .B10(Sample_Value[10]), 
          .B9(Sample_Value[9]), .B8(Sample_Value[8]), .B7(Sample_Value[7]), 
          .B6(Sample_Value[6]), .B5(Sample_Value[5]), .B4(Sample_Value[4]), 
          .B3(Sample_Value[3]), .B2(Sample_Value[2]), .B1(Sample_Value[1]), 
          .B0(Sample_Value[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
          .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
          .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
          .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O29(n5), .O28(n6), .O27(n7), .O26(n8), 
          .O25(n9), .O24(n10), .O23(n11), .O22(n12), .O21(n13), .O20(n14), 
          .O19(n15), .O18(n16), .O17(n17), .O16(n18), .O15(n19), .O14(n20), 
          .O13(n21), .O12(n22), .O11(n23));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lut_function="(A+!(B))" *) LUT4 i999_2_lut_2_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .Z(n3310));
    defparam i999_2_lut_2_lut.INIT = "0xbbbb";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[1][17] ), .C0(_72), 
        .D0(n8001), .CI0(n8001), .A1(GND_net), .B1(\Adder_Total[1] [18]), 
        .C1(_71), .D1(n11626), .CI1(n11626), .CO0(n11626), .S0(n167[17]), 
        .S1(n167[18]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[1][15] ), .C0(_74), 
        .D0(n7999), .CI0(n7999), .A1(GND_net), .B1(\Adder_Total[1][16] ), 
        .C1(_73), .D1(n11530), .CI1(n11530), .CO0(n11530), .CO1(n8001), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[1][13] ), .C0(_76), 
        .D0(n7997), .CI0(n7997), .A1(GND_net), .B1(\Adder_Total[1][14] ), 
        .C1(_75), .D1(n11527), .CI1(n11527), .CO0(n11527), .CO1(n7999), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[1][11] ), .C0(_78), 
        .D0(n7995), .CI0(n7995), .A1(GND_net), .B1(\Adder_Total[1][12] ), 
        .C1(_77), .D1(n11524), .CI1(n11524), .CO0(n11524), .CO1(n7997), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[1][9] ), .C0(_80), 
        .D0(n7993), .CI0(n7993), .A1(GND_net), .B1(\Adder_Total[1][10] ), 
        .C1(_79), .D1(n11521), .CI1(n11521), .CO0(n11521), .CO1(n7995), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[1][7] ), .C0(_82), 
        .D0(n7991), .CI0(n7991), .A1(GND_net), .B1(\Adder_Total[1][8] ), 
        .C1(_81), .D1(n11518), .CI1(n11518), .CO0(n11518), .CO1(n7993), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[1][5] ), .C0(_84), 
        .D0(n7989), .CI0(n7989), .A1(GND_net), .B1(\Adder_Total[1][6] ), 
        .C1(_83), .D1(n11515), .CI1(n11515), .CO0(n11515), .CO1(n7991), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[1][3] ), .C0(_86), 
        .D0(n7987), .CI0(n7987), .A1(GND_net), .B1(\Adder_Total[1][4] ), 
        .C1(_85), .D1(n11512), .CI1(n11512), .CO0(n11512), .CO1(n7989), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[1][1] ), .C0(_88), 
        .D0(n7985), .CI0(n7985), .A1(GND_net), .B1(\Adder_Total[1][2] ), 
        .C1(_87), .D1(n11509), .CI1(n11509), .CO0(n11509), .CO1(n7987), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[1][0] ), .C1(_89), .D1(n11506), .CI1(n11506), 
        .CO0(n11506), .CO1(n7985), .S1(n167[0]));   /* synthesis lineinfo="@3(49[24],49[107])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    FD1P3XZ Working_Total_res2_res5__i18 (.D(n6611), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_72));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i18.REGSET = "RESET";
    defparam Working_Total_res2_res5__i18.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i17 (.D(n6610), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_73));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i17.REGSET = "RESET";
    defparam Working_Total_res2_res5__i17.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i16 (.D(n6609), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_74));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i16.REGSET = "RESET";
    defparam Working_Total_res2_res5__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i15 (.D(n6608), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_75));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i15.REGSET = "RESET";
    defparam Working_Total_res2_res5__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4731_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n6531));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4731_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4730_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n6529));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4730_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4729_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n6527));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4729_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4728_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n6525));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4728_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4724_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n6517));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4724_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4723_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n6515));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4723_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res5__i14 (.D(n6607), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_76));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i14.REGSET = "RESET";
    defparam Working_Total_res2_res5__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i13 (.D(n6606), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_77));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i13.REGSET = "RESET";
    defparam Working_Total_res2_res5__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i12 (.D(n6605), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_78));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i12.REGSET = "RESET";
    defparam Working_Total_res2_res5__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i11 (.D(n6604), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_79));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i11.REGSET = "RESET";
    defparam Working_Total_res2_res5__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i10 (.D(n6603), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_80));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i10.REGSET = "RESET";
    defparam Working_Total_res2_res5__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i9 (.D(n6602), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_81));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i9.REGSET = "RESET";
    defparam Working_Total_res2_res5__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i8 (.D(n6601), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_82));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i8.REGSET = "RESET";
    defparam Working_Total_res2_res5__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i7 (.D(n6600), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_83));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i7.REGSET = "RESET";
    defparam Working_Total_res2_res5__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i6 (.D(n6599), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_84));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i6.REGSET = "RESET";
    defparam Working_Total_res2_res5__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4722_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n6513));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4722_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res5__i5 (.D(n6598), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_85));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i5.REGSET = "RESET";
    defparam Working_Total_res2_res5__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i4 (.D(n6597), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_86));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i4.REGSET = "RESET";
    defparam Working_Total_res2_res5__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i3 (.D(n6596), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_87));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i3.REGSET = "RESET";
    defparam Working_Total_res2_res5__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i2 (.D(n6594), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_88));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i2.REGSET = "RESET";
    defparam Working_Total_res2_res5__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res5__i1 (.D(n6588), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_89));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam Working_Total_res2_res5__i1.REGSET = "RESET";
    defparam Working_Total_res2_res5__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4721_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n6511));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4721_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i4720_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n6509));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam i4720_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=79, LSE_RLINE=88 *) FD1P3XZ o_Accumulator__i16 (.D(n6531), 
            .SP(n3310), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][16] ));   /* synthesis lineinfo="@3(28[3],55[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (output \ADC_Data[3][8] , output \Receive_Byte[0] , output \ADC_Data[3][9] , 
            output n5901, output n6308, output \ADC_Data[3][10] , output ADC_Data_Received, 
            input reset_n_c, output \ADC_Data[3][7] , output \ADC_Data[4][0] , 
            output \ADC_Data[4][1] , output \ADC_Data[4][2] , output \ADC_Data[4][3] , 
            output \ADC_Data[4][4] , output \ADC_Data[4][5] , output \ADC_Data[4][6] , 
            output [15:0]\ADC_Data[0] , output \ADC_Data[4][7] , output \ADC_Data[4][8] , 
            output \ADC_Data[1][0] , output \ADC_Data[1][1] , output \ADC_Data[1][2] , 
            output \ADC_Data[1][3] , output \ADC_Data[1][4] , output \ADC_Data[1][5] , 
            output \ADC_Data[1][6] , output \ADC_Data[1][7] , output \ADC_Data[1][8] , 
            output \ADC_Data[1][9] , output \ADC_Data[1][10] , input Main_Clock, 
            input reset_n_N_209, output \ADC_Data[2][0] , output \ADC_Data[2][1] , 
            output \ADC_Data[4][9] , output \ADC_Data[2][2] , output \ADC_Data[4][10] , 
            output \ADC_Data[2][3] , output \ADC_Data[2][4] , output \ADC_Data[2][5] , 
            output \ADC_Data[2][6] , output [15:0]\ADC_Data[5] , output \ADC_Data[2][7] , 
            output \ADC_Data[2][8] , input i_ADC_CS, output \ADC_Data[2][9] , 
            output \ADC_Data[2][10] , output \ADC_Data[3][0] , output \ADC_Data[3][1] , 
            output \ADC_Data[3][2] , output \ADC_Data[3][3] , input i_ADC_Data_c, 
            output \ADC_Data[3][4] , input i_ADC_Clock_c, output \ADC_Data[3][5] , 
            input n6591, output \ADC_Data[3][6] );
    
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(31[6],31[18])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(48[7],48[24])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire Data_State, n5800;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(22[12],22[24])"*/
    wire [3:0]n409;
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(21[12],21[23])"*/
    
    wire n9, n9_adj_1117, n5787, n7, SM_ADC_In, CS_Stable, n9284, 
        n5822, n7_adj_1118, n5770, n7270, n9262, n5, n7091, n6638, 
        n7189, n11, n5775;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(35[12],35[24])"*/
    wire [2:0]n17;
    
    wire n7417, n6563, n5841, n12, n5812, n9_adj_1119, n5813, 
        n9_adj_1120, n5814, n8879, n10, n9_adj_1121, n5815, n5801, 
        n5682, n5838, n5839, n5788, n11_adj_1122, n5823, n5840, 
        n5843, n5844, n10_adj_1123, n5853, n5854, n5776, n5855, 
        n5856, n5773, n5778, n12_adj_1124, n5820, n5845, n12_adj_1125, 
        n5824, n31, n12_adj_1126, n5817, n12_adj_1127, n5818, n8916, 
        n33, n5846, n5802, n5848, n30, n5793, n5783, n5849, 
        n5828, n5829, o_Data_Received_N_631, n5850, n5774, n5830, 
        n5831, n5796, n5780, n5851, i_ADC_CS_c, n9606, n5797, 
        n5784, n5789, n5819, n5833, n5777, n5834, n5771, n5835, 
        n5803, n5836, n5798, n5790, n5825, n5821, n5804, n5791, 
        n5826, n5785, n5786;
    wire [3:0]n402;
    
    wire n5782, n7125, n5799, CS_State, n4155, n8877, n5083, n7268, 
        n4162, n4164, Clock_State, n5795, n1, n5811, CS_Stable_N_650, 
        CS_State_N_640, n7272, GND_net, VCC_net;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i58  (.D(Data_State), 
            .SP(n5787), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][9] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i58 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i58 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1129_2_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .Z(n409[1]));   /* synthesis lineinfo="@2(95[24],95[43])"*/
    defparam i1129_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B+(C)))" *) LUT4 equal_904_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_904_i9_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+!(C)))" *) LUT4 equal_898_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1117));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_898_i9_2_lut_3_lut.INIT = "0xefef";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i59  (.D(Data_State), 
            .SP(n5822), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][10] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i59 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i59 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B (C))+!A))" *) LUT4 i3668_3_lut (.A(n5901), .B(n7), 
            .C(SM_ADC_In), .Z(n6308));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i3668_3_lut.INIT = "0x2a2a";
    (* lut_function="((B+!(C (D)))+!A)" *) LUT4 i1_3_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(Receive_Bit[1]), .D(Receive_Bit[2]), .Z(n9284));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xdfff";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i56  (.D(Data_State), 
            .SP(n5841), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][7] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i56 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i56 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i7124_2_lut (.A(n7_adj_1118), .B(n5770), 
            .Z(n7270));
    defparam i7124_2_lut.INIT = "0x1111";
    (* lut_function="(!(A (B+!(C))+!A (B (C+!(D))+!B !(C+(D)))))" *) LUT4 i4476_4_lut (.A(n9262), 
            .B(n5), .C(ADC_Data_Received), .D(n7091), .Z(n6638));   /* synthesis lineinfo="@11(48[7],48[24])"*/
    defparam i4476_4_lut.INIT = "0x3530";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i7199_2_lut_3_lut (.A(n7189), 
            .B(n11), .C(n5770), .Z(n5775));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7199_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A))" *) LUT4 i5202_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i5202_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i3918_2_lut (.A(reset_n_c), .B(n7417), 
            .Z(n6563));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i3918_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i65  (.D(Data_State), 
            .SP(n5801), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i65 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i65 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7026_2_lut_3_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(n12), .D(n9_adj_1117), .Z(n5812));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7026_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7032_2_lut_3_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(n12), .D(n9_adj_1119), .Z(n5813));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7032_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7035_2_lut_3_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(n12), .D(n9_adj_1120), .Z(n5814));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7035_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7283_3_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(n9_adj_1119), .D(n7_adj_1118), .Z(n8879));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7283_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i5211_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i5211_3_lut.INIT = "0x6a6a";
    (* lut_function="((B)+!A)" *) LUT4 equal_887_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_887_i10_2_lut.INIT = "0xdddd";
    (* lut_function="((B+!(C))+!A)" *) LUT4 equal_886_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1119));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_886_i9_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7038_2_lut_3_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(n12), .D(n9_adj_1121), .Z(n5815));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7038_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i5204_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam i5204_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i66  (.D(Data_State), 
            .SP(n5788), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][1] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i66 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i66 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C)+!B))" *) LUT4 equal_928_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1120));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_928_i9_2_lut_3_lut.INIT = "0xfbfb";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7205_2_lut_4_lut (.A(n7189), 
            .B(n11), .C(n5682), .D(n9_adj_1120), .Z(n5838));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7205_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7202_2_lut_4_lut (.A(n7189), 
            .B(n11), .C(n5682), .D(n9_adj_1119), .Z(n5839));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7202_2_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i67  (.D(Data_State), 
            .SP(n5823), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][2] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i67 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i67 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 equal_888_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11_adj_1122));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_888_i11_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i68  (.D(Data_State), 
            .SP(n5843), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][3] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i68 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i68 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7196_2_lut_4_lut (.A(n7189), 
            .B(n11), .C(n5682), .D(n9_adj_1117), .Z(n5840));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7196_2_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i69  (.D(Data_State), 
            .SP(n5844), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][4] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i69 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i69 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i70  (.D(Data_State), 
            .SP(n5776), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][5] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i70 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i70 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7094_2_lut_3_lut_4_lut (.A(n10_adj_1123), 
            .B(n11_adj_1122), .C(n9_adj_1120), .D(n5682), .Z(n5853));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7094_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7091_2_lut_3_lut_4_lut (.A(n10_adj_1123), 
            .B(n11_adj_1122), .C(n9_adj_1119), .D(n5682), .Z(n5854));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7091_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+!(B (C)))" *) LUT4 equal_922_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1121));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_922_i9_2_lut_3_lut.INIT = "0xbfbf";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i71  (.D(Data_State), 
            .SP(n5845), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][6] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i71 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i71 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7085_2_lut_3_lut_4_lut (.A(n10_adj_1123), 
            .B(n11_adj_1122), .C(n9_adj_1117), .D(n5682), .Z(n5855));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7085_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7082_2_lut_3_lut_4_lut (.A(n10_adj_1123), 
            .B(n11_adj_1122), .C(n9), .D(n5682), .Z(n5856));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7082_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))" *) LUT4 i7029_2_lut (.A(n12), .B(n5770), 
            .Z(n5773));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7029_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7172_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1122), .C(n9_adj_1120), .D(n5682), .Z(n5843));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7172_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i7088_2_lut_3_lut (.A(n10_adj_1123), 
            .B(n11_adj_1122), .C(n5770), .Z(n5778));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7088_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7217_2_lut_3_lut_4_lut (.A(n9_adj_1121), 
            .B(SM_ADC_In), .C(CS_Stable), .D(n12_adj_1124), .Z(n5820));
    defparam i7217_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(Data_State), 
            .SP(n31), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n7_adj_1118));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7145_2_lut_3_lut_4_lut (.A(n9_adj_1121), 
            .B(SM_ADC_In), .C(CS_Stable), .D(n12_adj_1125), .Z(n5824));
    defparam i7145_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i1_2_lut_4_lut (.A(CS_Stable), 
            .B(n7_adj_1118), .C(SM_ADC_In), .D(n9_adj_1120), .Z(n31));
    defparam i1_2_lut_4_lut.INIT = "0x0010";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7250_2_lut_3_lut_4_lut (.A(n9_adj_1121), 
            .B(SM_ADC_In), .C(CS_Stable), .D(n12_adj_1126), .Z(n5817));
    defparam i7250_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(Data_State), 
            .SP(n8879), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7274_2_lut_3_lut_4_lut (.A(n9_adj_1121), 
            .B(SM_ADC_In), .C(CS_Stable), .D(n12_adj_1127), .Z(n5818));
    defparam i7274_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7169_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1122), .C(n9_adj_1119), .D(n5682), .Z(n5844));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7169_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7193_2_lut_4_lut (.A(n7189), 
            .B(n11), .C(n5682), .D(n9), .Z(n5841));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7193_2_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i72  (.D(Data_State), 
            .SP(n5846), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][7] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i72 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i72 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i7074_2_lut (.A(SM_ADC_In), .B(CS_Stable), 
            .Z(n5));
    defparam i7074_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i2_3_lut_4_lut (.A(CS_Stable), 
            .B(n7_adj_1118), .C(n9_adj_1121), .D(SM_ADC_In), .Z(n8916));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i2_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B (C)+!B (C (D)))))" *) LUT4 i7079_3_lut_4_lut_4_lut (.A(CS_Stable), 
            .B(n7_adj_1118), .C(SM_ADC_In), .D(n9), .Z(n33));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7079_3_lut_4_lut_4_lut.INIT = "0x0515";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i73  (.D(Data_State), 
            .SP(n5802), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][8] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i73 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i73 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(Data_State), 
            .SP(n7270), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_425 (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1124));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_425.INIT = "0xffef";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(Data_State), 
            .SP(n30), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7127_2_lut_3_lut_4_lut (.A(n7189), 
            .B(n11_adj_1122), .C(n9_adj_1120), .D(n5682), .Z(n5848));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7127_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(Data_State), 
            .SP(n33), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(Data_State), 
            .SP(n5793), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(Data_State), 
            .SP(n5783), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(Data_State), 
            .SP(n5818), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7121_2_lut_3_lut_4_lut (.A(n7189), 
            .B(n11_adj_1122), .C(n9_adj_1119), .D(n5682), .Z(n5849));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7121_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 equal_925_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1125));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_925_i12_2_lut_3_lut_4_lut.INIT = "0xfeff";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(Data_State), 
            .SP(n5828), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 equal_934_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Bit[3]), .D(\Receive_Byte[0] ), 
            .Z(n12_adj_1126));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_934_i12_2_lut_3_lut_4_lut.INIT = "0xfeff";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(Data_State), 
            .SP(n5829), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 equal_905_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Bit[3]), .D(\Receive_Byte[0] ), 
            .Z(n12));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_905_i12_2_lut_3_lut_4_lut.INIT = "0xffef";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(Data_State), 
            .SP(n5774), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i7054_3_lut (.A(SM_ADC_In), .B(n7), 
            .C(o_Data_Received_N_631), .Z(n9262));   /* synthesis lineinfo="@2(27[6],27[15])"*/
    defparam i7054_3_lut.INIT = "0xdfdf";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 equal_886_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Bit[3]), .D(\Receive_Byte[0] ), 
            .Z(n12_adj_1127));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_886_i12_2_lut_3_lut_4_lut.INIT = "0xefff";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7109_2_lut_3_lut_4_lut (.A(n7189), 
            .B(n11_adj_1122), .C(n9_adj_1117), .D(n5682), .Z(n5850));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7109_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(Data_State), 
            .SP(n5830), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(Data_State), 
            .SP(n5831), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(Data_State), 
            .SP(n5796), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i26  (.D(Data_State), 
            .SP(n5780), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][9] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i26 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i26 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i27  (.D(Data_State), 
            .SP(n5817), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][10] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i27 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i27 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7106_2_lut_3_lut_4_lut (.A(n7189), 
            .B(n11_adj_1122), .C(n9), .D(n5682), .Z(n5851));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7106_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ CS_Stable_c (.D(i_ADC_CS_c), 
            .SP(n9606), .CK(Main_Clock), .SR(reset_n_N_209), .Q(CS_Stable));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam CS_Stable_c.REGSET = "SET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(Data_State), 
            .SP(n5797), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(Data_State), 
            .SP(n5784), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i74  (.D(Data_State), 
            .SP(n5789), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][9] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i74 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i74 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(Data_State), 
            .SP(n5819), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i75  (.D(Data_State), 
            .SP(n5824), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][10] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i75 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i75 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(Data_State), 
            .SP(n5833), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(Data_State), 
            .SP(n5834), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i7115_2_lut_3_lut (.A(n7189), 
            .B(n11_adj_1122), .C(n5770), .Z(n5777));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7115_2_lut_3_lut.INIT = "0x0202";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(Data_State), 
            .SP(n5771), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i4544_2_lut (.A(Receive_Bit[3]), .B(\Receive_Byte[0] ), 
            .Z(n7189));
    defparam i4544_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(Data_State), 
            .SP(n5835), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i81  (.D(Data_State), 
            .SP(n5803), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [0]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i81 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i81 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(Data_State), 
            .SP(n5836), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(Data_State), 
            .SP(n5798), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B+(C))))" *) LUT4 i1_3_lut_3_lut (.A(o_Data_Received_N_631), 
            .B(CS_Stable), .C(SM_ADC_In), .Z(n5901));
    defparam i1_3_lut_3_lut.INIT = "0x2323";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1136_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .Z(n409[2]));   /* synthesis lineinfo="@2(95[24],95[43])"*/
    defparam i1136_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1143_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[3]), 
            .Z(n409[3]));   /* synthesis lineinfo="@2(95[24],95[43])"*/
    defparam i1143_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7163_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1122), .C(n9_adj_1117), .D(n5682), .Z(n5845));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7163_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i82  (.D(Data_State), 
            .SP(n5790), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [1]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i82 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i82 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i83  (.D(Data_State), 
            .SP(n5825), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [2]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i83 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i83 .SRMODE = "CE_OVER_LSR";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@11(9[14],9[22])"*/
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7160_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1122), .C(n9), .D(n5682), .Z(n5846));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7160_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i84  (.D(Data_State), 
            .SP(n5848), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [3]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i84 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i84 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i85  (.D(Data_State), 
            .SP(n5849), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [4]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i85 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i85 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i7208_2_lut_3_lut_4_lut (.A(n9_adj_1121), 
            .B(n5682), .C(n11), .D(n7189), .Z(n5821));
    defparam i7208_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i86  (.D(Data_State), 
            .SP(n5777), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [5]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i86 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i86 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i87  (.D(Data_State), 
            .SP(n5850), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [6]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i87 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i87 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i88  (.D(Data_State), 
            .SP(n5851), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [7]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i88 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i88 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i89  (.D(Data_State), 
            .SP(n5804), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [8]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i89 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i89 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i90  (.D(Data_State), 
            .SP(n5791), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [9]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i90 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i90 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7238_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1120), .D(n5682), .Z(n5833));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7238_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i91  (.D(Data_State), 
            .SP(n5826), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [10]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i91 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i91 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i92  (.D(Data_State), 
            .SP(n5853), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [11]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i92 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i92 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i93  (.D(Data_State), 
            .SP(n5854), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [12]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i93 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i93 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i94  (.D(Data_State), 
            .SP(n5778), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [13]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i94 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i94 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i42  (.D(Data_State), 
            .SP(n5785), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][9] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i42 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i42 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i95  (.D(Data_State), 
            .SP(n5855), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [14]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i95 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i95 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i1_2_lut_4_lut_adj_426 (.A(CS_Stable), 
            .B(n7_adj_1118), .C(SM_ADC_In), .D(n9_adj_1117), .Z(n30));
    defparam i1_2_lut_4_lut_adj_426.INIT = "0x0010";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i7211_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n11), .D(n7189), .Z(n5786));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7211_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i7277_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n12_adj_1127), .Z(n5783));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7277_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i7253_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n12_adj_1126), .Z(n5780));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7253_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7259_2_lut_3_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(n12_adj_1127), .D(n9), .Z(n5831));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7259_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7235_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1119), .D(n5682), .Z(n5834));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7235_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7178_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n11_adj_1122), .D(n10), .Z(n5788));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7178_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i7148_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n12_adj_1125), .Z(n5789));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7148_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7244_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n11), .D(n10), .Z(n5784));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7244_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i7136_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n11_adj_1122), .D(n7189), .Z(n5790));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7136_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1100_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n402[1]));   /* synthesis lineinfo="@2(92[22],92[40])"*/
    defparam i1100_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i7220_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n12_adj_1124), .Z(n5785));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7220_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i7041_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n12), .Z(n5782));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7041_2_lut_3_lut.INIT = "0x0101";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i96  (.D(Data_State), 
            .SP(n5856), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [15]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i96 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i96 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i43  (.D(Data_State), 
            .SP(n5820), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][10] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i43 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i43 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n402[1]), 
            .SP(n7091), .CK(Clock_Stable), .SR(n7125), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7262_2_lut_3_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(n12_adj_1127), .D(n9_adj_1117), .Z(n5830));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7262_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7100_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n11_adj_1122), .D(n10_adj_1123), .Z(n5791));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7100_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n402[2]), 
            .SP(n7091), .CK(Clock_Stable), .SR(n7125), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(Data_State), 
            .SP(n8916), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i7166_2_lut_3_lut (.A(n10), .B(n11_adj_1122), 
            .C(n5770), .Z(n5776));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7166_2_lut_3_lut.INIT = "0x0101";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n402[3]), 
            .SP(n7091), .CK(Clock_Stable), .SR(n7125), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i49  (.D(Data_State), 
            .SP(n5799), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i49 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i49 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i992_1_lut (.A(CS_Stable), .Z(n7091));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam i992_1_lut.INIT = "0x5555";
    FD1P3XZ Count_Stable_956__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n6563), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam Count_Stable_956__i0.REGSET = "RESET";
    defparam Count_Stable_956__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i50  (.D(Data_State), 
            .SP(n5786), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][1] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i50 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B ((D)+!C)+!B !(C))))" *) LUT4 i7118_4_lut (.A(CS_Stable), 
            .B(n7), .C(SM_ADC_In), .D(o_Data_Received_N_631), .Z(n7125));
    defparam i7118_4_lut.INIT = "0x4505";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7229_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1117), .D(n5682), .Z(n5835));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7229_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i51  (.D(Data_State), 
            .SP(n5821), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][2] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i51 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i51 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i52  (.D(Data_State), 
            .SP(n5838), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][3] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i52 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i52 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7226_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9), .D(n5682), .Z(n5836));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7226_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7268_2_lut_3_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(n12_adj_1127), .D(n9_adj_1119), .Z(n5829));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7268_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ SM_ADC_In_c (.D(n9262), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i3_4_lut (.A(\Receive_Byte[0] ), 
            .B(Receive_Byte[3]), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n7));
    defparam i3_4_lut.INIT = "0xfdff";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7271_2_lut_3_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(n12_adj_1127), .D(n9_adj_1120), .Z(n5828));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7271_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1558_2_lut_3_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .C(reset_n_c), .Z(n4155));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam i1558_2_lut_3_lut.INIT = "0x6060";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i53  (.D(Data_State), 
            .SP(n5839), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][4] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i53 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i53 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i7232_2_lut_3_lut (.A(n10), .B(n11), 
            .C(n5770), .Z(n5771));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7232_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!((B)+!A))" *) LUT4 i2_2_lut (.A(reset_n_c), .B(n8877), 
            .Z(n5083));
    defparam i2_2_lut.INIT = "0x2222";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i7112_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n7_adj_1118), .Z(n7268));
    defparam i7112_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i7214_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n11), .D(n7189), .Z(n5799));
    defparam i7214_2_lut_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7175_2_lut_3_lut_4_lut (.A(n9_adj_1121), 
            .B(n5682), .C(n11_adj_1122), .D(n10), .Z(n5823));
    defparam i7175_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i7154_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n12_adj_1125), .Z(n5802));
    defparam i7154_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1565_2_lut_3_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .C(reset_n_c), .Z(n4162));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam i1565_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i7280_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n12_adj_1127), .Z(n5793));
    defparam i7280_2_lut_3_lut.INIT = "0x0202";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ Clock_State_c (.D(i_ADC_Clock_c), 
            .SP(n4164), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i7256_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n12_adj_1126), .Z(n5796));
    defparam i7256_2_lut_3_lut.INIT = "0x0202";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ Data_State_c (.D(i_ADC_Data_c), 
            .SP(n4162), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7181_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n11_adj_1122), .D(n10), .Z(n5801));
    defparam i7181_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7247_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n11), .D(n10), .Z(n5797));
    defparam i7247_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i7223_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n12_adj_1124), .Z(n5798));
    defparam i7223_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i7139_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n11_adj_1122), .D(n7189), .Z(n5803));
    defparam i7139_2_lut_3_lut_4_lut.INIT = "0x0200";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ CS_State_c (.D(i_ADC_CS_c), 
            .SP(n4155), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ Clock_Stable_c (.D(i_ADC_Clock_c), 
            .SP(n5083), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(46[9],71[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i7048_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n12), .Z(n5795));
    defparam i7048_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7103_2_lut_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n11_adj_1122), .D(n10_adj_1123), .Z(n5804));
    defparam i7103_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i7190_2_lut_3_lut_4_lut (.A(n10_adj_1123), 
            .B(n11), .C(n9284), .D(Receive_Bit[0]), .Z(n5800));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7190_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7184_2_lut_3_lut_4_lut (.A(n10_adj_1123), 
            .B(n11), .C(n5682), .D(n9_adj_1121), .Z(n5822));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7184_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7187_2_lut_3_lut_4_lut (.A(n10_adj_1123), 
            .B(n11), .C(n9284), .D(Receive_Bit[0]), .Z(n5787));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i7187_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[3]), .D(Receive_Bit[2]), 
            .Z(o_Data_Received_N_631));
    defparam i3_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(Data_State), 
            .SP(n5795), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1107_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .Z(n402[2]));
    defparam i1107_2_lut_3_lut.INIT = "0x7878";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i54  (.D(Data_State), 
            .SP(n5775), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][5] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i54 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i54 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1114_3_lut_4_lut (.A(Receive_Bit[0]), 
            .B(Receive_Bit[1]), .C(Receive_Bit[2]), .D(Receive_Bit[3]), 
            .Z(n402[3]));
    defparam i1114_3_lut_4_lut.INIT = "0x7f80";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ Receive_Bit_i0_i0 (.D(n1), 
            .SP(n7091), .CK(Clock_Stable), .SR(n5), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "SET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7241_2_lut_3_lut_4_lut (.A(n9_adj_1121), 
            .B(n5682), .C(n11), .D(n10), .Z(n5819));
    defparam i7241_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n409[1]), 
            .SP(n5901), .CK(Clock_Stable), .SR(n6308), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ o_Data_Received (.D(n6638), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n409[2]), 
            .SP(n5901), .CK(Clock_Stable), .SR(n6308), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n409[3]), 
            .SP(n5901), .CK(Clock_Stable), .SR(n6308), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(Data_State), 
            .SP(n5782), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut (.A(SM_ADC_In), .B(CS_Stable), 
            .Z(n5682));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i1_2_lut.INIT = "0xdddd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(Data_State), 
            .SP(n5815), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(Data_State), 
            .SP(n5814), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))" *) LUT4 equal_932_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10_adj_1123));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_932_i10_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(Data_State), 
            .SP(n5813), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(Data_State), 
            .SP(n5773), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i7133_2_lut_3_lut_4_lut (.A(n9_adj_1121), 
            .B(n5682), .C(n11_adj_1122), .D(n7189), .Z(n5825));
    defparam i7133_2_lut_3_lut_4_lut.INIT = "0x0100";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(Data_State), 
            .SP(n5812), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i7023_2_lut_3_lut_4_lut (.A(SM_ADC_In), 
            .B(CS_Stable), .C(n12), .D(n9), .Z(n5811));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7023_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="((B)+!A)" *) LUT4 equal_885_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam equal_885_i11_2_lut.INIT = "0xdddd";
    (* lut_function="(A ((C+(D))+!B)+!A (B+(C+(D))))" *) LUT4 i2_3_lut_4_lut_adj_427 (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(CS_Stable_N_650), .D(CS_State_N_640), 
            .Z(n7417));   /* synthesis lineinfo="@2(50[8],50[34])"*/
    defparam i2_3_lut_4_lut_adj_427.INIT = "0xfff6";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1567_2_lut_3_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(reset_n_c), .Z(n4164));   /* synthesis lineinfo="@2(50[8],50[34])"*/
    defparam i1567_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i2_3_lut_4_lut_adj_428 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .D(n5682), .Z(n5770));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i2_3_lut_4_lut_adj_428.INIT = "0xfffd";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i7097_2_lut_3_lut_4_lut (.A(n9_adj_1121), 
            .B(n5682), .C(n11_adj_1122), .D(n10_adj_1123), .Z(n5826));
    defparam i7097_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))" *) LUT4 i7265_2_lut (.A(n12_adj_1127), .B(n5770), 
            .Z(n5774));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7265_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(Data_State), 
            .SP(n5811), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(Data_State), 
            .SP(n7272), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n6591), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\Receive_Byte[0] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(Data_State), 
            .SP(n7268), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i55  (.D(Data_State), 
            .SP(n5840), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][6] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i55 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i55 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i7130_2_lut_3_lut (.A(Receive_Bit[0]), 
            .B(n9284), .C(n7_adj_1118), .Z(n7272));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam i7130_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A (B)))" *) LUT4 i7063_2_lut (.A(n8877), .B(reset_n_c), 
            .Z(n9606));
    defparam i7063_2_lut.INIT = "0x7777";
    (* lut_function="(!(A))" *) LUT4 i1399_1_lut (.A(Receive_Bit[0]), .Z(n1));   /* synthesis lineinfo="@2(91[7],91[44])"*/
    defparam i1399_1_lut.INIT = "0x5555";
    FD1P3XZ Count_Stable_956__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n6563), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam Count_Stable_956__i2.REGSET = "RESET";
    defparam Count_Stable_956__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i3_4_lut_adj_429 (.A(Count_Stable[2]), 
            .B(Count_Stable[0]), .C(n7417), .D(Count_Stable[1]), .Z(n8877));
    defparam i3_4_lut_adj_429.INIT = "0xfeff";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_CS_I_0_2_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .Z(CS_State_N_640));   /* synthesis lineinfo="@2(56[8],56[28])"*/
    defparam i_SPI_CS_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_Data_I_0_2_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .Z(CS_Stable_N_650));   /* synthesis lineinfo="@2(53[8],53[32])"*/
    defparam i_SPI_Data_I_0_2_lut.INIT = "0x6666";
    FD1P3XZ Count_Stable_956__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n6563), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(61[21],61[40])"*/
    defparam Count_Stable_956__i1.REGSET = "RESET";
    defparam Count_Stable_956__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=49, LSE_RLINE=62 *) FD1P3XZ \r_Bytes_In[0]__i57  (.D(Data_State), 
            .SP(n5800), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][8] ));   /* synthesis lineinfo="@2(75[3],107[6])"*/
    defparam \r_Bytes_In[0]__i57 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i57 .SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule
