$date
	Sat Oct 22 22:56:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#314050
b10000 &
b10000 %
1$
b10000 !
1"
#314051
0"
#314054
b1000 &
b1000 %
#314058
b100 &
b100 %
#314062
b10 &
b10 %
#314066
b1 &
b1 %
1#
#314070
b0 &
0#
b0 %
0$
#1300713
b11101 !
1"
#1300714
b11101 &
b11101 %
1$
#1300715
0"
#1300718
b1011000 &
b1011000 %
#1300722
b101100 &
b101100 %
#1300726
b10110 &
b10110 %
#1300730
b1011 &
b1011 %
#1300734
b100010 &
b100010 %
#1300738
b10001 &
b10001 %
#1300742
b110100 &
b110100 %
#1300746
b11010 &
b11010 %
#1300750
b1101 &
b1101 %
#1300754
b101000 &
b101000 %
#1300758
b10100 &
b10100 %
#1300762
b1010 &
b1010 %
#1300766
b101 &
b101 %
#1300770
b10000 &
b10000 %
#1300774
b1000 &
b1000 %
#1300778
b100 &
b100 %
#1300782
b10 &
b10 %
#1300786
b1 &
b1 %
1#
#1300790
b0 &
0#
b0 %
0$
#2310400
b1010 !
1"
#2310402
b1010 &
b1010 %
1$
#2310403
0"
#2310406
b101 &
b101 %
#2310410
b10000 &
b10000 %
#2310414
b1000 &
b1000 %
#2310418
b100 &
b100 %
#2310422
b10 &
b10 %
#2310426
b1 &
b1 %
1#
#2310430
b0 &
0#
b0 %
0$
#4500012
