Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Sep 29 22:48:43 2022
| Host         : DESKTOP-CEVA7TK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file board_timing_summary_routed.rpt -pb board_timing_summary_routed.pb -rpx board_timing_summary_routed.rpx -warn_on_violation
| Design       : board
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.424        0.000                      0                   42        0.321        0.000                      0                   42        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.424        0.000                      0                   42        0.321        0.000                      0                   42        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 board_instance/clk_divider_counter_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 0.828ns (18.271%)  route 3.704ns (81.729%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  board_instance/clk_divider_counter_reg[33]/Q
                         net (fo=4, routed)           0.987     6.590    board_instance/Q[7]
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.124     6.714 f  board_instance/clk_divider_counter[41]_i_8/O
                         net (fo=1, routed)           0.779     7.493    board_instance/clk_divider_counter[41]_i_8_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  board_instance/clk_divider_counter[41]_i_4/O
                         net (fo=42, routed)          1.937     9.554    board_instance/clk_divider_counter[41]_i_4_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.124     9.678 r  board_instance/clk_divider_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.678    board_instance/p_1_in[2]
    SLICE_X0Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    board_instance/clk
    SLICE_X0Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X0Y21          FDPE (Setup_fdpe_C_D)        0.029    15.102    board_instance/clk_divider_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 board_instance/clk_divider_counter_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 0.828ns (18.300%)  route 3.697ns (81.700%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  board_instance/clk_divider_counter_reg[33]/Q
                         net (fo=4, routed)           0.987     6.590    board_instance/Q[7]
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.124     6.714 f  board_instance/clk_divider_counter[41]_i_8/O
                         net (fo=1, routed)           0.779     7.493    board_instance/clk_divider_counter[41]_i_8_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  board_instance/clk_divider_counter[41]_i_4/O
                         net (fo=42, routed)          1.930     9.547    board_instance/clk_divider_counter[41]_i_4_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I2_O)        0.124     9.671 r  board_instance/clk_divider_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.671    board_instance/p_1_in[3]
    SLICE_X0Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    board_instance/clk
    SLICE_X0Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X0Y21          FDPE (Setup_fdpe_C_D)        0.031    15.104    board_instance/clk_divider_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 board_instance/clk_divider_counter_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.828ns (18.413%)  route 3.669ns (81.587%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  board_instance/clk_divider_counter_reg[33]/Q
                         net (fo=4, routed)           0.987     6.590    board_instance/Q[7]
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.124     6.714 f  board_instance/clk_divider_counter[41]_i_8/O
                         net (fo=1, routed)           0.779     7.493    board_instance/clk_divider_counter[41]_i_8_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  board_instance/clk_divider_counter[41]_i_4/O
                         net (fo=42, routed)          1.902     9.519    board_instance/clk_divider_counter[41]_i_4_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.643 r  board_instance/clk_divider_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.643    board_instance/p_1_in[8]
    SLICE_X0Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    board_instance/clk
    SLICE_X0Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[8]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X0Y22          FDPE (Setup_fdpe_C_D)        0.031    15.102    board_instance/clk_divider_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 board_instance/clk_divider_counter_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.828ns (18.436%)  route 3.663ns (81.564%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  board_instance/clk_divider_counter_reg[33]/Q
                         net (fo=4, routed)           0.987     6.590    board_instance/Q[7]
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.124     6.714 f  board_instance/clk_divider_counter[41]_i_8/O
                         net (fo=1, routed)           0.779     7.493    board_instance/clk_divider_counter[41]_i_8_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  board_instance/clk_divider_counter[41]_i_4/O
                         net (fo=42, routed)          1.897     9.513    board_instance/clk_divider_counter[41]_i_4_n_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I2_O)        0.124     9.637 r  board_instance/clk_divider_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.637    board_instance/p_1_in[1]
    SLICE_X2Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    board_instance/clk
    SLICE_X2Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y21          FDPE (Setup_fdpe_C_D)        0.077    15.150    board_instance/clk_divider_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 board_instance/clk_divider_counter_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 0.828ns (18.477%)  route 3.653ns (81.523%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  board_instance/clk_divider_counter_reg[33]/Q
                         net (fo=4, routed)           0.987     6.590    board_instance/Q[7]
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.124     6.714 f  board_instance/clk_divider_counter[41]_i_8/O
                         net (fo=1, routed)           0.779     7.493    board_instance/clk_divider_counter[41]_i_8_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  board_instance/clk_divider_counter[41]_i_4/O
                         net (fo=42, routed)          1.887     9.503    board_instance/clk_divider_counter[41]_i_4_n_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I1_O)        0.124     9.627 r  board_instance/clk_divider_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.627    board_instance/clk_divider_counter[0]_i_1_n_0
    SLICE_X2Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    14.848    board_instance/clk
    SLICE_X2Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y21          FDPE (Setup_fdpe_C_D)        0.081    15.154    board_instance/clk_divider_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.589ns  (required time - arrival time)
  Source:                 board_instance/clk_divider_counter_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 0.828ns (18.973%)  route 3.536ns (81.027%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  board_instance/clk_divider_counter_reg[33]/Q
                         net (fo=4, routed)           0.987     6.590    board_instance/Q[7]
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.124     6.714 f  board_instance/clk_divider_counter[41]_i_8/O
                         net (fo=1, routed)           0.779     7.493    board_instance/clk_divider_counter[41]_i_8_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  board_instance/clk_divider_counter[41]_i_4/O
                         net (fo=42, routed)          1.769     9.386    board_instance/clk_divider_counter[41]_i_4_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.124     9.510 r  board_instance/clk_divider_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.510    board_instance/p_1_in[10]
    SLICE_X0Y23          FDPE                                         r  board_instance/clk_divider_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.504    14.845    board_instance/clk
    SLICE_X0Y23          FDPE                                         r  board_instance/clk_divider_counter_reg[10]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDPE (Setup_fdpe_C_D)        0.029    15.099    board_instance/clk_divider_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  5.589    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 board_instance/clk_divider_counter_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 2.625ns (60.083%)  route 1.744ns (39.917%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.621     5.142    board_instance/clk
    SLICE_X2Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDPE (Prop_fdpe_C_Q)         0.518     5.660 f  board_instance/clk_divider_counter_reg[6]/Q
                         net (fo=3, routed)           0.798     6.458    board_instance/clk_divider_counter[6]
    SLICE_X1Y22          LUT1 (Prop_lut1_I0_O)        0.124     6.582 r  board_instance/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.582    board_instance/minusOp_carry__0_i_3_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.132 r  board_instance/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.132    board_instance/minusOp_carry__0_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  board_instance/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.246    board_instance/minusOp_carry__1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  board_instance/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.369    board_instance/minusOp_carry__2_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.483 r  board_instance/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.483    board_instance/minusOp_carry__3_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.597 r  board_instance/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.597    board_instance/minusOp_carry__4_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  board_instance/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.711    board_instance/minusOp_carry__5_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  board_instance/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     7.825    board_instance/minusOp_carry__6_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.939 r  board_instance/minusOp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     7.939    board_instance/minusOp_carry__7_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.053 r  board_instance/minusOp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.053    board_instance/minusOp_carry__8_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.275 r  board_instance/minusOp_carry__9/O[0]
                         net (fo=1, routed)           0.937     9.212    board_instance/minusOp[41]
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.299     9.511 r  board_instance/clk_divider_counter[41]_i_1/O
                         net (fo=1, routed)           0.000     9.511    board_instance/p_1_in[41]
    SLICE_X3Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508    14.849    board_instance/clk
    SLICE_X3Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[41]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDCE (Setup_fdce_C_D)        0.031    15.105    board_instance/clk_divider_counter_reg[41]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 board_instance/clk_divider_counter_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.828ns (19.005%)  route 3.529ns (80.995%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  board_instance/clk_divider_counter_reg[33]/Q
                         net (fo=4, routed)           0.987     6.590    board_instance/Q[7]
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.124     6.714 f  board_instance/clk_divider_counter[41]_i_8/O
                         net (fo=1, routed)           0.779     7.493    board_instance/clk_divider_counter[41]_i_8_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  board_instance/clk_divider_counter[41]_i_4/O
                         net (fo=42, routed)          1.762     9.379    board_instance/clk_divider_counter[41]_i_4_n_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.124     9.503 r  board_instance/clk_divider_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.503    board_instance/p_1_in[11]
    SLICE_X0Y23          FDPE                                         r  board_instance/clk_divider_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.504    14.845    board_instance/clk
    SLICE_X0Y23          FDPE                                         r  board_instance/clk_divider_counter_reg[11]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y23          FDPE (Setup_fdpe_C_D)        0.031    15.101    board_instance/clk_divider_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.660ns  (required time - arrival time)
  Source:                 board_instance/clk_divider_counter_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.828ns (19.069%)  route 3.514ns (80.931%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  board_instance/clk_divider_counter_reg[33]/Q
                         net (fo=4, routed)           0.987     6.590    board_instance/Q[7]
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.124     6.714 f  board_instance/clk_divider_counter[41]_i_8/O
                         net (fo=1, routed)           0.779     7.493    board_instance/clk_divider_counter[41]_i_8_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  board_instance/clk_divider_counter[41]_i_4/O
                         net (fo=42, routed)          1.748     9.364    board_instance/clk_divider_counter[41]_i_4_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.488 r  board_instance/clk_divider_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.488    board_instance/p_1_in[6]
    SLICE_X2Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    board_instance/clk
    SLICE_X2Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[6]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y22          FDPE (Setup_fdpe_C_D)        0.077    15.148    board_instance/clk_divider_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  5.660    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 board_instance/clk_divider_counter_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 0.828ns (19.113%)  route 3.504ns (80.887%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 f  board_instance/clk_divider_counter_reg[33]/Q
                         net (fo=4, routed)           0.987     6.590    board_instance/Q[7]
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.124     6.714 f  board_instance/clk_divider_counter[41]_i_8/O
                         net (fo=1, routed)           0.779     7.493    board_instance/clk_divider_counter[41]_i_8_n_0
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.124     7.617 r  board_instance/clk_divider_counter[41]_i_4/O
                         net (fo=42, routed)          1.738     9.354    board_instance/clk_divider_counter[41]_i_4_n_0
    SLICE_X2Y22          LUT5 (Prop_lut5_I2_O)        0.124     9.478 r  board_instance/clk_divider_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.478    board_instance/p_1_in[7]
    SLICE_X2Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.505    14.846    board_instance/clk
    SLICE_X2Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[7]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y22          FDPE (Setup_fdpe_C_D)        0.081    15.152    board_instance/clk_divider_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 board_instance/clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    board_instance/clk
    SLICE_X2Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDPE (Prop_fdpe_C_Q)         0.164     1.632 f  board_instance/clk_divider_counter_reg[0]/Q
                         net (fo=3, routed)           0.233     1.865    board_instance/clk_divider_counter[0]
    SLICE_X2Y21          LUT5 (Prop_lut5_I4_O)        0.045     1.910 r  board_instance/clk_divider_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.910    board_instance/clk_divider_counter[0]_i_1_n_0
    SLICE_X2Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.981    board_instance/clk
    SLICE_X2Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y21          FDPE (Hold_fdpe_C_D)         0.121     1.589    board_instance/clk_divider_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 board_instance/clk_divider_counter_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.231ns (44.081%)  route 0.293ns (55.919%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    board_instance/clk
    SLICE_X0Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.609 f  board_instance/clk_divider_counter_reg[8]/Q
                         net (fo=3, routed)           0.175     1.784    board_instance/clk_divider_counter[8]
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.045     1.829 f  board_instance/clk_divider_counter[41]_i_6/O
                         net (fo=42, routed)          0.118     1.947    board_instance/clk_divider_counter[41]_i_6_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.045     1.992 r  board_instance/clk_divider_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.992    board_instance/p_1_in[8]
    SLICE_X0Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.853     1.980    board_instance/clk
    SLICE_X0Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDPE (Hold_fdpe_C_D)         0.092     1.560    board_instance/clk_divider_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 board_instance/clk_divider_counter_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.231ns (43.997%)  route 0.294ns (56.003%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    board_instance/clk
    SLICE_X0Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.609 f  board_instance/clk_divider_counter_reg[8]/Q
                         net (fo=3, routed)           0.175     1.784    board_instance/clk_divider_counter[8]
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.045     1.829 f  board_instance/clk_divider_counter[41]_i_6/O
                         net (fo=42, routed)          0.119     1.948    board_instance/clk_divider_counter[41]_i_6_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I4_O)        0.045     1.993 r  board_instance/clk_divider_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.993    board_instance/p_1_in[5]
    SLICE_X0Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.853     1.980    board_instance/clk
    SLICE_X0Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[5]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDPE (Hold_fdpe_C_D)         0.091     1.559    board_instance/clk_divider_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 board_instance/clk_divider_counter_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.254ns (46.781%)  route 0.289ns (53.219%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    board_instance/clk
    SLICE_X2Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  board_instance/clk_divider_counter_reg[37]/Q
                         net (fo=4, routed)           0.075     1.708    board_instance/Q[11]
    SLICE_X3Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.753 f  board_instance/clk_divider_counter[41]_i_4/O
                         net (fo=42, routed)          0.214     1.967    board_instance/clk_divider_counter[41]_i_4_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I2_O)        0.045     2.012 r  board_instance/clk_divider_counter[33]_i_1/O
                         net (fo=1, routed)           0.000     2.012    board_instance/p_1_in[33]
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     1.982    board_instance/clk
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[33]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.091     1.574    board_instance/clk_divider_counter_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 board_instance/clk_divider_counter_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.231ns (40.168%)  route 0.344ns (59.832%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    board_instance/clk
    SLICE_X0Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.609 f  board_instance/clk_divider_counter_reg[8]/Q
                         net (fo=3, routed)           0.175     1.784    board_instance/clk_divider_counter[8]
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.045     1.829 f  board_instance/clk_divider_counter[41]_i_6/O
                         net (fo=42, routed)          0.170     1.998    board_instance/clk_divider_counter[41]_i_6_n_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I4_O)        0.045     2.043 r  board_instance/clk_divider_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.043    board_instance/p_1_in[1]
    SLICE_X2Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.981    board_instance/clk
    SLICE_X2Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y21          FDPE (Hold_fdpe_C_D)         0.120     1.602    board_instance/clk_divider_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 board_instance/clk_divider_counter_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.254ns (44.186%)  route 0.321ns (55.814%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    board_instance/clk
    SLICE_X2Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  board_instance/clk_divider_counter_reg[37]/Q
                         net (fo=4, routed)           0.075     1.708    board_instance/Q[11]
    SLICE_X3Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.753 f  board_instance/clk_divider_counter[41]_i_4/O
                         net (fo=42, routed)          0.246     1.999    board_instance/clk_divider_counter[41]_i_4_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.045     2.044 r  board_instance/clk_divider_counter[38]_i_1/O
                         net (fo=1, routed)           0.000     2.044    board_instance/p_1_in[38]
    SLICE_X2Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     1.982    board_instance/clk
    SLICE_X2Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[38]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.121     1.590    board_instance/clk_divider_counter_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 board_instance/clk_divider_counter_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.254ns (43.906%)  route 0.325ns (56.094%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    board_instance/clk
    SLICE_X2Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  board_instance/clk_divider_counter_reg[37]/Q
                         net (fo=4, routed)           0.075     1.708    board_instance/Q[11]
    SLICE_X3Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.753 f  board_instance/clk_divider_counter[41]_i_4/O
                         net (fo=42, routed)          0.250     2.003    board_instance/clk_divider_counter[41]_i_4_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.045     2.048 r  board_instance/clk_divider_counter[39]_i_1/O
                         net (fo=1, routed)           0.000     2.048    board_instance/p_1_in[39]
    SLICE_X3Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     1.982    board_instance/clk
    SLICE_X3Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[39]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.091     1.573    board_instance/clk_divider_counter_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 board_instance/clk_divider_counter_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.254ns (43.830%)  route 0.326ns (56.170%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    board_instance/clk
    SLICE_X2Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  board_instance/clk_divider_counter_reg[37]/Q
                         net (fo=4, routed)           0.075     1.708    board_instance/Q[11]
    SLICE_X3Y29          LUT6 (Prop_lut6_I2_O)        0.045     1.753 f  board_instance/clk_divider_counter[41]_i_4/O
                         net (fo=42, routed)          0.251     2.004    board_instance/clk_divider_counter[41]_i_4_n_0
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.045     2.049 r  board_instance/clk_divider_counter[41]_i_1/O
                         net (fo=1, routed)           0.000     2.049    board_instance/p_1_in[41]
    SLICE_X3Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     1.982    board_instance/clk
    SLICE_X3Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[41]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X3Y29          FDCE (Hold_fdce_C_D)         0.092     1.574    board_instance/clk_divider_counter_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 board_instance/clk_divider_counter_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.399ns (65.128%)  route 0.214ns (34.872%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    board_instance/clk
    SLICE_X0Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.609 f  board_instance/clk_divider_counter_reg[5]/Q
                         net (fo=3, routed)           0.109     1.718    board_instance/clk_divider_counter[5]
    SLICE_X1Y22          LUT1 (Prop_lut1_I0_O)        0.045     1.763 r  board_instance/minusOp_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.763    board_instance/minusOp_carry__0_i_4_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.869 r  board_instance/minusOp_carry__0/O[1]
                         net (fo=1, routed)           0.105     1.974    board_instance/minusOp[6]
    SLICE_X2Y22          LUT5 (Prop_lut5_I0_O)        0.107     2.081 r  board_instance/clk_divider_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.081    board_instance/p_1_in[6]
    SLICE_X2Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.853     1.980    board_instance/clk
    SLICE_X2Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y22          FDPE (Hold_fdpe_C_D)         0.120     1.601    board_instance/clk_divider_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 board_instance/clk_divider_counter_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_instance/clk_divider_counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.814%)  route 0.364ns (61.186%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    board_instance/clk
    SLICE_X0Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.609 f  board_instance/clk_divider_counter_reg[8]/Q
                         net (fo=3, routed)           0.175     1.784    board_instance/clk_divider_counter[8]
    SLICE_X0Y22          LUT6 (Prop_lut6_I1_O)        0.045     1.829 f  board_instance/clk_divider_counter[41]_i_6/O
                         net (fo=42, routed)          0.190     2.018    board_instance/clk_divider_counter[41]_i_6_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I4_O)        0.045     2.063 r  board_instance/clk_divider_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.063    board_instance/p_1_in[3]
    SLICE_X0Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.981    board_instance/clk
    SLICE_X0Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X0Y21          FDPE (Hold_fdpe_C_D)         0.092     1.574    board_instance/clk_divider_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.489    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    board_instance/clk_divider_counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    board_instance/clk_divider_counter_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    board_instance/clk_divider_counter_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    board_instance/clk_divider_counter_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    board_instance/clk_divider_counter_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    board_instance/clk_divider_counter_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    board_instance/clk_divider_counter_reg[15]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    board_instance/clk_divider_counter_reg[16]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    board_instance/clk_divider_counter_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    board_instance/clk_divider_counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    board_instance/clk_divider_counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    board_instance/clk_divider_counter_reg[10]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    board_instance/clk_divider_counter_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    board_instance/clk_divider_counter_reg[11]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    board_instance/clk_divider_counter_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    board_instance/clk_divider_counter_reg[12]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    board_instance/clk_divider_counter_reg[12]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    board_instance/clk_divider_counter_reg[13]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    board_instance/clk_divider_counter_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    board_instance/clk_divider_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    board_instance/clk_divider_counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    board_instance/clk_divider_counter_reg[10]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    board_instance/clk_divider_counter_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    board_instance/clk_divider_counter_reg[11]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    board_instance/clk_divider_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    board_instance/clk_divider_counter_reg[12]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y23    board_instance/clk_divider_counter_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    board_instance/clk_divider_counter_reg[13]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    board_instance/clk_divider_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.041ns  (logic 3.977ns (43.993%)  route 5.064ns (56.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X3Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  board_instance/clk_divider_counter_reg[41]/Q
                         net (fo=3, routed)           5.064    10.666    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.187 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.187    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.934ns  (logic 3.963ns (44.363%)  route 4.970ns (55.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X3Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  board_instance/clk_divider_counter_reg[39]/Q
                         net (fo=4, routed)           4.970    10.573    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.080 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.080    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.842ns  (logic 4.036ns (45.645%)  route 4.806ns (54.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X2Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 r  board_instance/clk_divider_counter_reg[38]/Q
                         net (fo=4, routed)           4.806    10.470    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    13.989 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.989    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.121ns  (logic 4.033ns (49.665%)  route 4.088ns (50.335%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X2Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 r  board_instance/clk_divider_counter_reg[40]/Q
                         net (fo=4, routed)           4.088     9.752    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.268 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.268    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.866ns  (logic 4.043ns (51.406%)  route 3.822ns (48.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X2Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 r  board_instance/clk_divider_counter_reg[36]/Q
                         net (fo=4, routed)           3.822     9.486    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    13.012 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.012    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.837ns  (logic 3.964ns (50.583%)  route 3.873ns (49.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  board_instance/clk_divider_counter_reg[35]/Q
                         net (fo=4, routed)           3.873     9.475    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.508    12.983 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.983    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.552ns  (logic 4.022ns (53.252%)  route 3.530ns (46.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X2Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.518     5.664 r  board_instance/clk_divider_counter_reg[37]/Q
                         net (fo=4, routed)           3.530     9.195    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.698 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.698    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 3.957ns (59.068%)  route 2.742ns (40.932%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  board_instance/clk_divider_counter_reg[33]/Q
                         net (fo=4, routed)           2.742     8.344    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.845 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.845    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 3.962ns (60.462%)  route 2.591ns (39.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.624     5.145    board_instance/clk
    SLICE_X0Y28          FDCE                                         r  board_instance/clk_divider_counter_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  board_instance/clk_divider_counter_reg[32]/Q
                         net (fo=4, routed)           2.591     8.192    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.698 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.698    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.545ns  (logic 3.960ns (60.505%)  route 2.585ns (39.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.146    board_instance/clk
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  board_instance/clk_divider_counter_reg[34]/Q
                         net (fo=4, routed)           2.585     8.187    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    11.691 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.691    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.351ns (72.020%)  route 0.525ns (27.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    board_instance/clk
    SLICE_X0Y28          FDCE                                         r  board_instance/clk_divider_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  board_instance/clk_divider_counter_reg[30]/Q
                         net (fo=4, routed)           0.525     2.134    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.344 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.344    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.343ns (71.213%)  route 0.543ns (28.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    board_instance/clk
    SLICE_X0Y27          FDCE                                         r  board_instance/clk_divider_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  board_instance/clk_divider_counter_reg[28]/Q
                         net (fo=4, routed)           0.543     2.152    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.354 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.354    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.351ns (71.199%)  route 0.547ns (28.801%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    board_instance/clk
    SLICE_X0Y28          FDCE                                         r  board_instance/clk_divider_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  board_instance/clk_divider_counter_reg[29]/Q
                         net (fo=4, routed)           0.547     2.156    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.366 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.366    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[27]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.372ns (69.455%)  route 0.603ns (30.545%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    board_instance/clk
    SLICE_X0Y27          FDPE                                         r  board_instance/clk_divider_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  board_instance/clk_divider_counter_reg[27]/Q
                         net (fo=4, routed)           0.603     2.212    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.443 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.443    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[26]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.347ns (66.241%)  route 0.686ns (33.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    board_instance/clk
    SLICE_X0Y27          FDPE                                         r  board_instance/clk_divider_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  board_instance/clk_divider_counter_reg[26]/Q
                         net (fo=4, routed)           0.686     2.296    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.501 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.501    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.346ns (64.099%)  route 0.754ns (35.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    board_instance/clk
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  board_instance/clk_divider_counter_reg[34]/Q
                         net (fo=4, routed)           0.754     2.364    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.569 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.569    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.102ns  (logic 1.357ns (64.530%)  route 0.746ns (35.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    board_instance/clk
    SLICE_X0Y28          FDCE                                         r  board_instance/clk_divider_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  board_instance/clk_divider_counter_reg[31]/Q
                         net (fo=4, routed)           0.746     2.355    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.570 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.570    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.348ns (63.892%)  route 0.762ns (36.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.468    board_instance/clk
    SLICE_X0Y28          FDCE                                         r  board_instance/clk_divider_counter_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  board_instance/clk_divider_counter_reg[32]/Q
                         net (fo=4, routed)           0.762     2.371    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.578 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.578    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.149ns  (logic 1.343ns (62.495%)  route 0.806ns (37.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    board_instance/clk
    SLICE_X0Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  board_instance/clk_divider_counter_reg[33]/Q
                         net (fo=4, routed)           0.806     2.416    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.618 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.618    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_instance/clk_divider_counter_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.678ns  (logic 1.369ns (51.109%)  route 1.309ns (48.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.469    board_instance/clk
    SLICE_X2Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  board_instance/clk_divider_counter_reg[37]/Q
                         net (fo=4, routed)           1.309     2.943    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.147 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.147    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[36]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.292ns  (logic 1.585ns (36.941%)  route 2.706ns (63.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          1.418     2.879    board_instance/sw_IBUF[1]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.003 f  board_instance/clk_divider_counter[41]_i_2/O
                         net (fo=42, routed)          1.289     4.292    board_instance/clk_divider_counter[41]_i_2_n_0
    SLICE_X2Y29          FDCE                                         f  board_instance/clk_divider_counter_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    board_instance/clk
    SLICE_X2Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[36]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[37]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.292ns  (logic 1.585ns (36.941%)  route 2.706ns (63.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          1.418     2.879    board_instance/sw_IBUF[1]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.003 f  board_instance/clk_divider_counter[41]_i_2/O
                         net (fo=42, routed)          1.289     4.292    board_instance/clk_divider_counter[41]_i_2_n_0
    SLICE_X2Y29          FDCE                                         f  board_instance/clk_divider_counter_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    board_instance/clk
    SLICE_X2Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[37]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[38]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.292ns  (logic 1.585ns (36.941%)  route 2.706ns (63.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          1.418     2.879    board_instance/sw_IBUF[1]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.003 f  board_instance/clk_divider_counter[41]_i_2/O
                         net (fo=42, routed)          1.289     4.292    board_instance/clk_divider_counter[41]_i_2_n_0
    SLICE_X2Y29          FDCE                                         f  board_instance/clk_divider_counter_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    board_instance/clk
    SLICE_X2Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[38]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[39]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.292ns  (logic 1.585ns (36.941%)  route 2.706ns (63.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          1.418     2.879    board_instance/sw_IBUF[1]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.003 f  board_instance/clk_divider_counter[41]_i_2/O
                         net (fo=42, routed)          1.289     4.292    board_instance/clk_divider_counter[41]_i_2_n_0
    SLICE_X3Y29          FDCE                                         f  board_instance/clk_divider_counter_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    board_instance/clk
    SLICE_X3Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[39]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[40]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.292ns  (logic 1.585ns (36.941%)  route 2.706ns (63.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          1.418     2.879    board_instance/sw_IBUF[1]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.003 f  board_instance/clk_divider_counter[41]_i_2/O
                         net (fo=42, routed)          1.289     4.292    board_instance/clk_divider_counter[41]_i_2_n_0
    SLICE_X2Y29          FDCE                                         f  board_instance/clk_divider_counter_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    board_instance/clk
    SLICE_X2Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[40]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[41]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.292ns  (logic 1.585ns (36.941%)  route 2.706ns (63.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          1.418     2.879    board_instance/sw_IBUF[1]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.003 f  board_instance/clk_divider_counter[41]_i_2/O
                         net (fo=42, routed)          1.289     4.292    board_instance/clk_divider_counter[41]_i_2_n_0
    SLICE_X3Y29          FDCE                                         f  board_instance/clk_divider_counter_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508     4.849    board_instance/clk
    SLICE_X3Y29          FDCE                                         r  board_instance/clk_divider_counter_reg[41]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.291ns  (logic 1.585ns (36.942%)  route 2.706ns (63.058%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          1.418     2.879    board_instance/sw_IBUF[1]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.003 f  board_instance/clk_divider_counter[41]_i_2/O
                         net (fo=42, routed)          1.289     4.291    board_instance/clk_divider_counter[41]_i_2_n_0
    SLICE_X0Y28          FDCE                                         f  board_instance/clk_divider_counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.848    board_instance/clk
    SLICE_X0Y28          FDCE                                         r  board_instance/clk_divider_counter_reg[29]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.291ns  (logic 1.585ns (36.942%)  route 2.706ns (63.058%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          1.418     2.879    board_instance/sw_IBUF[1]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.003 f  board_instance/clk_divider_counter[41]_i_2/O
                         net (fo=42, routed)          1.289     4.291    board_instance/clk_divider_counter[41]_i_2_n_0
    SLICE_X0Y28          FDCE                                         f  board_instance/clk_divider_counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.848    board_instance/clk
    SLICE_X0Y28          FDCE                                         r  board_instance/clk_divider_counter_reg[30]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.291ns  (logic 1.585ns (36.942%)  route 2.706ns (63.058%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          1.418     2.879    board_instance/sw_IBUF[1]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.003 f  board_instance/clk_divider_counter[41]_i_2/O
                         net (fo=42, routed)          1.289     4.291    board_instance/clk_divider_counter[41]_i_2_n_0
    SLICE_X0Y28          FDCE                                         f  board_instance/clk_divider_counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.848    board_instance/clk
    SLICE_X0Y28          FDCE                                         r  board_instance/clk_divider_counter_reg[31]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[32]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.291ns  (logic 1.585ns (36.942%)  route 2.706ns (63.058%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          1.418     2.879    board_instance/sw_IBUF[1]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.124     3.003 f  board_instance/clk_divider_counter[41]_i_2/O
                         net (fo=42, routed)          1.289     4.291    board_instance/clk_divider_counter[41]_i_2_n_0
    SLICE_X0Y28          FDCE                                         f  board_instance/clk_divider_counter_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507     4.848    board_instance/clk
    SLICE_X0Y28          FDCE                                         r  board_instance/clk_divider_counter_reg[32]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.229ns (27.214%)  route 0.613ns (72.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          0.613     0.843    board_instance/sw_IBUF[1]
    SLICE_X2Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.981    board_instance/clk
    SLICE_X2Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.229ns (27.214%)  route 0.613ns (72.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          0.613     0.843    board_instance/sw_IBUF[1]
    SLICE_X2Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.981    board_instance/clk
    SLICE_X2Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.229ns (26.707%)  route 0.629ns (73.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          0.629     0.859    board_instance/sw_IBUF[1]
    SLICE_X0Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.853     1.980    board_instance/clk
    SLICE_X0Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[5]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.229ns (26.707%)  route 0.629ns (73.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          0.629     0.859    board_instance/sw_IBUF[1]
    SLICE_X0Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.853     1.980    board_instance/clk
    SLICE_X0Y22          FDPE                                         r  board_instance/clk_divider_counter_reg[8]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.229ns (24.834%)  route 0.694ns (75.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          0.694     0.924    board_instance/sw_IBUF[1]
    SLICE_X0Y23          FDPE                                         r  board_instance/clk_divider_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.851     1.978    board_instance/clk
    SLICE_X0Y23          FDPE                                         r  board_instance/clk_divider_counter_reg[10]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.229ns (24.834%)  route 0.694ns (75.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          0.694     0.924    board_instance/sw_IBUF[1]
    SLICE_X0Y23          FDPE                                         r  board_instance/clk_divider_counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.851     1.978    board_instance/clk
    SLICE_X0Y23          FDPE                                         r  board_instance/clk_divider_counter_reg[11]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[12]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.229ns (24.834%)  route 0.694ns (75.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          0.694     0.924    board_instance/sw_IBUF[1]
    SLICE_X0Y23          FDPE                                         r  board_instance/clk_divider_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.851     1.978    board_instance/clk
    SLICE_X0Y23          FDPE                                         r  board_instance/clk_divider_counter_reg[12]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[9]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.229ns (24.834%)  route 0.694ns (75.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          0.694     0.924    board_instance/sw_IBUF[1]
    SLICE_X0Y23          FDPE                                         r  board_instance/clk_divider_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.851     1.978    board_instance/clk
    SLICE_X0Y23          FDPE                                         r  board_instance/clk_divider_counter_reg[9]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.229ns (24.221%)  route 0.718ns (75.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          0.718     0.947    board_instance/sw_IBUF[1]
    SLICE_X0Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.981    board_instance/clk
    SLICE_X0Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            board_instance/clk_divider_counter_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.229ns (24.221%)  route 0.718ns (75.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=43, routed)          0.718     0.947    board_instance/sw_IBUF[1]
    SLICE_X0Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     1.981    board_instance/clk
    SLICE_X0Y21          FDPE                                         r  board_instance/clk_divider_counter_reg[3]/C





