m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/blade/Desktop/Baseline_v2.3/mips_cpu/simulation/modelsim
valtera_merlin_arb_adder
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1623139998
!i10b 1
!s100 i`gEcf6CXTclhiOMi9mRD2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I=RPdmiATz875[ejBIYS2J1
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/simulation/modelsim
Z5 w1623136952
Z6 8C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/altera_merlin_arbitrator.sv
Z7 FC:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/altera_merlin_arbitrator.sv
!i122 53
L0 228 45
Z8 OV;L;2020.1;71
r1
!s85 0
31
Z9 !s108 1623139998.000000
!s107 C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/altera_merlin_arbitrator.sv|
Z10 !s90 -reportprogress|300|-sv|C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/altera_merlin_arbitrator.sv|-work|cmd_mux|
!i113 1
Z11 o-sv -work cmd_mux
Z12 tCvgOpt 0
valtera_merlin_arbitrator
R0
R1
!i10b 1
!s100 ]2njmcIAE=WRz[E876GaK3
R2
IKM@ibYTD695bBX_0k>5fO0
R3
S1
R4
R5
R6
R7
!i122 53
L0 103 121
R8
r1
!s85 0
31
R9
Z13 !s107 C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/altera_merlin_arbitrator.sv|
R10
!i113 1
R11
R12
vsdram_mm_interconnect_0_cmd_mux
R0
R1
!i10b 1
!s100 UU0z7<gc<d_iR>Ma4E9[<2
R2
IP5_n]9oT[U_m8nQz=hC<h2
R3
S1
R4
R5
8C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_cmd_mux.sv
FC:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_cmd_mux.sv
!i122 52
L0 51 288
R8
r1
!s85 0
31
R9
!s107 C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|C:/Users/CSE_148_Project_Files/cpuOptimization/mips_cpu/sdram/simulation/submodules/sdram_mm_interconnect_0_cmd_mux.sv|-work|cmd_mux|
!i113 1
R11
R12
