int F_1 ( struct V_1 * V_2 )\r\n{\r\nF_2 ( 0 , L_1 , V_3 ) ;\r\nF_3 (self != NULL, return -1;) ;\r\nF_3 (self->magic == IRCOMM_TTY_MAGIC, return -1;) ;\r\nif ( F_4 ( V_2 -> V_4 ) ) {\r\nF_2 ( 0 , L_2 , V_3 ) ;\r\nreturn 0 ;\r\n}\r\nV_2 -> V_5 -> V_6 = 1 ;\r\nF_5 ( V_2 ) ;\r\nF_6 ( V_2 , V_7 , NULL , NULL ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_7 ( struct V_1 * V_2 )\r\n{\r\nF_2 ( 0 , L_1 , V_3 ) ;\r\nF_3 (self != NULL, return;) ;\r\nF_3 (self->magic == IRCOMM_TTY_MAGIC, return;) ;\r\nF_8 ( & V_2 -> V_8 ) ;\r\nif ( V_2 -> V_9 ) {\r\nF_9 ( V_2 -> V_9 ) ;\r\nV_2 -> V_9 = NULL ;\r\n}\r\nif ( V_2 -> V_10 ) {\r\nF_10 ( V_2 -> V_10 ) ;\r\nV_2 -> V_10 = NULL ;\r\n}\r\nif ( V_2 -> V_11 ) {\r\nF_11 ( V_2 -> V_11 ) ;\r\nV_2 -> V_11 = NULL ;\r\n}\r\nif ( V_2 -> V_12 ) {\r\nF_12 ( V_2 -> V_12 ) ;\r\nV_2 -> V_12 = NULL ;\r\n}\r\nF_6 ( V_2 , V_13 , NULL , NULL ) ;\r\nV_2 -> V_14 = V_2 -> V_15 = 0 ;\r\nV_2 -> V_16 = V_2 -> V_17 = 0 ;\r\nmemset ( & V_2 -> V_18 , 0 , sizeof( struct V_19 ) ) ;\r\n}\r\nstatic void F_5 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_20 [ 6 ] ;\r\nT_2 V_21 ;\r\nF_2 ( 0 , L_1 , V_3 ) ;\r\nF_3 (self != NULL, return;) ;\r\nF_3 (self->magic == IRCOMM_TTY_MAGIC, return;) ;\r\nV_21 = F_13 ( V_22 ) ;\r\nif ( V_2 -> V_23 & V_24 )\r\nV_21 |= F_13 ( V_25 ) ;\r\nif ( ! V_2 -> V_10 )\r\nV_2 -> V_10 = F_14 ( V_21 ) ;\r\nif ( ! V_2 -> V_9 )\r\nV_2 -> V_9 = F_15 ( V_21 ,\r\nV_26 ,\r\nNULL , ( void * ) V_2 ) ;\r\nif ( V_2 -> V_12 )\r\nreturn;\r\nif ( V_2 -> V_23 & V_24 ) {\r\nV_2 -> V_12 = F_16 ( L_3 , V_27 ) ;\r\nF_17 ( V_2 -> V_12 , L_4 ,\r\nV_2 -> V_17 , V_28 ) ;\r\n} else {\r\nV_2 -> V_12 = F_16 ( L_5 , V_29 ) ;\r\nF_17 ( V_2 -> V_12 , L_6 ,\r\nV_2 -> V_17 , V_28 ) ;\r\nF_18 ( V_20 , L_7 ,\r\nV_30 , 1 , V_2 -> V_23 ,\r\nV_31 , 1 , V_32 ) ;\r\nF_19 ( V_2 -> V_12 , L_8 , V_20 , 6 ,\r\nV_28 ) ;\r\n}\r\nF_20 ( V_2 -> V_12 ) ;\r\n}\r\nstatic void F_21 ( struct V_1 * V_2 )\r\n{\r\nif ( V_2 -> V_12 ) {\r\nF_12 ( V_2 -> V_12 ) ;\r\nV_2 -> V_12 = NULL ;\r\n}\r\n#if 0\r\nif (self->ckey) {\r\nirlmp_unregister_client(self->ckey);\r\nself->ckey = NULL;\r\n}\r\n#endif\r\n}\r\nint F_22 ( struct V_1 * V_2 )\r\n{\r\nF_3 (self != NULL, return -1;) ;\r\nF_3 (self->magic == IRCOMM_TTY_MAGIC, return -1;) ;\r\nif ( V_2 -> V_23 & V_24 )\r\nreturn 0 ;\r\nF_2 ( 2 , L_9 , V_3 ,\r\nV_2 -> V_18 . V_33 ) ;\r\nif ( ! V_2 -> V_18 . V_33 )\r\nV_2 -> V_18 . V_33 = 9600 ;\r\nF_2 ( 2 , L_10 , V_3 ,\r\nV_2 -> V_18 . V_34 ) ;\r\nif ( ! V_2 -> V_18 . V_34 )\r\nV_2 -> V_18 . V_34 = V_35 ;\r\nF_2 ( 2 , L_11 , V_3 ,\r\nV_2 -> V_18 . V_36 ) ;\r\nV_2 -> V_18 . V_37 = V_38 | V_39 ;\r\nif ( V_2 -> V_40 )\r\nF_23 ( V_2 , V_30 , FALSE ) ;\r\nF_23 ( V_2 , V_41 , FALSE ) ;\r\nF_23 ( V_2 , V_42 , FALSE ) ;\r\nif ( V_2 -> V_18 . V_23 == V_43 ) {\r\nF_23 ( V_2 , V_44 , TRUE ) ;\r\nreturn 0 ;\r\n}\r\nF_23 ( V_2 , V_44 , FALSE ) ;\r\n#if 0\r\nircomm_param_request(self, IRCOMM_XON_XOFF, FALSE);\r\nircomm_param_request(self, IRCOMM_ENQ_ACK, FALSE);\r\n#endif\r\nF_23 ( V_2 , V_45 , TRUE ) ;\r\nreturn 0 ;\r\n}\r\nstatic void V_26 ( T_3 * V_46 ,\r\nT_4 V_47 ,\r\nvoid * V_48 )\r\n{\r\nstruct V_1 * V_2 ;\r\nstruct V_49 V_50 ;\r\nF_2 ( 2 , L_1 , V_3 ) ;\r\nif( V_47 == V_51 )\r\nreturn;\r\nV_50 . V_14 = V_46 -> V_14 ;\r\nV_50 . V_15 = V_46 -> V_15 ;\r\nV_2 = V_48 ;\r\nF_6 ( V_2 , V_52 ,\r\nNULL , & V_50 ) ;\r\n}\r\nvoid F_24 ( void * V_53 , void * V_54 ,\r\nT_5 V_55 ,\r\nstruct V_56 * V_57 )\r\n{\r\nstruct V_1 * V_2 = (struct V_1 * ) V_53 ;\r\nF_2 ( 2 , L_1 , V_3 ) ;\r\nF_3 (self != NULL, return;) ;\r\nF_3 (self->magic == IRCOMM_TTY_MAGIC, return;) ;\r\nif ( ! V_2 -> V_5 )\r\nreturn;\r\nV_2 -> V_58 = V_59 ;\r\nV_2 -> V_5 -> V_6 = 1 ;\r\nF_6 ( V_2 , V_60 , NULL ,\r\nNULL ) ;\r\n}\r\nstatic void F_25 ( int V_61 , T_2 V_62 ,\r\nstruct V_63 * V_64 ,\r\nvoid * V_48 )\r\n{\r\nstruct V_1 * V_2 = (struct V_1 * ) V_48 ;\r\nF_2 ( 2 , L_1 , V_3 ) ;\r\nF_3 (self != NULL, return;) ;\r\nF_3 (self->magic == IRCOMM_TTY_MAGIC, return;) ;\r\nF_11 ( V_2 -> V_11 ) ;\r\nV_2 -> V_11 = NULL ;\r\nif ( V_61 != V_65 ) {\r\nF_2 ( 4 , L_12 , V_3 ) ;\r\nreturn;\r\n}\r\nswitch ( V_64 -> type ) {\r\ncase V_66 :\r\nF_2 ( 2 , L_13 , V_3 ) ;\r\nF_26 ( V_2 , V_64 -> V_67 . V_20 , V_64 -> V_68 ,\r\n& V_69 ) ;\r\nF_6 ( V_2 , V_70 , NULL ,\r\nNULL ) ;\r\nbreak;\r\ncase V_71 :\r\nF_2 ( 2 , L_14 , V_3 ,\r\nV_64 -> V_67 . integer ) ;\r\nif ( V_64 -> V_67 . integer == - 1 ) {\r\nF_2 ( 0 , L_15 , V_3 ) ;\r\n} else\r\nV_2 -> V_16 = V_64 -> V_67 . integer ;\r\nF_6 ( V_2 , V_72 , NULL , NULL ) ;\r\nbreak;\r\ncase V_73 :\r\nF_2 ( 0 , L_16 , V_3 ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( 0 , L_17 , V_3 ) ;\r\nbreak;\r\n}\r\nF_27 ( V_64 ) ;\r\n}\r\nvoid F_28 ( void * V_53 , void * V_54 ,\r\nstruct V_74 * V_75 ,\r\nT_6 V_76 ,\r\nT_1 V_77 ,\r\nstruct V_56 * V_57 )\r\n{\r\nstruct V_1 * V_2 = (struct V_1 * ) V_53 ;\r\nF_2 ( 2 , L_1 , V_3 ) ;\r\nF_3 (self != NULL, return;) ;\r\nF_3 (self->magic == IRCOMM_TTY_MAGIC, return;) ;\r\nV_2 -> V_40 = TRUE ;\r\nV_2 -> V_76 = V_76 ;\r\nV_2 -> V_77 = V_77 ;\r\nV_2 -> V_58 = V_78 ;\r\nF_6 ( V_2 , V_79 , NULL , NULL ) ;\r\n}\r\nvoid F_29 ( void * V_53 , void * V_54 ,\r\nstruct V_74 * V_75 ,\r\nT_6 V_76 ,\r\nT_1 V_77 ,\r\nstruct V_56 * V_57 )\r\n{\r\nstruct V_1 * V_2 = (struct V_1 * ) V_53 ;\r\nint V_80 ;\r\nF_2 ( 2 , L_1 , V_3 ) ;\r\nF_3 (self != NULL, return;) ;\r\nF_3 (self->magic == IRCOMM_TTY_MAGIC, return;) ;\r\nV_2 -> V_40 = FALSE ;\r\nV_2 -> V_76 = V_76 ;\r\nV_2 -> V_77 = V_77 ;\r\nV_2 -> V_58 = V_78 ;\r\nV_80 = V_57 -> V_81 [ 0 ] ;\r\nif ( V_80 )\r\nF_26 ( V_2 , V_57 -> V_81 + 1 ,\r\nF_30 ( V_57 -> V_68 , V_80 ) ,\r\n& V_69 ) ;\r\nF_6 ( V_2 , V_82 , NULL , NULL ) ;\r\n}\r\nvoid F_31 ( struct V_1 * V_2 )\r\n{\r\nF_2 ( 2 , L_1 , V_3 ) ;\r\nF_3 (self != NULL, return;) ;\r\nF_3 (self->magic == IRCOMM_TTY_MAGIC, return;) ;\r\nif ( ! V_2 -> V_5 )\r\nreturn;\r\nF_8 ( & V_2 -> V_8 ) ;\r\nif ( ( V_2 -> V_83 & V_84 ) && ( ( V_2 -> V_18 . V_85 & V_86 ) == 0 ) ) {\r\nF_2 ( 0 , L_18 , V_3 ) ;\r\nreturn;\r\n} else {\r\nF_2 ( 1 , L_19 , V_3 ) ;\r\nV_2 -> V_5 -> V_6 = 0 ;\r\nF_32 ( & V_2 -> V_87 ) ;\r\n}\r\nF_33 ( & V_2 -> V_88 ) ;\r\n}\r\nstatic void F_34 ( struct V_1 * V_2 ,\r\nint V_89 )\r\n{\r\nF_3 (self != NULL, return;) ;\r\nF_3 (self->magic == IRCOMM_TTY_MAGIC, return;) ;\r\nF_35 ( & V_2 -> V_8 , V_89 , ( void * ) V_2 ,\r\nV_90 ) ;\r\n}\r\nstatic void V_90 ( void * V_81 )\r\n{\r\nstruct V_1 * V_2 = (struct V_1 * ) V_81 ;\r\nF_2 ( 2 , L_1 , V_3 ) ;\r\nF_3 (self != NULL, return;) ;\r\nF_3 (self->magic == IRCOMM_TTY_MAGIC, return;) ;\r\nF_6 ( V_2 , V_91 , NULL , NULL ) ;\r\n}\r\nint F_6 ( struct V_1 * V_2 , T_7 V_92 ,\r\nstruct V_56 * V_57 , struct V_49 * V_50 )\r\n{\r\nF_3 (self != NULL, return -1;) ;\r\nF_3 (self->magic == IRCOMM_TTY_MAGIC, return -1;) ;\r\nF_2 ( 2 , L_20 , V_3 ,\r\nV_93 [ V_2 -> V_94 ] , V_95 [ V_92 ] ) ;\r\nreturn (* V_94 [ V_2 -> V_94 ])( V_2 , V_92 , V_57 , V_50 ) ;\r\n}\r\nstatic inline void F_36 ( struct V_1 * V_2 , T_8 V_94 )\r\n{\r\nV_2 -> V_94 = V_94 ;\r\n}\r\nstatic int F_37 ( struct V_1 * V_2 ,\r\nT_7 V_92 ,\r\nstruct V_56 * V_57 ,\r\nstruct V_49 * V_50 )\r\n{\r\nint V_96 = 0 ;\r\nF_2 ( 2 , L_20 , V_3 ,\r\nV_93 [ V_2 -> V_94 ] , V_95 [ V_92 ] ) ;\r\nswitch ( V_92 ) {\r\ncase V_7 :\r\nF_34 ( V_2 , 3 * V_97 ) ;\r\nF_36 ( V_2 , V_98 ) ;\r\nF_38 ( V_99 ) ;\r\nbreak;\r\ncase V_52 :\r\nV_2 -> V_14 = V_50 -> V_14 ;\r\nV_2 -> V_15 = V_50 -> V_15 ;\r\nif ( V_2 -> V_11 ) {\r\nF_39 ( L_21 ,\r\nV_3 ) ;\r\nreturn - V_100 ;\r\n}\r\nV_2 -> V_11 = F_40 ( V_101 , V_102 , V_2 ,\r\nF_25 ) ;\r\nF_41 ( V_2 -> V_11 ,\r\nV_2 -> V_15 , V_2 -> V_14 ,\r\nL_5 , L_8 ) ;\r\nF_34 ( V_2 , 3 * V_97 ) ;\r\nF_36 ( V_2 , V_103 ) ;\r\nbreak;\r\ncase V_82 :\r\nF_8 ( & V_2 -> V_8 ) ;\r\nF_42 ( V_2 -> V_4 , NULL ) ;\r\nF_36 ( V_2 , V_104 ) ;\r\nbreak;\r\ncase V_91 :\r\nbreak;\r\ncase V_13 :\r\nF_36 ( V_2 , V_105 ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( 2 , L_22 , V_3 ,\r\nV_95 [ V_92 ] ) ;\r\nV_96 = - V_106 ;\r\n}\r\nreturn V_96 ;\r\n}\r\nstatic int F_43 ( struct V_1 * V_2 ,\r\nT_7 V_92 ,\r\nstruct V_56 * V_57 ,\r\nstruct V_49 * V_50 )\r\n{\r\nint V_96 = 0 ;\r\nF_2 ( 2 , L_20 , V_3 ,\r\nV_93 [ V_2 -> V_94 ] , V_95 [ V_92 ] ) ;\r\nswitch ( V_92 ) {\r\ncase V_52 :\r\nV_2 -> V_14 = V_50 -> V_14 ;\r\nV_2 -> V_15 = V_50 -> V_15 ;\r\nif ( V_2 -> V_11 ) {\r\nF_39 ( L_21 ,\r\nV_3 ) ;\r\nreturn - V_100 ;\r\n}\r\nV_2 -> V_11 = F_40 ( V_101 , V_102 , V_2 ,\r\nF_25 ) ;\r\nif ( V_2 -> V_23 == V_24 ) {\r\nF_41 ( V_2 -> V_11 , V_2 -> V_15 ,\r\nV_2 -> V_14 , L_3 ,\r\nL_4 ) ;\r\nF_36 ( V_2 , V_107 ) ;\r\n} else {\r\nF_41 ( V_2 -> V_11 , V_2 -> V_15 ,\r\nV_2 -> V_14 ,\r\nL_5 ,\r\nL_8 ) ;\r\nF_36 ( V_2 , V_103 ) ;\r\n}\r\nF_34 ( V_2 , 3 * V_97 ) ;\r\nbreak;\r\ncase V_82 :\r\nF_8 ( & V_2 -> V_8 ) ;\r\nF_21 ( V_2 ) ;\r\nF_42 ( V_2 -> V_4 , NULL ) ;\r\nF_36 ( V_2 , V_104 ) ;\r\nbreak;\r\ncase V_91 :\r\n#if 1\r\n#else\r\nF_34 ( V_2 , 3 * V_97 ) ;\r\nF_38 ( V_99 ) ;\r\n#endif\r\nbreak;\r\ncase V_13 :\r\nF_36 ( V_2 , V_105 ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( 2 , L_22 , V_3 ,\r\nV_95 [ V_92 ] ) ;\r\nV_96 = - V_106 ;\r\n}\r\nreturn V_96 ;\r\n}\r\nstatic int F_44 ( struct V_1 * V_2 ,\r\nT_7 V_92 ,\r\nstruct V_56 * V_57 ,\r\nstruct V_49 * V_50 )\r\n{\r\nint V_96 = 0 ;\r\nF_2 ( 2 , L_20 , V_3 ,\r\nV_93 [ V_2 -> V_94 ] , V_95 [ V_92 ] ) ;\r\nswitch ( V_92 ) {\r\ncase V_70 :\r\nif ( V_2 -> V_11 ) {\r\nF_39 ( L_21 ,\r\nV_3 ) ;\r\nreturn - V_100 ;\r\n}\r\nV_2 -> V_11 = F_40 ( V_101 , V_102 , V_2 ,\r\nF_25 ) ;\r\nF_41 ( V_2 -> V_11 , V_2 -> V_15 ,\r\nV_2 -> V_14 , L_5 ,\r\nL_6 ) ;\r\nF_34 ( V_2 , 3 * V_97 ) ;\r\nF_36 ( V_2 , V_107 ) ;\r\nbreak;\r\ncase V_91 :\r\nF_36 ( V_2 , V_98 ) ;\r\nF_34 ( V_2 , 3 * V_97 ) ;\r\nbreak;\r\ncase V_82 :\r\nF_8 ( & V_2 -> V_8 ) ;\r\nF_21 ( V_2 ) ;\r\nF_42 ( V_2 -> V_4 , NULL ) ;\r\nF_36 ( V_2 , V_104 ) ;\r\nbreak;\r\ncase V_13 :\r\nF_36 ( V_2 , V_105 ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( 2 , L_22 , V_3 ,\r\nV_95 [ V_92 ] ) ;\r\nV_96 = - V_106 ;\r\n}\r\nreturn V_96 ;\r\n}\r\nstatic int F_45 ( struct V_1 * V_2 ,\r\nT_7 V_92 ,\r\nstruct V_56 * V_57 ,\r\nstruct V_49 * V_50 )\r\n{\r\nint V_96 = 0 ;\r\nF_2 ( 2 , L_20 , V_3 ,\r\nV_93 [ V_2 -> V_94 ] , V_95 [ V_92 ] ) ;\r\nswitch ( V_92 ) {\r\ncase V_72 :\r\nV_96 = F_46 ( V_2 -> V_4 , V_2 -> V_16 ,\r\nV_2 -> V_15 , V_2 -> V_14 ,\r\nNULL , V_2 -> V_23 ) ;\r\nF_34 ( V_2 , 3 * V_97 ) ;\r\nF_36 ( V_2 , V_108 ) ;\r\nbreak;\r\ncase V_91 :\r\nF_36 ( V_2 , V_98 ) ;\r\nF_34 ( V_2 , 3 * V_97 ) ;\r\nbreak;\r\ncase V_82 :\r\nF_8 ( & V_2 -> V_8 ) ;\r\nF_21 ( V_2 ) ;\r\nF_42 ( V_2 -> V_4 , NULL ) ;\r\nF_36 ( V_2 , V_104 ) ;\r\nbreak;\r\ncase V_13 :\r\nF_36 ( V_2 , V_105 ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( 2 , L_22 , V_3 ,\r\nV_95 [ V_92 ] ) ;\r\nV_96 = - V_106 ;\r\n}\r\nreturn V_96 ;\r\n}\r\nstatic int F_47 ( struct V_1 * V_2 ,\r\nT_7 V_92 ,\r\nstruct V_56 * V_57 ,\r\nstruct V_49 * V_50 )\r\n{\r\nint V_96 = 0 ;\r\nF_2 ( 2 , L_20 , V_3 ,\r\nV_93 [ V_2 -> V_94 ] , V_95 [ V_92 ] ) ;\r\nswitch ( V_92 ) {\r\ncase V_79 :\r\nF_8 ( & V_2 -> V_8 ) ;\r\nF_21 ( V_2 ) ;\r\nF_22 ( V_2 ) ;\r\nF_31 ( V_2 ) ;\r\nF_36 ( V_2 , V_104 ) ;\r\nbreak;\r\ncase V_82 :\r\nF_8 ( & V_2 -> V_8 ) ;\r\nF_21 ( V_2 ) ;\r\nF_42 ( V_2 -> V_4 , NULL ) ;\r\nF_36 ( V_2 , V_104 ) ;\r\nbreak;\r\ncase V_91 :\r\nF_36 ( V_2 , V_98 ) ;\r\nF_34 ( V_2 , 3 * V_97 ) ;\r\nbreak;\r\ncase V_13 :\r\nF_36 ( V_2 , V_105 ) ;\r\nbreak;\r\ndefault:\r\nF_2 ( 2 , L_22 , V_3 ,\r\nV_95 [ V_92 ] ) ;\r\nV_96 = - V_106 ;\r\n}\r\nreturn V_96 ;\r\n}\r\nstatic int F_48 ( struct V_1 * V_2 ,\r\nT_7 V_92 ,\r\nstruct V_56 * V_57 ,\r\nstruct V_49 * V_50 )\r\n{\r\nint V_96 = 0 ;\r\nswitch ( V_92 ) {\r\ncase V_109 :\r\nV_96 = F_49 ( V_2 -> V_4 , V_57 ) ;\r\nbreak;\r\ncase V_13 :\r\nF_50 ( V_2 -> V_4 , NULL ) ;\r\nF_36 ( V_2 , V_105 ) ;\r\nbreak;\r\ncase V_60 :\r\nF_5 ( V_2 ) ;\r\nF_36 ( V_2 , V_98 ) ;\r\nF_34 ( V_2 , 3 * V_97 ) ;\r\nif ( V_2 -> V_83 & V_110 ) {\r\nV_2 -> V_18 . V_85 = V_111 ;\r\nF_51 ( V_2 ) ;\r\n} else {\r\nF_2 ( 0 , L_23 , V_3 ) ;\r\nif ( V_2 -> V_5 )\r\nF_52 ( V_2 -> V_5 ) ;\r\n}\r\nbreak;\r\ndefault:\r\nF_2 ( 2 , L_22 , V_3 ,\r\nV_95 [ V_92 ] ) ;\r\nV_96 = - V_106 ;\r\n}\r\nreturn V_96 ;\r\n}
