
VMM3A FEB v1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b664  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  0800b844  0800b844  0000c844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b964  0800b964  0000d068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b964  0800b964  0000c964  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b96c  0800b96c  0000d068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b96c  0800b96c  0000c96c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b970  0800b970  0000c970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800b974  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a78  20000068  0800b9dc  0000d068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ae0  0800b9dc  0000dae0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020b7f  00000000  00000000  0000d098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000458a  00000000  00000000  0002dc17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a70  00000000  00000000  000321a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001476  00000000  00000000  00033c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bf58  00000000  00000000  0003508e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021696  00000000  00000000  00060fe6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00119af2  00000000  00000000  0008267c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019c16e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000793c  00000000  00000000  0019c1b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001a3af0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b82c 	.word	0x0800b82c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	0800b82c 	.word	0x0800b82c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc5;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08c      	sub	sp, #48	@ 0x30
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005fe:	1d3b      	adds	r3, r7, #4
 8000600:	2220      	movs	r2, #32
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f00a fa78 	bl	800aafa <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800060a:	f240 0384 	movw	r3, #132	@ 0x84
 800060e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000612:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000616:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000618:	f240 0384 	movw	r3, #132	@ 0x84
 800061c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000620:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000624:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000626:	f240 0384 	movw	r3, #132	@ 0x84
 800062a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800062e:	2200      	movs	r2, #0
 8000630:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000632:	f240 0384 	movw	r3, #132	@ 0x84
 8000636:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800063a:	2200      	movs	r2, #0
 800063c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800063e:	f240 0384 	movw	r3, #132	@ 0x84
 8000642:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000646:	2200      	movs	r2, #0
 8000648:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800064a:	f240 0384 	movw	r3, #132	@ 0x84
 800064e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000652:	2200      	movs	r2, #0
 8000654:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000656:	f240 0384 	movw	r3, #132	@ 0x84
 800065a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800065e:	2204      	movs	r2, #4
 8000660:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000662:	f240 0384 	movw	r3, #132	@ 0x84
 8000666:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800066a:	2200      	movs	r2, #0
 800066c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800066e:	f240 0384 	movw	r3, #132	@ 0x84
 8000672:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000676:	2200      	movs	r2, #0
 8000678:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800067a:	f240 0384 	movw	r3, #132	@ 0x84
 800067e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000682:	2201      	movs	r2, #1
 8000684:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000686:	f240 0384 	movw	r3, #132	@ 0x84
 800068a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800068e:	2200      	movs	r2, #0
 8000690:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000694:	f240 0384 	movw	r3, #132	@ 0x84
 8000698:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800069c:	2200      	movs	r2, #0
 800069e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006a0:	f240 0384 	movw	r3, #132	@ 0x84
 80006a4:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80006a8:	2200      	movs	r2, #0
 80006aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006ac:	f240 0384 	movw	r3, #132	@ 0x84
 80006b0:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80006b4:	2200      	movs	r2, #0
 80006b6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006ba:	f240 0384 	movw	r3, #132	@ 0x84
 80006be:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80006c2:	2200      	movs	r2, #0
 80006c4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80006c6:	f240 0384 	movw	r3, #132	@ 0x84
 80006ca:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80006ce:	2200      	movs	r2, #0
 80006d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006d4:	f240 0084 	movw	r0, #132	@ 0x84
 80006d8:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80006dc:	f002 fc10 	bl	8002f00 <HAL_ADC_Init>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 80006e6:	f000 fdca 	bl	800127e <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80006ea:	2300      	movs	r3, #0
 80006ec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006f2:	4619      	mov	r1, r3
 80006f4:	f240 0084 	movw	r0, #132	@ 0x84
 80006f8:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80006fc:	f003 fe06 	bl	800430c <HAL_ADCEx_MultiModeConfigChannel>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <MX_ADC1_Init+0x11e>
  {
    Error_Handler();
 8000706:	f000 fdba 	bl	800127e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800070a:	2302      	movs	r3, #2
 800070c:	f2c0 4330 	movt	r3, #1072	@ 0x430
 8000710:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000712:	2306      	movs	r3, #6
 8000714:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000716:	2304      	movs	r3, #4
 8000718:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 800071a:	2300      	movs	r3, #0
 800071c:	f2c4 037f 	movt	r3, #16511	@ 0x407f
 8000720:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000722:	2304      	movs	r3, #4
 8000724:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000726:	2300      	movs	r3, #0
 8000728:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800072a:	1d3b      	adds	r3, r7, #4
 800072c:	4619      	mov	r1, r3
 800072e:	f240 0084 	movw	r0, #132	@ 0x84
 8000732:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000736:	f002 ffd6 	bl	80036e6 <HAL_ADC_ConfigChannel>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_ADC1_Init+0x158>
  {
    Error_Handler();
 8000740:	f000 fd9d 	bl	800127e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000744:	bf00      	nop
 8000746:	3730      	adds	r7, #48	@ 0x30
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}

0800074c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b088      	sub	sp, #32
 8000750:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000752:	463b      	mov	r3, r7
 8000754:	2220      	movs	r2, #32
 8000756:	2100      	movs	r1, #0
 8000758:	4618      	mov	r0, r3
 800075a:	f00a f9ce 	bl	800aafa <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800075e:	f240 02f0 	movw	r2, #240	@ 0xf0
 8000762:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 8000766:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800076a:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 800076e:	6013      	str	r3, [r2, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000770:	f240 03f0 	movw	r3, #240	@ 0xf0
 8000774:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000778:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800077c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800077e:	f240 03f0 	movw	r3, #240	@ 0xf0
 8000782:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000786:	2200      	movs	r2, #0
 8000788:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800078a:	f240 03f0 	movw	r3, #240	@ 0xf0
 800078e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000792:	2200      	movs	r2, #0
 8000794:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000796:	f240 03f0 	movw	r3, #240	@ 0xf0
 800079a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800079e:	2200      	movs	r2, #0
 80007a0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007a2:	f240 03f0 	movw	r3, #240	@ 0xf0
 80007a6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80007aa:	2200      	movs	r2, #0
 80007ac:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007ae:	f240 03f0 	movw	r3, #240	@ 0xf0
 80007b2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80007b6:	2204      	movs	r2, #4
 80007b8:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80007ba:	f240 03f0 	movw	r3, #240	@ 0xf0
 80007be:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80007c2:	2200      	movs	r2, #0
 80007c4:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80007c6:	f240 03f0 	movw	r3, #240	@ 0xf0
 80007ca:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80007ce:	2200      	movs	r2, #0
 80007d0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 80007d2:	f240 03f0 	movw	r3, #240	@ 0xf0
 80007d6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80007da:	2201      	movs	r2, #1
 80007dc:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80007de:	f240 03f0 	movw	r3, #240	@ 0xf0
 80007e2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80007e6:	2200      	movs	r2, #0
 80007e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007ec:	f240 03f0 	movw	r3, #240	@ 0xf0
 80007f0:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80007f4:	2200      	movs	r2, #0
 80007f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007f8:	f240 03f0 	movw	r3, #240	@ 0xf0
 80007fc:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000800:	2200      	movs	r2, #0
 8000802:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000804:	f240 03f0 	movw	r3, #240	@ 0xf0
 8000808:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800080c:	2200      	movs	r2, #0
 800080e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000812:	f240 03f0 	movw	r3, #240	@ 0xf0
 8000816:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800081a:	2200      	movs	r2, #0
 800081c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 800081e:	f240 03f0 	movw	r3, #240	@ 0xf0
 8000822:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000826:	2200      	movs	r2, #0
 8000828:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800082c:	f240 00f0 	movw	r0, #240	@ 0xf0
 8000830:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000834:	f002 fb64 	bl	8002f00 <HAL_ADC_Init>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_ADC2_Init+0xf6>
  {
    Error_Handler();
 800083e:	f000 fd1e 	bl	800127e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000842:	2308      	movs	r3, #8
 8000844:	f6c0 4390 	movt	r3, #3216	@ 0xc90
 8000848:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800084a:	2306      	movs	r3, #6
 800084c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 800084e:	2304      	movs	r3, #4
 8000850:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000852:	2300      	movs	r3, #0
 8000854:	f2c4 037f 	movt	r3, #16511	@ 0x407f
 8000858:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800085a:	2304      	movs	r3, #4
 800085c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800085e:	2300      	movs	r3, #0
 8000860:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000862:	463b      	mov	r3, r7
 8000864:	4619      	mov	r1, r3
 8000866:	f240 00f0 	movw	r0, #240	@ 0xf0
 800086a:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800086e:	f002 ff3a 	bl	80036e6 <HAL_ADC_ConfigChannel>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <MX_ADC2_Init+0x130>
  {
    Error_Handler();
 8000878:	f000 fd01 	bl	800127e <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800087c:	bf00      	nop
 800087e:	3720      	adds	r7, #32
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <MX_ADC5_Init>:
/* ADC5 init function */
void MX_ADC5_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b088      	sub	sp, #32
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800088a:	463b      	mov	r3, r7
 800088c:	2220      	movs	r2, #32
 800088e:	2100      	movs	r1, #0
 8000890:	4618      	mov	r0, r3
 8000892:	f00a f932 	bl	800aafa <memset>

  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
 8000896:	f240 125c 	movw	r2, #348	@ 0x15c
 800089a:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 800089e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80008a2:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80008a6:	6013      	str	r3, [r2, #0]
  hadc5.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 80008a8:	f240 135c 	movw	r3, #348	@ 0x15c
 80008ac:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80008b0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80008b4:	605a      	str	r2, [r3, #4]
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 80008b6:	f240 135c 	movw	r3, #348	@ 0x15c
 80008ba:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80008c2:	f240 135c 	movw	r3, #348	@ 0x15c
 80008c6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80008ca:	2200      	movs	r2, #0
 80008cc:	60da      	str	r2, [r3, #12]
  hadc5.Init.GainCompensation = 0;
 80008ce:	f240 135c 	movw	r3, #348	@ 0x15c
 80008d2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80008d6:	2200      	movs	r2, #0
 80008d8:	611a      	str	r2, [r3, #16]
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008da:	f240 135c 	movw	r3, #348	@ 0x15c
 80008de:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80008e2:	2200      	movs	r2, #0
 80008e4:	615a      	str	r2, [r3, #20]
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008e6:	f240 135c 	movw	r3, #348	@ 0x15c
 80008ea:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80008ee:	2204      	movs	r2, #4
 80008f0:	619a      	str	r2, [r3, #24]
  hadc5.Init.LowPowerAutoWait = DISABLE;
 80008f2:	f240 135c 	movw	r3, #348	@ 0x15c
 80008f6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80008fa:	2200      	movs	r2, #0
 80008fc:	771a      	strb	r2, [r3, #28]
  hadc5.Init.ContinuousConvMode = DISABLE;
 80008fe:	f240 135c 	movw	r3, #348	@ 0x15c
 8000902:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000906:	2200      	movs	r2, #0
 8000908:	775a      	strb	r2, [r3, #29]
  hadc5.Init.NbrOfConversion = 1;
 800090a:	f240 135c 	movw	r3, #348	@ 0x15c
 800090e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000912:	2201      	movs	r2, #1
 8000914:	621a      	str	r2, [r3, #32]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 8000916:	f240 135c 	movw	r3, #348	@ 0x15c
 800091a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800091e:	2200      	movs	r2, #0
 8000920:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc5.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000924:	f240 135c 	movw	r3, #348	@ 0x15c
 8000928:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800092c:	2200      	movs	r2, #0
 800092e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000930:	f240 135c 	movw	r3, #348	@ 0x15c
 8000934:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000938:	2200      	movs	r2, #0
 800093a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc5.Init.DMAContinuousRequests = DISABLE;
 800093c:	f240 135c 	movw	r3, #348	@ 0x15c
 8000940:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000944:	2200      	movs	r2, #0
 8000946:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc5.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800094a:	f240 135c 	movw	r3, #348	@ 0x15c
 800094e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000952:	2200      	movs	r2, #0
 8000954:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc5.Init.OversamplingMode = DISABLE;
 8000956:	f240 135c 	movw	r3, #348	@ 0x15c
 800095a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800095e:	2200      	movs	r2, #0
 8000960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 8000964:	f240 105c 	movw	r0, #348	@ 0x15c
 8000968:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800096c:	f002 fac8 	bl	8002f00 <HAL_ADC_Init>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <MX_ADC5_Init+0xf6>
  {
    Error_Handler();
 8000976:	f000 fc82 	bl	800127e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800097a:	2302      	movs	r3, #2
 800097c:	f2c0 4330 	movt	r3, #1072	@ 0x430
 8000980:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000982:	2306      	movs	r3, #6
 8000984:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000986:	2306      	movs	r3, #6
 8000988:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 800098a:	2300      	movs	r3, #0
 800098c:	f2c4 037f 	movt	r3, #16511	@ 0x407f
 8000990:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000992:	2304      	movs	r3, #4
 8000994:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000996:	2300      	movs	r3, #0
 8000998:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 800099a:	463b      	mov	r3, r7
 800099c:	4619      	mov	r1, r3
 800099e:	f240 105c 	movw	r0, #348	@ 0x15c
 80009a2:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80009a6:	f002 fe9e 	bl	80036e6 <HAL_ADC_ConfigChannel>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_ADC5_Init+0x130>
  {
    Error_Handler();
 80009b0:	f000 fc65 	bl	800127e <Error_Handler>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 80009b4:	bf00      	nop
 80009b6:	3720      	adds	r7, #32
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}

080009bc <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b0a2      	sub	sp, #136	@ 0x88
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]
 80009cc:	605a      	str	r2, [r3, #4]
 80009ce:	609a      	str	r2, [r3, #8]
 80009d0:	60da      	str	r2, [r3, #12]
 80009d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009d4:	f107 0320 	add.w	r3, r7, #32
 80009d8:	2254      	movs	r2, #84	@ 0x54
 80009da:	2100      	movs	r1, #0
 80009dc:	4618      	mov	r0, r3
 80009de:	f00a f88c 	bl	800aafa <memset>
  if(adcHandle->Instance==ADC1)
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80009ea:	d159      	bne.n	8000aa0 <HAL_ADC_MspInit+0xe4>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80009ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80009f0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80009f2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80009f6:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009f8:	f107 0320 	add.w	r3, r7, #32
 80009fc:	4618      	mov	r0, r3
 80009fe:	f005 fcdf 	bl	80063c0 <HAL_RCCEx_PeriphCLKConfig>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d001      	beq.n	8000a0c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000a08:	f000 fc39 	bl	800127e <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000a0c:	f240 13c8 	movw	r3, #456	@ 0x1c8
 8000a10:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	1c5a      	adds	r2, r3, #1
 8000a18:	f240 13c8 	movw	r3, #456	@ 0x1c8
 8000a1c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000a20:	601a      	str	r2, [r3, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000a22:	f240 13c8 	movw	r3, #456	@ 0x1c8
 8000a26:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2b01      	cmp	r3, #1
 8000a2e:	d114      	bne.n	8000a5a <HAL_ADC_MspInit+0x9e>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000a30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a34:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000a38:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a3a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a3e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000a42:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000a46:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000a48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a4c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a56:	61fb      	str	r3, [r7, #28]
 8000a58:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a5e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000a62:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000a64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a68:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000a6c:	f042 0201 	orr.w	r2, r2, #1
 8000a70:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000a72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a76:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000a7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7c:	f003 0301 	and.w	r3, r3, #1
 8000a80:	61bb      	str	r3, [r7, #24]
 8000a82:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a84:	2303      	movs	r3, #3
 8000a86:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a88:	2303      	movs	r3, #3
 8000a8a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a90:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000a94:	4619      	mov	r1, r3
 8000a96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a9a:	f004 faee 	bl	800507a <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }
}
 8000a9e:	e0b1      	b.n	8000c04 <HAL_ADC_MspInit+0x248>
  else if(adcHandle->Instance==ADC2)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000aa8:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d159      	bne.n	8000b64 <HAL_ADC_MspInit+0x1a8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000ab0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ab4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000ab6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000aba:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000abc:	f107 0320 	add.w	r3, r7, #32
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f005 fc7d 	bl	80063c0 <HAL_RCCEx_PeriphCLKConfig>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <HAL_ADC_MspInit+0x114>
      Error_Handler();
 8000acc:	f000 fbd7 	bl	800127e <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000ad0:	f240 13c8 	movw	r3, #456	@ 0x1c8
 8000ad4:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	1c5a      	adds	r2, r3, #1
 8000adc:	f240 13c8 	movw	r3, #456	@ 0x1c8
 8000ae0:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000ae4:	601a      	str	r2, [r3, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000ae6:	f240 13c8 	movw	r3, #456	@ 0x1c8
 8000aea:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	2b01      	cmp	r3, #1
 8000af2:	d114      	bne.n	8000b1e <HAL_ADC_MspInit+0x162>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000af4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000af8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000afc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000afe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b02:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000b06:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000b0a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b10:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000b1a:	617b      	str	r3, [r7, #20]
 8000b1c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b22:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000b26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b2c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000b30:	f042 0201 	orr.w	r2, r2, #1
 8000b34:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000b36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b3a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000b3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b40:	f003 0301 	and.w	r3, r3, #1
 8000b44:	613b      	str	r3, [r7, #16]
 8000b46:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b48:	23c0      	movs	r3, #192	@ 0xc0
 8000b4a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b50:	2300      	movs	r3, #0
 8000b52:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b54:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000b58:	4619      	mov	r1, r3
 8000b5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b5e:	f004 fa8c 	bl	800507a <HAL_GPIO_Init>
}
 8000b62:	e04f      	b.n	8000c04 <HAL_ADC_MspInit+0x248>
  else if(adcHandle->Instance==ADC5)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000b6c:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d147      	bne.n	8000c04 <HAL_ADC_MspInit+0x248>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8000b74:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b78:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8000b7a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8000b7e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b80:	f107 0320 	add.w	r3, r7, #32
 8000b84:	4618      	mov	r0, r3
 8000b86:	f005 fc1b 	bl	80063c0 <HAL_RCCEx_PeriphCLKConfig>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d001      	beq.n	8000b94 <HAL_ADC_MspInit+0x1d8>
      Error_Handler();
 8000b90:	f000 fb75 	bl	800127e <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8000b94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b98:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000b9c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ba2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000ba6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000baa:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000bac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bb0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bba:	60fb      	str	r3, [r7, #12]
 8000bbc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bc2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000bc6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000bc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bcc:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000bd0:	f042 0201 	orr.w	r2, r2, #1
 8000bd4:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000bd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bda:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000bde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be0:	f003 0301 	and.w	r3, r3, #1
 8000be4:	60bb      	str	r3, [r7, #8]
 8000be6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000be8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000bec:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bee:	2303      	movs	r3, #3
 8000bf0:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c00:	f004 fa3b 	bl	800507a <HAL_GPIO_Init>
}
 8000c04:	bf00      	nop
 8000c06:	3788      	adds	r7, #136	@ 0x88
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08c      	sub	sp, #48	@ 0x30
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000c12:	463b      	mov	r3, r7
 8000c14:	2230      	movs	r2, #48	@ 0x30
 8000c16:	2100      	movs	r1, #0
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f009 ff6e 	bl	800aafa <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000c1e:	f240 12cc 	movw	r2, #460	@ 0x1cc
 8000c22:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 8000c26:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000c2a:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8000c2e:	6013      	str	r3, [r2, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000c30:	f240 10cc 	movw	r0, #460	@ 0x1cc
 8000c34:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000c38:	f003 fdb0 	bl	800479c <HAL_DAC_Init>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <MX_DAC1_Init+0x3a>
  {
    Error_Handler();
 8000c42:	f000 fb1c 	bl	800127e <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8000c46:	2300      	movs	r3, #0
 8000c48:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000c52:	2300      	movs	r3, #0
 8000c54:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000c56:	2300      	movs	r3, #0
 8000c58:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8000c62:	2301      	movs	r3, #1
 8000c64:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000c66:	2300      	movs	r3, #0
 8000c68:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000c6a:	463b      	mov	r3, r7
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	4619      	mov	r1, r3
 8000c70:	f240 10cc 	movw	r0, #460	@ 0x1cc
 8000c74:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000c78:	f003 fe4c 	bl	8004914 <HAL_DAC_ConfigChannel>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <MX_DAC1_Init+0x7a>
  {
    Error_Handler();
 8000c82:	f000 fafc 	bl	800127e <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8000c86:	463b      	mov	r3, r7
 8000c88:	2210      	movs	r2, #16
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	f240 10cc 	movw	r0, #460	@ 0x1cc
 8000c90:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000c94:	f003 fe3e 	bl	8004914 <HAL_DAC_ConfigChannel>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <MX_DAC1_Init+0x96>
  {
    Error_Handler();
 8000c9e:	f000 faee 	bl	800127e <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */
  HAL_DACEx_SelfCalibrate(&hdac1, &sConfig, DAC_CHANNEL_1);
 8000ca2:	463b      	mov	r3, r7
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	f240 10cc 	movw	r0, #460	@ 0x1cc
 8000cac:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000cb0:	f003 ffec 	bl	8004c8c <HAL_DACEx_SelfCalibrate>
  HAL_DACEx_SelfCalibrate(&hdac1, &sConfig, DAC_CHANNEL_2);
 8000cb4:	463b      	mov	r3, r7
 8000cb6:	2210      	movs	r2, #16
 8000cb8:	4619      	mov	r1, r3
 8000cba:	f240 10cc 	movw	r0, #460	@ 0x1cc
 8000cbe:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000cc2:	f003 ffe3 	bl	8004c8c <HAL_DACEx_SelfCalibrate>
  /* USER CODE END DAC1_Init 2 */

}
 8000cc6:	bf00      	nop
 8000cc8:	3730      	adds	r7, #48	@ 0x30
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b08a      	sub	sp, #40	@ 0x28
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd6:	f107 0314 	add.w	r3, r7, #20
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
 8000cde:	605a      	str	r2, [r3, #4]
 8000ce0:	609a      	str	r2, [r3, #8]
 8000ce2:	60da      	str	r2, [r3, #12]
 8000ce4:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000cee:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d136      	bne.n	8000d64 <HAL_DAC_MspInit+0x96>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000cf6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cfa:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000cfe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d04:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000d08:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000d0c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000d0e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d12:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000d16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d1c:	613b      	str	r3, [r7, #16]
 8000d1e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d24:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000d28:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d2e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000d32:	f042 0201 	orr.w	r2, r2, #1
 8000d36:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000d38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d3c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d42:	f003 0301 	and.w	r3, r3, #1
 8000d46:	60fb      	str	r3, [r7, #12]
 8000d48:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000d4a:	2330      	movs	r3, #48	@ 0x30
 8000d4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d4e:	2303      	movs	r3, #3
 8000d50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	2300      	movs	r3, #0
 8000d54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d56:	f107 0314 	add.w	r3, r7, #20
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d60:	f004 f98b 	bl	800507a <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000d64:	bf00      	nop
 8000d66:	3728      	adds	r7, #40	@ 0x28
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}

08000d6c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b088      	sub	sp, #32
 8000d70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d72:	f107 030c 	add.w	r3, r7, #12
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
 8000d7e:	60da      	str	r2, [r3, #12]
 8000d80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d86:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000d8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000d8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d90:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000d94:	f042 0201 	orr.w	r2, r2, #1
 8000d98:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000d9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d9e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000da2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da4:	f003 0301 	and.w	r3, r3, #1
 8000da8:	60bb      	str	r3, [r7, #8]
 8000daa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000db0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000db4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000db6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dba:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000dbe:	f042 0204 	orr.w	r2, r2, #4
 8000dc2:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000dc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dc8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dce:	f003 0304 	and.w	r3, r3, #4
 8000dd2:	607b      	str	r3, [r7, #4]
 8000dd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dda:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000dde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000de0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000de4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000de8:	f042 0202 	orr.w	r2, r2, #2
 8000dec:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000dee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000df2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8000df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df8:	f003 0302 	and.w	r3, r3, #2
 8000dfc:	603b      	str	r3, [r7, #0]
 8000dfe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TRIG_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8000e00:	2200      	movs	r2, #0
 8000e02:	f240 31c1 	movw	r1, #961	@ 0x3c1
 8000e06:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000e0a:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8000e0e:	f004 fada 	bl	80053c6 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
 8000e12:	2200      	movs	r2, #0
 8000e14:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e18:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000e1c:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8000e20:	f004 fad1 	bl	80053c6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : TRIG_Pin PB9 */
  GPIO_InitStruct.Pin = TRIG_Pin|GPIO_PIN_9;
 8000e24:	f240 2301 	movw	r3, #513	@ 0x201
 8000e28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e32:	2302      	movs	r3, #2
 8000e34:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e36:	f107 030c 	add.w	r3, r7, #12
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000e40:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8000e44:	f004 f919 	bl	800507a <HAL_GPIO_Init>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000e48:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e4c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e4e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000e52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e58:	f107 030c 	add.w	r3, r7, #12
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000e62:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8000e66:	f004 f908 	bl	800507a <HAL_GPIO_Init>

  /*Configure GPIO pin : PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000e6a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000e6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e70:	2301      	movs	r3, #1
 8000e72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e74:	2300      	movs	r3, #0
 8000e76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e7c:	f107 030c 	add.w	r3, r7, #12
 8000e80:	4619      	mov	r1, r3
 8000e82:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000e86:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8000e8a:	f004 f8f6 	bl	800507a <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8000e8e:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8000e92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e94:	2301      	movs	r3, #1
 8000e96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ea0:	f107 030c 	add.w	r3, r7, #12
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000eaa:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8000eae:	f004 f8e4 	bl	800507a <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2101      	movs	r1, #1
 8000eb6:	2017      	movs	r0, #23
 8000eb8:	f003 fc3c 	bl	8004734 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000ebc:	2017      	movs	r0, #23
 8000ebe:	f003 fc53 	bl	8004768 <HAL_NVIC_EnableIRQ>

}
 8000ec2:	bf00      	nop
 8000ec4:	3720      	adds	r7, #32
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}

08000eca <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	b082      	sub	sp, #8
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ed0:	f001 fcd1 	bl	8002876 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ed4:	f000 f988 	bl	80011e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ed8:	f7ff ff48 	bl	8000d6c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000edc:	f001 f9f8 	bl	80022d0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000ee0:	f7ff fb84 	bl	80005ec <MX_ADC1_Init>
  MX_ADC2_Init();
 8000ee4:	f7ff fc32 	bl	800074c <MX_ADC2_Init>
  MX_ADC5_Init();
 8000ee8:	f7ff fccc 	bl	8000884 <MX_ADC5_Init>
  MX_SPI3_Init();
 8000eec:	f000 fbe4 	bl	80016b8 <MX_SPI3_Init>
  MX_SPI1_Init();
 8000ef0:	f000 fb79 	bl	80015e6 <MX_SPI1_Init>
  MX_DAC1_Init();
 8000ef4:	f7ff fe8a 	bl	8000c0c <MX_DAC1_Init>
  MX_TIM1_Init();
 8000ef8:	f000 ffa7 	bl	8001e4a <MX_TIM1_Init>
  MX_TIM5_Init();
 8000efc:	f001 f87c 	bl	8001ff8 <MX_TIM5_Init>
  MX_TIM2_Init();
 8000f00:	f001 f814 	bl	8001f2c <MX_TIM2_Init>
  MX_TIM20_Init();
 8000f04:	f001 f8e0 	bl	80020c8 <MX_TIM20_Init>
  /* USER CODE BEGIN 2 */
  hspi1.Instance->CR1 |= SPI_CR1_SPE;
 8000f08:	f240 7300 	movw	r3, #1792	@ 0x700
 8000f0c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	681a      	ldr	r2, [r3, #0]
 8000f14:	f240 7300 	movw	r3, #1792	@ 0x700
 8000f18:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000f22:	601a      	str	r2, [r3, #0]
  hspi1.Instance->CR2 |= 0x1000;
 8000f24:	f240 7300 	movw	r3, #1792	@ 0x700
 8000f28:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	685a      	ldr	r2, [r3, #4]
 8000f30:	f240 7300 	movw	r3, #1792	@ 0x700
 8000f34:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000f3e:	605a      	str	r2, [r3, #4]

  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 8000f40:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f44:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000f48:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8000f4c:	f004 fa53 	bl	80053f6 <HAL_GPIO_TogglePin>

  HAL_ADC_Start(&hadc1);
 8000f50:	f240 0084 	movw	r0, #132	@ 0x84
 8000f54:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000f58:	f002 f99c 	bl	8003294 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8000f5c:	f240 00f0 	movw	r0, #240	@ 0xf0
 8000f60:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000f64:	f002 f996 	bl	8003294 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc5);
 8000f68:	f240 105c 	movw	r0, #348	@ 0x15c
 8000f6c:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000f70:	f002 f990 	bl	8003294 <HAL_ADC_Start>

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_DIFFERENTIAL_ENDED);
 8000f74:	2100      	movs	r1, #0
 8000f76:	f2c4 017f 	movt	r1, #16511	@ 0x407f
 8000f7a:	f240 0084 	movw	r0, #132	@ 0x84
 8000f7e:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000f82:	f003 f960 	bl	8004246 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_DIFFERENTIAL_ENDED);
 8000f86:	2100      	movs	r1, #0
 8000f88:	f2c4 017f 	movt	r1, #16511	@ 0x407f
 8000f8c:	f240 00f0 	movw	r0, #240	@ 0xf0
 8000f90:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000f94:	f003 f957 	bl	8004246 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc5, ADC_DIFFERENTIAL_ENDED);
 8000f98:	2100      	movs	r1, #0
 8000f9a:	f2c4 017f 	movt	r1, #16511	@ 0x407f
 8000f9e:	f240 105c 	movw	r0, #348	@ 0x15c
 8000fa2:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000fa6:	f003 f94e 	bl	8004246 <HAL_ADCEx_Calibration_Start>

  HAL_Delay(100);
 8000faa:	2064      	movs	r0, #100	@ 0x64
 8000fac:	f001 fcde 	bl	800296c <HAL_Delay>


  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 8000fb0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fb4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000fb8:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8000fbc:	f004 fa1b 	bl	80053f6 <HAL_GPIO_TogglePin>

  HAL_ADC_Start(&hadc1);
 8000fc0:	f240 0084 	movw	r0, #132	@ 0x84
 8000fc4:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000fc8:	f002 f964 	bl	8003294 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8000fcc:	f240 00f0 	movw	r0, #240	@ 0xf0
 8000fd0:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000fd4:	f002 f95e 	bl	8003294 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc5);
 8000fd8:	f240 105c 	movw	r0, #348	@ 0x15c
 8000fdc:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8000fe0:	f002 f958 	bl	8003294 <HAL_ADC_Start>

  HAL_Delay(100);
 8000fe4:	2064      	movs	r0, #100	@ 0x64
 8000fe6:	f001 fcc1 	bl	800296c <HAL_Delay>

  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 8000fea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fee:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000ff2:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8000ff6:	f004 f9fe 	bl	80053f6 <HAL_GPIO_TogglePin>

  HAL_DAC_Start(&hdac1,DAC_CHANNEL_1);
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	f240 10cc 	movw	r0, #460	@ 0x1cc
 8001000:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001004:	f003 fbec 	bl	80047e0 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1,DAC_CHANNEL_2);
 8001008:	2110      	movs	r1, #16
 800100a:	f240 10cc 	movw	r0, #460	@ 0x1cc
 800100e:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001012:	f003 fbe5 	bl	80047e0 <HAL_DAC_Start>

  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2048);
 8001016:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800101a:	2200      	movs	r2, #0
 800101c:	2100      	movs	r1, #0
 800101e:	f240 10cc 	movw	r0, #460	@ 0x1cc
 8001022:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001026:	f003 fc48 	bl	80048ba <HAL_DAC_SetValue>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 1024);
 800102a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800102e:	2200      	movs	r2, #0
 8001030:	2110      	movs	r1, #16
 8001032:	f240 10cc 	movw	r0, #460	@ 0x1cc
 8001036:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800103a:	f003 fc3e 	bl	80048ba <HAL_DAC_SetValue>

  HAL_Delay(100);
 800103e:	2064      	movs	r0, #100	@ 0x64
 8001040:	f001 fc94 	bl	800296c <HAL_Delay>

  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 8001044:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001048:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800104c:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8001050:	f004 f9d1 	bl	80053f6 <HAL_GPIO_TogglePin>

  HAL_TIM_Base_Start(&htim2); // BCID Counter
 8001054:	f640 0018 	movw	r0, #2072	@ 0x818
 8001058:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800105c:	f006 fc59 	bl	8007912 <HAL_TIM_Base_Start>
//  HAL_TIM_Base_Start_IT(&htim1); // Calib Counter

//  HAL_NVIC_EnableIRQ(USART3_IRQn);
  dataTaking(0);
 8001060:	2000      	movs	r0, #0
 8001062:	f000 fa53 	bl	800150c <dataTaking>

  HAL_Delay(100);
 8001066:	2064      	movs	r0, #100	@ 0x64
 8001068:	f001 fc80 	bl	800296c <HAL_Delay>

  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 800106c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001070:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001074:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8001078:	f004 f9bd 	bl	80053f6 <HAL_GPIO_TogglePin>

  protoLink_Start();
 800107c:	f000 f948 	bl	8001310 <protoLink_Start>

  HAL_Delay(100);
 8001080:	2064      	movs	r0, #100	@ 0x64
 8001082:	f001 fc73 	bl	800296c <HAL_Delay>

//  VMM3A_init(&VMM3A_LG_config[0]);

//  VMM3A_start();

  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_9);
 8001086:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800108a:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800108e:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8001092:	f004 f9b0 	bl	80053f6 <HAL_GPIO_TogglePin>
  while (1)
  {

//	  HAL_IWDG_Refresh(&hiwdg);

	  if(stressTestState) {
 8001096:	f240 53f9 	movw	r3, #1529	@ 0x5f9
 800109a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d00f      	beq.n	80010c4 <main+0x1fa>
		  getRandomSpill(0);
 80010a4:	2000      	movs	r0, #0
 80010a6:	f000 fd8a 	bl	8001bbe <getRandomSpill>
	  	  DAQ_transmit(&Spill, Spill.hitCount);
 80010aa:	f240 13e0 	movw	r3, #480	@ 0x1e0
 80010ae:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80010b2:	8adb      	ldrh	r3, [r3, #22]
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	4619      	mov	r1, r3
 80010b8:	f240 10e0 	movw	r0, #480	@ 0x1e0
 80010bc:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80010c0:	f000 fa75 	bl	80015ae <DAQ_transmit>
	  }

	  if(adcMonitorState) {
 80010c4:	f240 53fa 	movw	r3, #1530	@ 0x5fa
 80010c8:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d020      	beq.n	8001114 <main+0x24a>
	      HAL_ADC_Start(&hadc5);
 80010d2:	f240 105c 	movw	r0, #348	@ 0x15c
 80010d6:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80010da:	f002 f8db 	bl	8003294 <HAL_ADC_Start>
	      HAL_ADC_Start(&hadc5);
 80010de:	f240 105c 	movw	r0, #348	@ 0x15c
 80010e2:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80010e6:	f002 f8d5 	bl	8003294 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc5, 1000);
 80010ea:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80010ee:	f240 105c 	movw	r0, #348	@ 0x15c
 80010f2:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80010f6:	f002 f9ca 	bl	800348e <HAL_ADC_PollForConversion>
		  int16_t voltage = HAL_ADC_GetValue(&hadc5);
 80010fa:	f240 105c 	movw	r0, #348	@ 0x15c
 80010fe:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001102:	f002 fae3 	bl	80036cc <HAL_ADC_GetValue>
 8001106:	4603      	mov	r3, r0
 8001108:	80fb      	strh	r3, [r7, #6]
	  	  ADC_transmit(voltage);
 800110a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800110e:	4618      	mov	r0, r3
 8001110:	f000 fa25 	bl	800155e <ADC_transmit>
	  }

	  if(calibRunState) {
 8001114:	f240 53f8 	movw	r3, #1528	@ 0x5f8
 8001118:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d0b9      	beq.n	8001096 <main+0x1cc>
		  GPIOB->BSRR = GPIO_BSRR_BS8;
 8001122:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001126:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 800112a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800112e:	619a      	str	r2, [r3, #24]

		  __NOP();
 8001130:	bf00      	nop
		  __NOP();
 8001132:	bf00      	nop
		  __NOP();
 8001134:	bf00      	nop
		  __NOP();
 8001136:	bf00      	nop
		  __NOP();
 8001138:	bf00      	nop
		  __NOP();
 800113a:	bf00      	nop

		  __NOP();
 800113c:	bf00      	nop
		  __NOP();
 800113e:	bf00      	nop
		  __NOP();
 8001140:	bf00      	nop
		  __NOP();
 8001142:	bf00      	nop
		  __NOP();
 8001144:	bf00      	nop
		  __NOP();
 8001146:	bf00      	nop

		  __NOP();
 8001148:	bf00      	nop
		  __NOP();
 800114a:	bf00      	nop
		  __NOP();
 800114c:	bf00      	nop
		  __NOP();
 800114e:	bf00      	nop
		  __NOP();
 8001150:	bf00      	nop
		  __NOP();
 8001152:	bf00      	nop

		  __NOP();
 8001154:	bf00      	nop
		  __NOP();
 8001156:	bf00      	nop
		  __NOP();
 8001158:	bf00      	nop
		  __NOP();
 800115a:	bf00      	nop
		  __NOP();
 800115c:	bf00      	nop
		  __NOP();
 800115e:	bf00      	nop

		  __NOP();
 8001160:	bf00      	nop
		  __NOP();
 8001162:	bf00      	nop
		  __NOP();
 8001164:	bf00      	nop
		  __NOP();
 8001166:	bf00      	nop
		  __NOP();
 8001168:	bf00      	nop
		  __NOP();
 800116a:	bf00      	nop

		  __NOP();
 800116c:	bf00      	nop
		  __NOP();
 800116e:	bf00      	nop
		  __NOP();
 8001170:	bf00      	nop
		  __NOP();
 8001172:	bf00      	nop
		  __NOP();
 8001174:	bf00      	nop
		  __NOP();
 8001176:	bf00      	nop

		  __NOP();
 8001178:	bf00      	nop
		  __NOP();
 800117a:	bf00      	nop
		  __NOP();
 800117c:	bf00      	nop
		  __NOP();
 800117e:	bf00      	nop
		  __NOP();
 8001180:	bf00      	nop
		  __NOP();
 8001182:	bf00      	nop

		  __NOP();
 8001184:	bf00      	nop
		  __NOP();
 8001186:	bf00      	nop
		  __NOP();
 8001188:	bf00      	nop
		  __NOP();
 800118a:	bf00      	nop
		  __NOP();
 800118c:	bf00      	nop
		  __NOP();
 800118e:	bf00      	nop

		  VMM3A_STOP;
 8001190:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001194:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 8001198:	2201      	movs	r2, #1
 800119a:	f2c0 2200 	movt	r2, #512	@ 0x200
 800119e:	619a      	str	r2, [r3, #24]
		  VMM3A_readout();
 80011a0:	f001 fa5f 	bl	8002662 <VMM3A_readout>
		  GPIOB->BSRR = GPIO_BSRR_BR8;
 80011a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011a8:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 80011ac:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80011b0:	619a      	str	r2, [r3, #24]
		  Spill.hitCount = 64;
 80011b2:	f240 13e0 	movw	r3, #480	@ 0x1e0
 80011b6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80011ba:	2240      	movs	r2, #64	@ 0x40
 80011bc:	82da      	strh	r2, [r3, #22]
		  DAQ_transmit(&Spill, Spill.hitCount);
 80011be:	f240 13e0 	movw	r3, #480	@ 0x1e0
 80011c2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80011c6:	8adb      	ldrh	r3, [r3, #22]
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	4619      	mov	r1, r3
 80011cc:	f240 10e0 	movw	r0, #480	@ 0x1e0
 80011d0:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80011d4:	f000 f9eb 	bl	80015ae <DAQ_transmit>
		  VMM3A_START;
 80011d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011dc:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 80011e0:	f44f 3281 	mov.w	r2, #66048	@ 0x10200
 80011e4:	619a      	str	r2, [r3, #24]
	  if(stressTestState) {
 80011e6:	e756      	b.n	8001096 <main+0x1cc>

080011e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b094      	sub	sp, #80	@ 0x50
 80011ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ee:	f107 0318 	add.w	r3, r7, #24
 80011f2:	2238      	movs	r2, #56	@ 0x38
 80011f4:	2100      	movs	r1, #0
 80011f6:	4618      	mov	r0, r3
 80011f8:	f009 fc7f 	bl	800aafa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011fc:	1d3b      	adds	r3, r7, #4
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	605a      	str	r2, [r3, #4]
 8001204:	609a      	str	r2, [r3, #8]
 8001206:	60da      	str	r2, [r3, #12]
 8001208:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800120a:	2000      	movs	r0, #0
 800120c:	f004 f934 	bl	8005478 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001210:	2302      	movs	r3, #2
 8001212:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001214:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001218:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800121a:	2340      	movs	r3, #64	@ 0x40
 800121c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121e:	2302      	movs	r3, #2
 8001220:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001222:	2302      	movs	r3, #2
 8001224:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8001226:	2302      	movs	r3, #2
 8001228:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 800122a:	2328      	movs	r3, #40	@ 0x28
 800122c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800122e:	2302      	movs	r3, #2
 8001230:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001232:	2302      	movs	r3, #2
 8001234:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001236:	2302      	movs	r3, #2
 8001238:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800123a:	f107 0318 	add.w	r3, r7, #24
 800123e:	4618      	mov	r0, r3
 8001240:	f004 fa14 	bl	800566c <HAL_RCC_OscConfig>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800124a:	f000 f818 	bl	800127e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800124e:	230f      	movs	r3, #15
 8001250:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001252:	2303      	movs	r3, #3
 8001254:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001256:	2300      	movs	r3, #0
 8001258:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800125a:	2300      	movs	r3, #0
 800125c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800125e:	2300      	movs	r3, #0
 8001260:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001262:	1d3b      	adds	r3, r7, #4
 8001264:	2104      	movs	r1, #4
 8001266:	4618      	mov	r0, r3
 8001268:	f004 fdfb 	bl	8005e62 <HAL_RCC_ClockConfig>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001272:	f000 f804 	bl	800127e <Error_Handler>
  }
}
 8001276:	bf00      	nop
 8001278:	3750      	adds	r7, #80	@ 0x50
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800127e:	b480      	push	{r7}
 8001280:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001282:	b672      	cpsid	i
}
 8001284:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001286:	bf00      	nop
 8001288:	e7fd      	b.n	8001286 <Error_Handler+0x8>

0800128a <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800128a:	b480      	push	{r7}
 800128c:	b083      	sub	sp, #12
 800128e:	af00      	add	r7, sp, #0
 8001290:	4603      	mov	r3, r0
 8001292:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001298:	2b00      	cmp	r3, #0
 800129a:	db0e      	blt.n	80012ba <__NVIC_EnableIRQ+0x30>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800129c:	79fb      	ldrb	r3, [r7, #7]
 800129e:	f003 011f 	and.w	r1, r3, #31
 80012a2:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 80012a6:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 80012aa:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80012ae:	0952      	lsrs	r2, r2, #5
 80012b0:	2001      	movs	r0, #1
 80012b2:	fa00 f101 	lsl.w	r1, r0, r1
 80012b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012ba:	bf00      	nop
 80012bc:	370c      	adds	r7, #12
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr

080012c6 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80012c6:	b480      	push	{r7}
 80012c8:	b083      	sub	sp, #12
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	4603      	mov	r3, r0
 80012ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	db15      	blt.n	8001304 <__NVIC_DisableIRQ+0x3e>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	f003 011f 	and.w	r1, r3, #31
 80012de:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 80012e2:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 80012e6:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80012ea:	0952      	lsrs	r2, r2, #5
 80012ec:	2001      	movs	r0, #1
 80012ee:	fa00 f101 	lsl.w	r1, r0, r1
 80012f2:	3220      	adds	r2, #32
 80012f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80012f8:	f3bf 8f4f 	dsb	sy
}
 80012fc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80012fe:	f3bf 8f6f 	isb	sy
}
 8001302:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001304:	bf00      	nop
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <protoLink_Start>:

uint8_t buff[256] = {0};
uint8_t linkState = 0;


void protoLink_Start(void) {
 8001310:	b580      	push	{r7, lr}
 8001312:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &buff[0], 220);
 8001314:	22dc      	movs	r2, #220	@ 0xdc
 8001316:	f240 51fc 	movw	r1, #1532	@ 0x5fc
 800131a:	f2c2 0100 	movt	r1, #8192	@ 0x2000
 800131e:	f640 00fc 	movw	r0, #2300	@ 0x8fc
 8001322:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001326:	f007 f9fe 	bl	8008726 <HAL_UART_Receive_IT>
	linkState = 1;
 800132a:	f240 63fc 	movw	r3, #1788	@ 0x6fc
 800132e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001332:	2201      	movs	r2, #1
 8001334:	701a      	strb	r2, [r3, #0]
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}

0800133a <processBuff>:

void processBuff(void) {
 800133a:	b580      	push	{r7, lr}
 800133c:	b082      	sub	sp, #8
 800133e:	af00      	add	r7, sp, #0

	uint8_t message[5] = {0};
 8001340:	463b      	mov	r3, r7
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	711a      	strb	r2, [r3, #4]

	message[0] = START;
 8001348:	23aa      	movs	r3, #170	@ 0xaa
 800134a:	703b      	strb	r3, [r7, #0]
	message[1] = 0x05;
 800134c:	2305      	movs	r3, #5
 800134e:	707b      	strb	r3, [r7, #1]
	message[2] = 0xCC;
 8001350:	23cc      	movs	r3, #204	@ 0xcc
 8001352:	70bb      	strb	r3, [r7, #2]
	message[3] = buff[1] | FLAG;
 8001354:	f240 53fc 	movw	r3, #1532	@ 0x5fc
 8001358:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800135c:	785b      	ldrb	r3, [r3, #1]
 800135e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001362:	b2db      	uxtb	r3, r3
 8001364:	70fb      	strb	r3, [r7, #3]
	message[4] = STOP;
 8001366:	23bb      	movs	r3, #187	@ 0xbb
 8001368:	713b      	strb	r3, [r7, #4]

	switch(buff[1]) {
 800136a:	f240 53fc 	movw	r3, #1532	@ 0x5fc
 800136e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001372:	785b      	ldrb	r3, [r3, #1]
 8001374:	2b66      	cmp	r3, #102	@ 0x66
 8001376:	d02d      	beq.n	80013d4 <processBuff+0x9a>
 8001378:	2b66      	cmp	r3, #102	@ 0x66
 800137a:	dc48      	bgt.n	800140e <processBuff+0xd4>
 800137c:	2b55      	cmp	r3, #85	@ 0x55
 800137e:	d03f      	beq.n	8001400 <processBuff+0xc6>
 8001380:	2b55      	cmp	r3, #85	@ 0x55
 8001382:	dc44      	bgt.n	800140e <processBuff+0xd4>
 8001384:	2b44      	cmp	r3, #68	@ 0x44
 8001386:	d030      	beq.n	80013ea <processBuff+0xb0>
 8001388:	2b44      	cmp	r3, #68	@ 0x44
 800138a:	dc40      	bgt.n	800140e <processBuff+0xd4>
 800138c:	2b33      	cmp	r3, #51	@ 0x33
 800138e:	d016      	beq.n	80013be <processBuff+0x84>
 8001390:	2b33      	cmp	r3, #51	@ 0x33
 8001392:	dc3c      	bgt.n	800140e <processBuff+0xd4>
 8001394:	2b11      	cmp	r3, #17
 8001396:	d002      	beq.n	800139e <processBuff+0x64>
 8001398:	2b22      	cmp	r3, #34	@ 0x22
 800139a:	d009      	beq.n	80013b0 <processBuff+0x76>
 800139c:	e037      	b.n	800140e <processBuff+0xd4>
	case RUN :
		dataTaking(buff[2]);
 800139e:	f240 53fc 	movw	r3, #1532	@ 0x5fc
 80013a2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80013a6:	789b      	ldrb	r3, [r3, #2]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f000 f8af 	bl	800150c <dataTaking>
		break;
 80013ae:	e030      	b.n	8001412 <processBuff+0xd8>
	case PULS :
		setPeriod((uint32_t *)&buff[2]);
 80013b0:	f240 50fe 	movw	r0, #1534	@ 0x5fe
 80013b4:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80013b8:	f000 f874 	bl	80014a4 <setPeriod>
		break;
 80013bc:	e029      	b.n	8001412 <processBuff+0xd8>
	case ADC :
		adcMonitorState = buff[2];
 80013be:	f240 53fc 	movw	r3, #1532	@ 0x5fc
 80013c2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80013c6:	789a      	ldrb	r2, [r3, #2]
 80013c8:	f240 53fa 	movw	r3, #1530	@ 0x5fa
 80013cc:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80013d0:	701a      	strb	r2, [r3, #0]
		break;
 80013d2:	e01e      	b.n	8001412 <processBuff+0xd8>
	case CAL :
		calibRunState = buff[2];
 80013d4:	f240 53fc 	movw	r3, #1532	@ 0x5fc
 80013d8:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80013dc:	789a      	ldrb	r2, [r3, #2]
 80013de:	f240 53f8 	movw	r3, #1528	@ 0x5f8
 80013e2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80013e6:	701a      	strb	r2, [r3, #0]
		break;
 80013e8:	e013      	b.n	8001412 <processBuff+0xd8>
	case TEST :
		stressTestState = buff[2];
 80013ea:	f240 53fc 	movw	r3, #1532	@ 0x5fc
 80013ee:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80013f2:	789a      	ldrb	r2, [r3, #2]
 80013f4:	f240 53f9 	movw	r3, #1529	@ 0x5f9
 80013f8:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80013fc:	701a      	strb	r2, [r3, #0]
		break;
 80013fe:	e008      	b.n	8001412 <processBuff+0xd8>
	case CONF :
		VMM3A_init(&buff[2]);
 8001400:	f240 50fe 	movw	r0, #1534	@ 0x5fe
 8001404:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001408:	f001 f855 	bl	80024b6 <VMM3A_init>
		break;
 800140c:	e001      	b.n	8001412 <processBuff+0xd8>
	default :
		message[2] = 0xFF;
 800140e:	23ff      	movs	r3, #255	@ 0xff
 8001410:	70bb      	strb	r3, [r7, #2]

	}

	HAL_UART_Transmit(&huart1, &message[0], 5, 100);
 8001412:	4639      	mov	r1, r7
 8001414:	2364      	movs	r3, #100	@ 0x64
 8001416:	2205      	movs	r2, #5
 8001418:	f640 00fc 	movw	r0, #2300	@ 0x8fc
 800141c:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001420:	f007 f8f3 	bl	800860a <HAL_UART_Transmit>
}
 8001424:	bf00      	nop
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <processErr>:

void processErr(void) {
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
//	HAL_UART_Transmit(&huart1, &buff[0], 220, 100);
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr

0800143a <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800143a:	b580      	push	{r7, lr}
 800143c:	b084      	sub	sp, #16
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]
//	HAL_UART_Transmit(huart, &data, 1, 100);

	if(buff[0] == START) {
 8001442:	f240 53fc 	movw	r3, #1532	@ 0x5fc
 8001446:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	2baa      	cmp	r3, #170	@ 0xaa
 800144e:	d10c      	bne.n	800146a <HAL_UART_RxCpltCallback+0x30>
		if(buff[219] == STOP) {
 8001450:	f240 53fc 	movw	r3, #1532	@ 0x5fc
 8001454:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001458:	f893 30db 	ldrb.w	r3, [r3, #219]	@ 0xdb
 800145c:	2bbb      	cmp	r3, #187	@ 0xbb
 800145e:	d102      	bne.n	8001466 <HAL_UART_RxCpltCallback+0x2c>
			processBuff();
 8001460:	f7ff ff6b 	bl	800133a <processBuff>
 8001464:	e001      	b.n	800146a <HAL_UART_RxCpltCallback+0x30>
		}
		else {
			processErr();
 8001466:	f7ff ffe1 	bl	800142c <processErr>
		}
	}

	for(int i = 0; i < 256; i++) buff[i] = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	60fb      	str	r3, [r7, #12]
 800146e:	e00a      	b.n	8001486 <HAL_UART_RxCpltCallback+0x4c>
 8001470:	f240 53fc 	movw	r3, #1532	@ 0x5fc
 8001474:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001478:	68fa      	ldr	r2, [r7, #12]
 800147a:	4413      	add	r3, r2
 800147c:	2200      	movs	r2, #0
 800147e:	701a      	strb	r2, [r3, #0]
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	3301      	adds	r3, #1
 8001484:	60fb      	str	r3, [r7, #12]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	2bff      	cmp	r3, #255	@ 0xff
 800148a:	ddf1      	ble.n	8001470 <HAL_UART_RxCpltCallback+0x36>

//	HAL_UART_Transmit(huart, &data, 1, 100);
	HAL_UART_Receive_IT(huart, buff, 220);
 800148c:	22dc      	movs	r2, #220	@ 0xdc
 800148e:	f240 51fc 	movw	r1, #1532	@ 0x5fc
 8001492:	f2c2 0100 	movt	r1, #8192	@ 0x2000
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f007 f945 	bl	8008726 <HAL_UART_Receive_IT>
}
 800149c:	bf00      	nop
 800149e:	3710      	adds	r7, #16
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <setPeriod>:

void setLatency(uint16_t latency);

void setPeriod (uint32_t * value) {
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
	uint32_t period = *value;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	60fb      	str	r3, [r7, #12]
	if(period) {
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d012      	beq.n	80014de <setPeriod+0x3a>
		TIM5->ARR = period;
 80014b8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80014bc:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80014c0:	68fa      	ldr	r2, [r7, #12]
 80014c2:	62da      	str	r2, [r3, #44]	@ 0x2c
		TIM5->CNT = 0;
 80014c4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80014c8:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80014cc:	2200      	movs	r2, #0
 80014ce:	625a      	str	r2, [r3, #36]	@ 0x24
		HAL_TIM_Base_Start_IT(&htim5);
 80014d0:	f640 0064 	movw	r0, #2148	@ 0x864
 80014d4:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80014d8:	f006 fa91 	bl	80079fe <HAL_TIM_Base_Start_IT>
	else {
		TIM5->ARR = 0xFFFF;
		TIM5->CNT = 0;
		HAL_TIM_Base_Stop_IT(&htim5);
	}
}
 80014dc:	e012      	b.n	8001504 <setPeriod+0x60>
		TIM5->ARR = 0xFFFF;
 80014de:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80014e2:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80014e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014ea:	62da      	str	r2, [r3, #44]	@ 0x2c
		TIM5->CNT = 0;
 80014ec:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80014f0:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80014f4:	2200      	movs	r2, #0
 80014f6:	625a      	str	r2, [r3, #36]	@ 0x24
		HAL_TIM_Base_Stop_IT(&htim5);
 80014f8:	f640 0064 	movw	r0, #2148	@ 0x864
 80014fc:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001500:	f006 fafb 	bl	8007afa <HAL_TIM_Base_Stop_IT>
}
 8001504:	bf00      	nop
 8001506:	3710      	adds	r7, #16
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}

0800150c <dataTaking>:

void setLength (uint16_t length);

void dataTaking(uint8_t state) {
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	71fb      	strb	r3, [r7, #7]
	if(state) {
 8001516:	79fb      	ldrb	r3, [r7, #7]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d00f      	beq.n	800153c <dataTaking+0x30>
		VMM3A_stop();
 800151c:	f001 f81f 	bl	800255e <VMM3A_stop>
		VMM3A_readout();
 8001520:	f001 f89f 	bl	8002662 <VMM3A_readout>
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001524:	2017      	movs	r0, #23
 8001526:	f7ff feb0 	bl	800128a <__NVIC_EnableIRQ>
		dataTakingState = 1;
 800152a:	f240 53fb 	movw	r3, #1531	@ 0x5fb
 800152e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001532:	2201      	movs	r2, #1
 8001534:	701a      	strb	r2, [r3, #0]
		VMM3A_start();
 8001536:	f001 f804 	bl	8002542 <VMM3A_start>
		NVIC_DisableIRQ(EXTI9_5_IRQn);
		dataTakingState = 0;
		VMM3A_readout();
		VMM3A_stop();
	}
}
 800153a:	e00c      	b.n	8001556 <dataTaking+0x4a>
		NVIC_DisableIRQ(EXTI9_5_IRQn);
 800153c:	2017      	movs	r0, #23
 800153e:	f7ff fec2 	bl	80012c6 <__NVIC_DisableIRQ>
		dataTakingState = 0;
 8001542:	f240 53fb 	movw	r3, #1531	@ 0x5fb
 8001546:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800154a:	2200      	movs	r2, #0
 800154c:	701a      	strb	r2, [r3, #0]
		VMM3A_readout();
 800154e:	f001 f888 	bl	8002662 <VMM3A_readout>
		VMM3A_stop();
 8001552:	f001 f804 	bl	800255e <VMM3A_stop>
}
 8001556:	bf00      	nop
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <ADC_transmit>:

void ADC_transmit(int16_t value) {
 800155e:	b580      	push	{r7, lr}
 8001560:	b084      	sub	sp, #16
 8001562:	af00      	add	r7, sp, #0
 8001564:	4603      	mov	r3, r0
 8001566:	80fb      	strh	r3, [r7, #6]

	uint8_t measurement[6] = {0};
 8001568:	f107 0308 	add.w	r3, r7, #8
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	809a      	strh	r2, [r3, #4]

	measurement[0] = START;
 8001572:	23aa      	movs	r3, #170	@ 0xaa
 8001574:	723b      	strb	r3, [r7, #8]
	measurement[1] = 0x06;
 8001576:	2306      	movs	r3, #6
 8001578:	727b      	strb	r3, [r7, #9]
	measurement[2] = 0xAD;
 800157a:	23ad      	movs	r3, #173	@ 0xad
 800157c:	72bb      	strb	r3, [r7, #10]
	measurement[3] = value & 0x00FF;
 800157e:	88fb      	ldrh	r3, [r7, #6]
 8001580:	b2db      	uxtb	r3, r3
 8001582:	72fb      	strb	r3, [r7, #11]
	measurement[4] = (value & 0xFF00) >> 8;
 8001584:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001588:	121b      	asrs	r3, r3, #8
 800158a:	b2db      	uxtb	r3, r3
 800158c:	733b      	strb	r3, [r7, #12]
	measurement[5] = STOP;
 800158e:	23bb      	movs	r3, #187	@ 0xbb
 8001590:	737b      	strb	r3, [r7, #13]

	HAL_UART_Transmit(&huart1, measurement, 6, 100); //Function to send text on UART
 8001592:	f107 0108 	add.w	r1, r7, #8
 8001596:	2364      	movs	r3, #100	@ 0x64
 8001598:	2206      	movs	r2, #6
 800159a:	f640 00fc 	movw	r0, #2300	@ 0x8fc
 800159e:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80015a2:	f007 f832 	bl	800860a <HAL_UART_Transmit>

}
 80015a6:	bf00      	nop
 80015a8:	3710      	adds	r7, #16
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <DAQ_transmit>:

__IO void DAQ_transmit(spill_t * spill, uint8_t len) {
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b082      	sub	sp, #8
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
 80015b6:	460b      	mov	r3, r1
 80015b8:	70fb      	strb	r3, [r7, #3]

	HAL_UART_Transmit(&huart1, (uint8_t *)&spill->hits, Spill.hitCount * 16, 1000); //Function to send text on UART
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	f103 0118 	add.w	r1, r3, #24
 80015c0:	f240 13e0 	movw	r3, #480	@ 0x1e0
 80015c4:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80015c8:	8adb      	ldrh	r3, [r3, #22]
 80015ca:	011b      	lsls	r3, r3, #4
 80015cc:	b29a      	uxth	r2, r3
 80015ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015d2:	f640 00fc 	movw	r0, #2300	@ 0x8fc
 80015d6:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80015da:	f007 f816 	bl	800860a <HAL_UART_Transmit>

//	HAL_IWDG_Refresh(&hiwdg);
//	Spill = EmptySpill;
}
 80015de:	bf00      	nop
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}

080015e6 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80015e6:	b580      	push	{r7, lr}
 80015e8:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80015ea:	f240 7200 	movw	r2, #1792	@ 0x700
 80015ee:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 80015f2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80015f6:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80015fa:	6013      	str	r3, [r2, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015fc:	f240 7300 	movw	r3, #1792	@ 0x700
 8001600:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001604:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001608:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800160a:	f240 7300 	movw	r3, #1792	@ 0x700
 800160e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001612:	2200      	movs	r2, #0
 8001614:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001616:	f240 7300 	movw	r3, #1792	@ 0x700
 800161a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800161e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001622:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001624:	f240 7300 	movw	r3, #1792	@ 0x700
 8001628:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800162c:	2200      	movs	r2, #0
 800162e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001630:	f240 7300 	movw	r3, #1792	@ 0x700
 8001634:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001638:	2201      	movs	r2, #1
 800163a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800163c:	f240 7300 	movw	r3, #1792	@ 0x700
 8001640:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001644:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001648:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800164a:	f240 7300 	movw	r3, #1792	@ 0x700
 800164e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001652:	2210      	movs	r2, #16
 8001654:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8001656:	f240 7300 	movw	r3, #1792	@ 0x700
 800165a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800165e:	2280      	movs	r2, #128	@ 0x80
 8001660:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001662:	f240 7300 	movw	r3, #1792	@ 0x700
 8001666:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800166a:	2200      	movs	r2, #0
 800166c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800166e:	f240 7300 	movw	r3, #1792	@ 0x700
 8001672:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001676:	2200      	movs	r2, #0
 8001678:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800167a:	f240 7300 	movw	r3, #1792	@ 0x700
 800167e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001682:	2207      	movs	r2, #7
 8001684:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001686:	f240 7300 	movw	r3, #1792	@ 0x700
 800168a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800168e:	2200      	movs	r2, #0
 8001690:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001692:	f240 7300 	movw	r3, #1792	@ 0x700
 8001696:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800169a:	2200      	movs	r2, #0
 800169c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800169e:	f240 7000 	movw	r0, #1792	@ 0x700
 80016a2:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80016a6:	f005 f9a9 	bl	80069fc <HAL_SPI_Init>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_SPI1_Init+0xce>
  {
    Error_Handler();
 80016b0:	f7ff fde5 	bl	800127e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016b4:	bf00      	nop
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80016bc:	f240 7264 	movw	r2, #1892	@ 0x764
 80016c0:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 80016c4:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80016c8:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80016cc:	6013      	str	r3, [r2, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80016ce:	f240 7364 	movw	r3, #1892	@ 0x764
 80016d2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80016d6:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80016da:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80016dc:	f240 7364 	movw	r3, #1892	@ 0x764
 80016e0:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80016e4:	2200      	movs	r2, #0
 80016e6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80016e8:	f240 7364 	movw	r3, #1892	@ 0x764
 80016ec:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80016f0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80016f4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016f6:	f240 7364 	movw	r3, #1892	@ 0x764
 80016fa:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80016fe:	2200      	movs	r2, #0
 8001700:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001702:	f240 7364 	movw	r3, #1892	@ 0x764
 8001706:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800170a:	2201      	movs	r2, #1
 800170c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800170e:	f240 7364 	movw	r3, #1892	@ 0x764
 8001712:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001716:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800171a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800171c:	f240 7364 	movw	r3, #1892	@ 0x764
 8001720:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001724:	2210      	movs	r2, #16
 8001726:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001728:	f240 7364 	movw	r3, #1892	@ 0x764
 800172c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001730:	2200      	movs	r2, #0
 8001732:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001734:	f240 7364 	movw	r3, #1892	@ 0x764
 8001738:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800173c:	2200      	movs	r2, #0
 800173e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001740:	f240 7364 	movw	r3, #1892	@ 0x764
 8001744:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001748:	2200      	movs	r2, #0
 800174a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 800174c:	f240 7364 	movw	r3, #1892	@ 0x764
 8001750:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001754:	2207      	movs	r2, #7
 8001756:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001758:	f240 7364 	movw	r3, #1892	@ 0x764
 800175c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001760:	2200      	movs	r2, #0
 8001762:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001764:	f240 7364 	movw	r3, #1892	@ 0x764
 8001768:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800176c:	2200      	movs	r2, #0
 800176e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001770:	f240 7064 	movw	r0, #1892	@ 0x764
 8001774:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001778:	f005 f940 	bl	80069fc <HAL_SPI_Init>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_SPI3_Init+0xce>
  {
    Error_Handler();
 8001782:	f7ff fd7c 	bl	800127e <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}

0800178a <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b08c      	sub	sp, #48	@ 0x30
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001792:	f107 031c 	add.w	r3, r7, #28
 8001796:	2200      	movs	r2, #0
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	605a      	str	r2, [r3, #4]
 800179c:	609a      	str	r2, [r3, #8]
 800179e:	60da      	str	r2, [r3, #12]
 80017a0:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681a      	ldr	r2, [r3, #0]
 80017a6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80017aa:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80017ae:	429a      	cmp	r2, r3
 80017b0:	d13d      	bne.n	800182e <HAL_SPI_MspInit+0xa4>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017b6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80017ba:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80017bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017c0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80017c4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80017c8:	661a      	str	r2, [r3, #96]	@ 0x60
 80017ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017ce:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80017d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017d8:	61bb      	str	r3, [r7, #24]
 80017da:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017e0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80017e4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80017e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017ea:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80017ee:	f042 0202 	orr.w	r2, r2, #2
 80017f2:	64da      	str	r2, [r3, #76]	@ 0x4c
 80017f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017f8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80017fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001806:	2338      	movs	r3, #56	@ 0x38
 8001808:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800180a:	2302      	movs	r3, #2
 800180c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001812:	2303      	movs	r3, #3
 8001814:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001816:	2305      	movs	r3, #5
 8001818:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181a:	f107 031c 	add.w	r3, r7, #28
 800181e:	4619      	mov	r1, r3
 8001820:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001824:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8001828:	f003 fc27 	bl	800507a <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800182c:	e045      	b.n	80018ba <HAL_SPI_MspInit+0x130>
  else if(spiHandle->Instance==SPI3)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8001836:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800183a:	429a      	cmp	r2, r3
 800183c:	d13d      	bne.n	80018ba <HAL_SPI_MspInit+0x130>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800183e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001842:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8001846:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001848:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800184c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8001850:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001854:	659a      	str	r2, [r3, #88]	@ 0x58
 8001856:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800185a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800185e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001860:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001864:	613b      	str	r3, [r7, #16]
 8001866:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001868:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800186c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8001870:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001872:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001876:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800187a:	f042 0204 	orr.w	r2, r2, #4
 800187e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001880:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001884:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8001888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800188a:	f003 0304 	and.w	r3, r3, #4
 800188e:	60fb      	str	r3, [r7, #12]
 8001890:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001892:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001896:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001898:	2302      	movs	r3, #2
 800189a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189c:	2300      	movs	r3, #0
 800189e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a0:	2300      	movs	r3, #0
 80018a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80018a4:	2306      	movs	r3, #6
 80018a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018a8:	f107 031c 	add.w	r3, r7, #28
 80018ac:	4619      	mov	r1, r3
 80018ae:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80018b2:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 80018b6:	f003 fbe0 	bl	800507a <HAL_GPIO_Init>
}
 80018ba:	bf00      	nop
 80018bc:	3730      	adds	r7, #48	@ 0x30
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018cc:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80018d0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80018d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018d6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80018da:	f042 0201 	orr.w	r2, r2, #1
 80018de:	661a      	str	r2, [r3, #96]	@ 0x60
 80018e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018e4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80018e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ea:	f003 0301 	and.w	r3, r3, #1
 80018ee:	607b      	str	r3, [r7, #4]
 80018f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018f6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80018fa:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80018fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001900:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8001904:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001908:	659a      	str	r2, [r3, #88]	@ 0x58
 800190a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800190e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8001912:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001914:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001918:	603b      	str	r3, [r7, #0]
 800191a:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE1);
 800191c:	2010      	movs	r0, #16
 800191e:	f001 f848 	bl	80029b2 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8001922:	2000      	movs	r0, #0
 8001924:	f001 f85b 	bl	80029de <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8001928:	f001 f86f 	bl	8002a0a <HAL_SYSCFG_EnableVREFBUF>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800192c:	f003 fe8b 	bl	8005646 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001930:	bf00      	nop
 8001932:	3708      	adds	r7, #8
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <__NVIC_EnableIRQ>:
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001946:	2b00      	cmp	r3, #0
 8001948:	db0e      	blt.n	8001968 <__NVIC_EnableIRQ+0x30>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800194a:	79fb      	ldrb	r3, [r7, #7]
 800194c:	f003 011f 	and.w	r1, r3, #31
 8001950:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8001954:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 8001958:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800195c:	0952      	lsrs	r2, r2, #5
 800195e:	2001      	movs	r0, #1
 8001960:	fa00 f101 	lsl.w	r1, r0, r1
 8001964:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <__NVIC_DisableIRQ>:
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800197e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001982:	2b00      	cmp	r3, #0
 8001984:	db15      	blt.n	80019b2 <__NVIC_DisableIRQ+0x3e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	f003 011f 	and.w	r1, r3, #31
 800198c:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8001990:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 8001994:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001998:	0952      	lsrs	r2, r2, #5
 800199a:	2001      	movs	r0, #1
 800199c:	fa00 f101 	lsl.w	r1, r0, r1
 80019a0:	3220      	adds	r2, #32
 80019a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80019a6:	f3bf 8f4f 	dsb	sy
}
 80019aa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80019ac:	f3bf 8f6f 	isb	sy
}
 80019b0:	bf00      	nop
}
 80019b2:	bf00      	nop
 80019b4:	370c      	adds	r7, #12
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr

080019be <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019be:	b480      	push	{r7}
 80019c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019c2:	bf00      	nop
 80019c4:	e7fd      	b.n	80019c2 <NMI_Handler+0x4>

080019c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019c6:	b480      	push	{r7}
 80019c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ca:	bf00      	nop
 80019cc:	e7fd      	b.n	80019ca <HardFault_Handler+0x4>

080019ce <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019ce:	b480      	push	{r7}
 80019d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019d2:	bf00      	nop
 80019d4:	e7fd      	b.n	80019d2 <MemManage_Handler+0x4>

080019d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019da:	bf00      	nop
 80019dc:	e7fd      	b.n	80019da <BusFault_Handler+0x4>

080019de <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019de:	b480      	push	{r7}
 80019e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019e2:	bf00      	nop
 80019e4:	e7fd      	b.n	80019e2 <UsageFault_Handler+0x4>

080019e6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019e6:	b480      	push	{r7}
 80019e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019ea:	bf00      	nop
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019f8:	bf00      	nop
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr

08001a02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a02:	b480      	push	{r7}
 8001a04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a14:	f000 ff87 	bl	8002926 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a18:	bf00      	nop
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	  __NOP();
 8001a20:	bf00      	nop
	  __NOP();
 8001a22:	bf00      	nop
	  __NOP();
 8001a24:	bf00      	nop
	  __NOP();
 8001a26:	bf00      	nop
	  __NOP();
 8001a28:	bf00      	nop
	  __NOP();
 8001a2a:	bf00      	nop

	  __NOP();
 8001a2c:	bf00      	nop
	  __NOP();
 8001a2e:	bf00      	nop
	  __NOP();
 8001a30:	bf00      	nop
	  __NOP();
 8001a32:	bf00      	nop
	  __NOP();
 8001a34:	bf00      	nop
	  __NOP();
 8001a36:	bf00      	nop

	  __NOP();
 8001a38:	bf00      	nop
	  __NOP();
 8001a3a:	bf00      	nop
	  __NOP();
 8001a3c:	bf00      	nop
	  __NOP();
 8001a3e:	bf00      	nop
	  __NOP();
 8001a40:	bf00      	nop
	  __NOP();
 8001a42:	bf00      	nop

	  __NOP();
 8001a44:	bf00      	nop
	  __NOP();
 8001a46:	bf00      	nop
	  __NOP();
 8001a48:	bf00      	nop
	  __NOP();
 8001a4a:	bf00      	nop
	  __NOP();
 8001a4c:	bf00      	nop
	  __NOP();
 8001a4e:	bf00      	nop

	  __NOP();
 8001a50:	bf00      	nop
	  __NOP();
 8001a52:	bf00      	nop
	  __NOP();
 8001a54:	bf00      	nop
	  __NOP();
 8001a56:	bf00      	nop
	  __NOP();
 8001a58:	bf00      	nop
	  __NOP();
 8001a5a:	bf00      	nop

	  __NOP();
 8001a5c:	bf00      	nop
	  __NOP();
 8001a5e:	bf00      	nop
	  __NOP();
 8001a60:	bf00      	nop
	  __NOP();
 8001a62:	bf00      	nop
	  __NOP();
 8001a64:	bf00      	nop
	  __NOP();
 8001a66:	bf00      	nop

	  __NOP();
 8001a68:	bf00      	nop
	  __NOP();
 8001a6a:	bf00      	nop
	  __NOP();
 8001a6c:	bf00      	nop
	  __NOP();
 8001a6e:	bf00      	nop
	  __NOP();
 8001a70:	bf00      	nop
	  __NOP();
 8001a72:	bf00      	nop

	  __NOP();
 8001a74:	bf00      	nop
	  __NOP();
 8001a76:	bf00      	nop
	  __NOP();
 8001a78:	bf00      	nop
	  __NOP();
 8001a7a:	bf00      	nop
	  __NOP();
 8001a7c:	bf00      	nop
	  __NOP();
 8001a7e:	bf00      	nop


	VMM3A_STOP;
 8001a80:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a84:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 8001a88:	2201      	movs	r2, #1
 8001a8a:	f2c0 2200 	movt	r2, #512	@ 0x200
 8001a8e:	619a      	str	r2, [r3, #24]
	NVIC_DisableIRQ(EXTI9_5_IRQn);
 8001a90:	2017      	movs	r0, #23
 8001a92:	f7ff ff6f 	bl	8001974 <__NVIC_DisableIRQ>
	VMM3A_readout();
 8001a96:	f000 fde4 	bl	8002662 <VMM3A_readout>
	DAQ_transmit(&Spill, Spill.hitCount);
 8001a9a:	f240 13e0 	movw	r3, #480	@ 0x1e0
 8001a9e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001aa2:	8adb      	ldrh	r3, [r3, #22]
 8001aa4:	b2db      	uxtb	r3, r3
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f240 10e0 	movw	r0, #480	@ 0x1e0
 8001aac:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001ab0:	f7ff fd7d 	bl	80015ae <DAQ_transmit>
	NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001ab4:	2017      	movs	r0, #23
 8001ab6:	f7ff ff3f 	bl	8001938 <__NVIC_EnableIRQ>
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001aba:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001abe:	f003 fcb4 	bl	800542a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
	VMM3A_START;
 8001ac2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ac6:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 8001aca:	f44f 3281 	mov.w	r2, #66048	@ 0x10200
 8001ace:	619a      	str	r2, [r3, #24]
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001ad0:	bf00      	nop
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ad8:	f240 70cc 	movw	r0, #1996	@ 0x7cc
 8001adc:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001ae0:	f006 f83a 	bl	8007b58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001ae4:	bf00      	nop
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001aec:	f640 00fc 	movw	r0, #2300	@ 0x8fc
 8001af0:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001af4:	f006 fe63 	bl	80087be <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}

08001afc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 8001b00:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b04:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001b08:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8001b0c:	f003 fc73 	bl	80053f6 <HAL_GPIO_TogglePin>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001b10:	f640 0064 	movw	r0, #2148	@ 0x864
 8001b14:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001b18:	f006 f81e 	bl	8007b58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001b1c:	bf00      	nop
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <TIM20_UP_IRQHandler>:

/**
  * @brief This function handles TIM20 update interrupt.
  */
void TIM20_UP_IRQHandler(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM20_UP_IRQn 0 */

  /* USER CODE END TIM20_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim20);
 8001b24:	f640 00b0 	movw	r0, #2224	@ 0x8b0
 8001b28:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001b2c:	f006 f814 	bl	8007b58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM20_UP_IRQn 1 */

  /* USER CODE END TIM20_UP_IRQn 1 */
}
 8001b30:	bf00      	nop
 8001b32:	bd80      	pop	{r7, pc}

08001b34 <getRandomHit>:
#include "protoLink.h"
#include "vmm3a.h"

extern spill_t 			 Spill;

hit_t getRandomHit(uint8_t size, uint16_t event, uint32_t bcid) {
 8001b34:	b590      	push	{r4, r7, lr}
 8001b36:	b089      	sub	sp, #36	@ 0x24
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	607b      	str	r3, [r7, #4]
 8001b3e:	460b      	mov	r3, r1
 8001b40:	72fb      	strb	r3, [r7, #11]
 8001b42:	4613      	mov	r3, r2
 8001b44:	813b      	strh	r3, [r7, #8]
	hit_t hit = {0};
 8001b46:	f107 0310 	add.w	r3, r7, #16
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]
 8001b50:	609a      	str	r2, [r3, #8]
 8001b52:	60da      	str	r2, [r3, #12]

	hit.board   = 0;
 8001b54:	2300      	movs	r3, #0
 8001b56:	743b      	strb	r3, [r7, #16]
    hit.channel = random() | 0x03; //setting up THL and FLAG
 8001b58:	f008 fe8c 	bl	800a874 <random>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	b25b      	sxtb	r3, r3
 8001b60:	f043 0303 	orr.w	r3, r3, #3
 8001b64:	b25b      	sxtb	r3, r3
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	747b      	strb	r3, [r7, #17]
    hit.charge  = random() % 4096;
 8001b6a:	f008 fe83 	bl	800a874 <random>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	425a      	negs	r2, r3
 8001b72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b76:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001b7a:	bf58      	it	pl
 8001b7c:	4253      	negpl	r3, r2
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	82bb      	strh	r3, [r7, #20]
    hit.time    = random() % 4096;
 8001b82:	f008 fe77 	bl	800a874 <random>
 8001b86:	4603      	mov	r3, r0
 8001b88:	425a      	negs	r2, r3
 8001b8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b8e:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001b92:	bf58      	it	pl
 8001b94:	4253      	negpl	r3, r2
 8001b96:	b29b      	uxth	r3, r3
 8001b98:	82fb      	strh	r3, [r7, #22]
    hit.event   = event;
 8001b9a:	893b      	ldrh	r3, [r7, #8]
 8001b9c:	827b      	strh	r3, [r7, #18]
    hit.bcid    = bcid;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	61bb      	str	r3, [r7, #24]
    hit.footer  = 0xAAAAAAAA;
 8001ba2:	f04f 33aa 	mov.w	r3, #2863311530	@ 0xaaaaaaaa
 8001ba6:	61fb      	str	r3, [r7, #28]

    return hit;
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	461c      	mov	r4, r3
 8001bac:	f107 0310 	add.w	r3, r7, #16
 8001bb0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bb2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001bb6:	68f8      	ldr	r0, [r7, #12]
 8001bb8:	3724      	adds	r7, #36	@ 0x24
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd90      	pop	{r4, r7, pc}

08001bbe <getRandomSpill>:

void getRandomSpill(uint8_t size) {
 8001bbe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001bc0:	b089      	sub	sp, #36	@ 0x24
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	75fb      	strb	r3, [r7, #23]
	if (size == 0) size = (random() % 63) + 1;
 8001bc8:	7dfb      	ldrb	r3, [r7, #23]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d113      	bne.n	8001bf6 <getRandomSpill+0x38>
 8001bce:	f008 fe51 	bl	800a874 <random>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	f242 0383 	movw	r3, #8323	@ 0x2083
 8001bd8:	f2c8 2308 	movt	r3, #33288	@ 0x8208
 8001bdc:	fb83 1302 	smull	r1, r3, r3, r2
 8001be0:	4413      	add	r3, r2
 8001be2:	1159      	asrs	r1, r3, #5
 8001be4:	17d3      	asrs	r3, r2, #31
 8001be6:	1ac9      	subs	r1, r1, r3
 8001be8:	460b      	mov	r3, r1
 8001bea:	019b      	lsls	r3, r3, #6
 8001bec:	1a5b      	subs	r3, r3, r1
 8001bee:	1ad1      	subs	r1, r2, r3
 8001bf0:	b2cb      	uxtb	r3, r1
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	75fb      	strb	r3, [r7, #23]


	for(int i = 0; i < 64; i++)
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	61fb      	str	r3, [r7, #28]
 8001bfa:	e01e      	b.n	8001c3a <getRandomSpill+0x7c>
			Spill.hits[i] = getRandomHit(size, Spill.spillCount, TIM2->CNT);
 8001bfc:	f240 13e0 	movw	r3, #480	@ 0x1e0
 8001c00:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001c04:	8a9c      	ldrh	r4, [r3, #20]
 8001c06:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001c0a:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8001c0c:	f240 13e0 	movw	r3, #480	@ 0x1e0
 8001c10:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001c14:	69fa      	ldr	r2, [r7, #28]
 8001c16:	0112      	lsls	r2, r2, #4
 8001c18:	4413      	add	r3, r2
 8001c1a:	f103 0618 	add.w	r6, r3, #24
 8001c1e:	4638      	mov	r0, r7
 8001c20:	7df9      	ldrb	r1, [r7, #23]
 8001c22:	462b      	mov	r3, r5
 8001c24:	4622      	mov	r2, r4
 8001c26:	f7ff ff85 	bl	8001b34 <getRandomHit>
 8001c2a:	4634      	mov	r4, r6
 8001c2c:	463b      	mov	r3, r7
 8001c2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c30:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	for(int i = 0; i < 64; i++)
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	3301      	adds	r3, #1
 8001c38:	61fb      	str	r3, [r7, #28]
 8001c3a:	69fb      	ldr	r3, [r7, #28]
 8001c3c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c3e:	dddd      	ble.n	8001bfc <getRandomSpill+0x3e>

	Spill.hitCount = size;
 8001c40:	7dfb      	ldrb	r3, [r7, #23]
 8001c42:	b29a      	uxth	r2, r3
 8001c44:	f240 13e0 	movw	r3, #480	@ 0x1e0
 8001c48:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001c4c:	82da      	strh	r2, [r3, #22]
	Spill.spillCount += 1;
 8001c4e:	f240 13e0 	movw	r3, #480	@ 0x1e0
 8001c52:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001c56:	8a9b      	ldrh	r3, [r3, #20]
 8001c58:	3301      	adds	r3, #1
 8001c5a:	b29a      	uxth	r2, r3
 8001c5c:	f240 13e0 	movw	r3, #480	@ 0x1e0
 8001c60:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001c64:	829a      	strh	r2, [r3, #20]
}
 8001c66:	bf00      	nop
 8001c68:	3724      	adds	r7, #36	@ 0x24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001c6e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	af00      	add	r7, sp, #0
  return 1;
 8001c72:	2301      	movs	r3, #1
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr

08001c7e <_kill>:

int _kill(int pid, int sig)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
 8001c86:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c88:	f008 ff86 	bl	800ab98 <__errno>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2216      	movs	r2, #22
 8001c90:	601a      	str	r2, [r3, #0]
  return -1;
 8001c92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <_exit>:

void _exit (int status)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ca6:	f04f 31ff 	mov.w	r1, #4294967295
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f7ff ffe7 	bl	8001c7e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cb0:	bf00      	nop
 8001cb2:	e7fd      	b.n	8001cb0 <_exit+0x12>

08001cb4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	60f8      	str	r0, [r7, #12]
 8001cbc:	60b9      	str	r1, [r7, #8]
 8001cbe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	617b      	str	r3, [r7, #20]
 8001cc4:	e00a      	b.n	8001cdc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cc6:	f3af 8000 	nop.w
 8001cca:	4601      	mov	r1, r0
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	1c5a      	adds	r2, r3, #1
 8001cd0:	60ba      	str	r2, [r7, #8]
 8001cd2:	b2ca      	uxtb	r2, r1
 8001cd4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	617b      	str	r3, [r7, #20]
 8001cdc:	697a      	ldr	r2, [r7, #20]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	dbf0      	blt.n	8001cc6 <_read+0x12>
  }

  return len;
 8001ce4:	687b      	ldr	r3, [r7, #4]
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3718      	adds	r7, #24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}

08001cee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b086      	sub	sp, #24
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	60f8      	str	r0, [r7, #12]
 8001cf6:	60b9      	str	r1, [r7, #8]
 8001cf8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	e009      	b.n	8001d14 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	1c5a      	adds	r2, r3, #1
 8001d04:	60ba      	str	r2, [r7, #8]
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	3301      	adds	r3, #1
 8001d12:	617b      	str	r3, [r7, #20]
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	dbf1      	blt.n	8001d00 <_write+0x12>
  }
  return len;
 8001d1c:	687b      	ldr	r3, [r7, #4]
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <_close>:

int _close(int file)
{
 8001d26:	b480      	push	{r7}
 8001d28:	b083      	sub	sp, #12
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr

08001d3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	b083      	sub	sp, #12
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
 8001d46:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d4e:	605a      	str	r2, [r3, #4]
  return 0;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr

08001d5e <_isatty>:

int _isatty(int file)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b083      	sub	sp, #12
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d66:	2301      	movs	r3, #1
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	370c      	adds	r7, #12
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b085      	sub	sp, #20
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	60f8      	str	r0, [r7, #12]
 8001d7c:	60b9      	str	r1, [r7, #8]
 8001d7e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3714      	adds	r7, #20
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr

08001d8e <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	b086      	sub	sp, #24
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d96:	f240 0200 	movw	r2, #0
 8001d9a:	f2c2 0202 	movt	r2, #8194	@ 0x2002
 8001d9e:	f240 4300 	movw	r3, #1024	@ 0x400
 8001da2:	f2c0 0300 	movt	r3, #0
 8001da6:	1ad3      	subs	r3, r2, r3
 8001da8:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dae:	f240 73c8 	movw	r3, #1992	@ 0x7c8
 8001db2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d108      	bne.n	8001dce <_sbrk+0x40>
  {
    __sbrk_heap_end = &_end;
 8001dbc:	f240 73c8 	movw	r3, #1992	@ 0x7c8
 8001dc0:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001dc4:	f640 22e0 	movw	r2, #2784	@ 0xae0
 8001dc8:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 8001dcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dce:	f240 73c8 	movw	r3, #1992	@ 0x7c8
 8001dd2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4413      	add	r3, r2
 8001ddc:	693a      	ldr	r2, [r7, #16]
 8001dde:	429a      	cmp	r2, r3
 8001de0:	d207      	bcs.n	8001df2 <_sbrk+0x64>
  {
    errno = ENOMEM;
 8001de2:	f008 fed9 	bl	800ab98 <__errno>
 8001de6:	4603      	mov	r3, r0
 8001de8:	220c      	movs	r2, #12
 8001dea:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dec:	f04f 33ff 	mov.w	r3, #4294967295
 8001df0:	e012      	b.n	8001e18 <_sbrk+0x8a>
  }

  prev_heap_end = __sbrk_heap_end;
 8001df2:	f240 73c8 	movw	r3, #1992	@ 0x7c8
 8001df6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dfe:	f240 73c8 	movw	r3, #1992	@ 0x7c8
 8001e02:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	441a      	add	r2, r3
 8001e0c:	f240 73c8 	movw	r3, #1992	@ 0x7c8
 8001e10:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001e14:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001e16:	68fb      	ldr	r3, [r7, #12]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3718      	adds	r7, #24
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001e24:	f44f 436d 	mov.w	r3, #60672	@ 0xed00
 8001e28:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 8001e2c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001e30:	f44f 436d 	mov.w	r3, #60672	@ 0xed00
 8001e34:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 8001e38:	f442 0270 	orr.w	r2, r2, #15728640	@ 0xf00000
 8001e3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e40:	bf00      	nop
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr

08001e4a <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim20;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b088      	sub	sp, #32
 8001e4e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e50:	f107 0310 	add.w	r3, r7, #16
 8001e54:	2200      	movs	r2, #0
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	605a      	str	r2, [r3, #4]
 8001e5a:	609a      	str	r2, [r3, #8]
 8001e5c:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e5e:	1d3b      	adds	r3, r7, #4
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e68:	f240 72cc 	movw	r2, #1996	@ 0x7cc
 8001e6c:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 8001e70:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8001e74:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8001e78:	6013      	str	r3, [r2, #0]
  htim1.Init.Prescaler = 999;
 8001e7a:	f240 73cc 	movw	r3, #1996	@ 0x7cc
 8001e7e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001e82:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e86:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e88:	f240 73cc 	movw	r3, #1996	@ 0x7cc
 8001e8c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001e90:	2200      	movs	r2, #0
 8001e92:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1600;
 8001e94:	f240 73cc 	movw	r3, #1996	@ 0x7cc
 8001e98:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001e9c:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8001ea0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ea2:	f240 73cc 	movw	r3, #1996	@ 0x7cc
 8001ea6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001eaa:	2200      	movs	r2, #0
 8001eac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001eae:	f240 73cc 	movw	r3, #1996	@ 0x7cc
 8001eb2:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eba:	f240 73cc 	movw	r3, #1996	@ 0x7cc
 8001ebe:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ec6:	f240 70cc 	movw	r0, #1996	@ 0x7cc
 8001eca:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001ece:	f005 fcc9 	bl	8007864 <HAL_TIM_Base_Init>
 8001ed2:	4603      	mov	r3, r0
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d001      	beq.n	8001edc <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001ed8:	f7ff f9d1 	bl	800127e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001edc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ee0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ee2:	f107 0310 	add.w	r3, r7, #16
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	f240 70cc 	movw	r0, #1996	@ 0x7cc
 8001eec:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001ef0:	f005 ff81 	bl	8007df6 <HAL_TIM_ConfigClockSource>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8001efa:	f7ff f9c0 	bl	800127e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001efe:	2300      	movs	r3, #0
 8001f00:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f02:	2300      	movs	r3, #0
 8001f04:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f0a:	1d3b      	adds	r3, r7, #4
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	f240 70cc 	movw	r0, #1996	@ 0x7cc
 8001f12:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001f16:	f006 fa3d 	bl	8008394 <HAL_TIMEx_MasterConfigSynchronization>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 8001f20:	f7ff f9ad 	bl	800127e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001f24:	bf00      	nop
 8001f26:	3720      	adds	r7, #32
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b088      	sub	sp, #32
 8001f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f32:	f107 0310 	add.w	r3, r7, #16
 8001f36:	2200      	movs	r2, #0
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	605a      	str	r2, [r3, #4]
 8001f3c:	609a      	str	r2, [r3, #8]
 8001f3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f40:	1d3b      	adds	r3, r7, #4
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	605a      	str	r2, [r3, #4]
 8001f48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f4a:	f640 0318 	movw	r3, #2072	@ 0x818
 8001f4e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001f52:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f56:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3;
 8001f58:	f640 0318 	movw	r3, #2072	@ 0x818
 8001f5c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001f60:	2203      	movs	r2, #3
 8001f62:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f64:	f640 0318 	movw	r3, #2072	@ 0x818
 8001f68:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001f70:	f640 0318 	movw	r3, #2072	@ 0x818
 8001f74:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001f78:	f04f 32ff 	mov.w	r2, #4294967295
 8001f7c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f7e:	f640 0318 	movw	r3, #2072	@ 0x818
 8001f82:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001f86:	2200      	movs	r2, #0
 8001f88:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f8a:	f640 0318 	movw	r3, #2072	@ 0x818
 8001f8e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8001f92:	2200      	movs	r2, #0
 8001f94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f96:	f640 0018 	movw	r0, #2072	@ 0x818
 8001f9a:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001f9e:	f005 fc61 	bl	8007864 <HAL_TIM_Base_Init>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d001      	beq.n	8001fac <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001fa8:	f7ff f969 	bl	800127e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fb0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001fb2:	f107 0310 	add.w	r3, r7, #16
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	f640 0018 	movw	r0, #2072	@ 0x818
 8001fbc:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001fc0:	f005 ff19 	bl	8007df6 <HAL_TIM_ConfigClockSource>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d001      	beq.n	8001fce <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8001fca:	f7ff f958 	bl	800127e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fd6:	1d3b      	adds	r3, r7, #4
 8001fd8:	4619      	mov	r1, r3
 8001fda:	f640 0018 	movw	r0, #2072	@ 0x818
 8001fde:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8001fe2:	f006 f9d7 	bl	8008394 <HAL_TIMEx_MasterConfigSynchronization>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_TIM2_Init+0xc4>
  {
    Error_Handler();
 8001fec:	f7ff f947 	bl	800127e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ff0:	bf00      	nop
 8001ff2:	3720      	adds	r7, #32
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b088      	sub	sp, #32
 8001ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ffe:	f107 0310 	add.w	r3, r7, #16
 8002002:	2200      	movs	r2, #0
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	605a      	str	r2, [r3, #4]
 8002008:	609a      	str	r2, [r3, #8]
 800200a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800200c:	1d3b      	adds	r3, r7, #4
 800200e:	2200      	movs	r2, #0
 8002010:	601a      	str	r2, [r3, #0]
 8002012:	605a      	str	r2, [r3, #4]
 8002014:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002016:	f640 0264 	movw	r2, #2148	@ 0x864
 800201a:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 800201e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002022:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8002026:	6013      	str	r3, [r2, #0]
  htim5.Init.Prescaler = 0;
 8002028:	f640 0364 	movw	r3, #2148	@ 0x864
 800202c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002030:	2200      	movs	r2, #0
 8002032:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002034:	f640 0364 	movw	r3, #2148	@ 0x864
 8002038:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800203c:	2200      	movs	r2, #0
 800203e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002040:	f640 0364 	movw	r3, #2148	@ 0x864
 8002044:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002048:	f04f 32ff 	mov.w	r2, #4294967295
 800204c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800204e:	f640 0364 	movw	r3, #2148	@ 0x864
 8002052:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002056:	2200      	movs	r2, #0
 8002058:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800205a:	f640 0364 	movw	r3, #2148	@ 0x864
 800205e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002062:	2200      	movs	r2, #0
 8002064:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002066:	f640 0064 	movw	r0, #2148	@ 0x864
 800206a:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800206e:	f005 fbf9 	bl	8007864 <HAL_TIM_Base_Init>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8002078:	f7ff f901 	bl	800127e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800207c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002080:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002082:	f107 0310 	add.w	r3, r7, #16
 8002086:	4619      	mov	r1, r3
 8002088:	f640 0064 	movw	r0, #2148	@ 0x864
 800208c:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8002090:	f005 feb1 	bl	8007df6 <HAL_TIM_ConfigClockSource>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <MX_TIM5_Init+0xa6>
  {
    Error_Handler();
 800209a:	f7ff f8f0 	bl	800127e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800209e:	2300      	movs	r3, #0
 80020a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020a2:	2300      	movs	r3, #0
 80020a4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80020a6:	1d3b      	adds	r3, r7, #4
 80020a8:	4619      	mov	r1, r3
 80020aa:	f640 0064 	movw	r0, #2148	@ 0x864
 80020ae:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80020b2:	f006 f96f 	bl	8008394 <HAL_TIMEx_MasterConfigSynchronization>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <MX_TIM5_Init+0xc8>
  {
    Error_Handler();
 80020bc:	f7ff f8df 	bl	800127e <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80020c0:	bf00      	nop
 80020c2:	3720      	adds	r7, #32
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <MX_TIM20_Init>:
/* TIM20 init function */
void MX_TIM20_Init(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b088      	sub	sp, #32
 80020cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM20_Init 0 */

  /* USER CODE END TIM20_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ce:	f107 0310 	add.w	r3, r7, #16
 80020d2:	2200      	movs	r2, #0
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	605a      	str	r2, [r3, #4]
 80020d8:	609a      	str	r2, [r3, #8]
 80020da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020dc:	1d3b      	adds	r3, r7, #4
 80020de:	2200      	movs	r2, #0
 80020e0:	601a      	str	r2, [r3, #0]
 80020e2:	605a      	str	r2, [r3, #4]
 80020e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM20_Init 1 */

  /* USER CODE END TIM20_Init 1 */
  htim20.Instance = TIM20;
 80020e6:	f640 02b0 	movw	r2, #2224	@ 0x8b0
 80020ea:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 80020ee:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80020f2:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80020f6:	6013      	str	r3, [r2, #0]
  htim20.Init.Prescaler = 25;
 80020f8:	f640 03b0 	movw	r3, #2224	@ 0x8b0
 80020fc:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002100:	2219      	movs	r2, #25
 8002102:	605a      	str	r2, [r3, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002104:	f640 03b0 	movw	r3, #2224	@ 0x8b0
 8002108:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800210c:	2200      	movs	r2, #0
 800210e:	609a      	str	r2, [r3, #8]
  htim20.Init.Period = 65535;
 8002110:	f640 03b0 	movw	r3, #2224	@ 0x8b0
 8002114:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002118:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800211c:	60da      	str	r2, [r3, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800211e:	f640 03b0 	movw	r3, #2224	@ 0x8b0
 8002122:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002126:	2200      	movs	r2, #0
 8002128:	611a      	str	r2, [r3, #16]
  htim20.Init.RepetitionCounter = 0;
 800212a:	f640 03b0 	movw	r3, #2224	@ 0x8b0
 800212e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002132:	2200      	movs	r2, #0
 8002134:	615a      	str	r2, [r3, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002136:	f640 03b0 	movw	r3, #2224	@ 0x8b0
 800213a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800213e:	2200      	movs	r2, #0
 8002140:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 8002142:	f640 00b0 	movw	r0, #2224	@ 0x8b0
 8002146:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800214a:	f005 fb8b 	bl	8007864 <HAL_TIM_Base_Init>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <MX_TIM20_Init+0x90>
  {
    Error_Handler();
 8002154:	f7ff f893 	bl	800127e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002158:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800215c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim20, &sClockSourceConfig) != HAL_OK)
 800215e:	f107 0310 	add.w	r3, r7, #16
 8002162:	4619      	mov	r1, r3
 8002164:	f640 00b0 	movw	r0, #2224	@ 0x8b0
 8002168:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800216c:	f005 fe43 	bl	8007df6 <HAL_TIM_ConfigClockSource>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <MX_TIM20_Init+0xb2>
  {
    Error_Handler();
 8002176:	f7ff f882 	bl	800127e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800217a:	2300      	movs	r3, #0
 800217c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800217e:	2300      	movs	r3, #0
 8002180:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002182:	2300      	movs	r3, #0
 8002184:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8002186:	1d3b      	adds	r3, r7, #4
 8002188:	4619      	mov	r1, r3
 800218a:	f640 00b0 	movw	r0, #2224	@ 0x8b0
 800218e:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8002192:	f006 f8ff 	bl	8008394 <HAL_TIMEx_MasterConfigSynchronization>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <MX_TIM20_Init+0xd8>
  {
    Error_Handler();
 800219c:	f7ff f86f 	bl	800127e <Error_Handler>
  }
  /* USER CODE BEGIN TIM20_Init 2 */

  /* USER CODE END TIM20_Init 2 */

}
 80021a0:	bf00      	nop
 80021a2:	3720      	adds	r7, #32
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b086      	sub	sp, #24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 80021b8:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80021bc:	429a      	cmp	r2, r3
 80021be:	d11d      	bne.n	80021fc <HAL_TIM_Base_MspInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021c4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80021c8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80021ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021ce:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80021d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021d6:	661a      	str	r2, [r3, #96]	@ 0x60
 80021d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021dc:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80021e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021e2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80021e6:	617b      	str	r3, [r7, #20]
 80021e8:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 80021ea:	2200      	movs	r2, #0
 80021ec:	2105      	movs	r1, #5
 80021ee:	2019      	movs	r0, #25
 80021f0:	f002 faa0 	bl	8004734 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80021f4:	2019      	movs	r0, #25
 80021f6:	f002 fab7 	bl	8004768 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM20_UP_IRQn);
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 80021fa:	e065      	b.n	80022c8 <HAL_TIM_Base_MspInit+0x120>
  else if(tim_baseHandle->Instance==TIM2)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002204:	d115      	bne.n	8002232 <HAL_TIM_Base_MspInit+0x8a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002206:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800220a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800220e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002210:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002214:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8002218:	f042 0201 	orr.w	r2, r2, #1
 800221c:	659a      	str	r2, [r3, #88]	@ 0x58
 800221e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002222:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8002226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	613b      	str	r3, [r7, #16]
 800222e:	693b      	ldr	r3, [r7, #16]
}
 8002230:	e04a      	b.n	80022c8 <HAL_TIM_Base_MspInit+0x120>
  else if(tim_baseHandle->Instance==TIM5)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800223a:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800223e:	429a      	cmp	r2, r3
 8002240:	d11d      	bne.n	800227e <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002242:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002246:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800224a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800224c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002250:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8002254:	f042 0208 	orr.w	r2, r2, #8
 8002258:	659a      	str	r2, [r3, #88]	@ 0x58
 800225a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800225e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8002262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002264:	f003 0308 	and.w	r3, r3, #8
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 800226c:	2200      	movs	r2, #0
 800226e:	2102      	movs	r1, #2
 8002270:	2032      	movs	r0, #50	@ 0x32
 8002272:	f002 fa5f 	bl	8004734 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002276:	2032      	movs	r0, #50	@ 0x32
 8002278:	f002 fa76 	bl	8004768 <HAL_NVIC_EnableIRQ>
}
 800227c:	e024      	b.n	80022c8 <HAL_TIM_Base_MspInit+0x120>
  else if(tim_baseHandle->Instance==TIM20)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681a      	ldr	r2, [r3, #0]
 8002282:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8002286:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800228a:	429a      	cmp	r2, r3
 800228c:	d11c      	bne.n	80022c8 <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM20_CLK_ENABLE();
 800228e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002292:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8002296:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002298:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800229c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80022a0:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80022a4:	661a      	str	r2, [r3, #96]	@ 0x60
 80022a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022aa:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80022ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022b4:	60bb      	str	r3, [r7, #8]
 80022b6:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM20_UP_IRQn, 3, 0);
 80022b8:	2200      	movs	r2, #0
 80022ba:	2103      	movs	r1, #3
 80022bc:	204e      	movs	r0, #78	@ 0x4e
 80022be:	f002 fa39 	bl	8004734 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM20_UP_IRQn);
 80022c2:	204e      	movs	r0, #78	@ 0x4e
 80022c4:	f002 fa50 	bl	8004768 <HAL_NVIC_EnableIRQ>
}
 80022c8:	bf00      	nop
 80022ca:	3718      	adds	r7, #24
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80022d4:	f640 02fc 	movw	r2, #2300	@ 0x8fc
 80022d8:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 80022dc:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 80022e0:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80022e4:	6013      	str	r3, [r2, #0]
  huart1.Init.BaudRate = 4000000;
 80022e6:	f640 02fc 	movw	r2, #2300	@ 0x8fc
 80022ea:	f2c2 0200 	movt	r2, #8192	@ 0x2000
 80022ee:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 80022f2:	f2c0 033d 	movt	r3, #61	@ 0x3d
 80022f6:	6053      	str	r3, [r2, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80022f8:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 80022fc:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002300:	2200      	movs	r2, #0
 8002302:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002304:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 8002308:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800230c:	2200      	movs	r2, #0
 800230e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002310:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 8002314:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002318:	2200      	movs	r2, #0
 800231a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800231c:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 8002320:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002324:	220c      	movs	r2, #12
 8002326:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002328:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 800232c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002330:	2200      	movs	r2, #0
 8002332:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002334:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 8002338:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800233c:	2200      	movs	r2, #0
 800233e:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002340:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 8002344:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002348:	2200      	movs	r2, #0
 800234a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800234c:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 8002350:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002354:	2200      	movs	r2, #0
 8002356:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8002358:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 800235c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002360:	2210      	movs	r2, #16
 8002362:	629a      	str	r2, [r3, #40]	@ 0x28
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8002364:	f640 03fc 	movw	r3, #2300	@ 0x8fc
 8002368:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800236c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002370:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002372:	f640 00fc 	movw	r0, #2300	@ 0x8fc
 8002376:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 800237a:	f006 f8f6 	bl	800856a <HAL_UART_Init>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <MX_USART1_UART_Init+0xb8>
  {
    Error_Handler();
 8002384:	f7fe ff7b 	bl	800127e <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002388:	2100      	movs	r1, #0
 800238a:	f640 00fc 	movw	r0, #2300	@ 0x8fc
 800238e:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8002392:	f008 f99d 	bl	800a6d0 <HAL_UARTEx_SetTxFifoThreshold>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <MX_USART1_UART_Init+0xd0>
  {
    Error_Handler();
 800239c:	f7fe ff6f 	bl	800127e <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023a0:	2100      	movs	r1, #0
 80023a2:	f640 00fc 	movw	r0, #2300	@ 0x8fc
 80023a6:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80023aa:	f008 f9cf 	bl	800a74c <HAL_UARTEx_SetRxFifoThreshold>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <MX_USART1_UART_Init+0xe8>
  {
    Error_Handler();
 80023b4:	f7fe ff63 	bl	800127e <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80023b8:	f640 00fc 	movw	r0, #2300	@ 0x8fc
 80023bc:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80023c0:	f008 f94d 	bl	800a65e <HAL_UARTEx_DisableFifoMode>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <MX_USART1_UART_Init+0xfe>
  {
    Error_Handler();
 80023ca:	f7fe ff58 	bl	800127e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80023ce:	bf00      	nop
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023d2:	b580      	push	{r7, lr}
 80023d4:	b09e      	sub	sp, #120	@ 0x78
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023da:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80023de:	2200      	movs	r2, #0
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	605a      	str	r2, [r3, #4]
 80023e4:	609a      	str	r2, [r3, #8]
 80023e6:	60da      	str	r2, [r3, #12]
 80023e8:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80023ea:	f107 0310 	add.w	r3, r7, #16
 80023ee:	2254      	movs	r2, #84	@ 0x54
 80023f0:	2100      	movs	r1, #0
 80023f2:	4618      	mov	r0, r3
 80023f4:	f008 fb81 	bl	800aafa <memset>
  if(uartHandle->Instance==USART1)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8002400:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8002404:	429a      	cmp	r2, r3
 8002406:	d152      	bne.n	80024ae <HAL_UART_MspInit+0xdc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002408:	2301      	movs	r3, #1
 800240a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 800240c:	2301      	movs	r3, #1
 800240e:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002410:	f107 0310 	add.w	r3, r7, #16
 8002414:	4618      	mov	r0, r3
 8002416:	f003 ffd3 	bl	80063c0 <HAL_RCCEx_PeriphCLKConfig>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <HAL_UART_MspInit+0x52>
    {
      Error_Handler();
 8002420:	f7fe ff2d 	bl	800127e <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002424:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002428:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800242c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800242e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002432:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8002436:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800243a:	661a      	str	r2, [r3, #96]	@ 0x60
 800243c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002440:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8002444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002446:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800244e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002452:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8002456:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002458:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800245c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8002460:	f042 0204 	orr.w	r2, r2, #4
 8002464:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002466:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800246a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800246e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002470:	f003 0304 	and.w	r3, r3, #4
 8002474:	60bb      	str	r3, [r7, #8]
 8002476:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002478:	2330      	movs	r3, #48	@ 0x30
 800247a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247c:	2302      	movs	r3, #2
 800247e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002480:	2300      	movs	r3, #0
 8002482:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002484:	2302      	movs	r3, #2
 8002486:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002488:	2307      	movs	r3, #7
 800248a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800248c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002490:	4619      	mov	r1, r3
 8002492:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002496:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 800249a:	f002 fdee 	bl	800507a <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800249e:	2200      	movs	r2, #0
 80024a0:	2100      	movs	r1, #0
 80024a2:	2025      	movs	r0, #37	@ 0x25
 80024a4:	f002 f946 	bl	8004734 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80024a8:	2025      	movs	r0, #37	@ 0x25
 80024aa:	f002 f95d 	bl	8004768 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80024ae:	bf00      	nop
 80024b0:	3778      	adds	r7, #120	@ 0x78
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <VMM3A_init>:
extern SPI_HandleTypeDef hspi3;
extern SPI_HandleTypeDef huart1;

extern spill_t 			 Spill;

void VMM3A_init(uint8_t * config){
 80024b6:	b580      	push	{r7, lr}
 80024b8:	b084      	sub	sp, #16
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0); //ENA !
 80024be:	2200      	movs	r2, #0
 80024c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80024c4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80024c8:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 80024cc:	f002 ff7b 	bl	80053c6 <HAL_GPIO_WritePin>

  for (int i = 0; i < 18; i++) { //init channels
 80024d0:	2300      	movs	r3, #0
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	e025      	b.n	8002522 <VMM3A_init+0x6c>
  	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 0); //CS
 80024d6:	2200      	movs	r2, #0
 80024d8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80024dc:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80024e0:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 80024e4:	f002 ff6f 	bl	80053c6 <HAL_GPIO_WritePin>

  	  HAL_SPI_Transmit(&hspi3, &config[12 * i], 12, 400); //init bank 2 (L0 Mode not used)
 80024e8:	68fa      	ldr	r2, [r7, #12]
 80024ea:	4613      	mov	r3, r2
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	4413      	add	r3, r2
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	461a      	mov	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	1899      	adds	r1, r3, r2
 80024f8:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80024fc:	220c      	movs	r2, #12
 80024fe:	f240 7064 	movw	r0, #1892	@ 0x764
 8002502:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 8002506:	f004 fb24 	bl	8006b52 <HAL_SPI_Transmit>

  	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, 1); //CS
 800250a:	2201      	movs	r2, #1
 800250c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002510:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002514:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8002518:	f002 ff55 	bl	80053c6 <HAL_GPIO_WritePin>
  for (int i = 0; i < 18; i++) { //init channels
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	3301      	adds	r3, #1
 8002520:	60fb      	str	r3, [r7, #12]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2b11      	cmp	r3, #17
 8002526:	ddd6      	ble.n	80024d6 <VMM3A_init+0x20>
	}
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1); //ENA !
 8002528:	2201      	movs	r2, #1
 800252a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800252e:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002532:	f6c4 0000 	movt	r0, #18432	@ 0x4800
 8002536:	f002 ff46 	bl	80053c6 <HAL_GPIO_WritePin>
}
 800253a:	bf00      	nop
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <VMM3A_start>:

void VMM3A_start(void){
 8002542:	b480      	push	{r7}
 8002544:	af00      	add	r7, sp, #0
	  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1); //ENA
	 //GPIOB->ODR |= GPIO_ODR_ODR_9;
	VMM3A_START;
 8002546:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800254a:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 800254e:	f44f 3281 	mov.w	r2, #66048	@ 0x10200
 8002552:	619a      	str	r2, [r3, #24]
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr

0800255e <VMM3A_stop>:

void VMM3A_stop(void){
 800255e:	b480      	push	{r7}
 8002560:	af00      	add	r7, sp, #0
	  //HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0); //ENA !
	//GPIOB->ODR &= ~GPIO_ODR_ODR_9;
	VMM3A_STOP;
 8002562:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002566:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 800256a:	2201      	movs	r2, #1
 800256c:	f2c0 2200 	movt	r2, #512	@ 0x200
 8002570:	619a      	str	r2, [r3, #24]
}
 8002572:	bf00      	nop
 8002574:	46bd      	mov	sp, r7
 8002576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257a:	4770      	bx	lr

0800257c <VMM3A_getHit>:


static inline hit_t VMM3A_getHit(void){
 800257c:	b590      	push	{r4, r7, lr}
 800257e:	b089      	sub	sp, #36	@ 0x24
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
	hit_t hit = {0};
 8002584:	f107 0310 	add.w	r3, r7, #16
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]
 800258c:	605a      	str	r2, [r3, #4]
 800258e:	609a      	str	r2, [r3, #8]
 8002590:	60da      	str	r2, [r3, #12]
	//ADC1->CR |= ADC_CR_ADEN;
	//ADC2->CR |= ADC_CR_ADEN;
	//ADC1->CR |= ADC_CR_ADEN;
	//ADC2->CR |= ADC_CR_ADEN;

	uint8_t channel = 0;
 8002592:	2300      	movs	r3, #0
 8002594:	73fb      	strb	r3, [r7, #15]

//	*(volatile uint8_t *)&SPI1->DR = (uint8_t)0;
//	channel = SPI1->DR;

	HAL_SPI_Receive(&hspi1, &channel, 1, HAL_MAX_DELAY);
 8002596:	f107 010f 	add.w	r1, r7, #15
 800259a:	f04f 33ff 	mov.w	r3, #4294967295
 800259e:	2201      	movs	r2, #1
 80025a0:	f240 7000 	movw	r0, #1792	@ 0x700
 80025a4:	f2c2 0000 	movt	r0, #8192	@ 0x2000
 80025a8:	f004 fc49 	bl	8006e3e <HAL_SPI_Receive>
//	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
//	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
//	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
//	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);

    hit.charge  = ADC1->DR; //HAL_ADC_GetValue(&hadc1);
 80025ac:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80025b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b2:	b29b      	uxth	r3, r3
 80025b4:	82bb      	strh	r3, [r7, #20]
    hit.time    = ADC2->DR; //HAL_ADC_GetValue(&hadc2);
 80025b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025ba:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80025be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	82fb      	strh	r3, [r7, #22]

    ADC1->CR |= ADC_CR_ADSTART;
 80025c4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80025ce:	f043 0304 	orr.w	r3, r3, #4
 80025d2:	6093      	str	r3, [r2, #8]
    ADC2->CR |= ADC_CR_ADSTART;
 80025d4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025d8:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80025dc:	689a      	ldr	r2, [r3, #8]
 80025de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80025e2:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80025e6:	f042 0204 	orr.w	r2, r2, #4
 80025ea:	609a      	str	r2, [r3, #8]

    while ((ADC1->ISR & ADC_ISR_EOC)==0);
 80025ec:	bf00      	nop
 80025ee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0304 	and.w	r3, r3, #4
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d0f8      	beq.n	80025ee <VMM3A_getHit+0x72>
    while ((ADC2->ISR & ADC_ISR_EOC)==0);
 80025fc:	bf00      	nop
 80025fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002602:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0304 	and.w	r3, r3, #4
 800260c:	2b00      	cmp	r3, #0
 800260e:	d0f6      	beq.n	80025fe <VMM3A_getHit+0x82>

    //HAL_ADC_PollForConversion(&hadc1, 1000);
	//HAL_ADC_PollForConversion(&hadc2, 1000);

	hit.board   = BOARD_ID;
 8002610:	2370      	movs	r3, #112	@ 0x70
 8002612:	743b      	strb	r3, [r7, #16]
    hit.channel = channel;
 8002614:	7bfb      	ldrb	r3, [r7, #15]
 8002616:	747b      	strb	r3, [r7, #17]
    hit.charge  = *(volatile uint16_t *)&ADC1->DR; //HAL_ADC_GetValue(&hadc1);
 8002618:	2340      	movs	r3, #64	@ 0x40
 800261a:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 800261e:	881b      	ldrh	r3, [r3, #0]
 8002620:	b29b      	uxth	r3, r3
 8002622:	82bb      	strh	r3, [r7, #20]
    hit.time    = *(volatile uint16_t *)&ADC2->DR; //HAL_ADC_GetValue(&hadc2);
 8002624:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002628:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 800262c:	881b      	ldrh	r3, [r3, #0]
 800262e:	b29b      	uxth	r3, r3
 8002630:	82fb      	strh	r3, [r7, #22]
    hit.event   = Spill.spillCount;
 8002632:	f240 13e0 	movw	r3, #480	@ 0x1e0
 8002636:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800263a:	8a9b      	ldrh	r3, [r3, #20]
 800263c:	827b      	strh	r3, [r7, #18]
    hit.bcid    = TIM2->CNT;
 800263e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002644:	61bb      	str	r3, [r7, #24]
    hit.footer  = 0xAAAAAAAA;
 8002646:	f04f 33aa 	mov.w	r3, #2863311530	@ 0xaaaaaaaa
 800264a:	61fb      	str	r3, [r7, #28]

    return hit;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	461c      	mov	r4, r3
 8002650:	f107 0310 	add.w	r3, r7, #16
 8002654:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002656:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	3724      	adds	r7, #36	@ 0x24
 800265e:	46bd      	mov	sp, r7
 8002660:	bd90      	pop	{r4, r7, pc}

08002662 <VMM3A_readout>:
{
//	*(volatile uint8_t *)&hspi1.Instance->DR = 0;
	*pData = *(volatile uint8_t *)&hspi1.Instance->DR;
}

int  VMM3A_readout(void){
 8002662:	b590      	push	{r4, r7, lr}
 8002664:	b087      	sub	sp, #28
 8002666:	af00      	add	r7, sp, #0
	uint8_t counts = 0;
 8002668:	2300      	movs	r3, #0
 800266a:	75fb      	strb	r3, [r7, #23]
//	if(!(GPIOB->IDR & GPIO_IDR_15)) break;

	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1); //TKI
	GPIOB->ODR |= GPIO_ODR_ODR_7;
 800266c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002670:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 8002674:	695a      	ldr	r2, [r3, #20]
 8002676:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800267a:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 800267e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002682:	615a      	str	r2, [r3, #20]
	//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1); //CKTK
	GPIOB->ODR |=  GPIO_ODR_ODR_6;
 8002684:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002688:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 800268c:	695a      	ldr	r2, [r3, #20]
 800268e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002692:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 8002696:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800269a:	615a      	str	r2, [r3, #20]

	for(int i = 0; i < 64; i++){
 800269c:	2300      	movs	r3, #0
 800269e:	613b      	str	r3, [r7, #16]
 80026a0:	e05c      	b.n	800275c <VMM3A_readout+0xfa>

		if(GPIOC->IDR & GPIO_PIN_8) { //D0
 80026a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80026a6:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 80026aa:	691b      	ldr	r3, [r3, #16]
 80026ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d029      	beq.n	8002708 <VMM3A_readout+0xa6>

			Spill.hits[i] = VMM3A_getHit();
 80026b4:	f240 13e0 	movw	r3, #480	@ 0x1e0
 80026b8:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	0112      	lsls	r2, r2, #4
 80026c0:	4413      	add	r3, r2
 80026c2:	f103 0418 	add.w	r4, r3, #24
 80026c6:	463b      	mov	r3, r7
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff ff57 	bl	800257c <VMM3A_getHit>
 80026ce:	463b      	mov	r3, r7
 80026d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1); //CKTK !
			GPIOB->ODR &= ~GPIO_ODR_ODR_6;
 80026d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026da:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 80026de:	695a      	ldr	r2, [r3, #20]
 80026e0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026e4:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 80026e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80026ec:	615a      	str	r2, [r3, #20]
			//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1); //TKI !
			GPIOB->ODR &= ~GPIO_ODR_ODR_7; ////////////////////// <<--- For TKI always ON test !!!
 80026ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026f2:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 80026f6:	695a      	ldr	r2, [r3, #20]
 80026f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026fc:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 8002700:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002704:	615a      	str	r2, [r3, #20]
 8002706:	e01a      	b.n	800273e <VMM3A_readout+0xdc>
		}
		else {
				//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1); //CKTK !
				GPIOB->ODR &= ~GPIO_ODR_ODR_6;
 8002708:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800270c:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 8002710:	695a      	ldr	r2, [r3, #20]
 8002712:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002716:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 800271a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800271e:	615a      	str	r2, [r3, #20]
				//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1); //TKI !
				GPIOB->ODR &= ~GPIO_ODR_ODR_7; ////////////////////// <<--- For TKI always ON test !!!
 8002720:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002724:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 8002728:	695a      	ldr	r2, [r3, #20]
 800272a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800272e:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 8002732:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002736:	615a      	str	r2, [r3, #20]
			counts = i;
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	75fb      	strb	r3, [r7, #23]
			break;
 800273c:	e011      	b.n	8002762 <VMM3A_readout+0x100>
		}
		//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1); //CKTK
		GPIOB->ODR |=  GPIO_ODR_ODR_6;
 800273e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002742:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 8002746:	695a      	ldr	r2, [r3, #20]
 8002748:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800274c:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 8002750:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002754:	615a      	str	r2, [r3, #20]
	for(int i = 0; i < 64; i++){
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	3301      	adds	r3, #1
 800275a:	613b      	str	r3, [r7, #16]
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002760:	dd9f      	ble.n	80026a2 <VMM3A_readout+0x40>
	}

	//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1); //CKTK
		GPIOB->ODR |=  GPIO_ODR_ODR_6;
 8002762:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002766:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 800276a:	695a      	ldr	r2, [r3, #20]
 800276c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002770:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 8002774:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002778:	615a      	str	r2, [r3, #20]
	//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1); //CKTK !
		GPIOB->ODR &= ~GPIO_ODR_ODR_6;
 800277a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800277e:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 8002782:	695a      	ldr	r2, [r3, #20]
 8002784:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002788:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 800278c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002790:	615a      	str	r2, [r3, #20]
	//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1); //CKTK
		GPIOB->ODR |=  GPIO_ODR_ODR_6;
 8002792:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002796:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 800279a:	695a      	ldr	r2, [r3, #20]
 800279c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027a0:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 80027a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80027a8:	615a      	str	r2, [r3, #20]
	//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1); //CKTK !
		GPIOB->ODR &= ~GPIO_ODR_ODR_6;
 80027aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027ae:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 80027b2:	695a      	ldr	r2, [r3, #20]
 80027b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027b8:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 80027bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80027c0:	615a      	str	r2, [r3, #20]
	//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1); //CKTK
		GPIOB->ODR |=  GPIO_ODR_ODR_6;
 80027c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027c6:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 80027ca:	695a      	ldr	r2, [r3, #20]
 80027cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027d0:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 80027d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80027d8:	615a      	str	r2, [r3, #20]
	//	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, 1); //CKTK !
		GPIOB->ODR &= ~GPIO_ODR_ODR_6;
 80027da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027de:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 80027e2:	695a      	ldr	r2, [r3, #20]
 80027e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027e8:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 80027ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80027f0:	615a      	str	r2, [r3, #20]

	Spill.hitCount = counts;
 80027f2:	7dfb      	ldrb	r3, [r7, #23]
 80027f4:	b29a      	uxth	r2, r3
 80027f6:	f240 13e0 	movw	r3, #480	@ 0x1e0
 80027fa:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80027fe:	82da      	strh	r2, [r3, #22]
	Spill.spillCount += 1;
 8002800:	f240 13e0 	movw	r3, #480	@ 0x1e0
 8002804:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002808:	8a9b      	ldrh	r3, [r3, #20]
 800280a:	3301      	adds	r3, #1
 800280c:	b29a      	uxth	r2, r3
 800280e:	f240 13e0 	movw	r3, #480	@ 0x1e0
 8002812:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002816:	829a      	strh	r2, [r3, #20]

//	HAL_IWDG_Refresh(&hiwdg);

	return counts;
 8002818:	7dfb      	ldrb	r3, [r7, #23]
}
 800281a:	4618      	mov	r0, r3
 800281c:	371c      	adds	r7, #28
 800281e:	46bd      	mov	sp, r7
 8002820:	bd90      	pop	{r4, r7, pc}
	...

08002824 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002824:	480d      	ldr	r0, [pc, #52]	@ (800285c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002826:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002828:	f7ff fafa 	bl	8001e20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800282c:	480c      	ldr	r0, [pc, #48]	@ (8002860 <LoopForever+0x6>)
  ldr r1, =_edata
 800282e:	490d      	ldr	r1, [pc, #52]	@ (8002864 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002830:	4a0d      	ldr	r2, [pc, #52]	@ (8002868 <LoopForever+0xe>)
  movs r3, #0
 8002832:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002834:	e002      	b.n	800283c <LoopCopyDataInit>

08002836 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002836:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002838:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800283a:	3304      	adds	r3, #4

0800283c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800283c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800283e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002840:	d3f9      	bcc.n	8002836 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002842:	4a0a      	ldr	r2, [pc, #40]	@ (800286c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002844:	4c0a      	ldr	r4, [pc, #40]	@ (8002870 <LoopForever+0x16>)
  movs r3, #0
 8002846:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002848:	e001      	b.n	800284e <LoopFillZerobss>

0800284a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800284a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800284c:	3204      	adds	r2, #4

0800284e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800284e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002850:	d3fb      	bcc.n	800284a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002852:	f008 f9a7 	bl	800aba4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002856:	f7fe fb38 	bl	8000eca <main>

0800285a <LoopForever>:

LoopForever:
    b LoopForever
 800285a:	e7fe      	b.n	800285a <LoopForever>
  ldr   r0, =_estack
 800285c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002860:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002864:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002868:	0800b974 	.word	0x0800b974
  ldr r2, =_sbss
 800286c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002870:	20000ae0 	.word	0x20000ae0

08002874 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002874:	e7fe      	b.n	8002874 <ADC1_2_IRQHandler>

08002876 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	b082      	sub	sp, #8
 800287a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800287c:	2300      	movs	r3, #0
 800287e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002880:	2003      	movs	r0, #3
 8002882:	f001 ff4c 	bl	800471e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002886:	200f      	movs	r0, #15
 8002888:	f000 f80d 	bl	80028a6 <HAL_InitTick>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d002      	beq.n	8002898 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	71fb      	strb	r3, [r7, #7]
 8002896:	e001      	b.n	800289c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002898:	f7ff f813 	bl	80018c2 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800289c:	79fb      	ldrb	r3, [r7, #7]

}
 800289e:	4618      	mov	r0, r3
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028a6:	b580      	push	{r7, lr}
 80028a8:	b084      	sub	sp, #16
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80028ae:	2300      	movs	r3, #0
 80028b0:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80028b2:	f240 0308 	movw	r3, #8
 80028b6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d02b      	beq.n	8002918 <HAL_InitTick+0x72>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80028c0:	f240 0300 	movw	r3, #0
 80028c4:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	f240 0308 	movw	r3, #8
 80028ce:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80028d8:	fbb1 f3f3 	udiv	r3, r1, r3
 80028dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e0:	4618      	mov	r0, r3
 80028e2:	f001 ff4f 	bl	8004784 <HAL_SYSTICK_Config>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d112      	bne.n	8002912 <HAL_InitTick+0x6c>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2b0f      	cmp	r3, #15
 80028f0:	d80c      	bhi.n	800290c <HAL_InitTick+0x66>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028f2:	2200      	movs	r2, #0
 80028f4:	6879      	ldr	r1, [r7, #4]
 80028f6:	f04f 30ff 	mov.w	r0, #4294967295
 80028fa:	f001 ff1b 	bl	8004734 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80028fe:	f240 0304 	movw	r3, #4
 8002902:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	e007      	b.n	800291c <HAL_InitTick+0x76>
      }
      else
      {
        status = HAL_ERROR;
 800290c:	2301      	movs	r3, #1
 800290e:	73fb      	strb	r3, [r7, #15]
 8002910:	e004      	b.n	800291c <HAL_InitTick+0x76>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	73fb      	strb	r3, [r7, #15]
 8002916:	e001      	b.n	800291c <HAL_InitTick+0x76>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800291c:	7bfb      	ldrb	r3, [r7, #15]
}
 800291e:	4618      	mov	r0, r3
 8002920:	3710      	adds	r7, #16
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}

08002926 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002926:	b480      	push	{r7}
 8002928:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800292a:	f640 1390 	movw	r3, #2448	@ 0x990
 800292e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	f240 0308 	movw	r3, #8
 8002938:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	441a      	add	r2, r3
 8002940:	f640 1390 	movw	r3, #2448	@ 0x990
 8002944:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002948:	601a      	str	r2, [r3, #0]
}
 800294a:	bf00      	nop
 800294c:	46bd      	mov	sp, r7
 800294e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002952:	4770      	bx	lr

08002954 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  return uwTick;
 8002958:	f640 1390 	movw	r3, #2448	@ 0x990
 800295c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002960:	681b      	ldr	r3, [r3, #0]
}
 8002962:	4618      	mov	r0, r3
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b084      	sub	sp, #16
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002974:	f7ff ffee 	bl	8002954 <HAL_GetTick>
 8002978:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002984:	d007      	beq.n	8002996 <HAL_Delay+0x2a>
  {
    wait += (uint32_t)(uwTickFreq);
 8002986:	f240 0308 	movw	r3, #8
 800298a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	68fa      	ldr	r2, [r7, #12]
 8002992:	4413      	add	r3, r2
 8002994:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002996:	bf00      	nop
 8002998:	f7ff ffdc 	bl	8002954 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	68fa      	ldr	r2, [r7, #12]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d8f7      	bhi.n	8002998 <HAL_Delay+0x2c>
  {
  }
}
 80029a8:	bf00      	nop
 80029aa:	bf00      	nop
 80029ac:	3710      	adds	r7, #16
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREFBUF_OUT around 2.9 V.
  *                                                This requires VDDA equal to or higher than 3.15 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 80029b2:	b480      	push	{r7}
 80029b4:	b083      	sub	sp, #12
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 80029ba:	2330      	movs	r3, #48	@ 0x30
 80029bc:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80029c6:	2330      	movs	r3, #48	@ 0x30
 80029c8:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	430a      	orrs	r2, r1
 80029d0:	601a      	str	r2, [r3, #0]
}
 80029d2:	bf00      	nop
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr

080029de <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 80029de:	b480      	push	{r7}
 80029e0:	b083      	sub	sp, #12
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 80029e6:	2330      	movs	r3, #48	@ 0x30
 80029e8:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f023 0102 	bic.w	r1, r3, #2
 80029f2:	2330      	movs	r3, #48	@ 0x30
 80029f4:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	430a      	orrs	r2, r1
 80029fc:	601a      	str	r2, [r3, #0]
}
 80029fe:	bf00      	nop
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr

08002a0a <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b082      	sub	sp, #8
 8002a0e:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8002a10:	2330      	movs	r3, #48	@ 0x30
 8002a12:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	2330      	movs	r3, #48	@ 0x30
 8002a1a:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8002a1e:	f042 0201 	orr.w	r2, r2, #1
 8002a22:	601a      	str	r2, [r3, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002a24:	f7ff ff96 	bl	8002954 <HAL_GetTick>
 8002a28:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8002a2a:	e008      	b.n	8002a3e <HAL_SYSCFG_EnableVREFBUF+0x34>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8002a2c:	f7ff ff92 	bl	8002954 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b0a      	cmp	r3, #10
 8002a38:	d901      	bls.n	8002a3e <HAL_SYSCFG_EnableVREFBUF+0x34>
    {
      return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e008      	b.n	8002a50 <HAL_SYSCFG_EnableVREFBUF+0x46>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8002a3e:	2330      	movs	r3, #48	@ 0x30
 8002a40:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0308 	and.w	r3, r3, #8
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d0ee      	beq.n	8002a2c <HAL_SYSCFG_EnableVREFBUF+0x22>
    }
  }

  return HAL_OK;
 8002a4e:	2300      	movs	r3, #0
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3708      	adds	r7, #8
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}

08002a58 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
 8002a60:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	431a      	orrs	r2, r3
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	609a      	str	r2, [r3, #8]
}
 8002a72:	bf00      	nop
 8002a74:	370c      	adds	r7, #12
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b083      	sub	sp, #12
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
 8002a86:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	431a      	orrs	r2, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	609a      	str	r2, [r3, #8]
}
 8002a98:	bf00      	nop
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b087      	sub	sp, #28
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	607a      	str	r2, [r7, #4]
 8002acc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	3360      	adds	r3, #96	@ 0x60
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	4413      	add	r3, r2
 8002ada:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	681a      	ldr	r2, [r3, #0]
 8002ae0:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8002ae4:	f2c0 33ff 	movt	r3, #1023	@ 0x3ff
 8002ae8:	4013      	ands	r3, r2
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002af0:	683a      	ldr	r2, [r7, #0]
 8002af2:	430a      	orrs	r2, r1
 8002af4:	4313      	orrs	r3, r2
 8002af6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002afe:	bf00      	nop
 8002b00:	371c      	adds	r7, #28
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr

08002b0a <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002b0a:	b480      	push	{r7}
 8002b0c:	b085      	sub	sp, #20
 8002b0e:	af00      	add	r7, sp, #0
 8002b10:	6078      	str	r0, [r7, #4]
 8002b12:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	3360      	adds	r3, #96	@ 0x60
 8002b18:	461a      	mov	r2, r3
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	009b      	lsls	r3, r3, #2
 8002b1e:	4413      	add	r3, r2
 8002b20:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3714      	adds	r7, #20
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr

08002b36 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002b36:	b480      	push	{r7}
 8002b38:	b087      	sub	sp, #28
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	60f8      	str	r0, [r7, #12]
 8002b3e:	60b9      	str	r1, [r7, #8]
 8002b40:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	3360      	adds	r3, #96	@ 0x60
 8002b46:	461a      	mov	r2, r3
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4413      	add	r3, r2
 8002b4e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	431a      	orrs	r2, r3
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002b60:	bf00      	nop
 8002b62:	371c      	adds	r7, #28
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b087      	sub	sp, #28
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	60b9      	str	r1, [r7, #8]
 8002b76:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	3360      	adds	r3, #96	@ 0x60
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	4413      	add	r3, r2
 8002b84:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	431a      	orrs	r2, r3
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002b96:	bf00      	nop
 8002b98:	371c      	adds	r7, #28
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr

08002ba2 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002ba2:	b480      	push	{r7}
 8002ba4:	b087      	sub	sp, #28
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	60f8      	str	r0, [r7, #12]
 8002baa:	60b9      	str	r1, [r7, #8]
 8002bac:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	3360      	adds	r3, #96	@ 0x60
 8002bb2:	461a      	mov	r2, r3
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4413      	add	r3, r2
 8002bba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	431a      	orrs	r2, r3
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002bcc:	bf00      	nop
 8002bce:	371c      	adds	r7, #28
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	695b      	ldr	r3, [r3, #20]
 8002be6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	431a      	orrs	r2, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	615a      	str	r2, [r3, #20]
}
 8002bf2:	bf00      	nop
 8002bf4:	370c      	adds	r7, #12
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr

08002bfe <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b083      	sub	sp, #12
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d101      	bne.n	8002c16 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002c12:	2301      	movs	r3, #1
 8002c14:	e000      	b.n	8002c18 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b087      	sub	sp, #28
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	3330      	adds	r3, #48	@ 0x30
 8002c34:	461a      	mov	r2, r3
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	0a1b      	lsrs	r3, r3, #8
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	f003 030c 	and.w	r3, r3, #12
 8002c40:	4413      	add	r3, r2
 8002c42:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	f003 031f 	and.w	r3, r3, #31
 8002c4e:	211f      	movs	r1, #31
 8002c50:	fa01 f303 	lsl.w	r3, r1, r3
 8002c54:	43db      	mvns	r3, r3
 8002c56:	401a      	ands	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	0e9b      	lsrs	r3, r3, #26
 8002c5c:	f003 011f 	and.w	r1, r3, #31
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	f003 031f 	and.w	r3, r3, #31
 8002c66:	fa01 f303 	lsl.w	r3, r1, r3
 8002c6a:	431a      	orrs	r2, r3
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002c70:	bf00      	nop
 8002c72:	371c      	adds	r7, #28
 8002c74:	46bd      	mov	sp, r7
 8002c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7a:	4770      	bx	lr

08002c7c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b087      	sub	sp, #28
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	3314      	adds	r3, #20
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	0e5b      	lsrs	r3, r3, #25
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	f003 0304 	and.w	r3, r3, #4
 8002c98:	4413      	add	r3, r2
 8002c9a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	0d1b      	lsrs	r3, r3, #20
 8002ca4:	f003 031f 	and.w	r3, r3, #31
 8002ca8:	2107      	movs	r1, #7
 8002caa:	fa01 f303 	lsl.w	r3, r1, r3
 8002cae:	43db      	mvns	r3, r3
 8002cb0:	401a      	ands	r2, r3
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	0d1b      	lsrs	r3, r3, #20
 8002cb6:	f003 031f 	and.w	r3, r3, #31
 8002cba:	6879      	ldr	r1, [r7, #4]
 8002cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc0:	431a      	orrs	r2, r3
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002cc6:	bf00      	nop
 8002cc8:	371c      	adds	r7, #28
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr

08002cd2 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	b085      	sub	sp, #20
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	60f8      	str	r0, [r7, #12]
 8002cda:	60b9      	str	r1, [r7, #8]
 8002cdc:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cea:	43db      	mvns	r3, r3
 8002cec:	401a      	ands	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f003 0118 	and.w	r1, r3, #24
 8002cf4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002cf8:	f2c0 0307 	movt	r3, #7
 8002cfc:	fa23 f101 	lsr.w	r1, r3, r1
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	400b      	ands	r3, r1
 8002d04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d08:	431a      	orrs	r2, r3
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002d10:	bf00      	nop
 8002d12:	3714      	adds	r7, #20
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	f003 031f 	and.w	r3, r3, #31
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	370c      	adds	r7, #12
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002d64:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	6093      	str	r3, [r2, #8]
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr

08002d78 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002d8c:	d101      	bne.n	8002d92 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e000      	b.n	8002d94 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002d92:	2300      	movs	r3, #0
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002db0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002db4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002dbc:	bf00      	nop
 8002dbe:	370c      	adds	r7, #12
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dd8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002ddc:	d101      	bne.n	8002de2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002dde:	2301      	movs	r3, #1
 8002de0:	e000      	b.n	8002de4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002de2:	2300      	movs	r3, #0
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e04:	f043 0201 	orr.w	r2, r3, #1
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e28:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e2c:	f043 0202 	orr.w	r2, r3, #2
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002e34:	bf00      	nop
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr

08002e40 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d101      	bne.n	8002e58 <LL_ADC_IsEnabled+0x18>
 8002e54:	2301      	movs	r3, #1
 8002e56:	e000      	b.n	8002e5a <LL_ADC_IsEnabled+0x1a>
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr

08002e66 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002e66:	b480      	push	{r7}
 8002e68:	b083      	sub	sp, #12
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d101      	bne.n	8002e7e <LL_ADC_IsDisableOngoing+0x18>
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e000      	b.n	8002e80 <LL_ADC_IsDisableOngoing+0x1a>
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002e9c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ea0:	f043 0204 	orr.w	r2, r3, #4
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002ea8:	bf00      	nop
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	f003 0304 	and.w	r3, r3, #4
 8002ec4:	2b04      	cmp	r3, #4
 8002ec6:	d101      	bne.n	8002ecc <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ec8:	2301      	movs	r3, #1
 8002eca:	e000      	b.n	8002ece <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002ecc:	2300      	movs	r3, #0
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	370c      	adds	r7, #12
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr

08002eda <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002eda:	b480      	push	{r7}
 8002edc:	b083      	sub	sp, #12
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	f003 0308 	and.w	r3, r3, #8
 8002eea:	2b08      	cmp	r3, #8
 8002eec:	d101      	bne.n	8002ef2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e000      	b.n	8002ef4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002ef2:	2300      	movs	r3, #0
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f00:	b590      	push	{r4, r7, lr}
 8002f02:	b089      	sub	sp, #36	@ 0x24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d101      	bne.n	8002f1a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e1b8      	b.n	800328c <HAL_ADC_Init+0x38c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	695b      	ldr	r3, [r3, #20]
 8002f1e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d109      	bne.n	8002f3c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f7fd fd47 	bl	80009bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2200      	movs	r2, #0
 8002f32:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4618      	mov	r0, r3
 8002f42:	f7ff ff19 	bl	8002d78 <LL_ADC_IsDeepPowerDownEnabled>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d004      	beq.n	8002f56 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7ff feff 	bl	8002d54 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7ff ff34 	bl	8002dc8 <LL_ADC_IsInternalRegulatorEnabled>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d11b      	bne.n	8002f9e <HAL_ADC_Init+0x9e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff ff18 	bl	8002da0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f70:	f240 0300 	movw	r3, #0
 8002f74:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	099a      	lsrs	r2, r3, #6
 8002f7c:	f642 5363 	movw	r3, #11619	@ 0x2d63
 8002f80:	f2c0 533e 	movt	r3, #1342	@ 0x53e
 8002f84:	fba3 2302 	umull	r2, r3, r3, r2
 8002f88:	099b      	lsrs	r3, r3, #6
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002f90:	e002      	b.n	8002f98 <HAL_ADC_Init+0x98>
    {
      wait_loop_index--;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	3b01      	subs	r3, #1
 8002f96:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1f9      	bne.n	8002f92 <HAL_ADC_Init+0x92>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f7ff ff10 	bl	8002dc8 <LL_ADC_IsInternalRegulatorEnabled>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d10d      	bne.n	8002fca <HAL_ADC_Init+0xca>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fb2:	f043 0210 	orr.w	r2, r3, #16
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fbe:	f043 0201 	orr.w	r2, r3, #1
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f7ff ff70 	bl	8002eb4 <LL_ADC_REG_IsConversionOngoing>
 8002fd4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fda:	f003 0310 	and.w	r3, r3, #16
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	f040 814b 	bne.w	800327a <HAL_ADC_Init+0x37a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	f040 8147 	bne.w	800327a <HAL_ADC_Init+0x37a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002ff4:	f043 0202 	orr.w	r2, r3, #2
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4618      	mov	r0, r3
 8003002:	f7ff ff1d 	bl	8002e40 <LL_ADC_IsEnabled>
 8003006:	4603      	mov	r3, r0
 8003008:	2b00      	cmp	r3, #0
 800300a:	d159      	bne.n	80030c0 <HAL_ADC_Init+0x1c0>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003014:	d007      	beq.n	8003026 <HAL_ADC_Init+0x126>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800301e:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003022:	429a      	cmp	r2, r3
 8003024:	d112      	bne.n	800304c <HAL_ADC_Init+0x14c>
 8003026:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800302a:	f7ff ff09 	bl	8002e40 <LL_ADC_IsEnabled>
 800302e:	4604      	mov	r4, r0
 8003030:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003034:	f2c5 0000 	movt	r0, #20480	@ 0x5000
 8003038:	f7ff ff02 	bl	8002e40 <LL_ADC_IsEnabled>
 800303c:	4603      	mov	r3, r0
 800303e:	4323      	orrs	r3, r4
 8003040:	2b00      	cmp	r3, #0
 8003042:	bf0c      	ite	eq
 8003044:	2301      	moveq	r3, #1
 8003046:	2300      	movne	r3, #0
 8003048:	b2db      	uxtb	r3, r3
 800304a:	e01b      	b.n	8003084 <HAL_ADC_Init+0x184>
 800304c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003050:	f2c5 0000 	movt	r0, #20480	@ 0x5000
 8003054:	f7ff fef4 	bl	8002e40 <LL_ADC_IsEnabled>
 8003058:	4604      	mov	r4, r0
 800305a:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 800305e:	f2c5 0000 	movt	r0, #20480	@ 0x5000
 8003062:	f7ff feed 	bl	8002e40 <LL_ADC_IsEnabled>
 8003066:	4603      	mov	r3, r0
 8003068:	431c      	orrs	r4, r3
 800306a:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 800306e:	f2c5 0000 	movt	r0, #20480	@ 0x5000
 8003072:	f7ff fee5 	bl	8002e40 <LL_ADC_IsEnabled>
 8003076:	4603      	mov	r3, r0
 8003078:	4323      	orrs	r3, r4
 800307a:	2b00      	cmp	r3, #0
 800307c:	bf0c      	ite	eq
 800307e:	2301      	moveq	r3, #1
 8003080:	2300      	movne	r3, #0
 8003082:	b2db      	uxtb	r3, r3
 8003084:	2b00      	cmp	r3, #0
 8003086:	d01b      	beq.n	80030c0 <HAL_ADC_Init+0x1c0>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003090:	d007      	beq.n	80030a2 <HAL_ADC_Init+0x1a2>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800309a:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 800309e:	429a      	cmp	r2, r3
 80030a0:	d104      	bne.n	80030ac <HAL_ADC_Init+0x1ac>
 80030a2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80030a6:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80030aa:	e003      	b.n	80030b4 <HAL_ADC_Init+0x1b4>
 80030ac:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80030b0:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6852      	ldr	r2, [r2, #4]
 80030b8:	4611      	mov	r1, r2
 80030ba:	4618      	mov	r0, r3
 80030bc:	f7ff fccc 	bl	8002a58 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	7f5b      	ldrb	r3, [r3, #29]
 80030c4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80030ca:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80030d0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80030d6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80030de:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80030e0:	4313      	orrs	r3, r2
 80030e2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d106      	bne.n	80030fc <HAL_ADC_Init+0x1fc>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030f2:	3b01      	subs	r3, #1
 80030f4:	045b      	lsls	r3, r3, #17
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003100:	2b00      	cmp	r3, #0
 8003102:	d009      	beq.n	8003118 <HAL_ADC_Init+0x218>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003108:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003110:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003112:	69ba      	ldr	r2, [r7, #24]
 8003114:	4313      	orrs	r3, r2
 8003116:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68da      	ldr	r2, [r3, #12]
 800311e:	f244 0307 	movw	r3, #16391	@ 0x4007
 8003122:	f6cf 73f0 	movt	r3, #65520	@ 0xfff0
 8003126:	4013      	ands	r3, r2
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	6812      	ldr	r2, [r2, #0]
 800312c:	69b9      	ldr	r1, [r7, #24]
 800312e:	430b      	orrs	r3, r1
 8003130:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	691b      	ldr	r3, [r3, #16]
 8003138:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	430a      	orrs	r2, r1
 8003146:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4618      	mov	r0, r3
 800314e:	f7ff fec4 	bl	8002eda <LL_ADC_INJ_IsConversionOngoing>
 8003152:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d16d      	bne.n	8003236 <HAL_ADC_Init+0x336>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d16a      	bne.n	8003236 <HAL_ADC_Init+0x336>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003164:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800316c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800316e:	4313      	orrs	r3, r2
 8003170:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800317c:	f023 0302 	bic.w	r3, r3, #2
 8003180:	687a      	ldr	r2, [r7, #4]
 8003182:	6812      	ldr	r2, [r2, #0]
 8003184:	69b9      	ldr	r1, [r7, #24]
 8003186:	430b      	orrs	r3, r1
 8003188:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d017      	beq.n	80031c2 <HAL_ADC_Init+0x2c2>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	691a      	ldr	r2, [r3, #16]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80031a0:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80031aa:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80031ae:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	6911      	ldr	r1, [r2, #16]
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	6812      	ldr	r2, [r2, #0]
 80031ba:	430b      	orrs	r3, r1
 80031bc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80031c0:	e013      	b.n	80031ea <HAL_ADC_Init+0x2ea>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	691a      	ldr	r2, [r3, #16]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80031d0:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	6812      	ldr	r2, [r2, #0]
 80031de:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80031e2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031e6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d118      	bne.n	8003226 <HAL_ADC_Init+0x326>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80031fe:	f023 0304 	bic.w	r3, r3, #4
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800320a:	4311      	orrs	r1, r2
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003210:	4311      	orrs	r1, r2
 8003212:	687a      	ldr	r2, [r7, #4]
 8003214:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003216:	430a      	orrs	r2, r1
 8003218:	431a      	orrs	r2, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f042 0201 	orr.w	r2, r2, #1
 8003222:	611a      	str	r2, [r3, #16]
 8003224:	e007      	b.n	8003236 <HAL_ADC_Init+0x336>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	691a      	ldr	r2, [r3, #16]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f022 0201 	bic.w	r2, r2, #1
 8003234:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	695b      	ldr	r3, [r3, #20]
 800323a:	2b01      	cmp	r3, #1
 800323c:	d10c      	bne.n	8003258 <HAL_ADC_Init+0x358>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003244:	f023 010f 	bic.w	r1, r3, #15
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a1b      	ldr	r3, [r3, #32]
 800324c:	1e5a      	subs	r2, r3, #1
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	430a      	orrs	r2, r1
 8003254:	631a      	str	r2, [r3, #48]	@ 0x30
 8003256:	e007      	b.n	8003268 <HAL_ADC_Init+0x368>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f022 020f 	bic.w	r2, r2, #15
 8003266:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800326c:	f023 0303 	bic.w	r3, r3, #3
 8003270:	f043 0201 	orr.w	r2, r3, #1
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003278:	e007      	b.n	800328a <HAL_ADC_Init+0x38a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800327e:	f043 0210 	orr.w	r2, r3, #16
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800328a:	7ffb      	ldrb	r3, [r7, #31]
}
 800328c:	4618      	mov	r0, r3
 800328e:	3724      	adds	r7, #36	@ 0x24
 8003290:	46bd      	mov	sp, r7
 8003292:	bd90      	pop	{r4, r7, pc}

08003294 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032a4:	d007      	beq.n	80032b6 <HAL_ADC_Start+0x22>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80032ae:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d104      	bne.n	80032c0 <HAL_ADC_Start+0x2c>
 80032b6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80032ba:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80032be:	e003      	b.n	80032c8 <HAL_ADC_Start+0x34>
 80032c0:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80032c4:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80032c8:	4618      	mov	r0, r3
 80032ca:	f7ff fd27 	bl	8002d1c <LL_ADC_GetMultimode>
 80032ce:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7ff fded 	bl	8002eb4 <LL_ADC_REG_IsConversionOngoing>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	f040 80cf 	bne.w	8003480 <HAL_ADC_Start+0x1ec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d101      	bne.n	80032f0 <HAL_ADC_Start+0x5c>
 80032ec:	2302      	movs	r3, #2
 80032ee:	e0ca      	b.n	8003486 <HAL_ADC_Start+0x1f2>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f000 fe56 	bl	8003faa <ADC_Enable>
 80032fe:	4603      	mov	r3, r0
 8003300:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003302:	7dfb      	ldrb	r3, [r7, #23]
 8003304:	2b00      	cmp	r3, #0
 8003306:	f040 80b6 	bne.w	8003476 <HAL_ADC_Start+0x1e2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800330e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003312:	f023 0301 	bic.w	r3, r3, #1
 8003316:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003326:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 800332a:	429a      	cmp	r2, r3
 800332c:	d00f      	beq.n	800334e <HAL_ADC_Start+0xba>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8003336:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 800333a:	429a      	cmp	r2, r3
 800333c:	d002      	beq.n	8003344 <HAL_ADC_Start+0xb0>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	e006      	b.n	8003352 <HAL_ADC_Start+0xbe>
 8003344:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003348:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 800334c:	e001      	b.n	8003352 <HAL_ADC_Start+0xbe>
 800334e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	6812      	ldr	r2, [r2, #0]
 8003356:	4293      	cmp	r3, r2
 8003358:	d002      	beq.n	8003360 <HAL_ADC_Start+0xcc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d105      	bne.n	800336c <HAL_ADC_Start+0xd8>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003364:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003370:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003374:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003378:	d106      	bne.n	8003388 <HAL_ADC_Start+0xf4>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800337e:	f023 0206 	bic.w	r2, r3, #6
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	661a      	str	r2, [r3, #96]	@ 0x60
 8003386:	e002      	b.n	800338e <HAL_ADC_Start+0xfa>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	221c      	movs	r2, #28
 8003394:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80033a6:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d00f      	beq.n	80033ce <HAL_ADC_Start+0x13a>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80033b6:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d002      	beq.n	80033c4 <HAL_ADC_Start+0x130>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	e006      	b.n	80033d2 <HAL_ADC_Start+0x13e>
 80033c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033c8:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80033cc:	e001      	b.n	80033d2 <HAL_ADC_Start+0x13e>
 80033ce:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	6812      	ldr	r2, [r2, #0]
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d008      	beq.n	80033ec <HAL_ADC_Start+0x158>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d005      	beq.n	80033ec <HAL_ADC_Start+0x158>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	2b05      	cmp	r3, #5
 80033e4:	d002      	beq.n	80033ec <HAL_ADC_Start+0x158>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	2b09      	cmp	r3, #9
 80033ea:	d114      	bne.n	8003416 <HAL_ADC_Start+0x182>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d007      	beq.n	800340a <HAL_ADC_Start+0x176>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033fe:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003402:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4618      	mov	r0, r3
 8003410:	f7ff fd3c 	bl	8002e8c <LL_ADC_REG_StartConversion>
 8003414:	e036      	b.n	8003484 <HAL_ADC_Start+0x1f0>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800341a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800342a:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 800342e:	429a      	cmp	r2, r3
 8003430:	d00f      	beq.n	8003452 <HAL_ADC_Start+0x1be>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800343a:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 800343e:	429a      	cmp	r2, r3
 8003440:	d002      	beq.n	8003448 <HAL_ADC_Start+0x1b4>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	e006      	b.n	8003456 <HAL_ADC_Start+0x1c2>
 8003448:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800344c:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003450:	e001      	b.n	8003456 <HAL_ADC_Start+0x1c2>
 8003452:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003456:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003460:	2b00      	cmp	r3, #0
 8003462:	d00f      	beq.n	8003484 <HAL_ADC_Start+0x1f0>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003468:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800346c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003474:	e006      	b.n	8003484 <HAL_ADC_Start+0x1f0>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800347e:	e001      	b.n	8003484 <HAL_ADC_Start+0x1f0>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003480:	2302      	movs	r3, #2
 8003482:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003484:	7dfb      	ldrb	r3, [r7, #23]
}
 8003486:	4618      	mov	r0, r3
 8003488:	3718      	adds	r7, #24
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800348e:	b580      	push	{r7, lr}
 8003490:	b088      	sub	sp, #32
 8003492:	af00      	add	r7, sp, #0
 8003494:	6078      	str	r0, [r7, #4]
 8003496:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80034a0:	d007      	beq.n	80034b2 <HAL_ADC_PollForConversion+0x24>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80034aa:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d104      	bne.n	80034bc <HAL_ADC_PollForConversion+0x2e>
 80034b2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80034b6:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80034ba:	e003      	b.n	80034c4 <HAL_ADC_PollForConversion+0x36>
 80034bc:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80034c0:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80034c4:	4618      	mov	r0, r3
 80034c6:	f7ff fc29 	bl	8002d1c <LL_ADC_GetMultimode>
 80034ca:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	2b08      	cmp	r3, #8
 80034d2:	d102      	bne.n	80034da <HAL_ADC_PollForConversion+0x4c>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80034d4:	2308      	movs	r3, #8
 80034d6:	61fb      	str	r3, [r7, #28]
 80034d8:	e040      	b.n	800355c <HAL_ADC_PollForConversion+0xce>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d005      	beq.n	80034ec <HAL_ADC_PollForConversion+0x5e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	2b05      	cmp	r3, #5
 80034e4:	d002      	beq.n	80034ec <HAL_ADC_PollForConversion+0x5e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	2b09      	cmp	r3, #9
 80034ea:	d111      	bne.n	8003510 <HAL_ADC_PollForConversion+0x82>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	f003 0301 	and.w	r3, r3, #1
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d007      	beq.n	800350a <HAL_ADC_PollForConversion+0x7c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034fe:	f043 0220 	orr.w	r2, r3, #32
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e0dc      	b.n	80036c4 <HAL_ADC_PollForConversion+0x236>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800350a:	2304      	movs	r3, #4
 800350c:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800350e:	e025      	b.n	800355c <HAL_ADC_PollForConversion+0xce>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003518:	d007      	beq.n	800352a <HAL_ADC_PollForConversion+0x9c>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003522:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003526:	429a      	cmp	r2, r3
 8003528:	d104      	bne.n	8003534 <HAL_ADC_PollForConversion+0xa6>
 800352a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800352e:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003532:	e003      	b.n	800353c <HAL_ADC_PollForConversion+0xae>
 8003534:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8003538:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff fbfb 	bl	8002d38 <LL_ADC_GetMultiDMATransfer>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d007      	beq.n	8003558 <HAL_ADC_PollForConversion+0xca>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800354c:	f043 0220 	orr.w	r2, r3, #32
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e0b5      	b.n	80036c4 <HAL_ADC_PollForConversion+0x236>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003558:	2304      	movs	r3, #4
 800355a:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800355c:	f7ff f9fa 	bl	8002954 <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003562:	e021      	b.n	80035a8 <HAL_ADC_PollForConversion+0x11a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800356a:	d01d      	beq.n	80035a8 <HAL_ADC_PollForConversion+0x11a>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800356c:	f7ff f9f2 	bl	8002954 <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	683a      	ldr	r2, [r7, #0]
 8003578:	429a      	cmp	r2, r3
 800357a:	d302      	bcc.n	8003582 <HAL_ADC_PollForConversion+0xf4>
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d112      	bne.n	80035a8 <HAL_ADC_PollForConversion+0x11a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	4013      	ands	r3, r2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d10b      	bne.n	80035a8 <HAL_ADC_PollForConversion+0x11a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003594:	f043 0204 	orr.w	r2, r3, #4
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e08d      	b.n	80036c4 <HAL_ADC_PollForConversion+0x236>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	4013      	ands	r3, r2
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d0d6      	beq.n	8003564 <HAL_ADC_PollForConversion+0xd6>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ba:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff fb19 	bl	8002bfe <LL_ADC_REG_IsTriggerSourceSWStart>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d01c      	beq.n	800360c <HAL_ADC_PollForConversion+0x17e>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	7f5b      	ldrb	r3, [r3, #29]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d118      	bne.n	800360c <HAL_ADC_PollForConversion+0x17e>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0308 	and.w	r3, r3, #8
 80035e4:	2b08      	cmp	r3, #8
 80035e6:	d111      	bne.n	800360c <HAL_ADC_PollForConversion+0x17e>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d105      	bne.n	800360c <HAL_ADC_PollForConversion+0x17e>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003604:	f043 0201 	orr.w	r2, r3, #1
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681a      	ldr	r2, [r3, #0]
 8003610:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003614:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003618:	429a      	cmp	r2, r3
 800361a:	d00f      	beq.n	800363c <HAL_ADC_PollForConversion+0x1ae>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8003624:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003628:	429a      	cmp	r2, r3
 800362a:	d002      	beq.n	8003632 <HAL_ADC_PollForConversion+0x1a4>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	e006      	b.n	8003640 <HAL_ADC_PollForConversion+0x1b2>
 8003632:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003636:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 800363a:	e001      	b.n	8003640 <HAL_ADC_PollForConversion+0x1b2>
 800363c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	6812      	ldr	r2, [r2, #0]
 8003644:	4293      	cmp	r3, r2
 8003646:	d008      	beq.n	800365a <HAL_ADC_PollForConversion+0x1cc>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d005      	beq.n	800365a <HAL_ADC_PollForConversion+0x1cc>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	2b05      	cmp	r3, #5
 8003652:	d002      	beq.n	800365a <HAL_ADC_PollForConversion+0x1cc>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	2b09      	cmp	r3, #9
 8003658:	d104      	bne.n	8003664 <HAL_ADC_PollForConversion+0x1d6>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	68db      	ldr	r3, [r3, #12]
 8003660:	61bb      	str	r3, [r7, #24]
 8003662:	e01d      	b.n	80036a0 <HAL_ADC_PollForConversion+0x212>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800366c:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003670:	429a      	cmp	r2, r3
 8003672:	d00f      	beq.n	8003694 <HAL_ADC_PollForConversion+0x206>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800367c:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003680:	429a      	cmp	r2, r3
 8003682:	d002      	beq.n	800368a <HAL_ADC_PollForConversion+0x1fc>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	e006      	b.n	8003698 <HAL_ADC_PollForConversion+0x20a>
 800368a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800368e:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003692:	e001      	b.n	8003698 <HAL_ADC_PollForConversion+0x20a>
 8003694:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003698:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	68db      	ldr	r3, [r3, #12]
 800369e:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	2b08      	cmp	r3, #8
 80036a4:	d104      	bne.n	80036b0 <HAL_ADC_PollForConversion+0x222>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	2208      	movs	r2, #8
 80036ac:	601a      	str	r2, [r3, #0]
 80036ae:	e008      	b.n	80036c2 <HAL_ADC_PollForConversion+0x234>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d103      	bne.n	80036c2 <HAL_ADC_PollForConversion+0x234>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	220c      	movs	r2, #12
 80036c0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80036c2:	2300      	movs	r3, #0
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3720      	adds	r7, #32
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80036da:	4618      	mov	r0, r3
 80036dc:	370c      	adds	r7, #12
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr

080036e6 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80036e6:	b580      	push	{r7, lr}
 80036e8:	b0b6      	sub	sp, #216	@ 0xd8
 80036ea:	af00      	add	r7, sp, #0
 80036ec:	6078      	str	r0, [r7, #4]
 80036ee:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036f0:	2300      	movs	r3, #0
 80036f2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80036f6:	2300      	movs	r3, #0
 80036f8:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003700:	2b01      	cmp	r3, #1
 8003702:	d102      	bne.n	800370a <HAL_ADC_ConfigChannel+0x24>
 8003704:	2302      	movs	r3, #2
 8003706:	f000 bc4c 	b.w	8003fa2 <HAL_ADC_ConfigChannel+0x8bc>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2201      	movs	r2, #1
 800370e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4618      	mov	r0, r3
 8003718:	f7ff fbcc 	bl	8002eb4 <LL_ADC_REG_IsConversionOngoing>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	f040 842c 	bne.w	8003f7c <HAL_ADC_ConfigChannel+0x896>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6818      	ldr	r0, [r3, #0]
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	6859      	ldr	r1, [r3, #4]
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	461a      	mov	r2, r3
 8003732:	f7ff fa77 	bl	8002c24 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4618      	mov	r0, r3
 800373c:	f7ff fbba 	bl	8002eb4 <LL_ADC_REG_IsConversionOngoing>
 8003740:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4618      	mov	r0, r3
 800374a:	f7ff fbc6 	bl	8002eda <LL_ADC_INJ_IsConversionOngoing>
 800374e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003752:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003756:	2b00      	cmp	r3, #0
 8003758:	f040 81d9 	bne.w	8003b0e <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800375c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003760:	2b00      	cmp	r3, #0
 8003762:	f040 81d4 	bne.w	8003b0e <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800376e:	d10f      	bne.n	8003790 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6818      	ldr	r0, [r3, #0]
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2200      	movs	r2, #0
 800377a:	4619      	mov	r1, r3
 800377c:	f7ff fa7e 	bl	8002c7c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003788:	4618      	mov	r0, r3
 800378a:	f7ff fa25 	bl	8002bd8 <LL_ADC_SetSamplingTimeCommonConfig>
 800378e:	e00e      	b.n	80037ae <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6818      	ldr	r0, [r3, #0]
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	6819      	ldr	r1, [r3, #0]
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	461a      	mov	r2, r3
 800379e:	f7ff fa6d 	bl	8002c7c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2100      	movs	r1, #0
 80037a8:	4618      	mov	r0, r3
 80037aa:	f7ff fa15 	bl	8002bd8 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	695a      	ldr	r2, [r3, #20]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	08db      	lsrs	r3, r3, #3
 80037ba:	f003 0303 	and.w	r3, r3, #3
 80037be:	005b      	lsls	r3, r3, #1
 80037c0:	fa02 f303 	lsl.w	r3, r2, r3
 80037c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	691b      	ldr	r3, [r3, #16]
 80037cc:	2b04      	cmp	r3, #4
 80037ce:	d022      	beq.n	8003816 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6818      	ldr	r0, [r3, #0]
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	6919      	ldr	r1, [r3, #16]
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80037e0:	f7ff f96e 	bl	8002ac0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6818      	ldr	r0, [r3, #0]
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	6919      	ldr	r1, [r3, #16]
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	699b      	ldr	r3, [r3, #24]
 80037f0:	461a      	mov	r2, r3
 80037f2:	f7ff f9bb 	bl	8002b6c <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6818      	ldr	r0, [r3, #0]
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003802:	2b01      	cmp	r3, #1
 8003804:	d102      	bne.n	800380c <HAL_ADC_ConfigChannel+0x126>
 8003806:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800380a:	e000      	b.n	800380e <HAL_ADC_ConfigChannel+0x128>
 800380c:	2300      	movs	r3, #0
 800380e:	461a      	mov	r2, r3
 8003810:	f7ff f9c7 	bl	8002ba2 <LL_ADC_SetOffsetSaturation>
 8003814:	e17b      	b.n	8003b0e <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2100      	movs	r1, #0
 800381c:	4618      	mov	r0, r3
 800381e:	f7ff f974 	bl	8002b0a <LL_ADC_GetOffsetChannel>
 8003822:	4603      	mov	r3, r0
 8003824:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003828:	2b00      	cmp	r3, #0
 800382a:	d10a      	bne.n	8003842 <HAL_ADC_ConfigChannel+0x15c>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2100      	movs	r1, #0
 8003832:	4618      	mov	r0, r3
 8003834:	f7ff f969 	bl	8002b0a <LL_ADC_GetOffsetChannel>
 8003838:	4603      	mov	r3, r0
 800383a:	0e9b      	lsrs	r3, r3, #26
 800383c:	f003 021f 	and.w	r2, r3, #31
 8003840:	e01e      	b.n	8003880 <HAL_ADC_ConfigChannel+0x19a>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2100      	movs	r1, #0
 8003848:	4618      	mov	r0, r3
 800384a:	f7ff f95e 	bl	8002b0a <LL_ADC_GetOffsetChannel>
 800384e:	4603      	mov	r3, r0
 8003850:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003854:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003858:	fa93 f3a3 	rbit	r3, r3
 800385c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003860:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003864:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003868:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800386c:	2b00      	cmp	r3, #0
 800386e:	d101      	bne.n	8003874 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003870:	2320      	movs	r3, #32
 8003872:	e004      	b.n	800387e <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8003874:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003878:	fab3 f383 	clz	r3, r3
 800387c:	b2db      	uxtb	r3, r3
 800387e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003888:	2b00      	cmp	r3, #0
 800388a:	d105      	bne.n	8003898 <HAL_ADC_ConfigChannel+0x1b2>
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	0e9b      	lsrs	r3, r3, #26
 8003892:	f003 031f 	and.w	r3, r3, #31
 8003896:	e018      	b.n	80038ca <HAL_ADC_ConfigChannel+0x1e4>
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80038a4:	fa93 f3a3 	rbit	r3, r3
 80038a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80038ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80038b4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d101      	bne.n	80038c0 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80038bc:	2320      	movs	r3, #32
 80038be:	e004      	b.n	80038ca <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80038c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80038c4:	fab3 f383 	clz	r3, r3
 80038c8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d106      	bne.n	80038dc <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	2200      	movs	r2, #0
 80038d4:	2100      	movs	r1, #0
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff f92d 	bl	8002b36 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2101      	movs	r1, #1
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7ff f911 	bl	8002b0a <LL_ADC_GetOffsetChannel>
 80038e8:	4603      	mov	r3, r0
 80038ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10a      	bne.n	8003908 <HAL_ADC_ConfigChannel+0x222>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2101      	movs	r1, #1
 80038f8:	4618      	mov	r0, r3
 80038fa:	f7ff f906 	bl	8002b0a <LL_ADC_GetOffsetChannel>
 80038fe:	4603      	mov	r3, r0
 8003900:	0e9b      	lsrs	r3, r3, #26
 8003902:	f003 021f 	and.w	r2, r3, #31
 8003906:	e01e      	b.n	8003946 <HAL_ADC_ConfigChannel+0x260>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	2101      	movs	r1, #1
 800390e:	4618      	mov	r0, r3
 8003910:	f7ff f8fb 	bl	8002b0a <LL_ADC_GetOffsetChannel>
 8003914:	4603      	mov	r3, r0
 8003916:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800391a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800391e:	fa93 f3a3 	rbit	r3, r3
 8003922:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003926:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800392a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800392e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003932:	2b00      	cmp	r3, #0
 8003934:	d101      	bne.n	800393a <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8003936:	2320      	movs	r3, #32
 8003938:	e004      	b.n	8003944 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800393a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800393e:	fab3 f383 	clz	r3, r3
 8003942:	b2db      	uxtb	r3, r3
 8003944:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800394e:	2b00      	cmp	r3, #0
 8003950:	d105      	bne.n	800395e <HAL_ADC_ConfigChannel+0x278>
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	0e9b      	lsrs	r3, r3, #26
 8003958:	f003 031f 	and.w	r3, r3, #31
 800395c:	e018      	b.n	8003990 <HAL_ADC_ConfigChannel+0x2aa>
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003966:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800396a:	fa93 f3a3 	rbit	r3, r3
 800396e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003972:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003976:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800397a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800397e:	2b00      	cmp	r3, #0
 8003980:	d101      	bne.n	8003986 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003982:	2320      	movs	r3, #32
 8003984:	e004      	b.n	8003990 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003986:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800398a:	fab3 f383 	clz	r3, r3
 800398e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003990:	429a      	cmp	r2, r3
 8003992:	d106      	bne.n	80039a2 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	2200      	movs	r2, #0
 800399a:	2101      	movs	r1, #1
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff f8ca 	bl	8002b36 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	2102      	movs	r1, #2
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7ff f8ae 	bl	8002b0a <LL_ADC_GetOffsetChannel>
 80039ae:	4603      	mov	r3, r0
 80039b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d10a      	bne.n	80039ce <HAL_ADC_ConfigChannel+0x2e8>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2102      	movs	r1, #2
 80039be:	4618      	mov	r0, r3
 80039c0:	f7ff f8a3 	bl	8002b0a <LL_ADC_GetOffsetChannel>
 80039c4:	4603      	mov	r3, r0
 80039c6:	0e9b      	lsrs	r3, r3, #26
 80039c8:	f003 021f 	and.w	r2, r3, #31
 80039cc:	e01e      	b.n	8003a0c <HAL_ADC_ConfigChannel+0x326>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	2102      	movs	r1, #2
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7ff f898 	bl	8002b0a <LL_ADC_GetOffsetChannel>
 80039da:	4603      	mov	r3, r0
 80039dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039e4:	fa93 f3a3 	rbit	r3, r3
 80039e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80039ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80039f0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80039f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d101      	bne.n	8003a00 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 80039fc:	2320      	movs	r3, #32
 80039fe:	e004      	b.n	8003a0a <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003a00:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003a04:	fab3 f383 	clz	r3, r3
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d105      	bne.n	8003a24 <HAL_ADC_ConfigChannel+0x33e>
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	0e9b      	lsrs	r3, r3, #26
 8003a1e:	f003 031f 	and.w	r3, r3, #31
 8003a22:	e016      	b.n	8003a52 <HAL_ADC_ConfigChannel+0x36c>
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a2c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003a30:	fa93 f3a3 	rbit	r3, r3
 8003a34:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003a36:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003a38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003a3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d101      	bne.n	8003a48 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003a44:	2320      	movs	r3, #32
 8003a46:	e004      	b.n	8003a52 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003a48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003a4c:	fab3 f383 	clz	r3, r3
 8003a50:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d106      	bne.n	8003a64 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	2102      	movs	r1, #2
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7ff f869 	bl	8002b36 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	2103      	movs	r1, #3
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7ff f84d 	bl	8002b0a <LL_ADC_GetOffsetChannel>
 8003a70:	4603      	mov	r3, r0
 8003a72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d10a      	bne.n	8003a90 <HAL_ADC_ConfigChannel+0x3aa>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	2103      	movs	r1, #3
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7ff f842 	bl	8002b0a <LL_ADC_GetOffsetChannel>
 8003a86:	4603      	mov	r3, r0
 8003a88:	0e9b      	lsrs	r3, r3, #26
 8003a8a:	f003 021f 	and.w	r2, r3, #31
 8003a8e:	e017      	b.n	8003ac0 <HAL_ADC_ConfigChannel+0x3da>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2103      	movs	r1, #3
 8003a96:	4618      	mov	r0, r3
 8003a98:	f7ff f837 	bl	8002b0a <LL_ADC_GetOffsetChannel>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aa0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003aa2:	fa93 f3a3 	rbit	r3, r3
 8003aa6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003aa8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003aaa:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003aac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d101      	bne.n	8003ab6 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003ab2:	2320      	movs	r3, #32
 8003ab4:	e003      	b.n	8003abe <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003ab6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003ab8:	fab3 f383 	clz	r3, r3
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d105      	bne.n	8003ad8 <HAL_ADC_ConfigChannel+0x3f2>
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	0e9b      	lsrs	r3, r3, #26
 8003ad2:	f003 031f 	and.w	r3, r3, #31
 8003ad6:	e011      	b.n	8003afc <HAL_ADC_ConfigChannel+0x416>
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ade:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003ae0:	fa93 f3a3 	rbit	r3, r3
 8003ae4:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003ae6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003ae8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003aea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d101      	bne.n	8003af4 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003af0:	2320      	movs	r3, #32
 8003af2:	e003      	b.n	8003afc <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003af4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003af6:	fab3 f383 	clz	r3, r3
 8003afa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d106      	bne.n	8003b0e <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2200      	movs	r2, #0
 8003b06:	2103      	movs	r1, #3
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f7ff f814 	bl	8002b36 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4618      	mov	r0, r3
 8003b14:	f7ff f994 	bl	8002e40 <LL_ADC_IsEnabled>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	f040 813f 	bne.w	8003d9e <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6818      	ldr	r0, [r3, #0]
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	6819      	ldr	r1, [r3, #0]
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	f7ff f8d0 	bl	8002cd2 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	68da      	ldr	r2, [r3, #12]
 8003b36:	2300      	movs	r3, #0
 8003b38:	f2c4 037f 	movt	r3, #16511	@ 0x407f
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	f040 812e 	bne.w	8003d9e <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d10b      	bne.n	8003b6a <HAL_ADC_ConfigChannel+0x484>
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	0e9b      	lsrs	r3, r3, #26
 8003b58:	3301      	adds	r3, #1
 8003b5a:	f003 031f 	and.w	r3, r3, #31
 8003b5e:	2b09      	cmp	r3, #9
 8003b60:	bf94      	ite	ls
 8003b62:	2301      	movls	r3, #1
 8003b64:	2300      	movhi	r3, #0
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	e019      	b.n	8003b9e <HAL_ADC_ConfigChannel+0x4b8>
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003b72:	fa93 f3a3 	rbit	r3, r3
 8003b76:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003b78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b7a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003b7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d101      	bne.n	8003b86 <HAL_ADC_ConfigChannel+0x4a0>
    return 32U;
 8003b82:	2320      	movs	r3, #32
 8003b84:	e003      	b.n	8003b8e <HAL_ADC_ConfigChannel+0x4a8>
  return __builtin_clz(value);
 8003b86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b88:	fab3 f383 	clz	r3, r3
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	3301      	adds	r3, #1
 8003b90:	f003 031f 	and.w	r3, r3, #31
 8003b94:	2b09      	cmp	r3, #9
 8003b96:	bf94      	ite	ls
 8003b98:	2301      	movls	r3, #1
 8003b9a:	2300      	movhi	r3, #0
 8003b9c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d079      	beq.n	8003c96 <HAL_ADC_ConfigChannel+0x5b0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d107      	bne.n	8003bbe <HAL_ADC_ConfigChannel+0x4d8>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	0e9b      	lsrs	r3, r3, #26
 8003bb4:	3301      	adds	r3, #1
 8003bb6:	069b      	lsls	r3, r3, #26
 8003bb8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003bbc:	e015      	b.n	8003bea <HAL_ADC_ConfigChannel+0x504>
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003bc6:	fa93 f3a3 	rbit	r3, r3
 8003bca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003bcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003bce:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003bd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <HAL_ADC_ConfigChannel+0x4f4>
    return 32U;
 8003bd6:	2320      	movs	r3, #32
 8003bd8:	e003      	b.n	8003be2 <HAL_ADC_ConfigChannel+0x4fc>
  return __builtin_clz(value);
 8003bda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003bdc:	fab3 f383 	clz	r3, r3
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	3301      	adds	r3, #1
 8003be4:	069b      	lsls	r3, r3, #26
 8003be6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d109      	bne.n	8003c0a <HAL_ADC_ConfigChannel+0x524>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	0e9b      	lsrs	r3, r3, #26
 8003bfc:	3301      	adds	r3, #1
 8003bfe:	f003 031f 	and.w	r3, r3, #31
 8003c02:	2101      	movs	r1, #1
 8003c04:	fa01 f303 	lsl.w	r3, r1, r3
 8003c08:	e017      	b.n	8003c3a <HAL_ADC_ConfigChannel+0x554>
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c12:	fa93 f3a3 	rbit	r3, r3
 8003c16:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003c18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c1a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003c1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d101      	bne.n	8003c26 <HAL_ADC_ConfigChannel+0x540>
    return 32U;
 8003c22:	2320      	movs	r3, #32
 8003c24:	e003      	b.n	8003c2e <HAL_ADC_ConfigChannel+0x548>
  return __builtin_clz(value);
 8003c26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c28:	fab3 f383 	clz	r3, r3
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	3301      	adds	r3, #1
 8003c30:	f003 031f 	and.w	r3, r3, #31
 8003c34:	2101      	movs	r1, #1
 8003c36:	fa01 f303 	lsl.w	r3, r1, r3
 8003c3a:	ea42 0103 	orr.w	r1, r2, r3
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10a      	bne.n	8003c60 <HAL_ADC_ConfigChannel+0x57a>
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	0e9b      	lsrs	r3, r3, #26
 8003c50:	3301      	adds	r3, #1
 8003c52:	f003 021f 	and.w	r2, r3, #31
 8003c56:	4613      	mov	r3, r2
 8003c58:	005b      	lsls	r3, r3, #1
 8003c5a:	4413      	add	r3, r2
 8003c5c:	051b      	lsls	r3, r3, #20
 8003c5e:	e018      	b.n	8003c92 <HAL_ADC_ConfigChannel+0x5ac>
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c68:	fa93 f3a3 	rbit	r3, r3
 8003c6c:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003c6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003c72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d101      	bne.n	8003c7c <HAL_ADC_ConfigChannel+0x596>
    return 32U;
 8003c78:	2320      	movs	r3, #32
 8003c7a:	e003      	b.n	8003c84 <HAL_ADC_ConfigChannel+0x59e>
  return __builtin_clz(value);
 8003c7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c7e:	fab3 f383 	clz	r3, r3
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	3301      	adds	r3, #1
 8003c86:	f003 021f 	and.w	r2, r3, #31
 8003c8a:	4613      	mov	r3, r2
 8003c8c:	005b      	lsls	r3, r3, #1
 8003c8e:	4413      	add	r3, r2
 8003c90:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c92:	430b      	orrs	r3, r1
 8003c94:	e07e      	b.n	8003d94 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d107      	bne.n	8003cb2 <HAL_ADC_ConfigChannel+0x5cc>
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	0e9b      	lsrs	r3, r3, #26
 8003ca8:	3301      	adds	r3, #1
 8003caa:	069b      	lsls	r3, r3, #26
 8003cac:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003cb0:	e015      	b.n	8003cde <HAL_ADC_ConfigChannel+0x5f8>
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cba:	fa93 f3a3 	rbit	r3, r3
 8003cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cc2:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d101      	bne.n	8003cce <HAL_ADC_ConfigChannel+0x5e8>
    return 32U;
 8003cca:	2320      	movs	r3, #32
 8003ccc:	e003      	b.n	8003cd6 <HAL_ADC_ConfigChannel+0x5f0>
  return __builtin_clz(value);
 8003cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cd0:	fab3 f383 	clz	r3, r3
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	069b      	lsls	r3, r3, #26
 8003cda:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d109      	bne.n	8003cfe <HAL_ADC_ConfigChannel+0x618>
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	0e9b      	lsrs	r3, r3, #26
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	f003 031f 	and.w	r3, r3, #31
 8003cf6:	2101      	movs	r1, #1
 8003cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8003cfc:	e017      	b.n	8003d2e <HAL_ADC_ConfigChannel+0x648>
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d04:	6a3b      	ldr	r3, [r7, #32]
 8003d06:	fa93 f3a3 	rbit	r3, r3
 8003d0a:	61fb      	str	r3, [r7, #28]
  return result;
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d101      	bne.n	8003d1a <HAL_ADC_ConfigChannel+0x634>
    return 32U;
 8003d16:	2320      	movs	r3, #32
 8003d18:	e003      	b.n	8003d22 <HAL_ADC_ConfigChannel+0x63c>
  return __builtin_clz(value);
 8003d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1c:	fab3 f383 	clz	r3, r3
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	3301      	adds	r3, #1
 8003d24:	f003 031f 	and.w	r3, r3, #31
 8003d28:	2101      	movs	r1, #1
 8003d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d2e:	ea42 0103 	orr.w	r1, r2, r3
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10d      	bne.n	8003d5a <HAL_ADC_ConfigChannel+0x674>
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	0e9b      	lsrs	r3, r3, #26
 8003d44:	3301      	adds	r3, #1
 8003d46:	f003 021f 	and.w	r2, r3, #31
 8003d4a:	4613      	mov	r3, r2
 8003d4c:	005b      	lsls	r3, r3, #1
 8003d4e:	4413      	add	r3, r2
 8003d50:	3b1e      	subs	r3, #30
 8003d52:	051b      	lsls	r3, r3, #20
 8003d54:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003d58:	e01b      	b.n	8003d92 <HAL_ADC_ConfigChannel+0x6ac>
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	fa93 f3a3 	rbit	r3, r3
 8003d66:	613b      	str	r3, [r7, #16]
  return result;
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003d6c:	69bb      	ldr	r3, [r7, #24]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d101      	bne.n	8003d76 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003d72:	2320      	movs	r3, #32
 8003d74:	e003      	b.n	8003d7e <HAL_ADC_ConfigChannel+0x698>
  return __builtin_clz(value);
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	fab3 f383 	clz	r3, r3
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	3301      	adds	r3, #1
 8003d80:	f003 021f 	and.w	r2, r3, #31
 8003d84:	4613      	mov	r3, r2
 8003d86:	005b      	lsls	r3, r3, #1
 8003d88:	4413      	add	r3, r2
 8003d8a:	3b1e      	subs	r3, #30
 8003d8c:	051b      	lsls	r3, r3, #20
 8003d8e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d92:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003d94:	683a      	ldr	r2, [r7, #0]
 8003d96:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d98:	4619      	mov	r1, r3
 8003d9a:	f7fe ff6f 	bl	8002c7c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	2300      	movs	r3, #0
 8003da4:	f2c8 0308 	movt	r3, #32776	@ 0x8008
 8003da8:	4013      	ands	r3, r2
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	f000 80f3 	beq.w	8003f96 <HAL_ADC_ConfigChannel+0x8b0>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003db8:	d007      	beq.n	8003dca <HAL_ADC_ConfigChannel+0x6e4>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003dc2:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d104      	bne.n	8003dd4 <HAL_ADC_ConfigChannel+0x6ee>
 8003dca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003dce:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003dd2:	e003      	b.n	8003ddc <HAL_ADC_ConfigChannel+0x6f6>
 8003dd4:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8003dd8:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f7fe fe61 	bl	8002aa4 <LL_ADC_GetCommonPathInternalCh>
 8003de2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	2300      	movs	r3, #0
 8003dec:	f2cc 3321 	movt	r3, #49953	@ 0xc321
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d006      	beq.n	8003e02 <HAL_ADC_ConfigChannel+0x71c>
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	2310      	movs	r3, #16
 8003dfa:	f2c9 03c0 	movt	r3, #37056	@ 0x90c0
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d14c      	bne.n	8003e9c <HAL_ADC_ConfigChannel+0x7b6>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003e02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003e06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d146      	bne.n	8003e9c <HAL_ADC_ConfigChannel+0x7b6>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e16:	d008      	beq.n	8003e2a <HAL_ADC_ConfigChannel+0x744>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003e20:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003e24:	429a      	cmp	r2, r3
 8003e26:	f040 80b3 	bne.w	8003f90 <HAL_ADC_ConfigChannel+0x8aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e32:	d007      	beq.n	8003e44 <HAL_ADC_ConfigChannel+0x75e>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003e3c:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d104      	bne.n	8003e4e <HAL_ADC_ConfigChannel+0x768>
 8003e44:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003e48:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003e4c:	e003      	b.n	8003e56 <HAL_ADC_ConfigChannel+0x770>
 8003e4e:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8003e52:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003e56:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003e5a:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003e5e:	4611      	mov	r1, r2
 8003e60:	4618      	mov	r0, r3
 8003e62:	f7fe fe0c 	bl	8002a7e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e66:	f240 0300 	movw	r3, #0
 8003e6a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	099a      	lsrs	r2, r3, #6
 8003e72:	f642 5363 	movw	r3, #11619	@ 0x2d63
 8003e76:	f2c0 533e 	movt	r3, #1342	@ 0x53e
 8003e7a:	fba3 2302 	umull	r2, r3, r3, r2
 8003e7e:	099b      	lsrs	r3, r3, #6
 8003e80:	1c5a      	adds	r2, r3, #1
 8003e82:	4613      	mov	r3, r2
 8003e84:	005b      	lsls	r3, r3, #1
 8003e86:	4413      	add	r3, r2
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003e8c:	e002      	b.n	8003e94 <HAL_ADC_ConfigChannel+0x7ae>
          {
            wait_loop_index--;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	3b01      	subs	r3, #1
 8003e92:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d1f9      	bne.n	8003e8e <HAL_ADC_ConfigChannel+0x7a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003e9a:	e079      	b.n	8003f90 <HAL_ADC_ConfigChannel+0x8aa>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	f2cc 7352 	movt	r3, #51026	@ 0xc752
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d134      	bne.n	8003f14 <HAL_ADC_ConfigChannel+0x82e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003eaa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003eae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d12e      	bne.n	8003f14 <HAL_ADC_ConfigChannel+0x82e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ebe:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d107      	bne.n	8003ed6 <HAL_ADC_ConfigChannel+0x7f0>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8003ece:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d05e      	beq.n	8003f94 <HAL_ADC_ConfigChannel+0x8ae>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ede:	d007      	beq.n	8003ef0 <HAL_ADC_ConfigChannel+0x80a>
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ee8:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d104      	bne.n	8003efa <HAL_ADC_ConfigChannel+0x814>
 8003ef0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003ef4:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003ef8:	e003      	b.n	8003f02 <HAL_ADC_ConfigChannel+0x81c>
 8003efa:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8003efe:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003f02:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003f06:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003f0a:	4611      	mov	r1, r2
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f7fe fdb6 	bl	8002a7e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f12:	e03f      	b.n	8003f94 <HAL_ADC_ConfigChannel+0x8ae>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	2300      	movs	r3, #0
 8003f1a:	f6cc 3384 	movt	r3, #52100	@ 0xcb84
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d139      	bne.n	8003f96 <HAL_ADC_ConfigChannel+0x8b0>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003f22:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003f26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d133      	bne.n	8003f96 <HAL_ADC_ConfigChannel+0x8b0>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f36:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003f3a:	429a      	cmp	r2, r3
 8003f3c:	d02b      	beq.n	8003f96 <HAL_ADC_ConfigChannel+0x8b0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f46:	d007      	beq.n	8003f58 <HAL_ADC_ConfigChannel+0x872>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003f50:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d104      	bne.n	8003f62 <HAL_ADC_ConfigChannel+0x87c>
 8003f58:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003f5c:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003f60:	e003      	b.n	8003f6a <HAL_ADC_ConfigChannel+0x884>
 8003f62:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8003f66:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8003f6a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003f6e:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8003f72:	4611      	mov	r1, r2
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7fe fd82 	bl	8002a7e <LL_ADC_SetCommonPathInternalCh>
 8003f7a:	e00c      	b.n	8003f96 <HAL_ADC_ConfigChannel+0x8b0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f80:	f043 0220 	orr.w	r2, r3, #32
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003f8e:	e002      	b.n	8003f96 <HAL_ADC_ConfigChannel+0x8b0>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f90:	bf00      	nop
 8003f92:	e000      	b.n	8003f96 <HAL_ADC_ConfigChannel+0x8b0>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f94:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003f9e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	37d8      	adds	r7, #216	@ 0xd8
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b084      	sub	sp, #16
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7fe ff40 	bl	8002e40 <LL_ADC_IsEnabled>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	f040 8088 	bne.w	80040d8 <ADC_Enable+0x12e>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	689a      	ldr	r2, [r3, #8]
 8003fce:	233f      	movs	r3, #63	@ 0x3f
 8003fd0:	f2c8 0300 	movt	r3, #32768	@ 0x8000
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d00d      	beq.n	8003ff6 <ADC_Enable+0x4c>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fde:	f043 0210 	orr.w	r2, r3, #16
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fea:	f043 0201 	orr.w	r2, r3, #1
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e071      	b.n	80040da <ADC_Enable+0x130>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f7fe fef8 	bl	8002df0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004008:	d007      	beq.n	800401a <ADC_Enable+0x70>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004012:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8004016:	429a      	cmp	r2, r3
 8004018:	d104      	bne.n	8004024 <ADC_Enable+0x7a>
 800401a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800401e:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8004022:	e003      	b.n	800402c <ADC_Enable+0x82>
 8004024:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8004028:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 800402c:	4618      	mov	r0, r3
 800402e:	f7fe fd39 	bl	8002aa4 <LL_ADC_GetCommonPathInternalCh>
 8004032:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004034:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8004038:	2b00      	cmp	r3, #0
 800403a:	d019      	beq.n	8004070 <ADC_Enable+0xc6>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800403c:	f240 0300 	movw	r3, #0
 8004040:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	099a      	lsrs	r2, r3, #6
 8004048:	f642 5363 	movw	r3, #11619	@ 0x2d63
 800404c:	f2c0 533e 	movt	r3, #1342	@ 0x53e
 8004050:	fba3 2302 	umull	r2, r3, r3, r2
 8004054:	099b      	lsrs	r3, r3, #6
 8004056:	1c5a      	adds	r2, r3, #1
 8004058:	4613      	mov	r3, r2
 800405a:	005b      	lsls	r3, r3, #1
 800405c:	4413      	add	r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004062:	e002      	b.n	800406a <ADC_Enable+0xc0>
      {
        wait_loop_index--;
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	3b01      	subs	r3, #1
 8004068:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d1f9      	bne.n	8004064 <ADC_Enable+0xba>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004070:	f7fe fc70 	bl	8002954 <HAL_GetTick>
 8004074:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004076:	e028      	b.n	80040ca <ADC_Enable+0x120>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4618      	mov	r0, r3
 800407e:	f7fe fedf 	bl	8002e40 <LL_ADC_IsEnabled>
 8004082:	4603      	mov	r3, r0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d104      	bne.n	8004092 <ADC_Enable+0xe8>
      {
        LL_ADC_Enable(hadc->Instance);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4618      	mov	r0, r3
 800408e:	f7fe feaf 	bl	8002df0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004092:	f7fe fc5f 	bl	8002954 <HAL_GetTick>
 8004096:	4602      	mov	r2, r0
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	2b02      	cmp	r3, #2
 800409e:	d914      	bls.n	80040ca <ADC_Enable+0x120>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0301 	and.w	r3, r3, #1
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d00d      	beq.n	80040ca <ADC_Enable+0x120>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040b2:	f043 0210 	orr.w	r2, r3, #16
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040be:	f043 0201 	orr.w	r2, r3, #1
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80040c6:	2301      	movs	r3, #1
 80040c8:	e007      	b.n	80040da <ADC_Enable+0x130>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0301 	and.w	r3, r3, #1
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	d1cf      	bne.n	8004078 <ADC_Enable+0xce>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3710      	adds	r7, #16
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}

080040e2 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80040e2:	b580      	push	{r7, lr}
 80040e4:	b084      	sub	sp, #16
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7fe feb9 	bl	8002e66 <LL_ADC_IsDisableOngoing>
 80040f4:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7fe fea0 	bl	8002e40 <LL_ADC_IsEnabled>
 8004100:	4603      	mov	r3, r0
 8004102:	2b00      	cmp	r3, #0
 8004104:	d047      	beq.n	8004196 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d144      	bne.n	8004196 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f003 030d 	and.w	r3, r3, #13
 8004116:	2b01      	cmp	r3, #1
 8004118:	d10c      	bne.n	8004134 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4618      	mov	r0, r3
 8004120:	f7fe fe7a 	bl	8002e18 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2203      	movs	r2, #3
 800412a:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800412c:	f7fe fc12 	bl	8002954 <HAL_GetTick>
 8004130:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004132:	e029      	b.n	8004188 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004138:	f043 0210 	orr.w	r2, r3, #16
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004144:	f043 0201 	orr.w	r2, r3, #1
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800414c:	2301      	movs	r3, #1
 800414e:	e023      	b.n	8004198 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004150:	f7fe fc00 	bl	8002954 <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	2b02      	cmp	r3, #2
 800415c:	d914      	bls.n	8004188 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f003 0301 	and.w	r3, r3, #1
 8004168:	2b00      	cmp	r3, #0
 800416a:	d00d      	beq.n	8004188 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004170:	f043 0210 	orr.w	r2, r3, #16
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800417c:	f043 0201 	orr.w	r2, r3, #1
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e007      	b.n	8004198 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1dc      	bne.n	8004150 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004196:	2300      	movs	r3, #0
}
 8004198:	4618      	mov	r0, r3
 800419a:	3710      	adds	r7, #16
 800419c:	46bd      	mov	sp, r7
 800419e:	bd80      	pop	{r7, pc}

080041a0 <LL_ADC_IsEnabled>:
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	f003 0301 	and.w	r3, r3, #1
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d101      	bne.n	80041b8 <LL_ADC_IsEnabled+0x18>
 80041b4:	2301      	movs	r3, #1
 80041b6:	e000      	b.n	80041ba <LL_ADC_IsEnabled+0x1a>
 80041b8:	2300      	movs	r3, #0
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	370c      	adds	r7, #12
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr

080041c6 <LL_ADC_StartCalibration>:
{
 80041c6:	b480      	push	{r7}
 80041c8:	b083      	sub	sp, #12
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	6078      	str	r0, [r7, #4]
 80041ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80041d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80041e2:	4313      	orrs	r3, r2
 80041e4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	609a      	str	r2, [r3, #8]
}
 80041ec:	bf00      	nop
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr

080041f8 <LL_ADC_IsCalibrationOnGoing>:
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004208:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800420c:	d101      	bne.n	8004212 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800420e:	2301      	movs	r3, #1
 8004210:	e000      	b.n	8004214 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004212:	2300      	movs	r3, #0
}
 8004214:	4618      	mov	r0, r3
 8004216:	370c      	adds	r7, #12
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <LL_ADC_REG_IsConversionOngoing>:
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	f003 0304 	and.w	r3, r3, #4
 8004230:	2b04      	cmp	r3, #4
 8004232:	d101      	bne.n	8004238 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004234:	2301      	movs	r3, #1
 8004236:	e000      	b.n	800423a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004238:	2300      	movs	r3, #0
}
 800423a:	4618      	mov	r0, r3
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr

08004246 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004246:	b580      	push	{r7, lr}
 8004248:	b084      	sub	sp, #16
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
 800424e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004250:	2300      	movs	r3, #0
 8004252:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800425a:	2b01      	cmp	r3, #1
 800425c:	d101      	bne.n	8004262 <HAL_ADCEx_Calibration_Start+0x1c>
 800425e:	2302      	movs	r3, #2
 8004260:	e050      	b.n	8004304 <HAL_ADCEx_Calibration_Start+0xbe>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f7ff ff39 	bl	80040e2 <ADC_Disable>
 8004270:	4603      	mov	r3, r0
 8004272:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004274:	7bfb      	ldrb	r3, [r7, #15]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d139      	bne.n	80042ee <HAL_ADCEx_Calibration_Start+0xa8>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800427e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004282:	f023 0302 	bic.w	r3, r3, #2
 8004286:	f043 0202 	orr.w	r2, r3, #2
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	6839      	ldr	r1, [r7, #0]
 8004294:	4618      	mov	r0, r3
 8004296:	f7ff ff96 	bl	80041c6 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800429a:	e017      	b.n	80042cc <HAL_ADCEx_Calibration_Start+0x86>
    {
      wait_loop_index++;
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	3301      	adds	r3, #1
 80042a0:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80042a2:	68ba      	ldr	r2, [r7, #8]
 80042a4:	f64d 6301 	movw	r3, #56833	@ 0xde01
 80042a8:	f2c0 0304 	movt	r3, #4
 80042ac:	429a      	cmp	r2, r3
 80042ae:	d90d      	bls.n	80042cc <HAL_ADCEx_Calibration_Start+0x86>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042b4:	f023 0312 	bic.w	r3, r3, #18
 80042b8:	f043 0210 	orr.w	r2, r3, #16
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	e01b      	b.n	8004304 <HAL_ADCEx_Calibration_Start+0xbe>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7ff ff91 	bl	80041f8 <LL_ADC_IsCalibrationOnGoing>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d1df      	bne.n	800429c <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042e0:	f023 0303 	bic.w	r3, r3, #3
 80042e4:	f043 0201 	orr.w	r2, r3, #1
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	65da      	str	r2, [r3, #92]	@ 0x5c
 80042ec:	e005      	b.n	80042fa <HAL_ADCEx_Calibration_Start+0xb4>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042f2:	f043 0210 	orr.w	r2, r3, #16
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004302:	7bfb      	ldrb	r3, [r7, #15]
}
 8004304:	4618      	mov	r0, r3
 8004306:	3710      	adds	r7, #16
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}

0800430c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800430c:	b590      	push	{r4, r7, lr}
 800430e:	b0a1      	sub	sp, #132	@ 0x84
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004316:	2300      	movs	r3, #0
 8004318:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004322:	2b01      	cmp	r3, #1
 8004324:	d101      	bne.n	800432a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004326:	2302      	movs	r3, #2
 8004328:	e117      	b.n	800455a <HAL_ADCEx_MultiModeConfigChannel+0x24e>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2201      	movs	r2, #1
 800432e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004332:	2300      	movs	r3, #0
 8004334:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004336:	2300      	movs	r3, #0
 8004338:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004342:	d105      	bne.n	8004350 <HAL_ADCEx_MultiModeConfigChannel+0x44>
 8004344:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004348:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 800434c:	60bb      	str	r3, [r7, #8]
 800434e:	e00f      	b.n	8004370 <HAL_ADCEx_MultiModeConfigChannel+0x64>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004358:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 800435c:	429a      	cmp	r2, r3
 800435e:	d105      	bne.n	800436c <HAL_ADCEx_MultiModeConfigChannel+0x60>
 8004360:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8004364:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 8004368:	60bb      	str	r3, [r7, #8]
 800436a:	e001      	b.n	8004370 <HAL_ADCEx_MultiModeConfigChannel+0x64>
 800436c:	2300      	movs	r3, #0
 800436e:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d10b      	bne.n	800438e <HAL_ADCEx_MultiModeConfigChannel+0x82>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800437a:	f043 0220 	orr.w	r2, r3, #32
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2200      	movs	r2, #0
 8004386:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e0e5      	b.n	800455a <HAL_ADCEx_MultiModeConfigChannel+0x24e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	4618      	mov	r0, r3
 8004392:	f7ff ff45 	bl	8004220 <LL_ADC_REG_IsConversionOngoing>
 8004396:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4618      	mov	r0, r3
 800439e:	f7ff ff3f 	bl	8004220 <LL_ADC_REG_IsConversionOngoing>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	f040 80c7 	bne.w	8004538 <HAL_ADCEx_MultiModeConfigChannel+0x22c>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80043aa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	f040 80c3 	bne.w	8004538 <HAL_ADCEx_MultiModeConfigChannel+0x22c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80043ba:	d007      	beq.n	80043cc <HAL_ADCEx_MultiModeConfigChannel+0xc0>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80043c4:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d104      	bne.n	80043d6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80043cc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80043d0:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80043d4:	e003      	b.n	80043de <HAL_ADCEx_MultiModeConfigChannel+0xd2>
 80043d6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80043da:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80043de:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d05a      	beq.n	800449e <HAL_ADCEx_MultiModeConfigChannel+0x192>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80043e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	6859      	ldr	r1, [r3, #4]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80043fa:	035b      	lsls	r3, r3, #13
 80043fc:	430b      	orrs	r3, r1
 80043fe:	431a      	orrs	r2, r3
 8004400:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004402:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800440c:	d007      	beq.n	800441e <HAL_ADCEx_MultiModeConfigChannel+0x112>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004416:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 800441a:	429a      	cmp	r2, r3
 800441c:	d112      	bne.n	8004444 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800441e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004422:	f7ff febd 	bl	80041a0 <LL_ADC_IsEnabled>
 8004426:	4604      	mov	r4, r0
 8004428:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800442c:	f2c5 0000 	movt	r0, #20480	@ 0x5000
 8004430:	f7ff feb6 	bl	80041a0 <LL_ADC_IsEnabled>
 8004434:	4603      	mov	r3, r0
 8004436:	4323      	orrs	r3, r4
 8004438:	2b00      	cmp	r3, #0
 800443a:	bf0c      	ite	eq
 800443c:	2301      	moveq	r3, #1
 800443e:	2300      	movne	r3, #0
 8004440:	b2db      	uxtb	r3, r3
 8004442:	e01b      	b.n	800447c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004444:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8004448:	f2c5 0000 	movt	r0, #20480	@ 0x5000
 800444c:	f7ff fea8 	bl	80041a0 <LL_ADC_IsEnabled>
 8004450:	4604      	mov	r4, r0
 8004452:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8004456:	f2c5 0000 	movt	r0, #20480	@ 0x5000
 800445a:	f7ff fea1 	bl	80041a0 <LL_ADC_IsEnabled>
 800445e:	4603      	mov	r3, r0
 8004460:	431c      	orrs	r4, r3
 8004462:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 8004466:	f2c5 0000 	movt	r0, #20480	@ 0x5000
 800446a:	f7ff fe99 	bl	80041a0 <LL_ADC_IsEnabled>
 800446e:	4603      	mov	r3, r0
 8004470:	4323      	orrs	r3, r4
 8004472:	2b00      	cmp	r3, #0
 8004474:	bf0c      	ite	eq
 8004476:	2301      	moveq	r3, #1
 8004478:	2300      	movne	r3, #0
 800447a:	b2db      	uxtb	r3, r3
 800447c:	2b00      	cmp	r3, #0
 800447e:	d065      	beq.n	800454c <HAL_ADCEx_MultiModeConfigChannel+0x240>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004480:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004488:	f023 030f 	bic.w	r3, r3, #15
 800448c:	683a      	ldr	r2, [r7, #0]
 800448e:	6811      	ldr	r1, [r2, #0]
 8004490:	683a      	ldr	r2, [r7, #0]
 8004492:	6892      	ldr	r2, [r2, #8]
 8004494:	430a      	orrs	r2, r1
 8004496:	431a      	orrs	r2, r3
 8004498:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800449a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800449c:	e056      	b.n	800454c <HAL_ADCEx_MultiModeConfigChannel+0x240>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800449e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044a0:	689b      	ldr	r3, [r3, #8]
 80044a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80044a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80044a8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80044b2:	d007      	beq.n	80044c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80044bc:	f2c5 0300 	movt	r3, #20480	@ 0x5000
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d112      	bne.n	80044ea <HAL_ADCEx_MultiModeConfigChannel+0x1de>
 80044c4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80044c8:	f7ff fe6a 	bl	80041a0 <LL_ADC_IsEnabled>
 80044cc:	4604      	mov	r4, r0
 80044ce:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80044d2:	f2c5 0000 	movt	r0, #20480	@ 0x5000
 80044d6:	f7ff fe63 	bl	80041a0 <LL_ADC_IsEnabled>
 80044da:	4603      	mov	r3, r0
 80044dc:	4323      	orrs	r3, r4
 80044de:	2b00      	cmp	r3, #0
 80044e0:	bf0c      	ite	eq
 80044e2:	2301      	moveq	r3, #1
 80044e4:	2300      	movne	r3, #0
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	e01b      	b.n	8004522 <HAL_ADCEx_MultiModeConfigChannel+0x216>
 80044ea:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80044ee:	f2c5 0000 	movt	r0, #20480	@ 0x5000
 80044f2:	f7ff fe55 	bl	80041a0 <LL_ADC_IsEnabled>
 80044f6:	4604      	mov	r4, r0
 80044f8:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80044fc:	f2c5 0000 	movt	r0, #20480	@ 0x5000
 8004500:	f7ff fe4e 	bl	80041a0 <LL_ADC_IsEnabled>
 8004504:	4603      	mov	r3, r0
 8004506:	431c      	orrs	r4, r3
 8004508:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 800450c:	f2c5 0000 	movt	r0, #20480	@ 0x5000
 8004510:	f7ff fe46 	bl	80041a0 <LL_ADC_IsEnabled>
 8004514:	4603      	mov	r3, r0
 8004516:	4323      	orrs	r3, r4
 8004518:	2b00      	cmp	r3, #0
 800451a:	bf0c      	ite	eq
 800451c:	2301      	moveq	r3, #1
 800451e:	2300      	movne	r3, #0
 8004520:	b2db      	uxtb	r3, r3
 8004522:	2b00      	cmp	r3, #0
 8004524:	d012      	beq.n	800454c <HAL_ADCEx_MultiModeConfigChannel+0x240>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004526:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800452e:	f023 030f 	bic.w	r3, r3, #15
 8004532:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004534:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004536:	e009      	b.n	800454c <HAL_ADCEx_MultiModeConfigChannel+0x240>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800453c:	f043 0220 	orr.w	r2, r3, #32
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800454a:	e000      	b.n	800454e <HAL_ADCEx_MultiModeConfigChannel+0x242>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800454c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004556:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800455a:	4618      	mov	r0, r3
 800455c:	3784      	adds	r7, #132	@ 0x84
 800455e:	46bd      	mov	sp, r7
 8004560:	bd90      	pop	{r4, r7, pc}

08004562 <__NVIC_SetPriorityGrouping>:
{
 8004562:	b480      	push	{r7}
 8004564:	b085      	sub	sp, #20
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	f003 0307 	and.w	r3, r3, #7
 8004570:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004572:	f44f 436d 	mov.w	r3, #60672	@ 0xed00
 8004576:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004584:	4013      	ands	r3, r2
 8004586:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004590:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004594:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800459a:	f44f 436d 	mov.w	r3, #60672	@ 0xed00
 800459e:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 80045a2:	68ba      	ldr	r2, [r7, #8]
 80045a4:	60da      	str	r2, [r3, #12]
}
 80045a6:	bf00      	nop
 80045a8:	3714      	adds	r7, #20
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr

080045b2 <__NVIC_GetPriorityGrouping>:
{
 80045b2:	b480      	push	{r7}
 80045b4:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80045b6:	f44f 436d 	mov.w	r3, #60672	@ 0xed00
 80045ba:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	0a1b      	lsrs	r3, r3, #8
 80045c2:	f003 0307 	and.w	r3, r3, #7
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <__NVIC_EnableIRQ>:
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	4603      	mov	r3, r0
 80045d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	db0e      	blt.n	8004600 <__NVIC_EnableIRQ+0x30>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045e2:	79fb      	ldrb	r3, [r7, #7]
 80045e4:	f003 011f 	and.w	r1, r3, #31
 80045e8:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 80045ec:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 80045f0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80045f4:	0952      	lsrs	r2, r2, #5
 80045f6:	2001      	movs	r0, #1
 80045f8:	fa00 f101 	lsl.w	r1, r0, r1
 80045fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8004600:	bf00      	nop
 8004602:	370c      	adds	r7, #12
 8004604:	46bd      	mov	sp, r7
 8004606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460a:	4770      	bx	lr

0800460c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800460c:	b480      	push	{r7}
 800460e:	b083      	sub	sp, #12
 8004610:	af00      	add	r7, sp, #0
 8004612:	4603      	mov	r3, r0
 8004614:	6039      	str	r1, [r7, #0]
 8004616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800461c:	2b00      	cmp	r3, #0
 800461e:	db0e      	blt.n	800463e <__NVIC_SetPriority+0x32>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	b2d9      	uxtb	r1, r3
 8004624:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8004628:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 800462c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8004630:	0109      	lsls	r1, r1, #4
 8004632:	b2c9      	uxtb	r1, r1
 8004634:	4413      	add	r3, r2
 8004636:	460a      	mov	r2, r1
 8004638:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800463c:	e00e      	b.n	800465c <__NVIC_SetPriority+0x50>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	b2d9      	uxtb	r1, r3
 8004642:	f44f 436d 	mov.w	r3, #60672	@ 0xed00
 8004646:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 800464a:	79fa      	ldrb	r2, [r7, #7]
 800464c:	f002 020f 	and.w	r2, r2, #15
 8004650:	3a04      	subs	r2, #4
 8004652:	0109      	lsls	r1, r1, #4
 8004654:	b2c9      	uxtb	r1, r1
 8004656:	4413      	add	r3, r2
 8004658:	460a      	mov	r2, r1
 800465a:	761a      	strb	r2, [r3, #24]
}
 800465c:	bf00      	nop
 800465e:	370c      	adds	r7, #12
 8004660:	46bd      	mov	sp, r7
 8004662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004666:	4770      	bx	lr

08004668 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004668:	b480      	push	{r7}
 800466a:	b089      	sub	sp, #36	@ 0x24
 800466c:	af00      	add	r7, sp, #0
 800466e:	60f8      	str	r0, [r7, #12]
 8004670:	60b9      	str	r1, [r7, #8]
 8004672:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f003 0307 	and.w	r3, r3, #7
 800467a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800467c:	69fb      	ldr	r3, [r7, #28]
 800467e:	f1c3 0307 	rsb	r3, r3, #7
 8004682:	2b04      	cmp	r3, #4
 8004684:	bf28      	it	cs
 8004686:	2304      	movcs	r3, #4
 8004688:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	3304      	adds	r3, #4
 800468e:	2b06      	cmp	r3, #6
 8004690:	d902      	bls.n	8004698 <NVIC_EncodePriority+0x30>
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	3b03      	subs	r3, #3
 8004696:	e000      	b.n	800469a <NVIC_EncodePriority+0x32>
 8004698:	2300      	movs	r3, #0
 800469a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800469c:	f04f 32ff 	mov.w	r2, #4294967295
 80046a0:	69bb      	ldr	r3, [r7, #24]
 80046a2:	fa02 f303 	lsl.w	r3, r2, r3
 80046a6:	43da      	mvns	r2, r3
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	401a      	ands	r2, r3
 80046ac:	697b      	ldr	r3, [r7, #20]
 80046ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046b0:	f04f 31ff 	mov.w	r1, #4294967295
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	fa01 f303 	lsl.w	r3, r1, r3
 80046ba:	43d9      	mvns	r1, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046c0:	4313      	orrs	r3, r2
         );
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3724      	adds	r7, #36	@ 0x24
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr

080046ce <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046ce:	b580      	push	{r7, lr}
 80046d0:	b082      	sub	sp, #8
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	3b01      	subs	r3, #1
 80046da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046de:	d301      	bcc.n	80046e4 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046e0:	2301      	movs	r3, #1
 80046e2:	e018      	b.n	8004716 <SysTick_Config+0x48>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046e4:	f24e 0310 	movw	r3, #57360	@ 0xe010
 80046e8:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	3a01      	subs	r2, #1
 80046f0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046f2:	210f      	movs	r1, #15
 80046f4:	f04f 30ff 	mov.w	r0, #4294967295
 80046f8:	f7ff ff88 	bl	800460c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046fc:	f24e 0310 	movw	r3, #57360	@ 0xe010
 8004700:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 8004704:	2200      	movs	r2, #0
 8004706:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004708:	f24e 0310 	movw	r3, #57360	@ 0xe010
 800470c:	f2ce 0300 	movt	r3, #57344	@ 0xe000
 8004710:	2207      	movs	r2, #7
 8004712:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3708      	adds	r7, #8
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}

0800471e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800471e:	b580      	push	{r7, lr}
 8004720:	b082      	sub	sp, #8
 8004722:	af00      	add	r7, sp, #0
 8004724:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f7ff ff1b 	bl	8004562 <__NVIC_SetPriorityGrouping>
}
 800472c:	bf00      	nop
 800472e:	3708      	adds	r7, #8
 8004730:	46bd      	mov	sp, r7
 8004732:	bd80      	pop	{r7, pc}

08004734 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b086      	sub	sp, #24
 8004738:	af00      	add	r7, sp, #0
 800473a:	4603      	mov	r3, r0
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	607a      	str	r2, [r7, #4]
 8004740:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004742:	f7ff ff36 	bl	80045b2 <__NVIC_GetPriorityGrouping>
 8004746:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004748:	687a      	ldr	r2, [r7, #4]
 800474a:	68b9      	ldr	r1, [r7, #8]
 800474c:	6978      	ldr	r0, [r7, #20]
 800474e:	f7ff ff8b 	bl	8004668 <NVIC_EncodePriority>
 8004752:	4602      	mov	r2, r0
 8004754:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004758:	4611      	mov	r1, r2
 800475a:	4618      	mov	r0, r3
 800475c:	f7ff ff56 	bl	800460c <__NVIC_SetPriority>
}
 8004760:	bf00      	nop
 8004762:	3718      	adds	r7, #24
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}

08004768 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	4603      	mov	r3, r0
 8004770:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004776:	4618      	mov	r0, r3
 8004778:	f7ff ff2a 	bl	80045d0 <__NVIC_EnableIRQ>
}
 800477c:	bf00      	nop
 800477e:	3708      	adds	r7, #8
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}

08004784 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b082      	sub	sp, #8
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f7ff ff9e 	bl	80046ce <SysTick_Config>
 8004792:	4603      	mov	r3, r0
}
 8004794:	4618      	mov	r0, r3
 8004796:	3708      	adds	r7, #8
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b082      	sub	sp, #8
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d101      	bne.n	80047ae <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e014      	b.n	80047d8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	791b      	ldrb	r3, [r3, #4]
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d105      	bne.n	80047c4 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2200      	movs	r2, #0
 80047bc:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f7fc fa85 	bl	8000cce <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2202      	movs	r2, #2
 80047c8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2201      	movs	r2, #1
 80047d4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80047d6:	2300      	movs	r3, #0
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3708      	adds	r7, #8
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}

080047e0 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b085      	sub	sp, #20
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d101      	bne.n	80047f4 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e05c      	b.n	80048ae <HAL_DAC_Start+0xce>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	795b      	ldrb	r3, [r3, #5]
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d101      	bne.n	8004800 <HAL_DAC_Start+0x20>
 80047fc:	2302      	movs	r3, #2
 80047fe:	e056      	b.n	80048ae <HAL_DAC_Start+0xce>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2202      	movs	r2, #2
 800480a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	6819      	ldr	r1, [r3, #0]
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	f003 0310 	and.w	r3, r3, #16
 8004818:	2201      	movs	r2, #1
 800481a:	409a      	lsls	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	430a      	orrs	r2, r1
 8004822:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004824:	f240 0300 	movw	r3, #0
 8004828:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	099a      	lsrs	r2, r3, #6
 8004830:	f642 5363 	movw	r3, #11619	@ 0x2d63
 8004834:	f2c0 533e 	movt	r3, #1342	@ 0x53e
 8004838:	fba3 2302 	umull	r2, r3, r3, r2
 800483c:	099b      	lsrs	r3, r3, #6
 800483e:	3301      	adds	r3, #1
 8004840:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8004842:	e002      	b.n	800484a <HAL_DAC_Start+0x6a>
  {
    wait_loop_index--;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	3b01      	subs	r3, #1
 8004848:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d1f9      	bne.n	8004844 <HAL_DAC_Start+0x64>
  }

  if (Channel == DAC_CHANNEL_1)
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d10f      	bne.n	8004876 <HAL_DAC_Start+0x96>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8004860:	2b02      	cmp	r3, #2
 8004862:	d11d      	bne.n	80048a0 <HAL_DAC_Start+0xc0>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f042 0201 	orr.w	r2, r2, #1
 8004872:	605a      	str	r2, [r3, #4]
 8004874:	e014      	b.n	80048a0 <HAL_DAC_Start+0xc0>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	f003 0310 	and.w	r3, r3, #16
 8004886:	2102      	movs	r1, #2
 8004888:	fa01 f303 	lsl.w	r3, r1, r3
 800488c:	429a      	cmp	r2, r3
 800488e:	d107      	bne.n	80048a0 <HAL_DAC_Start+0xc0>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	685a      	ldr	r2, [r3, #4]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f042 0202 	orr.w	r2, r2, #2
 800489e:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80048ac:	2300      	movs	r3, #0
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3714      	adds	r7, #20
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr

080048ba <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b087      	sub	sp, #28
 80048be:	af00      	add	r7, sp, #0
 80048c0:	60f8      	str	r0, [r7, #12]
 80048c2:	60b9      	str	r1, [r7, #8]
 80048c4:	607a      	str	r2, [r7, #4]
 80048c6:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80048c8:	2300      	movs	r3, #0
 80048ca:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d101      	bne.n	80048d6 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e018      	b.n	8004908 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80048e2:	68bb      	ldr	r3, [r7, #8]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d105      	bne.n	80048f4 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4413      	add	r3, r2
 80048ee:	3308      	adds	r3, #8
 80048f0:	617b      	str	r3, [r7, #20]
 80048f2:	e004      	b.n	80048fe <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80048f4:	697a      	ldr	r2, [r7, #20]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	4413      	add	r3, r2
 80048fa:	3314      	adds	r3, #20
 80048fc:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	461a      	mov	r2, r3
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	371c      	adds	r7, #28
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b08a      	sub	sp, #40	@ 0x28
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004920:	2300      	movs	r3, #0
 8004922:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d002      	beq.n	8004930 <HAL_DAC_ConfigChannel+0x1c>
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	2b00      	cmp	r3, #0
 800492e:	d101      	bne.n	8004934 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e1a7      	b.n	8004c84 <HAL_DAC_ConfigChannel+0x370>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8004934:	68bb      	ldr	r3, [r7, #8]
 8004936:	689b      	ldr	r3, [r3, #8]
 8004938:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	795b      	ldrb	r3, [r3, #5]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d101      	bne.n	8004946 <HAL_DAC_ConfigChannel+0x32>
 8004942:	2302      	movs	r3, #2
 8004944:	e19e      	b.n	8004c84 <HAL_DAC_ConfigChannel+0x370>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2201      	movs	r2, #1
 800494a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2202      	movs	r2, #2
 8004950:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	2b04      	cmp	r3, #4
 8004958:	d17a      	bne.n	8004a50 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800495a:	f7fd fffb 	bl	8002954 <HAL_GetTick>
 800495e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d13d      	bne.n	80049e2 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004966:	e018      	b.n	800499a <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004968:	f7fd fff4 	bl	8002954 <HAL_GetTick>
 800496c:	4602      	mov	r2, r0
 800496e:	69bb      	ldr	r3, [r7, #24]
 8004970:	1ad3      	subs	r3, r2, r3
 8004972:	2b01      	cmp	r3, #1
 8004974:	d911      	bls.n	800499a <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800497c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004980:	2b00      	cmp	r3, #0
 8004982:	d00a      	beq.n	800499a <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	f043 0208 	orr.w	r2, r3, #8
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2203      	movs	r2, #3
 8004994:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e174      	b.n	8004c84 <HAL_DAC_ConfigChannel+0x370>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d1df      	bne.n	8004968 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68ba      	ldr	r2, [r7, #8]
 80049ae:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80049b0:	641a      	str	r2, [r3, #64]	@ 0x40
 80049b2:	e020      	b.n	80049f6 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80049b4:	f7fd ffce 	bl	8002954 <HAL_GetTick>
 80049b8:	4602      	mov	r2, r0
 80049ba:	69bb      	ldr	r3, [r7, #24]
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d90f      	bls.n	80049e2 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	da0a      	bge.n	80049e2 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	691b      	ldr	r3, [r3, #16]
 80049d0:	f043 0208 	orr.w	r2, r3, #8
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2203      	movs	r2, #3
 80049dc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e150      	b.n	8004c84 <HAL_DAC_ConfigChannel+0x370>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	dbe3      	blt.n	80049b4 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68ba      	ldr	r2, [r7, #8]
 80049f2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80049f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f003 0310 	and.w	r3, r3, #16
 8004a02:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8004a06:	fa01 f303 	lsl.w	r3, r1, r3
 8004a0a:	43db      	mvns	r3, r3
 8004a0c:	ea02 0103 	and.w	r1, r2, r3
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f003 0310 	and.w	r3, r3, #16
 8004a1a:	409a      	lsls	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	430a      	orrs	r2, r1
 8004a22:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f003 0310 	and.w	r3, r3, #16
 8004a30:	21ff      	movs	r1, #255	@ 0xff
 8004a32:	fa01 f303 	lsl.w	r3, r1, r3
 8004a36:	43db      	mvns	r3, r3
 8004a38:	ea02 0103 	and.w	r1, r2, r3
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f003 0310 	and.w	r3, r3, #16
 8004a46:	409a      	lsls	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	430a      	orrs	r2, r1
 8004a4e:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	69db      	ldr	r3, [r3, #28]
 8004a54:	2b01      	cmp	r3, #1
 8004a56:	d11d      	bne.n	8004a94 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a5e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f003 0310 	and.w	r3, r3, #16
 8004a66:	221f      	movs	r2, #31
 8004a68:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6c:	43db      	mvns	r3, r3
 8004a6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a70:	4013      	ands	r3, r2
 8004a72:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	6a1b      	ldr	r3, [r3, #32]
 8004a78:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f003 0310 	and.w	r3, r3, #16
 8004a80:	697a      	ldr	r2, [r7, #20]
 8004a82:	fa02 f303 	lsl.w	r3, r2, r3
 8004a86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a92:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a9a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f003 0310 	and.w	r3, r3, #16
 8004aa2:	2207      	movs	r2, #7
 8004aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa8:	43db      	mvns	r3, r3
 8004aaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aac:	4013      	ands	r3, r2
 8004aae:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	699b      	ldr	r3, [r3, #24]
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d102      	bne.n	8004abe <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	623b      	str	r3, [r7, #32]
 8004abc:	e00f      	b.n	8004ade <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	2b02      	cmp	r3, #2
 8004ac4:	d102      	bne.n	8004acc <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	623b      	str	r3, [r7, #32]
 8004aca:	e008      	b.n	8004ade <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	695b      	ldr	r3, [r3, #20]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d102      	bne.n	8004ada <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	623b      	str	r3, [r7, #32]
 8004ad8:	e001      	b.n	8004ade <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8004ada:	2300      	movs	r3, #0
 8004adc:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	689a      	ldr	r2, [r3, #8]
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	695b      	ldr	r3, [r3, #20]
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	6a3a      	ldr	r2, [r7, #32]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f003 0310 	and.w	r3, r3, #16
 8004af4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004af8:	fa02 f303 	lsl.w	r3, r2, r3
 8004afc:	43db      	mvns	r3, r3
 8004afe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b00:	4013      	ands	r3, r2
 8004b02:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	791b      	ldrb	r3, [r3, #4]
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d102      	bne.n	8004b12 <HAL_DAC_ConfigChannel+0x1fe>
 8004b0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004b10:	e000      	b.n	8004b14 <HAL_DAC_ConfigChannel+0x200>
 8004b12:	2300      	movs	r3, #0
 8004b14:	697a      	ldr	r2, [r7, #20]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f003 0310 	and.w	r3, r3, #16
 8004b20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b24:	fa02 f303 	lsl.w	r3, r2, r3
 8004b28:	43db      	mvns	r3, r3
 8004b2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	795b      	ldrb	r3, [r3, #5]
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d102      	bne.n	8004b3e <HAL_DAC_ConfigChannel+0x22a>
 8004b38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004b3c:	e000      	b.n	8004b40 <HAL_DAC_ConfigChannel+0x22c>
 8004b3e:	2300      	movs	r3, #0
 8004b40:	697a      	ldr	r2, [r7, #20]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8004b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b48:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004b4c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2b02      	cmp	r3, #2
 8004b54:	d11a      	bne.n	8004b8c <HAL_DAC_ConfigChannel+0x278>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8004b56:	f001 fba2 	bl	800629e <HAL_RCC_GetHCLKFreq>
 8004b5a:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8004b5c:	693a      	ldr	r2, [r7, #16]
 8004b5e:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8004b62:	f6c0 1389 	movt	r3, #2441	@ 0x989
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d904      	bls.n	8004b74 <HAL_DAC_ConfigChannel+0x260>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8004b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b70:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b72:	e012      	b.n	8004b9a <HAL_DAC_ConfigChannel+0x286>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8004b74:	693a      	ldr	r2, [r7, #16]
 8004b76:	f44f 4334 	mov.w	r3, #46080	@ 0xb400
 8004b7a:	f2c0 43c4 	movt	r3, #1220	@ 0x4c4
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d90a      	bls.n	8004b98 <HAL_DAC_ConfigChannel+0x284>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8004b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b88:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b8a:	e006      	b.n	8004b9a <HAL_DAC_ConfigChannel+0x286>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b92:	4313      	orrs	r3, r2
 8004b94:	627b      	str	r3, [r7, #36]	@ 0x24
 8004b96:	e000      	b.n	8004b9a <HAL_DAC_ConfigChannel+0x286>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8004b98:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f003 0310 	and.w	r3, r3, #16
 8004ba0:	697a      	ldr	r2, [r7, #20]
 8004ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ba8:	4313      	orrs	r3, r2
 8004baa:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bb2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	6819      	ldr	r1, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	f003 0310 	and.w	r3, r3, #16
 8004bc0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc8:	43da      	mvns	r2, r3
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	400a      	ands	r2, r1
 8004bd0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f003 0310 	and.w	r3, r3, #16
 8004be0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004be4:	fa02 f303 	lsl.w	r3, r2, r3
 8004be8:	43db      	mvns	r3, r3
 8004bea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bec:	4013      	ands	r3, r2
 8004bee:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	f003 0310 	and.w	r3, r3, #16
 8004bfc:	697a      	ldr	r2, [r7, #20]
 8004bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8004c02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c04:	4313      	orrs	r3, r2
 8004c06:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c0e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	6819      	ldr	r1, [r3, #0]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f003 0310 	and.w	r3, r3, #16
 8004c1c:	22c0      	movs	r2, #192	@ 0xc0
 8004c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c22:	43da      	mvns	r2, r3
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	400a      	ands	r2, r1
 8004c2a:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	089b      	lsrs	r3, r3, #2
 8004c32:	f003 030f 	and.w	r3, r3, #15
 8004c36:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	691b      	ldr	r3, [r3, #16]
 8004c3c:	089b      	lsrs	r3, r3, #2
 8004c3e:	021b      	lsls	r3, r3, #8
 8004c40:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004c44:	697a      	ldr	r2, [r7, #20]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f003 0310 	and.w	r3, r3, #16
 8004c56:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8004c5a:	fa01 f303 	lsl.w	r3, r1, r3
 8004c5e:	43db      	mvns	r3, r3
 8004c60:	ea02 0103 	and.w	r1, r2, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f003 0310 	and.w	r3, r3, #16
 8004c6a:	697a      	ldr	r2, [r7, #20]
 8004c6c:	409a      	lsls	r2, r3
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	430a      	orrs	r2, r1
 8004c74:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2201      	movs	r2, #1
 8004c7a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004c82:	7ffb      	ldrb	r3, [r7, #31]
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3728      	adds	r7, #40	@ 0x28
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <HAL_DACEx_SelfCalibrate>:
  * @retval Updates DAC_TrimmingValue. , DAC_UserTrimming set to DAC_UserTrimming
  * @retval HAL status
  * @note   Calibration runs about 7 ms.
  */
HAL_StatusTypeDef HAL_DACEx_SelfCalibrate(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b08a      	sub	sp, #40	@ 0x28
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Check the DAC handle allocation */
  /* Check if DAC running */
  if ((hdac == NULL) || (sConfig == NULL))
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d002      	beq.n	8004caa <HAL_DACEx_SelfCalibrate+0x1e>
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d103      	bne.n	8004cb2 <HAL_DACEx_SelfCalibrate+0x26>
  {
    status = HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004cb0:	e11d      	b.n	8004eee <HAL_DACEx_SelfCalibrate+0x262>
  }
  else if (hdac->State == HAL_DAC_STATE_BUSY)
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	791b      	ldrb	r3, [r3, #4]
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	2b02      	cmp	r3, #2
 8004cba:	d103      	bne.n	8004cc4 <HAL_DACEx_SelfCalibrate+0x38>
  {
    status = HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004cc2:	e114      	b.n	8004eee <HAL_DACEx_SelfCalibrate+0x262>
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hdac);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	795b      	ldrb	r3, [r3, #5]
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d101      	bne.n	8004cd0 <HAL_DACEx_SelfCalibrate+0x44>
 8004ccc:	2302      	movs	r3, #2
 8004cce:	e110      	b.n	8004ef2 <HAL_DACEx_SelfCalibrate+0x266>
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	715a      	strb	r2, [r3, #5]

    /* Store configuration */
    oldmodeconfiguration = (hdac->Instance->MCR & (DAC_MCR_MODE1 << (Channel & 0x10UL)));
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f003 0310 	and.w	r3, r3, #16
 8004ce2:	2107      	movs	r1, #7
 8004ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ce8:	4013      	ands	r3, r2
 8004cea:	61bb      	str	r3, [r7, #24]

    /* Disable the selected DAC channel */
    CLEAR_BIT((hdac->Instance->CR), (DAC_CR_EN1 << (Channel & 0x10UL)));
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	6819      	ldr	r1, [r3, #0]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f003 0310 	and.w	r3, r3, #16
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfe:	43da      	mvns	r2, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	400a      	ands	r2, r1
 8004d06:	601a      	str	r2, [r3, #0]
    /* Wait for ready bit to be de-asserted */
    HAL_Delay(1);
 8004d08:	2001      	movs	r0, #1
 8004d0a:	f7fd fe2f 	bl	800296c <HAL_Delay>

    /* Set mode in MCR  for calibration */
    MODIFY_REG(hdac->Instance->MCR, (DAC_MCR_MODE1 << (Channel & 0x10UL)), 0U);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f003 0310 	and.w	r3, r3, #16
 8004d1a:	2207      	movs	r2, #7
 8004d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d20:	43da      	mvns	r2, r3
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	400a      	ands	r2, r1
 8004d28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Enable the selected DAC channel calibration */
    /* i.e. set DAC_CR_CENx bit */
    SET_BIT((hdac->Instance->CR), (DAC_CR_CEN1 << (Channel & 0x10UL)));
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	6819      	ldr	r1, [r3, #0]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f003 0310 	and.w	r3, r3, #16
 8004d36:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004d3a:	409a      	lsls	r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	430a      	orrs	r2, r1
 8004d42:	601a      	str	r2, [r3, #0]

    /* Init trimming counter */
    /* Medium value */
    trimmingvalue = 0x10UL;
 8004d44:	2310      	movs	r3, #16
 8004d46:	623b      	str	r3, [r7, #32]
    delta = 0x08UL;
 8004d48:	2308      	movs	r3, #8
 8004d4a:	61fb      	str	r3, [r7, #28]
    while (delta != 0UL)
 8004d4c:	e04d      	b.n	8004dea <HAL_DACEx_SelfCalibrate+0x15e>
    {
      /* Set candidate trimming */
      MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (trimmingvalue << (Channel & 0x10UL)));
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f003 0310 	and.w	r3, r3, #16
 8004d5a:	211f      	movs	r1, #31
 8004d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8004d60:	43db      	mvns	r3, r3
 8004d62:	ea02 0103 	and.w	r1, r2, r3
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f003 0310 	and.w	r3, r3, #16
 8004d6c:	6a3a      	ldr	r2, [r7, #32]
 8004d6e:	409a      	lsls	r2, r3
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	430a      	orrs	r2, r1
 8004d76:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Wait minimum time needed between two calibration steps (OTRIM) */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed */
      /*       32 bits register capacity and handle low frequency. */
      wait_loop_index = ((DAC_DELAY_TRIM_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004d78:	f240 0300 	movw	r3, #0
 8004d7c:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	099a      	lsrs	r2, r3, #6
 8004d84:	f642 5363 	movw	r3, #11619	@ 0x2d63
 8004d88:	f2c0 533e 	movt	r3, #1342	@ 0x53e
 8004d8c:	fba3 2302 	umull	r2, r3, r3, r2
 8004d90:	099b      	lsrs	r3, r3, #6
 8004d92:	1c5a      	adds	r2, r3, #1
 8004d94:	4613      	mov	r3, r2
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	4413      	add	r3, r2
 8004d9a:	617b      	str	r3, [r7, #20]
      while (wait_loop_index != 0UL)
 8004d9c:	e002      	b.n	8004da4 <HAL_DACEx_SelfCalibrate+0x118>
      {
        wait_loop_index--;
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	3b01      	subs	r3, #1
 8004da2:	617b      	str	r3, [r7, #20]
      while (wait_loop_index != 0UL)
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d1f9      	bne.n	8004d9e <HAL_DACEx_SelfCalibrate+0x112>
      }

      if ((hdac->Instance->SR & (DAC_SR_CAL_FLAG1 << (Channel & 0x10UL))) == (DAC_SR_CAL_FLAG1 << (Channel & 0x10UL)))
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	f003 0310 	and.w	r3, r3, #16
 8004db6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004dba:	fa01 f303 	lsl.w	r3, r1, r3
 8004dbe:	401a      	ands	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	f003 0310 	and.w	r3, r3, #16
 8004dc6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004dca:	fa01 f303 	lsl.w	r3, r1, r3
 8004dce:	429a      	cmp	r2, r3
 8004dd0:	d104      	bne.n	8004ddc <HAL_DACEx_SelfCalibrate+0x150>
      {
        /* DAC_SR_CAL_FLAGx is HIGH try higher trimming */
        trimmingvalue -= delta;
 8004dd2:	6a3a      	ldr	r2, [r7, #32]
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	623b      	str	r3, [r7, #32]
 8004dda:	e003      	b.n	8004de4 <HAL_DACEx_SelfCalibrate+0x158>
      }
      else
      {
        /* DAC_SR_CAL_FLAGx is LOW try lower trimming */
        trimmingvalue += delta;
 8004ddc:	6a3a      	ldr	r2, [r7, #32]
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	4413      	add	r3, r2
 8004de2:	623b      	str	r3, [r7, #32]
      }
      delta >>= 1UL;
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	085b      	lsrs	r3, r3, #1
 8004de8:	61fb      	str	r3, [r7, #28]
    while (delta != 0UL)
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d1ae      	bne.n	8004d4e <HAL_DACEx_SelfCalibrate+0xc2>
    }

    /* Still need to check if right calibration is current value or one step below */
    /* Indeed the first value that causes the DAC_SR_CAL_FLAGx bit to change from 0 to 1  */
    /* Set candidate trimming */
    MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (trimmingvalue << (Channel & 0x10UL)));
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f003 0310 	and.w	r3, r3, #16
 8004dfc:	211f      	movs	r1, #31
 8004dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8004e02:	43db      	mvns	r3, r3
 8004e04:	ea02 0103 	and.w	r1, r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f003 0310 	and.w	r3, r3, #16
 8004e0e:	6a3a      	ldr	r2, [r7, #32]
 8004e10:	409a      	lsls	r2, r3
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	430a      	orrs	r2, r1
 8004e18:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Wait minimum time needed between two calibration steps (OTRIM) */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed */
    /*       32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_TRIM_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004e1a:	f240 0300 	movw	r3, #0
 8004e1e:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	099a      	lsrs	r2, r3, #6
 8004e26:	f642 5363 	movw	r3, #11619	@ 0x2d63
 8004e2a:	f2c0 533e 	movt	r3, #1342	@ 0x53e
 8004e2e:	fba3 2302 	umull	r2, r3, r3, r2
 8004e32:	099b      	lsrs	r3, r3, #6
 8004e34:	1c5a      	adds	r2, r3, #1
 8004e36:	4613      	mov	r3, r2
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	4413      	add	r3, r2
 8004e3c:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8004e3e:	e002      	b.n	8004e46 <HAL_DACEx_SelfCalibrate+0x1ba>
    {
      wait_loop_index--;
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	3b01      	subs	r3, #1
 8004e44:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d1f9      	bne.n	8004e40 <HAL_DACEx_SelfCalibrate+0x1b4>
    }

    if ((hdac->Instance->SR & (DAC_SR_CAL_FLAG1 << (Channel & 0x10UL))) == 0UL)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f003 0310 	and.w	r3, r3, #16
 8004e58:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e60:	4013      	ands	r3, r2
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d11a      	bne.n	8004e9c <HAL_DACEx_SelfCalibrate+0x210>
    {
      /* Check trimming value below maximum */
      if (trimmingvalue < 0x1FU)
 8004e66:	6a3b      	ldr	r3, [r7, #32]
 8004e68:	2b1e      	cmp	r3, #30
 8004e6a:	d802      	bhi.n	8004e72 <HAL_DACEx_SelfCalibrate+0x1e6>
      {
        /* Trimming is actually one value more */
        trimmingvalue++;
 8004e6c:	6a3b      	ldr	r3, [r7, #32]
 8004e6e:	3301      	adds	r3, #1
 8004e70:	623b      	str	r3, [r7, #32]
      }
      /* Set right trimming */
      MODIFY_REG(hdac->Instance->CCR, (DAC_CCR_OTRIM1 << (Channel & 0x10UL)), (trimmingvalue << (Channel & 0x10UL)));
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f003 0310 	and.w	r3, r3, #16
 8004e7e:	211f      	movs	r1, #31
 8004e80:	fa01 f303 	lsl.w	r3, r1, r3
 8004e84:	43db      	mvns	r3, r3
 8004e86:	ea02 0103 	and.w	r1, r2, r3
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	f003 0310 	and.w	r3, r3, #16
 8004e90:	6a3a      	ldr	r2, [r7, #32]
 8004e92:	409a      	lsls	r2, r3
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    /* Disable the selected DAC channel calibration */
    /* i.e. clear DAC_CR_CENx bit */
    CLEAR_BIT((hdac->Instance->CR), (DAC_CR_CEN1 << (Channel & 0x10UL)));
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	6819      	ldr	r1, [r3, #0]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f003 0310 	and.w	r3, r3, #16
 8004ea8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004eac:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb0:	43da      	mvns	r2, r3
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	400a      	ands	r2, r1
 8004eb8:	601a      	str	r2, [r3, #0]

    sConfig->DAC_TrimmingValue = trimmingvalue;
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	6a3a      	ldr	r2, [r7, #32]
 8004ebe:	621a      	str	r2, [r3, #32]
    sConfig->DAC_UserTrimming = DAC_TRIMMING_USER;
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	61da      	str	r2, [r3, #28]

    /* Restore configuration */
    MODIFY_REG(hdac->Instance->MCR, (DAC_MCR_MODE1 << (Channel & 0x10UL)), oldmodeconfiguration);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	f003 0310 	and.w	r3, r3, #16
 8004ed2:	2107      	movs	r1, #7
 8004ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ed8:	43db      	mvns	r3, r3
 8004eda:	ea02 0103 	and.w	r1, r2, r3
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	69ba      	ldr	r2, [r7, #24]
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process unlocked */
    __HAL_UNLOCK(hdac);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2200      	movs	r2, #0
 8004eec:	715a      	strb	r2, [r3, #5]
  }

  return status;
 8004eee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3728      	adds	r7, #40	@ 0x28
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004efa:	b480      	push	{r7}
 8004efc:	b085      	sub	sp, #20
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f02:	2300      	movs	r3, #0
 8004f04:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004f0c:	b2db      	uxtb	r3, r3
 8004f0e:	2b02      	cmp	r3, #2
 8004f10:	d005      	beq.n	8004f1e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2204      	movs	r2, #4
 8004f16:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	73fb      	strb	r3, [r7, #15]
 8004f1c:	e037      	b.n	8004f8e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f022 020e 	bic.w	r2, r2, #14
 8004f2c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f38:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f3c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f022 0201 	bic.w	r2, r2, #1
 8004f4c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f52:	f003 021f 	and.w	r2, r3, #31
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f5a:	2101      	movs	r1, #1
 8004f5c:	fa01 f202 	lsl.w	r2, r1, r2
 8004f60:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004f6a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d00c      	beq.n	8004f8e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f7e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f82:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f88:	687a      	ldr	r2, [r7, #4]
 8004f8a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004f8c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2201      	movs	r2, #1
 8004f92:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3714      	adds	r7, #20
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004fbe:	b2db      	uxtb	r3, r3
 8004fc0:	2b02      	cmp	r3, #2
 8004fc2:	d00d      	beq.n	8004fe0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2204      	movs	r2, #4
 8004fc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2201      	movs	r2, #1
 8004fce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	73fb      	strb	r3, [r7, #15]
 8004fde:	e047      	b.n	8005070 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f022 020e 	bic.w	r2, r2, #14
 8004fee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f022 0201 	bic.w	r2, r2, #1
 8004ffe:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005004:	681a      	ldr	r2, [r3, #0]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800500a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800500e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005014:	f003 021f 	and.w	r2, r3, #31
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800501c:	2101      	movs	r1, #1
 800501e:	fa01 f202 	lsl.w	r2, r1, r2
 8005022:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800502c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00c      	beq.n	8005050 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005040:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005044:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800504e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005064:	2b00      	cmp	r3, #0
 8005066:	d003      	beq.n	8005070 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	4798      	blx	r3
    }
  }
  return status;
 8005070:	7bfb      	ldrb	r3, [r7, #15]
}
 8005072:	4618      	mov	r0, r3
 8005074:	3710      	adds	r7, #16
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}

0800507a <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800507a:	b480      	push	{r7}
 800507c:	b087      	sub	sp, #28
 800507e:	af00      	add	r7, sp, #0
 8005080:	6078      	str	r0, [r7, #4]
 8005082:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005084:	2300      	movs	r3, #0
 8005086:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005088:	e18e      	b.n	80053a8 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	2101      	movs	r1, #1
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	fa01 f303 	lsl.w	r3, r1, r3
 8005096:	4013      	ands	r3, r2
 8005098:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2b00      	cmp	r3, #0
 800509e:	f000 8180 	beq.w	80053a2 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	f003 0303 	and.w	r3, r3, #3
 80050aa:	2b01      	cmp	r3, #1
 80050ac:	d005      	beq.n	80050ba <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d130      	bne.n	800511c <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	2203      	movs	r2, #3
 80050c6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ca:	43db      	mvns	r3, r3
 80050cc:	693a      	ldr	r2, [r7, #16]
 80050ce:	4013      	ands	r3, r2
 80050d0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	68da      	ldr	r2, [r3, #12]
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	005b      	lsls	r3, r3, #1
 80050da:	fa02 f303 	lsl.w	r3, r2, r3
 80050de:	693a      	ldr	r2, [r7, #16]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	693a      	ldr	r2, [r7, #16]
 80050e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80050f0:	2201      	movs	r2, #1
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	fa02 f303 	lsl.w	r3, r2, r3
 80050f8:	43db      	mvns	r3, r3
 80050fa:	693a      	ldr	r2, [r7, #16]
 80050fc:	4013      	ands	r3, r2
 80050fe:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	091b      	lsrs	r3, r3, #4
 8005106:	f003 0201 	and.w	r2, r3, #1
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	fa02 f303 	lsl.w	r3, r2, r3
 8005110:	693a      	ldr	r2, [r7, #16]
 8005112:	4313      	orrs	r3, r2
 8005114:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	685b      	ldr	r3, [r3, #4]
 8005120:	f003 0303 	and.w	r3, r3, #3
 8005124:	2b03      	cmp	r3, #3
 8005126:	d017      	beq.n	8005158 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	005b      	lsls	r3, r3, #1
 8005132:	2203      	movs	r2, #3
 8005134:	fa02 f303 	lsl.w	r3, r2, r3
 8005138:	43db      	mvns	r3, r3
 800513a:	693a      	ldr	r2, [r7, #16]
 800513c:	4013      	ands	r3, r2
 800513e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	689a      	ldr	r2, [r3, #8]
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	005b      	lsls	r3, r3, #1
 8005148:	fa02 f303 	lsl.w	r3, r2, r3
 800514c:	693a      	ldr	r2, [r7, #16]
 800514e:	4313      	orrs	r3, r2
 8005150:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	693a      	ldr	r2, [r7, #16]
 8005156:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	f003 0303 	and.w	r3, r3, #3
 8005160:	2b02      	cmp	r3, #2
 8005162:	d123      	bne.n	80051ac <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	08da      	lsrs	r2, r3, #3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	3208      	adds	r2, #8
 800516c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005170:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	f003 0307 	and.w	r3, r3, #7
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	220f      	movs	r2, #15
 800517c:	fa02 f303 	lsl.w	r3, r2, r3
 8005180:	43db      	mvns	r3, r3
 8005182:	693a      	ldr	r2, [r7, #16]
 8005184:	4013      	ands	r3, r2
 8005186:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	691a      	ldr	r2, [r3, #16]
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	f003 0307 	and.w	r3, r3, #7
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	fa02 f303 	lsl.w	r3, r2, r3
 8005198:	693a      	ldr	r2, [r7, #16]
 800519a:	4313      	orrs	r3, r2
 800519c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800519e:	697b      	ldr	r3, [r7, #20]
 80051a0:	08da      	lsrs	r2, r3, #3
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	3208      	adds	r2, #8
 80051a6:	6939      	ldr	r1, [r7, #16]
 80051a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	005b      	lsls	r3, r3, #1
 80051b6:	2203      	movs	r2, #3
 80051b8:	fa02 f303 	lsl.w	r3, r2, r3
 80051bc:	43db      	mvns	r3, r3
 80051be:	693a      	ldr	r2, [r7, #16]
 80051c0:	4013      	ands	r3, r2
 80051c2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	f003 0203 	and.w	r2, r3, #3
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	005b      	lsls	r3, r3, #1
 80051d0:	fa02 f303 	lsl.w	r3, r2, r3
 80051d4:	693a      	ldr	r2, [r7, #16]
 80051d6:	4313      	orrs	r3, r2
 80051d8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	693a      	ldr	r2, [r7, #16]
 80051de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f000 80da 	beq.w	80053a2 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80051f2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80051f6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80051f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80051fc:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005200:	f042 0201 	orr.w	r2, r2, #1
 8005204:	661a      	str	r2, [r3, #96]	@ 0x60
 8005206:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800520a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800520e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005210:	f003 0301 	and.w	r3, r3, #1
 8005214:	60bb      	str	r3, [r7, #8]
 8005216:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005218:	2300      	movs	r3, #0
 800521a:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800521e:	697a      	ldr	r2, [r7, #20]
 8005220:	0892      	lsrs	r2, r2, #2
 8005222:	3202      	adds	r2, #2
 8005224:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005228:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800522a:	697b      	ldr	r3, [r7, #20]
 800522c:	f003 0303 	and.w	r3, r3, #3
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	220f      	movs	r2, #15
 8005234:	fa02 f303 	lsl.w	r3, r2, r3
 8005238:	43db      	mvns	r3, r3
 800523a:	693a      	ldr	r2, [r7, #16]
 800523c:	4013      	ands	r3, r2
 800523e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005246:	d02e      	beq.n	80052a6 <HAL_GPIO_Init+0x22c>
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800524e:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 8005252:	429a      	cmp	r2, r3
 8005254:	d025      	beq.n	80052a2 <HAL_GPIO_Init+0x228>
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800525c:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 8005260:	429a      	cmp	r2, r3
 8005262:	d01c      	beq.n	800529e <HAL_GPIO_Init+0x224>
 8005264:	687a      	ldr	r2, [r7, #4]
 8005266:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800526a:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 800526e:	429a      	cmp	r2, r3
 8005270:	d013      	beq.n	800529a <HAL_GPIO_Init+0x220>
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005278:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 800527c:	429a      	cmp	r2, r3
 800527e:	d00a      	beq.n	8005296 <HAL_GPIO_Init+0x21c>
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8005286:	f6c4 0300 	movt	r3, #18432	@ 0x4800
 800528a:	429a      	cmp	r2, r3
 800528c:	d101      	bne.n	8005292 <HAL_GPIO_Init+0x218>
 800528e:	2305      	movs	r3, #5
 8005290:	e00a      	b.n	80052a8 <HAL_GPIO_Init+0x22e>
 8005292:	2306      	movs	r3, #6
 8005294:	e008      	b.n	80052a8 <HAL_GPIO_Init+0x22e>
 8005296:	2304      	movs	r3, #4
 8005298:	e006      	b.n	80052a8 <HAL_GPIO_Init+0x22e>
 800529a:	2303      	movs	r3, #3
 800529c:	e004      	b.n	80052a8 <HAL_GPIO_Init+0x22e>
 800529e:	2302      	movs	r3, #2
 80052a0:	e002      	b.n	80052a8 <HAL_GPIO_Init+0x22e>
 80052a2:	2301      	movs	r3, #1
 80052a4:	e000      	b.n	80052a8 <HAL_GPIO_Init+0x22e>
 80052a6:	2300      	movs	r3, #0
 80052a8:	697a      	ldr	r2, [r7, #20]
 80052aa:	f002 0203 	and.w	r2, r2, #3
 80052ae:	0092      	lsls	r2, r2, #2
 80052b0:	4093      	lsls	r3, r2
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	4313      	orrs	r3, r2
 80052b6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80052b8:	2300      	movs	r3, #0
 80052ba:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	0892      	lsrs	r2, r2, #2
 80052c2:	3202      	adds	r2, #2
 80052c4:	6939      	ldr	r1, [r7, #16]
 80052c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80052ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80052ce:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	43db      	mvns	r3, r3
 80052da:	693a      	ldr	r2, [r7, #16]
 80052dc:	4013      	ands	r3, r2
 80052de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	685b      	ldr	r3, [r3, #4]
 80052e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d003      	beq.n	80052f4 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80052ec:	693a      	ldr	r2, [r7, #16]
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	4313      	orrs	r3, r2
 80052f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80052f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80052f8:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80052fc:	693a      	ldr	r2, [r7, #16]
 80052fe:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR1;
 8005300:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005304:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	43db      	mvns	r3, r3
 8005310:	693a      	ldr	r2, [r7, #16]
 8005312:	4013      	ands	r3, r2
 8005314:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800531e:	2b00      	cmp	r3, #0
 8005320:	d003      	beq.n	800532a <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005322:	693a      	ldr	r2, [r7, #16]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	4313      	orrs	r3, r2
 8005328:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800532a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800532e:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8005332:	693a      	ldr	r2, [r7, #16]
 8005334:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR1;
 8005336:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800533a:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	43db      	mvns	r3, r3
 8005346:	693a      	ldr	r2, [r7, #16]
 8005348:	4013      	ands	r3, r2
 800534a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005354:	2b00      	cmp	r3, #0
 8005356:	d003      	beq.n	8005360 <HAL_GPIO_Init+0x2e6>
        {
          temp |= iocurrent;
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	4313      	orrs	r3, r2
 800535e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005360:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005364:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8005368:	693a      	ldr	r2, [r7, #16]
 800536a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800536c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005370:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	43db      	mvns	r3, r3
 800537c:	693a      	ldr	r2, [r7, #16]
 800537e:	4013      	ands	r3, r2
 8005380:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d003      	beq.n	8005396 <HAL_GPIO_Init+0x31c>
        {
          temp |= iocurrent;
 800538e:	693a      	ldr	r2, [r7, #16]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	4313      	orrs	r3, r2
 8005394:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005396:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800539a:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800539e:	693a      	ldr	r2, [r7, #16]
 80053a0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	3301      	adds	r3, #1
 80053a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	fa22 f303 	lsr.w	r3, r2, r3
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	f47f ae69 	bne.w	800508a <HAL_GPIO_Init+0x10>
  }
}
 80053b8:	bf00      	nop
 80053ba:	bf00      	nop
 80053bc:	371c      	adds	r7, #28
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr

080053c6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053c6:	b480      	push	{r7}
 80053c8:	b083      	sub	sp, #12
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	6078      	str	r0, [r7, #4]
 80053ce:	460b      	mov	r3, r1
 80053d0:	807b      	strh	r3, [r7, #2]
 80053d2:	4613      	mov	r3, r2
 80053d4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80053d6:	787b      	ldrb	r3, [r7, #1]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d003      	beq.n	80053e4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80053dc:	887a      	ldrh	r2, [r7, #2]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80053e2:	e002      	b.n	80053ea <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80053e4:	887a      	ldrh	r2, [r7, #2]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80053ea:	bf00      	nop
 80053ec:	370c      	adds	r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr

080053f6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b085      	sub	sp, #20
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
 80053fe:	460b      	mov	r3, r1
 8005400:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	695b      	ldr	r3, [r3, #20]
 8005406:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005408:	887a      	ldrh	r2, [r7, #2]
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	4013      	ands	r3, r2
 800540e:	041a      	lsls	r2, r3, #16
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	43d9      	mvns	r1, r3
 8005414:	887b      	ldrh	r3, [r7, #2]
 8005416:	400b      	ands	r3, r1
 8005418:	431a      	orrs	r2, r3
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	619a      	str	r2, [r3, #24]
}
 800541e:	bf00      	nop
 8005420:	3714      	adds	r7, #20
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr

0800542a <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800542a:	b580      	push	{r7, lr}
 800542c:	b082      	sub	sp, #8
 800542e:	af00      	add	r7, sp, #0
 8005430:	4603      	mov	r3, r0
 8005432:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005434:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005438:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800543c:	695a      	ldr	r2, [r3, #20]
 800543e:	88fb      	ldrh	r3, [r7, #6]
 8005440:	4013      	ands	r3, r2
 8005442:	2b00      	cmp	r3, #0
 8005444:	d009      	beq.n	800545a <HAL_GPIO_EXTI_IRQHandler+0x30>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005446:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800544a:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800544e:	88fa      	ldrh	r2, [r7, #6]
 8005450:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005452:	88fb      	ldrh	r3, [r7, #6]
 8005454:	4618      	mov	r0, r3
 8005456:	f000 f804 	bl	8005462 <HAL_GPIO_EXTI_Callback>
  }
}
 800545a:	bf00      	nop
 800545c:	3708      	adds	r7, #8
 800545e:	46bd      	mov	sp, r7
 8005460:	bd80      	pop	{r7, pc}

08005462 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005462:	b480      	push	{r7}
 8005464:	b083      	sub	sp, #12
 8005466:	af00      	add	r7, sp, #0
 8005468:	4603      	mov	r3, r0
 800546a:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800546c:	bf00      	nop
 800546e:	370c      	adds	r7, #12
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	4770      	bx	lr

08005478 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005478:	b480      	push	{r7}
 800547a:	b085      	sub	sp, #20
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d163      	bne.n	800554e <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005486:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800548a:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005494:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005498:	d14a      	bne.n	8005530 <HAL_PWREx_ControlVoltageScaling+0xb8>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800549a:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800549e:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80054a2:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80054a6:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80054aa:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80054ae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80054b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80054b6:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80054ba:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80054c4:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80054c8:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80054cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054d0:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80054d2:	f240 0300 	movw	r3, #0
 80054d6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2232      	movs	r2, #50	@ 0x32
 80054de:	fb03 f202 	mul.w	r2, r3, r2
 80054e2:	f64d 6383 	movw	r3, #56963	@ 0xde83
 80054e6:	f2c4 331b 	movt	r3, #17179	@ 0x431b
 80054ea:	fba3 2302 	umull	r2, r3, r3, r2
 80054ee:	0c9b      	lsrs	r3, r3, #18
 80054f0:	3301      	adds	r3, #1
 80054f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054f4:	e002      	b.n	80054fc <HAL_PWREx_ControlVoltageScaling+0x84>
      {
        wait_loop_index--;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	3b01      	subs	r3, #1
 80054fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80054fc:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8005500:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005504:	695b      	ldr	r3, [r3, #20]
 8005506:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800550a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800550e:	d102      	bne.n	8005516 <HAL_PWREx_ControlVoltageScaling+0x9e>
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d1ef      	bne.n	80054f6 <HAL_PWREx_ControlVoltageScaling+0x7e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005516:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800551a:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800551e:	695b      	ldr	r3, [r3, #20]
 8005520:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005524:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005528:	f040 8086 	bne.w	8005638 <HAL_PWREx_ControlVoltageScaling+0x1c0>
      {
        return HAL_TIMEOUT;
 800552c:	2303      	movs	r3, #3
 800552e:	e084      	b.n	800563a <HAL_PWREx_ControlVoltageScaling+0x1c2>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005530:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8005534:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005538:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800553c:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8005540:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005544:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005548:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800554c:	e074      	b.n	8005638 <HAL_PWREx_ControlVoltageScaling+0x1c0>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005554:	d162      	bne.n	800561c <HAL_PWREx_ControlVoltageScaling+0x1a4>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005556:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800555a:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005564:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005568:	d149      	bne.n	80055fe <HAL_PWREx_ControlVoltageScaling+0x186>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800556a:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800556e:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005572:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8005576:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800557a:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800557e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005582:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005586:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800558a:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8005594:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8005598:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800559c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055a0:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80055a2:	f240 0300 	movw	r3, #0
 80055a6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2232      	movs	r2, #50	@ 0x32
 80055ae:	fb03 f202 	mul.w	r2, r3, r2
 80055b2:	f64d 6383 	movw	r3, #56963	@ 0xde83
 80055b6:	f2c4 331b 	movt	r3, #17179	@ 0x431b
 80055ba:	fba3 2302 	umull	r2, r3, r3, r2
 80055be:	0c9b      	lsrs	r3, r3, #18
 80055c0:	3301      	adds	r3, #1
 80055c2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80055c4:	e002      	b.n	80055cc <HAL_PWREx_ControlVoltageScaling+0x154>
      {
        wait_loop_index--;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	3b01      	subs	r3, #1
 80055ca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80055cc:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80055d0:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80055d4:	695b      	ldr	r3, [r3, #20]
 80055d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055de:	d102      	bne.n	80055e6 <HAL_PWREx_ControlVoltageScaling+0x16e>
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d1ef      	bne.n	80055c6 <HAL_PWREx_ControlVoltageScaling+0x14e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80055e6:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80055ea:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80055ee:	695b      	ldr	r3, [r3, #20]
 80055f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055f8:	d11e      	bne.n	8005638 <HAL_PWREx_ControlVoltageScaling+0x1c0>
      {
        return HAL_TIMEOUT;
 80055fa:	2303      	movs	r3, #3
 80055fc:	e01d      	b.n	800563a <HAL_PWREx_ControlVoltageScaling+0x1c2>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80055fe:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8005602:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005606:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800560a:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800560e:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005612:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005616:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800561a:	e00d      	b.n	8005638 <HAL_PWREx_ControlVoltageScaling+0x1c0>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800561c:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8005620:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800562a:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800562e:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005632:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005636:	601a      	str	r2, [r3, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	3714      	adds	r7, #20
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr

08005646 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005646:	b480      	push	{r7}
 8005648:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800564a:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800564e:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005652:	689a      	ldr	r2, [r3, #8]
 8005654:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8005658:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800565c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005660:	609a      	str	r2, [r3, #8]
}
 8005662:	bf00      	nop
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr

0800566c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b088      	sub	sp, #32
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d101      	bne.n	800567e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e3ed      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f003 0301 	and.w	r3, r3, #1
 8005686:	2b00      	cmp	r3, #0
 8005688:	f000 80a3 	beq.w	80057d2 <HAL_RCC_OscConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800568c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005690:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	f003 030c 	and.w	r3, r3, #12
 800569a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800569c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056a0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	f003 0303 	and.w	r3, r3, #3
 80056aa:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80056ac:	69bb      	ldr	r3, [r7, #24]
 80056ae:	2b0c      	cmp	r3, #12
 80056b0:	d102      	bne.n	80056b8 <HAL_RCC_OscConfig+0x4c>
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	2b03      	cmp	r3, #3
 80056b6:	d002      	beq.n	80056be <HAL_RCC_OscConfig+0x52>
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	2b08      	cmp	r3, #8
 80056bc:	d10e      	bne.n	80056dc <HAL_RCC_OscConfig+0x70>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056c2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d07f      	beq.n	80057d0 <HAL_RCC_OscConfig+0x164>
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d17b      	bne.n	80057d0 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 80056d8:	2301      	movs	r3, #1
 80056da:	e3be      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056e4:	d10c      	bne.n	8005700 <HAL_RCC_OscConfig+0x94>
 80056e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056ea:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056f4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80056f8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80056fc:	601a      	str	r2, [r3, #0]
 80056fe:	e035      	b.n	800576c <HAL_RCC_OscConfig+0x100>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005708:	d118      	bne.n	800573c <HAL_RCC_OscConfig+0xd0>
 800570a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800570e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005712:	681a      	ldr	r2, [r3, #0]
 8005714:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005718:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800571c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8005720:	601a      	str	r2, [r3, #0]
 8005722:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005726:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005730:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005734:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005738:	601a      	str	r2, [r3, #0]
 800573a:	e017      	b.n	800576c <HAL_RCC_OscConfig+0x100>
 800573c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005740:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800574a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800574e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005752:	601a      	str	r2, [r3, #0]
 8005754:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005758:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005762:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005766:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800576a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d016      	beq.n	80057a2 <HAL_RCC_OscConfig+0x136>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005774:	f7fd f8ee 	bl	8002954 <HAL_GetTick>
 8005778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800577a:	e008      	b.n	800578e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800577c:	f7fd f8ea 	bl	8002954 <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b64      	cmp	r3, #100	@ 0x64
 8005788:	d901      	bls.n	800578e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e365      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800578e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005792:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800579c:	2b00      	cmp	r3, #0
 800579e:	d0ed      	beq.n	800577c <HAL_RCC_OscConfig+0x110>
 80057a0:	e017      	b.n	80057d2 <HAL_RCC_OscConfig+0x166>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057a2:	f7fd f8d7 	bl	8002954 <HAL_GetTick>
 80057a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057a8:	e008      	b.n	80057bc <HAL_RCC_OscConfig+0x150>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80057aa:	f7fd f8d3 	bl	8002954 <HAL_GetTick>
 80057ae:	4602      	mov	r2, r0
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	1ad3      	subs	r3, r2, r3
 80057b4:	2b64      	cmp	r3, #100	@ 0x64
 80057b6:	d901      	bls.n	80057bc <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 80057b8:	2303      	movs	r3, #3
 80057ba:	e34e      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80057bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80057c0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d1ed      	bne.n	80057aa <HAL_RCC_OscConfig+0x13e>
 80057ce:	e000      	b.n	80057d2 <HAL_RCC_OscConfig+0x166>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 0302 	and.w	r3, r3, #2
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f000 80a0 	beq.w	8005920 <HAL_RCC_OscConfig+0x2b4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80057e4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	f003 030c 	and.w	r3, r3, #12
 80057ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80057f4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	f003 0303 	and.w	r3, r3, #3
 80057fe:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	2b0c      	cmp	r3, #12
 8005804:	d102      	bne.n	800580c <HAL_RCC_OscConfig+0x1a0>
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	2b02      	cmp	r3, #2
 800580a:	d002      	beq.n	8005812 <HAL_RCC_OscConfig+0x1a6>
 800580c:	69bb      	ldr	r3, [r7, #24]
 800580e:	2b04      	cmp	r3, #4
 8005810:	d12b      	bne.n	800586a <HAL_RCC_OscConfig+0x1fe>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005812:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005816:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005820:	2b00      	cmp	r3, #0
 8005822:	d005      	beq.n	8005830 <HAL_RCC_OscConfig+0x1c4>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d101      	bne.n	8005830 <HAL_RCC_OscConfig+0x1c4>
      {
        return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e314      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005830:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005834:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	061a      	lsls	r2, r3, #24
 8005844:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005848:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800584c:	430a      	orrs	r2, r1
 800584e:	605a      	str	r2, [r3, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005850:	f240 0304 	movw	r3, #4
 8005854:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4618      	mov	r0, r3
 800585c:	f7fd f823 	bl	80028a6 <HAL_InitTick>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d05b      	beq.n	800591e <HAL_RCC_OscConfig+0x2b2>
        {
          return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	e2f7      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	68db      	ldr	r3, [r3, #12]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d032      	beq.n	80058d8 <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005872:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005876:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005880:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005884:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005888:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800588a:	f7fd f863 	bl	8002954 <HAL_GetTick>
 800588e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005890:	e008      	b.n	80058a4 <HAL_RCC_OscConfig+0x238>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005892:	f7fd f85f 	bl	8002954 <HAL_GetTick>
 8005896:	4602      	mov	r2, r0
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	2b02      	cmp	r3, #2
 800589e:	d901      	bls.n	80058a4 <HAL_RCC_OscConfig+0x238>
          {
            return HAL_TIMEOUT;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e2da      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80058a8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d0ed      	beq.n	8005892 <HAL_RCC_OscConfig+0x226>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80058ba:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	691b      	ldr	r3, [r3, #16]
 80058c8:	061a      	lsls	r2, r3, #24
 80058ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80058ce:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80058d2:	430a      	orrs	r2, r1
 80058d4:	605a      	str	r2, [r3, #4]
 80058d6:	e023      	b.n	8005920 <HAL_RCC_OscConfig+0x2b4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80058d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80058dc:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80058e0:	681a      	ldr	r2, [r3, #0]
 80058e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80058e6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80058ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80058ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058f0:	f7fd f830 	bl	8002954 <HAL_GetTick>
 80058f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80058f6:	e008      	b.n	800590a <HAL_RCC_OscConfig+0x29e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058f8:	f7fd f82c 	bl	8002954 <HAL_GetTick>
 80058fc:	4602      	mov	r2, r0
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	2b02      	cmp	r3, #2
 8005904:	d901      	bls.n	800590a <HAL_RCC_OscConfig+0x29e>
          {
            return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e2a7      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800590a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800590e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005918:	2b00      	cmp	r3, #0
 800591a:	d1ed      	bne.n	80058f8 <HAL_RCC_OscConfig+0x28c>
 800591c:	e000      	b.n	8005920 <HAL_RCC_OscConfig+0x2b4>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800591e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 0308 	and.w	r3, r3, #8
 8005928:	2b00      	cmp	r3, #0
 800592a:	d04e      	beq.n	80059ca <HAL_RCC_OscConfig+0x35e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	695b      	ldr	r3, [r3, #20]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d025      	beq.n	8005980 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005934:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005938:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800593c:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8005940:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005944:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005948:	f042 0201 	orr.w	r2, r2, #1
 800594c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005950:	f7fd f800 	bl	8002954 <HAL_GetTick>
 8005954:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005956:	e008      	b.n	800596a <HAL_RCC_OscConfig+0x2fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005958:	f7fc fffc 	bl	8002954 <HAL_GetTick>
 800595c:	4602      	mov	r2, r0
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	1ad3      	subs	r3, r2, r3
 8005962:	2b02      	cmp	r3, #2
 8005964:	d901      	bls.n	800596a <HAL_RCC_OscConfig+0x2fe>
        {
          return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e277      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800596a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800596e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005972:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005976:	f003 0302 	and.w	r3, r3, #2
 800597a:	2b00      	cmp	r3, #0
 800597c:	d0ec      	beq.n	8005958 <HAL_RCC_OscConfig+0x2ec>
 800597e:	e024      	b.n	80059ca <HAL_RCC_OscConfig+0x35e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005980:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005984:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005988:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 800598c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005990:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005994:	f022 0201 	bic.w	r2, r2, #1
 8005998:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800599c:	f7fc ffda 	bl	8002954 <HAL_GetTick>
 80059a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80059a2:	e008      	b.n	80059b6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059a4:	f7fc ffd6 	bl	8002954 <HAL_GetTick>
 80059a8:	4602      	mov	r2, r0
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	2b02      	cmp	r3, #2
 80059b0:	d901      	bls.n	80059b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80059b2:	2303      	movs	r3, #3
 80059b4:	e251      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80059b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80059ba:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80059be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059c2:	f003 0302 	and.w	r3, r3, #2
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d1ec      	bne.n	80059a4 <HAL_RCC_OscConfig+0x338>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f003 0304 	and.w	r3, r3, #4
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	f000 80e8 	beq.w	8005ba8 <HAL_RCC_OscConfig+0x53c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059d8:	2300      	movs	r3, #0
 80059da:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80059dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80059e0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80059e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d101      	bne.n	80059f2 <HAL_RCC_OscConfig+0x386>
 80059ee:	2301      	movs	r3, #1
 80059f0:	e000      	b.n	80059f4 <HAL_RCC_OscConfig+0x388>
 80059f2:	2300      	movs	r3, #0
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d016      	beq.n	8005a26 <HAL_RCC_OscConfig+0x3ba>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80059fc:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005a00:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005a02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005a06:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005a0a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005a0e:	659a      	str	r2, [r3, #88]	@ 0x58
 8005a10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005a14:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a1e:	60fb      	str	r3, [r7, #12]
 8005a20:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005a22:	2301      	movs	r3, #1
 8005a24:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a26:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8005a2a:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d121      	bne.n	8005a7c <HAL_RCC_OscConfig+0x410>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a38:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8005a3c:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005a40:	681a      	ldr	r2, [r3, #0]
 8005a42:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8005a46:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005a4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a4e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a50:	f7fc ff80 	bl	8002954 <HAL_GetTick>
 8005a54:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a56:	e008      	b.n	8005a6a <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a58:	f7fc ff7c 	bl	8002954 <HAL_GetTick>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	2b02      	cmp	r3, #2
 8005a64:	d901      	bls.n	8005a6a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005a66:	2303      	movs	r3, #3
 8005a68:	e1f7      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a6a:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8005a6e:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d0ed      	beq.n	8005a58 <HAL_RCC_OscConfig+0x3ec>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d10e      	bne.n	8005aa2 <HAL_RCC_OscConfig+0x436>
 8005a84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005a88:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005a8c:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005a90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005a94:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005a98:	f042 0201 	orr.w	r2, r2, #1
 8005a9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8005aa0:	e03c      	b.n	8005b1c <HAL_RCC_OscConfig+0x4b0>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	2b05      	cmp	r3, #5
 8005aa8:	d11c      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x478>
 8005aaa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005aae:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005ab2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005ab6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005aba:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005abe:	f042 0204 	orr.w	r2, r2, #4
 8005ac2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8005ac6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005aca:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005ace:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005ad2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ad6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005ada:	f042 0201 	orr.w	r2, r2, #1
 8005ade:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8005ae2:	e01b      	b.n	8005b1c <HAL_RCC_OscConfig+0x4b0>
 8005ae4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ae8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005aec:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005af0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005af4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005af8:	f022 0201 	bic.w	r2, r2, #1
 8005afc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8005b00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b04:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005b08:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8005b0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b10:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005b14:	f022 0204 	bic.w	r2, r2, #4
 8005b18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d019      	beq.n	8005b58 <HAL_RCC_OscConfig+0x4ec>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b24:	f7fc ff16 	bl	8002954 <HAL_GetTick>
 8005b28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b2a:	e00a      	b.n	8005b42 <HAL_RCC_OscConfig+0x4d6>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b2c:	f7fc ff12 	bl	8002954 <HAL_GetTick>
 8005b30:	4602      	mov	r2, r0
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d901      	bls.n	8005b42 <HAL_RCC_OscConfig+0x4d6>
        {
          return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e18b      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005b42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b46:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b4e:	f003 0302 	and.w	r3, r3, #2
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d0ea      	beq.n	8005b2c <HAL_RCC_OscConfig+0x4c0>
 8005b56:	e018      	b.n	8005b8a <HAL_RCC_OscConfig+0x51e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b58:	f7fc fefc 	bl	8002954 <HAL_GetTick>
 8005b5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b5e:	e00a      	b.n	8005b76 <HAL_RCC_OscConfig+0x50a>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b60:	f7fc fef8 	bl	8002954 <HAL_GetTick>
 8005b64:	4602      	mov	r2, r0
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d901      	bls.n	8005b76 <HAL_RCC_OscConfig+0x50a>
        {
          return HAL_TIMEOUT;
 8005b72:	2303      	movs	r3, #3
 8005b74:	e171      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b7a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b82:	f003 0302 	and.w	r3, r3, #2
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d1ea      	bne.n	8005b60 <HAL_RCC_OscConfig+0x4f4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b8a:	7ffb      	ldrb	r3, [r7, #31]
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d10b      	bne.n	8005ba8 <HAL_RCC_OscConfig+0x53c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b90:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b94:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005b98:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005b9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005b9e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005ba2:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8005ba6:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f003 0320 	and.w	r3, r3, #32
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d04e      	beq.n	8005c52 <HAL_RCC_OscConfig+0x5e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	699b      	ldr	r3, [r3, #24]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d025      	beq.n	8005c08 <HAL_RCC_OscConfig+0x59c>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005bbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005bc0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005bc4:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8005bc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005bcc:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005bd0:	f042 0201 	orr.w	r2, r2, #1
 8005bd4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bd8:	f7fc febc 	bl	8002954 <HAL_GetTick>
 8005bdc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005bde:	e008      	b.n	8005bf2 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005be0:	f7fc feb8 	bl	8002954 <HAL_GetTick>
 8005be4:	4602      	mov	r2, r0
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	1ad3      	subs	r3, r2, r3
 8005bea:	2b02      	cmp	r3, #2
 8005bec:	d901      	bls.n	8005bf2 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8005bee:	2303      	movs	r3, #3
 8005bf0:	e133      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005bf2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005bf6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005bfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005bfe:	f003 0302 	and.w	r3, r3, #2
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d0ec      	beq.n	8005be0 <HAL_RCC_OscConfig+0x574>
 8005c06:	e024      	b.n	8005c52 <HAL_RCC_OscConfig+0x5e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005c08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005c0c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005c10:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8005c14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005c18:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005c1c:	f022 0201 	bic.w	r2, r2, #1
 8005c20:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c24:	f7fc fe96 	bl	8002954 <HAL_GetTick>
 8005c28:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005c2a:	e008      	b.n	8005c3e <HAL_RCC_OscConfig+0x5d2>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c2c:	f7fc fe92 	bl	8002954 <HAL_GetTick>
 8005c30:	4602      	mov	r2, r0
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	2b02      	cmp	r3, #2
 8005c38:	d901      	bls.n	8005c3e <HAL_RCC_OscConfig+0x5d2>
        {
          return HAL_TIMEOUT;
 8005c3a:	2303      	movs	r3, #3
 8005c3c:	e10d      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005c3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005c42:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005c46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c4a:	f003 0302 	and.w	r3, r3, #2
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d1ec      	bne.n	8005c2c <HAL_RCC_OscConfig+0x5c0>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	69db      	ldr	r3, [r3, #28]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	f000 80fe 	beq.w	8005e58 <HAL_RCC_OscConfig+0x7ec>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005c5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005c60:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f003 030c 	and.w	r3, r3, #12
 8005c6a:	2b0c      	cmp	r3, #12
 8005c6c:	f000 80b2 	beq.w	8005dd4 <HAL_RCC_OscConfig+0x768>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	69db      	ldr	r3, [r3, #28]
 8005c74:	2b02      	cmp	r3, #2
 8005c76:	d17b      	bne.n	8005d70 <HAL_RCC_OscConfig+0x704>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c78:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005c7c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005c80:	681a      	ldr	r2, [r3, #0]
 8005c82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005c86:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005c8a:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8005c8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c90:	f7fc fe60 	bl	8002954 <HAL_GetTick>
 8005c94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c96:	e008      	b.n	8005caa <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c98:	f7fc fe5c 	bl	8002954 <HAL_GetTick>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	1ad3      	subs	r3, r2, r3
 8005ca2:	2b02      	cmp	r3, #2
 8005ca4:	d901      	bls.n	8005caa <HAL_RCC_OscConfig+0x63e>
          {
            return HAL_TIMEOUT;
 8005ca6:	2303      	movs	r3, #3
 8005ca8:	e0d7      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005caa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005cae:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d1ed      	bne.n	8005c98 <HAL_RCC_OscConfig+0x62c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005cbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005cc0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005cc4:	68da      	ldr	r2, [r3, #12]
 8005cc6:	f248 030c 	movw	r3, #32780	@ 0x800c
 8005cca:	f2c0 139f 	movt	r3, #415	@ 0x19f
 8005cce:	4013      	ands	r3, r2
 8005cd0:	687a      	ldr	r2, [r7, #4]
 8005cd2:	6a11      	ldr	r1, [r2, #32]
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005cd8:	3a01      	subs	r2, #1
 8005cda:	0112      	lsls	r2, r2, #4
 8005cdc:	4311      	orrs	r1, r2
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005ce2:	0212      	lsls	r2, r2, #8
 8005ce4:	4311      	orrs	r1, r2
 8005ce6:	687a      	ldr	r2, [r7, #4]
 8005ce8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005cea:	0852      	lsrs	r2, r2, #1
 8005cec:	3a01      	subs	r2, #1
 8005cee:	0552      	lsls	r2, r2, #21
 8005cf0:	4311      	orrs	r1, r2
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005cf6:	0852      	lsrs	r2, r2, #1
 8005cf8:	3a01      	subs	r2, #1
 8005cfa:	0652      	lsls	r2, r2, #25
 8005cfc:	4311      	orrs	r1, r2
 8005cfe:	687a      	ldr	r2, [r7, #4]
 8005d00:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005d02:	06d2      	lsls	r2, r2, #27
 8005d04:	4311      	orrs	r1, r2
 8005d06:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005d0a:	f2c4 0202 	movt	r2, #16386	@ 0x4002
 8005d0e:	430b      	orrs	r3, r1
 8005d10:	60d3      	str	r3, [r2, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d16:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d20:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005d24:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8005d28:	601a      	str	r2, [r3, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005d2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d2e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005d32:	68da      	ldr	r2, [r3, #12]
 8005d34:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d38:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005d3c:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8005d40:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d42:	f7fc fe07 	bl	8002954 <HAL_GetTick>
 8005d46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d48:	e008      	b.n	8005d5c <HAL_RCC_OscConfig+0x6f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d4a:	f7fc fe03 	bl	8002954 <HAL_GetTick>
 8005d4e:	4602      	mov	r2, r0
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	1ad3      	subs	r3, r2, r3
 8005d54:	2b02      	cmp	r3, #2
 8005d56:	d901      	bls.n	8005d5c <HAL_RCC_OscConfig+0x6f0>
          {
            return HAL_TIMEOUT;
 8005d58:	2303      	movs	r3, #3
 8005d5a:	e07e      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d60:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d0ed      	beq.n	8005d4a <HAL_RCC_OscConfig+0x6de>
 8005d6e:	e073      	b.n	8005e58 <HAL_RCC_OscConfig+0x7ec>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d74:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005d7e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005d82:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8005d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d88:	f7fc fde4 	bl	8002954 <HAL_GetTick>
 8005d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d8e:	e008      	b.n	8005da2 <HAL_RCC_OscConfig+0x736>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d90:	f7fc fde0 	bl	8002954 <HAL_GetTick>
 8005d94:	4602      	mov	r2, r0
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	2b02      	cmp	r3, #2
 8005d9c:	d901      	bls.n	8005da2 <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 8005d9e:	2303      	movs	r3, #3
 8005da0:	e05b      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005da2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005da6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d1ed      	bne.n	8005d90 <HAL_RCC_OscConfig+0x724>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005db4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005db8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005dbc:	68d9      	ldr	r1, [r3, #12]
 8005dbe:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005dc2:	f2c4 0202 	movt	r2, #16386	@ 0x4002
 8005dc6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8005dca:	f6cf 63ee 	movt	r3, #65262	@ 0xfeee
 8005dce:	400b      	ands	r3, r1
 8005dd0:	60d3      	str	r3, [r2, #12]
 8005dd2:	e041      	b.n	8005e58 <HAL_RCC_OscConfig+0x7ec>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	69db      	ldr	r3, [r3, #28]
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d101      	bne.n	8005de0 <HAL_RCC_OscConfig+0x774>
      {
        return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e03c      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005de0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005de4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	f003 0203 	and.w	r2, r3, #3
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6a1b      	ldr	r3, [r3, #32]
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d12c      	bne.n	8005e54 <HAL_RCC_OscConfig+0x7e8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e04:	3b01      	subs	r3, #1
 8005e06:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	d123      	bne.n	8005e54 <HAL_RCC_OscConfig+0x7e8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e0c:	697b      	ldr	r3, [r7, #20]
 8005e0e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e16:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d11b      	bne.n	8005e54 <HAL_RCC_OscConfig+0x7e8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e26:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e28:	429a      	cmp	r2, r3
 8005e2a:	d113      	bne.n	8005e54 <HAL_RCC_OscConfig+0x7e8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e36:	085b      	lsrs	r3, r3, #1
 8005e38:	3b01      	subs	r3, #1
 8005e3a:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d109      	bne.n	8005e54 <HAL_RCC_OscConfig+0x7e8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e4a:	085b      	lsrs	r3, r3, #1
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d001      	beq.n	8005e58 <HAL_RCC_OscConfig+0x7ec>
      {
        return HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	e000      	b.n	8005e5a <HAL_RCC_OscConfig+0x7ee>
      }
    }
  }
  }

  return HAL_OK;
 8005e58:	2300      	movs	r3, #0
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3720      	adds	r7, #32
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}

08005e62 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e62:	b580      	push	{r7, lr}
 8005e64:	b086      	sub	sp, #24
 8005e66:	af00      	add	r7, sp, #0
 8005e68:	6078      	str	r0, [r7, #4]
 8005e6a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d101      	bne.n	8005e7a <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e18e      	b.n	8006198 <HAL_RCC_ClockConfig+0x336>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005e7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005e7e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 030f 	and.w	r3, r3, #15
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d919      	bls.n	8005ec2 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e8e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005e92:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f023 010f 	bic.w	r1, r3, #15
 8005e9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005ea0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005ea4:	683a      	ldr	r2, [r7, #0]
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eaa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005eae:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 030f 	and.w	r3, r3, #15
 8005eb8:	683a      	ldr	r2, [r7, #0]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d001      	beq.n	8005ec2 <HAL_RCC_ClockConfig+0x60>
    {
      return HAL_ERROR;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	e16a      	b.n	8006198 <HAL_RCC_ClockConfig+0x336>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f003 0301 	and.w	r3, r3, #1
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	f000 809b 	beq.w	8006006 <HAL_RCC_ClockConfig+0x1a4>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	685b      	ldr	r3, [r3, #4]
 8005ed4:	2b03      	cmp	r3, #3
 8005ed6:	d138      	bne.n	8005f4a <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ed8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005edc:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d101      	bne.n	8005eee <HAL_RCC_ClockConfig+0x8c>
      {
        return HAL_ERROR;
 8005eea:	2301      	movs	r3, #1
 8005eec:	e154      	b.n	8006198 <HAL_RCC_ClockConfig+0x336>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005eee:	f000 fa12 	bl	8006316 <RCC_GetSysClockFreqFromPLLSource>
 8005ef2:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005ef4:	693a      	ldr	r2, [r7, #16]
 8005ef6:	f44f 4334 	mov.w	r3, #46080	@ 0xb400
 8005efa:	f2c0 43c4 	movt	r3, #1220	@ 0x4c4
 8005efe:	429a      	cmp	r2, r3
 8005f00:	d957      	bls.n	8005fb2 <HAL_RCC_ClockConfig+0x150>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005f02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005f06:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d009      	beq.n	8005f28 <HAL_RCC_ClockConfig+0xc6>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d048      	beq.n	8005fb2 <HAL_RCC_ClockConfig+0x150>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d144      	bne.n	8005fb2 <HAL_RCC_ClockConfig+0x150>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005f28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005f2c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f36:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005f3a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005f3e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005f42:	609a      	str	r2, [r3, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005f44:	2380      	movs	r3, #128	@ 0x80
 8005f46:	617b      	str	r3, [r7, #20]
 8005f48:	e033      	b.n	8005fb2 <HAL_RCC_ClockConfig+0x150>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	d10a      	bne.n	8005f68 <HAL_RCC_ClockConfig+0x106>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005f56:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d10c      	bne.n	8005f7e <HAL_RCC_ClockConfig+0x11c>
        {
          return HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	e117      	b.n	8006198 <HAL_RCC_ClockConfig+0x336>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005f6c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d101      	bne.n	8005f7e <HAL_RCC_ClockConfig+0x11c>
        {
          return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e10c      	b.n	8006198 <HAL_RCC_ClockConfig+0x336>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005f7e:	f000 f90f 	bl	80061a0 <HAL_RCC_GetSysClockFreq>
 8005f82:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005f84:	693a      	ldr	r2, [r7, #16]
 8005f86:	f44f 4334 	mov.w	r3, #46080	@ 0xb400
 8005f8a:	f2c0 43c4 	movt	r3, #1220	@ 0x4c4
 8005f8e:	429a      	cmp	r2, r3
 8005f90:	d90f      	bls.n	8005fb2 <HAL_RCC_ClockConfig+0x150>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005f92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005f96:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005fa0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005fa4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005fa8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005fac:	609a      	str	r2, [r3, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005fae:	2380      	movs	r3, #128	@ 0x80
 8005fb0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005fb2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005fb6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	f023 0103 	bic.w	r1, r3, #3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	685a      	ldr	r2, [r3, #4]
 8005fc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005fc8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005fcc:	430a      	orrs	r2, r1
 8005fce:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fd0:	f7fc fcc0 	bl	8002954 <HAL_GetTick>
 8005fd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fd6:	e00a      	b.n	8005fee <HAL_RCC_ClockConfig+0x18c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fd8:	f7fc fcbc 	bl	8002954 <HAL_GetTick>
 8005fdc:	4602      	mov	r2, r0
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d901      	bls.n	8005fee <HAL_RCC_ClockConfig+0x18c>
      {
        return HAL_TIMEOUT;
 8005fea:	2303      	movs	r3, #3
 8005fec:	e0d4      	b.n	8006198 <HAL_RCC_ClockConfig+0x336>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005ff2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	f003 020c 	and.w	r2, r3, #12
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	429a      	cmp	r2, r3
 8006004:	d1e8      	bne.n	8005fd8 <HAL_RCC_ClockConfig+0x176>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 0302 	and.w	r3, r3, #2
 800600e:	2b00      	cmp	r3, #0
 8006010:	d035      	beq.n	800607e <HAL_RCC_ClockConfig+0x21c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f003 0304 	and.w	r3, r3, #4
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00b      	beq.n	8006036 <HAL_RCC_ClockConfig+0x1d4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800601e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006022:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006026:	689a      	ldr	r2, [r3, #8]
 8006028:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800602c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006030:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8006034:	609a      	str	r2, [r3, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f003 0308 	and.w	r3, r3, #8
 800603e:	2b00      	cmp	r3, #0
 8006040:	d00d      	beq.n	800605e <HAL_RCC_ClockConfig+0x1fc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006042:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006046:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8006050:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006054:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006058:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 800605c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800605e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006062:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	f023 01f0 	bic.w	r1, r3, #240	@ 0xf0
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	689a      	ldr	r2, [r3, #8]
 8006070:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006074:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006078:	430a      	orrs	r2, r1
 800607a:	609a      	str	r2, [r3, #8]
 800607c:	e00e      	b.n	800609c <HAL_RCC_ClockConfig+0x23a>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	2b80      	cmp	r3, #128	@ 0x80
 8006082:	d10b      	bne.n	800609c <HAL_RCC_ClockConfig+0x23a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006084:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006088:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800608c:	689a      	ldr	r2, [r3, #8]
 800608e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006092:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006096:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800609a:	609a      	str	r2, [r3, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800609c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80060a0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 030f 	and.w	r3, r3, #15
 80060aa:	683a      	ldr	r2, [r7, #0]
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d226      	bcs.n	80060fe <HAL_RCC_ClockConfig+0x29c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80060b4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f023 010f 	bic.w	r1, r3, #15
 80060be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80060c2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80060c6:	683a      	ldr	r2, [r7, #0]
 80060c8:	430a      	orrs	r2, r1
 80060ca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80060cc:	f7fc fc42 	bl	8002954 <HAL_GetTick>
 80060d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060d2:	e00a      	b.n	80060ea <HAL_RCC_ClockConfig+0x288>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060d4:	f7fc fc3e 	bl	8002954 <HAL_GetTick>
 80060d8:	4602      	mov	r2, r0
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	1ad3      	subs	r3, r2, r3
 80060de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d901      	bls.n	80060ea <HAL_RCC_ClockConfig+0x288>
      {
        return HAL_TIMEOUT;
 80060e6:	2303      	movs	r3, #3
 80060e8:	e056      	b.n	8006198 <HAL_RCC_ClockConfig+0x336>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80060ee:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f003 030f 	and.w	r3, r3, #15
 80060f8:	683a      	ldr	r2, [r7, #0]
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d1ea      	bne.n	80060d4 <HAL_RCC_ClockConfig+0x272>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 0304 	and.w	r3, r3, #4
 8006106:	2b00      	cmp	r3, #0
 8006108:	d00e      	beq.n	8006128 <HAL_RCC_ClockConfig+0x2c6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800610a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800610e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	68da      	ldr	r2, [r3, #12]
 800611c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006120:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006124:	430a      	orrs	r2, r1
 8006126:	609a      	str	r2, [r3, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f003 0308 	and.w	r3, r3, #8
 8006130:	2b00      	cmp	r3, #0
 8006132:	d00f      	beq.n	8006154 <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006134:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006138:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f423 5160 	bic.w	r1, r3, #14336	@ 0x3800
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	00da      	lsls	r2, r3, #3
 8006148:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800614c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006150:	430a      	orrs	r2, r1
 8006152:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006154:	f000 f824 	bl	80061a0 <HAL_RCC_GetSysClockFreq>
 8006158:	4601      	mov	r1, r0
 800615a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800615e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	091b      	lsrs	r3, r3, #4
 8006166:	f003 020f 	and.w	r2, r3, #15
 800616a:	f64b 0344 	movw	r3, #47172	@ 0xb844
 800616e:	f6c0 0300 	movt	r3, #2048	@ 0x800
 8006172:	5c9b      	ldrb	r3, [r3, r2]
 8006174:	f003 031f 	and.w	r3, r3, #31
 8006178:	fa21 f203 	lsr.w	r2, r1, r3
 800617c:	f240 0300 	movw	r3, #0
 8006180:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8006184:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006186:	f240 0304 	movw	r3, #4
 800618a:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4618      	mov	r0, r3
 8006192:	f7fc fb88 	bl	80028a6 <HAL_InitTick>
 8006196:	4603      	mov	r3, r0
}
 8006198:	4618      	mov	r0, r3
 800619a:	3718      	adds	r7, #24
 800619c:	46bd      	mov	sp, r7
 800619e:	bd80      	pop	{r7, pc}

080061a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061a0:	b480      	push	{r7}
 80061a2:	b087      	sub	sp, #28
 80061a4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80061a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80061aa:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	f003 030c 	and.w	r3, r3, #12
 80061b4:	2b04      	cmp	r3, #4
 80061b6:	d105      	bne.n	80061c4 <HAL_RCC_GetSysClockFreq+0x24>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80061b8:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 80061bc:	f2c0 03f4 	movt	r3, #244	@ 0xf4
 80061c0:	613b      	str	r3, [r7, #16]
 80061c2:	e065      	b.n	8006290 <HAL_RCC_GetSysClockFreq+0xf0>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80061c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80061c8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	f003 030c 	and.w	r3, r3, #12
 80061d2:	2b08      	cmp	r3, #8
 80061d4:	d105      	bne.n	80061e2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80061d6:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 80061da:	f2c0 037a 	movt	r3, #122	@ 0x7a
 80061de:	613b      	str	r3, [r7, #16]
 80061e0:	e056      	b.n	8006290 <HAL_RCC_GetSysClockFreq+0xf0>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80061e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80061e6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	f003 030c 	and.w	r3, r3, #12
 80061f0:	2b0c      	cmp	r3, #12
 80061f2:	d14b      	bne.n	800628c <HAL_RCC_GetSysClockFreq+0xec>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80061f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80061f8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80061fc:	68db      	ldr	r3, [r3, #12]
 80061fe:	f003 0303 	and.w	r3, r3, #3
 8006202:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006204:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006208:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	091b      	lsrs	r3, r3, #4
 8006210:	f003 030f 	and.w	r3, r3, #15
 8006214:	3301      	adds	r3, #1
 8006216:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2b03      	cmp	r3, #3
 800621c:	d112      	bne.n	8006244 <HAL_RCC_GetSysClockFreq+0xa4>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800621e:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 8006222:	f2c0 037a 	movt	r3, #122	@ 0x7a
 8006226:	68ba      	ldr	r2, [r7, #8]
 8006228:	fbb3 f2f2 	udiv	r2, r3, r2
 800622c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006230:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006234:	68db      	ldr	r3, [r3, #12]
 8006236:	0a1b      	lsrs	r3, r3, #8
 8006238:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800623c:	fb02 f303 	mul.w	r3, r2, r3
 8006240:	617b      	str	r3, [r7, #20]
      break;
 8006242:	e012      	b.n	800626a <HAL_RCC_GetSysClockFreq+0xca>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006244:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8006248:	f2c0 03f4 	movt	r3, #244	@ 0xf4
 800624c:	68ba      	ldr	r2, [r7, #8]
 800624e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006252:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006256:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	0a1b      	lsrs	r3, r3, #8
 800625e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006262:	fb02 f303 	mul.w	r3, r2, r3
 8006266:	617b      	str	r3, [r7, #20]
      break;
 8006268:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800626a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800626e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	0e5b      	lsrs	r3, r3, #25
 8006276:	f003 0303 	and.w	r3, r3, #3
 800627a:	3301      	adds	r3, #1
 800627c:	005b      	lsls	r3, r3, #1
 800627e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006280:	697a      	ldr	r2, [r7, #20]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	fbb2 f3f3 	udiv	r3, r2, r3
 8006288:	613b      	str	r3, [r7, #16]
 800628a:	e001      	b.n	8006290 <HAL_RCC_GetSysClockFreq+0xf0>
  }
  else
  {
    sysclockfreq = 0U;
 800628c:	2300      	movs	r3, #0
 800628e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006290:	693b      	ldr	r3, [r7, #16]
}
 8006292:	4618      	mov	r0, r3
 8006294:	371c      	adds	r7, #28
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr

0800629e <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800629e:	b480      	push	{r7}
 80062a0:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062a2:	f240 0300 	movw	r3, #0
 80062a6:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 80062aa:	681b      	ldr	r3, [r3, #0]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	46bd      	mov	sp, r7
 80062b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b4:	4770      	bx	lr

080062b6 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062b6:	b580      	push	{r7, lr}
 80062b8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80062ba:	f7ff fff0 	bl	800629e <HAL_RCC_GetHCLKFreq>
 80062be:	4601      	mov	r1, r0
 80062c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80062c4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	0a1b      	lsrs	r3, r3, #8
 80062cc:	f003 0207 	and.w	r2, r3, #7
 80062d0:	f64b 0354 	movw	r3, #47188	@ 0xb854
 80062d4:	f6c0 0300 	movt	r3, #2048	@ 0x800
 80062d8:	5c9b      	ldrb	r3, [r3, r2]
 80062da:	f003 031f 	and.w	r3, r3, #31
 80062de:	fa21 f303 	lsr.w	r3, r1, r3
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	bd80      	pop	{r7, pc}

080062e6 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062e6:	b580      	push	{r7, lr}
 80062e8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80062ea:	f7ff ffd8 	bl	800629e <HAL_RCC_GetHCLKFreq>
 80062ee:	4601      	mov	r1, r0
 80062f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80062f4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80062f8:	689b      	ldr	r3, [r3, #8]
 80062fa:	0adb      	lsrs	r3, r3, #11
 80062fc:	f003 0207 	and.w	r2, r3, #7
 8006300:	f64b 0354 	movw	r3, #47188	@ 0xb854
 8006304:	f6c0 0300 	movt	r3, #2048	@ 0x800
 8006308:	5c9b      	ldrb	r3, [r3, r2]
 800630a:	f003 031f 	and.w	r3, r3, #31
 800630e:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006312:	4618      	mov	r0, r3
 8006314:	bd80      	pop	{r7, pc}

08006316 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006316:	b480      	push	{r7}
 8006318:	b087      	sub	sp, #28
 800631a:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800631c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006320:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006324:	68db      	ldr	r3, [r3, #12]
 8006326:	f003 0303 	and.w	r3, r3, #3
 800632a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800632c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006330:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006334:	68db      	ldr	r3, [r3, #12]
 8006336:	091b      	lsrs	r3, r3, #4
 8006338:	f003 030f 	and.w	r3, r3, #15
 800633c:	3301      	adds	r3, #1
 800633e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006340:	693b      	ldr	r3, [r7, #16]
 8006342:	2b03      	cmp	r3, #3
 8006344:	d112      	bne.n	800636c <RCC_GetSysClockFreqFromPLLSource+0x56>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006346:	f44f 5390 	mov.w	r3, #4608	@ 0x1200
 800634a:	f2c0 037a 	movt	r3, #122	@ 0x7a
 800634e:	68fa      	ldr	r2, [r7, #12]
 8006350:	fbb3 f2f2 	udiv	r2, r3, r2
 8006354:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006358:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	0a1b      	lsrs	r3, r3, #8
 8006360:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006364:	fb02 f303 	mul.w	r3, r2, r3
 8006368:	617b      	str	r3, [r7, #20]
    break;
 800636a:	e012      	b.n	8006392 <RCC_GetSysClockFreqFromPLLSource+0x7c>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800636c:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8006370:	f2c0 03f4 	movt	r3, #244	@ 0xf4
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	fbb3 f2f2 	udiv	r2, r3, r2
 800637a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800637e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006382:	68db      	ldr	r3, [r3, #12]
 8006384:	0a1b      	lsrs	r3, r3, #8
 8006386:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800638a:	fb02 f303 	mul.w	r3, r2, r3
 800638e:	617b      	str	r3, [r7, #20]
    break;
 8006390:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006392:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006396:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	0e5b      	lsrs	r3, r3, #25
 800639e:	f003 0303 	and.w	r3, r3, #3
 80063a2:	3301      	adds	r3, #1
 80063a4:	005b      	lsls	r3, r3, #1
 80063a6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80063a8:	697a      	ldr	r2, [r7, #20]
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80063b0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80063b2:	687b      	ldr	r3, [r7, #4]
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	371c      	adds	r7, #28
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr

080063c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b086      	sub	sp, #24
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80063c8:	2300      	movs	r3, #0
 80063ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80063cc:	2300      	movs	r3, #0
 80063ce:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80063d8:	2b00      	cmp	r3, #0
 80063da:	f000 80cd 	beq.w	8006578 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063de:	2300      	movs	r3, #0
 80063e0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80063e6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80063ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d116      	bne.n	8006422 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80063f8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80063fc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80063fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006402:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006406:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800640a:	659a      	str	r2, [r3, #88]	@ 0x58
 800640c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006410:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006414:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006416:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800641a:	60bb      	str	r3, [r7, #8]
 800641c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800641e:	2301      	movs	r3, #1
 8006420:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006422:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8006426:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8006430:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8006434:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006438:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800643a:	f7fc fa8b 	bl	8002954 <HAL_GetTick>
 800643e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006440:	e009      	b.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006442:	f7fc fa87 	bl	8002954 <HAL_GetTick>
 8006446:	4602      	mov	r2, r0
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	1ad3      	subs	r3, r2, r3
 800644c:	2b02      	cmp	r3, #2
 800644e:	d902      	bls.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        ret = HAL_TIMEOUT;
 8006450:	2303      	movs	r3, #3
 8006452:	74fb      	strb	r3, [r7, #19]
        break;
 8006454:	e008      	b.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006456:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 800645a:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006464:	2b00      	cmp	r3, #0
 8006466:	d0ec      	beq.n	8006442 <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
    }

    if(ret == HAL_OK)
 8006468:	7cfb      	ldrb	r3, [r7, #19]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d173      	bne.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x196>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800646e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006472:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006476:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800647a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800647e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d030      	beq.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800648a:	697a      	ldr	r2, [r7, #20]
 800648c:	429a      	cmp	r2, r3
 800648e:	d02b      	beq.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x128>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006490:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006494:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800649c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064a0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80064a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80064a6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80064aa:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80064ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80064b2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80064b6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80064ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80064be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80064c2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80064c6:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80064ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80064ce:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80064d2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80064d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80064da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80064de:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80064e2:	697a      	ldr	r2, [r7, #20]
 80064e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	f003 0301 	and.w	r3, r3, #1
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d019      	beq.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064f2:	f7fc fa2f 	bl	8002954 <HAL_GetTick>
 80064f6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80064f8:	e00b      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x152>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064fa:	f7fc fa2b 	bl	8002954 <HAL_GetTick>
 80064fe:	4602      	mov	r2, r0
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	1ad3      	subs	r3, r2, r3
 8006504:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006508:	4293      	cmp	r3, r2
 800650a:	d902      	bls.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x152>
          {
            ret = HAL_TIMEOUT;
 800650c:	2303      	movs	r3, #3
 800650e:	74fb      	strb	r3, [r7, #19]
            break;
 8006510:	e009      	b.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x166>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006512:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006516:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800651a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800651e:	f003 0302 	and.w	r3, r3, #2
 8006522:	2b00      	cmp	r3, #0
 8006524:	d0e9      	beq.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x13a>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006526:	7cfb      	ldrb	r3, [r7, #19]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d111      	bne.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x190>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800652c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006530:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006534:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006538:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006540:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006544:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006548:	430a      	orrs	r2, r1
 800654a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800654e:	e004      	b.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x19a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006550:	7cfb      	ldrb	r3, [r7, #19]
 8006552:	74bb      	strb	r3, [r7, #18]
 8006554:	e001      	b.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x19a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006556:	7cfb      	ldrb	r3, [r7, #19]
 8006558:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800655a:	7c7b      	ldrb	r3, [r7, #17]
 800655c:	2b01      	cmp	r3, #1
 800655e:	d10b      	bne.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006560:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006564:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006568:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800656a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800656e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006572:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8006576:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f003 0301 	and.w	r3, r3, #1
 8006580:	2b00      	cmp	r3, #0
 8006582:	d010      	beq.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006584:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006588:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800658c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006590:	f023 0103 	bic.w	r1, r3, #3
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	685a      	ldr	r2, [r3, #4]
 8006598:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800659c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80065a0:	430a      	orrs	r2, r1
 80065a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 0302 	and.w	r3, r3, #2
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d010      	beq.n	80065d4 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80065b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80065b6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80065ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065be:	f023 010c 	bic.w	r1, r3, #12
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	689a      	ldr	r2, [r3, #8]
 80065c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80065ca:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80065ce:	430a      	orrs	r2, r1
 80065d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f003 0304 	and.w	r3, r3, #4
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d010      	beq.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80065e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80065e4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80065e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065ec:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	68da      	ldr	r2, [r3, #12]
 80065f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80065f8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80065fc:	430a      	orrs	r2, r1
 80065fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 0308 	and.w	r3, r3, #8
 800660a:	2b00      	cmp	r3, #0
 800660c:	d010      	beq.n	8006630 <HAL_RCCEx_PeriphCLKConfig+0x270>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800660e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006612:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006616:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800661a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	691a      	ldr	r2, [r3, #16]
 8006622:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006626:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800662a:	430a      	orrs	r2, r1
 800662c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 0310 	and.w	r3, r3, #16
 8006638:	2b00      	cmp	r3, #0
 800663a:	d010      	beq.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800663c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006640:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006644:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006648:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	695a      	ldr	r2, [r3, #20]
 8006650:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006654:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006658:	430a      	orrs	r2, r1
 800665a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f003 0320 	and.w	r3, r3, #32
 8006666:	2b00      	cmp	r3, #0
 8006668:	d010      	beq.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x2cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800666a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800666e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006672:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006676:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	699a      	ldr	r2, [r3, #24]
 800667e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006682:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006686:	430a      	orrs	r2, r1
 8006688:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006694:	2b00      	cmp	r3, #0
 8006696:	d010      	beq.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006698:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800669c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80066a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066a4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	69da      	ldr	r2, [r3, #28]
 80066ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80066b0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80066b4:	430a      	orrs	r2, r1
 80066b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d010      	beq.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80066c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80066ca:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80066ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066d2:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6a1a      	ldr	r2, [r3, #32]
 80066da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80066de:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80066e2:	430a      	orrs	r2, r1
 80066e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d010      	beq.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x356>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80066f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80066f8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80066fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006700:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006708:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800670c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006710:	430a      	orrs	r2, r1
 8006712:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800671e:	2b00      	cmp	r3, #0
 8006720:	d010      	beq.n	8006744 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006722:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006726:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800672a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800672e:	f023 0103 	bic.w	r1, r3, #3
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006736:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800673a:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800673e:	430a      	orrs	r2, r1
 8006740:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800674c:	2b00      	cmp	r3, #0
 800674e:	d010      	beq.n	8006772 <HAL_RCCEx_PeriphCLKConfig+0x3b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006750:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006754:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006758:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800675c:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006764:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006768:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800676c:	430a      	orrs	r2, r1
 800676e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800677a:	2b00      	cmp	r3, #0
 800677c:	d021      	beq.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x402>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800677e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006782:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800678a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006792:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006796:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800679a:	430a      	orrs	r2, r1
 800679c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80067a8:	d10b      	bne.n	80067c2 <HAL_RCCEx_PeriphCLKConfig+0x402>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80067ae:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80067b2:	68da      	ldr	r2, [r3, #12]
 80067b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80067b8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80067bc:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80067c0:	60da      	str	r2, [r3, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d021      	beq.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80067ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80067d2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80067d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067da:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80067e6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80067ea:	430a      	orrs	r2, r1
 80067ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067f4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80067f8:	d10b      	bne.n	8006812 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80067fe:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006802:	68da      	ldr	r2, [r3, #12]
 8006804:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006808:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800680c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8006810:	60da      	str	r2, [r3, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800681a:	2b00      	cmp	r3, #0
 800681c:	d021      	beq.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800681e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006822:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800682a:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006832:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006836:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800683a:	430a      	orrs	r2, r1
 800683c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006844:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006848:	d10b      	bne.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800684a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800684e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006852:	68da      	ldr	r2, [r3, #12]
 8006854:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006858:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800685c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8006860:	60da      	str	r2, [r3, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800686a:	2b00      	cmp	r3, #0
 800686c:	d021      	beq.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800686e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006872:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006876:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800687a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006882:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006886:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800688a:	430a      	orrs	r2, r1
 800688c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006894:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006898:	d10b      	bne.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800689a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800689e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80068a2:	68da      	ldr	r2, [r3, #12]
 80068a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80068a8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80068ac:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80068b0:	60da      	str	r2, [r3, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d021      	beq.n	8006902 <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80068be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80068c2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80068c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068ca:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80068d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80068d6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80068da:	430a      	orrs	r2, r1
 80068dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068e8:	d10b      	bne.n	8006902 <HAL_RCCEx_PeriphCLKConfig+0x542>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80068ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80068ee:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80068f2:	68da      	ldr	r2, [r3, #12]
 80068f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80068f8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80068fc:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8006900:	60da      	str	r2, [r3, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800690a:	2b00      	cmp	r3, #0
 800690c:	d021      	beq.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0x592>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800690e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006912:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800691a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006922:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006926:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800692a:	430a      	orrs	r2, r1
 800692c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006934:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006938:	d10b      	bne.n	8006952 <HAL_RCCEx_PeriphCLKConfig+0x592>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800693a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800693e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006942:	68da      	ldr	r2, [r3, #12]
 8006944:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006948:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800694c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8006950:	60da      	str	r2, [r3, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800695a:	2b00      	cmp	r3, #0
 800695c:	d021      	beq.n	80069a2 <HAL_RCCEx_PeriphCLKConfig+0x5e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800695e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006962:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006966:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800696a:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006972:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006976:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800697a:	430a      	orrs	r2, r1
 800697c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006984:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006988:	d10b      	bne.n	80069a2 <HAL_RCCEx_PeriphCLKConfig+0x5e2>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800698a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800698e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8006992:	68da      	ldr	r2, [r3, #12]
 8006994:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006998:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 800699c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80069a0:	60da      	str	r2, [r3, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d021      	beq.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x632>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80069ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80069b2:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80069b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80069ba:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80069c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80069c6:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80069ca:	430a      	orrs	r2, r1
 80069cc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80069d8:	d10b      	bne.n	80069f2 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80069da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80069de:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80069e2:	68da      	ldr	r2, [r3, #12]
 80069e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80069e8:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80069ec:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80069f0:	60da      	str	r2, [r3, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80069f2:	7cbb      	ldrb	r3, [r7, #18]
}
 80069f4:	4618      	mov	r0, r3
 80069f6:	3718      	adds	r7, #24
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d101      	bne.n	8006a0e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e09d      	b.n	8006b4a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d108      	bne.n	8006a28 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a1e:	d009      	beq.n	8006a34 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2200      	movs	r2, #0
 8006a24:	61da      	str	r2, [r3, #28]
 8006a26:	e005      	b.n	8006a34 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2200      	movs	r2, #0
 8006a32:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006a40:	b2db      	uxtb	r3, r3
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d106      	bne.n	8006a54 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f7fa fe9b 	bl	800178a <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2202      	movs	r2, #2
 8006a58:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a6a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006a74:	d902      	bls.n	8006a7c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006a76:	2300      	movs	r3, #0
 8006a78:	60fb      	str	r3, [r7, #12]
 8006a7a:	e002      	b.n	8006a82 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006a7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006a80:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006a8a:	d007      	beq.n	8006a9c <HAL_SPI_Init+0xa0>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006a94:	d002      	beq.n	8006a9c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006aac:	431a      	orrs	r2, r3
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	691b      	ldr	r3, [r3, #16]
 8006ab2:	f003 0302 	and.w	r3, r3, #2
 8006ab6:	431a      	orrs	r2, r3
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	695b      	ldr	r3, [r3, #20]
 8006abc:	f003 0301 	and.w	r3, r3, #1
 8006ac0:	431a      	orrs	r2, r3
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	699b      	ldr	r3, [r3, #24]
 8006ac6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006aca:	431a      	orrs	r2, r3
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	69db      	ldr	r3, [r3, #28]
 8006ad0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006ad4:	431a      	orrs	r2, r3
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6a1b      	ldr	r3, [r3, #32]
 8006ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ade:	ea42 0103 	orr.w	r1, r2, r3
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	430a      	orrs	r2, r1
 8006af0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	699b      	ldr	r3, [r3, #24]
 8006af6:	0c1b      	lsrs	r3, r3, #16
 8006af8:	f003 0204 	and.w	r2, r3, #4
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b00:	f003 0310 	and.w	r3, r3, #16
 8006b04:	431a      	orrs	r2, r3
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b0a:	f003 0308 	and.w	r3, r3, #8
 8006b0e:	431a      	orrs	r2, r3
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	68db      	ldr	r3, [r3, #12]
 8006b14:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006b18:	ea42 0103 	orr.w	r1, r2, r3
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	430a      	orrs	r2, r1
 8006b28:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	69da      	ldr	r2, [r3, #28]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006b38:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2201      	movs	r2, #1
 8006b44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006b48:	2300      	movs	r3, #0
}
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	3710      	adds	r7, #16
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}

08006b52 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b52:	b580      	push	{r7, lr}
 8006b54:	b088      	sub	sp, #32
 8006b56:	af00      	add	r7, sp, #0
 8006b58:	60f8      	str	r0, [r7, #12]
 8006b5a:	60b9      	str	r1, [r7, #8]
 8006b5c:	603b      	str	r3, [r7, #0]
 8006b5e:	4613      	mov	r3, r2
 8006b60:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b62:	f7fb fef7 	bl	8002954 <HAL_GetTick>
 8006b66:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006b68:	88fb      	ldrh	r3, [r7, #6]
 8006b6a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d001      	beq.n	8006b7c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006b78:	2302      	movs	r3, #2
 8006b7a:	e15c      	b.n	8006e36 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d002      	beq.n	8006b88 <HAL_SPI_Transmit+0x36>
 8006b82:	88fb      	ldrh	r3, [r7, #6]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d101      	bne.n	8006b8c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e154      	b.n	8006e36 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d101      	bne.n	8006b9a <HAL_SPI_Transmit+0x48>
 8006b96:	2302      	movs	r3, #2
 8006b98:	e14d      	b.n	8006e36 <HAL_SPI_Transmit+0x2e4>
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	2201      	movs	r2, #1
 8006b9e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	2203      	movs	r2, #3
 8006ba6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2200      	movs	r2, #0
 8006bae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	68ba      	ldr	r2, [r7, #8]
 8006bb4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	88fa      	ldrh	r2, [r7, #6]
 8006bba:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	88fa      	ldrh	r2, [r7, #6]
 8006bc0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2200      	movs	r2, #0
 8006be2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006bec:	d10f      	bne.n	8006c0e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	681a      	ldr	r2, [r3, #0]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006bfc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	681a      	ldr	r2, [r3, #0]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006c0c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c18:	2b40      	cmp	r3, #64	@ 0x40
 8006c1a:	d007      	beq.n	8006c2c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c2a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	68db      	ldr	r3, [r3, #12]
 8006c30:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006c34:	d952      	bls.n	8006cdc <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d002      	beq.n	8006c44 <HAL_SPI_Transmit+0xf2>
 8006c3e:	8b7b      	ldrh	r3, [r7, #26]
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d145      	bne.n	8006cd0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c48:	881a      	ldrh	r2, [r3, #0]
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c54:	1c9a      	adds	r2, r3, #2
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	3b01      	subs	r3, #1
 8006c62:	b29a      	uxth	r2, r3
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006c68:	e032      	b.n	8006cd0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	f003 0302 	and.w	r3, r3, #2
 8006c74:	2b02      	cmp	r3, #2
 8006c76:	d112      	bne.n	8006c9e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c7c:	881a      	ldrh	r2, [r3, #0]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c88:	1c9a      	adds	r2, r3, #2
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	3b01      	subs	r3, #1
 8006c96:	b29a      	uxth	r2, r3
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006c9c:	e018      	b.n	8006cd0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c9e:	f7fb fe59 	bl	8002954 <HAL_GetTick>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	69fb      	ldr	r3, [r7, #28]
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	683a      	ldr	r2, [r7, #0]
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d803      	bhi.n	8006cb6 <HAL_SPI_Transmit+0x164>
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cb4:	d102      	bne.n	8006cbc <HAL_SPI_Transmit+0x16a>
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d109      	bne.n	8006cd0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006ccc:	2303      	movs	r3, #3
 8006cce:	e0b2      	b.n	8006e36 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d1c7      	bne.n	8006c6a <HAL_SPI_Transmit+0x118>
 8006cda:	e083      	b.n	8006de4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d002      	beq.n	8006cea <HAL_SPI_Transmit+0x198>
 8006ce4:	8b7b      	ldrh	r3, [r7, #26]
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d177      	bne.n	8006dda <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d912      	bls.n	8006d1a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cf8:	881a      	ldrh	r2, [r3, #0]
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d04:	1c9a      	adds	r2, r3, #2
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d0e:	b29b      	uxth	r3, r3
 8006d10:	3b02      	subs	r3, #2
 8006d12:	b29a      	uxth	r2, r3
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006d18:	e05f      	b.n	8006dda <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	330c      	adds	r3, #12
 8006d24:	7812      	ldrb	r2, [r2, #0]
 8006d26:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d2c:	1c5a      	adds	r2, r3, #1
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d36:	b29b      	uxth	r3, r3
 8006d38:	3b01      	subs	r3, #1
 8006d3a:	b29a      	uxth	r2, r3
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006d40:	e04b      	b.n	8006dda <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	f003 0302 	and.w	r3, r3, #2
 8006d4c:	2b02      	cmp	r3, #2
 8006d4e:	d12b      	bne.n	8006da8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	2b01      	cmp	r3, #1
 8006d58:	d912      	bls.n	8006d80 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d5e:	881a      	ldrh	r2, [r3, #0]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d6a:	1c9a      	adds	r2, r3, #2
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d74:	b29b      	uxth	r3, r3
 8006d76:	3b02      	subs	r3, #2
 8006d78:	b29a      	uxth	r2, r3
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006d7e:	e02c      	b.n	8006dda <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	330c      	adds	r3, #12
 8006d8a:	7812      	ldrb	r2, [r2, #0]
 8006d8c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d92:	1c5a      	adds	r2, r3, #1
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d9c:	b29b      	uxth	r3, r3
 8006d9e:	3b01      	subs	r3, #1
 8006da0:	b29a      	uxth	r2, r3
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006da6:	e018      	b.n	8006dda <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006da8:	f7fb fdd4 	bl	8002954 <HAL_GetTick>
 8006dac:	4602      	mov	r2, r0
 8006dae:	69fb      	ldr	r3, [r7, #28]
 8006db0:	1ad3      	subs	r3, r2, r3
 8006db2:	683a      	ldr	r2, [r7, #0]
 8006db4:	429a      	cmp	r2, r3
 8006db6:	d803      	bhi.n	8006dc0 <HAL_SPI_Transmit+0x26e>
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dbe:	d102      	bne.n	8006dc6 <HAL_SPI_Transmit+0x274>
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d109      	bne.n	8006dda <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2201      	movs	r2, #1
 8006dca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006dd6:	2303      	movs	r3, #3
 8006dd8:	e02d      	b.n	8006e36 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d1ae      	bne.n	8006d42 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006de4:	69fa      	ldr	r2, [r7, #28]
 8006de6:	6839      	ldr	r1, [r7, #0]
 8006de8:	68f8      	ldr	r0, [r7, #12]
 8006dea:	f000 fcf5 	bl	80077d8 <SPI_EndRxTxTransaction>
 8006dee:	4603      	mov	r3, r0
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d002      	beq.n	8006dfa <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2220      	movs	r2, #32
 8006df8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d10a      	bne.n	8006e18 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e02:	2300      	movs	r3, #0
 8006e04:	617b      	str	r3, [r7, #20]
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	617b      	str	r3, [r7, #20]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	689b      	ldr	r3, [r3, #8]
 8006e14:	617b      	str	r3, [r7, #20]
 8006e16:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2200      	movs	r2, #0
 8006e24:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d001      	beq.n	8006e34 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006e30:	2301      	movs	r3, #1
 8006e32:	e000      	b.n	8006e36 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006e34:	2300      	movs	r3, #0
  }
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3720      	adds	r7, #32
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}

08006e3e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e3e:	b580      	push	{r7, lr}
 8006e40:	b088      	sub	sp, #32
 8006e42:	af02      	add	r7, sp, #8
 8006e44:	60f8      	str	r0, [r7, #12]
 8006e46:	60b9      	str	r1, [r7, #8]
 8006e48:	603b      	str	r3, [r7, #0]
 8006e4a:	4613      	mov	r3, r2
 8006e4c:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006e54:	b2db      	uxtb	r3, r3
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d001      	beq.n	8006e5e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006e5a:	2302      	movs	r3, #2
 8006e5c:	e123      	b.n	80070a6 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d002      	beq.n	8006e6a <HAL_SPI_Receive+0x2c>
 8006e64:	88fb      	ldrh	r3, [r7, #6]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d101      	bne.n	8006e6e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	e11b      	b.n	80070a6 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e76:	d112      	bne.n	8006e9e <HAL_SPI_Receive+0x60>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d10e      	bne.n	8006e9e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2204      	movs	r2, #4
 8006e84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006e88:	88fa      	ldrh	r2, [r7, #6]
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	9300      	str	r3, [sp, #0]
 8006e8e:	4613      	mov	r3, r2
 8006e90:	68ba      	ldr	r2, [r7, #8]
 8006e92:	68b9      	ldr	r1, [r7, #8]
 8006e94:	68f8      	ldr	r0, [r7, #12]
 8006e96:	f000 f90a 	bl	80070ae <HAL_SPI_TransmitReceive>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	e103      	b.n	80070a6 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e9e:	f7fb fd59 	bl	8002954 <HAL_GetTick>
 8006ea2:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	d101      	bne.n	8006eb2 <HAL_SPI_Receive+0x74>
 8006eae:	2302      	movs	r3, #2
 8006eb0:	e0f9      	b.n	80070a6 <HAL_SPI_Receive+0x268>
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2201      	movs	r2, #1
 8006eb6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	2204      	movs	r2, #4
 8006ebe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	68ba      	ldr	r2, [r7, #8]
 8006ecc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	88fa      	ldrh	r2, [r7, #6]
 8006ed2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	88fa      	ldrh	r2, [r7, #6]
 8006eda:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2200      	movs	r2, #0
 8006eee:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006f04:	d908      	bls.n	8006f18 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	685a      	ldr	r2, [r3, #4]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006f14:	605a      	str	r2, [r3, #4]
 8006f16:	e007      	b.n	8006f28 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	685a      	ldr	r2, [r3, #4]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006f26:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	689b      	ldr	r3, [r3, #8]
 8006f2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f30:	d10f      	bne.n	8006f52 <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	681a      	ldr	r2, [r3, #0]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f40:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006f50:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f5c:	2b40      	cmp	r3, #64	@ 0x40
 8006f5e:	d007      	beq.n	8006f70 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	681a      	ldr	r2, [r3, #0]
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006f6e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006f78:	d875      	bhi.n	8007066 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006f7a:	e037      	b.n	8006fec <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	f003 0301 	and.w	r3, r3, #1
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	d117      	bne.n	8006fba <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f103 020c 	add.w	r2, r3, #12
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f96:	7812      	ldrb	r2, [r2, #0]
 8006f98:	b2d2      	uxtb	r2, r2
 8006f9a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fa0:	1c5a      	adds	r2, r3, #1
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	3b01      	subs	r3, #1
 8006fb0:	b29a      	uxth	r2, r3
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006fb8:	e018      	b.n	8006fec <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006fba:	f7fb fccb 	bl	8002954 <HAL_GetTick>
 8006fbe:	4602      	mov	r2, r0
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	1ad3      	subs	r3, r2, r3
 8006fc4:	683a      	ldr	r2, [r7, #0]
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d803      	bhi.n	8006fd2 <HAL_SPI_Receive+0x194>
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fd0:	d102      	bne.n	8006fd8 <HAL_SPI_Receive+0x19a>
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d109      	bne.n	8006fec <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006fe8:	2303      	movs	r3, #3
 8006fea:	e05c      	b.n	80070a6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006ff2:	b29b      	uxth	r3, r3
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d1c1      	bne.n	8006f7c <HAL_SPI_Receive+0x13e>
 8006ff8:	e03b      	b.n	8007072 <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	689b      	ldr	r3, [r3, #8]
 8007000:	f003 0301 	and.w	r3, r3, #1
 8007004:	2b01      	cmp	r3, #1
 8007006:	d115      	bne.n	8007034 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	68da      	ldr	r2, [r3, #12]
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007012:	b292      	uxth	r2, r2
 8007014:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800701a:	1c9a      	adds	r2, r3, #2
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007026:	b29b      	uxth	r3, r3
 8007028:	3b01      	subs	r3, #1
 800702a:	b29a      	uxth	r2, r3
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007032:	e018      	b.n	8007066 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007034:	f7fb fc8e 	bl	8002954 <HAL_GetTick>
 8007038:	4602      	mov	r2, r0
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	1ad3      	subs	r3, r2, r3
 800703e:	683a      	ldr	r2, [r7, #0]
 8007040:	429a      	cmp	r2, r3
 8007042:	d803      	bhi.n	800704c <HAL_SPI_Receive+0x20e>
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800704a:	d102      	bne.n	8007052 <HAL_SPI_Receive+0x214>
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d109      	bne.n	8007066 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	2201      	movs	r2, #1
 8007056:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2200      	movs	r2, #0
 800705e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007062:	2303      	movs	r3, #3
 8007064:	e01f      	b.n	80070a6 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800706c:	b29b      	uxth	r3, r3
 800706e:	2b00      	cmp	r3, #0
 8007070:	d1c3      	bne.n	8006ffa <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007072:	697a      	ldr	r2, [r7, #20]
 8007074:	6839      	ldr	r1, [r7, #0]
 8007076:	68f8      	ldr	r0, [r7, #12]
 8007078:	f000 fb56 	bl	8007728 <SPI_EndRxTransaction>
 800707c:	4603      	mov	r3, r0
 800707e:	2b00      	cmp	r3, #0
 8007080:	d002      	beq.n	8007088 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2220      	movs	r2, #32
 8007086:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2201      	movs	r2, #1
 800708c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2200      	movs	r2, #0
 8007094:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800709c:	2b00      	cmp	r3, #0
 800709e:	d001      	beq.n	80070a4 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e000      	b.n	80070a6 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 80070a4:	2300      	movs	r3, #0
  }
}
 80070a6:	4618      	mov	r0, r3
 80070a8:	3718      	adds	r7, #24
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bd80      	pop	{r7, pc}

080070ae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80070ae:	b580      	push	{r7, lr}
 80070b0:	b08a      	sub	sp, #40	@ 0x28
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	60f8      	str	r0, [r7, #12]
 80070b6:	60b9      	str	r1, [r7, #8]
 80070b8:	607a      	str	r2, [r7, #4]
 80070ba:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80070bc:	2301      	movs	r3, #1
 80070be:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80070c0:	f7fb fc48 	bl	8002954 <HAL_GetTick>
 80070c4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80070cc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80070d4:	887b      	ldrh	r3, [r7, #2]
 80070d6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80070d8:	887b      	ldrh	r3, [r7, #2]
 80070da:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80070dc:	7ffb      	ldrb	r3, [r7, #31]
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d00c      	beq.n	80070fc <HAL_SPI_TransmitReceive+0x4e>
 80070e2:	69bb      	ldr	r3, [r7, #24]
 80070e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80070e8:	d106      	bne.n	80070f8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d102      	bne.n	80070f8 <HAL_SPI_TransmitReceive+0x4a>
 80070f2:	7ffb      	ldrb	r3, [r7, #31]
 80070f4:	2b04      	cmp	r3, #4
 80070f6:	d001      	beq.n	80070fc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80070f8:	2302      	movs	r3, #2
 80070fa:	e1f3      	b.n	80074e4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d005      	beq.n	800710e <HAL_SPI_TransmitReceive+0x60>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d002      	beq.n	800710e <HAL_SPI_TransmitReceive+0x60>
 8007108:	887b      	ldrh	r3, [r7, #2]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d101      	bne.n	8007112 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	e1e8      	b.n	80074e4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007118:	2b01      	cmp	r3, #1
 800711a:	d101      	bne.n	8007120 <HAL_SPI_TransmitReceive+0x72>
 800711c:	2302      	movs	r3, #2
 800711e:	e1e1      	b.n	80074e4 <HAL_SPI_TransmitReceive+0x436>
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2201      	movs	r2, #1
 8007124:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800712e:	b2db      	uxtb	r3, r3
 8007130:	2b04      	cmp	r3, #4
 8007132:	d003      	beq.n	800713c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	2205      	movs	r2, #5
 8007138:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2200      	movs	r2, #0
 8007140:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	687a      	ldr	r2, [r7, #4]
 8007146:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	887a      	ldrh	r2, [r7, #2]
 800714c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	887a      	ldrh	r2, [r7, #2]
 8007154:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	68ba      	ldr	r2, [r7, #8]
 800715c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	887a      	ldrh	r2, [r7, #2]
 8007162:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	887a      	ldrh	r2, [r7, #2]
 8007168:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2200      	movs	r2, #0
 800716e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2200      	movs	r2, #0
 8007174:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	68db      	ldr	r3, [r3, #12]
 800717a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800717e:	d802      	bhi.n	8007186 <HAL_SPI_TransmitReceive+0xd8>
 8007180:	8abb      	ldrh	r3, [r7, #20]
 8007182:	2b01      	cmp	r3, #1
 8007184:	d908      	bls.n	8007198 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	685a      	ldr	r2, [r3, #4]
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007194:	605a      	str	r2, [r3, #4]
 8007196:	e007      	b.n	80071a8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	685a      	ldr	r2, [r3, #4]
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80071a6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071b2:	2b40      	cmp	r3, #64	@ 0x40
 80071b4:	d007      	beq.n	80071c6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071c4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	68db      	ldr	r3, [r3, #12]
 80071ca:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80071ce:	f240 8083 	bls.w	80072d8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d002      	beq.n	80071e0 <HAL_SPI_TransmitReceive+0x132>
 80071da:	8afb      	ldrh	r3, [r7, #22]
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d16f      	bne.n	80072c0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071e4:	881a      	ldrh	r2, [r3, #0]
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071f0:	1c9a      	adds	r2, r3, #2
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071fa:	b29b      	uxth	r3, r3
 80071fc:	3b01      	subs	r3, #1
 80071fe:	b29a      	uxth	r2, r3
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007204:	e05c      	b.n	80072c0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	689b      	ldr	r3, [r3, #8]
 800720c:	f003 0302 	and.w	r3, r3, #2
 8007210:	2b02      	cmp	r3, #2
 8007212:	d11b      	bne.n	800724c <HAL_SPI_TransmitReceive+0x19e>
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007218:	b29b      	uxth	r3, r3
 800721a:	2b00      	cmp	r3, #0
 800721c:	d016      	beq.n	800724c <HAL_SPI_TransmitReceive+0x19e>
 800721e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007220:	2b01      	cmp	r3, #1
 8007222:	d113      	bne.n	800724c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007228:	881a      	ldrh	r2, [r3, #0]
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007234:	1c9a      	adds	r2, r3, #2
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800723e:	b29b      	uxth	r3, r3
 8007240:	3b01      	subs	r3, #1
 8007242:	b29a      	uxth	r2, r3
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007248:	2300      	movs	r3, #0
 800724a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	689b      	ldr	r3, [r3, #8]
 8007252:	f003 0301 	and.w	r3, r3, #1
 8007256:	2b01      	cmp	r3, #1
 8007258:	d11c      	bne.n	8007294 <HAL_SPI_TransmitReceive+0x1e6>
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007260:	b29b      	uxth	r3, r3
 8007262:	2b00      	cmp	r3, #0
 8007264:	d016      	beq.n	8007294 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	68da      	ldr	r2, [r3, #12]
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007270:	b292      	uxth	r2, r2
 8007272:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007278:	1c9a      	adds	r2, r3, #2
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007284:	b29b      	uxth	r3, r3
 8007286:	3b01      	subs	r3, #1
 8007288:	b29a      	uxth	r2, r3
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007290:	2301      	movs	r3, #1
 8007292:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007294:	f7fb fb5e 	bl	8002954 <HAL_GetTick>
 8007298:	4602      	mov	r2, r0
 800729a:	6a3b      	ldr	r3, [r7, #32]
 800729c:	1ad3      	subs	r3, r2, r3
 800729e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072a0:	429a      	cmp	r2, r3
 80072a2:	d80d      	bhi.n	80072c0 <HAL_SPI_TransmitReceive+0x212>
 80072a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072aa:	d009      	beq.n	80072c0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2200      	movs	r2, #0
 80072b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80072bc:	2303      	movs	r3, #3
 80072be:	e111      	b.n	80074e4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d19d      	bne.n	8007206 <HAL_SPI_TransmitReceive+0x158>
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d197      	bne.n	8007206 <HAL_SPI_TransmitReceive+0x158>
 80072d6:	e0e5      	b.n	80074a4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	685b      	ldr	r3, [r3, #4]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d003      	beq.n	80072e8 <HAL_SPI_TransmitReceive+0x23a>
 80072e0:	8afb      	ldrh	r3, [r7, #22]
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	f040 80d1 	bne.w	800748a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d912      	bls.n	8007318 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f6:	881a      	ldrh	r2, [r3, #0]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007302:	1c9a      	adds	r2, r3, #2
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800730c:	b29b      	uxth	r3, r3
 800730e:	3b02      	subs	r3, #2
 8007310:	b29a      	uxth	r2, r3
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007316:	e0b8      	b.n	800748a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	330c      	adds	r3, #12
 8007322:	7812      	ldrb	r2, [r2, #0]
 8007324:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800732a:	1c5a      	adds	r2, r3, #1
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007334:	b29b      	uxth	r3, r3
 8007336:	3b01      	subs	r3, #1
 8007338:	b29a      	uxth	r2, r3
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800733e:	e0a4      	b.n	800748a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	f003 0302 	and.w	r3, r3, #2
 800734a:	2b02      	cmp	r3, #2
 800734c:	d134      	bne.n	80073b8 <HAL_SPI_TransmitReceive+0x30a>
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007352:	b29b      	uxth	r3, r3
 8007354:	2b00      	cmp	r3, #0
 8007356:	d02f      	beq.n	80073b8 <HAL_SPI_TransmitReceive+0x30a>
 8007358:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800735a:	2b01      	cmp	r3, #1
 800735c:	d12c      	bne.n	80073b8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007362:	b29b      	uxth	r3, r3
 8007364:	2b01      	cmp	r3, #1
 8007366:	d912      	bls.n	800738e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800736c:	881a      	ldrh	r2, [r3, #0]
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007378:	1c9a      	adds	r2, r3, #2
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007382:	b29b      	uxth	r3, r3
 8007384:	3b02      	subs	r3, #2
 8007386:	b29a      	uxth	r2, r3
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800738c:	e012      	b.n	80073b4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	330c      	adds	r3, #12
 8007398:	7812      	ldrb	r2, [r2, #0]
 800739a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073a0:	1c5a      	adds	r2, r3, #1
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	3b01      	subs	r3, #1
 80073ae:	b29a      	uxth	r2, r3
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80073b4:	2300      	movs	r3, #0
 80073b6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	f003 0301 	and.w	r3, r3, #1
 80073c2:	2b01      	cmp	r3, #1
 80073c4:	d148      	bne.n	8007458 <HAL_SPI_TransmitReceive+0x3aa>
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80073cc:	b29b      	uxth	r3, r3
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d042      	beq.n	8007458 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80073d8:	b29b      	uxth	r3, r3
 80073da:	2b01      	cmp	r3, #1
 80073dc:	d923      	bls.n	8007426 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	68da      	ldr	r2, [r3, #12]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073e8:	b292      	uxth	r2, r2
 80073ea:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073f0:	1c9a      	adds	r2, r3, #2
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80073fc:	b29b      	uxth	r3, r3
 80073fe:	3b02      	subs	r3, #2
 8007400:	b29a      	uxth	r2, r3
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800740e:	b29b      	uxth	r3, r3
 8007410:	2b01      	cmp	r3, #1
 8007412:	d81f      	bhi.n	8007454 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	685a      	ldr	r2, [r3, #4]
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007422:	605a      	str	r2, [r3, #4]
 8007424:	e016      	b.n	8007454 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f103 020c 	add.w	r2, r3, #12
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007432:	7812      	ldrb	r2, [r2, #0]
 8007434:	b2d2      	uxtb	r2, r2
 8007436:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800743c:	1c5a      	adds	r2, r3, #1
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007448:	b29b      	uxth	r3, r3
 800744a:	3b01      	subs	r3, #1
 800744c:	b29a      	uxth	r2, r3
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007454:	2301      	movs	r3, #1
 8007456:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007458:	f7fb fa7c 	bl	8002954 <HAL_GetTick>
 800745c:	4602      	mov	r2, r0
 800745e:	6a3b      	ldr	r3, [r7, #32]
 8007460:	1ad3      	subs	r3, r2, r3
 8007462:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007464:	429a      	cmp	r2, r3
 8007466:	d803      	bhi.n	8007470 <HAL_SPI_TransmitReceive+0x3c2>
 8007468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800746a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800746e:	d102      	bne.n	8007476 <HAL_SPI_TransmitReceive+0x3c8>
 8007470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007472:	2b00      	cmp	r3, #0
 8007474:	d109      	bne.n	800748a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2201      	movs	r2, #1
 800747a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	2200      	movs	r2, #0
 8007482:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007486:	2303      	movs	r3, #3
 8007488:	e02c      	b.n	80074e4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800748e:	b29b      	uxth	r3, r3
 8007490:	2b00      	cmp	r3, #0
 8007492:	f47f af55 	bne.w	8007340 <HAL_SPI_TransmitReceive+0x292>
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800749c:	b29b      	uxth	r3, r3
 800749e:	2b00      	cmp	r3, #0
 80074a0:	f47f af4e 	bne.w	8007340 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80074a4:	6a3a      	ldr	r2, [r7, #32]
 80074a6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80074a8:	68f8      	ldr	r0, [r7, #12]
 80074aa:	f000 f995 	bl	80077d8 <SPI_EndRxTxTransaction>
 80074ae:	4603      	mov	r3, r0
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d008      	beq.n	80074c6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2220      	movs	r2, #32
 80074b8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2200      	movs	r2, #0
 80074be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e00e      	b.n	80074e4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	2201      	movs	r2, #1
 80074ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2200      	movs	r2, #0
 80074d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d001      	beq.n	80074e2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e000      	b.n	80074e4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80074e2:	2300      	movs	r3, #0
  }
}
 80074e4:	4618      	mov	r0, r3
 80074e6:	3728      	adds	r7, #40	@ 0x28
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}

080074ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b088      	sub	sp, #32
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	60f8      	str	r0, [r7, #12]
 80074f4:	60b9      	str	r1, [r7, #8]
 80074f6:	603b      	str	r3, [r7, #0]
 80074f8:	4613      	mov	r3, r2
 80074fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80074fc:	f7fb fa2a 	bl	8002954 <HAL_GetTick>
 8007500:	4602      	mov	r2, r0
 8007502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007504:	1a9b      	subs	r3, r3, r2
 8007506:	683a      	ldr	r2, [r7, #0]
 8007508:	4413      	add	r3, r2
 800750a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800750c:	f7fb fa22 	bl	8002954 <HAL_GetTick>
 8007510:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007512:	f240 0300 	movw	r3, #0
 8007516:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	015b      	lsls	r3, r3, #5
 800751e:	0d1b      	lsrs	r3, r3, #20
 8007520:	69fa      	ldr	r2, [r7, #28]
 8007522:	fb02 f303 	mul.w	r3, r2, r3
 8007526:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007528:	e054      	b.n	80075d4 <SPI_WaitFlagStateUntilTimeout+0xe8>
  {
    if (Timeout != HAL_MAX_DELAY)
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007530:	d050      	beq.n	80075d4 <SPI_WaitFlagStateUntilTimeout+0xe8>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007532:	f7fb fa0f 	bl	8002954 <HAL_GetTick>
 8007536:	4602      	mov	r2, r0
 8007538:	69bb      	ldr	r3, [r7, #24]
 800753a:	1ad3      	subs	r3, r2, r3
 800753c:	69fa      	ldr	r2, [r7, #28]
 800753e:	429a      	cmp	r2, r3
 8007540:	d902      	bls.n	8007548 <SPI_WaitFlagStateUntilTimeout+0x5c>
 8007542:	69fb      	ldr	r3, [r7, #28]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d13d      	bne.n	80075c4 <SPI_WaitFlagStateUntilTimeout+0xd8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	685a      	ldr	r2, [r3, #4]
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007556:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007560:	d111      	bne.n	8007586 <SPI_WaitFlagStateUntilTimeout+0x9a>
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	689b      	ldr	r3, [r3, #8]
 8007566:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800756a:	d004      	beq.n	8007576 <SPI_WaitFlagStateUntilTimeout+0x8a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	689b      	ldr	r3, [r3, #8]
 8007570:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007574:	d107      	bne.n	8007586 <SPI_WaitFlagStateUntilTimeout+0x9a>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007584:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800758a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800758e:	d10f      	bne.n	80075b0 <SPI_WaitFlagStateUntilTimeout+0xc4>
        {
          SPI_RESET_CRC(hspi);
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	681a      	ldr	r2, [r3, #0]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800759e:	601a      	str	r2, [r3, #0]
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	681a      	ldr	r2, [r3, #0]
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80075ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2200      	movs	r2, #0
 80075bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80075c0:	2303      	movs	r3, #3
 80075c2:	e017      	b.n	80075f4 <SPI_WaitFlagStateUntilTimeout+0x108>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d101      	bne.n	80075ce <SPI_WaitFlagStateUntilTimeout+0xe2>
      {
        tmp_timeout = 0U;
 80075ca:	2300      	movs	r3, #0
 80075cc:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80075ce:	697b      	ldr	r3, [r7, #20]
 80075d0:	3b01      	subs	r3, #1
 80075d2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	689a      	ldr	r2, [r3, #8]
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	4013      	ands	r3, r2
 80075de:	68ba      	ldr	r2, [r7, #8]
 80075e0:	429a      	cmp	r2, r3
 80075e2:	bf0c      	ite	eq
 80075e4:	2301      	moveq	r3, #1
 80075e6:	2300      	movne	r3, #0
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	461a      	mov	r2, r3
 80075ec:	79fb      	ldrb	r3, [r7, #7]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d19b      	bne.n	800752a <SPI_WaitFlagStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 80075f2:	2300      	movs	r3, #0
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3720      	adds	r7, #32
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b08a      	sub	sp, #40	@ 0x28
 8007600:	af00      	add	r7, sp, #0
 8007602:	60f8      	str	r0, [r7, #12]
 8007604:	60b9      	str	r1, [r7, #8]
 8007606:	607a      	str	r2, [r7, #4]
 8007608:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800760a:	2300      	movs	r3, #0
 800760c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800760e:	f7fb f9a1 	bl	8002954 <HAL_GetTick>
 8007612:	4602      	mov	r2, r0
 8007614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007616:	1a9b      	subs	r3, r3, r2
 8007618:	683a      	ldr	r2, [r7, #0]
 800761a:	4413      	add	r3, r2
 800761c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800761e:	f7fb f999 	bl	8002954 <HAL_GetTick>
 8007622:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	330c      	adds	r3, #12
 800762a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800762c:	f240 0300 	movw	r3, #0
 8007630:	f2c2 0300 	movt	r3, #8192	@ 0x2000
 8007634:	681a      	ldr	r2, [r3, #0]
 8007636:	4613      	mov	r3, r2
 8007638:	009b      	lsls	r3, r3, #2
 800763a:	4413      	add	r3, r2
 800763c:	00da      	lsls	r2, r3, #3
 800763e:	1ad3      	subs	r3, r2, r3
 8007640:	0d1b      	lsrs	r3, r3, #20
 8007642:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007644:	fb02 f303 	mul.w	r3, r2, r3
 8007648:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800764a:	e060      	b.n	800770e <SPI_WaitFifoStateUntilTimeout+0x112>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007652:	d107      	bne.n	8007664 <SPI_WaitFifoStateUntilTimeout+0x68>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d104      	bne.n	8007664 <SPI_WaitFifoStateUntilTimeout+0x68>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800765a:	69fb      	ldr	r3, [r7, #28]
 800765c:	781b      	ldrb	r3, [r3, #0]
 800765e:	b2db      	uxtb	r3, r3
 8007660:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007662:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800766a:	d050      	beq.n	800770e <SPI_WaitFifoStateUntilTimeout+0x112>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800766c:	f7fb f972 	bl	8002954 <HAL_GetTick>
 8007670:	4602      	mov	r2, r0
 8007672:	6a3b      	ldr	r3, [r7, #32]
 8007674:	1ad3      	subs	r3, r2, r3
 8007676:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007678:	429a      	cmp	r2, r3
 800767a:	d902      	bls.n	8007682 <SPI_WaitFifoStateUntilTimeout+0x86>
 800767c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800767e:	2b00      	cmp	r3, #0
 8007680:	d13d      	bne.n	80076fe <SPI_WaitFifoStateUntilTimeout+0x102>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	685a      	ldr	r2, [r3, #4]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007690:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	685b      	ldr	r3, [r3, #4]
 8007696:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800769a:	d111      	bne.n	80076c0 <SPI_WaitFifoStateUntilTimeout+0xc4>
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076a4:	d004      	beq.n	80076b0 <SPI_WaitFifoStateUntilTimeout+0xb4>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076ae:	d107      	bne.n	80076c0 <SPI_WaitFifoStateUntilTimeout+0xc4>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	681a      	ldr	r2, [r3, #0]
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80076be:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076c8:	d10f      	bne.n	80076ea <SPI_WaitFifoStateUntilTimeout+0xee>
        {
          SPI_RESET_CRC(hspi);
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	681a      	ldr	r2, [r3, #0]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80076d8:	601a      	str	r2, [r3, #0]
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	681a      	ldr	r2, [r3, #0]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80076e8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2201      	movs	r2, #1
 80076ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2200      	movs	r2, #0
 80076f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80076fa:	2303      	movs	r3, #3
 80076fc:	e010      	b.n	8007720 <SPI_WaitFifoStateUntilTimeout+0x124>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80076fe:	69bb      	ldr	r3, [r7, #24]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d101      	bne.n	8007708 <SPI_WaitFifoStateUntilTimeout+0x10c>
      {
        tmp_timeout = 0U;
 8007704:	2300      	movs	r3, #0
 8007706:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	3b01      	subs	r3, #1
 800770c:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	689a      	ldr	r2, [r3, #8]
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	4013      	ands	r3, r2
 8007718:	687a      	ldr	r2, [r7, #4]
 800771a:	429a      	cmp	r2, r3
 800771c:	d196      	bne.n	800764c <SPI_WaitFifoStateUntilTimeout+0x50>
    }
  }

  return HAL_OK;
 800771e:	2300      	movs	r3, #0
}
 8007720:	4618      	mov	r0, r3
 8007722:	3728      	adds	r7, #40	@ 0x28
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}

08007728 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b086      	sub	sp, #24
 800772c:	af02      	add	r7, sp, #8
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800773c:	d111      	bne.n	8007762 <SPI_EndRxTransaction+0x3a>
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	689b      	ldr	r3, [r3, #8]
 8007742:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007746:	d004      	beq.n	8007752 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	689b      	ldr	r3, [r3, #8]
 800774c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007750:	d107      	bne.n	8007762 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	681a      	ldr	r2, [r3, #0]
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007760:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	9300      	str	r3, [sp, #0]
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	2200      	movs	r2, #0
 800776a:	2180      	movs	r1, #128	@ 0x80
 800776c:	68f8      	ldr	r0, [r7, #12]
 800776e:	f7ff febd 	bl	80074ec <SPI_WaitFlagStateUntilTimeout>
 8007772:	4603      	mov	r3, r0
 8007774:	2b00      	cmp	r3, #0
 8007776:	d007      	beq.n	8007788 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800777c:	f043 0220 	orr.w	r2, r3, #32
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007784:	2303      	movs	r3, #3
 8007786:	e023      	b.n	80077d0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007790:	d11d      	bne.n	80077ce <SPI_EndRxTransaction+0xa6>
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	689b      	ldr	r3, [r3, #8]
 8007796:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800779a:	d004      	beq.n	80077a6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077a4:	d113      	bne.n	80077ce <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	9300      	str	r3, [sp, #0]
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	2200      	movs	r2, #0
 80077ae:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80077b2:	68f8      	ldr	r0, [r7, #12]
 80077b4:	f7ff ff22 	bl	80075fc <SPI_WaitFifoStateUntilTimeout>
 80077b8:	4603      	mov	r3, r0
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d007      	beq.n	80077ce <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077c2:	f043 0220 	orr.w	r2, r3, #32
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80077ca:	2303      	movs	r3, #3
 80077cc:	e000      	b.n	80077d0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80077ce:	2300      	movs	r3, #0
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3710      	adds	r7, #16
 80077d4:	46bd      	mov	sp, r7
 80077d6:	bd80      	pop	{r7, pc}

080077d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b086      	sub	sp, #24
 80077dc:	af02      	add	r7, sp, #8
 80077de:	60f8      	str	r0, [r7, #12]
 80077e0:	60b9      	str	r1, [r7, #8]
 80077e2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	9300      	str	r3, [sp, #0]
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	2200      	movs	r2, #0
 80077ec:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80077f0:	68f8      	ldr	r0, [r7, #12]
 80077f2:	f7ff ff03 	bl	80075fc <SPI_WaitFifoStateUntilTimeout>
 80077f6:	4603      	mov	r3, r0
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d007      	beq.n	800780c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007800:	f043 0220 	orr.w	r2, r3, #32
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007808:	2303      	movs	r3, #3
 800780a:	e027      	b.n	800785c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	9300      	str	r3, [sp, #0]
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	2200      	movs	r2, #0
 8007814:	2180      	movs	r1, #128	@ 0x80
 8007816:	68f8      	ldr	r0, [r7, #12]
 8007818:	f7ff fe68 	bl	80074ec <SPI_WaitFlagStateUntilTimeout>
 800781c:	4603      	mov	r3, r0
 800781e:	2b00      	cmp	r3, #0
 8007820:	d007      	beq.n	8007832 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007826:	f043 0220 	orr.w	r2, r3, #32
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800782e:	2303      	movs	r3, #3
 8007830:	e014      	b.n	800785c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	9300      	str	r3, [sp, #0]
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	2200      	movs	r2, #0
 800783a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800783e:	68f8      	ldr	r0, [r7, #12]
 8007840:	f7ff fedc 	bl	80075fc <SPI_WaitFifoStateUntilTimeout>
 8007844:	4603      	mov	r3, r0
 8007846:	2b00      	cmp	r3, #0
 8007848:	d007      	beq.n	800785a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800784e:	f043 0220 	orr.w	r2, r3, #32
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007856:	2303      	movs	r3, #3
 8007858:	e000      	b.n	800785c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800785a:	2300      	movs	r3, #0
}
 800785c:	4618      	mov	r0, r3
 800785e:	3710      	adds	r7, #16
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}

08007864 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b082      	sub	sp, #8
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d101      	bne.n	8007876 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007872:	2301      	movs	r3, #1
 8007874:	e049      	b.n	800790a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800787c:	b2db      	uxtb	r3, r3
 800787e:	2b00      	cmp	r3, #0
 8007880:	d106      	bne.n	8007890 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2200      	movs	r2, #0
 8007886:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	f7fa fc8c 	bl	80021a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2202      	movs	r2, #2
 8007894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681a      	ldr	r2, [r3, #0]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	3304      	adds	r3, #4
 80078a0:	4619      	mov	r1, r3
 80078a2:	4610      	mov	r0, r2
 80078a4:	f000 fbfa 	bl	800809c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2201      	movs	r2, #1
 80078b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	2201      	movs	r2, #1
 80078bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2201      	movs	r2, #1
 80078c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2201      	movs	r2, #1
 80078cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2201      	movs	r2, #1
 80078d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	2201      	movs	r2, #1
 80078dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	2201      	movs	r2, #1
 80078e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2201      	movs	r2, #1
 80078ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2201      	movs	r2, #1
 80078f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2201      	movs	r2, #1
 80078fc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2201      	movs	r2, #1
 8007904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007908:	2300      	movs	r3, #0
}
 800790a:	4618      	mov	r0, r3
 800790c:	3708      	adds	r7, #8
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}

08007912 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007912:	b480      	push	{r7}
 8007914:	b085      	sub	sp, #20
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007920:	b2db      	uxtb	r3, r3
 8007922:	2b01      	cmp	r3, #1
 8007924:	d001      	beq.n	800792a <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007926:	2301      	movs	r3, #1
 8007928:	e063      	b.n	80079f2 <HAL_TIM_Base_Start+0xe0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2202      	movs	r2, #2
 800792e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681a      	ldr	r2, [r3, #0]
 8007936:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 800793a:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800793e:	429a      	cmp	r2, r3
 8007940:	d034      	beq.n	80079ac <HAL_TIM_Base_Start+0x9a>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800794a:	d02f      	beq.n	80079ac <HAL_TIM_Base_Start+0x9a>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681a      	ldr	r2, [r3, #0]
 8007950:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007954:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8007958:	429a      	cmp	r2, r3
 800795a:	d027      	beq.n	80079ac <HAL_TIM_Base_Start+0x9a>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681a      	ldr	r2, [r3, #0]
 8007960:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007964:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8007968:	429a      	cmp	r2, r3
 800796a:	d01f      	beq.n	80079ac <HAL_TIM_Base_Start+0x9a>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681a      	ldr	r2, [r3, #0]
 8007970:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007974:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8007978:	429a      	cmp	r2, r3
 800797a:	d017      	beq.n	80079ac <HAL_TIM_Base_Start+0x9a>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681a      	ldr	r2, [r3, #0]
 8007980:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 8007984:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8007988:	429a      	cmp	r2, r3
 800798a:	d00f      	beq.n	80079ac <HAL_TIM_Base_Start+0x9a>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681a      	ldr	r2, [r3, #0]
 8007990:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007994:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8007998:	429a      	cmp	r2, r3
 800799a:	d007      	beq.n	80079ac <HAL_TIM_Base_Start+0x9a>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80079a4:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80079a8:	429a      	cmp	r2, r3
 80079aa:	d117      	bne.n	80079dc <HAL_TIM_Base_Start+0xca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	689a      	ldr	r2, [r3, #8]
 80079b2:	2307      	movs	r3, #7
 80079b4:	f2c0 0301 	movt	r3, #1
 80079b8:	4013      	ands	r3, r2
 80079ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2b06      	cmp	r3, #6
 80079c0:	d015      	beq.n	80079ee <HAL_TIM_Base_Start+0xdc>
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079c8:	d011      	beq.n	80079ee <HAL_TIM_Base_Start+0xdc>
    {
      __HAL_TIM_ENABLE(htim);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f042 0201 	orr.w	r2, r2, #1
 80079d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079da:	e008      	b.n	80079ee <HAL_TIM_Base_Start+0xdc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f042 0201 	orr.w	r2, r2, #1
 80079ea:	601a      	str	r2, [r3, #0]
 80079ec:	e000      	b.n	80079f0 <HAL_TIM_Base_Start+0xde>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80079ee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80079f0:	2300      	movs	r3, #0
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3714      	adds	r7, #20
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr

080079fe <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80079fe:	b480      	push	{r7}
 8007a00:	b085      	sub	sp, #20
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d001      	beq.n	8007a16 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007a12:	2301      	movs	r3, #1
 8007a14:	e06b      	b.n	8007aee <HAL_TIM_Base_Start_IT+0xf0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2202      	movs	r2, #2
 8007a1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	68da      	ldr	r2, [r3, #12]
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f042 0201 	orr.w	r2, r2, #1
 8007a2c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681a      	ldr	r2, [r3, #0]
 8007a32:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8007a36:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8007a3a:	429a      	cmp	r2, r3
 8007a3c:	d034      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0xaa>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a46:	d02f      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0xaa>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681a      	ldr	r2, [r3, #0]
 8007a4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007a50:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8007a54:	429a      	cmp	r2, r3
 8007a56:	d027      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0xaa>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681a      	ldr	r2, [r3, #0]
 8007a5c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007a60:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d01f      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0xaa>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007a70:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d017      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0xaa>
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681a      	ldr	r2, [r3, #0]
 8007a7c:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 8007a80:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8007a84:	429a      	cmp	r2, r3
 8007a86:	d00f      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0xaa>
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007a90:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8007a94:	429a      	cmp	r2, r3
 8007a96:	d007      	beq.n	8007aa8 <HAL_TIM_Base_Start_IT+0xaa>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681a      	ldr	r2, [r3, #0]
 8007a9c:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8007aa0:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	d117      	bne.n	8007ad8 <HAL_TIM_Base_Start_IT+0xda>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	689a      	ldr	r2, [r3, #8]
 8007aae:	2307      	movs	r3, #7
 8007ab0:	f2c0 0301 	movt	r3, #1
 8007ab4:	4013      	ands	r3, r2
 8007ab6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2b06      	cmp	r3, #6
 8007abc:	d015      	beq.n	8007aea <HAL_TIM_Base_Start_IT+0xec>
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ac4:	d011      	beq.n	8007aea <HAL_TIM_Base_Start_IT+0xec>
    {
      __HAL_TIM_ENABLE(htim);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f042 0201 	orr.w	r2, r2, #1
 8007ad4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ad6:	e008      	b.n	8007aea <HAL_TIM_Base_Start_IT+0xec>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f042 0201 	orr.w	r2, r2, #1
 8007ae6:	601a      	str	r2, [r3, #0]
 8007ae8:	e000      	b.n	8007aec <HAL_TIM_Base_Start_IT+0xee>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007aea:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007aec:	2300      	movs	r3, #0
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	3714      	adds	r7, #20
 8007af2:	46bd      	mov	sp, r7
 8007af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af8:	4770      	bx	lr

08007afa <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8007afa:	b480      	push	{r7}
 8007afc:	b083      	sub	sp, #12
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	68da      	ldr	r2, [r3, #12]
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f022 0201 	bic.w	r2, r2, #1
 8007b10:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	6a1a      	ldr	r2, [r3, #32]
 8007b18:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007b1c:	4013      	ands	r3, r2
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d10f      	bne.n	8007b42 <HAL_TIM_Base_Stop_IT+0x48>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	6a1a      	ldr	r2, [r3, #32]
 8007b28:	f244 4344 	movw	r3, #17476	@ 0x4444
 8007b2c:	4013      	ands	r3, r2
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d107      	bne.n	8007b42 <HAL_TIM_Base_Stop_IT+0x48>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	681a      	ldr	r2, [r3, #0]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f022 0201 	bic.w	r2, r2, #1
 8007b40:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2201      	movs	r2, #1
 8007b46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007b4a:	2300      	movs	r3, #0
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	370c      	adds	r7, #12
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr

08007b58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b084      	sub	sp, #16
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	68db      	ldr	r3, [r3, #12]
 8007b66:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	691b      	ldr	r3, [r3, #16]
 8007b6e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	f003 0302 	and.w	r3, r3, #2
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d020      	beq.n	8007bbc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	f003 0302 	and.w	r3, r3, #2
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d01b      	beq.n	8007bbc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f06f 0202 	mvn.w	r2, #2
 8007b8c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2201      	movs	r2, #1
 8007b92:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	699b      	ldr	r3, [r3, #24]
 8007b9a:	f003 0303 	and.w	r3, r3, #3
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d003      	beq.n	8007baa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f000 fa5c 	bl	8008060 <HAL_TIM_IC_CaptureCallback>
 8007ba8:	e005      	b.n	8007bb6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f000 fa4e 	bl	800804c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bb0:	6878      	ldr	r0, [r7, #4]
 8007bb2:	f000 fa5f 	bl	8008074 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	f003 0304 	and.w	r3, r3, #4
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d020      	beq.n	8007c08 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	f003 0304 	and.w	r3, r3, #4
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d01b      	beq.n	8007c08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f06f 0204 	mvn.w	r2, #4
 8007bd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2202      	movs	r2, #2
 8007bde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	699b      	ldr	r3, [r3, #24]
 8007be6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d003      	beq.n	8007bf6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bee:	6878      	ldr	r0, [r7, #4]
 8007bf0:	f000 fa36 	bl	8008060 <HAL_TIM_IC_CaptureCallback>
 8007bf4:	e005      	b.n	8007c02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bf6:	6878      	ldr	r0, [r7, #4]
 8007bf8:	f000 fa28 	bl	800804c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	f000 fa39 	bl	8008074 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007c08:	68bb      	ldr	r3, [r7, #8]
 8007c0a:	f003 0308 	and.w	r3, r3, #8
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d020      	beq.n	8007c54 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	f003 0308 	and.w	r3, r3, #8
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d01b      	beq.n	8007c54 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f06f 0208 	mvn.w	r2, #8
 8007c24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2204      	movs	r2, #4
 8007c2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	69db      	ldr	r3, [r3, #28]
 8007c32:	f003 0303 	and.w	r3, r3, #3
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d003      	beq.n	8007c42 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	f000 fa10 	bl	8008060 <HAL_TIM_IC_CaptureCallback>
 8007c40:	e005      	b.n	8007c4e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f000 fa02 	bl	800804c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c48:	6878      	ldr	r0, [r7, #4]
 8007c4a:	f000 fa13 	bl	8008074 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	f003 0310 	and.w	r3, r3, #16
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d020      	beq.n	8007ca0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	f003 0310 	and.w	r3, r3, #16
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d01b      	beq.n	8007ca0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f06f 0210 	mvn.w	r2, #16
 8007c70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2208      	movs	r2, #8
 8007c76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	69db      	ldr	r3, [r3, #28]
 8007c7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d003      	beq.n	8007c8e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c86:	6878      	ldr	r0, [r7, #4]
 8007c88:	f000 f9ea 	bl	8008060 <HAL_TIM_IC_CaptureCallback>
 8007c8c:	e005      	b.n	8007c9a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f000 f9dc 	bl	800804c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f000 f9ed 	bl	8008074 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	f003 0301 	and.w	r3, r3, #1
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d00c      	beq.n	8007cc4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	f003 0301 	and.w	r3, r3, #1
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d007      	beq.n	8007cc4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f06f 0201 	mvn.w	r2, #1
 8007cbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f000 f9ba 	bl	8008038 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d104      	bne.n	8007cd8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d00c      	beq.n	8007cf2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d007      	beq.n	8007cf2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007cea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f000 fc00 	bl	80084f2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d00c      	beq.n	8007d16 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d007      	beq.n	8007d16 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007d0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 fbf8 	bl	8008506 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d00c      	beq.n	8007d3a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d007      	beq.n	8007d3a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007d32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 f9a7 	bl	8008088 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	f003 0320 	and.w	r3, r3, #32
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d00c      	beq.n	8007d5e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	f003 0320 	and.w	r3, r3, #32
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d007      	beq.n	8007d5e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f06f 0220 	mvn.w	r2, #32
 8007d56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007d58:	6878      	ldr	r0, [r7, #4]
 8007d5a:	f000 fbc0 	bl	80084de <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d00c      	beq.n	8007d82 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d007      	beq.n	8007d82 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8007d7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f000 fbcc 	bl	800851a <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d00c      	beq.n	8007da6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d007      	beq.n	8007da6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007d9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f000 fbc4 	bl	800852e <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d00c      	beq.n	8007dca <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d007      	beq.n	8007dca <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007dc2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007dc4:	6878      	ldr	r0, [r7, #4]
 8007dc6:	f000 fbbc 	bl	8008542 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d00c      	beq.n	8007dee <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d007      	beq.n	8007dee <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007de6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	f000 fbb4 	bl	8008556 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007dee:	bf00      	nop
 8007df0:	3710      	adds	r7, #16
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}

08007df6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007df6:	b580      	push	{r7, lr}
 8007df8:	b084      	sub	sp, #16
 8007dfa:	af00      	add	r7, sp, #0
 8007dfc:	6078      	str	r0, [r7, #4]
 8007dfe:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007e00:	2300      	movs	r3, #0
 8007e02:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e0a:	2b01      	cmp	r3, #1
 8007e0c:	d101      	bne.n	8007e12 <HAL_TIM_ConfigClockSource+0x1c>
 8007e0e:	2302      	movs	r3, #2
 8007e10:	e10e      	b.n	8008030 <HAL_TIM_ConfigClockSource+0x23a>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2201      	movs	r2, #1
 8007e16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2202      	movs	r2, #2
 8007e1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8007e30:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007e34:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007e3c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	68ba      	ldr	r2, [r7, #8]
 8007e44:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	2270      	movs	r2, #112	@ 0x70
 8007e4c:	f2c0 0210 	movt	r2, #16
 8007e50:	4293      	cmp	r3, r2
 8007e52:	f000 80d7 	beq.w	8008004 <HAL_TIM_ConfigClockSource+0x20e>
 8007e56:	2270      	movs	r2, #112	@ 0x70
 8007e58:	f2c0 0210 	movt	r2, #16
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	f200 80da 	bhi.w	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007e62:	2260      	movs	r2, #96	@ 0x60
 8007e64:	f2c0 0210 	movt	r2, #16
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	f000 80cb 	beq.w	8008004 <HAL_TIM_ConfigClockSource+0x20e>
 8007e6e:	2260      	movs	r2, #96	@ 0x60
 8007e70:	f2c0 0210 	movt	r2, #16
 8007e74:	4293      	cmp	r3, r2
 8007e76:	f200 80ce 	bhi.w	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007e7a:	2250      	movs	r2, #80	@ 0x50
 8007e7c:	f2c0 0210 	movt	r2, #16
 8007e80:	4293      	cmp	r3, r2
 8007e82:	f000 80bf 	beq.w	8008004 <HAL_TIM_ConfigClockSource+0x20e>
 8007e86:	2250      	movs	r2, #80	@ 0x50
 8007e88:	f2c0 0210 	movt	r2, #16
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	f200 80c2 	bhi.w	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007e92:	2240      	movs	r2, #64	@ 0x40
 8007e94:	f2c0 0210 	movt	r2, #16
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	f000 80b3 	beq.w	8008004 <HAL_TIM_ConfigClockSource+0x20e>
 8007e9e:	2240      	movs	r2, #64	@ 0x40
 8007ea0:	f2c0 0210 	movt	r2, #16
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	f200 80b6 	bhi.w	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007eaa:	2230      	movs	r2, #48	@ 0x30
 8007eac:	f2c0 0210 	movt	r2, #16
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	f000 80a7 	beq.w	8008004 <HAL_TIM_ConfigClockSource+0x20e>
 8007eb6:	2230      	movs	r2, #48	@ 0x30
 8007eb8:	f2c0 0210 	movt	r2, #16
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	f200 80aa 	bhi.w	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007ec2:	2220      	movs	r2, #32
 8007ec4:	f2c0 0210 	movt	r2, #16
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	f000 809b 	beq.w	8008004 <HAL_TIM_ConfigClockSource+0x20e>
 8007ece:	2220      	movs	r2, #32
 8007ed0:	f2c0 0210 	movt	r2, #16
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	f200 809e 	bhi.w	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007eda:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007ede:	f000 8091 	beq.w	8008004 <HAL_TIM_ConfigClockSource+0x20e>
 8007ee2:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007ee6:	f200 8096 	bhi.w	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007eea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007eee:	f000 8089 	beq.w	8008004 <HAL_TIM_ConfigClockSource+0x20e>
 8007ef2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ef6:	f200 808e 	bhi.w	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007efa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007efe:	d03e      	beq.n	8007f7e <HAL_TIM_ConfigClockSource+0x188>
 8007f00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f04:	f200 8087 	bhi.w	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007f08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f0c:	f000 8086 	beq.w	800801c <HAL_TIM_ConfigClockSource+0x226>
 8007f10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f14:	d87f      	bhi.n	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007f16:	2b70      	cmp	r3, #112	@ 0x70
 8007f18:	d01a      	beq.n	8007f50 <HAL_TIM_ConfigClockSource+0x15a>
 8007f1a:	2b70      	cmp	r3, #112	@ 0x70
 8007f1c:	d87b      	bhi.n	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007f1e:	2b60      	cmp	r3, #96	@ 0x60
 8007f20:	d050      	beq.n	8007fc4 <HAL_TIM_ConfigClockSource+0x1ce>
 8007f22:	2b60      	cmp	r3, #96	@ 0x60
 8007f24:	d877      	bhi.n	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007f26:	2b50      	cmp	r3, #80	@ 0x50
 8007f28:	d03c      	beq.n	8007fa4 <HAL_TIM_ConfigClockSource+0x1ae>
 8007f2a:	2b50      	cmp	r3, #80	@ 0x50
 8007f2c:	d873      	bhi.n	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007f2e:	2b40      	cmp	r3, #64	@ 0x40
 8007f30:	d058      	beq.n	8007fe4 <HAL_TIM_ConfigClockSource+0x1ee>
 8007f32:	2b40      	cmp	r3, #64	@ 0x40
 8007f34:	d86f      	bhi.n	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007f36:	2b30      	cmp	r3, #48	@ 0x30
 8007f38:	d064      	beq.n	8008004 <HAL_TIM_ConfigClockSource+0x20e>
 8007f3a:	2b30      	cmp	r3, #48	@ 0x30
 8007f3c:	d86b      	bhi.n	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007f3e:	2b20      	cmp	r3, #32
 8007f40:	d060      	beq.n	8008004 <HAL_TIM_ConfigClockSource+0x20e>
 8007f42:	2b20      	cmp	r3, #32
 8007f44:	d867      	bhi.n	8008016 <HAL_TIM_ConfigClockSource+0x220>
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d05c      	beq.n	8008004 <HAL_TIM_ConfigClockSource+0x20e>
 8007f4a:	2b10      	cmp	r3, #16
 8007f4c:	d05a      	beq.n	8008004 <HAL_TIM_ConfigClockSource+0x20e>
 8007f4e:	e062      	b.n	8008016 <HAL_TIM_ConfigClockSource+0x220>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007f60:	f000 f9f8 	bl	8008354 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	689b      	ldr	r3, [r3, #8]
 8007f6a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007f72:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	68ba      	ldr	r2, [r7, #8]
 8007f7a:	609a      	str	r2, [r3, #8]
      break;
 8007f7c:	e04f      	b.n	800801e <HAL_TIM_ConfigClockSource+0x228>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007f8e:	f000 f9e1 	bl	8008354 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	689a      	ldr	r2, [r3, #8]
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007fa0:	609a      	str	r2, [r3, #8]
      break;
 8007fa2:	e03c      	b.n	800801e <HAL_TIM_ConfigClockSource+0x228>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	f000 f953 	bl	800825c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	2150      	movs	r1, #80	@ 0x50
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	f000 f9ac 	bl	800831a <TIM_ITRx_SetConfig>
      break;
 8007fc2:	e02c      	b.n	800801e <HAL_TIM_ConfigClockSource+0x228>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007fd0:	461a      	mov	r2, r3
 8007fd2:	f000 f972 	bl	80082ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	2160      	movs	r1, #96	@ 0x60
 8007fdc:	4618      	mov	r0, r3
 8007fde:	f000 f99c 	bl	800831a <TIM_ITRx_SetConfig>
      break;
 8007fe2:	e01c      	b.n	800801e <HAL_TIM_ConfigClockSource+0x228>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ff0:	461a      	mov	r2, r3
 8007ff2:	f000 f933 	bl	800825c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	2140      	movs	r1, #64	@ 0x40
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	f000 f98c 	bl	800831a <TIM_ITRx_SetConfig>
      break;
 8008002:	e00c      	b.n	800801e <HAL_TIM_ConfigClockSource+0x228>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681a      	ldr	r2, [r3, #0]
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4619      	mov	r1, r3
 800800e:	4610      	mov	r0, r2
 8008010:	f000 f983 	bl	800831a <TIM_ITRx_SetConfig>
      break;
 8008014:	e003      	b.n	800801e <HAL_TIM_ConfigClockSource+0x228>
    }

    default:
      status = HAL_ERROR;
 8008016:	2301      	movs	r3, #1
 8008018:	73fb      	strb	r3, [r7, #15]
      break;
 800801a:	e000      	b.n	800801e <HAL_TIM_ConfigClockSource+0x228>
      break;
 800801c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2201      	movs	r2, #1
 8008022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	2200      	movs	r2, #0
 800802a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800802e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008030:	4618      	mov	r0, r3
 8008032:	3710      	adds	r7, #16
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008038:	b480      	push	{r7}
 800803a:	b083      	sub	sp, #12
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008040:	bf00      	nop
 8008042:	370c      	adds	r7, #12
 8008044:	46bd      	mov	sp, r7
 8008046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804a:	4770      	bx	lr

0800804c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800804c:	b480      	push	{r7}
 800804e:	b083      	sub	sp, #12
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008054:	bf00      	nop
 8008056:	370c      	adds	r7, #12
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008060:	b480      	push	{r7}
 8008062:	b083      	sub	sp, #12
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008068:	bf00      	nop
 800806a:	370c      	adds	r7, #12
 800806c:	46bd      	mov	sp, r7
 800806e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008072:	4770      	bx	lr

08008074 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008074:	b480      	push	{r7}
 8008076:	b083      	sub	sp, #12
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800807c:	bf00      	nop
 800807e:	370c      	adds	r7, #12
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008088:	b480      	push	{r7}
 800808a:	b083      	sub	sp, #12
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008090:	bf00      	nop
 8008092:	370c      	adds	r7, #12
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr

0800809c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800809c:	b480      	push	{r7}
 800809e:	b085      	sub	sp, #20
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
 80080a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80080ac:	687a      	ldr	r2, [r7, #4]
 80080ae:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 80080b2:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80080b6:	429a      	cmp	r2, r3
 80080b8:	d026      	beq.n	8008108 <TIM_Base_SetConfig+0x6c>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080c0:	d022      	beq.n	8008108 <TIM_Base_SetConfig+0x6c>
 80080c2:	687a      	ldr	r2, [r7, #4]
 80080c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80080c8:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80080cc:	429a      	cmp	r2, r3
 80080ce:	d01b      	beq.n	8008108 <TIM_Base_SetConfig+0x6c>
 80080d0:	687a      	ldr	r2, [r7, #4]
 80080d2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80080d6:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80080da:	429a      	cmp	r2, r3
 80080dc:	d014      	beq.n	8008108 <TIM_Base_SetConfig+0x6c>
 80080de:	687a      	ldr	r2, [r7, #4]
 80080e0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80080e4:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80080e8:	429a      	cmp	r2, r3
 80080ea:	d00d      	beq.n	8008108 <TIM_Base_SetConfig+0x6c>
 80080ec:	687a      	ldr	r2, [r7, #4]
 80080ee:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 80080f2:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d006      	beq.n	8008108 <TIM_Base_SetConfig+0x6c>
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8008100:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8008104:	429a      	cmp	r2, r3
 8008106:	d108      	bne.n	800811a <TIM_Base_SetConfig+0x7e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800810e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	68fa      	ldr	r2, [r7, #12]
 8008116:	4313      	orrs	r3, r2
 8008118:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800811a:	687a      	ldr	r2, [r7, #4]
 800811c:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8008120:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8008124:	429a      	cmp	r2, r3
 8008126:	d03b      	beq.n	80081a0 <TIM_Base_SetConfig+0x104>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800812e:	d037      	beq.n	80081a0 <TIM_Base_SetConfig+0x104>
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008136:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800813a:	429a      	cmp	r2, r3
 800813c:	d030      	beq.n	80081a0 <TIM_Base_SetConfig+0x104>
 800813e:	687a      	ldr	r2, [r7, #4]
 8008140:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008144:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8008148:	429a      	cmp	r2, r3
 800814a:	d029      	beq.n	80081a0 <TIM_Base_SetConfig+0x104>
 800814c:	687a      	ldr	r2, [r7, #4]
 800814e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8008152:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8008156:	429a      	cmp	r2, r3
 8008158:	d022      	beq.n	80081a0 <TIM_Base_SetConfig+0x104>
 800815a:	687a      	ldr	r2, [r7, #4]
 800815c:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 8008160:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8008164:	429a      	cmp	r2, r3
 8008166:	d01b      	beq.n	80081a0 <TIM_Base_SetConfig+0x104>
 8008168:	687a      	ldr	r2, [r7, #4]
 800816a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800816e:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8008172:	429a      	cmp	r2, r3
 8008174:	d014      	beq.n	80081a0 <TIM_Base_SetConfig+0x104>
 8008176:	687a      	ldr	r2, [r7, #4]
 8008178:	f44f 4388 	mov.w	r3, #17408	@ 0x4400
 800817c:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8008180:	429a      	cmp	r2, r3
 8008182:	d00d      	beq.n	80081a0 <TIM_Base_SetConfig+0x104>
 8008184:	687a      	ldr	r2, [r7, #4]
 8008186:	f44f 4390 	mov.w	r3, #18432	@ 0x4800
 800818a:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800818e:	429a      	cmp	r2, r3
 8008190:	d006      	beq.n	80081a0 <TIM_Base_SetConfig+0x104>
 8008192:	687a      	ldr	r2, [r7, #4]
 8008194:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8008198:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800819c:	429a      	cmp	r2, r3
 800819e:	d108      	bne.n	80081b2 <TIM_Base_SetConfig+0x116>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80081a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	68db      	ldr	r3, [r3, #12]
 80081ac:	68fa      	ldr	r2, [r7, #12]
 80081ae:	4313      	orrs	r3, r2
 80081b0:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80081b8:	683b      	ldr	r3, [r7, #0]
 80081ba:	695b      	ldr	r3, [r3, #20]
 80081bc:	4313      	orrs	r3, r2
 80081be:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	68fa      	ldr	r2, [r7, #12]
 80081c4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	689a      	ldr	r2, [r3, #8]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80081ce:	683b      	ldr	r3, [r7, #0]
 80081d0:	681a      	ldr	r2, [r3, #0]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80081d6:	687a      	ldr	r2, [r7, #4]
 80081d8:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 80081dc:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d022      	beq.n	800822a <TIM_Base_SetConfig+0x18e>
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 80081ea:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d01b      	beq.n	800822a <TIM_Base_SetConfig+0x18e>
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80081f8:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80081fc:	429a      	cmp	r2, r3
 80081fe:	d014      	beq.n	800822a <TIM_Base_SetConfig+0x18e>
 8008200:	687a      	ldr	r2, [r7, #4]
 8008202:	f44f 4388 	mov.w	r3, #17408	@ 0x4400
 8008206:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 800820a:	429a      	cmp	r2, r3
 800820c:	d00d      	beq.n	800822a <TIM_Base_SetConfig+0x18e>
 800820e:	687a      	ldr	r2, [r7, #4]
 8008210:	f44f 4390 	mov.w	r3, #18432	@ 0x4800
 8008214:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8008218:	429a      	cmp	r2, r3
 800821a:	d006      	beq.n	800822a <TIM_Base_SetConfig+0x18e>
 800821c:	687a      	ldr	r2, [r7, #4]
 800821e:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8008222:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8008226:	429a      	cmp	r2, r3
 8008228:	d103      	bne.n	8008232 <TIM_Base_SetConfig+0x196>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	691a      	ldr	r2, [r3, #16]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2201      	movs	r2, #1
 8008236:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	691b      	ldr	r3, [r3, #16]
 800823c:	f003 0301 	and.w	r3, r3, #1
 8008240:	2b01      	cmp	r3, #1
 8008242:	d105      	bne.n	8008250 <TIM_Base_SetConfig+0x1b4>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	691b      	ldr	r3, [r3, #16]
 8008248:	f023 0201 	bic.w	r2, r3, #1
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	611a      	str	r2, [r3, #16]
  }
}
 8008250:	bf00      	nop
 8008252:	3714      	adds	r7, #20
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr

0800825c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800825c:	b480      	push	{r7}
 800825e:	b087      	sub	sp, #28
 8008260:	af00      	add	r7, sp, #0
 8008262:	60f8      	str	r0, [r7, #12]
 8008264:	60b9      	str	r1, [r7, #8]
 8008266:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	6a1b      	ldr	r3, [r3, #32]
 800826c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	6a1b      	ldr	r3, [r3, #32]
 8008272:	f023 0201 	bic.w	r2, r3, #1
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	699b      	ldr	r3, [r3, #24]
 800827e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008286:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	011b      	lsls	r3, r3, #4
 800828c:	693a      	ldr	r2, [r7, #16]
 800828e:	4313      	orrs	r3, r2
 8008290:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	f023 030a 	bic.w	r3, r3, #10
 8008298:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800829a:	697a      	ldr	r2, [r7, #20]
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	4313      	orrs	r3, r2
 80082a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	693a      	ldr	r2, [r7, #16]
 80082a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	697a      	ldr	r2, [r7, #20]
 80082ac:	621a      	str	r2, [r3, #32]
}
 80082ae:	bf00      	nop
 80082b0:	371c      	adds	r7, #28
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr

080082ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082ba:	b480      	push	{r7}
 80082bc:	b087      	sub	sp, #28
 80082be:	af00      	add	r7, sp, #0
 80082c0:	60f8      	str	r0, [r7, #12]
 80082c2:	60b9      	str	r1, [r7, #8]
 80082c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	6a1b      	ldr	r3, [r3, #32]
 80082ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6a1b      	ldr	r3, [r3, #32]
 80082d0:	f023 0210 	bic.w	r2, r3, #16
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	699b      	ldr	r3, [r3, #24]
 80082dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80082e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	031b      	lsls	r3, r3, #12
 80082ea:	693a      	ldr	r2, [r7, #16]
 80082ec:	4313      	orrs	r3, r2
 80082ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80082f6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	011b      	lsls	r3, r3, #4
 80082fc:	697a      	ldr	r2, [r7, #20]
 80082fe:	4313      	orrs	r3, r2
 8008300:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	693a      	ldr	r2, [r7, #16]
 8008306:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	697a      	ldr	r2, [r7, #20]
 800830c:	621a      	str	r2, [r3, #32]
}
 800830e:	bf00      	nop
 8008310:	371c      	adds	r7, #28
 8008312:	46bd      	mov	sp, r7
 8008314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008318:	4770      	bx	lr

0800831a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800831a:	b480      	push	{r7}
 800831c:	b085      	sub	sp, #20
 800831e:	af00      	add	r7, sp, #0
 8008320:	6078      	str	r0, [r7, #4]
 8008322:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008330:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008334:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008336:	683a      	ldr	r2, [r7, #0]
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	4313      	orrs	r3, r2
 800833c:	f043 0307 	orr.w	r3, r3, #7
 8008340:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	68fa      	ldr	r2, [r7, #12]
 8008346:	609a      	str	r2, [r3, #8]
}
 8008348:	bf00      	nop
 800834a:	3714      	adds	r7, #20
 800834c:	46bd      	mov	sp, r7
 800834e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008352:	4770      	bx	lr

08008354 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008354:	b480      	push	{r7}
 8008356:	b087      	sub	sp, #28
 8008358:	af00      	add	r7, sp, #0
 800835a:	60f8      	str	r0, [r7, #12]
 800835c:	60b9      	str	r1, [r7, #8]
 800835e:	607a      	str	r2, [r7, #4]
 8008360:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	689b      	ldr	r3, [r3, #8]
 8008366:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800836e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	021a      	lsls	r2, r3, #8
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	431a      	orrs	r2, r3
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	4313      	orrs	r3, r2
 800837c:	697a      	ldr	r2, [r7, #20]
 800837e:	4313      	orrs	r3, r2
 8008380:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	697a      	ldr	r2, [r7, #20]
 8008386:	609a      	str	r2, [r3, #8]
}
 8008388:	bf00      	nop
 800838a:	371c      	adds	r7, #28
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr

08008394 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008394:	b480      	push	{r7}
 8008396:	b085      	sub	sp, #20
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d101      	bne.n	80083ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80083a8:	2302      	movs	r3, #2
 80083aa:	e092      	b.n	80084d2 <HAL_TIMEx_MasterConfigSynchronization+0x13e>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2201      	movs	r2, #1
 80083b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2202      	movs	r2, #2
 80083b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	685b      	ldr	r3, [r3, #4]
 80083c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	689b      	ldr	r3, [r3, #8]
 80083ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681a      	ldr	r2, [r3, #0]
 80083d0:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 80083d4:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80083d8:	429a      	cmp	r2, r3
 80083da:	d00f      	beq.n	80083fc <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681a      	ldr	r2, [r3, #0]
 80083e0:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 80083e4:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80083e8:	429a      	cmp	r2, r3
 80083ea:	d007      	beq.n	80083fc <HAL_TIMEx_MasterConfigSynchronization+0x68>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681a      	ldr	r2, [r3, #0]
 80083f0:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80083f4:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80083f8:	429a      	cmp	r2, r3
 80083fa:	d108      	bne.n	800840e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008402:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	68fa      	ldr	r2, [r7, #12]
 800840a:	4313      	orrs	r3, r2
 800840c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008414:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008418:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	68fa      	ldr	r2, [r7, #12]
 8008420:	4313      	orrs	r3, r2
 8008422:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	68fa      	ldr	r2, [r7, #12]
 800842a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681a      	ldr	r2, [r3, #0]
 8008430:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 8008434:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8008438:	429a      	cmp	r2, r3
 800843a:	d034      	beq.n	80084a6 <HAL_TIMEx_MasterConfigSynchronization+0x112>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008444:	d02f      	beq.n	80084a6 <HAL_TIMEx_MasterConfigSynchronization+0x112>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800844e:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8008452:	429a      	cmp	r2, r3
 8008454:	d027      	beq.n	80084a6 <HAL_TIMEx_MasterConfigSynchronization+0x112>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681a      	ldr	r2, [r3, #0]
 800845a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800845e:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8008462:	429a      	cmp	r2, r3
 8008464:	d01f      	beq.n	80084a6 <HAL_TIMEx_MasterConfigSynchronization+0x112>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681a      	ldr	r2, [r3, #0]
 800846a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800846e:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8008472:	429a      	cmp	r2, r3
 8008474:	d017      	beq.n	80084a6 <HAL_TIMEx_MasterConfigSynchronization+0x112>
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681a      	ldr	r2, [r3, #0]
 800847a:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 800847e:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8008482:	429a      	cmp	r2, r3
 8008484:	d00f      	beq.n	80084a6 <HAL_TIMEx_MasterConfigSynchronization+0x112>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681a      	ldr	r2, [r3, #0]
 800848a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800848e:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8008492:	429a      	cmp	r2, r3
 8008494:	d007      	beq.n	80084a6 <HAL_TIMEx_MasterConfigSynchronization+0x112>
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681a      	ldr	r2, [r3, #0]
 800849a:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 800849e:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 80084a2:	429a      	cmp	r2, r3
 80084a4:	d10c      	bne.n	80084c0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80084ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	689b      	ldr	r3, [r3, #8]
 80084b2:	68ba      	ldr	r2, [r7, #8]
 80084b4:	4313      	orrs	r3, r2
 80084b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	68ba      	ldr	r2, [r7, #8]
 80084be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2201      	movs	r2, #1
 80084c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2200      	movs	r2, #0
 80084cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80084d0:	2300      	movs	r3, #0
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3714      	adds	r7, #20
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr

080084de <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80084de:	b480      	push	{r7}
 80084e0:	b083      	sub	sp, #12
 80084e2:	af00      	add	r7, sp, #0
 80084e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80084e6:	bf00      	nop
 80084e8:	370c      	adds	r7, #12
 80084ea:	46bd      	mov	sp, r7
 80084ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f0:	4770      	bx	lr

080084f2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80084f2:	b480      	push	{r7}
 80084f4:	b083      	sub	sp, #12
 80084f6:	af00      	add	r7, sp, #0
 80084f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80084fa:	bf00      	nop
 80084fc:	370c      	adds	r7, #12
 80084fe:	46bd      	mov	sp, r7
 8008500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008504:	4770      	bx	lr

08008506 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008506:	b480      	push	{r7}
 8008508:	b083      	sub	sp, #12
 800850a:	af00      	add	r7, sp, #0
 800850c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800850e:	bf00      	nop
 8008510:	370c      	adds	r7, #12
 8008512:	46bd      	mov	sp, r7
 8008514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008518:	4770      	bx	lr

0800851a <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800851a:	b480      	push	{r7}
 800851c:	b083      	sub	sp, #12
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008522:	bf00      	nop
 8008524:	370c      	adds	r7, #12
 8008526:	46bd      	mov	sp, r7
 8008528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852c:	4770      	bx	lr

0800852e <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800852e:	b480      	push	{r7}
 8008530:	b083      	sub	sp, #12
 8008532:	af00      	add	r7, sp, #0
 8008534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008536:	bf00      	nop
 8008538:	370c      	adds	r7, #12
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr

08008542 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008542:	b480      	push	{r7}
 8008544:	b083      	sub	sp, #12
 8008546:	af00      	add	r7, sp, #0
 8008548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800854a:	bf00      	nop
 800854c:	370c      	adds	r7, #12
 800854e:	46bd      	mov	sp, r7
 8008550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008554:	4770      	bx	lr

08008556 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008556:	b480      	push	{r7}
 8008558:	b083      	sub	sp, #12
 800855a:	af00      	add	r7, sp, #0
 800855c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800855e:	bf00      	nop
 8008560:	370c      	adds	r7, #12
 8008562:	46bd      	mov	sp, r7
 8008564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008568:	4770      	bx	lr

0800856a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800856a:	b580      	push	{r7, lr}
 800856c:	b082      	sub	sp, #8
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d101      	bne.n	800857c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008578:	2301      	movs	r3, #1
 800857a:	e042      	b.n	8008602 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008582:	2b00      	cmp	r3, #0
 8008584:	d106      	bne.n	8008594 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2200      	movs	r2, #0
 800858a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	f7f9 ff1f 	bl	80023d2 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2224      	movs	r2, #36	@ 0x24
 8008598:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	681a      	ldr	r2, [r3, #0]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f022 0201 	bic.w	r2, r2, #1
 80085aa:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d002      	beq.n	80085ba <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f000 ff91 	bl	80094dc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f000 fc64 	bl	8008e88 <UART_SetConfig>
 80085c0:	4603      	mov	r3, r0
 80085c2:	2b01      	cmp	r3, #1
 80085c4:	d101      	bne.n	80085ca <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80085c6:	2301      	movs	r3, #1
 80085c8:	e01b      	b.n	8008602 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	685a      	ldr	r2, [r3, #4]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80085d8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	689a      	ldr	r2, [r3, #8]
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80085e8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	f042 0201 	orr.w	r2, r2, #1
 80085f8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80085fa:	6878      	ldr	r0, [r7, #4]
 80085fc:	f001 f810 	bl	8009620 <UART_CheckIdleState>
 8008600:	4603      	mov	r3, r0
}
 8008602:	4618      	mov	r0, r3
 8008604:	3708      	adds	r7, #8
 8008606:	46bd      	mov	sp, r7
 8008608:	bd80      	pop	{r7, pc}

0800860a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800860a:	b580      	push	{r7, lr}
 800860c:	b08a      	sub	sp, #40	@ 0x28
 800860e:	af02      	add	r7, sp, #8
 8008610:	60f8      	str	r0, [r7, #12]
 8008612:	60b9      	str	r1, [r7, #8]
 8008614:	603b      	str	r3, [r7, #0]
 8008616:	4613      	mov	r3, r2
 8008618:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008620:	2b20      	cmp	r3, #32
 8008622:	d17b      	bne.n	800871c <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d002      	beq.n	8008630 <HAL_UART_Transmit+0x26>
 800862a:	88fb      	ldrh	r3, [r7, #6]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d101      	bne.n	8008634 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008630:	2301      	movs	r3, #1
 8008632:	e074      	b.n	800871e <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	2200      	movs	r2, #0
 8008638:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	2221      	movs	r2, #33	@ 0x21
 8008640:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008644:	f7fa f986 	bl	8002954 <HAL_GetTick>
 8008648:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	88fa      	ldrh	r2, [r7, #6]
 800864e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	88fa      	ldrh	r2, [r7, #6]
 8008656:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	689b      	ldr	r3, [r3, #8]
 800865e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008662:	d108      	bne.n	8008676 <HAL_UART_Transmit+0x6c>
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	691b      	ldr	r3, [r3, #16]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d104      	bne.n	8008676 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800866c:	2300      	movs	r3, #0
 800866e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	61bb      	str	r3, [r7, #24]
 8008674:	e003      	b.n	800867e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800867a:	2300      	movs	r3, #0
 800867c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800867e:	e030      	b.n	80086e2 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	9300      	str	r3, [sp, #0]
 8008684:	697b      	ldr	r3, [r7, #20]
 8008686:	2200      	movs	r2, #0
 8008688:	2180      	movs	r1, #128	@ 0x80
 800868a:	68f8      	ldr	r0, [r7, #12]
 800868c:	f001 f872 	bl	8009774 <UART_WaitOnFlagUntilTimeout>
 8008690:	4603      	mov	r3, r0
 8008692:	2b00      	cmp	r3, #0
 8008694:	d005      	beq.n	80086a2 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2220      	movs	r2, #32
 800869a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800869e:	2303      	movs	r3, #3
 80086a0:	e03d      	b.n	800871e <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80086a2:	69fb      	ldr	r3, [r7, #28]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d10b      	bne.n	80086c0 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80086a8:	69bb      	ldr	r3, [r7, #24]
 80086aa:	881b      	ldrh	r3, [r3, #0]
 80086ac:	461a      	mov	r2, r3
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80086b6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80086b8:	69bb      	ldr	r3, [r7, #24]
 80086ba:	3302      	adds	r3, #2
 80086bc:	61bb      	str	r3, [r7, #24]
 80086be:	e007      	b.n	80086d0 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80086c0:	69fb      	ldr	r3, [r7, #28]
 80086c2:	781a      	ldrb	r2, [r3, #0]
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80086ca:	69fb      	ldr	r3, [r7, #28]
 80086cc:	3301      	adds	r3, #1
 80086ce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	3b01      	subs	r3, #1
 80086da:	b29a      	uxth	r2, r3
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80086e8:	b29b      	uxth	r3, r3
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d1c8      	bne.n	8008680 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	9300      	str	r3, [sp, #0]
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	2200      	movs	r2, #0
 80086f6:	2140      	movs	r1, #64	@ 0x40
 80086f8:	68f8      	ldr	r0, [r7, #12]
 80086fa:	f001 f83b 	bl	8009774 <UART_WaitOnFlagUntilTimeout>
 80086fe:	4603      	mov	r3, r0
 8008700:	2b00      	cmp	r3, #0
 8008702:	d005      	beq.n	8008710 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	2220      	movs	r2, #32
 8008708:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800870c:	2303      	movs	r3, #3
 800870e:	e006      	b.n	800871e <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	2220      	movs	r2, #32
 8008714:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008718:	2300      	movs	r3, #0
 800871a:	e000      	b.n	800871e <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800871c:	2302      	movs	r3, #2
  }
}
 800871e:	4618      	mov	r0, r3
 8008720:	3720      	adds	r7, #32
 8008722:	46bd      	mov	sp, r7
 8008724:	bd80      	pop	{r7, pc}

08008726 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008726:	b580      	push	{r7, lr}
 8008728:	b08a      	sub	sp, #40	@ 0x28
 800872a:	af00      	add	r7, sp, #0
 800872c:	60f8      	str	r0, [r7, #12]
 800872e:	60b9      	str	r1, [r7, #8]
 8008730:	4613      	mov	r3, r2
 8008732:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800873a:	2b20      	cmp	r3, #32
 800873c:	d13a      	bne.n	80087b4 <HAL_UART_Receive_IT+0x8e>
  {
    if ((pData == NULL) || (Size == 0U))
 800873e:	68bb      	ldr	r3, [r7, #8]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d002      	beq.n	800874a <HAL_UART_Receive_IT+0x24>
 8008744:	88fb      	ldrh	r3, [r7, #6]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d101      	bne.n	800874e <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800874a:	2301      	movs	r3, #1
 800874c:	e033      	b.n	80087b6 <HAL_UART_Receive_IT+0x90>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	2200      	movs	r2, #0
 8008752:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800875c:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8008760:	429a      	cmp	r2, r3
 8008762:	d01f      	beq.n	80087a4 <HAL_UART_Receive_IT+0x7e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800876e:	2b00      	cmp	r3, #0
 8008770:	d018      	beq.n	80087a4 <HAL_UART_Receive_IT+0x7e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008778:	697b      	ldr	r3, [r7, #20]
 800877a:	e853 3f00 	ldrex	r3, [r3]
 800877e:	613b      	str	r3, [r7, #16]
   return(result);
 8008780:	693b      	ldr	r3, [r7, #16]
 8008782:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008786:	627b      	str	r3, [r7, #36]	@ 0x24
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	461a      	mov	r2, r3
 800878e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008790:	623b      	str	r3, [r7, #32]
 8008792:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008794:	69f9      	ldr	r1, [r7, #28]
 8008796:	6a3a      	ldr	r2, [r7, #32]
 8008798:	e841 2300 	strex	r3, r2, [r1]
 800879c:	61bb      	str	r3, [r7, #24]
   return(result);
 800879e:	69bb      	ldr	r3, [r7, #24]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d1e6      	bne.n	8008772 <HAL_UART_Receive_IT+0x4c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80087a4:	88fb      	ldrh	r3, [r7, #6]
 80087a6:	461a      	mov	r2, r3
 80087a8:	68b9      	ldr	r1, [r7, #8]
 80087aa:	68f8      	ldr	r0, [r7, #12]
 80087ac:	f001 f84f 	bl	800984e <UART_Start_Receive_IT>
 80087b0:	4603      	mov	r3, r0
 80087b2:	e000      	b.n	80087b6 <HAL_UART_Receive_IT+0x90>
  }
  else
  {
    return HAL_BUSY;
 80087b4:	2302      	movs	r3, #2
  }
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3728      	adds	r7, #40	@ 0x28
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}

080087be <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80087be:	b580      	push	{r7, lr}
 80087c0:	b0ba      	sub	sp, #232	@ 0xe8
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	69db      	ldr	r3, [r3, #28]
 80087cc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	689b      	ldr	r3, [r3, #8]
 80087e0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80087e4:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80087e8:	f640 030f 	movw	r3, #2063	@ 0x80f
 80087ec:	4013      	ands	r3, r2
 80087ee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80087f2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d11b      	bne.n	8008832 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80087fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80087fe:	f003 0320 	and.w	r3, r3, #32
 8008802:	2b00      	cmp	r3, #0
 8008804:	d015      	beq.n	8008832 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008806:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800880a:	f003 0320 	and.w	r3, r3, #32
 800880e:	2b00      	cmp	r3, #0
 8008810:	d105      	bne.n	800881e <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008812:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008816:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800881a:	2b00      	cmp	r3, #0
 800881c:	d009      	beq.n	8008832 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008822:	2b00      	cmp	r3, #0
 8008824:	f000 8304 	beq.w	8008e30 <HAL_UART_IRQHandler+0x672>
      {
        huart->RxISR(huart);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	4798      	blx	r3
      }
      return;
 8008830:	e2fe      	b.n	8008e30 <HAL_UART_IRQHandler+0x672>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008832:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008836:	2b00      	cmp	r3, #0
 8008838:	f000 8127 	beq.w	8008a8a <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800883c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008840:	2301      	movs	r3, #1
 8008842:	f2c1 0300 	movt	r3, #4096	@ 0x1000
 8008846:	4013      	ands	r3, r2
 8008848:	2b00      	cmp	r3, #0
 800884a:	d109      	bne.n	8008860 <HAL_UART_IRQHandler+0xa2>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800884c:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008850:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8008854:	f2c0 4300 	movt	r3, #1024	@ 0x400
 8008858:	4013      	ands	r3, r2
 800885a:	2b00      	cmp	r3, #0
 800885c:	f000 8115 	beq.w	8008a8a <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008860:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008864:	f003 0301 	and.w	r3, r3, #1
 8008868:	2b00      	cmp	r3, #0
 800886a:	d011      	beq.n	8008890 <HAL_UART_IRQHandler+0xd2>
 800886c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008870:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008874:	2b00      	cmp	r3, #0
 8008876:	d00b      	beq.n	8008890 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	2201      	movs	r2, #1
 800887e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008886:	f043 0201 	orr.w	r2, r3, #1
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008894:	f003 0302 	and.w	r3, r3, #2
 8008898:	2b00      	cmp	r3, #0
 800889a:	d011      	beq.n	80088c0 <HAL_UART_IRQHandler+0x102>
 800889c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088a0:	f003 0301 	and.w	r3, r3, #1
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d00b      	beq.n	80088c0 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	2202      	movs	r2, #2
 80088ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088b6:	f043 0204 	orr.w	r2, r3, #4
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088c4:	f003 0304 	and.w	r3, r3, #4
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d011      	beq.n	80088f0 <HAL_UART_IRQHandler+0x132>
 80088cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088d0:	f003 0301 	and.w	r3, r3, #1
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d00b      	beq.n	80088f0 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	2204      	movs	r2, #4
 80088de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088e6:	f043 0202 	orr.w	r2, r3, #2
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80088f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088f4:	f003 0308 	and.w	r3, r3, #8
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d019      	beq.n	8008930 <HAL_UART_IRQHandler+0x172>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80088fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008900:	f003 0320 	and.w	r3, r3, #32
 8008904:	2b00      	cmp	r3, #0
 8008906:	d107      	bne.n	8008918 <HAL_UART_IRQHandler+0x15a>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008908:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800890c:	2301      	movs	r3, #1
 800890e:	f2c1 0300 	movt	r3, #4096	@ 0x1000
 8008912:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008914:	2b00      	cmp	r3, #0
 8008916:	d00b      	beq.n	8008930 <HAL_UART_IRQHandler+0x172>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	2208      	movs	r2, #8
 800891e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008926:	f043 0208 	orr.w	r2, r3, #8
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008930:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008934:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008938:	2b00      	cmp	r3, #0
 800893a:	d012      	beq.n	8008962 <HAL_UART_IRQHandler+0x1a4>
 800893c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008940:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008944:	2b00      	cmp	r3, #0
 8008946:	d00c      	beq.n	8008962 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008950:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008958:	f043 0220 	orr.w	r2, r3, #32
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008968:	2b00      	cmp	r3, #0
 800896a:	f000 8263 	beq.w	8008e34 <HAL_UART_IRQHandler+0x676>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800896e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008972:	f003 0320 	and.w	r3, r3, #32
 8008976:	2b00      	cmp	r3, #0
 8008978:	d013      	beq.n	80089a2 <HAL_UART_IRQHandler+0x1e4>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800897a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800897e:	f003 0320 	and.w	r3, r3, #32
 8008982:	2b00      	cmp	r3, #0
 8008984:	d105      	bne.n	8008992 <HAL_UART_IRQHandler+0x1d4>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008986:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800898a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800898e:	2b00      	cmp	r3, #0
 8008990:	d007      	beq.n	80089a2 <HAL_UART_IRQHandler+0x1e4>
      {
        if (huart->RxISR != NULL)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008996:	2b00      	cmp	r3, #0
 8008998:	d003      	beq.n	80089a2 <HAL_UART_IRQHandler+0x1e4>
        {
          huart->RxISR(huart);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800899e:	6878      	ldr	r0, [r7, #4]
 80089a0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80089a8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	689b      	ldr	r3, [r3, #8]
 80089b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089b6:	2b40      	cmp	r3, #64	@ 0x40
 80089b8:	d005      	beq.n	80089c6 <HAL_UART_IRQHandler+0x208>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80089ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80089be:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d057      	beq.n	8008a76 <HAL_UART_IRQHandler+0x2b8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80089c6:	6878      	ldr	r0, [r7, #4]
 80089c8:	f001 f866 	bl	8009a98 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	689b      	ldr	r3, [r3, #8]
 80089d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089d6:	2b40      	cmp	r3, #64	@ 0x40
 80089d8:	d149      	bne.n	8008a6e <HAL_UART_IRQHandler+0x2b0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	3308      	adds	r3, #8
 80089e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80089e8:	e853 3f00 	ldrex	r3, [r3]
 80089ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80089f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80089f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	3308      	adds	r3, #8
 8008a02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008a06:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008a0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008a12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008a16:	e841 2300 	strex	r3, r2, [r1]
 8008a1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008a1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d1d9      	bne.n	80089da <HAL_UART_IRQHandler+0x21c>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d01a      	beq.n	8008a66 <HAL_UART_IRQHandler+0x2a8>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8008a36:	f649 3365 	movw	r3, #39781	@ 0x9b65
 8008a3a:	f6c0 0300 	movt	r3, #2048	@ 0x800
 8008a3e:	6393      	str	r3, [r2, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a46:	4618      	mov	r0, r3
 8008a48:	f7fc fab0 	bl	8004fac <HAL_DMA_Abort_IT>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d019      	beq.n	8008a86 <HAL_UART_IRQHandler+0x2c8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a5a:	687a      	ldr	r2, [r7, #4]
 8008a5c:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008a60:	4610      	mov	r0, r2
 8008a62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a64:	e00f      	b.n	8008a86 <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f000 f9f8 	bl	8008e5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a6c:	e00b      	b.n	8008a86 <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 f9f4 	bl	8008e5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a74:	e007      	b.n	8008a86 <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008a76:	6878      	ldr	r0, [r7, #4]
 8008a78:	f000 f9f0 	bl	8008e5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008a84:	e1d6      	b.n	8008e34 <HAL_UART_IRQHandler+0x676>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a86:	bf00      	nop
    return;
 8008a88:	e1d4      	b.n	8008e34 <HAL_UART_IRQHandler+0x676>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a8e:	2b01      	cmp	r3, #1
 8008a90:	f040 8170 	bne.w	8008d74 <HAL_UART_IRQHandler+0x5b6>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008a94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a98:	f003 0310 	and.w	r3, r3, #16
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	f000 8169 	beq.w	8008d74 <HAL_UART_IRQHandler+0x5b6>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008aa6:	f003 0310 	and.w	r3, r3, #16
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	f000 8162 	beq.w	8008d74 <HAL_UART_IRQHandler+0x5b6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	2210      	movs	r2, #16
 8008ab6:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	689b      	ldr	r3, [r3, #8]
 8008abe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ac2:	2b40      	cmp	r3, #64	@ 0x40
 8008ac4:	f040 80d8 	bne.w	8008c78 <HAL_UART_IRQHandler+0x4ba>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	685b      	ldr	r3, [r3, #4]
 8008ad2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008ad6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	f000 80af 	beq.w	8008c3e <HAL_UART_IRQHandler+0x480>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008ae6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008aea:	429a      	cmp	r2, r3
 8008aec:	f080 80a7 	bcs.w	8008c3e <HAL_UART_IRQHandler+0x480>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008af6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f003 0320 	and.w	r3, r3, #32
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	f040 8087 	bne.w	8008c1c <HAL_UART_IRQHandler+0x45e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b16:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008b1a:	e853 3f00 	ldrex	r3, [r3]
 8008b1e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008b22:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b26:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b2a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	461a      	mov	r2, r3
 8008b34:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008b38:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008b3c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b40:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008b44:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008b48:	e841 2300 	strex	r3, r2, [r1]
 8008b4c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008b50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d1da      	bne.n	8008b0e <HAL_UART_IRQHandler+0x350>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	3308      	adds	r3, #8
 8008b5e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b62:	e853 3f00 	ldrex	r3, [r3]
 8008b66:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008b68:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b6a:	f023 0301 	bic.w	r3, r3, #1
 8008b6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	3308      	adds	r3, #8
 8008b78:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008b7c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008b80:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b82:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008b84:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008b88:	e841 2300 	strex	r3, r2, [r1]
 8008b8c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008b8e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d1e1      	bne.n	8008b58 <HAL_UART_IRQHandler+0x39a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	3308      	adds	r3, #8
 8008b9a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b9c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b9e:	e853 3f00 	ldrex	r3, [r3]
 8008ba2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008ba4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008ba6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008baa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	3308      	adds	r3, #8
 8008bb4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008bb8:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008bba:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bbc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008bbe:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008bc0:	e841 2300 	strex	r3, r2, [r1]
 8008bc4:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008bc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d1e3      	bne.n	8008b94 <HAL_UART_IRQHandler+0x3d6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2220      	movs	r2, #32
 8008bd0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008be2:	e853 3f00 	ldrex	r3, [r3]
 8008be6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008be8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008bea:	f023 0310 	bic.w	r3, r3, #16
 8008bee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008bfc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008bfe:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c00:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008c02:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008c04:	e841 2300 	strex	r3, r2, [r1]
 8008c08:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008c0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d1e4      	bne.n	8008bda <HAL_UART_IRQHandler+0x41c>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c16:	4618      	mov	r0, r3
 8008c18:	f7fc f96f 	bl	8004efa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2202      	movs	r2, #2
 8008c20:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c2e:	b29b      	uxth	r3, r3
 8008c30:	1ad3      	subs	r3, r2, r3
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	4619      	mov	r1, r3
 8008c36:	6878      	ldr	r0, [r7, #4]
 8008c38:	f000 f91a 	bl	8008e70 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008c3c:	e0fc      	b.n	8008e38 <HAL_UART_IRQHandler+0x67a>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c44:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	f040 80f5 	bne.w	8008e38 <HAL_UART_IRQHandler+0x67a>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	f003 0320 	and.w	r3, r3, #32
 8008c5c:	2b20      	cmp	r3, #32
 8008c5e:	f040 80eb 	bne.w	8008e38 <HAL_UART_IRQHandler+0x67a>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2202      	movs	r2, #2
 8008c66:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008c6e:	4619      	mov	r1, r3
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 f8fd 	bl	8008e70 <HAL_UARTEx_RxEventCallback>
      return;
 8008c76:	e0df      	b.n	8008e38 <HAL_UART_IRQHandler+0x67a>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c84:	b29b      	uxth	r3, r3
 8008c86:	1ad3      	subs	r3, r2, r3
 8008c88:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008c92:	b29b      	uxth	r3, r3
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	f000 80d1 	beq.w	8008e3c <HAL_UART_IRQHandler+0x67e>
          && (nb_rx_data > 0U))
 8008c9a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	f000 80cc 	beq.w	8008e3c <HAL_UART_IRQHandler+0x67e>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cac:	e853 3f00 	ldrex	r3, [r3]
 8008cb0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008cb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cb4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cb8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	461a      	mov	r2, r3
 8008cc2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008cc6:	647b      	str	r3, [r7, #68]	@ 0x44
 8008cc8:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cca:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008ccc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008cce:	e841 2300 	strex	r3, r2, [r1]
 8008cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008cd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d1e4      	bne.n	8008ca4 <HAL_UART_IRQHandler+0x4e6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	3308      	adds	r3, #8
 8008ce0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ce4:	e853 3f00 	ldrex	r3, [r3]
 8008ce8:	623b      	str	r3, [r7, #32]
   return(result);
 8008cea:	6a3b      	ldr	r3, [r7, #32]
 8008cec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008cf0:	f023 0301 	bic.w	r3, r3, #1
 8008cf4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	3308      	adds	r3, #8
 8008cfe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008d02:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d0a:	e841 2300 	strex	r3, r2, [r1]
 8008d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d1e1      	bne.n	8008cda <HAL_UART_IRQHandler+0x51c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2220      	movs	r2, #32
 8008d1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2200      	movs	r2, #0
 8008d22:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2200      	movs	r2, #0
 8008d28:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d30:	693b      	ldr	r3, [r7, #16]
 8008d32:	e853 3f00 	ldrex	r3, [r3]
 8008d36:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	f023 0310 	bic.w	r3, r3, #16
 8008d3e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	461a      	mov	r2, r3
 8008d48:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008d4c:	61fb      	str	r3, [r7, #28]
 8008d4e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d50:	69b9      	ldr	r1, [r7, #24]
 8008d52:	69fa      	ldr	r2, [r7, #28]
 8008d54:	e841 2300 	strex	r3, r2, [r1]
 8008d58:	617b      	str	r3, [r7, #20]
   return(result);
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d1e4      	bne.n	8008d2a <HAL_UART_IRQHandler+0x56c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2202      	movs	r2, #2
 8008d64:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008d66:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008d6a:	4619      	mov	r1, r3
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f000 f87f 	bl	8008e70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008d72:	e063      	b.n	8008e3c <HAL_UART_IRQHandler+0x67e>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008d74:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d00e      	beq.n	8008d9e <HAL_UART_IRQHandler+0x5e0>
 8008d80:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d008      	beq.n	8008d9e <HAL_UART_IRQHandler+0x5e0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008d94:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f001 fc43 	bl	800a622 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008d9c:	e051      	b.n	8008e42 <HAL_UART_IRQHandler+0x684>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008d9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d014      	beq.n	8008dd4 <HAL_UART_IRQHandler+0x616>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008daa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d105      	bne.n	8008dc2 <HAL_UART_IRQHandler+0x604>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008db6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008dba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d008      	beq.n	8008dd4 <HAL_UART_IRQHandler+0x616>
  {
    if (huart->TxISR != NULL)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d03a      	beq.n	8008e40 <HAL_UART_IRQHandler+0x682>
    {
      huart->TxISR(huart);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	4798      	blx	r3
    }
    return;
 8008dd2:	e035      	b.n	8008e40 <HAL_UART_IRQHandler+0x682>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008dd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d009      	beq.n	8008df4 <HAL_UART_IRQHandler+0x636>
 8008de0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d003      	beq.n	8008df4 <HAL_UART_IRQHandler+0x636>
  {
    UART_EndTransmit_IT(huart);
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f000 fecb 	bl	8009b88 <UART_EndTransmit_IT>
    return;
 8008df2:	e026      	b.n	8008e42 <HAL_UART_IRQHandler+0x684>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008df4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008df8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d009      	beq.n	8008e14 <HAL_UART_IRQHandler+0x656>
 8008e00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e04:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d003      	beq.n	8008e14 <HAL_UART_IRQHandler+0x656>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f001 fc1c 	bl	800a64a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008e12:	e016      	b.n	8008e42 <HAL_UART_IRQHandler+0x684>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008e14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d010      	beq.n	8008e42 <HAL_UART_IRQHandler+0x684>
 8008e20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	da0c      	bge.n	8008e42 <HAL_UART_IRQHandler+0x684>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008e28:	6878      	ldr	r0, [r7, #4]
 8008e2a:	f001 fc04 	bl	800a636 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008e2e:	e008      	b.n	8008e42 <HAL_UART_IRQHandler+0x684>
      return;
 8008e30:	bf00      	nop
 8008e32:	e006      	b.n	8008e42 <HAL_UART_IRQHandler+0x684>
    return;
 8008e34:	bf00      	nop
 8008e36:	e004      	b.n	8008e42 <HAL_UART_IRQHandler+0x684>
      return;
 8008e38:	bf00      	nop
 8008e3a:	e002      	b.n	8008e42 <HAL_UART_IRQHandler+0x684>
      return;
 8008e3c:	bf00      	nop
 8008e3e:	e000      	b.n	8008e42 <HAL_UART_IRQHandler+0x684>
    return;
 8008e40:	bf00      	nop
  }
}
 8008e42:	37e8      	adds	r7, #232	@ 0xe8
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}

08008e48 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	b083      	sub	sp, #12
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008e50:	bf00      	nop
 8008e52:	370c      	adds	r7, #12
 8008e54:	46bd      	mov	sp, r7
 8008e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5a:	4770      	bx	lr

08008e5c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b083      	sub	sp, #12
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008e64:	bf00      	nop
 8008e66:	370c      	adds	r7, #12
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6e:	4770      	bx	lr

08008e70 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e70:	b480      	push	{r7}
 8008e72:	b083      	sub	sp, #12
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
 8008e78:	460b      	mov	r3, r1
 8008e7a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008e7c:	bf00      	nop
 8008e7e:	370c      	adds	r7, #12
 8008e80:	46bd      	mov	sp, r7
 8008e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e86:	4770      	bx	lr

08008e88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e8c:	b08c      	sub	sp, #48	@ 0x30
 8008e8e:	af00      	add	r7, sp, #0
 8008e90:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008e92:	2300      	movs	r3, #0
 8008e94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	689a      	ldr	r2, [r3, #8]
 8008e9c:	697b      	ldr	r3, [r7, #20]
 8008e9e:	691b      	ldr	r3, [r3, #16]
 8008ea0:	431a      	orrs	r2, r3
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	695b      	ldr	r3, [r3, #20]
 8008ea6:	431a      	orrs	r2, r3
 8008ea8:	697b      	ldr	r3, [r7, #20]
 8008eaa:	69db      	ldr	r3, [r3, #28]
 8008eac:	4313      	orrs	r3, r2
 8008eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	681a      	ldr	r2, [r3, #0]
 8008eb6:	f646 13f3 	movw	r3, #27123	@ 0x69f3
 8008eba:	f6cc 73ff 	movt	r3, #53247	@ 0xcfff
 8008ebe:	4013      	ands	r3, r2
 8008ec0:	697a      	ldr	r2, [r7, #20]
 8008ec2:	6812      	ldr	r2, [r2, #0]
 8008ec4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ec6:	430b      	orrs	r3, r1
 8008ec8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	685b      	ldr	r3, [r3, #4]
 8008ed0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008ed4:	697b      	ldr	r3, [r7, #20]
 8008ed6:	68da      	ldr	r2, [r3, #12]
 8008ed8:	697b      	ldr	r3, [r7, #20]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	430a      	orrs	r2, r1
 8008ede:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	699b      	ldr	r3, [r3, #24]
 8008ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008eee:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8008ef2:	429a      	cmp	r2, r3
 8008ef4:	d004      	beq.n	8008f00 <UART_SetConfig+0x78>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008ef6:	697b      	ldr	r3, [r7, #20]
 8008ef8:	6a1b      	ldr	r3, [r3, #32]
 8008efa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008efc:	4313      	orrs	r3, r2
 8008efe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008f00:	697b      	ldr	r3, [r7, #20]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	689b      	ldr	r3, [r3, #8]
 8008f06:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008f0a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008f0e:	697a      	ldr	r2, [r7, #20]
 8008f10:	6812      	ldr	r2, [r2, #0]
 8008f12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f14:	430b      	orrs	r3, r1
 8008f16:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008f18:	697b      	ldr	r3, [r7, #20]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f1e:	f023 010f 	bic.w	r1, r3, #15
 8008f22:	697b      	ldr	r3, [r7, #20]
 8008f24:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	430a      	orrs	r2, r1
 8008f2c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	681a      	ldr	r2, [r3, #0]
 8008f32:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8008f36:	f2c4 0301 	movt	r3, #16385	@ 0x4001
 8008f3a:	429a      	cmp	r2, r3
 8008f3c:	d128      	bne.n	8008f90 <UART_SetConfig+0x108>
 8008f3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008f42:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8008f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f4a:	f003 0303 	and.w	r3, r3, #3
 8008f4e:	2b03      	cmp	r3, #3
 8008f50:	d81a      	bhi.n	8008f88 <UART_SetConfig+0x100>
 8008f52:	a201      	add	r2, pc, #4	@ (adr r2, 8008f58 <UART_SetConfig+0xd0>)
 8008f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f58:	08008f69 	.word	0x08008f69
 8008f5c:	08008f79 	.word	0x08008f79
 8008f60:	08008f71 	.word	0x08008f71
 8008f64:	08008f81 	.word	0x08008f81
 8008f68:	2301      	movs	r3, #1
 8008f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f6e:	e124      	b.n	80091ba <UART_SetConfig+0x332>
 8008f70:	2302      	movs	r3, #2
 8008f72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f76:	e120      	b.n	80091ba <UART_SetConfig+0x332>
 8008f78:	2304      	movs	r3, #4
 8008f7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f7e:	e11c      	b.n	80091ba <UART_SetConfig+0x332>
 8008f80:	2308      	movs	r3, #8
 8008f82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f86:	e118      	b.n	80091ba <UART_SetConfig+0x332>
 8008f88:	2310      	movs	r3, #16
 8008f8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008f8e:	e114      	b.n	80091ba <UART_SetConfig+0x332>
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	681a      	ldr	r2, [r3, #0]
 8008f94:	f44f 4388 	mov.w	r3, #17408	@ 0x4400
 8008f98:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8008f9c:	429a      	cmp	r2, r3
 8008f9e:	d13b      	bne.n	8009018 <UART_SetConfig+0x190>
 8008fa0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008fa4:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8008fa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fac:	f003 030c 	and.w	r3, r3, #12
 8008fb0:	2b0c      	cmp	r3, #12
 8008fb2:	d82d      	bhi.n	8009010 <UART_SetConfig+0x188>
 8008fb4:	a201      	add	r2, pc, #4	@ (adr r2, 8008fbc <UART_SetConfig+0x134>)
 8008fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fba:	bf00      	nop
 8008fbc:	08008ff1 	.word	0x08008ff1
 8008fc0:	08009011 	.word	0x08009011
 8008fc4:	08009011 	.word	0x08009011
 8008fc8:	08009011 	.word	0x08009011
 8008fcc:	08009001 	.word	0x08009001
 8008fd0:	08009011 	.word	0x08009011
 8008fd4:	08009011 	.word	0x08009011
 8008fd8:	08009011 	.word	0x08009011
 8008fdc:	08008ff9 	.word	0x08008ff9
 8008fe0:	08009011 	.word	0x08009011
 8008fe4:	08009011 	.word	0x08009011
 8008fe8:	08009011 	.word	0x08009011
 8008fec:	08009009 	.word	0x08009009
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ff6:	e0e0      	b.n	80091ba <UART_SetConfig+0x332>
 8008ff8:	2302      	movs	r3, #2
 8008ffa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ffe:	e0dc      	b.n	80091ba <UART_SetConfig+0x332>
 8009000:	2304      	movs	r3, #4
 8009002:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009006:	e0d8      	b.n	80091ba <UART_SetConfig+0x332>
 8009008:	2308      	movs	r3, #8
 800900a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800900e:	e0d4      	b.n	80091ba <UART_SetConfig+0x332>
 8009010:	2310      	movs	r3, #16
 8009012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009016:	e0d0      	b.n	80091ba <UART_SetConfig+0x332>
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	681a      	ldr	r2, [r3, #0]
 800901c:	f44f 4390 	mov.w	r3, #18432	@ 0x4800
 8009020:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8009024:	429a      	cmp	r2, r3
 8009026:	d128      	bne.n	800907a <UART_SetConfig+0x1f2>
 8009028:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800902c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8009030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009034:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009038:	2b30      	cmp	r3, #48	@ 0x30
 800903a:	d016      	beq.n	800906a <UART_SetConfig+0x1e2>
 800903c:	2b30      	cmp	r3, #48	@ 0x30
 800903e:	d818      	bhi.n	8009072 <UART_SetConfig+0x1ea>
 8009040:	2b20      	cmp	r3, #32
 8009042:	d00a      	beq.n	800905a <UART_SetConfig+0x1d2>
 8009044:	2b20      	cmp	r3, #32
 8009046:	d814      	bhi.n	8009072 <UART_SetConfig+0x1ea>
 8009048:	2b00      	cmp	r3, #0
 800904a:	d002      	beq.n	8009052 <UART_SetConfig+0x1ca>
 800904c:	2b10      	cmp	r3, #16
 800904e:	d008      	beq.n	8009062 <UART_SetConfig+0x1da>
 8009050:	e00f      	b.n	8009072 <UART_SetConfig+0x1ea>
 8009052:	2300      	movs	r3, #0
 8009054:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009058:	e0af      	b.n	80091ba <UART_SetConfig+0x332>
 800905a:	2302      	movs	r3, #2
 800905c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009060:	e0ab      	b.n	80091ba <UART_SetConfig+0x332>
 8009062:	2304      	movs	r3, #4
 8009064:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009068:	e0a7      	b.n	80091ba <UART_SetConfig+0x332>
 800906a:	2308      	movs	r3, #8
 800906c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009070:	e0a3      	b.n	80091ba <UART_SetConfig+0x332>
 8009072:	2310      	movs	r3, #16
 8009074:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009078:	e09f      	b.n	80091ba <UART_SetConfig+0x332>
 800907a:	697b      	ldr	r3, [r7, #20]
 800907c:	681a      	ldr	r2, [r3, #0]
 800907e:	f44f 4398 	mov.w	r3, #19456	@ 0x4c00
 8009082:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8009086:	429a      	cmp	r2, r3
 8009088:	d128      	bne.n	80090dc <UART_SetConfig+0x254>
 800908a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800908e:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8009092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009096:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800909a:	2bc0      	cmp	r3, #192	@ 0xc0
 800909c:	d016      	beq.n	80090cc <UART_SetConfig+0x244>
 800909e:	2bc0      	cmp	r3, #192	@ 0xc0
 80090a0:	d818      	bhi.n	80090d4 <UART_SetConfig+0x24c>
 80090a2:	2b80      	cmp	r3, #128	@ 0x80
 80090a4:	d00a      	beq.n	80090bc <UART_SetConfig+0x234>
 80090a6:	2b80      	cmp	r3, #128	@ 0x80
 80090a8:	d814      	bhi.n	80090d4 <UART_SetConfig+0x24c>
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d002      	beq.n	80090b4 <UART_SetConfig+0x22c>
 80090ae:	2b40      	cmp	r3, #64	@ 0x40
 80090b0:	d008      	beq.n	80090c4 <UART_SetConfig+0x23c>
 80090b2:	e00f      	b.n	80090d4 <UART_SetConfig+0x24c>
 80090b4:	2300      	movs	r3, #0
 80090b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ba:	e07e      	b.n	80091ba <UART_SetConfig+0x332>
 80090bc:	2302      	movs	r3, #2
 80090be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090c2:	e07a      	b.n	80091ba <UART_SetConfig+0x332>
 80090c4:	2304      	movs	r3, #4
 80090c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ca:	e076      	b.n	80091ba <UART_SetConfig+0x332>
 80090cc:	2308      	movs	r3, #8
 80090ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090d2:	e072      	b.n	80091ba <UART_SetConfig+0x332>
 80090d4:	2310      	movs	r3, #16
 80090d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090da:	e06e      	b.n	80091ba <UART_SetConfig+0x332>
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 80090e4:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80090e8:	429a      	cmp	r2, r3
 80090ea:	d12d      	bne.n	8009148 <UART_SetConfig+0x2c0>
 80090ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80090f0:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 80090f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80090fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009100:	d01a      	beq.n	8009138 <UART_SetConfig+0x2b0>
 8009102:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009106:	d81b      	bhi.n	8009140 <UART_SetConfig+0x2b8>
 8009108:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800910c:	d00c      	beq.n	8009128 <UART_SetConfig+0x2a0>
 800910e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009112:	d815      	bhi.n	8009140 <UART_SetConfig+0x2b8>
 8009114:	2b00      	cmp	r3, #0
 8009116:	d003      	beq.n	8009120 <UART_SetConfig+0x298>
 8009118:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800911c:	d008      	beq.n	8009130 <UART_SetConfig+0x2a8>
 800911e:	e00f      	b.n	8009140 <UART_SetConfig+0x2b8>
 8009120:	2300      	movs	r3, #0
 8009122:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009126:	e048      	b.n	80091ba <UART_SetConfig+0x332>
 8009128:	2302      	movs	r3, #2
 800912a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800912e:	e044      	b.n	80091ba <UART_SetConfig+0x332>
 8009130:	2304      	movs	r3, #4
 8009132:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009136:	e040      	b.n	80091ba <UART_SetConfig+0x332>
 8009138:	2308      	movs	r3, #8
 800913a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800913e:	e03c      	b.n	80091ba <UART_SetConfig+0x332>
 8009140:	2310      	movs	r3, #16
 8009142:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009146:	e038      	b.n	80091ba <UART_SetConfig+0x332>
 8009148:	697b      	ldr	r3, [r7, #20]
 800914a:	681a      	ldr	r2, [r3, #0]
 800914c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009150:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8009154:	429a      	cmp	r2, r3
 8009156:	d12d      	bne.n	80091b4 <UART_SetConfig+0x32c>
 8009158:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800915c:	f2c4 0302 	movt	r3, #16386	@ 0x4002
 8009160:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009164:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009168:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800916c:	d01a      	beq.n	80091a4 <UART_SetConfig+0x31c>
 800916e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009172:	d81b      	bhi.n	80091ac <UART_SetConfig+0x324>
 8009174:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009178:	d00c      	beq.n	8009194 <UART_SetConfig+0x30c>
 800917a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800917e:	d815      	bhi.n	80091ac <UART_SetConfig+0x324>
 8009180:	2b00      	cmp	r3, #0
 8009182:	d003      	beq.n	800918c <UART_SetConfig+0x304>
 8009184:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009188:	d008      	beq.n	800919c <UART_SetConfig+0x314>
 800918a:	e00f      	b.n	80091ac <UART_SetConfig+0x324>
 800918c:	2300      	movs	r3, #0
 800918e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009192:	e012      	b.n	80091ba <UART_SetConfig+0x332>
 8009194:	2302      	movs	r3, #2
 8009196:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800919a:	e00e      	b.n	80091ba <UART_SetConfig+0x332>
 800919c:	2304      	movs	r3, #4
 800919e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091a2:	e00a      	b.n	80091ba <UART_SetConfig+0x332>
 80091a4:	2308      	movs	r3, #8
 80091a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091aa:	e006      	b.n	80091ba <UART_SetConfig+0x332>
 80091ac:	2310      	movs	r3, #16
 80091ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091b2:	e002      	b.n	80091ba <UART_SetConfig+0x332>
 80091b4:	2310      	movs	r3, #16
 80091b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	681a      	ldr	r2, [r3, #0]
 80091be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80091c2:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 80091c6:	429a      	cmp	r2, r3
 80091c8:	f040 80a1 	bne.w	800930e <UART_SetConfig+0x486>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80091cc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80091d0:	2b08      	cmp	r3, #8
 80091d2:	d827      	bhi.n	8009224 <UART_SetConfig+0x39c>
 80091d4:	a201      	add	r2, pc, #4	@ (adr r2, 80091dc <UART_SetConfig+0x354>)
 80091d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091da:	bf00      	nop
 80091dc:	08009201 	.word	0x08009201
 80091e0:	08009225 	.word	0x08009225
 80091e4:	08009209 	.word	0x08009209
 80091e8:	08009225 	.word	0x08009225
 80091ec:	08009215 	.word	0x08009215
 80091f0:	08009225 	.word	0x08009225
 80091f4:	08009225 	.word	0x08009225
 80091f8:	08009225 	.word	0x08009225
 80091fc:	0800921d 	.word	0x0800921d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009200:	f7fd f859 	bl	80062b6 <HAL_RCC_GetPCLK1Freq>
 8009204:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009206:	e013      	b.n	8009230 <UART_SetConfig+0x3a8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009208:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 800920c:	f2c0 03f4 	movt	r3, #244	@ 0xf4
 8009210:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009212:	e00d      	b.n	8009230 <UART_SetConfig+0x3a8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009214:	f7fc ffc4 	bl	80061a0 <HAL_RCC_GetSysClockFreq>
 8009218:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800921a:	e009      	b.n	8009230 <UART_SetConfig+0x3a8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800921c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009220:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009222:	e005      	b.n	8009230 <UART_SetConfig+0x3a8>
      default:
        pclk = 0U;
 8009224:	2300      	movs	r3, #0
 8009226:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009228:	2301      	movs	r3, #1
 800922a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800922e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009232:	2b00      	cmp	r3, #0
 8009234:	f000 813c 	beq.w	80094b0 <UART_SetConfig+0x628>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800923c:	f64b 035c 	movw	r3, #47196	@ 0xb85c
 8009240:	f6c0 0300 	movt	r3, #2048	@ 0x800
 8009244:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8009248:	461a      	mov	r2, r3
 800924a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800924c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009250:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	685a      	ldr	r2, [r3, #4]
 8009256:	4613      	mov	r3, r2
 8009258:	005b      	lsls	r3, r3, #1
 800925a:	4413      	add	r3, r2
 800925c:	69ba      	ldr	r2, [r7, #24]
 800925e:	429a      	cmp	r2, r3
 8009260:	d305      	bcc.n	800926e <UART_SetConfig+0x3e6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	685b      	ldr	r3, [r3, #4]
 8009266:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009268:	69ba      	ldr	r2, [r7, #24]
 800926a:	429a      	cmp	r2, r3
 800926c:	d903      	bls.n	8009276 <UART_SetConfig+0x3ee>
      {
        ret = HAL_ERROR;
 800926e:	2301      	movs	r3, #1
 8009270:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009274:	e11c      	b.n	80094b0 <UART_SetConfig+0x628>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009278:	2200      	movs	r2, #0
 800927a:	60bb      	str	r3, [r7, #8]
 800927c:	60fa      	str	r2, [r7, #12]
 800927e:	697b      	ldr	r3, [r7, #20]
 8009280:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009282:	f64b 035c 	movw	r3, #47196	@ 0xb85c
 8009286:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800928a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800928e:	b29b      	uxth	r3, r3
 8009290:	2200      	movs	r2, #0
 8009292:	603b      	str	r3, [r7, #0]
 8009294:	607a      	str	r2, [r7, #4]
 8009296:	e9d7 2300 	ldrd	r2, r3, [r7]
 800929a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800929e:	f7f7 f80f 	bl	80002c0 <__aeabi_uldivmod>
 80092a2:	4602      	mov	r2, r0
 80092a4:	460b      	mov	r3, r1
 80092a6:	4610      	mov	r0, r2
 80092a8:	4619      	mov	r1, r3
 80092aa:	f04f 0200 	mov.w	r2, #0
 80092ae:	f04f 0300 	mov.w	r3, #0
 80092b2:	020b      	lsls	r3, r1, #8
 80092b4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80092b8:	0202      	lsls	r2, r0, #8
 80092ba:	6979      	ldr	r1, [r7, #20]
 80092bc:	6849      	ldr	r1, [r1, #4]
 80092be:	0849      	lsrs	r1, r1, #1
 80092c0:	2000      	movs	r0, #0
 80092c2:	460c      	mov	r4, r1
 80092c4:	4605      	mov	r5, r0
 80092c6:	eb12 0804 	adds.w	r8, r2, r4
 80092ca:	eb43 0905 	adc.w	r9, r3, r5
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	685b      	ldr	r3, [r3, #4]
 80092d2:	2200      	movs	r2, #0
 80092d4:	469a      	mov	sl, r3
 80092d6:	4693      	mov	fp, r2
 80092d8:	4652      	mov	r2, sl
 80092da:	465b      	mov	r3, fp
 80092dc:	4640      	mov	r0, r8
 80092de:	4649      	mov	r1, r9
 80092e0:	f7f6 ffee 	bl	80002c0 <__aeabi_uldivmod>
 80092e4:	4602      	mov	r2, r0
 80092e6:	460b      	mov	r3, r1
 80092e8:	4613      	mov	r3, r2
 80092ea:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80092ec:	6a3b      	ldr	r3, [r7, #32]
 80092ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80092f2:	d308      	bcc.n	8009306 <UART_SetConfig+0x47e>
 80092f4:	6a3b      	ldr	r3, [r7, #32]
 80092f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80092fa:	d204      	bcs.n	8009306 <UART_SetConfig+0x47e>
        {
          huart->Instance->BRR = usartdiv;
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	6a3a      	ldr	r2, [r7, #32]
 8009302:	60da      	str	r2, [r3, #12]
 8009304:	e0d4      	b.n	80094b0 <UART_SetConfig+0x628>
        }
        else
        {
          ret = HAL_ERROR;
 8009306:	2301      	movs	r3, #1
 8009308:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800930c:	e0d0      	b.n	80094b0 <UART_SetConfig+0x628>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800930e:	697b      	ldr	r3, [r7, #20]
 8009310:	69db      	ldr	r3, [r3, #28]
 8009312:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009316:	d16d      	bne.n	80093f4 <UART_SetConfig+0x56c>
  {
    switch (clocksource)
 8009318:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800931c:	2b08      	cmp	r3, #8
 800931e:	d82b      	bhi.n	8009378 <UART_SetConfig+0x4f0>
 8009320:	a201      	add	r2, pc, #4	@ (adr r2, 8009328 <UART_SetConfig+0x4a0>)
 8009322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009326:	bf00      	nop
 8009328:	0800934d 	.word	0x0800934d
 800932c:	08009355 	.word	0x08009355
 8009330:	0800935d 	.word	0x0800935d
 8009334:	08009379 	.word	0x08009379
 8009338:	08009369 	.word	0x08009369
 800933c:	08009379 	.word	0x08009379
 8009340:	08009379 	.word	0x08009379
 8009344:	08009379 	.word	0x08009379
 8009348:	08009371 	.word	0x08009371
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800934c:	f7fc ffb3 	bl	80062b6 <HAL_RCC_GetPCLK1Freq>
 8009350:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009352:	e017      	b.n	8009384 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009354:	f7fc ffc7 	bl	80062e6 <HAL_RCC_GetPCLK2Freq>
 8009358:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800935a:	e013      	b.n	8009384 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800935c:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 8009360:	f2c0 03f4 	movt	r3, #244	@ 0xf4
 8009364:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009366:	e00d      	b.n	8009384 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009368:	f7fc ff1a 	bl	80061a0 <HAL_RCC_GetSysClockFreq>
 800936c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800936e:	e009      	b.n	8009384 <UART_SetConfig+0x4fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009370:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009374:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009376:	e005      	b.n	8009384 <UART_SetConfig+0x4fc>
      default:
        pclk = 0U;
 8009378:	2300      	movs	r3, #0
 800937a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800937c:	2301      	movs	r3, #1
 800937e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009382:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009386:	2b00      	cmp	r3, #0
 8009388:	f000 8092 	beq.w	80094b0 <UART_SetConfig+0x628>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009390:	f64b 035c 	movw	r3, #47196	@ 0xb85c
 8009394:	f6c0 0300 	movt	r3, #2048	@ 0x800
 8009398:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800939c:	461a      	mov	r2, r3
 800939e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80093a4:	005a      	lsls	r2, r3, #1
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	685b      	ldr	r3, [r3, #4]
 80093aa:	085b      	lsrs	r3, r3, #1
 80093ac:	441a      	add	r2, r3
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	685b      	ldr	r3, [r3, #4]
 80093b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80093b6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80093b8:	6a3b      	ldr	r3, [r7, #32]
 80093ba:	2b0f      	cmp	r3, #15
 80093bc:	d916      	bls.n	80093ec <UART_SetConfig+0x564>
 80093be:	6a3b      	ldr	r3, [r7, #32]
 80093c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80093c4:	d212      	bcs.n	80093ec <UART_SetConfig+0x564>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80093c6:	6a3b      	ldr	r3, [r7, #32]
 80093c8:	b29b      	uxth	r3, r3
 80093ca:	f023 030f 	bic.w	r3, r3, #15
 80093ce:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80093d0:	6a3b      	ldr	r3, [r7, #32]
 80093d2:	085b      	lsrs	r3, r3, #1
 80093d4:	b29b      	uxth	r3, r3
 80093d6:	f003 0307 	and.w	r3, r3, #7
 80093da:	b29a      	uxth	r2, r3
 80093dc:	8bfb      	ldrh	r3, [r7, #30]
 80093de:	4313      	orrs	r3, r2
 80093e0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80093e2:	697b      	ldr	r3, [r7, #20]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	8bfa      	ldrh	r2, [r7, #30]
 80093e8:	60da      	str	r2, [r3, #12]
 80093ea:	e061      	b.n	80094b0 <UART_SetConfig+0x628>
      }
      else
      {
        ret = HAL_ERROR;
 80093ec:	2301      	movs	r3, #1
 80093ee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80093f2:	e05d      	b.n	80094b0 <UART_SetConfig+0x628>
      }
    }
  }
  else
  {
    switch (clocksource)
 80093f4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80093f8:	2b08      	cmp	r3, #8
 80093fa:	d82b      	bhi.n	8009454 <UART_SetConfig+0x5cc>
 80093fc:	a201      	add	r2, pc, #4	@ (adr r2, 8009404 <UART_SetConfig+0x57c>)
 80093fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009402:	bf00      	nop
 8009404:	08009429 	.word	0x08009429
 8009408:	08009431 	.word	0x08009431
 800940c:	08009439 	.word	0x08009439
 8009410:	08009455 	.word	0x08009455
 8009414:	08009445 	.word	0x08009445
 8009418:	08009455 	.word	0x08009455
 800941c:	08009455 	.word	0x08009455
 8009420:	08009455 	.word	0x08009455
 8009424:	0800944d 	.word	0x0800944d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009428:	f7fc ff45 	bl	80062b6 <HAL_RCC_GetPCLK1Freq>
 800942c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800942e:	e017      	b.n	8009460 <UART_SetConfig+0x5d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009430:	f7fc ff59 	bl	80062e6 <HAL_RCC_GetPCLK2Freq>
 8009434:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009436:	e013      	b.n	8009460 <UART_SetConfig+0x5d8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009438:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 800943c:	f2c0 03f4 	movt	r3, #244	@ 0xf4
 8009440:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009442:	e00d      	b.n	8009460 <UART_SetConfig+0x5d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009444:	f7fc feac 	bl	80061a0 <HAL_RCC_GetSysClockFreq>
 8009448:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800944a:	e009      	b.n	8009460 <UART_SetConfig+0x5d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800944c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009450:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009452:	e005      	b.n	8009460 <UART_SetConfig+0x5d8>
      default:
        pclk = 0U;
 8009454:	2300      	movs	r3, #0
 8009456:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009458:	2301      	movs	r3, #1
 800945a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800945e:	bf00      	nop
    }

    if (pclk != 0U)
 8009460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009462:	2b00      	cmp	r3, #0
 8009464:	d024      	beq.n	80094b0 <UART_SetConfig+0x628>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800946a:	f64b 035c 	movw	r3, #47196	@ 0xb85c
 800946e:	f6c0 0300 	movt	r3, #2048	@ 0x800
 8009472:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8009476:	461a      	mov	r2, r3
 8009478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800947a:	fbb3 f2f2 	udiv	r2, r3, r2
 800947e:	697b      	ldr	r3, [r7, #20]
 8009480:	685b      	ldr	r3, [r3, #4]
 8009482:	085b      	lsrs	r3, r3, #1
 8009484:	441a      	add	r2, r3
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	685b      	ldr	r3, [r3, #4]
 800948a:	fbb2 f3f3 	udiv	r3, r2, r3
 800948e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009490:	6a3b      	ldr	r3, [r7, #32]
 8009492:	2b0f      	cmp	r3, #15
 8009494:	d909      	bls.n	80094aa <UART_SetConfig+0x622>
 8009496:	6a3b      	ldr	r3, [r7, #32]
 8009498:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800949c:	d205      	bcs.n	80094aa <UART_SetConfig+0x622>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800949e:	6a3b      	ldr	r3, [r7, #32]
 80094a0:	b29a      	uxth	r2, r3
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	60da      	str	r2, [r3, #12]
 80094a8:	e002      	b.n	80094b0 <UART_SetConfig+0x628>
      }
      else
      {
        ret = HAL_ERROR;
 80094aa:	2301      	movs	r3, #1
 80094ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80094b0:	697b      	ldr	r3, [r7, #20]
 80094b2:	2201      	movs	r2, #1
 80094b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	2201      	movs	r2, #1
 80094bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80094c0:	697b      	ldr	r3, [r7, #20]
 80094c2:	2200      	movs	r2, #0
 80094c4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80094c6:	697b      	ldr	r3, [r7, #20]
 80094c8:	2200      	movs	r2, #0
 80094ca:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80094cc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3730      	adds	r7, #48	@ 0x30
 80094d4:	46bd      	mov	sp, r7
 80094d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80094da:	bf00      	nop

080094dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80094dc:	b480      	push	{r7}
 80094de:	b083      	sub	sp, #12
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094e8:	f003 0308 	and.w	r3, r3, #8
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d00a      	beq.n	8009506 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	685b      	ldr	r3, [r3, #4]
 80094f6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	430a      	orrs	r2, r1
 8009504:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800950a:	f003 0301 	and.w	r3, r3, #1
 800950e:	2b00      	cmp	r3, #0
 8009510:	d00a      	beq.n	8009528 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	430a      	orrs	r2, r1
 8009526:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800952c:	f003 0302 	and.w	r3, r3, #2
 8009530:	2b00      	cmp	r3, #0
 8009532:	d00a      	beq.n	800954a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	430a      	orrs	r2, r1
 8009548:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800954e:	f003 0304 	and.w	r3, r3, #4
 8009552:	2b00      	cmp	r3, #0
 8009554:	d00a      	beq.n	800956c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	685b      	ldr	r3, [r3, #4]
 800955c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	430a      	orrs	r2, r1
 800956a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009570:	f003 0310 	and.w	r3, r3, #16
 8009574:	2b00      	cmp	r3, #0
 8009576:	d00a      	beq.n	800958e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	689b      	ldr	r3, [r3, #8]
 800957e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	430a      	orrs	r2, r1
 800958c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009592:	f003 0320 	and.w	r3, r3, #32
 8009596:	2b00      	cmp	r3, #0
 8009598:	d00a      	beq.n	80095b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	689b      	ldr	r3, [r3, #8]
 80095a0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	430a      	orrs	r2, r1
 80095ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d01a      	beq.n	80095f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	685b      	ldr	r3, [r3, #4]
 80095c2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	430a      	orrs	r2, r1
 80095d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80095d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80095da:	d10a      	bne.n	80095f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	430a      	orrs	r2, r1
 80095f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d00a      	beq.n	8009614 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	685b      	ldr	r3, [r3, #4]
 8009604:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	430a      	orrs	r2, r1
 8009612:	605a      	str	r2, [r3, #4]
  }
}
 8009614:	bf00      	nop
 8009616:	370c      	adds	r7, #12
 8009618:	46bd      	mov	sp, r7
 800961a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961e:	4770      	bx	lr

08009620 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b098      	sub	sp, #96	@ 0x60
 8009624:	af02      	add	r7, sp, #8
 8009626:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	2200      	movs	r2, #0
 800962c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009630:	f7f9 f990 	bl	8002954 <HAL_GetTick>
 8009634:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f003 0308 	and.w	r3, r3, #8
 8009640:	2b08      	cmp	r3, #8
 8009642:	d12f      	bne.n	80096a4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009644:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009648:	9300      	str	r3, [sp, #0]
 800964a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800964c:	2200      	movs	r2, #0
 800964e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009652:	6878      	ldr	r0, [r7, #4]
 8009654:	f000 f88e 	bl	8009774 <UART_WaitOnFlagUntilTimeout>
 8009658:	4603      	mov	r3, r0
 800965a:	2b00      	cmp	r3, #0
 800965c:	d022      	beq.n	80096a4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009666:	e853 3f00 	ldrex	r3, [r3]
 800966a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800966c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800966e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009672:	653b      	str	r3, [r7, #80]	@ 0x50
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	461a      	mov	r2, r3
 800967a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800967c:	647b      	str	r3, [r7, #68]	@ 0x44
 800967e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009680:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009682:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009684:	e841 2300 	strex	r3, r2, [r1]
 8009688:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800968a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800968c:	2b00      	cmp	r3, #0
 800968e:	d1e6      	bne.n	800965e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2220      	movs	r2, #32
 8009694:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2200      	movs	r2, #0
 800969c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80096a0:	2303      	movs	r3, #3
 80096a2:	e063      	b.n	800976c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	f003 0304 	and.w	r3, r3, #4
 80096ae:	2b04      	cmp	r3, #4
 80096b0:	d149      	bne.n	8009746 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80096b2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80096b6:	9300      	str	r3, [sp, #0]
 80096b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80096ba:	2200      	movs	r2, #0
 80096bc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80096c0:	6878      	ldr	r0, [r7, #4]
 80096c2:	f000 f857 	bl	8009774 <UART_WaitOnFlagUntilTimeout>
 80096c6:	4603      	mov	r3, r0
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d03c      	beq.n	8009746 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096d4:	e853 3f00 	ldrex	r3, [r3]
 80096d8:	623b      	str	r3, [r7, #32]
   return(result);
 80096da:	6a3b      	ldr	r3, [r7, #32]
 80096dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80096e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	461a      	mov	r2, r3
 80096e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80096ec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096f2:	e841 2300 	strex	r3, r2, [r1]
 80096f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80096f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d1e6      	bne.n	80096cc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	3308      	adds	r3, #8
 8009704:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009706:	693b      	ldr	r3, [r7, #16]
 8009708:	e853 3f00 	ldrex	r3, [r3]
 800970c:	60fb      	str	r3, [r7, #12]
   return(result);
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	f023 0301 	bic.w	r3, r3, #1
 8009714:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	3308      	adds	r3, #8
 800971c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800971e:	61fa      	str	r2, [r7, #28]
 8009720:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009722:	69b9      	ldr	r1, [r7, #24]
 8009724:	69fa      	ldr	r2, [r7, #28]
 8009726:	e841 2300 	strex	r3, r2, [r1]
 800972a:	617b      	str	r3, [r7, #20]
   return(result);
 800972c:	697b      	ldr	r3, [r7, #20]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d1e5      	bne.n	80096fe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	2220      	movs	r2, #32
 8009736:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	2200      	movs	r2, #0
 800973e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009742:	2303      	movs	r3, #3
 8009744:	e012      	b.n	800976c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2220      	movs	r2, #32
 800974a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2220      	movs	r2, #32
 8009752:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	2200      	movs	r2, #0
 800975a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2200      	movs	r2, #0
 8009760:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2200      	movs	r2, #0
 8009766:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800976a:	2300      	movs	r3, #0
}
 800976c:	4618      	mov	r0, r3
 800976e:	3758      	adds	r7, #88	@ 0x58
 8009770:	46bd      	mov	sp, r7
 8009772:	bd80      	pop	{r7, pc}

08009774 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b084      	sub	sp, #16
 8009778:	af00      	add	r7, sp, #0
 800977a:	60f8      	str	r0, [r7, #12]
 800977c:	60b9      	str	r1, [r7, #8]
 800977e:	603b      	str	r3, [r7, #0]
 8009780:	4613      	mov	r3, r2
 8009782:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009784:	e04f      	b.n	8009826 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009786:	69bb      	ldr	r3, [r7, #24]
 8009788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800978c:	d04b      	beq.n	8009826 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800978e:	f7f9 f8e1 	bl	8002954 <HAL_GetTick>
 8009792:	4602      	mov	r2, r0
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	1ad3      	subs	r3, r2, r3
 8009798:	69ba      	ldr	r2, [r7, #24]
 800979a:	429a      	cmp	r2, r3
 800979c:	d302      	bcc.n	80097a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800979e:	69bb      	ldr	r3, [r7, #24]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d101      	bne.n	80097a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80097a4:	2303      	movs	r3, #3
 80097a6:	e04e      	b.n	8009846 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f003 0304 	and.w	r3, r3, #4
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d037      	beq.n	8009826 <UART_WaitOnFlagUntilTimeout+0xb2>
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	2b80      	cmp	r3, #128	@ 0x80
 80097ba:	d034      	beq.n	8009826 <UART_WaitOnFlagUntilTimeout+0xb2>
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	2b40      	cmp	r3, #64	@ 0x40
 80097c0:	d031      	beq.n	8009826 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	69db      	ldr	r3, [r3, #28]
 80097c8:	f003 0308 	and.w	r3, r3, #8
 80097cc:	2b08      	cmp	r3, #8
 80097ce:	d110      	bne.n	80097f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	2208      	movs	r2, #8
 80097d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80097d8:	68f8      	ldr	r0, [r7, #12]
 80097da:	f000 f95d 	bl	8009a98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2208      	movs	r2, #8
 80097e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	2200      	movs	r2, #0
 80097ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80097ee:	2301      	movs	r3, #1
 80097f0:	e029      	b.n	8009846 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	69db      	ldr	r3, [r3, #28]
 80097f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80097fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009800:	d111      	bne.n	8009826 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800980a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800980c:	68f8      	ldr	r0, [r7, #12]
 800980e:	f000 f943 	bl	8009a98 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2220      	movs	r2, #32
 8009816:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	2200      	movs	r2, #0
 800981e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009822:	2303      	movs	r3, #3
 8009824:	e00f      	b.n	8009846 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	69da      	ldr	r2, [r3, #28]
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	4013      	ands	r3, r2
 8009830:	68ba      	ldr	r2, [r7, #8]
 8009832:	429a      	cmp	r2, r3
 8009834:	bf0c      	ite	eq
 8009836:	2301      	moveq	r3, #1
 8009838:	2300      	movne	r3, #0
 800983a:	b2db      	uxtb	r3, r3
 800983c:	461a      	mov	r2, r3
 800983e:	79fb      	ldrb	r3, [r7, #7]
 8009840:	429a      	cmp	r2, r3
 8009842:	d0a0      	beq.n	8009786 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009844:	2300      	movs	r3, #0
}
 8009846:	4618      	mov	r0, r3
 8009848:	3710      	adds	r7, #16
 800984a:	46bd      	mov	sp, r7
 800984c:	bd80      	pop	{r7, pc}

0800984e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800984e:	b480      	push	{r7}
 8009850:	b0a3      	sub	sp, #140	@ 0x8c
 8009852:	af00      	add	r7, sp, #0
 8009854:	60f8      	str	r0, [r7, #12]
 8009856:	60b9      	str	r1, [r7, #8]
 8009858:	4613      	mov	r3, r2
 800985a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	68ba      	ldr	r2, [r7, #8]
 8009860:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	88fa      	ldrh	r2, [r7, #6]
 8009866:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	88fa      	ldrh	r2, [r7, #6]
 800986e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	2200      	movs	r2, #0
 8009876:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	689b      	ldr	r3, [r3, #8]
 800987c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009880:	d10e      	bne.n	80098a0 <UART_Start_Receive_IT+0x52>
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	691b      	ldr	r3, [r3, #16]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d105      	bne.n	8009896 <UART_Start_Receive_IT+0x48>
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009890:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009894:	e02d      	b.n	80098f2 <UART_Start_Receive_IT+0xa4>
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	22ff      	movs	r2, #255	@ 0xff
 800989a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800989e:	e028      	b.n	80098f2 <UART_Start_Receive_IT+0xa4>
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	689b      	ldr	r3, [r3, #8]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d10d      	bne.n	80098c4 <UART_Start_Receive_IT+0x76>
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	691b      	ldr	r3, [r3, #16]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d104      	bne.n	80098ba <UART_Start_Receive_IT+0x6c>
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	22ff      	movs	r2, #255	@ 0xff
 80098b4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80098b8:	e01b      	b.n	80098f2 <UART_Start_Receive_IT+0xa4>
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	227f      	movs	r2, #127	@ 0x7f
 80098be:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80098c2:	e016      	b.n	80098f2 <UART_Start_Receive_IT+0xa4>
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80098cc:	d10d      	bne.n	80098ea <UART_Start_Receive_IT+0x9c>
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	691b      	ldr	r3, [r3, #16]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d104      	bne.n	80098e0 <UART_Start_Receive_IT+0x92>
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	227f      	movs	r2, #127	@ 0x7f
 80098da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80098de:	e008      	b.n	80098f2 <UART_Start_Receive_IT+0xa4>
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	223f      	movs	r2, #63	@ 0x3f
 80098e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80098e8:	e003      	b.n	80098f2 <UART_Start_Receive_IT+0xa4>
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	2200      	movs	r2, #0
 80098ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	2200      	movs	r2, #0
 80098f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2222      	movs	r2, #34	@ 0x22
 80098fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	3308      	adds	r3, #8
 8009908:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800990a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800990c:	e853 3f00 	ldrex	r3, [r3]
 8009910:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009912:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009914:	f043 0301 	orr.w	r3, r3, #1
 8009918:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	3308      	adds	r3, #8
 8009922:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009926:	673a      	str	r2, [r7, #112]	@ 0x70
 8009928:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800992a:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800992c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800992e:	e841 2300 	strex	r3, r2, [r1]
 8009932:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8009934:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009936:	2b00      	cmp	r3, #0
 8009938:	d1e3      	bne.n	8009902 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800993e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009942:	d155      	bne.n	80099f0 <UART_Start_Receive_IT+0x1a2>
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800994a:	88fa      	ldrh	r2, [r7, #6]
 800994c:	429a      	cmp	r2, r3
 800994e:	d34f      	bcc.n	80099f0 <UART_Start_Receive_IT+0x1a2>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	689b      	ldr	r3, [r3, #8]
 8009954:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009958:	d10a      	bne.n	8009970 <UART_Start_Receive_IT+0x122>
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	691b      	ldr	r3, [r3, #16]
 800995e:	2b00      	cmp	r3, #0
 8009960:	d106      	bne.n	8009970 <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009962:	68fa      	ldr	r2, [r7, #12]
 8009964:	f24a 23b5 	movw	r3, #41653	@ 0xa2b5
 8009968:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800996c:	6753      	str	r3, [r2, #116]	@ 0x74
 800996e:	e005      	b.n	800997c <UART_Start_Receive_IT+0x12e>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009970:	68fa      	ldr	r2, [r7, #12]
 8009972:	f649 734f 	movw	r3, #40783	@ 0x9f4f
 8009976:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800997a:	6753      	str	r3, [r2, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	691b      	ldr	r3, [r3, #16]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d01a      	beq.n	80099ba <UART_Start_Receive_IT+0x16c>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800998a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800998c:	e853 3f00 	ldrex	r3, [r3]
 8009990:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009992:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009994:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009998:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	461a      	mov	r2, r3
 80099a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80099a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80099a8:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099aa:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80099ac:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80099ae:	e841 2300 	strex	r3, r2, [r1]
 80099b2:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80099b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d1e4      	bne.n	8009984 <UART_Start_Receive_IT+0x136>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	3308      	adds	r3, #8
 80099c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099c4:	e853 3f00 	ldrex	r3, [r3]
 80099c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80099ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80099d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	3308      	adds	r3, #8
 80099d8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80099da:	64ba      	str	r2, [r7, #72]	@ 0x48
 80099dc:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80099e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80099e2:	e841 2300 	strex	r3, r2, [r1]
 80099e6:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80099e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d1e5      	bne.n	80099ba <UART_Start_Receive_IT+0x16c>
 80099ee:	e04c      	b.n	8009a8a <UART_Start_Receive_IT+0x23c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	689b      	ldr	r3, [r3, #8]
 80099f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099f8:	d10a      	bne.n	8009a10 <UART_Start_Receive_IT+0x1c2>
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	691b      	ldr	r3, [r3, #16]
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d106      	bne.n	8009a10 <UART_Start_Receive_IT+0x1c2>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009a02:	68fa      	ldr	r2, [r7, #12]
 8009a04:	f649 5397 	movw	r3, #40343	@ 0x9d97
 8009a08:	f6c0 0300 	movt	r3, #2048	@ 0x800
 8009a0c:	6753      	str	r3, [r2, #116]	@ 0x74
 8009a0e:	e005      	b.n	8009a1c <UART_Start_Receive_IT+0x1ce>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009a10:	68fa      	ldr	r2, [r7, #12]
 8009a12:	f649 33df 	movw	r3, #39903	@ 0x9bdf
 8009a16:	f6c0 0300 	movt	r3, #2048	@ 0x800
 8009a1a:	6753      	str	r3, [r2, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	691b      	ldr	r3, [r3, #16]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d019      	beq.n	8009a58 <UART_Start_Receive_IT+0x20a>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a2c:	e853 3f00 	ldrex	r3, [r3]
 8009a30:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a34:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8009a38:	677b      	str	r3, [r7, #116]	@ 0x74
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	461a      	mov	r2, r3
 8009a40:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a42:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a44:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a46:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009a48:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009a4a:	e841 2300 	strex	r3, r2, [r1]
 8009a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d1e6      	bne.n	8009a24 <UART_Start_Receive_IT+0x1d6>
 8009a56:	e018      	b.n	8009a8a <UART_Start_Receive_IT+0x23c>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	e853 3f00 	ldrex	r3, [r3]
 8009a64:	613b      	str	r3, [r7, #16]
   return(result);
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	f043 0320 	orr.w	r3, r3, #32
 8009a6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	461a      	mov	r2, r3
 8009a74:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009a76:	623b      	str	r3, [r7, #32]
 8009a78:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a7a:	69f9      	ldr	r1, [r7, #28]
 8009a7c:	6a3a      	ldr	r2, [r7, #32]
 8009a7e:	e841 2300 	strex	r3, r2, [r1]
 8009a82:	61bb      	str	r3, [r7, #24]
   return(result);
 8009a84:	69bb      	ldr	r3, [r7, #24]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d1e6      	bne.n	8009a58 <UART_Start_Receive_IT+0x20a>
    }
  }
  return HAL_OK;
 8009a8a:	2300      	movs	r3, #0
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	378c      	adds	r7, #140	@ 0x8c
 8009a90:	46bd      	mov	sp, r7
 8009a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a96:	4770      	bx	lr

08009a98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	b095      	sub	sp, #84	@ 0x54
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009aa8:	e853 3f00 	ldrex	r3, [r3]
 8009aac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ab0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ab4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	461a      	mov	r2, r3
 8009abc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009abe:	643b      	str	r3, [r7, #64]	@ 0x40
 8009ac0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ac2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009ac4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009ac6:	e841 2300 	strex	r3, r2, [r1]
 8009aca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d1e6      	bne.n	8009aa0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	3308      	adds	r3, #8
 8009ad8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ada:	6a3b      	ldr	r3, [r7, #32]
 8009adc:	e853 3f00 	ldrex	r3, [r3]
 8009ae0:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ae2:	69fb      	ldr	r3, [r7, #28]
 8009ae4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009ae8:	f023 0301 	bic.w	r3, r3, #1
 8009aec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	3308      	adds	r3, #8
 8009af4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009af6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009af8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009afa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009afc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009afe:	e841 2300 	strex	r3, r2, [r1]
 8009b02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d1e3      	bne.n	8009ad2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b0e:	2b01      	cmp	r3, #1
 8009b10:	d118      	bne.n	8009b44 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	e853 3f00 	ldrex	r3, [r3]
 8009b1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	f023 0310 	bic.w	r3, r3, #16
 8009b26:	647b      	str	r3, [r7, #68]	@ 0x44
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	461a      	mov	r2, r3
 8009b2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b30:	61bb      	str	r3, [r7, #24]
 8009b32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b34:	6979      	ldr	r1, [r7, #20]
 8009b36:	69ba      	ldr	r2, [r7, #24]
 8009b38:	e841 2300 	strex	r3, r2, [r1]
 8009b3c:	613b      	str	r3, [r7, #16]
   return(result);
 8009b3e:	693b      	ldr	r3, [r7, #16]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d1e6      	bne.n	8009b12 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	2220      	movs	r2, #32
 8009b48:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2200      	movs	r2, #0
 8009b56:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009b58:	bf00      	nop
 8009b5a:	3754      	adds	r7, #84	@ 0x54
 8009b5c:	46bd      	mov	sp, r7
 8009b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b62:	4770      	bx	lr

08009b64 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	b084      	sub	sp, #16
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b70:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	2200      	movs	r2, #0
 8009b76:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009b7a:	68f8      	ldr	r0, [r7, #12]
 8009b7c:	f7ff f96e 	bl	8008e5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b80:	bf00      	nop
 8009b82:	3710      	adds	r7, #16
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b088      	sub	sp, #32
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	e853 3f00 	ldrex	r3, [r3]
 8009b9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b9e:	68bb      	ldr	r3, [r7, #8]
 8009ba0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009ba4:	61fb      	str	r3, [r7, #28]
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	461a      	mov	r2, r3
 8009bac:	69fb      	ldr	r3, [r7, #28]
 8009bae:	61bb      	str	r3, [r7, #24]
 8009bb0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bb2:	6979      	ldr	r1, [r7, #20]
 8009bb4:	69ba      	ldr	r2, [r7, #24]
 8009bb6:	e841 2300 	strex	r3, r2, [r1]
 8009bba:	613b      	str	r3, [r7, #16]
   return(result);
 8009bbc:	693b      	ldr	r3, [r7, #16]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d1e6      	bne.n	8009b90 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2220      	movs	r2, #32
 8009bc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	2200      	movs	r2, #0
 8009bce:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009bd0:	6878      	ldr	r0, [r7, #4]
 8009bd2:	f7ff f939 	bl	8008e48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009bd6:	bf00      	nop
 8009bd8:	3720      	adds	r7, #32
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	bd80      	pop	{r7, pc}

08009bde <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009bde:	b580      	push	{r7, lr}
 8009be0:	b09c      	sub	sp, #112	@ 0x70
 8009be2:	af00      	add	r7, sp, #0
 8009be4:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009bec:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009bf6:	2b22      	cmp	r3, #34	@ 0x22
 8009bf8:	f040 80c1 	bne.w	8009d7e <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c02:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009c06:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009c0a:	b2d9      	uxtb	r1, r3
 8009c0c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009c10:	b2da      	uxtb	r2, r3
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c16:	400a      	ands	r2, r1
 8009c18:	b2d2      	uxtb	r2, r2
 8009c1a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c20:	1c5a      	adds	r2, r3, #1
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c2c:	b29b      	uxth	r3, r3
 8009c2e:	3b01      	subs	r3, #1
 8009c30:	b29a      	uxth	r2, r3
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009c3e:	b29b      	uxth	r3, r3
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	f040 80a4 	bne.w	8009d8e <UART_RxISR_8BIT+0x1b0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c4e:	e853 3f00 	ldrex	r3, [r3]
 8009c52:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009c54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c5a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	461a      	mov	r2, r3
 8009c62:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009c64:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009c66:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c68:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009c6a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009c6c:	e841 2300 	strex	r3, r2, [r1]
 8009c70:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009c72:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d1e6      	bne.n	8009c46 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	3308      	adds	r3, #8
 8009c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c82:	e853 3f00 	ldrex	r3, [r3]
 8009c86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c8a:	f023 0301 	bic.w	r3, r3, #1
 8009c8e:	667b      	str	r3, [r7, #100]	@ 0x64
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	3308      	adds	r3, #8
 8009c96:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009c98:	647a      	str	r2, [r7, #68]	@ 0x44
 8009c9a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009c9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ca0:	e841 2300 	strex	r3, r2, [r1]
 8009ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009ca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d1e5      	bne.n	8009c78 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2220      	movs	r2, #32
 8009cb0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681a      	ldr	r2, [r3, #0]
 8009cc4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009cc8:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8009ccc:	429a      	cmp	r2, r3
 8009cce:	d01f      	beq.n	8009d10 <UART_RxISR_8BIT+0x132>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	685b      	ldr	r3, [r3, #4]
 8009cd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d018      	beq.n	8009d10 <UART_RxISR_8BIT+0x132>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ce6:	e853 3f00 	ldrex	r3, [r3]
 8009cea:	623b      	str	r3, [r7, #32]
   return(result);
 8009cec:	6a3b      	ldr	r3, [r7, #32]
 8009cee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009cf2:	663b      	str	r3, [r7, #96]	@ 0x60
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	461a      	mov	r2, r3
 8009cfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009cfc:	633b      	str	r3, [r7, #48]	@ 0x30
 8009cfe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d00:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d04:	e841 2300 	strex	r3, r2, [r1]
 8009d08:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d1e6      	bne.n	8009cde <UART_RxISR_8BIT+0x100>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d12e      	bne.n	8009d76 <UART_RxISR_8BIT+0x198>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d24:	693b      	ldr	r3, [r7, #16]
 8009d26:	e853 3f00 	ldrex	r3, [r3]
 8009d2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	f023 0310 	bic.w	r3, r3, #16
 8009d32:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	461a      	mov	r2, r3
 8009d3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d3c:	61fb      	str	r3, [r7, #28]
 8009d3e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d40:	69b9      	ldr	r1, [r7, #24]
 8009d42:	69fa      	ldr	r2, [r7, #28]
 8009d44:	e841 2300 	strex	r3, r2, [r1]
 8009d48:	617b      	str	r3, [r7, #20]
   return(result);
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d1e6      	bne.n	8009d1e <UART_RxISR_8BIT+0x140>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	69db      	ldr	r3, [r3, #28]
 8009d56:	f003 0310 	and.w	r3, r3, #16
 8009d5a:	2b10      	cmp	r3, #16
 8009d5c:	d103      	bne.n	8009d66 <UART_RxISR_8BIT+0x188>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	2210      	movs	r2, #16
 8009d64:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009d6c:	4619      	mov	r1, r3
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f7ff f87e 	bl	8008e70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009d74:	e00b      	b.n	8009d8e <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f7f7 fb5f 	bl	800143a <HAL_UART_RxCpltCallback>
}
 8009d7c:	e007      	b.n	8009d8e <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	699a      	ldr	r2, [r3, #24]
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f042 0208 	orr.w	r2, r2, #8
 8009d8c:	619a      	str	r2, [r3, #24]
}
 8009d8e:	bf00      	nop
 8009d90:	3770      	adds	r7, #112	@ 0x70
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}

08009d96 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009d96:	b580      	push	{r7, lr}
 8009d98:	b09c      	sub	sp, #112	@ 0x70
 8009d9a:	af00      	add	r7, sp, #0
 8009d9c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009da4:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009dae:	2b22      	cmp	r3, #34	@ 0x22
 8009db0:	f040 80c1 	bne.w	8009f36 <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dba:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dc2:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009dc4:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009dc8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009dcc:	4013      	ands	r3, r2
 8009dce:	b29a      	uxth	r2, r3
 8009dd0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009dd2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dd8:	1c9a      	adds	r2, r3, #2
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009de4:	b29b      	uxth	r3, r3
 8009de6:	3b01      	subs	r3, #1
 8009de8:	b29a      	uxth	r2, r3
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009df6:	b29b      	uxth	r3, r3
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	f040 80a4 	bne.w	8009f46 <UART_RxISR_16BIT+0x1b0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e06:	e853 3f00 	ldrex	r3, [r3]
 8009e0a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009e0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e0e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009e12:	667b      	str	r3, [r7, #100]	@ 0x64
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	461a      	mov	r2, r3
 8009e1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e1c:	657b      	str	r3, [r7, #84]	@ 0x54
 8009e1e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e20:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009e22:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009e24:	e841 2300 	strex	r3, r2, [r1]
 8009e28:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009e2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d1e6      	bne.n	8009dfe <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	3308      	adds	r3, #8
 8009e36:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009e3a:	e853 3f00 	ldrex	r3, [r3]
 8009e3e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e42:	f023 0301 	bic.w	r3, r3, #1
 8009e46:	663b      	str	r3, [r7, #96]	@ 0x60
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	3308      	adds	r3, #8
 8009e4e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009e50:	643a      	str	r2, [r7, #64]	@ 0x40
 8009e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e54:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009e56:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009e58:	e841 2300 	strex	r3, r2, [r1]
 8009e5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d1e5      	bne.n	8009e30 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2220      	movs	r2, #32
 8009e68:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2200      	movs	r2, #0
 8009e70:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	2200      	movs	r2, #0
 8009e76:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681a      	ldr	r2, [r3, #0]
 8009e7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009e80:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 8009e84:	429a      	cmp	r2, r3
 8009e86:	d01f      	beq.n	8009ec8 <UART_RxISR_16BIT+0x132>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	685b      	ldr	r3, [r3, #4]
 8009e8e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d018      	beq.n	8009ec8 <UART_RxISR_16BIT+0x132>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e9c:	6a3b      	ldr	r3, [r7, #32]
 8009e9e:	e853 3f00 	ldrex	r3, [r3]
 8009ea2:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ea4:	69fb      	ldr	r3, [r7, #28]
 8009ea6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009eaa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	461a      	mov	r2, r3
 8009eb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009eb6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009eba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ebc:	e841 2300 	strex	r3, r2, [r1]
 8009ec0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d1e6      	bne.n	8009e96 <UART_RxISR_16BIT+0x100>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ecc:	2b01      	cmp	r3, #1
 8009ece:	d12e      	bne.n	8009f2e <UART_RxISR_16BIT+0x198>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	e853 3f00 	ldrex	r3, [r3]
 8009ee2:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	f023 0310 	bic.w	r3, r3, #16
 8009eea:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	461a      	mov	r2, r3
 8009ef2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009ef4:	61bb      	str	r3, [r7, #24]
 8009ef6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ef8:	6979      	ldr	r1, [r7, #20]
 8009efa:	69ba      	ldr	r2, [r7, #24]
 8009efc:	e841 2300 	strex	r3, r2, [r1]
 8009f00:	613b      	str	r3, [r7, #16]
   return(result);
 8009f02:	693b      	ldr	r3, [r7, #16]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d1e6      	bne.n	8009ed6 <UART_RxISR_16BIT+0x140>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	69db      	ldr	r3, [r3, #28]
 8009f0e:	f003 0310 	and.w	r3, r3, #16
 8009f12:	2b10      	cmp	r3, #16
 8009f14:	d103      	bne.n	8009f1e <UART_RxISR_16BIT+0x188>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	2210      	movs	r2, #16
 8009f1c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009f24:	4619      	mov	r1, r3
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f7fe ffa2 	bl	8008e70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009f2c:	e00b      	b.n	8009f46 <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8009f2e:	6878      	ldr	r0, [r7, #4]
 8009f30:	f7f7 fa83 	bl	800143a <HAL_UART_RxCpltCallback>
}
 8009f34:	e007      	b.n	8009f46 <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	699a      	ldr	r2, [r3, #24]
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	f042 0208 	orr.w	r2, r2, #8
 8009f44:	619a      	str	r2, [r3, #24]
}
 8009f46:	bf00      	nop
 8009f48:	3770      	adds	r7, #112	@ 0x70
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}

08009f4e <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009f4e:	b580      	push	{r7, lr}
 8009f50:	b0ac      	sub	sp, #176	@ 0xb0
 8009f52:	af00      	add	r7, sp, #0
 8009f54:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009f5c:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	69db      	ldr	r3, [r3, #28]
 8009f66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	689b      	ldr	r3, [r3, #8]
 8009f7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009f84:	2b22      	cmp	r3, #34	@ 0x22
 8009f86:	f040 8189 	bne.w	800a29c <UART_RxISR_8BIT_FIFOEN+0x34e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009f90:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009f94:	e129      	b.n	800a1ea <UART_RxISR_8BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f9c:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009fa0:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009fa4:	b2d9      	uxtb	r1, r3
 8009fa6:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009faa:	b2da      	uxtb	r2, r3
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009fb0:	400a      	ands	r2, r1
 8009fb2:	b2d2      	uxtb	r2, r2
 8009fb4:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009fba:	1c5a      	adds	r2, r3, #1
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009fc6:	b29b      	uxth	r3, r3
 8009fc8:	3b01      	subs	r3, #1
 8009fca:	b29a      	uxth	r2, r3
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	69db      	ldr	r3, [r3, #28]
 8009fd8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009fdc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fe0:	f003 0307 	and.w	r3, r3, #7
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d053      	beq.n	800a090 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009fe8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fec:	f003 0301 	and.w	r3, r3, #1
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d011      	beq.n	800a018 <UART_RxISR_8BIT_FIFOEN+0xca>
 8009ff4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009ff8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d00b      	beq.n	800a018 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	2201      	movs	r2, #1
 800a006:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a00e:	f043 0201 	orr.w	r2, r3, #1
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a018:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a01c:	f003 0302 	and.w	r3, r3, #2
 800a020:	2b00      	cmp	r3, #0
 800a022:	d011      	beq.n	800a048 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800a024:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a028:	f003 0301 	and.w	r3, r3, #1
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d00b      	beq.n	800a048 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	2202      	movs	r2, #2
 800a036:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a03e:	f043 0204 	orr.w	r2, r3, #4
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a048:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a04c:	f003 0304 	and.w	r3, r3, #4
 800a050:	2b00      	cmp	r3, #0
 800a052:	d011      	beq.n	800a078 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800a054:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a058:	f003 0301 	and.w	r3, r3, #1
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d00b      	beq.n	800a078 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	2204      	movs	r2, #4
 800a066:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a06e:	f043 0202 	orr.w	r2, r3, #2
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d006      	beq.n	800a090 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f7fe feea 	bl	8008e5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2200      	movs	r2, #0
 800a08c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a096:	b29b      	uxth	r3, r3
 800a098:	2b00      	cmp	r3, #0
 800a09a:	f040 80a6 	bne.w	800a1ea <UART_RxISR_8BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a0a6:	e853 3f00 	ldrex	r3, [r3]
 800a0aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a0ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a0b2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	461a      	mov	r2, r3
 800a0bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a0c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a0c2:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0c4:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a0c6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a0c8:	e841 2300 	strex	r3, r2, [r1]
 800a0cc:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a0ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d1e4      	bne.n	800a09e <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	3308      	adds	r3, #8
 800a0da:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a0de:	e853 3f00 	ldrex	r3, [r3]
 800a0e2:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a0e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a0e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a0ea:	f023 0301 	bic.w	r3, r3, #1
 800a0ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	3308      	adds	r3, #8
 800a0f8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a0fc:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a0fe:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a100:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a102:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a104:	e841 2300 	strex	r3, r2, [r1]
 800a108:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a10a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d1e1      	bne.n	800a0d4 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2220      	movs	r2, #32
 800a114:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2200      	movs	r2, #0
 800a11c:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2200      	movs	r2, #0
 800a122:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681a      	ldr	r2, [r3, #0]
 800a128:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a12c:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800a130:	429a      	cmp	r2, r3
 800a132:	d021      	beq.n	800a178 <UART_RxISR_8BIT_FIFOEN+0x22a>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	685b      	ldr	r3, [r3, #4]
 800a13a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d01a      	beq.n	800a178 <UART_RxISR_8BIT_FIFOEN+0x22a>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a148:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a14a:	e853 3f00 	ldrex	r3, [r3]
 800a14e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a150:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a152:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a156:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	461a      	mov	r2, r3
 800a160:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a164:	657b      	str	r3, [r7, #84]	@ 0x54
 800a166:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a168:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a16a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a16c:	e841 2300 	strex	r3, r2, [r1]
 800a170:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a172:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a174:	2b00      	cmp	r3, #0
 800a176:	d1e4      	bne.n	800a142 <UART_RxISR_8BIT_FIFOEN+0x1f4>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a17c:	2b01      	cmp	r3, #1
 800a17e:	d130      	bne.n	800a1e2 <UART_RxISR_8BIT_FIFOEN+0x294>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2200      	movs	r2, #0
 800a184:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a18c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a18e:	e853 3f00 	ldrex	r3, [r3]
 800a192:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a196:	f023 0310 	bic.w	r3, r3, #16
 800a19a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	461a      	mov	r2, r3
 800a1a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a1a8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a1aa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a1ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a1b0:	e841 2300 	strex	r3, r2, [r1]
 800a1b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a1b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d1e4      	bne.n	800a186 <UART_RxISR_8BIT_FIFOEN+0x238>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	69db      	ldr	r3, [r3, #28]
 800a1c2:	f003 0310 	and.w	r3, r3, #16
 800a1c6:	2b10      	cmp	r3, #16
 800a1c8:	d103      	bne.n	800a1d2 <UART_RxISR_8BIT_FIFOEN+0x284>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	2210      	movs	r2, #16
 800a1d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a1d8:	4619      	mov	r1, r3
 800a1da:	6878      	ldr	r0, [r7, #4]
 800a1dc:	f7fe fe48 	bl	8008e70 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a1e0:	e00e      	b.n	800a200 <UART_RxISR_8BIT_FIFOEN+0x2b2>
          HAL_UART_RxCpltCallback(huart);
 800a1e2:	6878      	ldr	r0, [r7, #4]
 800a1e4:	f7f7 f929 	bl	800143a <HAL_UART_RxCpltCallback>
        break;
 800a1e8:	e00a      	b.n	800a200 <UART_RxISR_8BIT_FIFOEN+0x2b2>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a1ea:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d006      	beq.n	800a200 <UART_RxISR_8BIT_FIFOEN+0x2b2>
 800a1f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a1f6:	f003 0320 	and.w	r3, r3, #32
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	f47f aecb 	bne.w	8009f96 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a206:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a20a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d04c      	beq.n	800a2ac <UART_RxISR_8BIT_FIFOEN+0x35e>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a218:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d245      	bcs.n	800a2ac <UART_RxISR_8BIT_FIFOEN+0x35e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	3308      	adds	r3, #8
 800a226:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a228:	6a3b      	ldr	r3, [r7, #32]
 800a22a:	e853 3f00 	ldrex	r3, [r3]
 800a22e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a230:	69fb      	ldr	r3, [r7, #28]
 800a232:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a236:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	3308      	adds	r3, #8
 800a240:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a244:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a246:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a248:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a24a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a24c:	e841 2300 	strex	r3, r2, [r1]
 800a250:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a254:	2b00      	cmp	r3, #0
 800a256:	d1e3      	bne.n	800a220 <UART_RxISR_8BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	f649 33df 	movw	r3, #39903	@ 0x9bdf
 800a25e:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800a262:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	e853 3f00 	ldrex	r3, [r3]
 800a270:	60bb      	str	r3, [r7, #8]
   return(result);
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	f043 0320 	orr.w	r3, r3, #32
 800a278:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	461a      	mov	r2, r3
 800a282:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a286:	61bb      	str	r3, [r7, #24]
 800a288:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a28a:	6979      	ldr	r1, [r7, #20]
 800a28c:	69ba      	ldr	r2, [r7, #24]
 800a28e:	e841 2300 	strex	r3, r2, [r1]
 800a292:	613b      	str	r3, [r7, #16]
   return(result);
 800a294:	693b      	ldr	r3, [r7, #16]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d1e4      	bne.n	800a264 <UART_RxISR_8BIT_FIFOEN+0x316>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a29a:	e007      	b.n	800a2ac <UART_RxISR_8BIT_FIFOEN+0x35e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	699a      	ldr	r2, [r3, #24]
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	f042 0208 	orr.w	r2, r2, #8
 800a2aa:	619a      	str	r2, [r3, #24]
}
 800a2ac:	bf00      	nop
 800a2ae:	37b0      	adds	r7, #176	@ 0xb0
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	bd80      	pop	{r7, pc}

0800a2b4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a2b4:	b580      	push	{r7, lr}
 800a2b6:	b0ae      	sub	sp, #184	@ 0xb8
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a2c2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	69db      	ldr	r3, [r3, #28]
 800a2cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	689b      	ldr	r3, [r3, #8]
 800a2e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a2ea:	2b22      	cmp	r3, #34	@ 0x22
 800a2ec:	f040 818d 	bne.w	800a60a <UART_RxISR_16BIT_FIFOEN+0x356>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a2f6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a2fa:	e12d      	b.n	800a558 <UART_RxISR_16BIT_FIFOEN+0x2a4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a302:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a30a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a30e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a312:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a316:	4013      	ands	r3, r2
 800a318:	b29a      	uxth	r2, r3
 800a31a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a31e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a324:	1c9a      	adds	r2, r3, #2
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a330:	b29b      	uxth	r3, r3
 800a332:	3b01      	subs	r3, #1
 800a334:	b29a      	uxth	r2, r3
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	69db      	ldr	r3, [r3, #28]
 800a342:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a346:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a34a:	f003 0307 	and.w	r3, r3, #7
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d053      	beq.n	800a3fa <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a352:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a356:	f003 0301 	and.w	r3, r3, #1
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d011      	beq.n	800a382 <UART_RxISR_16BIT_FIFOEN+0xce>
 800a35e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a366:	2b00      	cmp	r3, #0
 800a368:	d00b      	beq.n	800a382 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	2201      	movs	r2, #1
 800a370:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a378:	f043 0201 	orr.w	r2, r3, #1
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a382:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a386:	f003 0302 	and.w	r3, r3, #2
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d011      	beq.n	800a3b2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a38e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a392:	f003 0301 	and.w	r3, r3, #1
 800a396:	2b00      	cmp	r3, #0
 800a398:	d00b      	beq.n	800a3b2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	2202      	movs	r2, #2
 800a3a0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3a8:	f043 0204 	orr.w	r2, r3, #4
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a3b2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a3b6:	f003 0304 	and.w	r3, r3, #4
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d011      	beq.n	800a3e2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a3be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a3c2:	f003 0301 	and.w	r3, r3, #1
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d00b      	beq.n	800a3e2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	2204      	movs	r2, #4
 800a3d0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3d8:	f043 0202 	orr.w	r2, r3, #2
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d006      	beq.n	800a3fa <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f7fe fd35 	bl	8008e5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a400:	b29b      	uxth	r3, r3
 800a402:	2b00      	cmp	r3, #0
 800a404:	f040 80a8 	bne.w	800a558 <UART_RxISR_16BIT_FIFOEN+0x2a4>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a40e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a410:	e853 3f00 	ldrex	r3, [r3]
 800a414:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a416:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a418:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a41c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	461a      	mov	r2, r3
 800a426:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a42a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a42e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a430:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a432:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a436:	e841 2300 	strex	r3, r2, [r1]
 800a43a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a43c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d1e2      	bne.n	800a408 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	3308      	adds	r3, #8
 800a448:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a44a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a44c:	e853 3f00 	ldrex	r3, [r3]
 800a450:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a452:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a454:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a458:	f023 0301 	bic.w	r3, r3, #1
 800a45c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	3308      	adds	r3, #8
 800a466:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a46a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a46c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a46e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a470:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a472:	e841 2300 	strex	r3, r2, [r1]
 800a476:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a478:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d1e1      	bne.n	800a442 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	2220      	movs	r2, #32
 800a482:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	2200      	movs	r2, #0
 800a48a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2200      	movs	r2, #0
 800a490:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681a      	ldr	r2, [r3, #0]
 800a496:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a49a:	f2c4 0300 	movt	r3, #16384	@ 0x4000
 800a49e:	429a      	cmp	r2, r3
 800a4a0:	d021      	beq.n	800a4e6 <UART_RxISR_16BIT_FIFOEN+0x232>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	685b      	ldr	r3, [r3, #4]
 800a4a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d01a      	beq.n	800a4e6 <UART_RxISR_16BIT_FIFOEN+0x232>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a4b8:	e853 3f00 	ldrex	r3, [r3]
 800a4bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a4be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a4c0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a4c4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	461a      	mov	r2, r3
 800a4ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a4d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a4d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a4d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a4da:	e841 2300 	strex	r3, r2, [r1]
 800a4de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a4e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d1e4      	bne.n	800a4b0 <UART_RxISR_16BIT_FIFOEN+0x1fc>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a4ea:	2b01      	cmp	r3, #1
 800a4ec:	d130      	bne.n	800a550 <UART_RxISR_16BIT_FIFOEN+0x29c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4fc:	e853 3f00 	ldrex	r3, [r3]
 800a500:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a502:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a504:	f023 0310 	bic.w	r3, r3, #16
 800a508:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	461a      	mov	r2, r3
 800a512:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a516:	647b      	str	r3, [r7, #68]	@ 0x44
 800a518:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a51a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a51c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a51e:	e841 2300 	strex	r3, r2, [r1]
 800a522:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a524:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a526:	2b00      	cmp	r3, #0
 800a528:	d1e4      	bne.n	800a4f4 <UART_RxISR_16BIT_FIFOEN+0x240>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	69db      	ldr	r3, [r3, #28]
 800a530:	f003 0310 	and.w	r3, r3, #16
 800a534:	2b10      	cmp	r3, #16
 800a536:	d103      	bne.n	800a540 <UART_RxISR_16BIT_FIFOEN+0x28c>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	2210      	movs	r2, #16
 800a53e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a546:	4619      	mov	r1, r3
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f7fe fc91 	bl	8008e70 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a54e:	e00e      	b.n	800a56e <UART_RxISR_16BIT_FIFOEN+0x2ba>
          HAL_UART_RxCpltCallback(huart);
 800a550:	6878      	ldr	r0, [r7, #4]
 800a552:	f7f6 ff72 	bl	800143a <HAL_UART_RxCpltCallback>
        break;
 800a556:	e00a      	b.n	800a56e <UART_RxISR_16BIT_FIFOEN+0x2ba>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a558:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d006      	beq.n	800a56e <UART_RxISR_16BIT_FIFOEN+0x2ba>
 800a560:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a564:	f003 0320 	and.w	r3, r3, #32
 800a568:	2b00      	cmp	r3, #0
 800a56a:	f47f aec7 	bne.w	800a2fc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a574:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a578:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d04c      	beq.n	800a61a <UART_RxISR_16BIT_FIFOEN+0x366>
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a586:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800a58a:	429a      	cmp	r2, r3
 800a58c:	d245      	bcs.n	800a61a <UART_RxISR_16BIT_FIFOEN+0x366>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	3308      	adds	r3, #8
 800a594:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a598:	e853 3f00 	ldrex	r3, [r3]
 800a59c:	623b      	str	r3, [r7, #32]
   return(result);
 800a59e:	6a3b      	ldr	r3, [r7, #32]
 800a5a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a5a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	3308      	adds	r3, #8
 800a5ae:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a5b2:	633a      	str	r2, [r7, #48]	@ 0x30
 800a5b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a5b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5ba:	e841 2300 	strex	r3, r2, [r1]
 800a5be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a5c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d1e3      	bne.n	800a58e <UART_RxISR_16BIT_FIFOEN+0x2da>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a5c6:	687a      	ldr	r2, [r7, #4]
 800a5c8:	f649 5397 	movw	r3, #40343	@ 0x9d97
 800a5cc:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800a5d0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a5d8:	693b      	ldr	r3, [r7, #16]
 800a5da:	e853 3f00 	ldrex	r3, [r3]
 800a5de:	60fb      	str	r3, [r7, #12]
   return(result);
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	f043 0320 	orr.w	r3, r3, #32
 800a5e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	461a      	mov	r2, r3
 800a5f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a5f4:	61fb      	str	r3, [r7, #28]
 800a5f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5f8:	69b9      	ldr	r1, [r7, #24]
 800a5fa:	69fa      	ldr	r2, [r7, #28]
 800a5fc:	e841 2300 	strex	r3, r2, [r1]
 800a600:	617b      	str	r3, [r7, #20]
   return(result);
 800a602:	697b      	ldr	r3, [r7, #20]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d1e4      	bne.n	800a5d2 <UART_RxISR_16BIT_FIFOEN+0x31e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a608:	e007      	b.n	800a61a <UART_RxISR_16BIT_FIFOEN+0x366>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	699a      	ldr	r2, [r3, #24]
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f042 0208 	orr.w	r2, r2, #8
 800a618:	619a      	str	r2, [r3, #24]
}
 800a61a:	bf00      	nop
 800a61c:	37b8      	adds	r7, #184	@ 0xb8
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}

0800a622 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a622:	b480      	push	{r7}
 800a624:	b083      	sub	sp, #12
 800a626:	af00      	add	r7, sp, #0
 800a628:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a62a:	bf00      	nop
 800a62c:	370c      	adds	r7, #12
 800a62e:	46bd      	mov	sp, r7
 800a630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a634:	4770      	bx	lr

0800a636 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a636:	b480      	push	{r7}
 800a638:	b083      	sub	sp, #12
 800a63a:	af00      	add	r7, sp, #0
 800a63c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a63e:	bf00      	nop
 800a640:	370c      	adds	r7, #12
 800a642:	46bd      	mov	sp, r7
 800a644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a648:	4770      	bx	lr

0800a64a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a64a:	b480      	push	{r7}
 800a64c:	b083      	sub	sp, #12
 800a64e:	af00      	add	r7, sp, #0
 800a650:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a652:	bf00      	nop
 800a654:	370c      	adds	r7, #12
 800a656:	46bd      	mov	sp, r7
 800a658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65c:	4770      	bx	lr

0800a65e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a65e:	b480      	push	{r7}
 800a660:	b085      	sub	sp, #20
 800a662:	af00      	add	r7, sp, #0
 800a664:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a66c:	2b01      	cmp	r3, #1
 800a66e:	d101      	bne.n	800a674 <HAL_UARTEx_DisableFifoMode+0x16>
 800a670:	2302      	movs	r3, #2
 800a672:	e027      	b.n	800a6c4 <HAL_UARTEx_DisableFifoMode+0x66>
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2201      	movs	r2, #1
 800a678:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2224      	movs	r2, #36	@ 0x24
 800a680:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	681a      	ldr	r2, [r3, #0]
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f022 0201 	bic.w	r2, r2, #1
 800a69a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a6a2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	68fa      	ldr	r2, [r7, #12]
 800a6b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	2220      	movs	r2, #32
 800a6b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	2200      	movs	r2, #0
 800a6be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a6c2:	2300      	movs	r3, #0
}
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	3714      	adds	r7, #20
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ce:	4770      	bx	lr

0800a6d0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b084      	sub	sp, #16
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
 800a6d8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a6e0:	2b01      	cmp	r3, #1
 800a6e2:	d101      	bne.n	800a6e8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a6e4:	2302      	movs	r3, #2
 800a6e6:	e02d      	b.n	800a744 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2201      	movs	r2, #1
 800a6ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2224      	movs	r2, #36	@ 0x24
 800a6f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	681a      	ldr	r2, [r3, #0]
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	f022 0201 	bic.w	r2, r2, #1
 800a70e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	689b      	ldr	r3, [r3, #8]
 800a716:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	683a      	ldr	r2, [r7, #0]
 800a720:	430a      	orrs	r2, r1
 800a722:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a724:	6878      	ldr	r0, [r7, #4]
 800a726:	f000 f84f 	bl	800a7c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	68fa      	ldr	r2, [r7, #12]
 800a730:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2220      	movs	r2, #32
 800a736:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	2200      	movs	r2, #0
 800a73e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a742:	2300      	movs	r3, #0
}
 800a744:	4618      	mov	r0, r3
 800a746:	3710      	adds	r7, #16
 800a748:	46bd      	mov	sp, r7
 800a74a:	bd80      	pop	{r7, pc}

0800a74c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b084      	sub	sp, #16
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
 800a754:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a75c:	2b01      	cmp	r3, #1
 800a75e:	d101      	bne.n	800a764 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a760:	2302      	movs	r3, #2
 800a762:	e02d      	b.n	800a7c0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2201      	movs	r2, #1
 800a768:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2224      	movs	r2, #36	@ 0x24
 800a770:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	681a      	ldr	r2, [r3, #0]
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	f022 0201 	bic.w	r2, r2, #1
 800a78a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	689b      	ldr	r3, [r3, #8]
 800a792:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	683a      	ldr	r2, [r7, #0]
 800a79c:	430a      	orrs	r2, r1
 800a79e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f000 f811 	bl	800a7c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	68fa      	ldr	r2, [r7, #12]
 800a7ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	2220      	movs	r2, #32
 800a7b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2200      	movs	r2, #0
 800a7ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a7be:	2300      	movs	r3, #0
}
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	3710      	adds	r7, #16
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	bd80      	pop	{r7, pc}

0800a7c8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a7c8:	b480      	push	{r7}
 800a7ca:	b085      	sub	sp, #20
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d108      	bne.n	800a7ea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2201      	movs	r2, #1
 800a7dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a7e8:	e03d      	b.n	800a866 <UARTEx_SetNbDataToProcess+0x9e>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a7ea:	2308      	movs	r3, #8
 800a7ec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a7ee:	2308      	movs	r3, #8
 800a7f0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	689b      	ldr	r3, [r3, #8]
 800a7f8:	0e5b      	lsrs	r3, r3, #25
 800a7fa:	b2db      	uxtb	r3, r3
 800a7fc:	f003 0307 	and.w	r3, r3, #7
 800a800:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	689b      	ldr	r3, [r3, #8]
 800a808:	0f5b      	lsrs	r3, r3, #29
 800a80a:	b2db      	uxtb	r3, r3
 800a80c:	f003 0307 	and.w	r3, r3, #7
 800a810:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a812:	7bba      	ldrb	r2, [r7, #14]
 800a814:	7b39      	ldrb	r1, [r7, #12]
 800a816:	f64b 0374 	movw	r3, #47220	@ 0xb874
 800a81a:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800a81e:	5c5b      	ldrb	r3, [r3, r1]
 800a820:	fb03 f202 	mul.w	r2, r3, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800a824:	7b39      	ldrb	r1, [r7, #12]
 800a826:	f64b 037c 	movw	r3, #47228	@ 0xb87c
 800a82a:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800a82e:	5c5b      	ldrb	r3, [r3, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a830:	fb92 f3f3 	sdiv	r3, r2, r3
 800a834:	b29a      	uxth	r2, r3
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a83c:	7bfa      	ldrb	r2, [r7, #15]
 800a83e:	7b79      	ldrb	r1, [r7, #13]
 800a840:	f64b 0374 	movw	r3, #47220	@ 0xb874
 800a844:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800a848:	5c5b      	ldrb	r3, [r3, r1]
 800a84a:	fb03 f202 	mul.w	r2, r3, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800a84e:	7b79      	ldrb	r1, [r7, #13]
 800a850:	f64b 037c 	movw	r3, #47228	@ 0xb87c
 800a854:	f6c0 0300 	movt	r3, #2048	@ 0x800
 800a858:	5c5b      	ldrb	r3, [r3, r1]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a85a:	fb92 f3f3 	sdiv	r3, r2, r3
 800a85e:	b29a      	uxth	r2, r3
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a866:	bf00      	nop
 800a868:	3714      	adds	r7, #20
 800a86a:	46bd      	mov	sp, r7
 800a86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a870:	4770      	bx	lr
	...

0800a874 <random>:
 800a874:	4b16      	ldr	r3, [pc, #88]	@ (800a8d0 <random+0x5c>)
 800a876:	b510      	push	{r4, lr}
 800a878:	681c      	ldr	r4, [r3, #0]
 800a87a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800a87c:	b9b3      	cbnz	r3, 800a8ac <random+0x38>
 800a87e:	2018      	movs	r0, #24
 800a880:	f000 fa20 	bl	800acc4 <malloc>
 800a884:	4602      	mov	r2, r0
 800a886:	6320      	str	r0, [r4, #48]	@ 0x30
 800a888:	b920      	cbnz	r0, 800a894 <random+0x20>
 800a88a:	4b12      	ldr	r3, [pc, #72]	@ (800a8d4 <random+0x60>)
 800a88c:	4812      	ldr	r0, [pc, #72]	@ (800a8d8 <random+0x64>)
 800a88e:	214c      	movs	r1, #76	@ 0x4c
 800a890:	f000 f9b0 	bl	800abf4 <__assert_func>
 800a894:	4911      	ldr	r1, [pc, #68]	@ (800a8dc <random+0x68>)
 800a896:	4b12      	ldr	r3, [pc, #72]	@ (800a8e0 <random+0x6c>)
 800a898:	e9c0 1300 	strd	r1, r3, [r0]
 800a89c:	4b11      	ldr	r3, [pc, #68]	@ (800a8e4 <random+0x70>)
 800a89e:	6083      	str	r3, [r0, #8]
 800a8a0:	230b      	movs	r3, #11
 800a8a2:	8183      	strh	r3, [r0, #12]
 800a8a4:	2100      	movs	r1, #0
 800a8a6:	2001      	movs	r0, #1
 800a8a8:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800a8ac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a8ae:	480e      	ldr	r0, [pc, #56]	@ (800a8e8 <random+0x74>)
 800a8b0:	690b      	ldr	r3, [r1, #16]
 800a8b2:	694c      	ldr	r4, [r1, #20]
 800a8b4:	4a0d      	ldr	r2, [pc, #52]	@ (800a8ec <random+0x78>)
 800a8b6:	4358      	muls	r0, r3
 800a8b8:	fb02 0004 	mla	r0, r2, r4, r0
 800a8bc:	fba3 3202 	umull	r3, r2, r3, r2
 800a8c0:	3301      	adds	r3, #1
 800a8c2:	eb40 0002 	adc.w	r0, r0, r2
 800a8c6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800a8ca:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800a8ce:	bd10      	pop	{r4, pc}
 800a8d0:	20000018 	.word	0x20000018
 800a8d4:	0800b884 	.word	0x0800b884
 800a8d8:	0800b89b 	.word	0x0800b89b
 800a8dc:	abcd330e 	.word	0xabcd330e
 800a8e0:	e66d1234 	.word	0xe66d1234
 800a8e4:	0005deec 	.word	0x0005deec
 800a8e8:	5851f42d 	.word	0x5851f42d
 800a8ec:	4c957f2d 	.word	0x4c957f2d

0800a8f0 <std>:
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	b510      	push	{r4, lr}
 800a8f4:	4604      	mov	r4, r0
 800a8f6:	e9c0 3300 	strd	r3, r3, [r0]
 800a8fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a8fe:	6083      	str	r3, [r0, #8]
 800a900:	8181      	strh	r1, [r0, #12]
 800a902:	6643      	str	r3, [r0, #100]	@ 0x64
 800a904:	81c2      	strh	r2, [r0, #14]
 800a906:	6183      	str	r3, [r0, #24]
 800a908:	4619      	mov	r1, r3
 800a90a:	2208      	movs	r2, #8
 800a90c:	305c      	adds	r0, #92	@ 0x5c
 800a90e:	f000 f8f4 	bl	800aafa <memset>
 800a912:	4b0d      	ldr	r3, [pc, #52]	@ (800a948 <std+0x58>)
 800a914:	6263      	str	r3, [r4, #36]	@ 0x24
 800a916:	4b0d      	ldr	r3, [pc, #52]	@ (800a94c <std+0x5c>)
 800a918:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a91a:	4b0d      	ldr	r3, [pc, #52]	@ (800a950 <std+0x60>)
 800a91c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a91e:	4b0d      	ldr	r3, [pc, #52]	@ (800a954 <std+0x64>)
 800a920:	6323      	str	r3, [r4, #48]	@ 0x30
 800a922:	4b0d      	ldr	r3, [pc, #52]	@ (800a958 <std+0x68>)
 800a924:	6224      	str	r4, [r4, #32]
 800a926:	429c      	cmp	r4, r3
 800a928:	d006      	beq.n	800a938 <std+0x48>
 800a92a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a92e:	4294      	cmp	r4, r2
 800a930:	d002      	beq.n	800a938 <std+0x48>
 800a932:	33d0      	adds	r3, #208	@ 0xd0
 800a934:	429c      	cmp	r4, r3
 800a936:	d105      	bne.n	800a944 <std+0x54>
 800a938:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a93c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a940:	f000 b954 	b.w	800abec <__retarget_lock_init_recursive>
 800a944:	bd10      	pop	{r4, pc}
 800a946:	bf00      	nop
 800a948:	0800aa75 	.word	0x0800aa75
 800a94c:	0800aa97 	.word	0x0800aa97
 800a950:	0800aacf 	.word	0x0800aacf
 800a954:	0800aaf3 	.word	0x0800aaf3
 800a958:	20000994 	.word	0x20000994

0800a95c <stdio_exit_handler>:
 800a95c:	4a02      	ldr	r2, [pc, #8]	@ (800a968 <stdio_exit_handler+0xc>)
 800a95e:	4903      	ldr	r1, [pc, #12]	@ (800a96c <stdio_exit_handler+0x10>)
 800a960:	4803      	ldr	r0, [pc, #12]	@ (800a970 <stdio_exit_handler+0x14>)
 800a962:	f000 b869 	b.w	800aa38 <_fwalk_sglue>
 800a966:	bf00      	nop
 800a968:	2000000c 	.word	0x2000000c
 800a96c:	0800b251 	.word	0x0800b251
 800a970:	2000001c 	.word	0x2000001c

0800a974 <cleanup_stdio>:
 800a974:	6841      	ldr	r1, [r0, #4]
 800a976:	4b0c      	ldr	r3, [pc, #48]	@ (800a9a8 <cleanup_stdio+0x34>)
 800a978:	4299      	cmp	r1, r3
 800a97a:	b510      	push	{r4, lr}
 800a97c:	4604      	mov	r4, r0
 800a97e:	d001      	beq.n	800a984 <cleanup_stdio+0x10>
 800a980:	f000 fc66 	bl	800b250 <_fflush_r>
 800a984:	68a1      	ldr	r1, [r4, #8]
 800a986:	4b09      	ldr	r3, [pc, #36]	@ (800a9ac <cleanup_stdio+0x38>)
 800a988:	4299      	cmp	r1, r3
 800a98a:	d002      	beq.n	800a992 <cleanup_stdio+0x1e>
 800a98c:	4620      	mov	r0, r4
 800a98e:	f000 fc5f 	bl	800b250 <_fflush_r>
 800a992:	68e1      	ldr	r1, [r4, #12]
 800a994:	4b06      	ldr	r3, [pc, #24]	@ (800a9b0 <cleanup_stdio+0x3c>)
 800a996:	4299      	cmp	r1, r3
 800a998:	d004      	beq.n	800a9a4 <cleanup_stdio+0x30>
 800a99a:	4620      	mov	r0, r4
 800a99c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9a0:	f000 bc56 	b.w	800b250 <_fflush_r>
 800a9a4:	bd10      	pop	{r4, pc}
 800a9a6:	bf00      	nop
 800a9a8:	20000994 	.word	0x20000994
 800a9ac:	200009fc 	.word	0x200009fc
 800a9b0:	20000a64 	.word	0x20000a64

0800a9b4 <global_stdio_init.part.0>:
 800a9b4:	b510      	push	{r4, lr}
 800a9b6:	4b0b      	ldr	r3, [pc, #44]	@ (800a9e4 <global_stdio_init.part.0+0x30>)
 800a9b8:	4c0b      	ldr	r4, [pc, #44]	@ (800a9e8 <global_stdio_init.part.0+0x34>)
 800a9ba:	4a0c      	ldr	r2, [pc, #48]	@ (800a9ec <global_stdio_init.part.0+0x38>)
 800a9bc:	601a      	str	r2, [r3, #0]
 800a9be:	4620      	mov	r0, r4
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	2104      	movs	r1, #4
 800a9c4:	f7ff ff94 	bl	800a8f0 <std>
 800a9c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a9cc:	2201      	movs	r2, #1
 800a9ce:	2109      	movs	r1, #9
 800a9d0:	f7ff ff8e 	bl	800a8f0 <std>
 800a9d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a9d8:	2202      	movs	r2, #2
 800a9da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9de:	2112      	movs	r1, #18
 800a9e0:	f7ff bf86 	b.w	800a8f0 <std>
 800a9e4:	20000acc 	.word	0x20000acc
 800a9e8:	20000994 	.word	0x20000994
 800a9ec:	0800a95d 	.word	0x0800a95d

0800a9f0 <__sfp_lock_acquire>:
 800a9f0:	4801      	ldr	r0, [pc, #4]	@ (800a9f8 <__sfp_lock_acquire+0x8>)
 800a9f2:	f000 b8fc 	b.w	800abee <__retarget_lock_acquire_recursive>
 800a9f6:	bf00      	nop
 800a9f8:	20000ad5 	.word	0x20000ad5

0800a9fc <__sfp_lock_release>:
 800a9fc:	4801      	ldr	r0, [pc, #4]	@ (800aa04 <__sfp_lock_release+0x8>)
 800a9fe:	f000 b8f7 	b.w	800abf0 <__retarget_lock_release_recursive>
 800aa02:	bf00      	nop
 800aa04:	20000ad5 	.word	0x20000ad5

0800aa08 <__sinit>:
 800aa08:	b510      	push	{r4, lr}
 800aa0a:	4604      	mov	r4, r0
 800aa0c:	f7ff fff0 	bl	800a9f0 <__sfp_lock_acquire>
 800aa10:	6a23      	ldr	r3, [r4, #32]
 800aa12:	b11b      	cbz	r3, 800aa1c <__sinit+0x14>
 800aa14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa18:	f7ff bff0 	b.w	800a9fc <__sfp_lock_release>
 800aa1c:	4b04      	ldr	r3, [pc, #16]	@ (800aa30 <__sinit+0x28>)
 800aa1e:	6223      	str	r3, [r4, #32]
 800aa20:	4b04      	ldr	r3, [pc, #16]	@ (800aa34 <__sinit+0x2c>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d1f5      	bne.n	800aa14 <__sinit+0xc>
 800aa28:	f7ff ffc4 	bl	800a9b4 <global_stdio_init.part.0>
 800aa2c:	e7f2      	b.n	800aa14 <__sinit+0xc>
 800aa2e:	bf00      	nop
 800aa30:	0800a975 	.word	0x0800a975
 800aa34:	20000acc 	.word	0x20000acc

0800aa38 <_fwalk_sglue>:
 800aa38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa3c:	4607      	mov	r7, r0
 800aa3e:	4688      	mov	r8, r1
 800aa40:	4614      	mov	r4, r2
 800aa42:	2600      	movs	r6, #0
 800aa44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aa48:	f1b9 0901 	subs.w	r9, r9, #1
 800aa4c:	d505      	bpl.n	800aa5a <_fwalk_sglue+0x22>
 800aa4e:	6824      	ldr	r4, [r4, #0]
 800aa50:	2c00      	cmp	r4, #0
 800aa52:	d1f7      	bne.n	800aa44 <_fwalk_sglue+0xc>
 800aa54:	4630      	mov	r0, r6
 800aa56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aa5a:	89ab      	ldrh	r3, [r5, #12]
 800aa5c:	2b01      	cmp	r3, #1
 800aa5e:	d907      	bls.n	800aa70 <_fwalk_sglue+0x38>
 800aa60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aa64:	3301      	adds	r3, #1
 800aa66:	d003      	beq.n	800aa70 <_fwalk_sglue+0x38>
 800aa68:	4629      	mov	r1, r5
 800aa6a:	4638      	mov	r0, r7
 800aa6c:	47c0      	blx	r8
 800aa6e:	4306      	orrs	r6, r0
 800aa70:	3568      	adds	r5, #104	@ 0x68
 800aa72:	e7e9      	b.n	800aa48 <_fwalk_sglue+0x10>

0800aa74 <__sread>:
 800aa74:	b510      	push	{r4, lr}
 800aa76:	460c      	mov	r4, r1
 800aa78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa7c:	f000 f868 	bl	800ab50 <_read_r>
 800aa80:	2800      	cmp	r0, #0
 800aa82:	bfab      	itete	ge
 800aa84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aa86:	89a3      	ldrhlt	r3, [r4, #12]
 800aa88:	181b      	addge	r3, r3, r0
 800aa8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aa8e:	bfac      	ite	ge
 800aa90:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aa92:	81a3      	strhlt	r3, [r4, #12]
 800aa94:	bd10      	pop	{r4, pc}

0800aa96 <__swrite>:
 800aa96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa9a:	461f      	mov	r7, r3
 800aa9c:	898b      	ldrh	r3, [r1, #12]
 800aa9e:	05db      	lsls	r3, r3, #23
 800aaa0:	4605      	mov	r5, r0
 800aaa2:	460c      	mov	r4, r1
 800aaa4:	4616      	mov	r6, r2
 800aaa6:	d505      	bpl.n	800aab4 <__swrite+0x1e>
 800aaa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaac:	2302      	movs	r3, #2
 800aaae:	2200      	movs	r2, #0
 800aab0:	f000 f83c 	bl	800ab2c <_lseek_r>
 800aab4:	89a3      	ldrh	r3, [r4, #12]
 800aab6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aaba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800aabe:	81a3      	strh	r3, [r4, #12]
 800aac0:	4632      	mov	r2, r6
 800aac2:	463b      	mov	r3, r7
 800aac4:	4628      	mov	r0, r5
 800aac6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aaca:	f000 b853 	b.w	800ab74 <_write_r>

0800aace <__sseek>:
 800aace:	b510      	push	{r4, lr}
 800aad0:	460c      	mov	r4, r1
 800aad2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aad6:	f000 f829 	bl	800ab2c <_lseek_r>
 800aada:	1c43      	adds	r3, r0, #1
 800aadc:	89a3      	ldrh	r3, [r4, #12]
 800aade:	bf15      	itete	ne
 800aae0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800aae2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800aae6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800aaea:	81a3      	strheq	r3, [r4, #12]
 800aaec:	bf18      	it	ne
 800aaee:	81a3      	strhne	r3, [r4, #12]
 800aaf0:	bd10      	pop	{r4, pc}

0800aaf2 <__sclose>:
 800aaf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaf6:	f000 b809 	b.w	800ab0c <_close_r>

0800aafa <memset>:
 800aafa:	4402      	add	r2, r0
 800aafc:	4603      	mov	r3, r0
 800aafe:	4293      	cmp	r3, r2
 800ab00:	d100      	bne.n	800ab04 <memset+0xa>
 800ab02:	4770      	bx	lr
 800ab04:	f803 1b01 	strb.w	r1, [r3], #1
 800ab08:	e7f9      	b.n	800aafe <memset+0x4>
	...

0800ab0c <_close_r>:
 800ab0c:	b538      	push	{r3, r4, r5, lr}
 800ab0e:	4d06      	ldr	r5, [pc, #24]	@ (800ab28 <_close_r+0x1c>)
 800ab10:	2300      	movs	r3, #0
 800ab12:	4604      	mov	r4, r0
 800ab14:	4608      	mov	r0, r1
 800ab16:	602b      	str	r3, [r5, #0]
 800ab18:	f7f7 f905 	bl	8001d26 <_close>
 800ab1c:	1c43      	adds	r3, r0, #1
 800ab1e:	d102      	bne.n	800ab26 <_close_r+0x1a>
 800ab20:	682b      	ldr	r3, [r5, #0]
 800ab22:	b103      	cbz	r3, 800ab26 <_close_r+0x1a>
 800ab24:	6023      	str	r3, [r4, #0]
 800ab26:	bd38      	pop	{r3, r4, r5, pc}
 800ab28:	20000ad0 	.word	0x20000ad0

0800ab2c <_lseek_r>:
 800ab2c:	b538      	push	{r3, r4, r5, lr}
 800ab2e:	4d07      	ldr	r5, [pc, #28]	@ (800ab4c <_lseek_r+0x20>)
 800ab30:	4604      	mov	r4, r0
 800ab32:	4608      	mov	r0, r1
 800ab34:	4611      	mov	r1, r2
 800ab36:	2200      	movs	r2, #0
 800ab38:	602a      	str	r2, [r5, #0]
 800ab3a:	461a      	mov	r2, r3
 800ab3c:	f7f7 f91a 	bl	8001d74 <_lseek>
 800ab40:	1c43      	adds	r3, r0, #1
 800ab42:	d102      	bne.n	800ab4a <_lseek_r+0x1e>
 800ab44:	682b      	ldr	r3, [r5, #0]
 800ab46:	b103      	cbz	r3, 800ab4a <_lseek_r+0x1e>
 800ab48:	6023      	str	r3, [r4, #0]
 800ab4a:	bd38      	pop	{r3, r4, r5, pc}
 800ab4c:	20000ad0 	.word	0x20000ad0

0800ab50 <_read_r>:
 800ab50:	b538      	push	{r3, r4, r5, lr}
 800ab52:	4d07      	ldr	r5, [pc, #28]	@ (800ab70 <_read_r+0x20>)
 800ab54:	4604      	mov	r4, r0
 800ab56:	4608      	mov	r0, r1
 800ab58:	4611      	mov	r1, r2
 800ab5a:	2200      	movs	r2, #0
 800ab5c:	602a      	str	r2, [r5, #0]
 800ab5e:	461a      	mov	r2, r3
 800ab60:	f7f7 f8a8 	bl	8001cb4 <_read>
 800ab64:	1c43      	adds	r3, r0, #1
 800ab66:	d102      	bne.n	800ab6e <_read_r+0x1e>
 800ab68:	682b      	ldr	r3, [r5, #0]
 800ab6a:	b103      	cbz	r3, 800ab6e <_read_r+0x1e>
 800ab6c:	6023      	str	r3, [r4, #0]
 800ab6e:	bd38      	pop	{r3, r4, r5, pc}
 800ab70:	20000ad0 	.word	0x20000ad0

0800ab74 <_write_r>:
 800ab74:	b538      	push	{r3, r4, r5, lr}
 800ab76:	4d07      	ldr	r5, [pc, #28]	@ (800ab94 <_write_r+0x20>)
 800ab78:	4604      	mov	r4, r0
 800ab7a:	4608      	mov	r0, r1
 800ab7c:	4611      	mov	r1, r2
 800ab7e:	2200      	movs	r2, #0
 800ab80:	602a      	str	r2, [r5, #0]
 800ab82:	461a      	mov	r2, r3
 800ab84:	f7f7 f8b3 	bl	8001cee <_write>
 800ab88:	1c43      	adds	r3, r0, #1
 800ab8a:	d102      	bne.n	800ab92 <_write_r+0x1e>
 800ab8c:	682b      	ldr	r3, [r5, #0]
 800ab8e:	b103      	cbz	r3, 800ab92 <_write_r+0x1e>
 800ab90:	6023      	str	r3, [r4, #0]
 800ab92:	bd38      	pop	{r3, r4, r5, pc}
 800ab94:	20000ad0 	.word	0x20000ad0

0800ab98 <__errno>:
 800ab98:	4b01      	ldr	r3, [pc, #4]	@ (800aba0 <__errno+0x8>)
 800ab9a:	6818      	ldr	r0, [r3, #0]
 800ab9c:	4770      	bx	lr
 800ab9e:	bf00      	nop
 800aba0:	20000018 	.word	0x20000018

0800aba4 <__libc_init_array>:
 800aba4:	b570      	push	{r4, r5, r6, lr}
 800aba6:	4d0d      	ldr	r5, [pc, #52]	@ (800abdc <__libc_init_array+0x38>)
 800aba8:	4c0d      	ldr	r4, [pc, #52]	@ (800abe0 <__libc_init_array+0x3c>)
 800abaa:	1b64      	subs	r4, r4, r5
 800abac:	10a4      	asrs	r4, r4, #2
 800abae:	2600      	movs	r6, #0
 800abb0:	42a6      	cmp	r6, r4
 800abb2:	d109      	bne.n	800abc8 <__libc_init_array+0x24>
 800abb4:	4d0b      	ldr	r5, [pc, #44]	@ (800abe4 <__libc_init_array+0x40>)
 800abb6:	4c0c      	ldr	r4, [pc, #48]	@ (800abe8 <__libc_init_array+0x44>)
 800abb8:	f000 fe38 	bl	800b82c <_init>
 800abbc:	1b64      	subs	r4, r4, r5
 800abbe:	10a4      	asrs	r4, r4, #2
 800abc0:	2600      	movs	r6, #0
 800abc2:	42a6      	cmp	r6, r4
 800abc4:	d105      	bne.n	800abd2 <__libc_init_array+0x2e>
 800abc6:	bd70      	pop	{r4, r5, r6, pc}
 800abc8:	f855 3b04 	ldr.w	r3, [r5], #4
 800abcc:	4798      	blx	r3
 800abce:	3601      	adds	r6, #1
 800abd0:	e7ee      	b.n	800abb0 <__libc_init_array+0xc>
 800abd2:	f855 3b04 	ldr.w	r3, [r5], #4
 800abd6:	4798      	blx	r3
 800abd8:	3601      	adds	r6, #1
 800abda:	e7f2      	b.n	800abc2 <__libc_init_array+0x1e>
 800abdc:	0800b96c 	.word	0x0800b96c
 800abe0:	0800b96c 	.word	0x0800b96c
 800abe4:	0800b96c 	.word	0x0800b96c
 800abe8:	0800b970 	.word	0x0800b970

0800abec <__retarget_lock_init_recursive>:
 800abec:	4770      	bx	lr

0800abee <__retarget_lock_acquire_recursive>:
 800abee:	4770      	bx	lr

0800abf0 <__retarget_lock_release_recursive>:
 800abf0:	4770      	bx	lr
	...

0800abf4 <__assert_func>:
 800abf4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800abf6:	4614      	mov	r4, r2
 800abf8:	461a      	mov	r2, r3
 800abfa:	4b09      	ldr	r3, [pc, #36]	@ (800ac20 <__assert_func+0x2c>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	4605      	mov	r5, r0
 800ac00:	68d8      	ldr	r0, [r3, #12]
 800ac02:	b14c      	cbz	r4, 800ac18 <__assert_func+0x24>
 800ac04:	4b07      	ldr	r3, [pc, #28]	@ (800ac24 <__assert_func+0x30>)
 800ac06:	9100      	str	r1, [sp, #0]
 800ac08:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ac0c:	4906      	ldr	r1, [pc, #24]	@ (800ac28 <__assert_func+0x34>)
 800ac0e:	462b      	mov	r3, r5
 800ac10:	f000 fb46 	bl	800b2a0 <fiprintf>
 800ac14:	f000 fb66 	bl	800b2e4 <abort>
 800ac18:	4b04      	ldr	r3, [pc, #16]	@ (800ac2c <__assert_func+0x38>)
 800ac1a:	461c      	mov	r4, r3
 800ac1c:	e7f3      	b.n	800ac06 <__assert_func+0x12>
 800ac1e:	bf00      	nop
 800ac20:	20000018 	.word	0x20000018
 800ac24:	0800b8f5 	.word	0x0800b8f5
 800ac28:	0800b902 	.word	0x0800b902
 800ac2c:	0800b930 	.word	0x0800b930

0800ac30 <_free_r>:
 800ac30:	b538      	push	{r3, r4, r5, lr}
 800ac32:	4605      	mov	r5, r0
 800ac34:	2900      	cmp	r1, #0
 800ac36:	d041      	beq.n	800acbc <_free_r+0x8c>
 800ac38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac3c:	1f0c      	subs	r4, r1, #4
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	bfb8      	it	lt
 800ac42:	18e4      	addlt	r4, r4, r3
 800ac44:	f000 f8e8 	bl	800ae18 <__malloc_lock>
 800ac48:	4a1d      	ldr	r2, [pc, #116]	@ (800acc0 <_free_r+0x90>)
 800ac4a:	6813      	ldr	r3, [r2, #0]
 800ac4c:	b933      	cbnz	r3, 800ac5c <_free_r+0x2c>
 800ac4e:	6063      	str	r3, [r4, #4]
 800ac50:	6014      	str	r4, [r2, #0]
 800ac52:	4628      	mov	r0, r5
 800ac54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac58:	f000 b8e4 	b.w	800ae24 <__malloc_unlock>
 800ac5c:	42a3      	cmp	r3, r4
 800ac5e:	d908      	bls.n	800ac72 <_free_r+0x42>
 800ac60:	6820      	ldr	r0, [r4, #0]
 800ac62:	1821      	adds	r1, r4, r0
 800ac64:	428b      	cmp	r3, r1
 800ac66:	bf01      	itttt	eq
 800ac68:	6819      	ldreq	r1, [r3, #0]
 800ac6a:	685b      	ldreq	r3, [r3, #4]
 800ac6c:	1809      	addeq	r1, r1, r0
 800ac6e:	6021      	streq	r1, [r4, #0]
 800ac70:	e7ed      	b.n	800ac4e <_free_r+0x1e>
 800ac72:	461a      	mov	r2, r3
 800ac74:	685b      	ldr	r3, [r3, #4]
 800ac76:	b10b      	cbz	r3, 800ac7c <_free_r+0x4c>
 800ac78:	42a3      	cmp	r3, r4
 800ac7a:	d9fa      	bls.n	800ac72 <_free_r+0x42>
 800ac7c:	6811      	ldr	r1, [r2, #0]
 800ac7e:	1850      	adds	r0, r2, r1
 800ac80:	42a0      	cmp	r0, r4
 800ac82:	d10b      	bne.n	800ac9c <_free_r+0x6c>
 800ac84:	6820      	ldr	r0, [r4, #0]
 800ac86:	4401      	add	r1, r0
 800ac88:	1850      	adds	r0, r2, r1
 800ac8a:	4283      	cmp	r3, r0
 800ac8c:	6011      	str	r1, [r2, #0]
 800ac8e:	d1e0      	bne.n	800ac52 <_free_r+0x22>
 800ac90:	6818      	ldr	r0, [r3, #0]
 800ac92:	685b      	ldr	r3, [r3, #4]
 800ac94:	6053      	str	r3, [r2, #4]
 800ac96:	4408      	add	r0, r1
 800ac98:	6010      	str	r0, [r2, #0]
 800ac9a:	e7da      	b.n	800ac52 <_free_r+0x22>
 800ac9c:	d902      	bls.n	800aca4 <_free_r+0x74>
 800ac9e:	230c      	movs	r3, #12
 800aca0:	602b      	str	r3, [r5, #0]
 800aca2:	e7d6      	b.n	800ac52 <_free_r+0x22>
 800aca4:	6820      	ldr	r0, [r4, #0]
 800aca6:	1821      	adds	r1, r4, r0
 800aca8:	428b      	cmp	r3, r1
 800acaa:	bf04      	itt	eq
 800acac:	6819      	ldreq	r1, [r3, #0]
 800acae:	685b      	ldreq	r3, [r3, #4]
 800acb0:	6063      	str	r3, [r4, #4]
 800acb2:	bf04      	itt	eq
 800acb4:	1809      	addeq	r1, r1, r0
 800acb6:	6021      	streq	r1, [r4, #0]
 800acb8:	6054      	str	r4, [r2, #4]
 800acba:	e7ca      	b.n	800ac52 <_free_r+0x22>
 800acbc:	bd38      	pop	{r3, r4, r5, pc}
 800acbe:	bf00      	nop
 800acc0:	20000adc 	.word	0x20000adc

0800acc4 <malloc>:
 800acc4:	4b02      	ldr	r3, [pc, #8]	@ (800acd0 <malloc+0xc>)
 800acc6:	4601      	mov	r1, r0
 800acc8:	6818      	ldr	r0, [r3, #0]
 800acca:	f000 b825 	b.w	800ad18 <_malloc_r>
 800acce:	bf00      	nop
 800acd0:	20000018 	.word	0x20000018

0800acd4 <sbrk_aligned>:
 800acd4:	b570      	push	{r4, r5, r6, lr}
 800acd6:	4e0f      	ldr	r6, [pc, #60]	@ (800ad14 <sbrk_aligned+0x40>)
 800acd8:	460c      	mov	r4, r1
 800acda:	6831      	ldr	r1, [r6, #0]
 800acdc:	4605      	mov	r5, r0
 800acde:	b911      	cbnz	r1, 800ace6 <sbrk_aligned+0x12>
 800ace0:	f000 faf0 	bl	800b2c4 <_sbrk_r>
 800ace4:	6030      	str	r0, [r6, #0]
 800ace6:	4621      	mov	r1, r4
 800ace8:	4628      	mov	r0, r5
 800acea:	f000 faeb 	bl	800b2c4 <_sbrk_r>
 800acee:	1c43      	adds	r3, r0, #1
 800acf0:	d103      	bne.n	800acfa <sbrk_aligned+0x26>
 800acf2:	f04f 34ff 	mov.w	r4, #4294967295
 800acf6:	4620      	mov	r0, r4
 800acf8:	bd70      	pop	{r4, r5, r6, pc}
 800acfa:	1cc4      	adds	r4, r0, #3
 800acfc:	f024 0403 	bic.w	r4, r4, #3
 800ad00:	42a0      	cmp	r0, r4
 800ad02:	d0f8      	beq.n	800acf6 <sbrk_aligned+0x22>
 800ad04:	1a21      	subs	r1, r4, r0
 800ad06:	4628      	mov	r0, r5
 800ad08:	f000 fadc 	bl	800b2c4 <_sbrk_r>
 800ad0c:	3001      	adds	r0, #1
 800ad0e:	d1f2      	bne.n	800acf6 <sbrk_aligned+0x22>
 800ad10:	e7ef      	b.n	800acf2 <sbrk_aligned+0x1e>
 800ad12:	bf00      	nop
 800ad14:	20000ad8 	.word	0x20000ad8

0800ad18 <_malloc_r>:
 800ad18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad1c:	1ccd      	adds	r5, r1, #3
 800ad1e:	f025 0503 	bic.w	r5, r5, #3
 800ad22:	3508      	adds	r5, #8
 800ad24:	2d0c      	cmp	r5, #12
 800ad26:	bf38      	it	cc
 800ad28:	250c      	movcc	r5, #12
 800ad2a:	2d00      	cmp	r5, #0
 800ad2c:	4606      	mov	r6, r0
 800ad2e:	db01      	blt.n	800ad34 <_malloc_r+0x1c>
 800ad30:	42a9      	cmp	r1, r5
 800ad32:	d904      	bls.n	800ad3e <_malloc_r+0x26>
 800ad34:	230c      	movs	r3, #12
 800ad36:	6033      	str	r3, [r6, #0]
 800ad38:	2000      	movs	r0, #0
 800ad3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ae14 <_malloc_r+0xfc>
 800ad42:	f000 f869 	bl	800ae18 <__malloc_lock>
 800ad46:	f8d8 3000 	ldr.w	r3, [r8]
 800ad4a:	461c      	mov	r4, r3
 800ad4c:	bb44      	cbnz	r4, 800ada0 <_malloc_r+0x88>
 800ad4e:	4629      	mov	r1, r5
 800ad50:	4630      	mov	r0, r6
 800ad52:	f7ff ffbf 	bl	800acd4 <sbrk_aligned>
 800ad56:	1c43      	adds	r3, r0, #1
 800ad58:	4604      	mov	r4, r0
 800ad5a:	d158      	bne.n	800ae0e <_malloc_r+0xf6>
 800ad5c:	f8d8 4000 	ldr.w	r4, [r8]
 800ad60:	4627      	mov	r7, r4
 800ad62:	2f00      	cmp	r7, #0
 800ad64:	d143      	bne.n	800adee <_malloc_r+0xd6>
 800ad66:	2c00      	cmp	r4, #0
 800ad68:	d04b      	beq.n	800ae02 <_malloc_r+0xea>
 800ad6a:	6823      	ldr	r3, [r4, #0]
 800ad6c:	4639      	mov	r1, r7
 800ad6e:	4630      	mov	r0, r6
 800ad70:	eb04 0903 	add.w	r9, r4, r3
 800ad74:	f000 faa6 	bl	800b2c4 <_sbrk_r>
 800ad78:	4581      	cmp	r9, r0
 800ad7a:	d142      	bne.n	800ae02 <_malloc_r+0xea>
 800ad7c:	6821      	ldr	r1, [r4, #0]
 800ad7e:	1a6d      	subs	r5, r5, r1
 800ad80:	4629      	mov	r1, r5
 800ad82:	4630      	mov	r0, r6
 800ad84:	f7ff ffa6 	bl	800acd4 <sbrk_aligned>
 800ad88:	3001      	adds	r0, #1
 800ad8a:	d03a      	beq.n	800ae02 <_malloc_r+0xea>
 800ad8c:	6823      	ldr	r3, [r4, #0]
 800ad8e:	442b      	add	r3, r5
 800ad90:	6023      	str	r3, [r4, #0]
 800ad92:	f8d8 3000 	ldr.w	r3, [r8]
 800ad96:	685a      	ldr	r2, [r3, #4]
 800ad98:	bb62      	cbnz	r2, 800adf4 <_malloc_r+0xdc>
 800ad9a:	f8c8 7000 	str.w	r7, [r8]
 800ad9e:	e00f      	b.n	800adc0 <_malloc_r+0xa8>
 800ada0:	6822      	ldr	r2, [r4, #0]
 800ada2:	1b52      	subs	r2, r2, r5
 800ada4:	d420      	bmi.n	800ade8 <_malloc_r+0xd0>
 800ada6:	2a0b      	cmp	r2, #11
 800ada8:	d917      	bls.n	800adda <_malloc_r+0xc2>
 800adaa:	1961      	adds	r1, r4, r5
 800adac:	42a3      	cmp	r3, r4
 800adae:	6025      	str	r5, [r4, #0]
 800adb0:	bf18      	it	ne
 800adb2:	6059      	strne	r1, [r3, #4]
 800adb4:	6863      	ldr	r3, [r4, #4]
 800adb6:	bf08      	it	eq
 800adb8:	f8c8 1000 	streq.w	r1, [r8]
 800adbc:	5162      	str	r2, [r4, r5]
 800adbe:	604b      	str	r3, [r1, #4]
 800adc0:	4630      	mov	r0, r6
 800adc2:	f000 f82f 	bl	800ae24 <__malloc_unlock>
 800adc6:	f104 000b 	add.w	r0, r4, #11
 800adca:	1d23      	adds	r3, r4, #4
 800adcc:	f020 0007 	bic.w	r0, r0, #7
 800add0:	1ac2      	subs	r2, r0, r3
 800add2:	bf1c      	itt	ne
 800add4:	1a1b      	subne	r3, r3, r0
 800add6:	50a3      	strne	r3, [r4, r2]
 800add8:	e7af      	b.n	800ad3a <_malloc_r+0x22>
 800adda:	6862      	ldr	r2, [r4, #4]
 800addc:	42a3      	cmp	r3, r4
 800adde:	bf0c      	ite	eq
 800ade0:	f8c8 2000 	streq.w	r2, [r8]
 800ade4:	605a      	strne	r2, [r3, #4]
 800ade6:	e7eb      	b.n	800adc0 <_malloc_r+0xa8>
 800ade8:	4623      	mov	r3, r4
 800adea:	6864      	ldr	r4, [r4, #4]
 800adec:	e7ae      	b.n	800ad4c <_malloc_r+0x34>
 800adee:	463c      	mov	r4, r7
 800adf0:	687f      	ldr	r7, [r7, #4]
 800adf2:	e7b6      	b.n	800ad62 <_malloc_r+0x4a>
 800adf4:	461a      	mov	r2, r3
 800adf6:	685b      	ldr	r3, [r3, #4]
 800adf8:	42a3      	cmp	r3, r4
 800adfa:	d1fb      	bne.n	800adf4 <_malloc_r+0xdc>
 800adfc:	2300      	movs	r3, #0
 800adfe:	6053      	str	r3, [r2, #4]
 800ae00:	e7de      	b.n	800adc0 <_malloc_r+0xa8>
 800ae02:	230c      	movs	r3, #12
 800ae04:	6033      	str	r3, [r6, #0]
 800ae06:	4630      	mov	r0, r6
 800ae08:	f000 f80c 	bl	800ae24 <__malloc_unlock>
 800ae0c:	e794      	b.n	800ad38 <_malloc_r+0x20>
 800ae0e:	6005      	str	r5, [r0, #0]
 800ae10:	e7d6      	b.n	800adc0 <_malloc_r+0xa8>
 800ae12:	bf00      	nop
 800ae14:	20000adc 	.word	0x20000adc

0800ae18 <__malloc_lock>:
 800ae18:	4801      	ldr	r0, [pc, #4]	@ (800ae20 <__malloc_lock+0x8>)
 800ae1a:	f7ff bee8 	b.w	800abee <__retarget_lock_acquire_recursive>
 800ae1e:	bf00      	nop
 800ae20:	20000ad4 	.word	0x20000ad4

0800ae24 <__malloc_unlock>:
 800ae24:	4801      	ldr	r0, [pc, #4]	@ (800ae2c <__malloc_unlock+0x8>)
 800ae26:	f7ff bee3 	b.w	800abf0 <__retarget_lock_release_recursive>
 800ae2a:	bf00      	nop
 800ae2c:	20000ad4 	.word	0x20000ad4

0800ae30 <_printf_common>:
 800ae30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae34:	4616      	mov	r6, r2
 800ae36:	4698      	mov	r8, r3
 800ae38:	688a      	ldr	r2, [r1, #8]
 800ae3a:	690b      	ldr	r3, [r1, #16]
 800ae3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ae40:	4293      	cmp	r3, r2
 800ae42:	bfb8      	it	lt
 800ae44:	4613      	movlt	r3, r2
 800ae46:	6033      	str	r3, [r6, #0]
 800ae48:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ae4c:	4607      	mov	r7, r0
 800ae4e:	460c      	mov	r4, r1
 800ae50:	b10a      	cbz	r2, 800ae56 <_printf_common+0x26>
 800ae52:	3301      	adds	r3, #1
 800ae54:	6033      	str	r3, [r6, #0]
 800ae56:	6823      	ldr	r3, [r4, #0]
 800ae58:	0699      	lsls	r1, r3, #26
 800ae5a:	bf42      	ittt	mi
 800ae5c:	6833      	ldrmi	r3, [r6, #0]
 800ae5e:	3302      	addmi	r3, #2
 800ae60:	6033      	strmi	r3, [r6, #0]
 800ae62:	6825      	ldr	r5, [r4, #0]
 800ae64:	f015 0506 	ands.w	r5, r5, #6
 800ae68:	d106      	bne.n	800ae78 <_printf_common+0x48>
 800ae6a:	f104 0a19 	add.w	sl, r4, #25
 800ae6e:	68e3      	ldr	r3, [r4, #12]
 800ae70:	6832      	ldr	r2, [r6, #0]
 800ae72:	1a9b      	subs	r3, r3, r2
 800ae74:	42ab      	cmp	r3, r5
 800ae76:	dc26      	bgt.n	800aec6 <_printf_common+0x96>
 800ae78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ae7c:	6822      	ldr	r2, [r4, #0]
 800ae7e:	3b00      	subs	r3, #0
 800ae80:	bf18      	it	ne
 800ae82:	2301      	movne	r3, #1
 800ae84:	0692      	lsls	r2, r2, #26
 800ae86:	d42b      	bmi.n	800aee0 <_printf_common+0xb0>
 800ae88:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ae8c:	4641      	mov	r1, r8
 800ae8e:	4638      	mov	r0, r7
 800ae90:	47c8      	blx	r9
 800ae92:	3001      	adds	r0, #1
 800ae94:	d01e      	beq.n	800aed4 <_printf_common+0xa4>
 800ae96:	6823      	ldr	r3, [r4, #0]
 800ae98:	6922      	ldr	r2, [r4, #16]
 800ae9a:	f003 0306 	and.w	r3, r3, #6
 800ae9e:	2b04      	cmp	r3, #4
 800aea0:	bf02      	ittt	eq
 800aea2:	68e5      	ldreq	r5, [r4, #12]
 800aea4:	6833      	ldreq	r3, [r6, #0]
 800aea6:	1aed      	subeq	r5, r5, r3
 800aea8:	68a3      	ldr	r3, [r4, #8]
 800aeaa:	bf0c      	ite	eq
 800aeac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aeb0:	2500      	movne	r5, #0
 800aeb2:	4293      	cmp	r3, r2
 800aeb4:	bfc4      	itt	gt
 800aeb6:	1a9b      	subgt	r3, r3, r2
 800aeb8:	18ed      	addgt	r5, r5, r3
 800aeba:	2600      	movs	r6, #0
 800aebc:	341a      	adds	r4, #26
 800aebe:	42b5      	cmp	r5, r6
 800aec0:	d11a      	bne.n	800aef8 <_printf_common+0xc8>
 800aec2:	2000      	movs	r0, #0
 800aec4:	e008      	b.n	800aed8 <_printf_common+0xa8>
 800aec6:	2301      	movs	r3, #1
 800aec8:	4652      	mov	r2, sl
 800aeca:	4641      	mov	r1, r8
 800aecc:	4638      	mov	r0, r7
 800aece:	47c8      	blx	r9
 800aed0:	3001      	adds	r0, #1
 800aed2:	d103      	bne.n	800aedc <_printf_common+0xac>
 800aed4:	f04f 30ff 	mov.w	r0, #4294967295
 800aed8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aedc:	3501      	adds	r5, #1
 800aede:	e7c6      	b.n	800ae6e <_printf_common+0x3e>
 800aee0:	18e1      	adds	r1, r4, r3
 800aee2:	1c5a      	adds	r2, r3, #1
 800aee4:	2030      	movs	r0, #48	@ 0x30
 800aee6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800aeea:	4422      	add	r2, r4
 800aeec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800aef0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800aef4:	3302      	adds	r3, #2
 800aef6:	e7c7      	b.n	800ae88 <_printf_common+0x58>
 800aef8:	2301      	movs	r3, #1
 800aefa:	4622      	mov	r2, r4
 800aefc:	4641      	mov	r1, r8
 800aefe:	4638      	mov	r0, r7
 800af00:	47c8      	blx	r9
 800af02:	3001      	adds	r0, #1
 800af04:	d0e6      	beq.n	800aed4 <_printf_common+0xa4>
 800af06:	3601      	adds	r6, #1
 800af08:	e7d9      	b.n	800aebe <_printf_common+0x8e>
	...

0800af0c <_printf_i>:
 800af0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af10:	7e0f      	ldrb	r7, [r1, #24]
 800af12:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800af14:	2f78      	cmp	r7, #120	@ 0x78
 800af16:	4691      	mov	r9, r2
 800af18:	4680      	mov	r8, r0
 800af1a:	460c      	mov	r4, r1
 800af1c:	469a      	mov	sl, r3
 800af1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800af22:	d807      	bhi.n	800af34 <_printf_i+0x28>
 800af24:	2f62      	cmp	r7, #98	@ 0x62
 800af26:	d80a      	bhi.n	800af3e <_printf_i+0x32>
 800af28:	2f00      	cmp	r7, #0
 800af2a:	f000 80d1 	beq.w	800b0d0 <_printf_i+0x1c4>
 800af2e:	2f58      	cmp	r7, #88	@ 0x58
 800af30:	f000 80b8 	beq.w	800b0a4 <_printf_i+0x198>
 800af34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800af38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800af3c:	e03a      	b.n	800afb4 <_printf_i+0xa8>
 800af3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800af42:	2b15      	cmp	r3, #21
 800af44:	d8f6      	bhi.n	800af34 <_printf_i+0x28>
 800af46:	a101      	add	r1, pc, #4	@ (adr r1, 800af4c <_printf_i+0x40>)
 800af48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800af4c:	0800afa5 	.word	0x0800afa5
 800af50:	0800afb9 	.word	0x0800afb9
 800af54:	0800af35 	.word	0x0800af35
 800af58:	0800af35 	.word	0x0800af35
 800af5c:	0800af35 	.word	0x0800af35
 800af60:	0800af35 	.word	0x0800af35
 800af64:	0800afb9 	.word	0x0800afb9
 800af68:	0800af35 	.word	0x0800af35
 800af6c:	0800af35 	.word	0x0800af35
 800af70:	0800af35 	.word	0x0800af35
 800af74:	0800af35 	.word	0x0800af35
 800af78:	0800b0b7 	.word	0x0800b0b7
 800af7c:	0800afe3 	.word	0x0800afe3
 800af80:	0800b071 	.word	0x0800b071
 800af84:	0800af35 	.word	0x0800af35
 800af88:	0800af35 	.word	0x0800af35
 800af8c:	0800b0d9 	.word	0x0800b0d9
 800af90:	0800af35 	.word	0x0800af35
 800af94:	0800afe3 	.word	0x0800afe3
 800af98:	0800af35 	.word	0x0800af35
 800af9c:	0800af35 	.word	0x0800af35
 800afa0:	0800b079 	.word	0x0800b079
 800afa4:	6833      	ldr	r3, [r6, #0]
 800afa6:	1d1a      	adds	r2, r3, #4
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	6032      	str	r2, [r6, #0]
 800afac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800afb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800afb4:	2301      	movs	r3, #1
 800afb6:	e09c      	b.n	800b0f2 <_printf_i+0x1e6>
 800afb8:	6833      	ldr	r3, [r6, #0]
 800afba:	6820      	ldr	r0, [r4, #0]
 800afbc:	1d19      	adds	r1, r3, #4
 800afbe:	6031      	str	r1, [r6, #0]
 800afc0:	0606      	lsls	r6, r0, #24
 800afc2:	d501      	bpl.n	800afc8 <_printf_i+0xbc>
 800afc4:	681d      	ldr	r5, [r3, #0]
 800afc6:	e003      	b.n	800afd0 <_printf_i+0xc4>
 800afc8:	0645      	lsls	r5, r0, #25
 800afca:	d5fb      	bpl.n	800afc4 <_printf_i+0xb8>
 800afcc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800afd0:	2d00      	cmp	r5, #0
 800afd2:	da03      	bge.n	800afdc <_printf_i+0xd0>
 800afd4:	232d      	movs	r3, #45	@ 0x2d
 800afd6:	426d      	negs	r5, r5
 800afd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afdc:	4858      	ldr	r0, [pc, #352]	@ (800b140 <_printf_i+0x234>)
 800afde:	230a      	movs	r3, #10
 800afe0:	e011      	b.n	800b006 <_printf_i+0xfa>
 800afe2:	6821      	ldr	r1, [r4, #0]
 800afe4:	6833      	ldr	r3, [r6, #0]
 800afe6:	0608      	lsls	r0, r1, #24
 800afe8:	f853 5b04 	ldr.w	r5, [r3], #4
 800afec:	d402      	bmi.n	800aff4 <_printf_i+0xe8>
 800afee:	0649      	lsls	r1, r1, #25
 800aff0:	bf48      	it	mi
 800aff2:	b2ad      	uxthmi	r5, r5
 800aff4:	2f6f      	cmp	r7, #111	@ 0x6f
 800aff6:	4852      	ldr	r0, [pc, #328]	@ (800b140 <_printf_i+0x234>)
 800aff8:	6033      	str	r3, [r6, #0]
 800affa:	bf14      	ite	ne
 800affc:	230a      	movne	r3, #10
 800affe:	2308      	moveq	r3, #8
 800b000:	2100      	movs	r1, #0
 800b002:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b006:	6866      	ldr	r6, [r4, #4]
 800b008:	60a6      	str	r6, [r4, #8]
 800b00a:	2e00      	cmp	r6, #0
 800b00c:	db05      	blt.n	800b01a <_printf_i+0x10e>
 800b00e:	6821      	ldr	r1, [r4, #0]
 800b010:	432e      	orrs	r6, r5
 800b012:	f021 0104 	bic.w	r1, r1, #4
 800b016:	6021      	str	r1, [r4, #0]
 800b018:	d04b      	beq.n	800b0b2 <_printf_i+0x1a6>
 800b01a:	4616      	mov	r6, r2
 800b01c:	fbb5 f1f3 	udiv	r1, r5, r3
 800b020:	fb03 5711 	mls	r7, r3, r1, r5
 800b024:	5dc7      	ldrb	r7, [r0, r7]
 800b026:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b02a:	462f      	mov	r7, r5
 800b02c:	42bb      	cmp	r3, r7
 800b02e:	460d      	mov	r5, r1
 800b030:	d9f4      	bls.n	800b01c <_printf_i+0x110>
 800b032:	2b08      	cmp	r3, #8
 800b034:	d10b      	bne.n	800b04e <_printf_i+0x142>
 800b036:	6823      	ldr	r3, [r4, #0]
 800b038:	07df      	lsls	r7, r3, #31
 800b03a:	d508      	bpl.n	800b04e <_printf_i+0x142>
 800b03c:	6923      	ldr	r3, [r4, #16]
 800b03e:	6861      	ldr	r1, [r4, #4]
 800b040:	4299      	cmp	r1, r3
 800b042:	bfde      	ittt	le
 800b044:	2330      	movle	r3, #48	@ 0x30
 800b046:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b04a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b04e:	1b92      	subs	r2, r2, r6
 800b050:	6122      	str	r2, [r4, #16]
 800b052:	f8cd a000 	str.w	sl, [sp]
 800b056:	464b      	mov	r3, r9
 800b058:	aa03      	add	r2, sp, #12
 800b05a:	4621      	mov	r1, r4
 800b05c:	4640      	mov	r0, r8
 800b05e:	f7ff fee7 	bl	800ae30 <_printf_common>
 800b062:	3001      	adds	r0, #1
 800b064:	d14a      	bne.n	800b0fc <_printf_i+0x1f0>
 800b066:	f04f 30ff 	mov.w	r0, #4294967295
 800b06a:	b004      	add	sp, #16
 800b06c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b070:	6823      	ldr	r3, [r4, #0]
 800b072:	f043 0320 	orr.w	r3, r3, #32
 800b076:	6023      	str	r3, [r4, #0]
 800b078:	4832      	ldr	r0, [pc, #200]	@ (800b144 <_printf_i+0x238>)
 800b07a:	2778      	movs	r7, #120	@ 0x78
 800b07c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b080:	6823      	ldr	r3, [r4, #0]
 800b082:	6831      	ldr	r1, [r6, #0]
 800b084:	061f      	lsls	r7, r3, #24
 800b086:	f851 5b04 	ldr.w	r5, [r1], #4
 800b08a:	d402      	bmi.n	800b092 <_printf_i+0x186>
 800b08c:	065f      	lsls	r7, r3, #25
 800b08e:	bf48      	it	mi
 800b090:	b2ad      	uxthmi	r5, r5
 800b092:	6031      	str	r1, [r6, #0]
 800b094:	07d9      	lsls	r1, r3, #31
 800b096:	bf44      	itt	mi
 800b098:	f043 0320 	orrmi.w	r3, r3, #32
 800b09c:	6023      	strmi	r3, [r4, #0]
 800b09e:	b11d      	cbz	r5, 800b0a8 <_printf_i+0x19c>
 800b0a0:	2310      	movs	r3, #16
 800b0a2:	e7ad      	b.n	800b000 <_printf_i+0xf4>
 800b0a4:	4826      	ldr	r0, [pc, #152]	@ (800b140 <_printf_i+0x234>)
 800b0a6:	e7e9      	b.n	800b07c <_printf_i+0x170>
 800b0a8:	6823      	ldr	r3, [r4, #0]
 800b0aa:	f023 0320 	bic.w	r3, r3, #32
 800b0ae:	6023      	str	r3, [r4, #0]
 800b0b0:	e7f6      	b.n	800b0a0 <_printf_i+0x194>
 800b0b2:	4616      	mov	r6, r2
 800b0b4:	e7bd      	b.n	800b032 <_printf_i+0x126>
 800b0b6:	6833      	ldr	r3, [r6, #0]
 800b0b8:	6825      	ldr	r5, [r4, #0]
 800b0ba:	6961      	ldr	r1, [r4, #20]
 800b0bc:	1d18      	adds	r0, r3, #4
 800b0be:	6030      	str	r0, [r6, #0]
 800b0c0:	062e      	lsls	r6, r5, #24
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	d501      	bpl.n	800b0ca <_printf_i+0x1be>
 800b0c6:	6019      	str	r1, [r3, #0]
 800b0c8:	e002      	b.n	800b0d0 <_printf_i+0x1c4>
 800b0ca:	0668      	lsls	r0, r5, #25
 800b0cc:	d5fb      	bpl.n	800b0c6 <_printf_i+0x1ba>
 800b0ce:	8019      	strh	r1, [r3, #0]
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	6123      	str	r3, [r4, #16]
 800b0d4:	4616      	mov	r6, r2
 800b0d6:	e7bc      	b.n	800b052 <_printf_i+0x146>
 800b0d8:	6833      	ldr	r3, [r6, #0]
 800b0da:	1d1a      	adds	r2, r3, #4
 800b0dc:	6032      	str	r2, [r6, #0]
 800b0de:	681e      	ldr	r6, [r3, #0]
 800b0e0:	6862      	ldr	r2, [r4, #4]
 800b0e2:	2100      	movs	r1, #0
 800b0e4:	4630      	mov	r0, r6
 800b0e6:	f7f5 f89b 	bl	8000220 <memchr>
 800b0ea:	b108      	cbz	r0, 800b0f0 <_printf_i+0x1e4>
 800b0ec:	1b80      	subs	r0, r0, r6
 800b0ee:	6060      	str	r0, [r4, #4]
 800b0f0:	6863      	ldr	r3, [r4, #4]
 800b0f2:	6123      	str	r3, [r4, #16]
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0fa:	e7aa      	b.n	800b052 <_printf_i+0x146>
 800b0fc:	6923      	ldr	r3, [r4, #16]
 800b0fe:	4632      	mov	r2, r6
 800b100:	4649      	mov	r1, r9
 800b102:	4640      	mov	r0, r8
 800b104:	47d0      	blx	sl
 800b106:	3001      	adds	r0, #1
 800b108:	d0ad      	beq.n	800b066 <_printf_i+0x15a>
 800b10a:	6823      	ldr	r3, [r4, #0]
 800b10c:	079b      	lsls	r3, r3, #30
 800b10e:	d413      	bmi.n	800b138 <_printf_i+0x22c>
 800b110:	68e0      	ldr	r0, [r4, #12]
 800b112:	9b03      	ldr	r3, [sp, #12]
 800b114:	4298      	cmp	r0, r3
 800b116:	bfb8      	it	lt
 800b118:	4618      	movlt	r0, r3
 800b11a:	e7a6      	b.n	800b06a <_printf_i+0x15e>
 800b11c:	2301      	movs	r3, #1
 800b11e:	4632      	mov	r2, r6
 800b120:	4649      	mov	r1, r9
 800b122:	4640      	mov	r0, r8
 800b124:	47d0      	blx	sl
 800b126:	3001      	adds	r0, #1
 800b128:	d09d      	beq.n	800b066 <_printf_i+0x15a>
 800b12a:	3501      	adds	r5, #1
 800b12c:	68e3      	ldr	r3, [r4, #12]
 800b12e:	9903      	ldr	r1, [sp, #12]
 800b130:	1a5b      	subs	r3, r3, r1
 800b132:	42ab      	cmp	r3, r5
 800b134:	dcf2      	bgt.n	800b11c <_printf_i+0x210>
 800b136:	e7eb      	b.n	800b110 <_printf_i+0x204>
 800b138:	2500      	movs	r5, #0
 800b13a:	f104 0619 	add.w	r6, r4, #25
 800b13e:	e7f5      	b.n	800b12c <_printf_i+0x220>
 800b140:	0800b931 	.word	0x0800b931
 800b144:	0800b942 	.word	0x0800b942

0800b148 <__sflush_r>:
 800b148:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b14c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b150:	0716      	lsls	r6, r2, #28
 800b152:	4605      	mov	r5, r0
 800b154:	460c      	mov	r4, r1
 800b156:	d454      	bmi.n	800b202 <__sflush_r+0xba>
 800b158:	684b      	ldr	r3, [r1, #4]
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	dc02      	bgt.n	800b164 <__sflush_r+0x1c>
 800b15e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b160:	2b00      	cmp	r3, #0
 800b162:	dd48      	ble.n	800b1f6 <__sflush_r+0xae>
 800b164:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b166:	2e00      	cmp	r6, #0
 800b168:	d045      	beq.n	800b1f6 <__sflush_r+0xae>
 800b16a:	2300      	movs	r3, #0
 800b16c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b170:	682f      	ldr	r7, [r5, #0]
 800b172:	6a21      	ldr	r1, [r4, #32]
 800b174:	602b      	str	r3, [r5, #0]
 800b176:	d030      	beq.n	800b1da <__sflush_r+0x92>
 800b178:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b17a:	89a3      	ldrh	r3, [r4, #12]
 800b17c:	0759      	lsls	r1, r3, #29
 800b17e:	d505      	bpl.n	800b18c <__sflush_r+0x44>
 800b180:	6863      	ldr	r3, [r4, #4]
 800b182:	1ad2      	subs	r2, r2, r3
 800b184:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b186:	b10b      	cbz	r3, 800b18c <__sflush_r+0x44>
 800b188:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b18a:	1ad2      	subs	r2, r2, r3
 800b18c:	2300      	movs	r3, #0
 800b18e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b190:	6a21      	ldr	r1, [r4, #32]
 800b192:	4628      	mov	r0, r5
 800b194:	47b0      	blx	r6
 800b196:	1c43      	adds	r3, r0, #1
 800b198:	89a3      	ldrh	r3, [r4, #12]
 800b19a:	d106      	bne.n	800b1aa <__sflush_r+0x62>
 800b19c:	6829      	ldr	r1, [r5, #0]
 800b19e:	291d      	cmp	r1, #29
 800b1a0:	d82b      	bhi.n	800b1fa <__sflush_r+0xb2>
 800b1a2:	4a2a      	ldr	r2, [pc, #168]	@ (800b24c <__sflush_r+0x104>)
 800b1a4:	40ca      	lsrs	r2, r1
 800b1a6:	07d6      	lsls	r6, r2, #31
 800b1a8:	d527      	bpl.n	800b1fa <__sflush_r+0xb2>
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	6062      	str	r2, [r4, #4]
 800b1ae:	04d9      	lsls	r1, r3, #19
 800b1b0:	6922      	ldr	r2, [r4, #16]
 800b1b2:	6022      	str	r2, [r4, #0]
 800b1b4:	d504      	bpl.n	800b1c0 <__sflush_r+0x78>
 800b1b6:	1c42      	adds	r2, r0, #1
 800b1b8:	d101      	bne.n	800b1be <__sflush_r+0x76>
 800b1ba:	682b      	ldr	r3, [r5, #0]
 800b1bc:	b903      	cbnz	r3, 800b1c0 <__sflush_r+0x78>
 800b1be:	6560      	str	r0, [r4, #84]	@ 0x54
 800b1c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b1c2:	602f      	str	r7, [r5, #0]
 800b1c4:	b1b9      	cbz	r1, 800b1f6 <__sflush_r+0xae>
 800b1c6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b1ca:	4299      	cmp	r1, r3
 800b1cc:	d002      	beq.n	800b1d4 <__sflush_r+0x8c>
 800b1ce:	4628      	mov	r0, r5
 800b1d0:	f7ff fd2e 	bl	800ac30 <_free_r>
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	6363      	str	r3, [r4, #52]	@ 0x34
 800b1d8:	e00d      	b.n	800b1f6 <__sflush_r+0xae>
 800b1da:	2301      	movs	r3, #1
 800b1dc:	4628      	mov	r0, r5
 800b1de:	47b0      	blx	r6
 800b1e0:	4602      	mov	r2, r0
 800b1e2:	1c50      	adds	r0, r2, #1
 800b1e4:	d1c9      	bne.n	800b17a <__sflush_r+0x32>
 800b1e6:	682b      	ldr	r3, [r5, #0]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d0c6      	beq.n	800b17a <__sflush_r+0x32>
 800b1ec:	2b1d      	cmp	r3, #29
 800b1ee:	d001      	beq.n	800b1f4 <__sflush_r+0xac>
 800b1f0:	2b16      	cmp	r3, #22
 800b1f2:	d11e      	bne.n	800b232 <__sflush_r+0xea>
 800b1f4:	602f      	str	r7, [r5, #0]
 800b1f6:	2000      	movs	r0, #0
 800b1f8:	e022      	b.n	800b240 <__sflush_r+0xf8>
 800b1fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1fe:	b21b      	sxth	r3, r3
 800b200:	e01b      	b.n	800b23a <__sflush_r+0xf2>
 800b202:	690f      	ldr	r7, [r1, #16]
 800b204:	2f00      	cmp	r7, #0
 800b206:	d0f6      	beq.n	800b1f6 <__sflush_r+0xae>
 800b208:	0793      	lsls	r3, r2, #30
 800b20a:	680e      	ldr	r6, [r1, #0]
 800b20c:	bf08      	it	eq
 800b20e:	694b      	ldreq	r3, [r1, #20]
 800b210:	600f      	str	r7, [r1, #0]
 800b212:	bf18      	it	ne
 800b214:	2300      	movne	r3, #0
 800b216:	eba6 0807 	sub.w	r8, r6, r7
 800b21a:	608b      	str	r3, [r1, #8]
 800b21c:	f1b8 0f00 	cmp.w	r8, #0
 800b220:	dde9      	ble.n	800b1f6 <__sflush_r+0xae>
 800b222:	6a21      	ldr	r1, [r4, #32]
 800b224:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b226:	4643      	mov	r3, r8
 800b228:	463a      	mov	r2, r7
 800b22a:	4628      	mov	r0, r5
 800b22c:	47b0      	blx	r6
 800b22e:	2800      	cmp	r0, #0
 800b230:	dc08      	bgt.n	800b244 <__sflush_r+0xfc>
 800b232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b23a:	81a3      	strh	r3, [r4, #12]
 800b23c:	f04f 30ff 	mov.w	r0, #4294967295
 800b240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b244:	4407      	add	r7, r0
 800b246:	eba8 0800 	sub.w	r8, r8, r0
 800b24a:	e7e7      	b.n	800b21c <__sflush_r+0xd4>
 800b24c:	20400001 	.word	0x20400001

0800b250 <_fflush_r>:
 800b250:	b538      	push	{r3, r4, r5, lr}
 800b252:	690b      	ldr	r3, [r1, #16]
 800b254:	4605      	mov	r5, r0
 800b256:	460c      	mov	r4, r1
 800b258:	b913      	cbnz	r3, 800b260 <_fflush_r+0x10>
 800b25a:	2500      	movs	r5, #0
 800b25c:	4628      	mov	r0, r5
 800b25e:	bd38      	pop	{r3, r4, r5, pc}
 800b260:	b118      	cbz	r0, 800b26a <_fflush_r+0x1a>
 800b262:	6a03      	ldr	r3, [r0, #32]
 800b264:	b90b      	cbnz	r3, 800b26a <_fflush_r+0x1a>
 800b266:	f7ff fbcf 	bl	800aa08 <__sinit>
 800b26a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d0f3      	beq.n	800b25a <_fflush_r+0xa>
 800b272:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b274:	07d0      	lsls	r0, r2, #31
 800b276:	d404      	bmi.n	800b282 <_fflush_r+0x32>
 800b278:	0599      	lsls	r1, r3, #22
 800b27a:	d402      	bmi.n	800b282 <_fflush_r+0x32>
 800b27c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b27e:	f7ff fcb6 	bl	800abee <__retarget_lock_acquire_recursive>
 800b282:	4628      	mov	r0, r5
 800b284:	4621      	mov	r1, r4
 800b286:	f7ff ff5f 	bl	800b148 <__sflush_r>
 800b28a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b28c:	07da      	lsls	r2, r3, #31
 800b28e:	4605      	mov	r5, r0
 800b290:	d4e4      	bmi.n	800b25c <_fflush_r+0xc>
 800b292:	89a3      	ldrh	r3, [r4, #12]
 800b294:	059b      	lsls	r3, r3, #22
 800b296:	d4e1      	bmi.n	800b25c <_fflush_r+0xc>
 800b298:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b29a:	f7ff fca9 	bl	800abf0 <__retarget_lock_release_recursive>
 800b29e:	e7dd      	b.n	800b25c <_fflush_r+0xc>

0800b2a0 <fiprintf>:
 800b2a0:	b40e      	push	{r1, r2, r3}
 800b2a2:	b503      	push	{r0, r1, lr}
 800b2a4:	4601      	mov	r1, r0
 800b2a6:	ab03      	add	r3, sp, #12
 800b2a8:	4805      	ldr	r0, [pc, #20]	@ (800b2c0 <fiprintf+0x20>)
 800b2aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2ae:	6800      	ldr	r0, [r0, #0]
 800b2b0:	9301      	str	r3, [sp, #4]
 800b2b2:	f000 f847 	bl	800b344 <_vfiprintf_r>
 800b2b6:	b002      	add	sp, #8
 800b2b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b2bc:	b003      	add	sp, #12
 800b2be:	4770      	bx	lr
 800b2c0:	20000018 	.word	0x20000018

0800b2c4 <_sbrk_r>:
 800b2c4:	b538      	push	{r3, r4, r5, lr}
 800b2c6:	4d06      	ldr	r5, [pc, #24]	@ (800b2e0 <_sbrk_r+0x1c>)
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	4604      	mov	r4, r0
 800b2cc:	4608      	mov	r0, r1
 800b2ce:	602b      	str	r3, [r5, #0]
 800b2d0:	f7f6 fd5d 	bl	8001d8e <_sbrk>
 800b2d4:	1c43      	adds	r3, r0, #1
 800b2d6:	d102      	bne.n	800b2de <_sbrk_r+0x1a>
 800b2d8:	682b      	ldr	r3, [r5, #0]
 800b2da:	b103      	cbz	r3, 800b2de <_sbrk_r+0x1a>
 800b2dc:	6023      	str	r3, [r4, #0]
 800b2de:	bd38      	pop	{r3, r4, r5, pc}
 800b2e0:	20000ad0 	.word	0x20000ad0

0800b2e4 <abort>:
 800b2e4:	b508      	push	{r3, lr}
 800b2e6:	2006      	movs	r0, #6
 800b2e8:	f000 fa00 	bl	800b6ec <raise>
 800b2ec:	2001      	movs	r0, #1
 800b2ee:	f7f6 fcd6 	bl	8001c9e <_exit>

0800b2f2 <__sfputc_r>:
 800b2f2:	6893      	ldr	r3, [r2, #8]
 800b2f4:	3b01      	subs	r3, #1
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	b410      	push	{r4}
 800b2fa:	6093      	str	r3, [r2, #8]
 800b2fc:	da08      	bge.n	800b310 <__sfputc_r+0x1e>
 800b2fe:	6994      	ldr	r4, [r2, #24]
 800b300:	42a3      	cmp	r3, r4
 800b302:	db01      	blt.n	800b308 <__sfputc_r+0x16>
 800b304:	290a      	cmp	r1, #10
 800b306:	d103      	bne.n	800b310 <__sfputc_r+0x1e>
 800b308:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b30c:	f000 b932 	b.w	800b574 <__swbuf_r>
 800b310:	6813      	ldr	r3, [r2, #0]
 800b312:	1c58      	adds	r0, r3, #1
 800b314:	6010      	str	r0, [r2, #0]
 800b316:	7019      	strb	r1, [r3, #0]
 800b318:	4608      	mov	r0, r1
 800b31a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b31e:	4770      	bx	lr

0800b320 <__sfputs_r>:
 800b320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b322:	4606      	mov	r6, r0
 800b324:	460f      	mov	r7, r1
 800b326:	4614      	mov	r4, r2
 800b328:	18d5      	adds	r5, r2, r3
 800b32a:	42ac      	cmp	r4, r5
 800b32c:	d101      	bne.n	800b332 <__sfputs_r+0x12>
 800b32e:	2000      	movs	r0, #0
 800b330:	e007      	b.n	800b342 <__sfputs_r+0x22>
 800b332:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b336:	463a      	mov	r2, r7
 800b338:	4630      	mov	r0, r6
 800b33a:	f7ff ffda 	bl	800b2f2 <__sfputc_r>
 800b33e:	1c43      	adds	r3, r0, #1
 800b340:	d1f3      	bne.n	800b32a <__sfputs_r+0xa>
 800b342:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b344 <_vfiprintf_r>:
 800b344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b348:	460d      	mov	r5, r1
 800b34a:	b09d      	sub	sp, #116	@ 0x74
 800b34c:	4614      	mov	r4, r2
 800b34e:	4698      	mov	r8, r3
 800b350:	4606      	mov	r6, r0
 800b352:	b118      	cbz	r0, 800b35c <_vfiprintf_r+0x18>
 800b354:	6a03      	ldr	r3, [r0, #32]
 800b356:	b90b      	cbnz	r3, 800b35c <_vfiprintf_r+0x18>
 800b358:	f7ff fb56 	bl	800aa08 <__sinit>
 800b35c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b35e:	07d9      	lsls	r1, r3, #31
 800b360:	d405      	bmi.n	800b36e <_vfiprintf_r+0x2a>
 800b362:	89ab      	ldrh	r3, [r5, #12]
 800b364:	059a      	lsls	r2, r3, #22
 800b366:	d402      	bmi.n	800b36e <_vfiprintf_r+0x2a>
 800b368:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b36a:	f7ff fc40 	bl	800abee <__retarget_lock_acquire_recursive>
 800b36e:	89ab      	ldrh	r3, [r5, #12]
 800b370:	071b      	lsls	r3, r3, #28
 800b372:	d501      	bpl.n	800b378 <_vfiprintf_r+0x34>
 800b374:	692b      	ldr	r3, [r5, #16]
 800b376:	b99b      	cbnz	r3, 800b3a0 <_vfiprintf_r+0x5c>
 800b378:	4629      	mov	r1, r5
 800b37a:	4630      	mov	r0, r6
 800b37c:	f000 f938 	bl	800b5f0 <__swsetup_r>
 800b380:	b170      	cbz	r0, 800b3a0 <_vfiprintf_r+0x5c>
 800b382:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b384:	07dc      	lsls	r4, r3, #31
 800b386:	d504      	bpl.n	800b392 <_vfiprintf_r+0x4e>
 800b388:	f04f 30ff 	mov.w	r0, #4294967295
 800b38c:	b01d      	add	sp, #116	@ 0x74
 800b38e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b392:	89ab      	ldrh	r3, [r5, #12]
 800b394:	0598      	lsls	r0, r3, #22
 800b396:	d4f7      	bmi.n	800b388 <_vfiprintf_r+0x44>
 800b398:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b39a:	f7ff fc29 	bl	800abf0 <__retarget_lock_release_recursive>
 800b39e:	e7f3      	b.n	800b388 <_vfiprintf_r+0x44>
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3a4:	2320      	movs	r3, #32
 800b3a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b3aa:	f8cd 800c 	str.w	r8, [sp, #12]
 800b3ae:	2330      	movs	r3, #48	@ 0x30
 800b3b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b560 <_vfiprintf_r+0x21c>
 800b3b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b3b8:	f04f 0901 	mov.w	r9, #1
 800b3bc:	4623      	mov	r3, r4
 800b3be:	469a      	mov	sl, r3
 800b3c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b3c4:	b10a      	cbz	r2, 800b3ca <_vfiprintf_r+0x86>
 800b3c6:	2a25      	cmp	r2, #37	@ 0x25
 800b3c8:	d1f9      	bne.n	800b3be <_vfiprintf_r+0x7a>
 800b3ca:	ebba 0b04 	subs.w	fp, sl, r4
 800b3ce:	d00b      	beq.n	800b3e8 <_vfiprintf_r+0xa4>
 800b3d0:	465b      	mov	r3, fp
 800b3d2:	4622      	mov	r2, r4
 800b3d4:	4629      	mov	r1, r5
 800b3d6:	4630      	mov	r0, r6
 800b3d8:	f7ff ffa2 	bl	800b320 <__sfputs_r>
 800b3dc:	3001      	adds	r0, #1
 800b3de:	f000 80a7 	beq.w	800b530 <_vfiprintf_r+0x1ec>
 800b3e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b3e4:	445a      	add	r2, fp
 800b3e6:	9209      	str	r2, [sp, #36]	@ 0x24
 800b3e8:	f89a 3000 	ldrb.w	r3, [sl]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	f000 809f 	beq.w	800b530 <_vfiprintf_r+0x1ec>
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	f04f 32ff 	mov.w	r2, #4294967295
 800b3f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b3fc:	f10a 0a01 	add.w	sl, sl, #1
 800b400:	9304      	str	r3, [sp, #16]
 800b402:	9307      	str	r3, [sp, #28]
 800b404:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b408:	931a      	str	r3, [sp, #104]	@ 0x68
 800b40a:	4654      	mov	r4, sl
 800b40c:	2205      	movs	r2, #5
 800b40e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b412:	4853      	ldr	r0, [pc, #332]	@ (800b560 <_vfiprintf_r+0x21c>)
 800b414:	f7f4 ff04 	bl	8000220 <memchr>
 800b418:	9a04      	ldr	r2, [sp, #16]
 800b41a:	b9d8      	cbnz	r0, 800b454 <_vfiprintf_r+0x110>
 800b41c:	06d1      	lsls	r1, r2, #27
 800b41e:	bf44      	itt	mi
 800b420:	2320      	movmi	r3, #32
 800b422:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b426:	0713      	lsls	r3, r2, #28
 800b428:	bf44      	itt	mi
 800b42a:	232b      	movmi	r3, #43	@ 0x2b
 800b42c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b430:	f89a 3000 	ldrb.w	r3, [sl]
 800b434:	2b2a      	cmp	r3, #42	@ 0x2a
 800b436:	d015      	beq.n	800b464 <_vfiprintf_r+0x120>
 800b438:	9a07      	ldr	r2, [sp, #28]
 800b43a:	4654      	mov	r4, sl
 800b43c:	2000      	movs	r0, #0
 800b43e:	f04f 0c0a 	mov.w	ip, #10
 800b442:	4621      	mov	r1, r4
 800b444:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b448:	3b30      	subs	r3, #48	@ 0x30
 800b44a:	2b09      	cmp	r3, #9
 800b44c:	d94b      	bls.n	800b4e6 <_vfiprintf_r+0x1a2>
 800b44e:	b1b0      	cbz	r0, 800b47e <_vfiprintf_r+0x13a>
 800b450:	9207      	str	r2, [sp, #28]
 800b452:	e014      	b.n	800b47e <_vfiprintf_r+0x13a>
 800b454:	eba0 0308 	sub.w	r3, r0, r8
 800b458:	fa09 f303 	lsl.w	r3, r9, r3
 800b45c:	4313      	orrs	r3, r2
 800b45e:	9304      	str	r3, [sp, #16]
 800b460:	46a2      	mov	sl, r4
 800b462:	e7d2      	b.n	800b40a <_vfiprintf_r+0xc6>
 800b464:	9b03      	ldr	r3, [sp, #12]
 800b466:	1d19      	adds	r1, r3, #4
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	9103      	str	r1, [sp, #12]
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	bfbb      	ittet	lt
 800b470:	425b      	neglt	r3, r3
 800b472:	f042 0202 	orrlt.w	r2, r2, #2
 800b476:	9307      	strge	r3, [sp, #28]
 800b478:	9307      	strlt	r3, [sp, #28]
 800b47a:	bfb8      	it	lt
 800b47c:	9204      	strlt	r2, [sp, #16]
 800b47e:	7823      	ldrb	r3, [r4, #0]
 800b480:	2b2e      	cmp	r3, #46	@ 0x2e
 800b482:	d10a      	bne.n	800b49a <_vfiprintf_r+0x156>
 800b484:	7863      	ldrb	r3, [r4, #1]
 800b486:	2b2a      	cmp	r3, #42	@ 0x2a
 800b488:	d132      	bne.n	800b4f0 <_vfiprintf_r+0x1ac>
 800b48a:	9b03      	ldr	r3, [sp, #12]
 800b48c:	1d1a      	adds	r2, r3, #4
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	9203      	str	r2, [sp, #12]
 800b492:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b496:	3402      	adds	r4, #2
 800b498:	9305      	str	r3, [sp, #20]
 800b49a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b570 <_vfiprintf_r+0x22c>
 800b49e:	7821      	ldrb	r1, [r4, #0]
 800b4a0:	2203      	movs	r2, #3
 800b4a2:	4650      	mov	r0, sl
 800b4a4:	f7f4 febc 	bl	8000220 <memchr>
 800b4a8:	b138      	cbz	r0, 800b4ba <_vfiprintf_r+0x176>
 800b4aa:	9b04      	ldr	r3, [sp, #16]
 800b4ac:	eba0 000a 	sub.w	r0, r0, sl
 800b4b0:	2240      	movs	r2, #64	@ 0x40
 800b4b2:	4082      	lsls	r2, r0
 800b4b4:	4313      	orrs	r3, r2
 800b4b6:	3401      	adds	r4, #1
 800b4b8:	9304      	str	r3, [sp, #16]
 800b4ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4be:	4829      	ldr	r0, [pc, #164]	@ (800b564 <_vfiprintf_r+0x220>)
 800b4c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b4c4:	2206      	movs	r2, #6
 800b4c6:	f7f4 feab 	bl	8000220 <memchr>
 800b4ca:	2800      	cmp	r0, #0
 800b4cc:	d03f      	beq.n	800b54e <_vfiprintf_r+0x20a>
 800b4ce:	4b26      	ldr	r3, [pc, #152]	@ (800b568 <_vfiprintf_r+0x224>)
 800b4d0:	bb1b      	cbnz	r3, 800b51a <_vfiprintf_r+0x1d6>
 800b4d2:	9b03      	ldr	r3, [sp, #12]
 800b4d4:	3307      	adds	r3, #7
 800b4d6:	f023 0307 	bic.w	r3, r3, #7
 800b4da:	3308      	adds	r3, #8
 800b4dc:	9303      	str	r3, [sp, #12]
 800b4de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4e0:	443b      	add	r3, r7
 800b4e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4e4:	e76a      	b.n	800b3bc <_vfiprintf_r+0x78>
 800b4e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800b4ea:	460c      	mov	r4, r1
 800b4ec:	2001      	movs	r0, #1
 800b4ee:	e7a8      	b.n	800b442 <_vfiprintf_r+0xfe>
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	3401      	adds	r4, #1
 800b4f4:	9305      	str	r3, [sp, #20]
 800b4f6:	4619      	mov	r1, r3
 800b4f8:	f04f 0c0a 	mov.w	ip, #10
 800b4fc:	4620      	mov	r0, r4
 800b4fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b502:	3a30      	subs	r2, #48	@ 0x30
 800b504:	2a09      	cmp	r2, #9
 800b506:	d903      	bls.n	800b510 <_vfiprintf_r+0x1cc>
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d0c6      	beq.n	800b49a <_vfiprintf_r+0x156>
 800b50c:	9105      	str	r1, [sp, #20]
 800b50e:	e7c4      	b.n	800b49a <_vfiprintf_r+0x156>
 800b510:	fb0c 2101 	mla	r1, ip, r1, r2
 800b514:	4604      	mov	r4, r0
 800b516:	2301      	movs	r3, #1
 800b518:	e7f0      	b.n	800b4fc <_vfiprintf_r+0x1b8>
 800b51a:	ab03      	add	r3, sp, #12
 800b51c:	9300      	str	r3, [sp, #0]
 800b51e:	462a      	mov	r2, r5
 800b520:	4b12      	ldr	r3, [pc, #72]	@ (800b56c <_vfiprintf_r+0x228>)
 800b522:	a904      	add	r1, sp, #16
 800b524:	4630      	mov	r0, r6
 800b526:	f3af 8000 	nop.w
 800b52a:	4607      	mov	r7, r0
 800b52c:	1c78      	adds	r0, r7, #1
 800b52e:	d1d6      	bne.n	800b4de <_vfiprintf_r+0x19a>
 800b530:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b532:	07d9      	lsls	r1, r3, #31
 800b534:	d405      	bmi.n	800b542 <_vfiprintf_r+0x1fe>
 800b536:	89ab      	ldrh	r3, [r5, #12]
 800b538:	059a      	lsls	r2, r3, #22
 800b53a:	d402      	bmi.n	800b542 <_vfiprintf_r+0x1fe>
 800b53c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b53e:	f7ff fb57 	bl	800abf0 <__retarget_lock_release_recursive>
 800b542:	89ab      	ldrh	r3, [r5, #12]
 800b544:	065b      	lsls	r3, r3, #25
 800b546:	f53f af1f 	bmi.w	800b388 <_vfiprintf_r+0x44>
 800b54a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b54c:	e71e      	b.n	800b38c <_vfiprintf_r+0x48>
 800b54e:	ab03      	add	r3, sp, #12
 800b550:	9300      	str	r3, [sp, #0]
 800b552:	462a      	mov	r2, r5
 800b554:	4b05      	ldr	r3, [pc, #20]	@ (800b56c <_vfiprintf_r+0x228>)
 800b556:	a904      	add	r1, sp, #16
 800b558:	4630      	mov	r0, r6
 800b55a:	f7ff fcd7 	bl	800af0c <_printf_i>
 800b55e:	e7e4      	b.n	800b52a <_vfiprintf_r+0x1e6>
 800b560:	0800b953 	.word	0x0800b953
 800b564:	0800b95d 	.word	0x0800b95d
 800b568:	00000000 	.word	0x00000000
 800b56c:	0800b321 	.word	0x0800b321
 800b570:	0800b959 	.word	0x0800b959

0800b574 <__swbuf_r>:
 800b574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b576:	460e      	mov	r6, r1
 800b578:	4614      	mov	r4, r2
 800b57a:	4605      	mov	r5, r0
 800b57c:	b118      	cbz	r0, 800b586 <__swbuf_r+0x12>
 800b57e:	6a03      	ldr	r3, [r0, #32]
 800b580:	b90b      	cbnz	r3, 800b586 <__swbuf_r+0x12>
 800b582:	f7ff fa41 	bl	800aa08 <__sinit>
 800b586:	69a3      	ldr	r3, [r4, #24]
 800b588:	60a3      	str	r3, [r4, #8]
 800b58a:	89a3      	ldrh	r3, [r4, #12]
 800b58c:	071a      	lsls	r2, r3, #28
 800b58e:	d501      	bpl.n	800b594 <__swbuf_r+0x20>
 800b590:	6923      	ldr	r3, [r4, #16]
 800b592:	b943      	cbnz	r3, 800b5a6 <__swbuf_r+0x32>
 800b594:	4621      	mov	r1, r4
 800b596:	4628      	mov	r0, r5
 800b598:	f000 f82a 	bl	800b5f0 <__swsetup_r>
 800b59c:	b118      	cbz	r0, 800b5a6 <__swbuf_r+0x32>
 800b59e:	f04f 37ff 	mov.w	r7, #4294967295
 800b5a2:	4638      	mov	r0, r7
 800b5a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b5a6:	6823      	ldr	r3, [r4, #0]
 800b5a8:	6922      	ldr	r2, [r4, #16]
 800b5aa:	1a98      	subs	r0, r3, r2
 800b5ac:	6963      	ldr	r3, [r4, #20]
 800b5ae:	b2f6      	uxtb	r6, r6
 800b5b0:	4283      	cmp	r3, r0
 800b5b2:	4637      	mov	r7, r6
 800b5b4:	dc05      	bgt.n	800b5c2 <__swbuf_r+0x4e>
 800b5b6:	4621      	mov	r1, r4
 800b5b8:	4628      	mov	r0, r5
 800b5ba:	f7ff fe49 	bl	800b250 <_fflush_r>
 800b5be:	2800      	cmp	r0, #0
 800b5c0:	d1ed      	bne.n	800b59e <__swbuf_r+0x2a>
 800b5c2:	68a3      	ldr	r3, [r4, #8]
 800b5c4:	3b01      	subs	r3, #1
 800b5c6:	60a3      	str	r3, [r4, #8]
 800b5c8:	6823      	ldr	r3, [r4, #0]
 800b5ca:	1c5a      	adds	r2, r3, #1
 800b5cc:	6022      	str	r2, [r4, #0]
 800b5ce:	701e      	strb	r6, [r3, #0]
 800b5d0:	6962      	ldr	r2, [r4, #20]
 800b5d2:	1c43      	adds	r3, r0, #1
 800b5d4:	429a      	cmp	r2, r3
 800b5d6:	d004      	beq.n	800b5e2 <__swbuf_r+0x6e>
 800b5d8:	89a3      	ldrh	r3, [r4, #12]
 800b5da:	07db      	lsls	r3, r3, #31
 800b5dc:	d5e1      	bpl.n	800b5a2 <__swbuf_r+0x2e>
 800b5de:	2e0a      	cmp	r6, #10
 800b5e0:	d1df      	bne.n	800b5a2 <__swbuf_r+0x2e>
 800b5e2:	4621      	mov	r1, r4
 800b5e4:	4628      	mov	r0, r5
 800b5e6:	f7ff fe33 	bl	800b250 <_fflush_r>
 800b5ea:	2800      	cmp	r0, #0
 800b5ec:	d0d9      	beq.n	800b5a2 <__swbuf_r+0x2e>
 800b5ee:	e7d6      	b.n	800b59e <__swbuf_r+0x2a>

0800b5f0 <__swsetup_r>:
 800b5f0:	b538      	push	{r3, r4, r5, lr}
 800b5f2:	4b29      	ldr	r3, [pc, #164]	@ (800b698 <__swsetup_r+0xa8>)
 800b5f4:	4605      	mov	r5, r0
 800b5f6:	6818      	ldr	r0, [r3, #0]
 800b5f8:	460c      	mov	r4, r1
 800b5fa:	b118      	cbz	r0, 800b604 <__swsetup_r+0x14>
 800b5fc:	6a03      	ldr	r3, [r0, #32]
 800b5fe:	b90b      	cbnz	r3, 800b604 <__swsetup_r+0x14>
 800b600:	f7ff fa02 	bl	800aa08 <__sinit>
 800b604:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b608:	0719      	lsls	r1, r3, #28
 800b60a:	d422      	bmi.n	800b652 <__swsetup_r+0x62>
 800b60c:	06da      	lsls	r2, r3, #27
 800b60e:	d407      	bmi.n	800b620 <__swsetup_r+0x30>
 800b610:	2209      	movs	r2, #9
 800b612:	602a      	str	r2, [r5, #0]
 800b614:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b618:	81a3      	strh	r3, [r4, #12]
 800b61a:	f04f 30ff 	mov.w	r0, #4294967295
 800b61e:	e033      	b.n	800b688 <__swsetup_r+0x98>
 800b620:	0758      	lsls	r0, r3, #29
 800b622:	d512      	bpl.n	800b64a <__swsetup_r+0x5a>
 800b624:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b626:	b141      	cbz	r1, 800b63a <__swsetup_r+0x4a>
 800b628:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b62c:	4299      	cmp	r1, r3
 800b62e:	d002      	beq.n	800b636 <__swsetup_r+0x46>
 800b630:	4628      	mov	r0, r5
 800b632:	f7ff fafd 	bl	800ac30 <_free_r>
 800b636:	2300      	movs	r3, #0
 800b638:	6363      	str	r3, [r4, #52]	@ 0x34
 800b63a:	89a3      	ldrh	r3, [r4, #12]
 800b63c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b640:	81a3      	strh	r3, [r4, #12]
 800b642:	2300      	movs	r3, #0
 800b644:	6063      	str	r3, [r4, #4]
 800b646:	6923      	ldr	r3, [r4, #16]
 800b648:	6023      	str	r3, [r4, #0]
 800b64a:	89a3      	ldrh	r3, [r4, #12]
 800b64c:	f043 0308 	orr.w	r3, r3, #8
 800b650:	81a3      	strh	r3, [r4, #12]
 800b652:	6923      	ldr	r3, [r4, #16]
 800b654:	b94b      	cbnz	r3, 800b66a <__swsetup_r+0x7a>
 800b656:	89a3      	ldrh	r3, [r4, #12]
 800b658:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b65c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b660:	d003      	beq.n	800b66a <__swsetup_r+0x7a>
 800b662:	4621      	mov	r1, r4
 800b664:	4628      	mov	r0, r5
 800b666:	f000 f883 	bl	800b770 <__smakebuf_r>
 800b66a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b66e:	f013 0201 	ands.w	r2, r3, #1
 800b672:	d00a      	beq.n	800b68a <__swsetup_r+0x9a>
 800b674:	2200      	movs	r2, #0
 800b676:	60a2      	str	r2, [r4, #8]
 800b678:	6962      	ldr	r2, [r4, #20]
 800b67a:	4252      	negs	r2, r2
 800b67c:	61a2      	str	r2, [r4, #24]
 800b67e:	6922      	ldr	r2, [r4, #16]
 800b680:	b942      	cbnz	r2, 800b694 <__swsetup_r+0xa4>
 800b682:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b686:	d1c5      	bne.n	800b614 <__swsetup_r+0x24>
 800b688:	bd38      	pop	{r3, r4, r5, pc}
 800b68a:	0799      	lsls	r1, r3, #30
 800b68c:	bf58      	it	pl
 800b68e:	6962      	ldrpl	r2, [r4, #20]
 800b690:	60a2      	str	r2, [r4, #8]
 800b692:	e7f4      	b.n	800b67e <__swsetup_r+0x8e>
 800b694:	2000      	movs	r0, #0
 800b696:	e7f7      	b.n	800b688 <__swsetup_r+0x98>
 800b698:	20000018 	.word	0x20000018

0800b69c <_raise_r>:
 800b69c:	291f      	cmp	r1, #31
 800b69e:	b538      	push	{r3, r4, r5, lr}
 800b6a0:	4605      	mov	r5, r0
 800b6a2:	460c      	mov	r4, r1
 800b6a4:	d904      	bls.n	800b6b0 <_raise_r+0x14>
 800b6a6:	2316      	movs	r3, #22
 800b6a8:	6003      	str	r3, [r0, #0]
 800b6aa:	f04f 30ff 	mov.w	r0, #4294967295
 800b6ae:	bd38      	pop	{r3, r4, r5, pc}
 800b6b0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b6b2:	b112      	cbz	r2, 800b6ba <_raise_r+0x1e>
 800b6b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b6b8:	b94b      	cbnz	r3, 800b6ce <_raise_r+0x32>
 800b6ba:	4628      	mov	r0, r5
 800b6bc:	f000 f830 	bl	800b720 <_getpid_r>
 800b6c0:	4622      	mov	r2, r4
 800b6c2:	4601      	mov	r1, r0
 800b6c4:	4628      	mov	r0, r5
 800b6c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6ca:	f000 b817 	b.w	800b6fc <_kill_r>
 800b6ce:	2b01      	cmp	r3, #1
 800b6d0:	d00a      	beq.n	800b6e8 <_raise_r+0x4c>
 800b6d2:	1c59      	adds	r1, r3, #1
 800b6d4:	d103      	bne.n	800b6de <_raise_r+0x42>
 800b6d6:	2316      	movs	r3, #22
 800b6d8:	6003      	str	r3, [r0, #0]
 800b6da:	2001      	movs	r0, #1
 800b6dc:	e7e7      	b.n	800b6ae <_raise_r+0x12>
 800b6de:	2100      	movs	r1, #0
 800b6e0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b6e4:	4620      	mov	r0, r4
 800b6e6:	4798      	blx	r3
 800b6e8:	2000      	movs	r0, #0
 800b6ea:	e7e0      	b.n	800b6ae <_raise_r+0x12>

0800b6ec <raise>:
 800b6ec:	4b02      	ldr	r3, [pc, #8]	@ (800b6f8 <raise+0xc>)
 800b6ee:	4601      	mov	r1, r0
 800b6f0:	6818      	ldr	r0, [r3, #0]
 800b6f2:	f7ff bfd3 	b.w	800b69c <_raise_r>
 800b6f6:	bf00      	nop
 800b6f8:	20000018 	.word	0x20000018

0800b6fc <_kill_r>:
 800b6fc:	b538      	push	{r3, r4, r5, lr}
 800b6fe:	4d07      	ldr	r5, [pc, #28]	@ (800b71c <_kill_r+0x20>)
 800b700:	2300      	movs	r3, #0
 800b702:	4604      	mov	r4, r0
 800b704:	4608      	mov	r0, r1
 800b706:	4611      	mov	r1, r2
 800b708:	602b      	str	r3, [r5, #0]
 800b70a:	f7f6 fab8 	bl	8001c7e <_kill>
 800b70e:	1c43      	adds	r3, r0, #1
 800b710:	d102      	bne.n	800b718 <_kill_r+0x1c>
 800b712:	682b      	ldr	r3, [r5, #0]
 800b714:	b103      	cbz	r3, 800b718 <_kill_r+0x1c>
 800b716:	6023      	str	r3, [r4, #0]
 800b718:	bd38      	pop	{r3, r4, r5, pc}
 800b71a:	bf00      	nop
 800b71c:	20000ad0 	.word	0x20000ad0

0800b720 <_getpid_r>:
 800b720:	f7f6 baa5 	b.w	8001c6e <_getpid>

0800b724 <__swhatbuf_r>:
 800b724:	b570      	push	{r4, r5, r6, lr}
 800b726:	460c      	mov	r4, r1
 800b728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b72c:	2900      	cmp	r1, #0
 800b72e:	b096      	sub	sp, #88	@ 0x58
 800b730:	4615      	mov	r5, r2
 800b732:	461e      	mov	r6, r3
 800b734:	da0d      	bge.n	800b752 <__swhatbuf_r+0x2e>
 800b736:	89a3      	ldrh	r3, [r4, #12]
 800b738:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b73c:	f04f 0100 	mov.w	r1, #0
 800b740:	bf14      	ite	ne
 800b742:	2340      	movne	r3, #64	@ 0x40
 800b744:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b748:	2000      	movs	r0, #0
 800b74a:	6031      	str	r1, [r6, #0]
 800b74c:	602b      	str	r3, [r5, #0]
 800b74e:	b016      	add	sp, #88	@ 0x58
 800b750:	bd70      	pop	{r4, r5, r6, pc}
 800b752:	466a      	mov	r2, sp
 800b754:	f000 f848 	bl	800b7e8 <_fstat_r>
 800b758:	2800      	cmp	r0, #0
 800b75a:	dbec      	blt.n	800b736 <__swhatbuf_r+0x12>
 800b75c:	9901      	ldr	r1, [sp, #4]
 800b75e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b762:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b766:	4259      	negs	r1, r3
 800b768:	4159      	adcs	r1, r3
 800b76a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b76e:	e7eb      	b.n	800b748 <__swhatbuf_r+0x24>

0800b770 <__smakebuf_r>:
 800b770:	898b      	ldrh	r3, [r1, #12]
 800b772:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b774:	079d      	lsls	r5, r3, #30
 800b776:	4606      	mov	r6, r0
 800b778:	460c      	mov	r4, r1
 800b77a:	d507      	bpl.n	800b78c <__smakebuf_r+0x1c>
 800b77c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b780:	6023      	str	r3, [r4, #0]
 800b782:	6123      	str	r3, [r4, #16]
 800b784:	2301      	movs	r3, #1
 800b786:	6163      	str	r3, [r4, #20]
 800b788:	b003      	add	sp, #12
 800b78a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b78c:	ab01      	add	r3, sp, #4
 800b78e:	466a      	mov	r2, sp
 800b790:	f7ff ffc8 	bl	800b724 <__swhatbuf_r>
 800b794:	9f00      	ldr	r7, [sp, #0]
 800b796:	4605      	mov	r5, r0
 800b798:	4639      	mov	r1, r7
 800b79a:	4630      	mov	r0, r6
 800b79c:	f7ff fabc 	bl	800ad18 <_malloc_r>
 800b7a0:	b948      	cbnz	r0, 800b7b6 <__smakebuf_r+0x46>
 800b7a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7a6:	059a      	lsls	r2, r3, #22
 800b7a8:	d4ee      	bmi.n	800b788 <__smakebuf_r+0x18>
 800b7aa:	f023 0303 	bic.w	r3, r3, #3
 800b7ae:	f043 0302 	orr.w	r3, r3, #2
 800b7b2:	81a3      	strh	r3, [r4, #12]
 800b7b4:	e7e2      	b.n	800b77c <__smakebuf_r+0xc>
 800b7b6:	89a3      	ldrh	r3, [r4, #12]
 800b7b8:	6020      	str	r0, [r4, #0]
 800b7ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7be:	81a3      	strh	r3, [r4, #12]
 800b7c0:	9b01      	ldr	r3, [sp, #4]
 800b7c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b7c6:	b15b      	cbz	r3, 800b7e0 <__smakebuf_r+0x70>
 800b7c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b7cc:	4630      	mov	r0, r6
 800b7ce:	f000 f81d 	bl	800b80c <_isatty_r>
 800b7d2:	b128      	cbz	r0, 800b7e0 <__smakebuf_r+0x70>
 800b7d4:	89a3      	ldrh	r3, [r4, #12]
 800b7d6:	f023 0303 	bic.w	r3, r3, #3
 800b7da:	f043 0301 	orr.w	r3, r3, #1
 800b7de:	81a3      	strh	r3, [r4, #12]
 800b7e0:	89a3      	ldrh	r3, [r4, #12]
 800b7e2:	431d      	orrs	r5, r3
 800b7e4:	81a5      	strh	r5, [r4, #12]
 800b7e6:	e7cf      	b.n	800b788 <__smakebuf_r+0x18>

0800b7e8 <_fstat_r>:
 800b7e8:	b538      	push	{r3, r4, r5, lr}
 800b7ea:	4d07      	ldr	r5, [pc, #28]	@ (800b808 <_fstat_r+0x20>)
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	4604      	mov	r4, r0
 800b7f0:	4608      	mov	r0, r1
 800b7f2:	4611      	mov	r1, r2
 800b7f4:	602b      	str	r3, [r5, #0]
 800b7f6:	f7f6 faa2 	bl	8001d3e <_fstat>
 800b7fa:	1c43      	adds	r3, r0, #1
 800b7fc:	d102      	bne.n	800b804 <_fstat_r+0x1c>
 800b7fe:	682b      	ldr	r3, [r5, #0]
 800b800:	b103      	cbz	r3, 800b804 <_fstat_r+0x1c>
 800b802:	6023      	str	r3, [r4, #0]
 800b804:	bd38      	pop	{r3, r4, r5, pc}
 800b806:	bf00      	nop
 800b808:	20000ad0 	.word	0x20000ad0

0800b80c <_isatty_r>:
 800b80c:	b538      	push	{r3, r4, r5, lr}
 800b80e:	4d06      	ldr	r5, [pc, #24]	@ (800b828 <_isatty_r+0x1c>)
 800b810:	2300      	movs	r3, #0
 800b812:	4604      	mov	r4, r0
 800b814:	4608      	mov	r0, r1
 800b816:	602b      	str	r3, [r5, #0]
 800b818:	f7f6 faa1 	bl	8001d5e <_isatty>
 800b81c:	1c43      	adds	r3, r0, #1
 800b81e:	d102      	bne.n	800b826 <_isatty_r+0x1a>
 800b820:	682b      	ldr	r3, [r5, #0]
 800b822:	b103      	cbz	r3, 800b826 <_isatty_r+0x1a>
 800b824:	6023      	str	r3, [r4, #0]
 800b826:	bd38      	pop	{r3, r4, r5, pc}
 800b828:	20000ad0 	.word	0x20000ad0

0800b82c <_init>:
 800b82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b82e:	bf00      	nop
 800b830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b832:	bc08      	pop	{r3}
 800b834:	469e      	mov	lr, r3
 800b836:	4770      	bx	lr

0800b838 <_fini>:
 800b838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b83a:	bf00      	nop
 800b83c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b83e:	bc08      	pop	{r3}
 800b840:	469e      	mov	lr, r3
 800b842:	4770      	bx	lr
