// SPDX-License-Identifier: MPL-2.0
#include "instructions.hpp"
#include <array>
#include <cstdint>
#include <initializer_list>
#include <string_view>

namespace libchata_internal {

using enum RVInstructionFormat;
using enum RVInstructionID;
using enum RVInstructionSet;
using std::nullopt;

const std::array<rvinstruction, 926> instructions = {{
        {"lui", U, LUI, 0b0110111, 0b000, RV32I, 4},
        {"auipc", U, AUIPC, 0b0010111, 0b000, RV32I, 4},
        {"jal", J, JAL, 0b1101111, 0b000, RV32I, 4},
        {"jalr", I, JALR, 0b1100111, 0b000, RV32I, 4},
        {"beq", B, BEQ, 0b1100011, 0b000, RV32I, 4},
        {"bne", B, BNE, 0b1100011, 0b001, RV32I, 4},
        {"blt", B, BLT, 0b1100011, 0b001, RV32I, 4},
        {"bge", B, BGE, 0b1100011, 0b100, RV32I, 4},
        {"bltu", B, BLTU, 0b1100011, 0b101, RV32I, 4},
        {"bgeu", B, BGEU, 0b1100011, 0b110, RV32I, 4},
        {"lb", I, LB, 0b0000011, 0b000, RV32I, 4},
        {"lh", I, LH, 0b0000011, 0b001, RV32I, 4},
        {"lw", I, LW, 0b0000011, 0b010, RV32I, 4},
        {"lbu", I, LBU, 0b0000011, 0b100, RV32I, 4},
        {"lhu", I, LHU, 0b0000011, 0b101, RV32I, 4},
        {"sb", S, SB, 0b0100011, 0b000, RV32I, 4},
        {"sh", S, SH, 0b0100011, 0b001, RV32I, 4},
        {"sw", S, SW, 0b0100011, 0b010, RV32I, 4},
        {"addi", I, ADDI, 0b0010011, 0b000, RV32I, 4},
        {"slti", I, SLTI, 0b0010011, 0b010, RV32I, 4},
        {"sltiu", I, SLTIU, 0b0010011, 0b011, RV32I, 4},
        {"xori", I, XORI, 0b0010011, 0b100, RV32I, 4},
        {"ori", I, ORI, 0b0010011, 0b110, RV32I, 4},
        {"andi", I, ANDI, 0b0010011, 0b111, RV32I, 4},
        {"slli", R, SLLI, 0b0010011, 0b0000000001, RV32I, 4, {.use_imm_for_rs2 = true}},
        {"srli", R, SRLI, 0b0010011, 0b0000000101, RV32I, 4, {.use_imm_for_rs2 = true}},
        {"srai", R, SRAI, 0b0010011, 0b0100000101, RV32I, 4, {.use_imm_for_rs2 = true}},
        {"add", R, ADD, 0b0110011, 0b0000000000, RV32I, 4},
        {"sub", R, SUB, 0b0110011, 0b0100000000, RV32I, 4},
        {"sll", R, SLL, 0b0110011, 0b0000000001, RV32I, 4},
        {"slt", R, SLT, 0b0110011, 0b0000000010, RV32I, 4},
        {"sltu", R, SLTU, 0b0110011, 0b0000000011, RV32I, 4},
        {"xor", R, XOR, 0b0110011, 0b0000000100, RV32I, 4},
        {"srl", R, SRL, 0b0110011, 0b0000000101, RV32I, 4},
        {"sra", R, SRA, 0b0110011, 0b0100000101, RV32I, 4},
        {"or", R, OR, 0b0110011, 0b0000000110, RV32I, 4},
        {"and", R, AND, 0b0110011, 0b0000000111, RV32I, 4},
        {"fence", I, FENCE, 0b0001111, 0b000, RV32I, 4, {.super_special_snowflake = true}},
        {"fence.tso", I, FENCETSO, 0b0001111, 0b000, RV32I, 4, {.super_special_snowflake = true}},
        {"pause", I, PAUSE, 0b0001111, 0b000, RV32I, 4, {.super_special_snowflake = true}},
        {"ecall", I, ECALL, 0b1110011, 0b000, RV32I, 4, {.super_special_snowflake = true}},
        {"ebreak", I, EBREAK, 0b1110011, 0b000, RV32I, 4, {.super_special_snowflake = true}},
        {"lwu", I, LWU, 0b0000011, 0b110, RV64I, 4},
        {"ld", I, LD, 0b0000011, 0b011, RV64I, 4},
        {"sd", S, SD, 0b0100011, 0b011, RV64I, 4},
        {"addiw", I, ADDIW, 0b0011011, 0b0000000000, RV64I, 4},
        {"slliw", R, SLLIW, 0b0011011, 0b0000000001, RV64I, 4, {.use_imm_for_rs2 = true}},
        {"srliw", R, SRLIW, 0b0011011, 0b0000000101, RV64I, 4, {.use_imm_for_rs2 = true}},
        {"sraiw", R, SRAIW, 0b0011011, 0b0100000101, RV64I, 4, {.use_imm_for_rs2 = true}},
        {"addw", R, ADDW, 0b0111011, 0b0000000000, RV64I, 4},
        {"subw", R, SUBW, 0b0111011, 0b0100000000, RV64I, 4},
        {"sllw", R, SLLW, 0b0111011, 0b0000000001, RV64I, 4},
        {"srlw", R, SRLW, 0b0111011, 0b0000000101, RV64I, 4},
        {"sraw", R, SRAW, 0b0111011, 0b0100000101, RV64I, 4},
        {"mul", R, MUL, 0b0110011, 0b0000001000, RV32M, 4},
        {"mulh", R, MULH, 0b0110011, 0b0000001001, RV32M, 4},
        {"mulhsu", R, MULHSU, 0b0110011, 0b0000001010, RV32M, 4},
        {"mulhu", R, MULHU, 0b0110011, 0b0000001011, RV32M, 4},
        {"div", R, DIV, 0b0110011, 0b0000001100, RV32M, 4},
        {"divu", R, DIVU, 0b0110011, 0b0000001101, RV32M, 4},
        {"rem", R, REM, 0b0110011, 0b0000001110, RV32M, 4},
        {"remu", R, REMU, 0b0110011, 0b0000001111, RV32M, 4},
        {"mulw", R, MULW, 0b0111011, 0b0000001000, RV64M, 4},
        {"divw", R, DIVW, 0b0111011, 0b0000001100, RV64M, 4},
        {"divuw", R, DIVUW, 0b0111011, 0b0000001101, RV64M, 4},
        {"remw", R, REMW, 0b0111011, 0b0000001110, RV64M, 4},
        {"remuw", R, REMUW, 0b0111011, 0b0000001111, RV64M, 4},
        {"lr.w", R, LRW, 0b0101111, 0b0001000010, RV32A, 4, {.rs2 = 0b00000}},
        {"sc.w", R, SCW, 0b0101111, 0b0001100010, RV32A, 4},
        {"lr.w.aq", R, LRWAQ, 0b0101111, 0b0001010010, RV32A, 4, {.rs2 = 0b00000}},
        {"sc.w.aq", R, SCWAQ, 0b0101111, 0b0001110010, RV32A, 4},
        {"lr.w.rl", R, LRWRL, 0b0101111, 0b0001001010, RV32A, 4, {.rs2 = 0b00000}},
        {"sc.w.rl", R, SCWRL, 0b0101111, 0b0001101010, RV32A, 4},
        {"lr.w.aqrl", R, LRWAQRL, 0b0101111, 0b0001011010, RV32A, 4, {.rs2 = 0b00000}},
        {"sc.w.aqrl", R, SCWAQRL, 0b0101111, 0b0001111010, RV32A, 4},
        {"amoswap.w", R, AMOSWAPW, 0b0101111, 0b0000100010, RV32A, 4},
        {"amoadd.w", R, AMOADDW, 0b0101111, 0b0000000010, RV32A, 4},
        {"amoxor.w", R, AMOXORW, 0b0101111, 0b0010000010, RV32A, 4},
        {"amoand.w", R, AMOANDW, 0b0101111, 0b0110000010, RV32A, 4},
        {"amoor.w", R, AMOORW, 0b0101111, 0b0100000010, RV32A, 4},
        {"amomin.w", R, AMOMINW, 0b0101111, 0b1000000010, RV32A, 4},
        {"amomax.w", R, AMOMAXW, 0b0101111, 0b1010000010, RV32A, 4},
        {"amominu.w", R, AMOMINUW, 0b0101111, 0b1100000010, RV32A, 4},
        {"amomaxu.w", R, AMOMAXUW, 0b0101111, 0b1110000010, RV32A, 4},
        {"amoswap.w.aq", R, AMOSWAPWAQ, 0b0101111, 0b0000110010, RV32A, 4},
        {"amoadd.w.aq", R, AMOADDWAQ, 0b0101111, 0b0000010010, RV32A, 4},
        {"amoxor.w.aq", R, AMOXORWAQ, 0b0101111, 0b0010010010, RV32A, 4},
        {"amoand.w.aq", R, AMOANDWAQ, 0b0101111, 0b0110010010, RV32A, 4},
        {"amoor.w.aq", R, AMOORWAQ, 0b0101111, 0b0100010010, RV32A, 4},
        {"amomin.w.aq", R, AMOMINWAQ, 0b0101111, 0b1000010010, RV32A, 4},
        {"amomax.w.aq", R, AMOMAXWAQ, 0b0101111, 0b1010010010, RV32A, 4},
        {"amominu.w.aq", R, AMOMINUWAQ, 0b0101111, 0b1100010010, RV32A, 4},
        {"amomaxu.w.aq", R, AMOMAXUWAQ, 0b0101111, 0b1110010010, RV32A, 4},
        {"amoswap.w.rl", R, AMOSWAPWRL, 0b0101111, 0b0000101010, RV32A, 4},
        {"amoadd.w.rl", R, AMOADDWRL, 0b0101111, 0b0000001010, RV32A, 4},
        {"amoxor.w.rl", R, AMOXORWRL, 0b0101111, 0b0010001010, RV32A, 4},
        {"amoand.w.rl", R, AMOANDWRL, 0b0101111, 0b0110001010, RV32A, 4},
        {"amoor.w.rl", R, AMOORWRL, 0b0101111, 0b0100001010, RV32A, 4},
        {"amomin.w.rl", R, AMOMINWRL, 0b0101111, 0b1000001010, RV32A, 4},
        {"amomax.w.rl", R, AMOMAXWRL, 0b0101111, 0b1010001010, RV32A, 4},
        {"amominu.w.rl", R, AMOMINUWRL, 0b0101111, 0b1100001010, RV32A, 4},
        {"amomaxu.w.rl", R, AMOMAXUWRL, 0b0101111, 0b1110001010, RV32A, 4},
        {"amoswap.w.aqrl", R, AMOSWAPWAQRL, 0b0101111, 0b0000111010, RV32A, 4},
        {"amoadd.w.aqrl", R, AMOADDWAQRL, 0b0101111, 0b0000011010, RV32A, 4},
        {"amoxor.w.aqrl", R, AMOXORWAQRL, 0b0101111, 0b0010011010, RV32A, 4},
        {"amoand.w.aqrl", R, AMOANDWAQRL, 0b0101111, 0b0110011010, RV32A, 4},
        {"amoor.w.aqrl", R, AMOORWAQRL, 0b0101111, 0b0100011010, RV32A, 4},
        {"amomin.w.aqrl", R, AMOMINWAQRL, 0b0101111, 0b1000011010, RV32A, 4},
        {"amomax.w.aqrl", R, AMOMAXWAQRL, 0b0101111, 0b1010011010, RV32A, 4},
        {"amominu.w.aqrl", R, AMOMINUWAQRL, 0b0101111, 0b1100011010, RV32A, 4},
        {"amomaxu.w.aqrl", R, AMOMAXUWAQRL, 0b0101111, 0b1110011010, RV32A, 4},
        {"lr.d", R, LRD, 0b0101111, 0b0001000011, RV64A, 4, {.rs2 = 0b00000}},
        {"sc.d", R, SCD, 0b0101111, 0b0001100011, RV64A, 4},
        {"lr.d.aq", R, LRDAQ, 0b0101111, 0b0001010011, RV64A, 4, {.rs2 = 0b00000}},
        {"sc.d.aq", R, SCDAQ, 0b0101111, 0b0001110011, RV64A, 4},
        {"lr.d.rl", R, LRDRL, 0b0101111, 0b0001001011, RV64A, 4, {.rs2 = 0b00000}},
        {"sc.d.rl", R, SCDRL, 0b0101111, 0b0001101011, RV64A, 4},
        {"lr.d.aqrl", R, LRDAQRL, 0b0101111, 0b0001011011, RV64A, 4, {.rs2 = 0b00000}},
        {"sc.d.aqrl", R, SCDAQRL, 0b0101111, 0b0001111011, RV64A, 4},
        {"amoswap.d", R, AMOSWAPD, 0b0101111, 0b0000100011, RV64A, 4},
        {"amoadd.d", R, AMOADDD, 0b0101111, 0b0000000011, RV64A, 4},
        {"amoxor.d", R, AMOXORD, 0b0101111, 0b0010000011, RV64A, 4},
        {"amoand.d", R, AMOANDD, 0b0101111, 0b0110000011, RV64A, 4},
        {"amoor.d", R, AMOORD, 0b0101111, 0b0100000011, RV64A, 4},
        {"amomin.d", R, AMOMIND, 0b0101111, 0b1000000011, RV64A, 4},
        {"amomax.d", R, AMOMAXD, 0b0101111, 0b1010000011, RV64A, 4},
        {"amominu.d", R, AMOMINUD, 0b0101111, 0b1100000011, RV64A, 4},
        {"amomaxu.d", R, AMOMAXUD, 0b0101111, 0b1110000011, RV64A, 4},
        {"amoswap.d.aq", R, AMOSWAPDAQ, 0b0101111, 0b0000110011, RV64A, 4},
        {"amoadd.d.aq", R, AMOADDDAQ, 0b0101111, 0b0000010011, RV64A, 4},
        {"amoxor.d.aq", R, AMOXORDAQ, 0b0101111, 0b0010010011, RV64A, 4},
        {"amoand.d.aq", R, AMOANDDAQ, 0b0101111, 0b0110010011, RV64A, 4},
        {"amoor.d.aq", R, AMOORDAQ, 0b0101111, 0b0100010011, RV64A, 4},
        {"amomin.d.aq", R, AMOMINDAQ, 0b0101111, 0b1000010011, RV64A, 4},
        {"amomax.d.aq", R, AMOMAXDAQ, 0b0101111, 0b1010010011, RV64A, 4},
        {"amominu.d.aq", R, AMOMINUDAQ, 0b0101111, 0b1100010011, RV64A, 4},
        {"amomaxu.d.aq", R, AMOMAXUDAQ, 0b0101111, 0b1110010011, RV64A, 4},
        {"amoswap.d.rl", R, AMOSWAPDRL, 0b0101111, 0b0000101011, RV64A, 4},
        {"amoadd.d.rl", R, AMOADDDRL, 0b0101111, 0b0000001011, RV64A, 4},
        {"amoxor.d.rl", R, AMOXORDRL, 0b0101111, 0b0010001011, RV64A, 4},
        {"amoand.d.rl", R, AMOANDDRL, 0b0101111, 0b0110001011, RV64A, 4},
        {"amoor.d.rl", R, AMOORDRL, 0b0101111, 0b0100001011, RV64A, 4},
        {"amomin.d.rl", R, AMOMINDRL, 0b0101111, 0b1000001011, RV64A, 4},
        {"amomax.d.rl", R, AMOMAXDRL, 0b0101111, 0b1010001011, RV64A, 4},
        {"amominu.d.rl", R, AMOMINUDRL, 0b0101111, 0b1100001011, RV64A, 4},
        {"amomaxu.d.rl", R, AMOMAXUDRL, 0b0101111, 0b1110001011, RV64A, 4},
        {"amoswap.d.aqrl", R, AMOSWAPDAQRL, 0b0101111, 0b0000111011, RV64A, 4},
        {"amoadd.d.aqrl", R, AMOADDDAQRL, 0b0101111, 0b0000011011, RV64A, 4},
        {"amoxor.d.aqrl", R, AMOXORDAQRL, 0b0101111, 0b0010011011, RV64A, 4},
        {"amoand.d.aqrl", R, AMOANDDAQRL, 0b0101111, 0b0110011011, RV64A, 4},
        {"amoor.d.aqrl", R, AMOORDAQRL, 0b0101111, 0b0100011011, RV64A, 4},
        {"amomin.d.aqrl", R, AMOMINDAQRL, 0b0101111, 0b1000011011, RV64A, 4},
        {"amomax.d.aqrl", R, AMOMAXDAQRL, 0b0101111, 0b1010011011, RV64A, 4},
        {"amominu.d.aqrl", R, AMOMINUDAQRL, 0b0101111, 0b1100011011, RV64A, 4},
        {"amomaxu.d.aqrl", R, AMOMAXUDAQRL, 0b0101111, 0b1110011011, RV64A, 4},
        {"fmadd.s", R4, FMADDS, 0b1000011, 0b00, RV32F, 4, {.use_frm_for_funct3 = true}},
        {"fmsub.s", R4, FMSUBS, 0b1000111, 0b00, RV32F, 4, {.use_frm_for_funct3 = true}},
        {"fnmsub.s", R4, FNMSUBS, 0b1001011, 0b00, RV32F, 4, {.use_frm_for_funct3 = true}},
        {"fnmadd.s", R4, FNMADDS, 0b1001111, 0b00, RV32F, 4, {.use_frm_for_funct3 = true}},
        {"fadd.s", R, FADDS, 0b1010011, 0b0000000000, RV32F, 4, {.use_frm_for_funct3 = true}},
        {"fsub.s", R, FSUBS, 0b1010011, 0b0000100000, RV32F, 4, {.use_frm_for_funct3 = true}},
        {"fmul.s", R, FMULS, 0b1010011, 0b0001000000, RV32F, 4, {.use_frm_for_funct3 = true}},
        {"fdiv.s", R, FDIVS, 0b1010011, 0b0001100000, RV32F, 4, {.use_frm_for_funct3 = true}},
        {"fsqrt.s", R, FSQRTS, 0b1010011, 0b0101100000, RV32F, 4, {.rs2 = 0b00000, .use_frm_for_funct3 = true}},
        {"fsgnj.s", R, FSGNJS, 0b1010011, 0b0010000000, RV32F, 4},
        {"fsgnjn.s", R, FSGNJNS, 0b1010011, 0b0010000001, RV32F, 4},
        {"fsgnjx.s", R, FSGNJXS, 0b1010011, 0b0010000010, RV32F, 4},
        {"fmin.s", R, FMINS, 0b1010011, 0b0010100000, RV32F, 4},
        {"fmax.s", R, FMAXS, 0b1010011, 0b0010100001, RV32F, 4},
        {"fcvt.w.s", R, FCVTWS, 0b1010011, 0b1100000000, RV32F, 4, {.rs2 = 0b00000, .use_frm_for_funct3 = true}},
        {"fcvt.wu.s", R, FCVTWUS, 0b1010011, 0b1100000000, RV32F, 4, {.rs2 = 0b00001, .use_frm_for_funct3 = true}},
        {"fmv.x.w", R, FMVXW, 0b1010011, 0b1110000000, RV32F, 4, {.rs2 = 0b00000}},
        {"feq.s", R, FEQS, 0b1010011, 0b1010000010, RV32F, 4},
        {"flt.s", R, FLTS, 0b1010011, 0b1010000001, RV32F, 4},
        {"fle.s", R, FLES, 0b1010011, 0b1010000000, RV32F, 4},
        {"fclass.s", R, FCLASSS, 0b1010011, 0b1110000001, RV32F, 4, {.rs2 = 0b00000}},
        {"fcvt.s.w", R, FCVTSW, 0b1010011, 0b1101000000, RV32F, 4, {.rs2 = 0b00000, .use_frm_for_funct3 = true}},
        {"fcvt.s.wu", R, FCVTSWU, 0b1010011, 0b1101000000, RV32F, 4, {.rs2 = 0b00001, .use_frm_for_funct3 = true}},
        {"fmv.w.x", R, FMVWX, 0b1010011, 0b1111000000, RV32F, 4, {.rs2 = 0b00000}},
        {"flw", I, FLW, 0b0000111, 0b010, RV32F, 4},
        {"fsw", S, FSW, 0b0100111, 0b010, RV32F, 4},
        {"fcvt.l.s", R, FCVTLS, 0b1010011, 0b1100000000, RV64F, 4, {.rs2 = 0b00010, .use_frm_for_funct3 = true}},
        {"fcvt.lu.s", R, FCVTLUS, 0b1010011, 0b1100000000, RV64F, 4, {.rs2 = 0b00011, .use_frm_for_funct3 = true}},
        {"fcvt.s.l", R, FCVTSL, 0b1010011, 0b1101000000, RV64F, 4, {.rs2 = 0b00010, .use_frm_for_funct3 = true}},
        {"fcvt.s.lu", R, FCVTSLU, 0b1010011, 0b1101000000, RV64F, 4, {.rs2 = 0b00011, .use_frm_for_funct3 = true}},
        {"fadd.d", R, FADDD, 0b1010011, 0b0000001000, RV32D, 4, {.use_frm_for_funct3 = true}},
        {"fmadd.d", R4, FMADDD, 0b1000011, 0b01000, RV32D, 4, {.use_frm_for_funct3 = true}},
        {"fmax.d", R, FMAXD, 0b1010011, 0b0010101001, RV32D, 4},
        {"fclass.d", R, FCLASSD, 0b1010011, 0b1110001001, RV32D, 4, {.rs2 = 0b00000}},
        {"fcvt.d.s", R, FCVTDS, 0b1010011, 0b0100001000, RV32D, 4, {.rs2 = 0b00000, .use_frm_for_funct3 = true}},
        {"fcvt.d.w", R, FCVTDW, 0b1010011, 0b1101001000, RV32D, 4, {.rs2 = 0b00000, .use_frm_for_funct3 = true}},
        {"fcvt.d.wu", R, FCVTDWU, 0b1010011, 0b1101001000, RV32D, 4, {.rs2 = 0b00001, .use_frm_for_funct3 = true}},
        {"fcvt.s.d", R, FCVTSD, 0b1010011, 0b0100000000, RV32D, 4, {.rs2 = 0b00001, .use_frm_for_funct3 = true}},
        {"fcvt.w.d", R, FCVTWD, 0b1010011, 0b1100001000, RV32D, 4, {.rs2 = 0b00000, .use_frm_for_funct3 = true}},
        {"fcvt.wu.d", R, FCVTWUD, 0b1010011, 0b1100001000, RV32D, 4, {.rs2 = 0b00001, .use_frm_for_funct3 = true}},
        {"fdiv.d", R, FDIVD, 0b1010011, 0b0001101000, RV32D, 4, {.use_frm_for_funct3 = true}},
        {"feq.d", R, FEQD, 0b1010011, 0b1010001010, RV32D, 4},
        {"flt.d", R, FLTD, 0b1010011, 0b1010001001, RV32D, 4},
        {"fle.d", R, FLED, 0b1010011, 0b1010001000, RV32D, 4},
        {"fld", I, FLD, 0b0000111, 0b011, RV32D, 4},
        {"fmin.d", R, FMIND, 0b1010011, 0b0010101000, RV32D, 4},
        {"fmsub.d", R4, FMSUBD, 0b1000111, 0b01000, RV32D, 4, {.use_frm_for_funct3 = true}},
        {"fmul.d", R, FMULD, 0b1010011, 0b0001001000, RV32D, 4, {.use_frm_for_funct3 = true}},
        {"fnmadd.d", R4, FNMADDD, 0b1001111, 0b01000, RV32D, 4, {.use_frm_for_funct3 = true}},
        {"fnmsub.d", R4, FNMSUBD, 0b1001011, 0b01000, RV32D, 4, {.use_frm_for_funct3 = true}},
        {"fsd", S, FSD, 0b0100111, 0b011, RV32D, 4},
        {"fsgnj.d", R, FSGNJD, 0b1010011, 0b0010001000, RV32D, 4},
        {"fsgnjn.d", R, FSGJND, 0b1010011, 0b0010001001, RV32D, 4},
        {"fsgnjx.d", R, FSGNJXD, 0b1010011, 0b0010001010, RV32D, 4},
        {"fsqrt.d", R, FSQRTD, 0b1010011, 0b0101101000, RV32D, 4, {.rs2 = 0b00000, .use_frm_for_funct3 = true}},
        {"fsub.d", R, FSUBD, 0b1010011, 0b0000101000, RV32D, 4, {.use_frm_for_funct3 = true}},
        {"fcvt.l.d", R, FCVTLD, 0b1010011, 0b1100001000, RV64D, 4, {.rs2 = 0b00010, .use_frm_for_funct3 = true}},
        {"fcvt.lu.d", R, FCVTLUD, 0b1010011, 0b1100001000, RV64D, 4, {.rs2 = 0b00011, .use_frm_for_funct3 = true}},
        {"fmv.x.d", R, FMVXD, 0b1010011, 0b1110001000, RV64D, 4, {.rs2 = 0b00000}},
        {"fcvt.d.l", R, FCVTDL, 0b1010011, 0b1101001000, RV64D, 4, {.rs2 = 0b00010, .use_frm_for_funct3 = true}},
        {"fcvt.d.lu", R, FCVTDLU, 0b1010011, 0b1101001000, RV64D, 4, {.rs2 = 0b00011, .use_frm_for_funct3 = true}},
        {"fmv.d.x", R, FMVDX, 0b1010011, 0b1111001000, RV64D, 4, {.rs2 = 0b00000}},
        {"flq", I, FLQ, 0b0000111, 0b100, RV32Q, 4},
        {"fsq", S, FSQ, 0b0100111, 0b100, RV32Q, 4},
        {"fmadd.q", R4, FMADDQ, 0b1000011, 0b11000, RV32Q, 4, {.use_frm_for_funct3 = true}},
        {"fmsub.q", R4, FMSUBQ, 0b1000111, 0b11000, RV32Q, 4, {.use_frm_for_funct3 = true}},
        {"fnmsub.q", R4, FNMSUBQ, 0b1001011, 0b11000, RV32Q, 4, {.use_frm_for_funct3 = true}},
        {"fnmadd.q", R4, FNMADDQ, 0b1001111, 0b11000, RV32Q, 4, {.use_frm_for_funct3 = true}},
        {"fadd.q", R, FADDQ, 0b1010011, 0b0000011000, RV32Q, 4, {.use_frm_for_funct3 = true}},
        {"fsub.q", R, FSUBQ, 0b1010011, 0b0000111000, RV32Q, 4, {.use_frm_for_funct3 = true}},
        {"fmul.q", R, FMULQ, 0b1010011, 0b0001011000, RV32Q, 4, {.use_frm_for_funct3 = true}},
        {"fdiv.q", R, FDIVQ, 0b1010011, 0b0001111000, RV32Q, 4, {.use_frm_for_funct3 = true}},
        {"fsqrt.q", R, FSQRTQ, 0b1010011, 0b0101111000, RV32Q, 4, {.rs2 = 0b00000, .use_frm_for_funct3 = true}},
        {"fsgnj.q", R, FSGNJQ, 0b1010011, 0b0010011000, RV32Q, 4},
        {"fsgnjn.q", R, FSGNJNQ, 0b1010011, 0b0010011001, RV32Q, 4},
        {"fsgnjx.q", R, FSGNJXQ, 0b1010011, 0b0010011010, RV32Q, 4},
        {"fmin.q", R, FMINQ, 0b1010011, 0b0010111000, RV32Q, 4},
        {"fmax.q", R, FMAXQ, 0b1010011, 0b0010111001, RV32Q, 4},
        {"fcvt.s.q", R, FCVTSQ, 0b1010011, 0b0100000000, RV32Q, 4, {.rs2 = 0b00011, .use_frm_for_funct3 = true}},
        {"fcvt.q.s", R, FCVTQS, 0b1010011, 0b0100011000, RV32Q, 4, {.rs2 = 0b00000, .use_frm_for_funct3 = true}},
        {"fcvt.d.q", R, FCVTDQ, 0b1010011, 0b0100001000, RV32Q, 4, {.rs2 = 0b00011, .use_frm_for_funct3 = true}},
        {"fcvt.q.d", R, FCVTQD, 0b1010011, 0b0100011000, RV32Q, 4, {.rs2 = 0b00001, .use_frm_for_funct3 = true}},
        {"feq.q", R, FEQQ, 0b1010011, 0b1010011010, RV32Q, 4},
        {"flt.q", R, FLTQ, 0b1010011, 0b1010011001, RV32Q, 4},
        {"fle.q", R, FLEQ, 0b1010011, 0b1010011000, RV32Q, 4},
        {"fclass.q", R, FCLASSQ, 0b1010011, 0b1110011001, RV32Q, 4, {.rs2 = 0b00000}},
        {"fcvt.w.q", R, FCVTWQ, 0b1010011, 0b1100011000, RV32Q, 4, {.rs2 = 0b00000, .use_frm_for_funct3 = true}},
        {"fcvt.wu.q", R, FCVTWUQ, 0b1010011, 0b1100011000, RV32Q, 4, {.rs2 = 0b00001, .use_frm_for_funct3 = true}},
        {"fcvt.q.w", R, FCVTQW, 0b1010011, 0b1101011000, RV32Q, 4, {.rs2 = 0b00000, .use_frm_for_funct3 = true}},
        {"fcvt.q.wu", R, FCVTQWU, 0b1010011, 0b1101011000, RV32Q, 4, {.rs2 = 0b00001, .use_frm_for_funct3 = true}},
        {"fcvt.l.q", R, FCVTLQ, 0b1010011, 0b1100011000, RV64Q, 4, {.rs2 = 0b00010, .use_frm_for_funct3 = true}},
        {"fcvt.lu.q", R, FCVTLUQ, 0b1010011, 0b1100011000, RV64Q, 4, {.rs2 = 0b00011, .use_frm_for_funct3 = true}},
        {"fcvt.q.l", R, FCVTQL, 0b1010011, 0b1101011000, RV64Q, 4, {.rs2 = 0b00010, .use_frm_for_funct3 = true}},
        {"fcvt.q.lu", R, FCVTQLU, 0b1010011, 0b1101011000, RV64Q, 4, {.rs2 = 0b00011, .use_frm_for_funct3 = true}},
        {"flh", I, FLH, 0b0000111, 0b001, RV32Zfh, 4},
        {"fsh", S, FSH, 0b0100111, 0b001, RV32Zfh, 4},
        {"fmadd.h", R4, FMADDH, 0b1000011, 0b10000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
        {"fmsub.h", R4, FMSUBH, 0b1000111, 0b10000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
        {"fnmsub.h", R4, FNMSUBH, 0b1001011, 0b10000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
        {"fnmadd.h", R4, FNMADDH, 0b1001111, 0b10000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
        {"fadd.h", R, FADDH, 0b1010011, 0b0000010000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
        {"fsub.h", R, FSUBH, 0b1010011, 0b0000110000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
        {"fmul.h", R, FMULH, 0b1010011, 0b0001010000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
        {"fdiv.h", R, FDIVH, 0b1010011, 0b0001110000, RV32Zfh, 4, {.use_frm_for_funct3 = true}},
        {"fsqrt.h", R, FSQRTH, 0b1010011, 0b0101110000, RV32Zfh, 4, {.rs2 = 0b00000, .use_frm_for_funct3 = true}},
        {"fsgnj.h", R, FSGNJH, 0b1010011, 0b0010010000, RV32Zfh, 4},
        {"fsgnjn.h", R, FSGNJNH, 0b1010011, 0b0010010001, RV32Zfh, 4},
        {"fsgnjx.h", R, FSGNJXH, 0b1010011, 0b0010010010, RV32Zfh, 4},
        {"fmin.h", R, FMINH, 0b1010011, 0b0010110000, RV32Zfh, 4},
        {"fmax.h", R, FMAXH, 0b1010011, 0b0010110001, RV32Zfh, 4},
        {"fcvt.s.h", R, FCVTSH, 0b1010011, 0b0100000000, RV32Zfh, 4, {.rs2 = 0b00010, .use_frm_for_funct3 = true}},
        {"fcvt.h.s", R, FCVTHS, 0b1010011, 0b0100010000, RV32Zfh, 4, {.rs2 = 0b00000, .use_frm_for_funct3 = true}},
        {"fcvt.d.h", R, FCVTDH, 0b1010011, 0b0100001000, RV32Zfh, 4, {.rs2 = 0b00010, .use_frm_for_funct3 = true}},
        {"fcvt.h.d", R, FCVTHD, 0b1010011, 0b0100010000, RV32Zfh, 4, {.rs2 = 0b00001, .use_frm_for_funct3 = true}},
        {"fcvt.q.h", R, FCVTQH, 0b1010011, 0b0100011000, RV32Zfh, 4, {.rs2 = 0b00010, .use_frm_for_funct3 = true}},
        {"fcvt.h.q", R, FCVTHQ, 0b1010011, 0b0100010000, RV32Zfh, 4, {.rs2 = 0b00011, .use_frm_for_funct3 = true}},
        {"feq.h", R, FEQH, 0b1010011, 0b1010010010, RV32Zfh, 4},
        {"flt.h", R, FLTH, 0b1010011, 0b1010010001, RV32Zfh, 4},
        {"fle.h", R, FLEH, 0b1010011, 0b1010010000, RV32Zfh, 4},
        {"fclass.h", R, FCLASSH, 0b1010011, 0b1110010001, RV32Zfh, 4, {.rs2 = 0b00000}},
        {"fcvt.w.h", R, FCVTWH, 0b1010011, 0b1100010000, RV32Zfh, 4, {.rs2 = 0b00000, .use_frm_for_funct3 = true}},
        {"fcvt.wu.h", R, FCVTWUH, 0b1010011, 0b1100010000, RV32Zfh, 4, {.rs2 = 0b00001, .use_frm_for_funct3 = true}},
        {"fmv.x.h", R, FMVXH, 0b1010011, 0b1110010000, RV32Zfh, 4, {.rs2 = 0b00000}},
        {"fcvt.h.w", R, FCVTHW, 0b1010011, 0b1101010000, RV32Zfh, 4, {.rs2 = 0b00000, .use_frm_for_funct3 = true}},
        {"fcvt.h.wu", R, FCVTHWU, 0b1010011, 0b1101010000, RV32Zfh, 4, {.rs2 = 0b00001, .use_frm_for_funct3 = true}},
        {"fmv.h.x", R, FMVXH, 0b1010011, 0b1111010000, RV32Zfh, 4, {.rs2 = 0b00000}},
        {"fcvt.l.h", R, FCVTLH, 0b1010011, 0b1100010000, RV64Zfh, 4, {.rs2 = 0b00010, .use_frm_for_funct3 = true}},
        {"fcvt.lu.h", R, FCVTLUH, 0b1010011, 0b1100010000, RV64Zfh, 4, {.rs2 = 0b00011, .use_frm_for_funct3 = true}},
        {"fcvt.h.l", R, FCVTHL, 0b1010011, 0b1101010000, RV64Zfh, 4, {.rs2 = 0b00010, .use_frm_for_funct3 = true}},
        {"fcvt.h.lu", R, FCVTHLU, 0b1010011, 0b1101010000, RV64Zfh, 4, {.rs2 = 0b00011, .use_frm_for_funct3 = true}},
        {"fence.i", I, FENCEI, 0b0001111, 0b001, Zifencei, 4, {.super_special_snowflake = true}},
        {"csrrw", I, CSRRW, 0b1110011, 0b001, Zicsr, 4, {.super_special_snowflake = true}},
        {"csrrs", I, CSRRS, 0b1110011, 0b010, Zicsr, 4, {.super_special_snowflake = true}},
        {"csrrc", I, CSRRC, 0b1110011, 0b011, Zicsr, 4, {.super_special_snowflake = true}},
        {"csrrwi", I, CSRRWI, 0b1110011, 0b101, Zicsr, 4, {.super_special_snowflake = true}},
        {"csrrsi", I, CSRRSI, 0b1110011, 0b110, Zicsr, 4, {.super_special_snowflake = true}},
        {"csrrci", I, CSRRCI, 0b1110011, 0b111, Zicsr, 4, {.super_special_snowflake = true}},
        {"wrs.nto", I, WRSNTO, 0b1110011, 0b000, Zawrs, 4, {.super_special_snowflake = true}},
        {"wrs.sto", I, WRSSTO, 0b1110011, 0b000, Zawrs, 4, {.super_special_snowflake = true}},
        {"c.lwsp", CI, CLWSP, 0b10, 0b010, C, 2},
        {"c.ldsp", CI, CLDSP, 0b10, 0b011, C, 2},
        {"c.flwsp", CI, CFLWSP, 0b10, 0b011, C, 2},
        {"c.fldsp", CI, CFLDSP, 0b10, 0b001, C, 2},
        {"c.swsp", CSS, CSWSP, 0b10, 0b110, C, 2},
        {"c.sdsp", CSS, CSDSP, 0b10, 0b111, C, 2},
        {"c.fswsp", CSS, CFSWSP, 0b10, 0b111, C, 2},
        {"c.fsdsp", CSS, CFSDSP, 0b10, 0b101, C, 2},
        {"c.lw", CL, CLW, 0b00, 0b010, C, 2},
        {"c.ld", CL, CLD, 0b00, 0b011, C, 2},
        {"c.flw", CL, CFLW, 0b00, 0b011, C, 2},
        {"c.fld", CL, CFLD, 0b00, 0b001, C, 2},
        {"c.sw", CS, CSW, 0b00, 0b110, C, 2},
        {"c.sd", CS, CSD, 0b00, 0b111, C, 2},
        {"c.fsw", CS, CFSW, 0b00, 0b111, C, 2},
        {"c.fsd", CS, CFSD, 0b00, 0b101, C, 2},
        {"c.j", CJ, CJump, 0b01, 0b101, C, 2},
        {"c.jal", CJ, CJAL, 0b01, 0b001, C, 2},
        {"c.jr", CR, CJR, 0b10, 0b1000, C, 2, {.rs2 = 0b00000}},
        {"c.jalr", CR, CJALR, 0b10, 0b1001, C, 2, {.rs2 = 0b00000}},
        {"c.beqz", CB, CBEQZ, 0b01, 0b110, C, 2},
        {"c.bnez", CB, CBNEZ, 0b01, 0b111, C, 2},
        {"c.li", CI, CLI, 0b01, 0b010, C, 2},
        {"c.lui", CI, CLUI, 0b01, 0b011, C, 2},
        {"c.addi", CI, CADDI, 0b01, 0b000, C, 2},
        {"c.addiw", CI, CADDIW, 0b01, 0b001, C, 2},
        {"c.addi16sp", CI, CADDI16SP, 0b01, 0b011, C, 2},
        {"c.slli", CI, CSLLI, 0b10, 0b000, C, 2},
        {"c.srli", CB, CSRLI, 0b01, 0b10000, C, 2},
        {"c.srai", CB, CSRAI, 0b01, 0b10001, C, 2},
        {"c.andi", CB, CANDI, 0b01, 0b10010, C, 2},
        {"c.mv", CR, CMV, 0b10, 0b1000, C, 2},
        {"c.add", CR, CADD, 0b10, 0b1001, C, 2},
        {"c.and", CA, CAND, 0b01, 0b10001111, C, 2},
        {"c.or", CA, COR, 0b01, 0b10001110, C, 2},
        {"c.xor", CA, CXOR, 0b01, 0b10001101, C, 2},
        {"c.sub", CA, CSUB, 0b01, 0b10001100, C, 2},
        {"c.addw", CA, CADDW, 0b01, 0b10011101, C, 2},
        {"c.subw", CA, CSUBW, 0b01, 0b10011100, C, 2},
        {"c.nop", CI, CNOP, 0b01, 0b000, C, 2, {.super_special_snowflake = true}},
        {"c.ebreak", CI, CEBREAK, 0b10, 0b1001, C, 2, {.super_special_snowflake = true}},
        {"czero.eqz", R, CZEROEQZ, 0b0110011, 0b0000111101, Zicond, 4},
        {"czero.nez", R, CZERONEZ, 0b0110011, 0b0000111111, Zicond, 4},
        {"amocas.w", R, AMOCASW, 0b0101111, 0b0010100010, Zacas, 4},
        {"amocas.d", R, AMOCASD, 0b0101111, 0b0010100011, Zacas, 4},
        {"amocas.q", R, AMOCASQ, 0b0101111, 0b0010100100, Zacas, 4},
        {"amocas.w.aq", R, AMOCASWAQ, 0b0101111, 0b0010110010, Zacas, 4},
        {"amocas.d.aq", R, AMOCASDAQ, 0b0101111, 0b0010110011, Zacas, 4},
        {"amocas.q.aq", R, AMOCASQAQ, 0b0101111, 0b0010110100, Zacas, 4},
        {"amocas.w.rl", R, AMOCASWRL, 0b0101111, 0b0010101010, Zacas, 4},
        {"amocas.d.rl", R, AMOCASDRL, 0b0101111, 0b0010101011, Zacas, 4},
        {"amocas.q.rl", R, AMOCASQRL, 0b0101111, 0b0010101100, Zacas, 4},
        {"amocas.w.aqrl", R, AMOCASWAQRL, 0b0101111, 0b0010111010, Zacas, 4},
        {"amocas.d.aqrl", R, AMOCASDAQRL, 0b0101111, 0b0010111011, Zacas, 4},
        {"amocas.q.aqrl", R, AMOCASQAQRL, 0b0101111, 0b0010111100, Zacas, 4},
        {"c.lbu", CLB, CLBU, 0b00, 0b100000, Zcb, 2},
        {"c.lhu", CLHfmt, CLHU, 0b00, 0b1000010, Zcb, 2},
        {"c.lh", CLHfmt, CLH, 0b00, 0b1000011, Zcb, 2},
        {"c.sb", CSHfmt, CSB, 0b00, 0b100010, Zcb, 2},
        {"c.sh", CSHfmt, CSH, 0b00, 0b1000110, Zcb, 2},
        {"c.zext.b", CU, CZEXTB, 0b01, 0b10011111000, Zcb, 2},
        {"c.sext.b", CU, CSEXTB, 0b01, 0b10011111001, Zcb, 2},
        {"c.zext.h", CU, CZEXTH, 0b01, 0b10011111010, Zcb, 2},
        {"c.sext.h", CU, CSEXTH, 0b01, 0b10011111011, Zcb, 2},
        {"c.zext.w", CU, CZEXTW, 0b01, 0b10011111100, Zcb, 2},
        {"c.not", CU, CNOT, 0b01, 0b10011111101, Zcb, 2},
        {"c.mul", CA, CMUL, 0b01, 0b10011110, Zcb, 2},
        {"cm.push", CMPP, CMPUSH, 0b10, 0b10111000, Zcmp, 2},
        {"cm.pop", CMPP, CMPOP, 0b10, 0b10111010, Zcmp, 2},
        {"cm.popretz", CMPP, CMPOPRETZ, 0b10, 0b10111100, Zcmp, 2},
        {"cm.popret", CMPP, CMPOPRET, 0b10, 0b10111110, Zcmp, 2},
        {"cm.mvsa01", CMMV, CMMVSA01, 0b10, 0b10101101, Zcmp, 2},
        {"cm.mva01s", CMMV, CMMVA01S, 0b10, 0b10101111, Zcmp, 2},
        {"cm.jt", CMJTfmt, CMJT, 0b10, 0b101000, Zcmt, 2},
        {"cm.jalt", CMJTfmt, CMJALT, 0b10, 0b101000, Zcmt, 2},
        {"add.uw", R, ADDUW, 0b0111011, 0b0000100000, Bit, 4},
        {"andn", R, ANDN, 0b0110011, 0b0100000111, Bit, 4},
        {"bclr", R, BCLR, 0b0110011, 0b0100100001, Bit, 4},
        {"bclri", R, BCLRI, 0b0010011, 0b0100100001, Bit, 4, {.use_imm_for_rs2 = true}}, // This one "requires" an extra bit in shamt for RV64, but in reality it's a special case where shamt is big
                                                                                         // enough to clear a 64 bit register, so we just add the extra bit to rs2 and let the extra available space
                                                                                         // handle it transparently
        {"bext", R, BEXT, 0b0110011, 0b0100100101, Bit, 4},
        {"bexti", R, BEXTI, 0b0010011, 0b0100100101, Bit, 4, {.use_imm_for_rs2 = true}}, // Same idea as bclri
        {"binv", R, BINV, 0b0110011, 0b0110100001, Bit, 4},
        {"binvi", R, BINVI, 0b0010011, 0b0110100001, Bit, 4, {.use_imm_for_rs2 = true}}, // Same idea as bclri
        {"bset", R, BSET, 0b0110011, 0b0010100001, Bit, 4},
        {"bseti", R, BSETI, 0b0010011, 0b0010100001, Bit, 4, {.use_imm_for_rs2 = true}}, // Same idea as bclri
        {"clmul", R, CLMUL, 0b0110011, 0b0000101001, Bit, 4},
        {"clmulh", R, CLMULH, 0b0110011, 0b0000101011, Bit, 4},
        {"clmulr", R, CLMULR, 0b0110011, 0b0000101010, Bit, 4},
        {"clz", R, CLZ, 0b0010011, 0b0110000001, Bit, 4, {.rs2 = 0b00000}},
        {"clzw", R, CLZW, 0b0011011, 0b0110000001, Bit, 4, {.rs2 = 0b00000}},
        {"cpop", R, CPOP, 0b0010011, 0b0110000001, Bit, 4, {.rs2 = 0b00010}},
        {"cpopw", R, CPOPW, 0b0011011, 0b0110000001, Bit, 4, {.rs2 = 0b00010}},
        {"ctz", R, CTZ, 0b0010011, 0b0110000001, Bit, 4, {.rs2 = 0b00001}},
        {"ctzw", R, CTZW, 0b0011011, 0b0110000001, Bit, 4, {.rs2 = 0b00001}},
        {"max", R, MAX, 0b0110011, 0b0000101110, Bit, 4},
        {"maxu", R, MAXU, 0b0110011, 0b0000101111, Bit, 4},
        {"min", R, MIN, 0b0110011, 0b0000101100, Bit, 4},
        {"minu", R, MINU, 0b0110011, 0b0000101101, Bit, 4},
        {"orc.b", R, ORCB, 0b0010011, 0b0010100101, Bit, 4, {.rs2 = 0b00111}},
        {"orn", R, ORN, 0b0110011, 0b0100000110, Bit, 4},
        {"pack", R, PACK, 0b0110011, 0b0000100100, Bit, 4},
        {"packh", R, PACKH, 0b0110011, 0b0000100111, Bit, 4},
        {"packw", R, PACKW, 0b0111011, 0b0000100100, Bit, 4},
        {"rev8", R, REV8, 0b0010011, 0b0110100101, Bit, 4, {.rs2 = 0b11000}}, // This one is similar to bclri, but it instead makes bit 25 1 on rv64 and otherwise stays the same
        {"rev.b", R, REVB, 0b0010011, 0b0110100101, Bit, 4, {.rs2 = 0b00111}},
        {"rol", R, ROL, 0b0110011, 0b0110000001, Bit, 4},
        {"rolw", R, ROLW, 0b0111011, 0b0110000001, Bit, 4},
        {"ror", R, ROR, 0b0110011, 0b0110000101, Bit, 4},
        {"rori", R, RORI, 0b0010011, 0b0110000101, Bit, 4, {.use_imm_for_rs2 = true}}, // Same idea as bclri
        {"roriw", R, RORIW, 0b0011011, 0b0110000101, Bit, 4, {.use_imm_for_rs2 = true}},
        {"rorw", R, RORW, 0b0111011, 0b0110000101, Bit, 4},
        {"sext.b", R, SEXTB, 0b0010011, 0b0110000001, Bit, 4, {.rs2 = 0b00100}},
        {"sext.h", R, SEXTH, 0b0010011, 0b0110000001, Bit, 4, {.rs2 = 0b00101}},
        {"sh1add", R, SH1ADD, 0b0110011, 0b0010000010, Bit, 4},
        {"sh2add.uw", R, SH1ADDUW, 0b0111011, 0b0010000010, Bit, 4},
        {"sh2add", R, SH2ADD, 0b0110011, 0b0010000100, Bit, 4},
        {"sh2add.uw", R, SH2ADDUW, 0b0111011, 0b0010000100, Bit, 4},
        {"sh3add", R, SH3ADD, 0b0110011, 0b0010000110, Bit, 4},
        {"sh3add.uw", R, SH3ADDUW, 0b0111011, 0b0010000110, Bit, 4},
        {"slli.uw", R, SLLIUW, 0b0011011, 0b000010001, Bit, 4, {.use_imm_for_rs2 = true}},
        {"unzip", R, UNZIP, 0b0010011, 0b0000100101, Bit, 4, {.rs2 = 0b11111}},
        {"xnor", R, XNOR, 0b0110011, 0b0100000100, Bit, 4},
        {"xperm.b", R, XPERMB, 0b0110011, 0b0010100100, Bit, 4},
        {"xperm.n", R, XPERMN, 0b0110011, 0b0010100010, Bit, 4},
        {"zext.h", R, ZEXTH, 0b0110011, 0b0000100100, Bit, 4, {.rs2 = 0b00000}}, // Similar to rev8, but we make bit 4 (in the opcode) 1 instead for rv64
        {"zip", R, ZIP, 0b0010011, 0b0000100001, Bit, 4, {.rs2 = 0b11110}},
        {"vsetvli", I, VSETVLI, 0b1010111, 0b111, V, 4, {.super_special_snowflake = true}},
        {"vsetivli", I, VSETIVLI, 0b1010111, 0b111, V, 4, {.use_imm_for_rs2 = true, .super_special_snowflake = true}},
        {"vsetvl", R, VSETVL, 0b1010111, 0b1000000111, V, 4},
        {"vle8.v", VL, VLE8V, 0b0000111, 0b000001000, V, 4, {.rs2 = 0b00000}},
        {"vle16.v", VL, VLE16V, 0b0000111, 0b000001101, V, 4, {.rs2 = 0b00000}},
        {"vle32.v", VL, VLE32V, 0b0000111, 0b000001110, V, 4, {.rs2 = 0b00000}},
        {"vle64.v", VL, VLE64V, 0b0000111, 0b000001111, V, 4, {.rs2 = 0b00000}},
        {"vse8.v", VS, VSE8V, 0b0100111, 0b000001000, V, 4, {.rs2 = 0b00000}},
        {"vse16.v", VS, VSE16V, 0b0100111, 0b000001101, V, 4, {.rs2 = 0b00000}},
        {"vse32.v", VS, VSE32V, 0b0100111, 0b000001110, V, 4, {.rs2 = 0b00000}},
        {"vse64.v", VS, VSE64V, 0b0100111, 0b000001111, V, 4, {.rs2 = 0b00000}},
        {"vlm.v", VL, VLMV, 0b0000111, 0b0000001000, V, 4, {.rs2 = 0b01011}},
        {"vsm.v", VS, VSMV, 0b0100111, 0b0000001000, V, 4, {.rs2 = 0b01011}},
        {"vlse8.v", VLS, VLSE8V, 0b0000111, 0b0000101000, V, 4},
        {"vlse16.v", VLS, VLSE16V, 0b0000111, 0b0000101101, V, 4},
        {"vlse32.v", VLS, VLSE32V, 0b0000111, 0b0000101110, V, 4},
        {"vlse64.v", VLS, VLSE64V, 0b0000111, 0b0000101111, V, 4},
        {"vsse8.v", VSS, VSSE8V, 0b0100111, 0b0000101000, V, 4},
        {"vsse16.v", VSS, VSSE16V, 0b0100111, 0b0000101101, V, 4},
        {"vsse32.v", VSS, VSSE32V, 0b0100111, 0b0000101110, V, 4},
        {"vsse64.v", VSS, VSSE64V, 0b0100111, 0b0000101111, V, 4},
        {"vluxei8.v", VLX, VLUXEI8V, 0b0000111, 0b0000011000, V, 4},
        {"vluxei16.v", VLX, VLUXEI16V, 0b0000111, 0b0000011101, V, 4},
        {"vluxei32.v", VLX, VLUXEI32V, 0b0000111, 0b0000011110, V, 4},
        {"vluxei64.v", VLX, VLUXEI64V, 0b0000111, 0b0000011111, V, 4},
        {"vloxei8.v", VLX, VLOXEI8V, 0b0000111, 0b0000111000, V, 4},
        {"vloxei16.v", VLX, VLOXEI16V, 0b0000111, 0b0000111101, V, 4},
        {"vloxei32.v", VLX, VLOXEI32V, 0b0000111, 0b0000111110, V, 4},
        {"vloxei64.v", VLX, VLOXEI64V, 0b0000111, 0b0000111111, V, 4},
        {"vsuxei8.v", VSX, VSUXEI8V, 0b0100111, 0b0000011000, V, 4},
        {"vsuxei16.v", VSX, VSUXEI16V, 0b0100111, 0b0000011101, V, 4},
        {"vsuxei32.v", VSX, VSUXEI32V, 0b0100111, 0b0000011110, V, 4},
        {"vsuxei64.v", VSX, VSUXEI64V, 0b0100111, 0b0000011111, V, 4},
        {"vsoxei8.v", VSX, VSOXEI8V, 0b0100111, 0b0000111000, V, 4},
        {"vsoxei16.v", VSX, VSOXEI16V, 0b0100111, 0b0000111101, V, 4},
        {"vsoxei32.v", VSX, VSOXEI32V, 0b0100111, 0b0000111110, V, 4},
        {"vsoxei64.v", VSX, VSOXEI64V, 0b0100111, 0b0000111111, V, 4},
        {"vle8ff.v", VL, VLE8FFV, 0b0000111, 0b000000110000000, V, 4},
        {"vle16ff.v", VL, VLE16FFV, 0b0000111, 0b000000110000101, V, 4},
        {"vle32ff.v", VL, VLE32FFV, 0b0000111, 0b000000110000110, V, 4},
        {"vle64ff.v", VL, VLE64FFV, 0b0000111, 0b000000110000111, V, 4},
        {"vlseg2e8.v", VL, VLSEG2E8V, 0b0000111, 0b001000100000000, V, 4},
        {"vsseg2e8.v", VS, VSSEG2E8V, 0b0100111, 0b001000100000000, V, 4},
        {"vlseg2e16.v", VL, VLSEG2E16V, 0b0000111, 0b001000100000101, V, 4},
        {"vsseg2e16.v", VS, VSSEG2E16V, 0b0100111, 0b001000100000101, V, 4},
        {"vlseg2e32.v", VL, VLSEG2E32V, 0b0000111, 0b001000100000110, V, 4},
        {"vsseg2e32.v", VS, VSSEG2E32V, 0b0100111, 0b001000100000110, V, 4},
        {"vlseg2e64.v", VL, VLSEG2E64V, 0b0000111, 0b001000100000111, V, 4},
        {"vsseg2e64.v", VS, VSSEG2E64V, 0b0100111, 0b001000100000111, V, 4},
        {"vlseg3e8.v", VL, VLSEG3E8V, 0b0000111, 0b010000100000000, V, 4},
        {"vsseg3e8.v", VS, VSSEG3E8V, 0b0100111, 0b010000100000000, V, 4},
        {"vlseg3e16.v", VL, VLSEG3E16V, 0b0000111, 0b010000100000101, V, 4},
        {"vsseg3e16.v", VS, VSSEG3E16V, 0b0100111, 0b010000100000101, V, 4},
        {"vlseg3e32.v", VL, VLSEG3E32V, 0b0000111, 0b010000100000110, V, 4},
        {"vsseg3e32.v", VS, VSSEG3E32V, 0b0100111, 0b010000100000110, V, 4},
        {"vlseg3e64.v", VL, VLSEG3E64V, 0b0000111, 0b010000100000111, V, 4},
        {"vsseg3e64.v", VS, VSSEG3E64V, 0b0100111, 0b010000100000111, V, 4},
        {"vlseg4e8.v", VL, VLSEG4E8V, 0b0000111, 0b011000100000000, V, 4},
        {"vsseg4e8.v", VS, VSSEG4E8V, 0b0100111, 0b011000100000000, V, 4},
        {"vlseg4e16.v", VL, VLSEG4E16V, 0b0000111, 0b011000100000101, V, 4},
        {"vsseg3e16.v", VS, VSSEG4E16V, 0b0100111, 0b011000100000101, V, 4},
        {"vlseg4e32.v", VL, VLSEG4E32V, 0b0000111, 0b011000100000110, V, 4},
        {"vsseg3e32.v", VS, VSSEG4E32V, 0b0100111, 0b011000100000110, V, 4},
        {"vlseg4e64.v", VL, VLSEG4E64V, 0b0000111, 0b011000100000111, V, 4},
        {"vsseg4e64.v", VS, VSSEG4E64V, 0b0100111, 0b011000100000111, V, 4},
        {"vlseg5e8.v", VL, VLSEG5E8V, 0b0000111, 0b100000100000000, V, 4},
        {"vsseg5e8.v", VS, VSSEG5E8V, 0b0100111, 0b100000100000000, V, 4},
        {"vlseg5e16.v", VL, VLSEG5E16V, 0b0000111, 0b100000100000101, V, 4},
        {"vsseg5e16.v", VS, VSSEG5E16V, 0b0100111, 0b100000100000101, V, 4},
        {"vlseg5e32.v", VL, VLSEG5E32V, 0b0000111, 0b100000100000110, V, 4},
        {"vsseg5e32.v", VS, VSSEG5E32V, 0b0100111, 0b100000100000110, V, 4},
        {"vlseg5e64.v", VL, VLSEG5E64V, 0b0000111, 0b100000100000111, V, 4},
        {"vsseg5e64.v", VS, VSSEG5E64V, 0b0100111, 0b100000100000111, V, 4},
        {"vlseg6e8.v", VL, VLSEG6E8V, 0b0000111, 0b101000100000000, V, 4},
        {"vsseg6e8.v", VS, VSSEG6E8V, 0b0100111, 0b101000100000000, V, 4},
        {"vlseg6e16.v", VL, VLSEG6E16V, 0b0000111, 0b101000100000101, V, 4},
        {"vsseg6e16.v", VS, VSSEG6E16V, 0b0100111, 0b101000100000101, V, 4},
        {"vlseg6e32.v", VL, VLSEG6E32V, 0b0000111, 0b101000100000110, V, 4},
        {"vsseg6e32.v", VS, VSSEG6E32V, 0b0100111, 0b101000100000110, V, 4},
        {"vlseg6e64.v", VL, VLSEG6E64V, 0b0000111, 0b101000100000111, V, 4},
        {"vsseg6e64.v", VS, VSSEG6E64V, 0b0100111, 0b101000100000111, V, 4},
        {"vlseg7e8.v", VL, VLSEG7E8V, 0b0000111, 0b110000100000000, V, 4},
        {"vsseg7e8.v", VS, VSSEG7E8V, 0b0100111, 0b110000100000000, V, 4},
        {"vlseg7e16.v", VL, VLSEG7E16V, 0b0000111, 0b110000100000101, V, 4},
        {"vsseg7e16.v", VS, VSSEG7E16V, 0b0100111, 0b110000100000101, V, 4},
        {"vlseg7e32.v", VL, VLSEG7E32V, 0b0000111, 0b110000100000110, V, 4},
        {"vsseg7e32.v", VS, VSSEG7E32V, 0b0100111, 0b110000100000110, V, 4},
        {"vlseg7e64.v", VL, VLSEG7E64V, 0b0000111, 0b110000100000111, V, 4},
        {"vsseg7e64.v", VS, VSSEG7E64V, 0b0100111, 0b110000100000111, V, 4},
        {"vlseg8e8.v", VL, VLSEG8E8V, 0b0000111, 0b111000100000000, V, 4},
        {"vsseg8e8.v", VS, VSSEG8E8V, 0b0100111, 0b111000100000000, V, 4},
        {"vlseg8e16.v", VL, VLSEG8E16V, 0b0000111, 0b111000100000101, V, 4},
        {"vsseg8e16.v", VS, VSSEG8E16V, 0b0100111, 0b111000100000101, V, 4},
        {"vlseg8e32.v", VL, VLSEG8E32V, 0b0000111, 0b111000100000110, V, 4},
        {"vsseg8e32.v", VS, VSSEG8E32V, 0b0100111, 0b111000100000110, V, 4},
        {"vlseg8e64.v", VL, VLSEG8E64V, 0b0000111, 0b111000100000111, V, 4},
        {"vsseg8e64.v", VS, VSSEG8E64V, 0b0100111, 0b111000100000111, V, 4},
        {"vlseg2e8ff.v", VL, VLSEG2E8FFV, 0b0000111, 0b001000110000000, V, 4},
        {"vlseg2e16ff.v", VL, VLSEG2E16FFV, 0b0000111, 0b001000110000101, V, 4},
        {"vlseg2e32ff.v", VL, VLSEG2E32FFV, 0b0000111, 0b001000110000110, V, 4},
        {"vlseg2e64ff.v", VL, VLSEG2E64FFV, 0b0000111, 0b001000110000111, V, 4},
        {"vlseg3e8ff.v", VL, VLSEG3E8FFV, 0b0000111, 0b010000110000000, V, 4},
        {"vlseg3e16ff.v", VL, VLSEG3E16FFV, 0b0000111, 0b010000110000101, V, 4},
        {"vlseg3e32ff.v", VL, VLSEG3E32FFV, 0b0000111, 0b010000110000110, V, 4},
        {"vlseg3e64ff.v", VL, VLSEG3E64FFV, 0b0000111, 0b010000110000111, V, 4},
        {"vlseg4e8ff.v", VL, VLSEG4E8FFV, 0b0000111, 0b011000110000000, V, 4},
        {"vlseg4e16ff.v", VL, VLSEG4E16FFV, 0b0000111, 0b011000110000101, V, 4},
        {"vlseg4e32ff.v", VL, VLSEG4E32FFV, 0b0000111, 0b011000110000110, V, 4},
        {"vlseg4e64ff.v", VL, VLSEG4E64FFV, 0b0000111, 0b011000110000111, V, 4},
        {"vlseg5e8ff.v", VL, VLSEG5E8FFV, 0b0000111, 0b100000110000000, V, 4},
        {"vlseg5e16ff.v", VL, VLSEG5E16FFV, 0b0000111, 0b100000110000101, V, 4},
        {"vlseg5e32ff.v", VL, VLSEG5E32FFV, 0b0000111, 0b100000110000110, V, 4},
        {"vlseg5e64ff.v", VL, VLSEG5E64FFV, 0b0000111, 0b100000110000111, V, 4},
        {"vlseg6e8ff.v", VL, VLSEG6E8FFV, 0b0000111, 0b101000110000000, V, 4},
        {"vlseg6e16ff.v", VL, VLSEG6E16FFV, 0b0000111, 0b101000110000101, V, 4},
        {"vlseg6e32ff.v", VL, VLSEG6E32FFV, 0b0000111, 0b101000110000110, V, 4},
        {"vlseg6e64ff.v", VL, VLSEG6E64FFV, 0b0000111, 0b101000110000111, V, 4},
        {"vlseg7e8ff.v", VL, VLSEG7E8FFV, 0b0000111, 0b110000110000000, V, 4},
        {"vlseg7e16ff.v", VL, VLSEG7E16FFV, 0b0000111, 0b110000110000101, V, 4},
        {"vlseg7e32ff.v", VL, VLSEG7E32FFV, 0b0000111, 0b110000110000110, V, 4},
        {"vlseg7e64ff.v", VL, VLSEG7E64FFV, 0b0000111, 0b110000110000111, V, 4},
        {"vlseg8e8ff.v", VL, VLSEG8E8FFV, 0b0000111, 0b111000110000000, V, 4},
        {"vlseg8e16ff.v", VL, VLSEG8E16FFV, 0b0000111, 0b111000110000101, V, 4},
        {"vlseg8e32ff.v", VL, VLSEG8E32FFV, 0b0000111, 0b111000110000110, V, 4},
        {"vlseg8e64ff.v", VL, VLSEG8E64FFV, 0b0000111, 0b111000110000111, V, 4},
        {"vlsseg2e8.v", VLS, VLSSEG2E8V, 0b0000111, 0b001010100000000, V, 4},
        {"vsseg2e8.v", VSS, VSSEG2E8V, 0b0100111, 0b001010100000000, V, 4},
        {"vlsseg2e16.v", VLS, VLSSEG2E16V, 0b0000111, 0b001010100000101, V, 4},
        {"vsseg2e16.v", VSS, VSSEG2E16V, 0b0100111, 0b001010100000101, V, 4},
        {"vlsseg2e32.v", VLS, VLSSEG2E32V, 0b0000111, 0b001010100000110, V, 4},
        {"vsseg2e32.v", VSS, VSSEG2E32V, 0b0100111, 0b001010100000110, V, 4},
        {"vlsseg2e64.v", VLS, VLSSEG2E64V, 0b0000111, 0b001010100000111, V, 4},
        {"vsseg2e64.v", VSS, VSSEG2E64V, 0b0100111, 0b001010100000111, V, 4},
        {"vlsseg3e8.v", VLS, VLSSEG3E8V, 0b0000111, 0b010010100000000, V, 4},
        {"vsseg3e8.v", VSS, VSSEG3E8V, 0b0100111, 0b010010100000000, V, 4},
        {"vlsseg3e16.v", VLS, VLSSEG3E16V, 0b0000111, 0b010010100000101, V, 4},
        {"vsseg3e16.v", VSS, VSSEG3E16V, 0b0100111, 0b010010100000101, V, 4},
        {"vlsseg3e32.v", VLS, VLSSEG3E32V, 0b0000111, 0b010010100000110, V, 4},
        {"vsseg3e32.v", VSS, VSSEG3E32V, 0b0100111, 0b010010100000110, V, 4},
        {"vlsseg3e64.v", VLS, VLSSEG3E64V, 0b0000111, 0b010010100000111, V, 4},
        {"vsseg3e64.v", VSS, VSSEG3E64V, 0b0100111, 0b010010100000111, V, 4},
        {"vlsseg4e8.v", VLS, VLSSEG4E8V, 0b0000111, 0b011010100000000, V, 4},
        {"vsseg4e8.v", VSS, VSSEG4E8V, 0b0100111, 0b011010100000000, V, 4},
        {"vlsseg4e16.v", VLS, VLSSEG4E16V, 0b0000111, 0b011010100000101, V, 4},
        {"vsseg4e16.v", VSS, VSSEG4E16V, 0b0100111, 0b011010100000101, V, 4},
        {"vlsseg4e32.v", VLS, VLSSEG4E32V, 0b0000111, 0b011010100000110, V, 4},
        {"vsseg4e32.v", VSS, VSSEG4E32V, 0b0100111, 0b011010100000110, V, 4},
        {"vlsseg4e64.v", VLS, VLSSEG4E64V, 0b0000111, 0b011010100000111, V, 4},
        {"vsseg4e64.v", VSS, VSSEG4E64V, 0b0100111, 0b011010100000111, V, 4},
        {"vlsseg5e8.v", VLS, VLSSEG5E8V, 0b0000111, 0b100010100000000, V, 4},
        {"vsseg5e8.v", VSS, VSSEG5E8V, 0b0100111, 0b100010100000000, V, 4},
        {"vlsseg5e.v", VLS, VLSSEG5E16V, 0b0000111, 0b100010100000101, V, 4},
        {"vsseg5e16.v", VSS, VSSEG5E16V, 0b0100111, 0b100010100000101, V, 4},
        {"vlsseg5e32.v", VLS, VLSSEG5E32V, 0b0000111, 0b100010100000110, V, 4},
        {"vsseg5e32.v", VSS, VSSEG5E32V, 0b0100111, 0b100010100000110, V, 4},
        {"vlsseg5e64.v", VLS, VLSSEG5E64V, 0b0000111, 0b100010100000111, V, 4},
        {"vsseg5e64.v", VSS, VSSEG5E64V, 0b0100111, 0b100010100000111, V, 4},
        {"vlsseg6e8.v", VLS, VLSSEG6E8V, 0b0000111, 0b101010100000000, V, 4},
        {"vsseg6e8.v", VSS, VSSEG6E8V, 0b0100111, 0b101010100000000, V, 4},
        {"vlsseg6e16.v", VLS, VLSSEG6E16V, 0b0000111, 0b101010100000101, V, 4},
        {"vsseg6e16.v", VSS, VSSEG6E16V, 0b0100111, 0b101010100000101, V, 4},
        {"vlsseg6e32.v", VLS, VLSSEG6E32V, 0b0000111, 0b101010100000110, V, 4},
        {"vsseg6e32.v", VSS, VSSEG6E32V, 0b0100111, 0b101010100000110, V, 4},
        {"vlsseg6e64.v", VLS, VLSSEG6E64V, 0b0000111, 0b101010100000111, V, 4},
        {"vsseg6e64.v", VSS, VSSEG6E64V, 0b0100111, 0b101010100000111, V, 4},
        {"vlsseg7e8.v", VLS, VLSSEG7E8V, 0b0000111, 0b110010100000000, V, 4},
        {"vsseg7e8.v", VSS, VSSEG7E8V, 0b0100111, 0b110010100000000, V, 4},
        {"vlsseg7e16.v", VLS, VLSSEG7E16V, 0b0000111, 0b110010100000101, V, 4},
        {"vsseg7e16.v", VSS, VSSEG7E16V, 0b0100111, 0b110010100000101, V, 4},
        {"vlsseg7e32.v", VLS, VLSSEG7E32V, 0b0000111, 0b110010100000110, V, 4},
        {"vsseg7e32.v", VSS, VSSEG7E32V, 0b0100111, 0b110010100000110, V, 4},
        {"vlsseg7e64.v", VLS, VLSSEG7E64V, 0b0000111, 0b110010100000111, V, 4},
        {"vsseg7e64.v", VSS, VSSEG7E64V, 0b0100111, 0b110010100000111, V, 4},
        {"vlsseg8e8.v", VLS, VLSSEG8E8V, 0b0000111, 0b111010100000000, V, 4},
        {"vsseg8e8.v", VSS, VSSEG8E8V, 0b0100111, 0b111010100000000, V, 4},
        {"vlsseg8e16.v", VLS, VLSSEG8E16V, 0b0000111, 0b111010100000101, V, 4},
        {"vsseg8e16.v", VSS, VSSEG8E16V, 0b0100111, 0b111010100000101, V, 4},
        {"vlsseg8e32.v", VLS, VLSSEG8E32V, 0b0000111, 0b111010100000110, V, 4},
        {"vsseg8e32.v", VSS, VSSEG8E32V, 0b0100111, 0b111010100000110, V, 4},
        {"vlsseg8e64.v", VLS, VLSSEG8E64V, 0b0000111, 0b111010100000111, V, 4},
        {"vsseg8e64.v", VSS, VSSEG8E64V, 0b0100111, 0b111010100000111, V, 4},
        {"vluxseg2ei8.v", VLX, VLUXSEG2EI8V, 0b0000111, 0b0010011000, V, 4},
        {"vloxseg2ei8.v", VLX, VLOXSEG2EI8V, 0b0000111, 0b0010111000, V, 4},
        {"vsuxseg2ei8.v", VSX, VSUXSEG2EI8V, 0b0100111, 0b0010011000, V, 4},
        {"vsoxseg2ei8.v", VSX, VSOXSEG2EI8V, 0b0100111, 0b0010111000, V, 4},
        {"vluxseg2ei16.v", VLX, VLUXSEG2EI16V, 0b0000111, 0b0010011101, V, 4},
        {"vloxseg2ei16.v", VLX, VLOXSEG2EI16V, 0b0000111, 0b0010111101, V, 4},
        {"vsuxseg2ei16.v", VSX, VSUXSEG2EI16V, 0b0100111, 0b0010011101, V, 4},
        {"vsoxseg2ei16.v", VSX, VSOXSEG2EI16V, 0b0100111, 0b0010111101, V, 4},
        {"vluxseg2ei32.v", VLX, VLUXSEG2EI32V, 0b0000111, 0b0010011110, V, 4},
        {"vloxseg2ei32.v", VLX, VLOXSEG2EI32V, 0b0000111, 0b0010111110, V, 4},
        {"vsuxseg2ei32.v", VSX, VSUXSEG2EI32V, 0b0100111, 0b0010011110, V, 4},
        {"vsoxseg2ei32.v", VSX, VSOXSEG2EI32V, 0b0100111, 0b0010111110, V, 4},
        {"vluxseg2ei64.v", VLX, VLUXSEG2EI64V, 0b0000111, 0b0010011111, V, 4},
        {"vloxseg2ei64.v", VLX, VLOXSEG2EI64V, 0b0000111, 0b0010111111, V, 4},
        {"vsuxseg2ei64.v", VSX, VSUXSEG2EI64V, 0b0100111, 0b0010011111, V, 4},
        {"vsoxseg2ei64.v", VSX, VSOXSEG2EI64V, 0b0100111, 0b0010111111, V, 4},
        {"vluxseg3ei8.v", VLX, VLUXSEG3EI8V, 0b0000111, 0b0100011000, V, 4},
        {"vloxseg3ei8.v", VLX, VLOXSEG3EI8V, 0b0000111, 0b0100111000, V, 4},
        {"vsuxseg3ei8.v", VSX, VSUXSEG3EI8V, 0b0100111, 0b0100011000, V, 4},
        {"vsoxseg3ei8.v", VSX, VSOXSEG3EI8V, 0b0100111, 0b0100111000, V, 4},
        {"vluxseg3ei16.v", VLX, VLUXSEG3EI16V, 0b0000111, 0b0100011101, V, 4},
        {"vloxseg3ei16.v", VLX, VLOXSEG3EI16V, 0b0000111, 0b0100111101, V, 4},
        {"vsuxseg3ei16.v", VSX, VSUXSEG3EI16V, 0b0100111, 0b0100011101, V, 4},
        {"vsoxseg3ei16.v", VSX, VSOXSEG3EI16V, 0b0100111, 0b0100111101, V, 4},
        {"vluxseg3ei32.v", VLX, VLUXSEG3EI32V, 0b0000111, 0b0100011110, V, 4},
        {"vloxseg3ei32.v", VLX, VLOXSEG3EI32V, 0b0000111, 0b0100111110, V, 4},
        {"vsuxseg3ei32.v", VSX, VSUXSEG3EI32V, 0b0100111, 0b0100011110, V, 4},
        {"vsoxseg3ei32.v", VSX, VSOXSEG3EI32V, 0b0100111, 0b0100111110, V, 4},
        {"vluxseg3ei64.v", VLX, VLUXSEG3EI64V, 0b0000111, 0b0100011111, V, 4},
        {"vloxseg3ei64.v", VLX, VLOXSEG3EI64V, 0b0000111, 0b0100111111, V, 4},
        {"vsuxseg3ei64.v", VSX, VSUXSEG3EI64V, 0b0100111, 0b0100011111, V, 4},
        {"vsoxseg3ei64.v", VSX, VSOXSEG3EI64V, 0b0100111, 0b0100111111, V, 4},
        {"vluxseg4ei8.v", VLX, VLUXSEG4EI8V, 0b0000111, 0b0110011000, V, 4},
        {"vloxseg4ei8.v", VLX, VLOXSEG4EI8V, 0b0000111, 0b0110111000, V, 4},
        {"vsuxseg4ei8.v", VSX, VSUXSEG4EI8V, 0b0100111, 0b0110011000, V, 4},
        {"vsoxseg4ei8.v", VSX, VSOXSEG4EI8V, 0b0100111, 0b0110111000, V, 4},
        {"vluxseg4ei16.v", VLX, VLUXSEG4EI16V, 0b0000111, 0b0110011101, V, 4},
        {"vloxseg4ei16.v", VLX, VLOXSEG4EI16V, 0b0000111, 0b0110111101, V, 4},
        {"vsuxseg4ei16.v", VSX, VSUXSEG4EI16V, 0b0100111, 0b0110011101, V, 4},
        {"vsoxseg4ei16.v", VSX, VSOXSEG4EI16V, 0b0100111, 0b0110111101, V, 4},
        {"vluxseg4ei32.v", VLX, VLUXSEG4EI32V, 0b0000111, 0b0110011110, V, 4},
        {"vloxseg4ei32.v", VLX, VLOXSEG4EI32V, 0b0000111, 0b0110111110, V, 4},
        {"vsuxseg4ei32.v", VSX, VSUXSEG4EI32V, 0b0100111, 0b0110011110, V, 4},
        {"vsoxseg4ei32.v", VSX, VSOXSEG4EI32V, 0b0100111, 0b0110111110, V, 4},
        {"vluxseg4ei64.v", VLX, VLUXSEG4EI64V, 0b0000111, 0b0110011111, V, 4},
        {"vloxseg4ei64.v", VLX, VLOXSEG4EI64V, 0b0000111, 0b0110111111, V, 4},
        {"vsuxseg4ei64.v", VSX, VSUXSEG4EI64V, 0b0100111, 0b0110011111, V, 4},
        {"vsoxseg4ei64.v", VSX, VSOXSEG4EI64V, 0b0100111, 0b0110111111, V, 4},
        {"vluxseg5ei8.v", VLX, VLUXSEG5EI8V, 0b0000111, 0b1000011000, V, 4},
        {"vloxseg5ei8.v", VLX, VLOXSEG5EI8V, 0b0000111, 0b1000111000, V, 4},
        {"vsuxseg5ei8.v", VSX, VSUXSEG5EI8V, 0b0100111, 0b1000011000, V, 4},
        {"vsoxseg5ei8.v", VSX, VSOXSEG5EI8V, 0b0100111, 0b1000111000, V, 4},
        {"vluxseg5ei16.v", VLX, VLUXSEG5EI16V, 0b0000111, 0b1000011101, V, 4},
        {"vloxseg5ei16.v", VLX, VLOXSEG5EI16V, 0b0000111, 0b1000111101, V, 4},
        {"vsuxseg5ei16.v", VSX, VSUXSEG5EI16V, 0b0100111, 0b1000011101, V, 4},
        {"vsoxseg5ei16.v", VSX, VSOXSEG5EI16V, 0b0100111, 0b1000111101, V, 4},
        {"vluxseg5ei32.v", VLX, VLUXSEG5EI32V, 0b0000111, 0b1000011110, V, 4},
        {"vloxseg5ei32.v", VLX, VLOXSEG5EI32V, 0b0000111, 0b1000111110, V, 4},
        {"vsuxseg5ei32.v", VSX, VSUXSEG5EI32V, 0b0100111, 0b1000011110, V, 4},
        {"vsoxseg5ei32.v", VSX, VSOXSEG5EI32V, 0b0100111, 0b1000111110, V, 4},
        {"vluxseg5ei64.v", VLX, VLUXSEG5EI64V, 0b0000111, 0b1000011111, V, 4},
        {"vloxseg5ei64.v", VLX, VLOXSEG5EI64V, 0b0000111, 0b1000111111, V, 4},
        {"vsuxseg5ei64.v", VSX, VSUXSEG5EI64V, 0b0100111, 0b1000011111, V, 4},
        {"vsoxseg5ei64.v", VSX, VSOXSEG5EI64V, 0b0100111, 0b1000111111, V, 4},
        {"vluxseg6ei8.v", VLX, VLUXSEG6EI8V, 0b0000111, 0b1010011000, V, 4},
        {"vloxseg6ei8.v", VLX, VLOXSEG6EI8V, 0b0000111, 0b1010111000, V, 4},
        {"vsuxseg6ei8.v", VSX, VSUXSEG6EI8V, 0b0100111, 0b1010011000, V, 4},
        {"vsoxseg6ei8.v", VSX, VSOXSEG6EI8V, 0b0100111, 0b1010111000, V, 4},
        {"vluxseg6ei16.v", VLX, VLUXSEG6EI16V, 0b0000111, 0b1010011101, V, 4},
        {"vloxseg6ei16.v", VLX, VLOXSEG6EI16V, 0b0000111, 0b1010111101, V, 4},
        {"vsuxseg6ei16.v", VSX, VSUXSEG6EI16V, 0b0100111, 0b1010011101, V, 4},
        {"vsoxseg6ei16.v", VSX, VSOXSEG6EI16V, 0b0100111, 0b1010111101, V, 4},
        {"vluxseg6ei32.v", VLX, VLUXSEG6EI32V, 0b0000111, 0b1010011110, V, 4},
        {"vloxseg6ei32.v", VLX, VLOXSEG6EI32V, 0b0000111, 0b1010111110, V, 4},
        {"vsuxseg6ei32.v", VSX, VSUXSEG6EI32V, 0b0100111, 0b1010011110, V, 4},
        {"vsoxseg6ei32.v", VSX, VSOXSEG6EI32V, 0b0100111, 0b1010111110, V, 4},
        {"vluxseg6ei64.v", VLX, VLUXSEG6EI64V, 0b0000111, 0b1010011111, V, 4},
        {"vloxseg6ei64.v", VLX, VLOXSEG6EI64V, 0b0000111, 0b1010111111, V, 4},
        {"vsuxseg6ei64.v", VSX, VSUXSEG6EI64V, 0b0100111, 0b1010011111, V, 4},
        {"vsoxseg6ei64.v", VSX, VSOXSEG6EI64V, 0b0100111, 0b1010111111, V, 4},
        {"vluxseg7ei8.v", VLX, VLUXSEG7EI8V, 0b0000111, 0b1100011000, V, 4},
        {"vloxseg7ei8.v", VLX, VLOXSEG7EI8V, 0b0000111, 0b1100111000, V, 4},
        {"vsuxseg7ei8.v", VSX, VSUXSEG7EI8V, 0b0100111, 0b1100011000, V, 4},
        {"vsoxseg7ei8.v", VSX, VSOXSEG7EI8V, 0b0100111, 0b1100111000, V, 4},
        {"vluxseg7ei16.v", VLX, VLUXSEG7EI16V, 0b0000111, 0b1100011101, V, 4},
        {"vloxseg7ei16.v", VLX, VLOXSEG7EI16V, 0b0000111, 0b1100111101, V, 4},
        {"vsuxseg7ei16.v", VSX, VSUXSEG7EI16V, 0b0100111, 0b1100011101, V, 4},
        {"vsoxseg7ei16.v", VSX, VSOXSEG7EI16V, 0b0100111, 0b1100111101, V, 4},
        {"vluxseg7ei32.v", VLX, VLUXSEG7EI32V, 0b0000111, 0b1100011110, V, 4},
        {"vloxseg7ei32.v", VLX, VLOXSEG7EI32V, 0b0000111, 0b1100111110, V, 4},
        {"vsuxseg7ei32.v", VSX, VSUXSEG7EI32V, 0b0100111, 0b1100011110, V, 4},
        {"vsoxseg7ei32.v", VSX, VSOXSEG7EI32V, 0b0100111, 0b1100111110, V, 4},
        {"vluxseg7ei64.v", VLX, VLUXSEG7EI64V, 0b0000111, 0b1100011111, V, 4},
        {"vloxseg7ei64.v", VLX, VLOXSEG7EI64V, 0b0000111, 0b1100111111, V, 4},
        {"vsuxseg7ei64.v", VSX, VSUXSEG7EI64V, 0b0100111, 0b1100011111, V, 4},
        {"vsoxseg7ei64.v", VSX, VSOXSEG7EI64V, 0b0100111, 0b1100111111, V, 4},
        {"vluxseg8ei8.v", VLX, VLUXSEG8EI8V, 0b0000111, 0b1110011000, V, 4},
        {"vloxseg8ei8.v", VLX, VLOXSEG8EI8V, 0b0000111, 0b1110111000, V, 4},
        {"vsuxseg8ei8.v", VSX, VSUXSEG8EI8V, 0b0100111, 0b1110011000, V, 4},
        {"vsoxseg8ei8.v", VSX, VSOXSEG8EI8V, 0b0100111, 0b1110111000, V, 4},
        {"vluxseg8ei16.v", VLX, VLUXSEG8EI16V, 0b0000111, 0b1110011101, V, 4},
        {"vloxseg8ei16.v", VLX, VLOXSEG8EI16V, 0b0000111, 0b1110111101, V, 4},
        {"vsuxseg8ei16.v", VSX, VSUXSEG8EI16V, 0b0100111, 0b1110011101, V, 4},
        {"vsoxseg8ei16.v", VSX, VSOXSEG8EI16V, 0b0100111, 0b1110111101, V, 4},
        {"vluxseg8ei32.v", VLX, VLUXSEG8EI32V, 0b0000111, 0b1110011110, V, 4},
        {"vloxseg8ei32.v", VLX, VLOXSEG8EI32V, 0b0000111, 0b1110111110, V, 4},
        {"vsuxseg8ei32.v", VSX, VSUXSEG8EI32V, 0b0100111, 0b1110011110, V, 4},
        {"vsoxseg8ei32.v", VSX, VSOXSEG8EI32V, 0b0100111, 0b1110111110, V, 4},
        {"vluxseg8ei64.v", VLX, VLUXSEG8EI64V, 0b0000111, 0b1110011111, V, 4},
        {"vloxseg8ei64.v", VLX, VLOXSEG8EI64V, 0b0000111, 0b1110111111, V, 4},
        {"vsuxseg8ei64.v", VSX, VSUXSEG8EI64V, 0b0100111, 0b1110011111, V, 4},
        {"vsoxseg8ei64.v", VSX, VSOXSEG8EI64V, 0b0100111, 0b1110111111, V, 4},
        {"vl1re8.v", VLR, VL1RE8V, 0b0000111, 0b000000101000000, V, 4},
        {"vl1re16.v", VLR, VL1RE16V, 0b0000111, 0b000000101000101, V, 4},
        {"vl1re32.v", VLR, VL1RE32V, 0b0000111, 0b000000101000110, V, 4},
        {"vl1re64.v", VLR, VL1RE64V, 0b0000111, 0b000000101000111, V, 4},
        {"vl2re8.v", VLR, VL2RE8V, 0b0000111, 0b001000101000000, V, 4},
        {"vl2re16.v", VLR, VL2RE16V, 0b0000111, 0b001000101000101, V, 4},
        {"vl2re32.v", VLR, VL2RE32V, 0b0000111, 0b001000101000110, V, 4},
        {"vl2re64.v", VLR, VL2RE64V, 0b0000111, 0b001000101000111, V, 4},
        {"vl4re8.v", VLR, VL4RE8V, 0b0000111, 0b011000101000000, V, 4},
        {"vl4re16.v", VLR, VL4RE16V, 0b0000111, 0b011000101000101, V, 4},
        {"vl4re32.v", VLR, VL4RE32V, 0b0000111, 0b011000101000110, V, 4},
        {"vl4re64.v", VLR, VL4RE64V, 0b0000111, 0b011000101000111, V, 4},
        {"vl8re8.v", VLR, VL8RE8V, 0b0000111, 0b111000101000000, V, 4},
        {"vl8re16.v", VLR, VL8RE16V, 0b0000111, 0b111000101000101, V, 4},
        {"vl8re32.v", VLR, VL8RE32V, 0b0000111, 0b111000101000110, V, 4},
        {"vl8re64.v", VLR, VL8RE64V, 0b0000111, 0b111000101000111, V, 4},
        {"vs1r.v", VSR, VS1RV, 0b0100111, 0b000000101000000, V, 4},
        {"vs2r.v", VSR, VS2RV, 0b0100111, 0b001000101000000, V, 4},
        {"vs4r.v", VSR, VS4RV, 0b0100111, 0b011000101000000, V, 4},
        {"vs8r.v", VSR, VS8RV, 0b0100111, 0b111000101000000, V, 4},
        {"vadd.vv", IVV, VADDVV, 0b1010111, 0b0000001000, V, 4},
        {"vadd.vx", IVX, VADDVX, 0b1010111, 0b0000001100, V, 4},
        {"vadd.vi", IVI, VADDVI, 0b1010111, 0b0000001011, V, 4},
        {"vsub.vv", IVV, VSUBVV, 0b1010111, 0b0000101000, V, 4},
        {"vsub.vx", IVX, VSUBVX, 0b1010111, 0b0000101100, V, 4},
        {"vrsub.vx", IVX, VRSUBVX, 0b1010111, 0b0000111100, V, 4},
        {"vrsub.vi", IVI, VRSUBVI, 0b1010111, 0b0000111011, V, 4},
        {"vwaddu.vv", IVV, VWADDUVV, 0b1010111, 0b1100001000, V, 4},
        {"vwaddu.vx", IVX, VWADDUVX, 0b1010111, 0b1100001100, V, 4},
        {"vwsubu.vv", IVV, VWSUBUVV, 0b1010111, 0b1100101000, V, 4},
        {"vwsubu.vx", IVX, VWSUBUVX, 0b1010111, 0b1100101100, V, 4},
        {"vwadd.vv", IVV, VWADDVV, 0b1010111, 0b1100011000, V, 4},
        {"vwadd.vx", IVX, VWADDVX, 0b1010111, 0b1100011100, V, 4},
        {"vwsub.vv", IVV, VWSUBVV, 0b1010111, 0b1100111000, V, 4},
        {"vwsub.vx", IVX, VWSUBVX, 0b1010111, 0b1100111100, V, 4},
        {"vwaddu.wv", IVV, VWADDUWV, 0b1010111, 0b1101001000, V, 4},
        {"vwaddu.wx", IVX, VWADDUWX, 0b1010111, 0b1101001100, V, 4},
        {"vwsubu.wv", IVV, VWSUBUWV, 0b1010111, 0b1101101000, V, 4},
        {"vwsubu.wx", IVX, VWSUBUWX, 0b1010111, 0b1101101100, V, 4},
        {"vwadd.wv", IVV, VWADDWV, 0b1010111, 0b1101011000, V, 4},
        {"vwadd.wx", IVX, VWADDWX, 0b1010111, 0b1101011100, V, 4},
        {"vwsub.wv", IVV, VWSUBWV, 0b1010111, 0b1101111000, V, 4},
        {"vwsub.wx", IVX, VWSUBWX, 0b1010111, 0b1101111100, V, 4},
        {"vzext.vf2", IVV, VZEXTVF2, 0b1010111, 0b0100101000, V, 4, {.rs1 = 0b00110}},
        {"vsext.vf2", IVV, VSEXTVF2, 0b1010111, 0b0100101000, V, 4, {.rs1 = 0b00111}},
        {"vzext.vf4", IVV, VZEXTVF4, 0b1010111, 0b0100101000, V, 4, {.rs1 = 0b00100}},
        {"vsext.vf4", IVV, VSEXTVF4, 0b1010111, 0b0100101000, V, 4, {.rs1 = 0b00101}},
        {"vzext.vf8", IVV, VZEXTVF8, 0b1010111, 0b0100101000, V, 4, {.rs1 = 0b00010}},
        {"vsext.vf8", IVV, VSEXTVF8, 0b1010111, 0b0100101000, V, 4, {.rs1 = 0b00011}},
        {"vadc.vvm", MVV, VADCVVM, 0b1010111, 0b0100001010, V, 4},
        {"vadc.vxm", MVX, VADCVXM, 0b1010111, 0b0100001110, V, 4},
        {"vadc.vim", IVI, VADCVIM, 0b1010111, 0b0100001011, V, 4},
        {"vmadc.vvm", MVV, VMADCVVM, 0b1010111, 0b0100011010, V, 4},
        {"vmadc.vxm", MVX, VMADCVXM, 0b1010111, 0b0100011110, V, 4},
        {"vmadc.vim", IVI, VMADCVIM, 0b1010111, 0b0100011011, V, 4},
        {"vmadc.vv", IVV, VMADCVV, 0b1010111, 0b0100011000, V, 4},
        {"vmadc.vx", IVX, VMADCVX, 0b1010111, 0b0100011100, V, 4},
        {"vmadc.vi", IVI, VMADCVI, 0b1010111, 0b0100011011, V, 4},
        {"vsbc.vvm", MVV, VSBCVVM, 0b1010111, 0b0100101010, V, 4},
        {"vsbc.vxm", MVX, VSBCVXM, 0b1010111, 0b0100101110, V, 4},
        {"vmsbc.vvm", MVV, VMSBCVVM, 0b1010111, 0b0100111010, V, 4},
        {"vmsbc.vxm", MVX, VMSBCVXM, 0b1010111, 0b0100111110, V, 4},
        {"vmsbc.vv", IVV, VMSBCVV, 0b1010111, 0b0100111000, V, 4},
        {"vmsbc.vx", IVX, VMSBCVX, 0b1010111, 0b0100111100, V, 4},
        {"vand.vv", IVV, VANDVV, 0b1010111, 0b0010011000, V, 4},
        {"vand.vx", IVX, VANDVX, 0b1010111, 0b0010011100, V, 4},
        {"vand.vi", IVI, VANDVI, 0b1010111, 0b0010011011, V, 4},
        {"vor.vv", IVV, VORVV, 0b1010111, 0b0010101000, V, 4},
        {"vor.vx", IVX, VORVX, 0b1010111, 0b0010101100, V, 4},
        {"vor.vi", IVI, VORVI, 0b1010111, 0b0010101011, V, 4},
        {"vxor.vv", IVV, VXORVV, 0b1010111, 0b0010111000, V, 4},
        {"vxor.vx", IVX, VXORVX, 0b1010111, 0b0010111100, V, 4},
        {"vxor.vi", IVI, VXORVI, 0b1010111, 0b0010111011, V, 4},
        {"vsll.vv", IVV, VSLLVV, 0b1010111, 0b1001011000, V, 4},
        {"vsll.vx", IVX, VSLLVX, 0b1010111, 0b1001011100, V, 4},
        {"vsll.vi", IVI, VSLLVI, 0b1010111, 0b1001011011, V, 4},
        {"vsrl.vv", IVV, VSRLVV, 0b1010111, 0b1010001000, V, 4},
        {"vsrl.vx", IVX, VSRLVX, 0b1010111, 0b1010001100, V, 4},
        {"vsrl.vi", IVI, VSRLVI, 0b1010111, 0b1010001011, V, 4},
        {"vsra.vv", IVV, VSRAVV, 0b1010111, 0b1010011000, V, 4},
        {"vsra.vx", IVX, VSRAVX, 0b1010111, 0b1010011100, V, 4},
        {"vsra.vi", IVI, VSRAVI, 0b1010111, 0b1010011011, V, 4},
        {"vnsrl.wv", IVV, VNSRLWV, 0b1010111, 0b1011001000, V, 4},
        {"vnsrl.wx", IVX, VNSRLWX, 0b1010111, 0b1011001100, V, 4},
        {"vnsrl.wi", IVI, VNSRLWI, 0b1010111, 0b1011001011, V, 4},
        {"vnsra.wv", IVV, VNSRAWV, 0b1010111, 0b1011011000, V, 4},
        {"vnsra.wx", IVX, VNSRAWX, 0b1010111, 0b1011011100, V, 4},
        {"vnsra.wi", IVI, VNSRAWI, 0b1010111, 0b1011011011, V, 4},
        {"vmseq.vv", IVV, VMSEQVV, 0b1010111, 0b0110001000, V, 4},
        {"vmseq.vx", IVX, VMSEQVX, 0b1010111, 0b0110001100, V, 4},
        {"vmseq.vi", IVI, VMSEQVI, 0b1010111, 0b0110001011, V, 4},
        {"vmsne.vv", IVV, VMSNEVV, 0b1010111, 0b0110011000, V, 4},
        {"vmsne.vx", IVX, VMSNEVX, 0b1010111, 0b0110011100, V, 4},
        {"vmsne.vi", IVI, VMSNEVI, 0b1010111, 0b0110011011, V, 4},
        {"vmsltu.vv", IVV, VMSLTUVV, 0b1010111, 0b0110101000, V, 4},
        {"vmsltu.vx", IVX, VMSLTUVX, 0b1010111, 0b0110101100, V, 4},
        {"vmslt.vv", IVV, VMSLTVV, 0b1010111, 0b0110111000, V, 4},
        {"vmslt.vx", IVX, VMSLTVX, 0b1010111, 0b0110111100, V, 4},
        {"vmsleu.vv", IVV, VMSLEUVV, 0b1010111, 0b0111001000, V, 4},
        {"vmsleu.vx", IVX, VMSLEUVX, 0b1010111, 0b0111001100, V, 4},
        {"vmsleu.vi", IVI, VMSLEUVI, 0b1010111, 0b0111001011, V, 4},
        {"vmsle.vv", IVV, VMSLEVV, 0b1010111, 0b0111011000, V, 4},
        {"vmsle.vx", IVX, VMSLEVX, 0b1010111, 0b0111011100, V, 4},
        {"vmsle.vi", IVI, VMSLEVI, 0b1010111, 0b0111011011, V, 4},
        {"vmsgtu.vx", IVX, VMSGTUVX, 0b1010111, 0b0111101100, V, 4},
        {"vmsgtu.vi", IVI, VMSGTUVI, 0b1010111, 0b0111101011, V, 4},
        {"vmsgt.vx", IVX, VMSGTVX, 0b1010111, 0b0111111100, V, 4},
        {"vmsgt.vi", IVI, VMSGTVI, 0b1010111, 0b0111111011, V, 4},
        {"vminu.vv", IVV, VMINUVV, 0b1010111, 0b0001001000, V, 4},
        {"vminu.vx", IVX, VMINUVX, 0b1010111, 0b0001001100, V, 4},
        {"vmin.vv", IVV, VMINVV, 0b1010111, 0b0001011000, V, 4},
        {"vmin.vx", IVX, VMINVX, 0b1010111, 0b0001011100, V, 4},
        {"vmaxu.vv", IVV, VMAXUVV, 0b1010111, 0b0001101000, V, 4},
        {"vmaxu.vx", IVX, VMAXUVX, 0b1010111, 0b0001101100, V, 4},
        {"vmax.vv", IVV, VMAXVV, 0b1010111, 0b0001111000, V, 4},
        {"vmax.vx", IVX, VMAXVX, 0b1010111, 0b0001111100, V, 4},
        {"vmul.vv", IVV, VMULVV, 0b1010111, 0b1001011000, V, 4},
        {"vmul.vx", IVX, VMULVX, 0b1010111, 0b1001011100, V, 4},
        {"vmulh.vv", IVV, VMULHVV, 0b1010111, 0b1001111000, V, 4},
        {"vmulh.vx", IVX, VMULHVX, 0b1010111, 0b1001111100, V, 4},
        {"vmulhu.vv", IVV, VMULHUVV, 0b1010111, 0b1001001000, V, 4},
        {"vmulhu.vx", IVX, VMULHUVX, 0b1010111, 0b1001001100, V, 4},
        {"vmulhsu.vv", IVV, VMULHSUVV, 0b1010111, 0b1001101000, V, 4},
        {"vmulhsu.vx", IVX, VMULHSUVX, 0b1010111, 0b1001101100, V, 4},
        {"vdivu.vv", IVV, VDIVUVV, 0b1010111, 0b1000001000, V, 4},
        {"vdivu.vx", IVX, VDIVUVX, 0b1010111, 0b1000001100, V, 4},
        {"vdiv.vv", IVV, VDIVVV, 0b1010111, 0b1000011000, V, 4},
        {"vdiv.vx", IVX, VDIVVX, 0b1010111, 0b1000011100, V, 4},
        {"vremu.vv", IVV, VREMUVV, 0b1010111, 0b1000101000, V, 4},
        {"vremu.vx", IVX, VREMUVX, 0b1010111, 0b1000101100, V, 4},
        {"vrem.vv", IVV, VREMVV, 0b1010111, 0b1000111000, V, 4},
        {"vrem.vx", IVX, VREMVX, 0b1010111, 0b1000111100, V, 4},
        {"vwmul.vv", IVV, VWMULVV, 0b1010111, 0b1110111000, V, 4},
        {"vwmul.vx", IVX, VWMULVX, 0b1010111, 0b1110111100, V, 4},
        {"vwmulu.vv", IVV, VWMULUVV, 0b1010111, 0b1110001000, V, 4},
        {"vwmulu.vx", IVX, VWMULUVX, 0b1010111, 0b1110001100, V, 4},
        {"vwmulsu.vv", IVV, VWMULSUVV, 0b1010111, 0b1110101000, V, 4},
        {"vwmulsu.vx", IVX, VWMULSUVX, 0b1010111, 0b1110101100, V, 4},
        {"vmacc.vv", IVV, VMACCVV, 0b1010111, 0b1011011000, V, 4},
        {"vmacc.vx", IVX, VMACCVX, 0b1010111, 0b1011011100, V, 4},
        {"vnmsac.vv", IVV, VNMSACVV, 0b1010111, 0b1011111000, V, 4},
        {"vnmsac.vx", IVX, VNMSACVX, 0b1010111, 0b1011111100, V, 4},
        {"vmadd.vv", IVV, VMADDVV, 0b1010111, 0b1010011000, V, 4},
        {"vmadd.vx", IVX, VMADDVX, 0b1010111, 0b1010011100, V, 4},
        {"vnmsub.vv", IVV, VNMSUBVV, 0b1010111, 0b1010111000, V, 4},
        {"vnmsub.vx", IVX, VNMSUBVX, 0b1010111, 0b1010111100, V, 4},
        {"vwmaccu.vv", IVV, VWMACCUVV, 0b1010111, 0b1111001000, V, 4},
        {"vwmaccu.vx", IVX, VWMACCUVX, 0b1010111, 0b1111001100, V, 4},
        {"vwmacc.vv", IVV, VWMACCVV, 0b1010111, 0b1111011000, V, 4},
        {"vwmacc.vx", IVX, VWMACCVX, 0b1010111, 0b1111011100, V, 4},
        {"vwmaccsu.vv", IVV, VWMACCSUVV, 0b1010111, 0b1111111000, V, 4},
        {"vwmaccsu.vx", IVX, VWMACCSUVX, 0b1010111, 0b1111111100, V, 4},
        {"vwmaccus.vx", IVX, VWMACCUSVX, 0b1010111, 0b1111101100, V, 4},
        {"vmerge.vvm", MVV, VMERGEVVM, 0b1010111, 0b0101111010, V, 4},
        {"vmerge.vxm", MVX, VMERGEVXM, 0b1010111, 0b0101111110, V, 4},
        {"vmerge.vim", IVI, VMERGEVIM, 0b1010111, 0b0101111011, V, 4},
        {"vmv.v.v", IVV, VMVVV, 0b1010111, 0b0101111000, V, 4, {.rs2 = 0b00000}},
        {"vmv.v.x", IVX, VMVVX, 0b1010111, 0b0101111100, V, 4, {.rs2 = 0b00000}},
        {"vmv.v.i", IVI, VMVVI, 0b1010111, 0b0101111011, V, 4, {.rs2 = 0b00000}},
        {"vsaddu.vv", IVV, VSADDUVV, 0b1010111, 0b1000001000, V, 4},
        {"vsaddu.vx", IVX, VSADDUVX, 0b1010111, 0b1000001100, V, 4},
        {"vsaddu.vi", IVI, VSADDUVI, 0b1010111, 0b1000001011, V, 4},
        {"vsadd.vv", IVV, VSADDVV, 0b1010111, 0b1000011000, V, 4},
        {"vsadd.vx", IVX, VSADDVX, 0b1010111, 0b1000011100, V, 4},
        {"vsadd.vi", IVI, VSADDVI, 0b1010111, 0b1000011011, V, 4},
        {"vssubu.vv", IVV, VSSUBUVV, 0b1010111, 0b1000101000, V, 4},
        {"vssubu.vx", IVX, VSSUBUVX, 0b1010111, 0b1000101100, V, 4},
        {"vssub.vv", IVV, VSSUBVV, 0b1010111, 0b1000111000, V, 4},
        {"vssub.vx", IVX, VSSUBVX, 0b1010111, 0b1000111100, V, 4},
        {"vaaddu.vv", IVV, VAADDUVV, 0b1010111, 0b0010001000, V, 4},
        {"vaaddu.vx", IVX, VAADDUVX, 0b1010111, 0b0010001100, V, 4},
        {"vaadd.vv", IVV, VAADDVV, 0b1010111, 0b0010011000, V, 4},
        {"vaadd.vx", IVX, VAADDVX, 0b1010111, 0b0010011100, V, 4},
        {"vasubu.vv", IVV, VASUBUVV, 0b1010111, 0b0010101000, V, 4},
        {"vasubu.vx", IVX, VASUBUVX, 0b1010111, 0b0010101100, V, 4},
        {"vasub.vv", IVV, VASUBVV, 0b1010111, 0b0010111000, V, 4},
        {"vasub.vx", IVX, VASUBVX, 0b1010111, 0b0010111100, V, 4},
        {"vsmul.vv", IVV, VSMULVV, 0b1010111, 0b1001111000, V, 4},
        {"vsmul.vx", IVX, VSMULVX, 0b1010111, 0b1001111100, V, 4},
        {"vssrl.vv", IVV, VSSRLVV, 0b1010111, 0b1010101000, V, 4},
        {"vssrl.vx", IVX, VSSRLVX, 0b1010111, 0b1010101100, V, 4},
        {"vssrl.vi", IVI, VSSRLVI, 0b1010111, 0b1010101011, V, 4},
        {"vssra.vv", IVV, VSSRAVV, 0b1010111, 0b1010111000, V, 4},
        {"vssra.vx", IVX, VSSRAVX, 0b1010111, 0b1010111100, V, 4},
        {"vssra.vi", IVI, VSSRAVI, 0b1010111, 0b1010111011, V, 4},
        {"vnclipu.wv", IVV, VNCLIPUWV, 0b1010111, 0b1011101000, V, 4},
        {"vnclipu.wx", IVX, VNCLIPUWX, 0b1010111, 0b1011101100, V, 4},
        {"vnclipu.wi", IVI, VNCLIPUWI, 0b1010111, 0b1011101011, V, 4},
        {"vnclip.wv", IVV, VNCLIPWV, 0b1010111, 0b1011111000, V, 4},
        {"vnclip.wx", IVX, VNCLIPWX, 0b1010111, 0b1011111100, V, 4},
        {"vnclip.wi", IVI, VNCLIPWI, 0b1010111, 0b1011111011, V, 4},
        {"vfadd.vv", FVV, VFADDVV, 0b1010111, 0b0000001001, V, 4},
        {"vfadd.vf", FVF, VFADDVF, 0b1010111, 0b0000001101, V, 4},
        {"vfsub.vv", FVV, VFSUBVV, 0b1010111, 0b0000101001, V, 4},
        {"vfsub.vf", FVF, VFSUBVF, 0b1010111, 0b0000101101, V, 4},
        {"vfrsub.vf", FVF, VFRSUBVF, 0b1010111, 0b1001111101, V, 4},
        {"vfwadd.vv", FVV, VFWADDVV, 0b1010111, 0b1100001001, V, 4},
        {"vfwadd.vf", FVF, VFWADDVF, 0b1010111, 0b1100001101, V, 4},
        {"vfwsub.vv", FVV, VFWSUBVV, 0b1010111, 0b1100101001, V, 4},
        {"vfwsub.vf", FVF, VFWSUBVF, 0b1010111, 0b1100101101, V, 4},
        {"vfwadd.wv", FVV, VFWADDWV, 0b1010111, 0b1101001001, V, 4},
        {"vfwadd.wf", FVF, VFWADDWF, 0b1010111, 0b1101001101, V, 4},
        {"vfwsub.wv", FVV, VFWSUBWV, 0b1010111, 0b1101101001, V, 4},
        {"vfwsub.wf", FVF, VFWSUBWF, 0b1010111, 0b1101101101, V, 4},
        {"vfmul.vv", FVV, VFMULVV, 0b1010111, 0b1001001001, V, 4},
        {"vfmul.vf", FVF, VFMULVF, 0b1010111, 0b1001001101, V, 4},
        {"vfdiv.vv", FVV, VFDIVVV, 0b1010111, 0b1000001001, V, 4},
        {"vfdiv.vf", FVF, VFDIVVF, 0b1010111, 0b1000001101, V, 4},
        {"vfrdiv.vf", FVF, VFRDIVVF, 0b1010111, 0b1000011101, V, 4},
        {"vfwmul.vv", FVV, VFWMULVV, 0b1010111, 0b1110001001, V, 4},
        {"vfwmul.vf", FVF, VFWMULVF, 0b1010111, 0b1110001101, V, 4},
}};

} // namespace libchata_internal