design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/younis/caravel/caravel_user_project/openlane/tile,tile,22_08_02_14_28,flow completed,4h21m15s0ms,1h42m49s0ms,-2.0,6.25,-1,7.68,10735.6,-1,0,0,0,0,0,0,0,0,0,-1,-1,6742578,609052,-26.3,-53.69,0.0,0.0,-1,-63101.97,-126762.52,0.0,0.0,-1,5775120522.0,0.0,26.66,26.22,22.05,24.07,-1,44029,107545,5071,68509,0,0,0,48328,815,30,1459,1009,13536,2678,719,4000,8150,7930,36,1822,88104,110802,200728,6168240.2304,0.0242,0.0129,0.000354,0.0305,0.0166,5.69e-07,0.035,0.0197,8.17e-07,16.92,21.0,47.61904761904762,20,AREA 0,5,50,1,153.6,153.18,0.3,0.3,sky130_fd_sc_hd,2,2
