Starting EDIF2BLIF....
readEDIF ended normally.

Inspect circuit synchro
    Number of input ports   : 2
    Number of output ports  : 1
    Number of bidir ports   : 0
    Number of instances     : 5
    Number of nets          : 7

No design errors found in circuit synchro

WriteBLIF ended normally.
