# MAREX-SIM
A simulator for a new membrane processor architecture, made by RTC-Lab at University of Seville

This software is intended to be used as a proof of concept and validation of **MAREX** architecture. Only for researching purposes.
A VHDL implementation of this architecture can be found in this URL: https://github.com/jarios86/marex

# THIS REPOSITORY CONTAINS ...

- Release: Executable version of MAREXSIM for x64 architectures.
- LICENSE
- Readme.md: this file.
