// Seed: 1607524209
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_10   = id_5;
  assign id_9[1] = 1;
  wire id_11;
  always @(id_7 or negedge 1) id_2 <= id_8;
  logic [7:0] id_12 = id_9;
  wire id_13;
  wire id_14;
  module_0(
      id_6, id_11, id_13, id_13
  );
endmodule
