const VlsiDetails = [
    {
        id: 1,
        CourseName:"Aadvanced diploma in ASIC design --Full Custom",
        CourseDuration: "1000  hrs",
        page:" ",
        Fee:"30,000"
    },
    {
        id: 2,
        CourseName:"Advanced diploma in ASIC design - RTL verification",
        CourseDuration: "640 hrs",
        page:" ",
        Fee:"25,000"
    },
    {
        id: 3,
        CourseName:"Advanced diploma in ASIC design -- Physical design",
        CourseDuration: "1000 hrs",
        page:" ",
        Fee:"30,000"
    },
    {
        id: 4,
        CourseName:"Linux for VLSI Engineers",
        CourseDuration: "4 days",
        page:" ",
        Fee:"5,000"
    },
    {
        id: 5,
        CourseName:"RTL design using verilog (Bridge course for non VLSI Engineers",
        CourseDuration: "12 days",
        page:" ",
        Fee:"12,000"
    },
    {
        id: 6,
        CourseName:"RTL verification using system verilog",
        CourseDuration: "12 days",
        page:" ",
        Fee:"12,000"
    },
    {
        id: 7,
        CourseName:"IC layout design and optimization techniques (Full custom layout design)",
        CourseDuration: "16 days",
        page:" ",
        Fee:"16,000"
    },
    {
        id: 8,
        CourseName:"Static timing analysis of VLSI design",
        CourseDuration: "12 days",
        page:" ",
        Fee:"12,000"
    },
    {
        id: 9,
        CourseName:"ASIC physical design(PD) for deep submicron process nodes",
        CourseDuration: "3 weeks",
        page:" ",
        Fee:"20,000"
    },
]
export default VlsiDetails