Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 22 10:44:33 2023
| Host         : Xiang_Yoga_9i running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[9] (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: audio_out/myAudioOutput/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: audio_out/s50M/signal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: check_valid_number/refresh_counter_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: oled/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[9]/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: oled_clk/OUT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pointer/click_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pointer/click_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pointer/click_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pointer/click_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pointer/click_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pointer/click_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pointer/click_state_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/left_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/right_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/xpos_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/xpos_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/xpos_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/xpos_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/xpos_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/xpos_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/xpos_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/xpos_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/xpos_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/ypos_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/ypos_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/ypos_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/ypos_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/ypos_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/ypos_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/ypos_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/ypos_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pointer/mc/ypos_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 347 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.661        0.000                      0                  710        0.019        0.000                      0                  710        4.500        0.000                       0                   402  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.661        0.000                      0                  710        0.019        0.000                      0                  710        4.500        0.000                       0                   402  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 audio_out/prev_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_out/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 2.500ns (36.519%)  route 4.346ns (63.481%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.560     5.081    audio_out/clock_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  audio_out/prev_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  audio_out/prev_num_reg[3]/Q
                         net (fo=1, routed)           0.592     6.130    pointer/prev_num_reg[6]_6[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.254 f  pointer/sound_type_i_4/O
                         net (fo=1, routed)           0.469     6.723    pointer/sound_type_i_4_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.847 f  pointer/sound_type_i_3/O
                         net (fo=5, routed)           0.580     7.427    pointer/sound_type_i_3_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.551 r  pointer/counter_clk[24]_i_2/O
                         net (fo=3, routed)           0.771     8.322    pointer/counter_clk[24]_i_2_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.150     8.472 r  pointer/counter_clk[16]_i_1/O
                         net (fo=2, routed)           0.638     9.110    audio_out/D[9]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.328     9.438 r  audio_out/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.438    audio_out/counter0_carry__0_i_3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.988 r  audio_out/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.988    audio_out/counter0_carry__0_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.259 r  audio_out/counter0_carry__1/CO[0]
                         net (fo=1, routed)           0.461    10.719    audio_out/counter0_carry__1_n_3
    SLICE_X45Y35         LUT2 (Prop_lut2_I0_O)        0.373    11.092 r  audio_out/counter[0]_i_1/O
                         net (fo=27, routed)          0.835    11.927    audio_out/counter
    SLICE_X44Y29         FDRE                                         r  audio_out/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.437    14.778    audio_out/clock_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  audio_out/counter_reg[0]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y29         FDRE (Setup_fdre_C_R)       -0.429    14.588    audio_out/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 audio_out/prev_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_out/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 2.500ns (36.519%)  route 4.346ns (63.481%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.560     5.081    audio_out/clock_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  audio_out/prev_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  audio_out/prev_num_reg[3]/Q
                         net (fo=1, routed)           0.592     6.130    pointer/prev_num_reg[6]_6[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.254 f  pointer/sound_type_i_4/O
                         net (fo=1, routed)           0.469     6.723    pointer/sound_type_i_4_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.847 f  pointer/sound_type_i_3/O
                         net (fo=5, routed)           0.580     7.427    pointer/sound_type_i_3_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.551 r  pointer/counter_clk[24]_i_2/O
                         net (fo=3, routed)           0.771     8.322    pointer/counter_clk[24]_i_2_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.150     8.472 r  pointer/counter_clk[16]_i_1/O
                         net (fo=2, routed)           0.638     9.110    audio_out/D[9]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.328     9.438 r  audio_out/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.438    audio_out/counter0_carry__0_i_3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.988 r  audio_out/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.988    audio_out/counter0_carry__0_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.259 r  audio_out/counter0_carry__1/CO[0]
                         net (fo=1, routed)           0.461    10.719    audio_out/counter0_carry__1_n_3
    SLICE_X45Y35         LUT2 (Prop_lut2_I0_O)        0.373    11.092 r  audio_out/counter[0]_i_1/O
                         net (fo=27, routed)          0.835    11.927    audio_out/counter
    SLICE_X44Y29         FDRE                                         r  audio_out/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.437    14.778    audio_out/clock_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  audio_out/counter_reg[1]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y29         FDRE (Setup_fdre_C_R)       -0.429    14.588    audio_out/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 audio_out/prev_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_out/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 2.500ns (36.519%)  route 4.346ns (63.481%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.560     5.081    audio_out/clock_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  audio_out/prev_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  audio_out/prev_num_reg[3]/Q
                         net (fo=1, routed)           0.592     6.130    pointer/prev_num_reg[6]_6[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.254 f  pointer/sound_type_i_4/O
                         net (fo=1, routed)           0.469     6.723    pointer/sound_type_i_4_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.847 f  pointer/sound_type_i_3/O
                         net (fo=5, routed)           0.580     7.427    pointer/sound_type_i_3_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.551 r  pointer/counter_clk[24]_i_2/O
                         net (fo=3, routed)           0.771     8.322    pointer/counter_clk[24]_i_2_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.150     8.472 r  pointer/counter_clk[16]_i_1/O
                         net (fo=2, routed)           0.638     9.110    audio_out/D[9]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.328     9.438 r  audio_out/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.438    audio_out/counter0_carry__0_i_3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.988 r  audio_out/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.988    audio_out/counter0_carry__0_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.259 r  audio_out/counter0_carry__1/CO[0]
                         net (fo=1, routed)           0.461    10.719    audio_out/counter0_carry__1_n_3
    SLICE_X45Y35         LUT2 (Prop_lut2_I0_O)        0.373    11.092 r  audio_out/counter[0]_i_1/O
                         net (fo=27, routed)          0.835    11.927    audio_out/counter
    SLICE_X44Y29         FDRE                                         r  audio_out/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.437    14.778    audio_out/clock_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  audio_out/counter_reg[2]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y29         FDRE (Setup_fdre_C_R)       -0.429    14.588    audio_out/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 audio_out/prev_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_out/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.846ns  (logic 2.500ns (36.519%)  route 4.346ns (63.481%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.560     5.081    audio_out/clock_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  audio_out/prev_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  audio_out/prev_num_reg[3]/Q
                         net (fo=1, routed)           0.592     6.130    pointer/prev_num_reg[6]_6[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.254 f  pointer/sound_type_i_4/O
                         net (fo=1, routed)           0.469     6.723    pointer/sound_type_i_4_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.847 f  pointer/sound_type_i_3/O
                         net (fo=5, routed)           0.580     7.427    pointer/sound_type_i_3_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.551 r  pointer/counter_clk[24]_i_2/O
                         net (fo=3, routed)           0.771     8.322    pointer/counter_clk[24]_i_2_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.150     8.472 r  pointer/counter_clk[16]_i_1/O
                         net (fo=2, routed)           0.638     9.110    audio_out/D[9]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.328     9.438 r  audio_out/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.438    audio_out/counter0_carry__0_i_3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.988 r  audio_out/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.988    audio_out/counter0_carry__0_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.259 r  audio_out/counter0_carry__1/CO[0]
                         net (fo=1, routed)           0.461    10.719    audio_out/counter0_carry__1_n_3
    SLICE_X45Y35         LUT2 (Prop_lut2_I0_O)        0.373    11.092 r  audio_out/counter[0]_i_1/O
                         net (fo=27, routed)          0.835    11.927    audio_out/counter
    SLICE_X44Y29         FDRE                                         r  audio_out/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.437    14.778    audio_out/clock_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  audio_out/counter_reg[3]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y29         FDRE (Setup_fdre_C_R)       -0.429    14.588    audio_out/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -11.927    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 audio_out/prev_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_out/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 2.500ns (36.536%)  route 4.343ns (63.464%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.560     5.081    audio_out/clock_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  audio_out/prev_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  audio_out/prev_num_reg[3]/Q
                         net (fo=1, routed)           0.592     6.130    pointer/prev_num_reg[6]_6[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.254 f  pointer/sound_type_i_4/O
                         net (fo=1, routed)           0.469     6.723    pointer/sound_type_i_4_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.847 f  pointer/sound_type_i_3/O
                         net (fo=5, routed)           0.580     7.427    pointer/sound_type_i_3_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.551 r  pointer/counter_clk[24]_i_2/O
                         net (fo=3, routed)           0.771     8.322    pointer/counter_clk[24]_i_2_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.150     8.472 r  pointer/counter_clk[16]_i_1/O
                         net (fo=2, routed)           0.638     9.110    audio_out/D[9]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.328     9.438 r  audio_out/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.438    audio_out/counter0_carry__0_i_3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.988 r  audio_out/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.988    audio_out/counter0_carry__0_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.259 r  audio_out/counter0_carry__1/CO[0]
                         net (fo=1, routed)           0.461    10.719    audio_out/counter0_carry__1_n_3
    SLICE_X45Y35         LUT2 (Prop_lut2_I0_O)        0.373    11.092 r  audio_out/counter[0]_i_1/O
                         net (fo=27, routed)          0.831    11.924    audio_out/counter
    SLICE_X44Y30         FDRE                                         r  audio_out/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.437    14.778    audio_out/clock_IBUF_BUFG
    SLICE_X44Y30         FDRE                                         r  audio_out/counter_reg[4]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y30         FDRE (Setup_fdre_C_R)       -0.429    14.588    audio_out/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -11.924    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 audio_out/prev_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_out/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 2.500ns (36.536%)  route 4.343ns (63.464%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.560     5.081    audio_out/clock_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  audio_out/prev_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  audio_out/prev_num_reg[3]/Q
                         net (fo=1, routed)           0.592     6.130    pointer/prev_num_reg[6]_6[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.254 f  pointer/sound_type_i_4/O
                         net (fo=1, routed)           0.469     6.723    pointer/sound_type_i_4_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.847 f  pointer/sound_type_i_3/O
                         net (fo=5, routed)           0.580     7.427    pointer/sound_type_i_3_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.551 r  pointer/counter_clk[24]_i_2/O
                         net (fo=3, routed)           0.771     8.322    pointer/counter_clk[24]_i_2_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.150     8.472 r  pointer/counter_clk[16]_i_1/O
                         net (fo=2, routed)           0.638     9.110    audio_out/D[9]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.328     9.438 r  audio_out/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.438    audio_out/counter0_carry__0_i_3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.988 r  audio_out/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.988    audio_out/counter0_carry__0_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.259 r  audio_out/counter0_carry__1/CO[0]
                         net (fo=1, routed)           0.461    10.719    audio_out/counter0_carry__1_n_3
    SLICE_X45Y35         LUT2 (Prop_lut2_I0_O)        0.373    11.092 r  audio_out/counter[0]_i_1/O
                         net (fo=27, routed)          0.831    11.924    audio_out/counter
    SLICE_X44Y30         FDRE                                         r  audio_out/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.437    14.778    audio_out/clock_IBUF_BUFG
    SLICE_X44Y30         FDRE                                         r  audio_out/counter_reg[5]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y30         FDRE (Setup_fdre_C_R)       -0.429    14.588    audio_out/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -11.924    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 audio_out/prev_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_out/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 2.500ns (36.536%)  route 4.343ns (63.464%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.560     5.081    audio_out/clock_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  audio_out/prev_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  audio_out/prev_num_reg[3]/Q
                         net (fo=1, routed)           0.592     6.130    pointer/prev_num_reg[6]_6[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.254 f  pointer/sound_type_i_4/O
                         net (fo=1, routed)           0.469     6.723    pointer/sound_type_i_4_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.847 f  pointer/sound_type_i_3/O
                         net (fo=5, routed)           0.580     7.427    pointer/sound_type_i_3_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.551 r  pointer/counter_clk[24]_i_2/O
                         net (fo=3, routed)           0.771     8.322    pointer/counter_clk[24]_i_2_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.150     8.472 r  pointer/counter_clk[16]_i_1/O
                         net (fo=2, routed)           0.638     9.110    audio_out/D[9]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.328     9.438 r  audio_out/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.438    audio_out/counter0_carry__0_i_3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.988 r  audio_out/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.988    audio_out/counter0_carry__0_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.259 r  audio_out/counter0_carry__1/CO[0]
                         net (fo=1, routed)           0.461    10.719    audio_out/counter0_carry__1_n_3
    SLICE_X45Y35         LUT2 (Prop_lut2_I0_O)        0.373    11.092 r  audio_out/counter[0]_i_1/O
                         net (fo=27, routed)          0.831    11.924    audio_out/counter
    SLICE_X44Y30         FDRE                                         r  audio_out/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.437    14.778    audio_out/clock_IBUF_BUFG
    SLICE_X44Y30         FDRE                                         r  audio_out/counter_reg[6]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y30         FDRE (Setup_fdre_C_R)       -0.429    14.588    audio_out/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -11.924    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 audio_out/prev_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_out/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.843ns  (logic 2.500ns (36.536%)  route 4.343ns (63.464%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.560     5.081    audio_out/clock_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  audio_out/prev_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  audio_out/prev_num_reg[3]/Q
                         net (fo=1, routed)           0.592     6.130    pointer/prev_num_reg[6]_6[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.254 f  pointer/sound_type_i_4/O
                         net (fo=1, routed)           0.469     6.723    pointer/sound_type_i_4_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.847 f  pointer/sound_type_i_3/O
                         net (fo=5, routed)           0.580     7.427    pointer/sound_type_i_3_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.551 r  pointer/counter_clk[24]_i_2/O
                         net (fo=3, routed)           0.771     8.322    pointer/counter_clk[24]_i_2_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.150     8.472 r  pointer/counter_clk[16]_i_1/O
                         net (fo=2, routed)           0.638     9.110    audio_out/D[9]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.328     9.438 r  audio_out/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.438    audio_out/counter0_carry__0_i_3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.988 r  audio_out/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.988    audio_out/counter0_carry__0_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.259 r  audio_out/counter0_carry__1/CO[0]
                         net (fo=1, routed)           0.461    10.719    audio_out/counter0_carry__1_n_3
    SLICE_X45Y35         LUT2 (Prop_lut2_I0_O)        0.373    11.092 r  audio_out/counter[0]_i_1/O
                         net (fo=27, routed)          0.831    11.924    audio_out/counter
    SLICE_X44Y30         FDRE                                         r  audio_out/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.437    14.778    audio_out/clock_IBUF_BUFG
    SLICE_X44Y30         FDRE                                         r  audio_out/counter_reg[7]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X44Y30         FDRE (Setup_fdre_C_R)       -0.429    14.588    audio_out/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -11.924    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 audio_out/prev_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_out/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 2.500ns (37.304%)  route 4.202ns (62.696%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.560     5.081    audio_out/clock_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  audio_out/prev_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  audio_out/prev_num_reg[3]/Q
                         net (fo=1, routed)           0.592     6.130    pointer/prev_num_reg[6]_6[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.254 f  pointer/sound_type_i_4/O
                         net (fo=1, routed)           0.469     6.723    pointer/sound_type_i_4_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.847 f  pointer/sound_type_i_3/O
                         net (fo=5, routed)           0.580     7.427    pointer/sound_type_i_3_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.551 r  pointer/counter_clk[24]_i_2/O
                         net (fo=3, routed)           0.771     8.322    pointer/counter_clk[24]_i_2_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.150     8.472 r  pointer/counter_clk[16]_i_1/O
                         net (fo=2, routed)           0.638     9.110    audio_out/D[9]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.328     9.438 r  audio_out/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.438    audio_out/counter0_carry__0_i_3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.988 r  audio_out/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.988    audio_out/counter0_carry__0_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.259 r  audio_out/counter0_carry__1/CO[0]
                         net (fo=1, routed)           0.461    10.719    audio_out/counter0_carry__1_n_3
    SLICE_X45Y35         LUT2 (Prop_lut2_I0_O)        0.373    11.092 r  audio_out/counter[0]_i_1/O
                         net (fo=27, routed)          0.691    11.783    audio_out/counter
    SLICE_X44Y31         FDRE                                         r  audio_out/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.438    14.779    audio_out/clock_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  audio_out/counter_reg[10]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X44Y31         FDRE (Setup_fdre_C_R)       -0.429    14.589    audio_out/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -11.783    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 audio_out/prev_num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_out/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.702ns  (logic 2.500ns (37.304%)  route 4.202ns (62.696%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.560     5.081    audio_out/clock_IBUF_BUFG
    SLICE_X47Y34         FDRE                                         r  audio_out/prev_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  audio_out/prev_num_reg[3]/Q
                         net (fo=1, routed)           0.592     6.130    pointer/prev_num_reg[6]_6[0]
    SLICE_X47Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.254 f  pointer/sound_type_i_4/O
                         net (fo=1, routed)           0.469     6.723    pointer/sound_type_i_4_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.847 f  pointer/sound_type_i_3/O
                         net (fo=5, routed)           0.580     7.427    pointer/sound_type_i_3_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.551 r  pointer/counter_clk[24]_i_2/O
                         net (fo=3, routed)           0.771     8.322    pointer/counter_clk[24]_i_2_n_0
    SLICE_X42Y34         LUT4 (Prop_lut4_I0_O)        0.150     8.472 r  pointer/counter_clk[16]_i_1/O
                         net (fo=2, routed)           0.638     9.110    audio_out/D[9]
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.328     9.438 r  audio_out/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.438    audio_out/counter0_carry__0_i_3_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.988 r  audio_out/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.988    audio_out/counter0_carry__0_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.259 r  audio_out/counter0_carry__1/CO[0]
                         net (fo=1, routed)           0.461    10.719    audio_out/counter0_carry__1_n_3
    SLICE_X45Y35         LUT2 (Prop_lut2_I0_O)        0.373    11.092 r  audio_out/counter[0]_i_1/O
                         net (fo=27, routed)          0.691    11.783    audio_out/counter
    SLICE_X44Y31         FDRE                                         r  audio_out/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         1.438    14.779    audio_out/clock_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  audio_out/counter_reg[11]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X44Y31         FDRE (Setup_fdre_C_R)       -0.429    14.589    audio_out/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -11.783    
  -------------------------------------------------------------------
                         slack                                  2.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pointer/mc/right_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pointer/mc/right_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.214%)  route 0.210ns (59.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.559     1.442    pointer/mc/clock_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  pointer/mc/right_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  pointer/mc/right_down_reg/Q
                         net (fo=1, routed)           0.210     1.793    pointer/mc/right_down
    SLICE_X37Y34         FDRE                                         r  pointer/mc/right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.826     1.953    pointer/mc/clock_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  pointer/mc/right_reg/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.070     1.774    pointer/mc/right_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 pointer/mc/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pointer/mc/Inst_Ps2Interface/frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.908%)  route 0.111ns (37.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.560     1.443    pointer/mc/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  pointer/mc/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  pointer/mc/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.111     1.696    pointer/mc/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X30Y37         LUT3 (Prop_lut3_I2_O)        0.048     1.744 r  pointer/mc/Inst_Ps2Interface/frame[1]_i_1/O
                         net (fo=1, routed)           0.000     1.744    pointer/mc/Inst_Ps2Interface/p_1_in[1]
    SLICE_X30Y37         FDRE                                         r  pointer/mc/Inst_Ps2Interface/frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.828     1.955    pointer/mc/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X30Y37         FDRE                                         r  pointer/mc/Inst_Ps2Interface/frame_reg[1]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X30Y37         FDRE (Hold_fdre_C_D)         0.131     1.587    pointer/mc/Inst_Ps2Interface/frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pointer/mc/middle_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pointer/mc/middle_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.148%)  route 0.360ns (71.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.559     1.442    pointer/mc/clock_IBUF_BUFG
    SLICE_X33Y35         FDRE                                         r  pointer/mc/middle_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  pointer/mc/middle_down_reg/Q
                         net (fo=1, routed)           0.360     1.943    pointer/mc/middle_down
    SLICE_X37Y41         FDRE                                         r  pointer/mc/middle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.831     1.958    pointer/mc/clock_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  pointer/mc/middle_reg/C
                         clock pessimism             -0.249     1.709    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.061     1.770    pointer/mc/middle_reg
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pointer/mc/Inst_Ps2Interface/delay_20us_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pointer/mc/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.353%)  route 0.099ns (34.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.557     1.440    pointer/mc/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X28Y32         FDRE                                         r  pointer/mc/Inst_Ps2Interface/delay_20us_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  pointer/mc/Inst_Ps2Interface/delay_20us_count_reg[2]/Q
                         net (fo=6, routed)           0.099     1.680    pointer/mc/Inst_Ps2Interface/delay_20us_count_reg__0[2]
    SLICE_X29Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.725 r  pointer/mc/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.725    pointer/mc/Inst_Ps2Interface/plusOp__0[5]
    SLICE_X29Y32         FDRE                                         r  pointer/mc/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.825     1.952    pointer/mc/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  pointer/mc/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.092     1.545    pointer/mc/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pointer/mc/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pointer/mc/Inst_Ps2Interface/delay_20us_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.350%)  route 0.110ns (36.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.557     1.440    pointer/mc/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X28Y32         FDRE                                         r  pointer/mc/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  pointer/mc/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=8, routed)           0.110     1.691    pointer/mc/Inst_Ps2Interface/delay_20us_count_reg__0[0]
    SLICE_X29Y32         LUT5 (Prop_lut5_I3_O)        0.049     1.740 r  pointer/mc/Inst_Ps2Interface/delay_20us_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.740    pointer/mc/Inst_Ps2Interface/plusOp__0[4]
    SLICE_X29Y32         FDRE                                         r  pointer/mc/Inst_Ps2Interface/delay_20us_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.825     1.952    pointer/mc/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X29Y32         FDRE                                         r  pointer/mc/Inst_Ps2Interface/delay_20us_count_reg[4]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X29Y32         FDRE (Hold_fdre_C_D)         0.107     1.560    pointer/mc/Inst_Ps2Interface/delay_20us_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pointer/mc/x_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pointer/mc/xpos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.558     1.441    pointer/mc/clock_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  pointer/mc/x_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  pointer/mc/x_pos_reg[11]/Q
                         net (fo=3, routed)           0.124     1.706    pointer/mc/x_pos[11]
    SLICE_X35Y35         FDRE                                         r  pointer/mc/xpos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.826     1.953    pointer/mc/clock_IBUF_BUFG
    SLICE_X35Y35         FDRE                                         r  pointer/mc/xpos_reg[11]/C
                         clock pessimism             -0.497     1.456    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.070     1.526    pointer/mc/xpos_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 pointer/mc/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pointer/mc/Inst_Ps2Interface/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.493%)  route 0.138ns (49.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.560     1.443    pointer/mc/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  pointer/mc/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  pointer/mc/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.138     1.722    pointer/mc/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X35Y37         FDRE                                         r  pointer/mc/Inst_Ps2Interface/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.827     1.954    pointer/mc/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X35Y37         FDRE                                         r  pointer/mc/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.066     1.542    pointer/mc/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 pointer/mc/Inst_Ps2Interface/frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pointer/mc/Inst_Ps2Interface/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.674%)  route 0.137ns (42.326%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.560     1.443    pointer/mc/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  pointer/mc/Inst_Ps2Interface/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  pointer/mc/Inst_Ps2Interface/frame_reg[6]/Q
                         net (fo=3, routed)           0.137     1.721    pointer/mc/Inst_Ps2Interface/CONV_INTEGER[5]
    SLICE_X30Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.766 r  pointer/mc/Inst_Ps2Interface/rx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.766    pointer/mc/Inst_Ps2Interface/rx_parity_i_1_n_0
    SLICE_X30Y38         FDRE                                         r  pointer/mc/Inst_Ps2Interface/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.830     1.957    pointer/mc/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  pointer/mc/Inst_Ps2Interface/rx_parity_reg/C
                         clock pessimism             -0.497     1.460    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.120     1.580    pointer/mc/Inst_Ps2Interface/rx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 pointer/mc/Inst_Ps2Interface/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pointer/mc/Inst_Ps2Interface/read_data_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.561     1.444    pointer/mc/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  pointer/mc/Inst_Ps2Interface/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  pointer/mc/Inst_Ps2Interface/FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.122     1.707    pointer/mc/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[5]
    SLICE_X30Y38         FDRE                                         r  pointer/mc/Inst_Ps2Interface/read_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.830     1.957    pointer/mc/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X30Y38         FDRE                                         r  pointer/mc/Inst_Ps2Interface/read_data_reg/C
                         clock pessimism             -0.497     1.460    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.060     1.520    pointer/mc/Inst_Ps2Interface/read_data_reg
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pointer/mc/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pointer/mc/Inst_Ps2Interface/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.271%)  route 0.139ns (49.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.560     1.443    pointer/mc/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X31Y37         FDRE                                         r  pointer/mc/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  pointer/mc/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.139     1.724    pointer/mc/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X34Y37         FDRE                                         r  pointer/mc/Inst_Ps2Interface/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=401, routed)         0.827     1.954    pointer/mc/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  pointer/mc/Inst_Ps2Interface/rx_data_reg[1]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.059     1.535    pointer/mc/Inst_Ps2Interface/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y36   audio_out/audio_volume_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y37   audio_out/audio_volume_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y30   audio_out/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y30   audio_out/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y30   audio_out/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y31   audio_out/counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y31   audio_out/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y37   audio_out/s125/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y37   audio_out/s125/signal_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   pointer/mc/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   pointer/mc/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   pointer/mc/Inst_Ps2Interface/delay_63clk_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   pointer/mc/Inst_Ps2Interface/delay_63clk_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   pointer/mc/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   pointer/mc/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   pointer/mc/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   pointer/mc/Inst_Ps2Interface/delay_63clk_done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   audio_out/s250/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   audio_out/s250/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   check_valid_number/refresh_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   check_valid_number/refresh_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y26   check_valid_number/refresh_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   check_valid_number/refresh_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   check_valid_number/refresh_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   check_valid_number/refresh_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   check_valid_number/refresh_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   oled_clk/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   oled_clk/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y49   oled_clk/COUNT_reg[2]/C



