$date
	Mon May 31 12:05:19 2021
$end
$version
	ModelSim Version 2020.1_3
$end
$timescale
	1ps
$end

$scope module fifo_tb $end
$var parameter 32 ! COL_BIT_WIDTH $end
$var parameter 32 " ROWS $end
$var parameter 32 # ROW_ADDR_WIDTH $end
$var reg 1 $ clk $end
$var reg 1 % reset_n $end
$var reg 1 & w_req $end
$var reg 1 ' r_req $end
$var reg 32 ( w_data [31:0] $end
$var reg 32 ) r_data [31:0] $end
$var reg 4 * head [3:0] $end
$var reg 4 + tail [3:0] $end
$var reg 1 , w_stall $end
$var reg 1 - r_stall $end

$scope begin defaults $end
$upscope $end

$scope begin dump_vars $end
$upscope $end

$scope begin clk_gen $end
$upscope $end

$scope begin reset_n_gen $end
$upscope $end

$scope task w_driver $end
$var reg 1 . req $end
$var reg 32 / data [31:0] $end
$upscope $end

$scope task w_run_driver $end
$var integer 32 0 w_i $end
$upscope $end

$scope task r_run_driver $end
$var integer 32 1 r_i $end
$upscope $end

$scope module DUT $end
$var parameter 32 2 ROWS $end
$var parameter 32 3 COL_BIT_WIDTH $end
$var parameter 32 4 ROW_ADDR_WIDTH $end
$var wire 1 5 clk $end
$var wire 1 6 reset_n $end
$var wire 1 7 w_req $end
$var wire 1 8 r_req $end
$var wire 1 9 w_data [31] $end
$var wire 1 : w_data [30] $end
$var wire 1 ; w_data [29] $end
$var wire 1 < w_data [28] $end
$var wire 1 = w_data [27] $end
$var wire 1 > w_data [26] $end
$var wire 1 ? w_data [25] $end
$var wire 1 @ w_data [24] $end
$var wire 1 A w_data [23] $end
$var wire 1 B w_data [22] $end
$var wire 1 C w_data [21] $end
$var wire 1 D w_data [20] $end
$var wire 1 E w_data [19] $end
$var wire 1 F w_data [18] $end
$var wire 1 G w_data [17] $end
$var wire 1 H w_data [16] $end
$var wire 1 I w_data [15] $end
$var wire 1 J w_data [14] $end
$var wire 1 K w_data [13] $end
$var wire 1 L w_data [12] $end
$var wire 1 M w_data [11] $end
$var wire 1 N w_data [10] $end
$var wire 1 O w_data [9] $end
$var wire 1 P w_data [8] $end
$var wire 1 Q w_data [7] $end
$var wire 1 R w_data [6] $end
$var wire 1 S w_data [5] $end
$var wire 1 T w_data [4] $end
$var wire 1 U w_data [3] $end
$var wire 1 V w_data [2] $end
$var wire 1 W w_data [1] $end
$var wire 1 X w_data [0] $end
$var reg 32 Y r_data [31:0] $end
$var reg 4 Z head [3:0] $end
$var reg 4 [ tail [3:0] $end
$var reg 1 \ w_stall $end
$var reg 1 ] r_stall $end
$var reg 1 ^ full $end
$var reg 1 _ empty $end

$scope begin full_condition $end
$upscope $end

$scope begin empty_condition $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1%
0&
0'
b0 (
b0 )
bx *
bx +
0,
0-
b0 Y
bx Z
bx [
0\
0]
0^
0_
x.
bx /
b100000 !
b1000 "
b11 #
b1000 2
b100000 3
b11 4
b0 0
b0 1
15
16
07
08
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
$end
#5
0$
0%
05
06
b0 Z
b0 [
b0 +
b0 *
1_
1]
1-
#10
1$
15
#15
1.
b1110 /
1%
0$
16
05
#20
1$
15
1&
b1110 (
b1 0
b10010 /
17
1W
1V
1U
#25
0$
05
#30
1$
15
b10010 (
b10 0
b10000 /
0V
0U
1T
b1 [
b1 +
0_
0]
0-
#35
0$
05
#40
1$
15
b10000 (
b11 0
0.
b1010 /
b1 1
0W
b10 [
b10 +
#45
0$
05
#50
1$
15
0&
b0 (
b100 0
1.
b1000 /
b10 1
07
0T
b11 [
b11 +
#55
0$
05
#60
1$
15
1&
b1000 (
b101 0
b10100 /
b11 1
17
1U
#65
0$
05
#70
1$
15
b10100 (
b110 0
b10101 /
1'
b100 1
1V
0U
1T
18
b1110 Y
b1110 )
b100 [
b100 +
#75
0$
05
#80
1$
15
b10101 (
b111 0
b10110 /
b101 1
1X
b101 [
b1 Z
b1 *
b101 +
b10010 Y
b10010 )
#85
0$
05
#90
1$
15
b10110 (
b1000 0
b10111 /
0'
b110 1
0X
1W
08
b0 Y
b0 )
b110 [
b10 Z
b10 *
b110 +
#95
0$
05
#100
1$
15
b10111 (
b1001 0
b11000 /
b111 1
1X
b111 [
b111 +
#105
0$
05
#110
1$
15
b11000 (
b1010 0
b11001 /
b1000 1
0X
0W
0V
1U
b1000 [
b1000 +
#115
0$
05
#120
1$
15
b11001 (
b1011 0
0.
b0 /
b1001 1
1X
b1001 [
b1001 +
#125
0$
05
#130
1$
15
0&
b0 (
b1100 0
b1010 1
07
0X
0U
0T
b1010 [
b1010 +
1^
1\
1,
#135
0$
05
#140
1$
15
#145
0$
05
#150
1$
15
b1011 1
#155
0$
05
#160
1$
15
#165
0$
05
#170
1$
15
1'
b1100 1
18
b10000 Y
b10000 )
#175
0$
05
#180
1$
15
b11 Z
b11 *
b1000 Y
b1000 )
0^
0\
0,
#185
0$
05
#190
1$
15
b1101 1
b100 Z
b100 *
b10100 Y
b10100 )
#195
0$
05
#200
1$
15
b1101 0
b1110 1
b101 Z
b101 *
b10101 Y
b10101 )
#205
0$
05
#210
1$
15
b1110 0
b1111 1
b110 Z
b110 *
b10110 Y
b10110 )
#215
0$
05
#220
1$
15
b1111 0
b10000 1
b111 Z
b111 *
b10111 Y
b10111 )
#225
0$
05
#230
1$
15
b10000 0
b10001 1
b1000 Z
b1000 *
b11000 Y
b11000 )
#235
0$
05
#240
1$
15
b10001 0
b10010 1
b1001 Z
b1001 *
b11001 Y
b11001 )
#245
0$
05
#250
1$
15
b10010 0
1.
b1001 /
b10011 1
b1010 Z
b1010 *
b10000 Y
b10000 )
1_
1]
b0 Y
b0 )
1-
#255
0$
05
#260
1$
15
1&
b1001 (
b10011 0
17
1X
1U
#265
0$
05
#270
1$
15
b1011 [
b1011 +
0_
0]
b1001 Y
b1001 )
0-
#275
0$
05
#280
1$
15
b1100 [
b1011 Z
b1011 *
b1100 +
#285
0$
05
#290
1$
15
b1101 [
b1100 Z
b1100 *
b1101 +
#295
0$
05
