// Generated by CIRCT firtool-1.76.0
// VCS coverage exclude_file
module mem_64x44(	// src/main/scala/memories/memories.scala:222:24
  input  [5:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [43:0] R0_data,
  input  [5:0]  R1_addr,
  input         R1_en,
                R1_clk,
  output [43:0] R1_data,
  input  [5:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [43:0] W0_data
);

  reg [43:0] Memory[0:63];	// src/main/scala/memories/memories.scala:222:24
  reg        _R0_en_d0;	// src/main/scala/memories/memories.scala:222:24
  reg [5:0]  _R0_addr_d0;	// src/main/scala/memories/memories.scala:222:24
  always @(posedge R0_clk) begin	// src/main/scala/memories/memories.scala:222:24
    _R0_en_d0 <= R0_en;	// src/main/scala/memories/memories.scala:222:24
    _R0_addr_d0 <= R0_addr;	// src/main/scala/memories/memories.scala:222:24
  end // always @(posedge)
  reg        _R1_en_d0;	// src/main/scala/memories/memories.scala:222:24
  reg [5:0]  _R1_addr_d0;	// src/main/scala/memories/memories.scala:222:24
  always @(posedge R1_clk) begin	// src/main/scala/memories/memories.scala:222:24
    _R1_en_d0 <= R1_en;	// src/main/scala/memories/memories.scala:222:24
    _R1_addr_d0 <= R1_addr;	// src/main/scala/memories/memories.scala:222:24
  end // always @(posedge)
  always @(posedge W0_clk) begin	// src/main/scala/memories/memories.scala:222:24
    if (W0_en & 1'h1)	// src/main/scala/memories/memories.scala:222:24
      Memory[W0_addr] <= W0_data;	// src/main/scala/memories/memories.scala:222:24
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/memories/memories.scala:222:24
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/memories/memories.scala:222:24
      reg [31:0] _RANDOM;	// src/main/scala/memories/memories.scala:222:24
    `endif // RANDOMIZE_REG_INIT
    reg [63:0] _RANDOM_MEM;	// src/main/scala/memories/memories.scala:222:24
    initial begin	// src/main/scala/memories/memories.scala:222:24
      `INIT_RANDOM_PROLOG_	// src/main/scala/memories/memories.scala:222:24
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/memories/memories.scala:222:24
        for (logic [6:0] i = 7'h0; i < 7'h40; i += 7'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/memories/memories.scala:222:24
          end
          Memory[i[5:0]] = _RANDOM_MEM[43:0];	// src/main/scala/memories/memories.scala:222:24
        end
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/memories/memories.scala:222:24
        _RANDOM = {`RANDOM};	// src/main/scala/memories/memories.scala:222:24
        _R0_en_d0 = _RANDOM[0];	// src/main/scala/memories/memories.scala:222:24
        _R0_addr_d0 = _RANDOM[6:1];	// src/main/scala/memories/memories.scala:222:24
        _R1_en_d0 = _RANDOM[7];	// src/main/scala/memories/memories.scala:222:24
        _R1_addr_d0 = _RANDOM[13:8];	// src/main/scala/memories/memories.scala:222:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 44'bx;	// src/main/scala/memories/memories.scala:222:24
  assign R1_data = _R1_en_d0 ? Memory[_R1_addr_d0] : 44'bx;	// src/main/scala/memories/memories.scala:222:24
endmodule

