
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'jtg239' on host 'en-ec-rhel-ecelinux-18.coecis.cornell.edu' (Linux_x86_64 version 4.18.0-553.27.1.el8_10.x86_64) on Sun Nov 17 19:51:22 EST 2024
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj'.
INFO: [HLS 200-10] Adding design file 'mlp.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'mlp_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/jtg239/ece6775/fin_prj/HLS-Final-Project/ecelinux/mlp.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1168.152 ; gain = 530.125 ; free physical = 536 ; free virtual = 24085
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1168.152 ; gain = 530.125 ; free physical = 536 ; free virtual = 24085
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.121 ; gain = 533.094 ; free physical = 506 ; free virtual = 24058
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'dense<9, 64>' into 'mlp_monte_carlo' (mlp.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'relu<64>' into 'mlp_monte_carlo' (mlp.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'apply_dropout<64>' into 'mlp_monte_carlo' (mlp.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<64, 32>' into 'mlp_monte_carlo' (mlp.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'relu<32>' into 'mlp_monte_carlo' (mlp.cpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'apply_dropout<32>' into 'mlp_monte_carlo' (mlp.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<32, 16>' into 'mlp_monte_carlo' (mlp.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<16, 16>' into 'mlp_monte_carlo' (mlp.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<16, 1>' into 'mlp_monte_carlo' (mlp.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_mean' into 'mlp_monte_carlo' (mlp.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_variance' into 'mlp_monte_carlo' (mlp.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'mlp_xcel' into 'dut' (mlp.cpp:27) automatically.
WARNING: [SYNCHK 200-120] ./layer.h:50: multiplication is assumed not to overflow by default, otherwise, please add option '-fwrapv'.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1171.121 ; gain = 533.094 ; free physical = 503 ; free virtual = 24056
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (./layer.h:14) in function 'dense<16, 1>' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (./layer.h:14) in function 'dense<16, 1>' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'dense4.V' (mlp.cpp:52) automatically.
INFO: [XFORM 203-102] Partitioning array 'w5.V' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'dense<9, 64>' into 'mlp_monte_carlo' (mlp.cpp:65) automatically.
INFO: [XFORM 203-602] Inlining function 'relu<64>' into 'mlp_monte_carlo' (mlp.cpp:66) automatically.
INFO: [XFORM 203-602] Inlining function 'apply_dropout<64>' into 'mlp_monte_carlo' (mlp.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<64, 32>' into 'mlp_monte_carlo' (mlp.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'relu<32>' into 'mlp_monte_carlo' (mlp.cpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'apply_dropout<32>' into 'mlp_monte_carlo' (mlp.cpp:71) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<32, 16>' into 'mlp_monte_carlo' (mlp.cpp:73) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<16, 16>' into 'mlp_monte_carlo' (mlp.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'dense<16, 1>' into 'mlp_monte_carlo' (mlp.cpp:81) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_mean' into 'mlp_monte_carlo' (mlp.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'calculate_variance' into 'mlp_monte_carlo' (mlp.cpp:85) automatically.
INFO: [XFORM 203-602] Inlining function 'mlp_xcel' into 'dut' (mlp.cpp:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:35:5) to (./layer.h:34:29) in function 'mlp_monte_carlo'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:35:5) to (./layer.h:34:29) in function 'mlp_monte_carlo'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./layer.h:35:5) to (./layer.h:34:29) in function 'apply_dropout<16>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'apply_dropout<16>' into 'mlp_monte_carlo' (mlp.cpp:75) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.121 ; gain = 533.094 ; free physical = 470 ; free virtual = 24024
INFO: [HLS 200-472] Inferring partial write operation for 'data.V' (./layer.h:27:7)
INFO: [HLS 200-472] Inferring partial write operation for 'dense0.V' (./layer.h:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dense0.V' (./layer.h:27:7)
INFO: [HLS 200-472] Inferring partial write operation for 'dropout0.V' (./layer.h:35:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dense1.V' (./layer.h:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dense1.V' (./layer.h:27:7)
INFO: [HLS 200-472] Inferring partial write operation for 'dropout1.V' (./layer.h:35:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dense2.V' (./layer.h:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dropout2.V' (./layer.h:35:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dense3.V' (./layer.h:19:5)
INFO: [HLS 200-472] Inferring partial write operation for 'dropout3.V' (./layer.h:35:5)
INFO: [HLS 200-472] Inferring partial write operation for 'outputs.V' (mlp.cpp:82:7)
INFO: [HLS 200-472] Inferring partial write operation for 'input.V' (mlp.cpp:23:16)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1171.121 ; gain = 533.094 ; free physical = 453 ; free virtual = 24009
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'relu<16>' to 'relu_16_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.94 seconds; current allocated memory: 177.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 177.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_monte_carlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 178.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 179.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 180.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 180.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_16_s'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 180.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_monte_carlo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_b1_V' to 'mlp_monte_carlo_bbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_w1_V' to 'mlp_monte_carlo_wcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_b2_V' to 'mlp_monte_carlo_bdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_w2_V' to 'mlp_monte_carlo_weOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_b3_V' to 'mlp_monte_carlo_bfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_w3_V' to 'mlp_monte_carlo_wg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_b4_V' to 'mlp_monte_carlo_bhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_w4_V' to 'mlp_monte_carlo_wibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_w5_V_0' to 'mlp_monte_carlo_wjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_outputs_V' to 'mlp_monte_carlo_okbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dense0_V' to 'mlp_monte_carlo_dlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dense1_V' to 'mlp_monte_carlo_dmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dense2_V' to 'mlp_monte_carlo_dncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dense3_V' to 'mlp_monte_carlo_docq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dropout0_V' to 'mlp_monte_carlo_dpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dropout1_V' to 'mlp_monte_carlo_dqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dropout2_V' to 'mlp_monte_carlo_drcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_monte_carlo_dropout3_V' to 'mlp_monte_carlo_dsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mac_muladd_16s_15s_26ns_26_1_1' to 'dut_mac_muladd_16tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mac_muladd_16s_13s_26ns_26_1_1' to 'dut_mac_muladd_16udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mac_muladd_16s_14s_26ns_26_1_1' to 'dut_mac_muladd_16vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mac_muladd_12s_16s_26ns_26_1_1' to 'dut_mac_muladd_12wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mul_mul_18ns_16s_34_1_1' to 'dut_mul_mul_18ns_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_mac_muladd_17s_17s_26ns_26_1_1' to 'dut_mac_muladd_17yd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_12wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_16tde': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mac_muladd_17yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dut_mul_mul_18ns_xdS': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_monte_carlo'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 183.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_in_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dut/strm_out_V_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dut' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'outputs_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dut'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 188.960 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.92 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_bbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_wcud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_bdEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_weOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_bfYi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_wg8j_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_bhbi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_wibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_monte_carlo_wjbC_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_monte_carlo_okbM_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mlp_monte_carlo_dlbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_monte_carlo_dmb6_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_monte_carlo_dncg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'dut_input_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1171.121 ; gain = 533.094 ; free physical = 420 ; free virtual = 23983
INFO: [VHDL 208-304] Generating VHDL RTL for dut.
INFO: [VLOG 209-307] Generating Verilog RTL for dut.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 19:51:57 2024...
INFO: [HLS 200-112] Total elapsed time: 44.77 seconds; peak allocated memory: 188.960 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Nov 17 19:52:07 2024...
