

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:33:20 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.309 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      2|        -|        -|    -|
|Expression           |        -|      0|        0|     1128|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        -|      -|      171|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      2|      171|     1164|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------------------------+-----------------------------------------+--------------+
    |                  Instance                  |                  Module                 |  Expression  |
    +--------------------------------------------+-----------------------------------------+--------------+
    |myproject_mac_mul_sub_8s_4s_16ns_16_1_1_U2  |myproject_mac_mul_sub_8s_4s_16ns_16_1_1  | i0 * i1 - i2 |
    |myproject_mac_muladd_8s_4s_13ns_13_1_1_U1   |myproject_mac_muladd_8s_4s_13ns_13_1_1   | i0 + i1 * i2 |
    +--------------------------------------------+-----------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln728_1_fu_315_p2             |     *    |      0|  0|  49|           9|           4|
    |mul_ln728_2_fu_351_p2             |     *    |      0|  0|  40|           8|           4|
    |mul_ln728_3_fu_850_p2             |     *    |      0|  0|  33|           7|           4|
    |mul_ln728_4_fu_972_p2             |     *    |      0|  0|  33|           7|           4|
    |mul_ln728_5_fu_1092_p2            |     *    |      0|  0|  33|           7|           4|
    |mul_ln728_fu_663_p2               |     *    |      0|  0|  33|           7|           4|
    |r_V_10_fu_333_p2                  |     *    |      0|  0|  11|           4|           4|
    |r_V_14_fu_423_p2                  |     *    |      0|  0|  11|           4|           4|
    |r_V_25_fu_201_p2                  |     *    |      0|  0|  11|           4|           4|
    |r_V_26_fu_257_p2                  |     *    |      0|  0|  11|           4|           4|
    |r_V_29_fu_737_p2                  |     *    |      0|  0|  17|           5|           4|
    |r_V_32_fu_305_p2                  |     *    |      0|  0|  17|           5|           4|
    |r_V_33_fu_818_p2                  |     *    |      0|  0|  23|           6|           4|
    |r_V_37_fu_441_p2                  |     *    |      0|  0|  11|           4|           4|
    |r_V_38_fu_464_p2                  |     *    |      0|  0|  11|           4|           4|
    |r_V_39_fu_470_p2                  |     *    |      0|  0|  23|           6|           4|
    |r_V_40_fu_490_p2                  |     *    |      0|  0|  11|           4|           4|
    |r_V_41_fu_514_p2                  |     *    |      0|  0|  11|           4|           4|
    |add_ln1192_1_fu_1017_p2           |     +    |      0|  0|  20|          16|          16|
    |add_ln1192_fu_940_p2              |     +    |      0|  0|  20|          16|          16|
    |grp_fu_1133_p2                    |     +    |      0|  0|  20|          13|          13|
    |r_V_18_fu_959_p2                  |     +    |      0|  0|  15|           7|           7|
    |r_V_fu_653_p2                     |     +    |      0|  0|  15|           7|           7|
    |ret_V_10_fu_834_p2                |     +    |      0|  0|  25|          18|          18|
    |ret_V_12_fu_912_p2                |     +    |      0|  0|  20|          18|          20|
    |ret_V_13_fu_1023_p2               |     +    |      0|  0|  20|          16|          16|
    |ret_V_16_fu_532_p2                |     +    |      0|  0|  20|          14|          14|
    |ret_V_17_fu_554_p2                |     +    |      0|  0|  22|          15|          15|
    |ret_V_20_fu_1116_p2               |     +    |      0|  0|  20|          20|          20|
    |ret_V_3_fu_636_p2                 |     +    |      0|  0|  21|          14|          14|
    |ret_V_5_fu_720_p2                 |     +    |      0|  0|  20|          16|          16|
    |ret_V_6_fu_755_p2                 |     +    |      0|  0|  20|          16|          16|
    |ret_V_7_fu_792_p2                 |     +    |      0|  0|  20|          15|          16|
    |ret_V_9_fu_387_p2                 |     +    |      0|  0|  24|          17|          17|
    |r_V_24_fu_1082_p2                 |     -    |      0|  0|  15|           7|           7|
    |r_V_28_fu_702_p2                  |     -    |      0|  0|  15|           1|           8|
    |r_V_30_fu_772_p2                  |     -    |      0|  0|  15|           1|           8|
    |r_V_34_fu_840_p2                  |     -    |      0|  0|  15|           7|           7|
    |r_V_35_fu_888_p2                  |     -    |      0|  0|  15|           8|           8|
    |r_V_44_fu_1054_p2                 |     -    |      0|  0|  15|           7|           7|
    |ret_V_11_fu_871_p2                |     -    |      0|  0|  26|          19|          19|
    |ret_V_14_fu_484_p2                |     -    |      0|  0|  21|           1|          14|
    |ret_V_15_fu_508_p2                |     -    |      0|  0|  20|          14|          14|
    |ret_V_18_fu_576_p2                |     -    |      0|  0|  20|          16|          16|
    |ret_V_19_fu_1076_p2               |     -    |      0|  0|  27|          20|          20|
    |ret_V_4_fu_685_p2                 |     -    |      0|  0|  22|          15|          15|
    |ret_V_8_fu_369_p2                 |     -    |      0|  0|  23|          16|          16|
    |ret_V_fu_215_p2                   |     -    |      0|  0|  19|           1|          12|
    |sub_ln1192_2_fu_906_p2            |     -    |      0|  0|  20|          20|          20|
    |sub_ln1192_4_fu_459_p2            |     -    |      0|  0|  23|          16|          16|
    |sub_ln1192_5_fu_990_p2            |     -    |      0|  0|  20|          16|          16|
    |sub_ln1192_6_fu_594_p2            |     -    |      0|  0|  20|          16|          16|
    |sub_ln1192_7_fu_1110_p2           |     -    |      0|  0|  20|          20|          20|
    |sub_ln1192_fu_786_p2              |     -    |      0|  0|  20|          16|          16|
    |sub_ln728_fu_999_p2               |     -    |      0|  0|  15|           6|           6|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |y_3_V                             |    xor   |      0|  0|   5|           4|           5|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1128|         587|         603|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|   64|        128|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|   67|        134|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |p_Val2_23_reg_1166       |   4|   0|    4|          0|
    |r_V_26_reg_1172          |   8|   0|    8|          0|
    |r_V_31_reg_1182          |   4|   0|    5|          1|
    |r_V_38_reg_1220          |   8|   0|    8|          0|
    |r_V_9_reg_1197           |   4|   0|    6|          2|
    |ret_V_2_reg_1177         |  13|   0|   13|          0|
    |ret_V_9_reg_1192         |  13|   0|   17|          4|
    |sext_ln1116_4_reg_1202   |   8|   0|   10|          2|
    |sext_ln1118_10_reg_1187  |  10|   0|   10|          0|
    |sub_ln1192_4_reg_1215    |  16|   0|   16|          0|
    |tmp_1_reg_1150           |   4|   0|    4|          0|
    |tmp_2_reg_1158           |   4|   0|    4|          0|
    |tmp_5_reg_1207           |   4|   0|    4|          0|
    |trunc_ln708_5_reg_1225   |   4|   0|    4|          0|
    |x_V_ap_vld_preg          |   1|   0|    1|          0|
    |x_V_preg                 |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 171|   0|  180|          9|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |   64|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |    4|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |    4|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |    4|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |    4|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |    4|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

