# Verilog - 2. Basic Syntax

> [!Note|style:callout|label:Infor]
> Initially published by YiDingg at 08:54 on 2025-10-18 in Beijing.

>参考资料：
- [菜鸟教程 > Verilog](https://www.runoob.com/w3cnote/verilog-tutorial.html)
- [野火 > FGPA Verilog 开发实战指南 > 初识 Verilog HDL](https://doc.embedfire.com/fpga/altera/ep4ce10_mini/zh/latest/fpga/Verilog_HDL.html)
- [DCE 数字电路实验 - 0. 课程信息与准备](<Electronics/DCE 数字电路实验 - 0. 课程信息与准备.md>)

## 1. 基本语法

<div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2025-10-18-08-57-09_Verilog - 2. Basic Syntax.png"/></div>
<div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2025-10-18-09-03-52_Verilog - 2. Basic Syntax.png"/></div>
<div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2025-10-18-09-07-14_Verilog - 2. Basic Syntax.png"/></div>
<div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2025-10-18-09-14-56_Verilog - 2. Basic Syntax.png"/></div>
<div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2025-10-18-09-21-44_Verilog - 2. Basic Syntax.png"/></div>
<div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2025-10-18-09-34-05_Verilog - 2. Basic Syntax.png"/></div>
<div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2025-10-18-09-38-52_Verilog - 2. Basic Syntax.png"/></div>
<div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2025-10-18-10-00-27_Verilog - 2. Basic Syntax.png"/></div>

## 2. 重点与技巧

<div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2025-10-18-09-58-12_Verilog - 2. Basic Syntax.png"/></div>

## 3. 常见疑惑点

<div class='center'>

| 问题 | 解答 |
|:-:|:-:|
 | Q1. Verilog 中的 "综合"，“可综合/不可综合”，“综合器” 是什么？ | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2025-10-18-10-11-41_Verilog - 2. Basic Syntax.png"/></div> |
 | Q2. 阻塞赋值与非阻塞赋值的区别？什么时候用阻塞，什么时候用非阻塞？  | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2025-10-18-10-20-46_Verilog - 2. Basic Syntax.png"/></div><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2025-10-18-10-32-16_Verilog - 2. Basic Syntax.png"/></div> |
</div>

<!-- <div class='center'>

| Q1. Verilog 中的 "综合"，“可综合/不可综合”，“综合器” 是什么？ | Q2. 阻塞赋值与非阻塞赋值的区别？什么时候用阻塞，什么时候用非阻塞？ | Q3.  |
|:-:|:-:|:-:|
 | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2025-10-18-10-11-41_Verilog - 2. Basic Syntax.png"/></div> | <div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2025-10-18-10-20-46_Verilog - 2. Basic Syntax.png"/></div><div class="center"><img src="https://imagebank-0.oss-cn-beijing.aliyuncs.com/VS-PicGo/2025-10-18-10-32-16_Verilog - 2. Basic Syntax.png"/></div> |  |
 |  |  |  |
</div> -->