

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:36:54 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_15 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       94|       94|  0.940 us|  0.940 us|   95|   95|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 40 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 41 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 42 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add37120_loc = alloca i64 1"   --->   Operation 43 'alloca' 'add37120_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add33724_loc = alloca i64 1"   --->   Operation 44 'alloca' 'add33724_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add30128_loc = alloca i64 1"   --->   Operation 45 'alloca' 'add30128_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add27432_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add27432_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add23936_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add23936_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add21341_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add21341_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add11813_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add11813_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add13114_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add13114_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add15115_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add15115_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add18016_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add18016_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%arg1_r_0_0262_loc = alloca i64 1"   --->   Operation 53 'alloca' 'arg1_r_0_0262_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_130_0263_loc = alloca i64 1"   --->   Operation 54 'alloca' 'arg1_r_130_0263_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_231_0264_loc = alloca i64 1"   --->   Operation 55 'alloca' 'arg1_r_231_0264_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_1_0_0265_loc = alloca i64 1"   --->   Operation 56 'alloca' 'arg1_r_1_0_0265_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0266_loc = alloca i64 1"   --->   Operation 57 'alloca' 'arg1_r_1_1_0266_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_1_2_0267_loc = alloca i64 1"   --->   Operation 58 'alloca' 'arg1_r_1_2_0267_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg1_r_2_0_0268_loc = alloca i64 1"   --->   Operation 59 'alloca' 'arg1_r_2_0_0268_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_2_1_0269_loc = alloca i64 1"   --->   Operation 60 'alloca' 'arg1_r_2_1_0269_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_2_2_0270_loc = alloca i64 1"   --->   Operation 61 'alloca' 'arg1_r_2_2_0270_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg1_r_3_0_0271_loc = alloca i64 1"   --->   Operation 62 'alloca' 'arg1_r_3_0_0271_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg1_r_3_1_0272_loc = alloca i64 1"   --->   Operation 63 'alloca' 'arg1_r_3_1_0272_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arg1_r_3_2_0273_loc = alloca i64 1"   --->   Operation 64 'alloca' 'arg1_r_3_2_0273_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 65 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 66 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_1 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 68 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 69 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [d3.cpp:17]   --->   Operation 71 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 72 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 74 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 75 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 76 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 77 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 78 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 80 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 1" [d3.cpp:30]   --->   Operation 81 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [2/2] (0.67ns)   --->   "%arr_load = load i4 %arr_addr" [d3.cpp:30]   --->   Operation 82 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 2" [d3.cpp:30]   --->   Operation 83 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [2/2] (0.67ns)   --->   "%arr_load_1 = load i4 %arr_addr_1" [d3.cpp:30]   --->   Operation 84 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 0.67>
ST_10 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i31 %arg1_r_3_2_0273_loc, i32 %arg1_r_3_1_0272_loc, i32 %arg1_r_3_0_0271_loc, i31 %arg1_r_2_2_0270_loc, i32 %arg1_r_2_1_0269_loc, i32 %arg1_r_2_0_0268_loc, i32 %arg1_r_1_2_0267_loc, i32 %arg1_r_1_1_0266_loc, i32 %arg1_r_1_0_0265_loc, i32 %arg1_r_231_0264_loc, i32 %arg1_r_130_0263_loc, i32 %arg1_r_0_0262_loc" [d3.cpp:17]   --->   Operation 85 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 86 [1/2] (0.67ns)   --->   "%arr_load = load i4 %arr_addr" [d3.cpp:30]   --->   Operation 86 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_10 : Operation 87 [1/2] (0.67ns)   --->   "%arr_load_1 = load i4 %arr_addr_1" [d3.cpp:30]   --->   Operation 87 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 3" [d3.cpp:30]   --->   Operation 88 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [2/2] (0.67ns)   --->   "%arr_load_2 = load i4 %arr_addr_2" [d3.cpp:30]   --->   Operation 89 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 4" [d3.cpp:30]   --->   Operation 90 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [2/2] (0.67ns)   --->   "%arr_load_3 = load i4 %arr_addr_3" [d3.cpp:30]   --->   Operation 91 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 11 <SV = 10> <Delay = 0.67>
ST_11 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i31 %arg1_r_3_2_0273_loc, i32 %arg1_r_3_1_0272_loc, i32 %arg1_r_3_0_0271_loc, i31 %arg1_r_2_2_0270_loc, i32 %arg1_r_2_1_0269_loc, i32 %arg1_r_2_0_0268_loc, i32 %arg1_r_1_2_0267_loc, i32 %arg1_r_1_1_0266_loc, i32 %arg1_r_1_0_0265_loc, i32 %arg1_r_231_0264_loc, i32 %arg1_r_130_0263_loc, i32 %arg1_r_0_0262_loc" [d3.cpp:17]   --->   Operation 92 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 93 [1/2] (0.67ns)   --->   "%arr_load_2 = load i4 %arr_addr_2" [d3.cpp:30]   --->   Operation 93 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_11 : Operation 94 [1/2] (0.67ns)   --->   "%arr_load_3 = load i4 %arr_addr_3" [d3.cpp:30]   --->   Operation 94 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%arr_addr_4 = getelementptr i64 %arr, i64 0, i64 5" [d3.cpp:30]   --->   Operation 95 'getelementptr' 'arr_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [2/2] (0.67ns)   --->   "%arr_load_4 = load i4 %arr_addr_4" [d3.cpp:30]   --->   Operation 96 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%arr_addr_5 = getelementptr i64 %arr, i64 0, i64 6" [d3.cpp:30]   --->   Operation 97 'getelementptr' 'arr_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [2/2] (0.67ns)   --->   "%arr_load_5 = load i4 %arr_addr_5" [d3.cpp:30]   --->   Operation 98 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 3.42>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%arg1_r_1_2_0267_loc_load = load i32 %arg1_r_1_2_0267_loc"   --->   Operation 99 'load' 'arg1_r_1_2_0267_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %arg1_r_1_2_0267_loc_load"   --->   Operation 100 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (0.57ns)   --->   Input mux for Operation 101 '%mul16 = mul i32 %arg1_r_1_2_0267_loc_load, i32 38'
ST_12 : Operation 101 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_1_2_0267_loc_load, i32 38"   --->   Operation 101 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/2] (0.67ns)   --->   "%arr_load_4 = load i4 %arr_addr_4" [d3.cpp:30]   --->   Operation 102 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 103 [1/2] (0.67ns)   --->   "%arr_load_5 = load i4 %arr_addr_5" [d3.cpp:30]   --->   Operation 103 'load' 'arr_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%arr_addr_6 = getelementptr i64 %arr, i64 0, i64 7" [d3.cpp:30]   --->   Operation 104 'getelementptr' 'arr_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [2/2] (0.67ns)   --->   "%arr_load_6 = load i4 %arr_addr_6" [d3.cpp:30]   --->   Operation 105 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%arr_addr_7 = getelementptr i64 %arr, i64 0, i64 8" [d3.cpp:30]   --->   Operation 106 'getelementptr' 'arr_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [2/2] (0.67ns)   --->   "%arr_load_7 = load i4 %arr_addr_7" [d3.cpp:30]   --->   Operation 107 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 5.18>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%arg1_r_3_1_0272_loc_load = load i32 %arg1_r_3_1_0272_loc"   --->   Operation 108 'load' 'arg1_r_3_1_0272_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%arg1_r_231_0264_loc_load = load i32 %arg1_r_231_0264_loc"   --->   Operation 109 'load' 'arg1_r_231_0264_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%empty_36 = trunc i32 %arg1_r_3_1_0272_loc_load"   --->   Operation 110 'trunc' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%empty_40 = trunc i32 %arg1_r_231_0264_loc_load"   --->   Operation 111 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%conv17 = zext i32 %mul16"   --->   Operation 112 'zext' 'conv17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %arg1_r_231_0264_loc_load" [d3.cpp:30]   --->   Operation 113 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.98ns)   --->   Input mux for Operation 114 '%mul_ln30 = mul i64 %zext_ln30, i64 %conv17'
ST_13 : Operation 114 [1/1] (2.43ns)   --->   "%mul_ln30 = mul i64 %zext_ln30, i64 %conv17" [d3.cpp:30]   --->   Operation 114 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [1/1] (1.08ns)   --->   "%add_ln30 = add i64 %arr_load, i64 %mul_ln30" [d3.cpp:30]   --->   Operation 115 'add' 'add_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30, i4 %arr_addr" [d3.cpp:30]   --->   Operation 116 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i32 %mul16" [d3.cpp:30]   --->   Operation 117 'zext' 'zext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln30_9 = zext i32 %arg1_r_3_1_0272_loc_load" [d3.cpp:30]   --->   Operation 118 'zext' 'zext_ln30_9' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.77ns)   --->   Input mux for Operation 119 '%mul_ln30_1 = mul i63 %zext_ln30_8, i63 %zext_ln30_9'
ST_13 : Operation 119 [1/1] (2.65ns)   --->   "%mul_ln30_1 = mul i63 %zext_ln30_8, i63 %zext_ln30_9" [d3.cpp:30]   --->   Operation 119 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_1, i1 0" [d3.cpp:30]   --->   Operation 120 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (1.08ns)   --->   "%add_ln30_1 = add i64 %arr_load_1, i64 %shl_ln" [d3.cpp:30]   --->   Operation 121 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 122 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_1, i4 %arr_addr_1" [d3.cpp:30]   --->   Operation 122 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_13 : Operation 123 [1/2] (0.67ns)   --->   "%arr_load_6 = load i4 %arr_addr_6" [d3.cpp:30]   --->   Operation 123 'load' 'arr_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_13 : Operation 124 [1/2] (0.67ns)   --->   "%arr_load_7 = load i4 %arr_addr_7" [d3.cpp:30]   --->   Operation 124 'load' 'arr_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 14 <SV = 13> <Delay = 5.18>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%arg1_r_2_1_0269_loc_load = load i32 %arg1_r_2_1_0269_loc"   --->   Operation 125 'load' 'arg1_r_2_1_0269_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0266_loc_load = load i32 %arg1_r_1_1_0266_loc"   --->   Operation 126 'load' 'arg1_r_1_1_0266_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %arg1_r_2_1_0269_loc_load"   --->   Operation 127 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%empty_39 = trunc i32 %arg1_r_1_1_0266_loc_load"   --->   Operation 128 'trunc' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i32 %arg1_r_2_1_0269_loc_load" [d3.cpp:30]   --->   Operation 129 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.98ns)   --->   Input mux for Operation 130 '%mul_ln30_2 = mul i64 %zext_ln30_2, i64 %conv17'
ST_14 : Operation 130 [1/1] (2.43ns)   --->   "%mul_ln30_2 = mul i64 %zext_ln30_2, i64 %conv17" [d3.cpp:30]   --->   Operation 130 'mul' 'mul_ln30_2' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (1.08ns)   --->   "%add_ln30_2 = add i64 %arr_load_2, i64 %mul_ln30_2" [d3.cpp:30]   --->   Operation 131 'add' 'add_ln30_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 132 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_2, i4 %arr_addr_2" [d3.cpp:30]   --->   Operation 132 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln30_10 = zext i32 %arg1_r_1_1_0266_loc_load" [d3.cpp:30]   --->   Operation 133 'zext' 'zext_ln30_10' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.77ns)   --->   Input mux for Operation 134 '%mul_ln30_3 = mul i63 %zext_ln30_8, i63 %zext_ln30_10'
ST_14 : Operation 134 [1/1] (2.65ns)   --->   "%mul_ln30_3 = mul i63 %zext_ln30_8, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 134 'mul' 'mul_ln30_3' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln30_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_3, i1 0" [d3.cpp:30]   --->   Operation 135 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (1.08ns)   --->   "%add_ln30_3 = add i64 %arr_load_3, i64 %shl_ln30_1" [d3.cpp:30]   --->   Operation 136 'add' 'add_ln30_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_3, i4 %arr_addr_3" [d3.cpp:30]   --->   Operation 137 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 15 <SV = 14> <Delay = 5.18>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%arg1_r_3_0_0271_loc_load = load i32 %arg1_r_3_0_0271_loc"   --->   Operation 138 'load' 'arg1_r_3_0_0271_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%arg1_r_130_0263_loc_load = load i32 %arg1_r_130_0263_loc"   --->   Operation 139 'load' 'arg1_r_130_0263_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%empty_32 = trunc i32 %arg1_r_3_0_0271_loc_load"   --->   Operation 140 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%empty_41 = trunc i32 %arg1_r_130_0263_loc_load"   --->   Operation 141 'trunc' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i32 %arg1_r_130_0263_loc_load" [d3.cpp:30]   --->   Operation 142 'zext' 'zext_ln30_4' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.98ns)   --->   Input mux for Operation 143 '%mul_ln30_4 = mul i64 %zext_ln30_4, i64 %conv17'
ST_15 : Operation 143 [1/1] (2.43ns)   --->   "%mul_ln30_4 = mul i64 %zext_ln30_4, i64 %conv17" [d3.cpp:30]   --->   Operation 143 'mul' 'mul_ln30_4' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (1.08ns)   --->   "%add_ln30_4 = add i64 %arr_load_4, i64 %mul_ln30_4" [d3.cpp:30]   --->   Operation 144 'add' 'add_ln30_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_4, i4 %arr_addr_4" [d3.cpp:30]   --->   Operation 145 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln30_11 = zext i32 %arg1_r_3_0_0271_loc_load" [d3.cpp:30]   --->   Operation 146 'zext' 'zext_ln30_11' <Predicate = true> <Delay = 0.00>
ST_15 : [1/1] (0.77ns)   --->   Input mux for Operation 147 '%mul_ln30_5 = mul i63 %zext_ln30_8, i63 %zext_ln30_11'
ST_15 : Operation 147 [1/1] (2.65ns)   --->   "%mul_ln30_5 = mul i63 %zext_ln30_8, i63 %zext_ln30_11" [d3.cpp:30]   --->   Operation 147 'mul' 'mul_ln30_5' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln30_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_5, i1 0" [d3.cpp:30]   --->   Operation 148 'bitconcatenate' 'shl_ln30_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (1.08ns)   --->   "%add_ln30_5 = add i64 %arr_load_5, i64 %shl_ln30_2" [d3.cpp:30]   --->   Operation 149 'add' 'add_ln30_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_5, i4 %arr_addr_5" [d3.cpp:30]   --->   Operation 150 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 16 <SV = 15> <Delay = 5.18>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%arg1_r_2_0_0268_loc_load = load i32 %arg1_r_2_0_0268_loc"   --->   Operation 151 'load' 'arg1_r_2_0_0268_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%arg1_r_1_0_0265_loc_load = load i32 %arg1_r_1_0_0265_loc"   --->   Operation 152 'load' 'arg1_r_1_0_0265_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%empty_33 = trunc i32 %arg1_r_2_0_0268_loc_load"   --->   Operation 153 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%empty_34 = trunc i32 %arg1_r_1_0_0265_loc_load"   --->   Operation 154 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i32 %arg1_r_2_0_0268_loc_load" [d3.cpp:30]   --->   Operation 155 'zext' 'zext_ln30_6' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.98ns)   --->   Input mux for Operation 156 '%mul_ln30_6 = mul i64 %zext_ln30_6, i64 %conv17'
ST_16 : Operation 156 [1/1] (2.43ns)   --->   "%mul_ln30_6 = mul i64 %zext_ln30_6, i64 %conv17" [d3.cpp:30]   --->   Operation 156 'mul' 'mul_ln30_6' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (1.08ns)   --->   "%add_ln30_6 = add i64 %arr_load_6, i64 %mul_ln30_6" [d3.cpp:30]   --->   Operation 157 'add' 'add_ln30_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 158 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_6, i4 %arr_addr_6" [d3.cpp:30]   --->   Operation 158 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln30_12 = zext i32 %arg1_r_1_0_0265_loc_load" [d3.cpp:30]   --->   Operation 159 'zext' 'zext_ln30_12' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.77ns)   --->   Input mux for Operation 160 '%mul_ln30_7 = mul i63 %zext_ln30_8, i63 %zext_ln30_12'
ST_16 : Operation 160 [1/1] (2.65ns)   --->   "%mul_ln30_7 = mul i63 %zext_ln30_8, i63 %zext_ln30_12" [d3.cpp:30]   --->   Operation 160 'mul' 'mul_ln30_7' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%shl_ln30_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln30_7, i1 0" [d3.cpp:30]   --->   Operation 161 'bitconcatenate' 'shl_ln30_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (1.08ns)   --->   "%add_ln30_7 = add i64 %arr_load_7, i64 %shl_ln30_3" [d3.cpp:30]   --->   Operation 162 'add' 'add_ln30_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %add_ln30_7, i4 %arr_addr_7" [d3.cpp:30]   --->   Operation 163 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_16 : [1/1] (0.57ns)   --->   Input mux for Operation 164 '%mul45 = mul i32 %arg1_r_231_0264_loc_load, i32 19'
ST_16 : Operation 164 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_231_0264_loc_load, i32 19"   --->   Operation 164 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_1_2_0267_loc_load"   --->   Operation 165 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.98ns)   --->   Input mux for Operation 166 '%mul211 = mul i64 %conv17, i64 %conv206'
ST_16 : Operation 166 [1/1] (2.43ns)   --->   "%mul211 = mul i64 %conv17, i64 %conv206"   --->   Operation 166 'mul' 'mul211' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.42>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%arg1_r_0_0262_loc_load = load i32 %arg1_r_0_0262_loc"   --->   Operation 167 'load' 'arg1_r_0_0262_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [1/1] (0.00ns)   --->   "%empty_35 = trunc i32 %arg1_r_0_0262_loc_load"   --->   Operation 168 'trunc' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 169 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 170 [2/2] (0.97ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i32 %arg1_r_130_0263_loc_load, i32 %arg1_r_0_0262_loc_load, i32 %arg1_r_1_1_0266_loc_load, i32 %arg1_r_1_0_0265_loc_load, i32 %arg1_r_2_1_0269_loc_load, i32 %arg1_r_2_0_0268_loc_load, i32 %arg1_r_3_1_0272_loc_load, i32 %arg1_r_3_0_0271_loc_load, i32 %mul45, i64 %arr"   --->   Operation 170 'call' 'call_ln0' <Predicate = true> <Delay = 0.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : [1/1] (0.98ns)   --->   Input mux for Operation 171 '%mul157 = mul i64 %conv46, i64 %zext_ln30'
ST_17 : Operation 171 [1/1] (2.43ns)   --->   "%mul157 = mul i64 %conv46, i64 %zext_ln30" [d3.cpp:30]   --->   Operation 171 'mul' 'mul157' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 172 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i32 %arg1_r_130_0263_loc_load, i32 %arg1_r_0_0262_loc_load, i32 %arg1_r_1_1_0266_loc_load, i32 %arg1_r_1_0_0265_loc_load, i32 %arg1_r_2_1_0269_loc_load, i32 %arg1_r_2_0_0268_loc_load, i32 %arg1_r_3_1_0272_loc_load, i32 %arg1_r_3_0_0271_loc_load, i32 %mul45, i64 %arr"   --->   Operation 172 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.67>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%arr_addr_9 = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 173 'getelementptr' 'arr_addr_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 174 [2/2] (0.67ns)   --->   "%arr_load_9 = load i4 %arr_addr_9" [d3.cpp:60]   --->   Operation 174 'load' 'arr_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_19 : Operation 175 [2/2] (0.67ns)   --->   "%arr_load_10 = load i4 %arr_addr" [d3.cpp:61]   --->   Operation 175 'load' 'arr_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 20 <SV = 19> <Delay = 0.67>
ST_20 : Operation 176 [1/2] (0.67ns)   --->   "%arr_load_9 = load i4 %arr_addr_9" [d3.cpp:60]   --->   Operation 176 'load' 'arr_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_20 : Operation 177 [1/2] (0.67ns)   --->   "%arr_load_10 = load i4 %arr_addr" [d3.cpp:61]   --->   Operation 177 'load' 'arr_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_20 : Operation 178 [2/2] (0.67ns)   --->   "%arr_load_11 = load i4 %arr_addr_1" [d3.cpp:62]   --->   Operation 178 'load' 'arr_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_20 : Operation 179 [2/2] (0.67ns)   --->   "%arr_load_12 = load i4 %arr_addr_2" [d3.cpp:64]   --->   Operation 179 'load' 'arr_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 21 <SV = 20> <Delay = 1.10>
ST_21 : Operation 180 [1/1] (0.00ns)   --->   "%arg1_r_3_2_0273_loc_load = load i31 %arg1_r_3_2_0273_loc"   --->   Operation 180 'load' 'arg1_r_3_2_0273_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 181 [1/1] (0.00ns)   --->   "%arg1_r_2_2_0270_loc_load = load i31 %arg1_r_2_2_0270_loc"   --->   Operation 181 'load' 'arg1_r_2_2_0270_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 182 [1/2] (0.67ns)   --->   "%arr_load_11 = load i4 %arr_addr_1" [d3.cpp:62]   --->   Operation 182 'load' 'arr_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_21 : Operation 183 [1/2] (0.67ns)   --->   "%arr_load_12 = load i4 %arr_addr_2" [d3.cpp:64]   --->   Operation 183 'load' 'arr_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_21 : Operation 184 [2/2] (0.42ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_load_12, i64 %arr_load_11, i64 %arr_load_10, i64 %arr_load_9, i32 %arg1_r_0_0262_loc_load, i32 %arg1_r_1_0_0265_loc_load, i32 %arg1_r_2_0_0268_loc_load, i32 %arg1_r_3_0_0271_loc_load, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i31 %arg1_r_2_2_0270_loc_load, i31 %empty_36, i31 %arg1_r_3_2_0273_loc_load, i31 %empty_35, i31 %empty_34, i31 %empty_33, i31 %empty_32, i64 %mul157, i64 %add18016_loc, i64 %add15115_loc, i64 %add13114_loc, i64 %add11813_loc" [d3.cpp:64]   --->   Operation 184 'call' 'call_ln64' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 185 [2/2] (0.67ns)   --->   "%arr_load_13 = load i4 %arr_addr_3" [d3.cpp:106]   --->   Operation 185 'load' 'arr_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_21 : Operation 186 [2/2] (0.67ns)   --->   "%arr_load_14 = load i4 %arr_addr_7" [d3.cpp:100]   --->   Operation 186 'load' 'arr_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 22 <SV = 21> <Delay = 0.67>
ST_22 : Operation 187 [1/2] (0.67ns)   --->   "%call_ln64 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7, i64 %arr_load_12, i64 %arr_load_11, i64 %arr_load_10, i64 %arr_load_9, i32 %arg1_r_0_0262_loc_load, i32 %arg1_r_1_0_0265_loc_load, i32 %arg1_r_2_0_0268_loc_load, i32 %arg1_r_3_0_0271_loc_load, i31 %empty_41, i31 %empty_40, i31 %empty_39, i31 %empty_38, i31 %empty_37, i31 %arg1_r_2_2_0270_loc_load, i31 %empty_36, i31 %arg1_r_3_2_0273_loc_load, i31 %empty_35, i31 %empty_34, i31 %empty_33, i31 %empty_32, i64 %mul157, i64 %add18016_loc, i64 %add15115_loc, i64 %add13114_loc, i64 %add11813_loc" [d3.cpp:64]   --->   Operation 187 'call' 'call_ln64' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 188 [1/2] (0.67ns)   --->   "%arr_load_13 = load i4 %arr_addr_3" [d3.cpp:106]   --->   Operation 188 'load' 'arr_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 189 [1/2] (0.67ns)   --->   "%arr_load_14 = load i4 %arr_addr_7" [d3.cpp:100]   --->   Operation 189 'load' 'arr_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 190 [2/2] (0.67ns)   --->   "%arr_load_15 = load i4 %arr_addr_6" [d3.cpp:94]   --->   Operation 190 'load' 'arr_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_22 : Operation 191 [2/2] (0.67ns)   --->   "%arr_load_16 = load i4 %arr_addr_5" [d3.cpp:89]   --->   Operation 191 'load' 'arr_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 23 <SV = 22> <Delay = 3.42>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%arr_addr_8 = getelementptr i64 %arr, i64 0, i64 9"   --->   Operation 192 'getelementptr' 'arr_addr_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 193 [2/2] (0.67ns)   --->   "%arr_load_8 = load i4 %arr_addr_8" [d3.cpp:50]   --->   Operation 193 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_23 : [1/1] (0.57ns)   --->   Input mux for Operation 194 '%mul219 = mul i32 %arg1_r_3_1_0272_loc_load, i32 38'
ST_23 : Operation 194 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_3_1_0272_loc_load, i32 38"   --->   Operation 194 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.57ns)   --->   Input mux for Operation 195 '%mul244 = mul i32 %arg1_r_2_1_0269_loc_load, i32 19'
ST_23 : Operation 195 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_2_1_0269_loc_load, i32 19"   --->   Operation 195 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (0.57ns)   --->   Input mux for Operation 196 '%mul316 = mul i32 %arg1_r_1_1_0266_loc_load, i32 38'
ST_23 : Operation 196 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_1_1_0266_loc_load, i32 38"   --->   Operation 196 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 197 [1/2] (0.67ns)   --->   "%arr_load_15 = load i4 %arr_addr_6" [d3.cpp:94]   --->   Operation 197 'load' 'arr_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_23 : Operation 198 [1/2] (0.67ns)   --->   "%arr_load_16 = load i4 %arr_addr_5" [d3.cpp:89]   --->   Operation 198 'load' 'arr_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_23 : Operation 199 [2/2] (0.67ns)   --->   "%arr_load_17 = load i4 %arr_addr_4" [d3.cpp:83]   --->   Operation 199 'load' 'arr_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>

State 24 <SV = 23> <Delay = 6.00>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %arg1_r_3_1_0272_loc_load" [d3.cpp:30]   --->   Operation 200 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i32 %arg1_r_1_1_0266_loc_load" [d3.cpp:30]   --->   Operation 201 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i32 %arg1_r_3_0_0271_loc_load" [d3.cpp:30]   --->   Operation 202 'zext' 'zext_ln30_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i32 %arg1_r_1_0_0265_loc_load" [d3.cpp:30]   --->   Operation 203 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %arg1_r_0_0262_loc_load" [d3.cpp:50]   --->   Operation 204 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln50 = shl i32 %arg1_r_1_2_0267_loc_load, i32 1" [d3.cpp:50]   --->   Operation 205 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %shl_ln50" [d3.cpp:50]   --->   Operation 206 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 207 '%mul_ln50 = mul i64 %zext_ln50, i64 %zext_ln50_1'
ST_24 : Operation 207 [1/1] (2.43ns)   --->   "%mul_ln50 = mul i64 %zext_ln50, i64 %zext_ln50_1" [d3.cpp:50]   --->   Operation 207 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 208 [1/2] (0.67ns)   --->   "%arr_load_8 = load i4 %arr_addr_8" [d3.cpp:50]   --->   Operation 208 'load' 'arr_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln50_1 = shl i32 %arg1_r_231_0264_loc_load, i32 1" [d3.cpp:50]   --->   Operation 209 'shl' 'shl_ln50_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %shl_ln50_1" [d3.cpp:50]   --->   Operation 210 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 211 '%mul_ln50_1 = mul i64 %zext_ln30_7, i64 %zext_ln50_2'
ST_24 : Operation 211 [1/1] (2.43ns)   --->   "%mul_ln50_1 = mul i64 %zext_ln30_7, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 211 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 212 [1/1] (0.00ns)   --->   "%shl_ln50_2 = shl i32 %arg1_r_3_1_0272_loc_load, i32 1" [d3.cpp:50]   --->   Operation 212 'shl' 'shl_ln50_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %shl_ln50_2" [d3.cpp:50]   --->   Operation 213 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 214 '%mul_ln50_2 = mul i64 %zext_ln30_6, i64 %zext_ln50_3'
ST_24 : Operation 214 [1/1] (2.43ns)   --->   "%mul_ln50_2 = mul i64 %zext_ln30_6, i64 %zext_ln50_3" [d3.cpp:50]   --->   Operation 214 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln50_3 = shl i32 %arg1_r_2_1_0269_loc_load, i32 1" [d3.cpp:50]   --->   Operation 215 'shl' 'shl_ln50_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i32 %shl_ln50_3" [d3.cpp:50]   --->   Operation 216 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 217 '%mul_ln50_3 = mul i64 %zext_ln30_5, i64 %zext_ln50_4'
ST_24 : Operation 217 [1/1] (2.43ns)   --->   "%mul_ln50_3 = mul i64 %zext_ln30_5, i64 %zext_ln50_4" [d3.cpp:50]   --->   Operation 217 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln50_4 = shl i32 %arg1_r_1_1_0266_loc_load, i32 1" [d3.cpp:50]   --->   Operation 218 'shl' 'shl_ln50_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i32 %shl_ln50_4" [d3.cpp:50]   --->   Operation 219 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 220 '%mul_ln50_4 = mul i64 %zext_ln30_4, i64 %zext_ln50_5'
ST_24 : Operation 220 [1/1] (2.43ns)   --->   "%mul_ln50_4 = mul i64 %zext_ln30_4, i64 %zext_ln50_5" [d3.cpp:50]   --->   Operation 220 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 221 [1/1] (1.08ns)   --->   "%add_ln50 = add i64 %mul_ln50_2, i64 %mul_ln50_1" [d3.cpp:50]   --->   Operation 221 'add' 'add_ln50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_1 = add i64 %mul_ln50_3, i64 %mul_ln50" [d3.cpp:50]   --->   Operation 222 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 223 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_2 = add i64 %add_ln50_1, i64 %mul_ln50_4" [d3.cpp:50]   --->   Operation 223 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %add_ln50" [d3.cpp:50]   --->   Operation 224 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i64 %add_ln50_2" [d3.cpp:50]   --->   Operation 225 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_3 = add i64 %add_ln50_2, i64 %add_ln50" [d3.cpp:50]   --->   Operation 226 'add' 'add_ln50_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = trunc i64 %arr_load_8" [d3.cpp:50]   --->   Operation 227 'trunc' 'trunc_ln50_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 228 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_4 = add i64 %arr_load_8, i64 %add_ln50_3" [d3.cpp:50]   --->   Operation 228 'add' 'add_ln50_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 229 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add_ln50_4, i4 %arr_addr_8" [d3.cpp:50]   --->   Operation 229 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 230 [1/1] (0.00ns)   --->   "%add11813_loc_load = load i64 %add11813_loc"   --->   Operation 230 'load' 'add11813_loc_load' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 231 '%mul202 = mul i64 %zext_ln30_4, i64 %zext_ln30_4'
ST_24 : Operation 231 [1/1] (2.43ns)   --->   "%mul202 = mul i64 %zext_ln30_4, i64 %zext_ln30_4" [d3.cpp:30]   --->   Operation 231 'mul' 'mul202' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 232 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219"   --->   Operation 232 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 233 '%mul221 = mul i64 %zext_ln30_2, i64 %conv220'
ST_24 : Operation 233 [1/1] (2.43ns)   --->   "%mul221 = mul i64 %zext_ln30_2, i64 %conv220" [d3.cpp:30]   --->   Operation 233 'mul' 'mul221' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 234 [1/1] (0.00ns)   --->   "%empty_42 = shl i32 %arg1_r_3_0_0271_loc_load, i32 1"   --->   Operation 234 'shl' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%conv228 = zext i32 %empty_42"   --->   Operation 235 'zext' 'conv228' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 236 '%mul229 = mul i64 %zext_ln50, i64 %conv228'
ST_24 : Operation 236 [1/1] (2.43ns)   --->   "%mul229 = mul i64 %zext_ln50, i64 %conv228" [d3.cpp:50]   --->   Operation 236 'mul' 'mul229' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 237 [1/1] (0.00ns)   --->   "%empty_43 = shl i32 %arg1_r_2_0_0268_loc_load, i32 1"   --->   Operation 237 'shl' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 238 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_43"   --->   Operation 238 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 239 '%mul237 = mul i64 %zext_ln30_7, i64 %conv236'
ST_24 : Operation 239 [1/1] (2.43ns)   --->   "%mul237 = mul i64 %zext_ln30_7, i64 %conv236" [d3.cpp:30]   --->   Operation 239 'mul' 'mul237' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 240 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244"   --->   Operation 240 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 241 '%mul246 = mul i64 %conv245, i64 %zext_ln30_2'
ST_24 : Operation 241 [1/1] (2.43ns)   --->   "%mul246 = mul i64 %conv245, i64 %zext_ln30_2" [d3.cpp:30]   --->   Operation 241 'mul' 'mul246' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 242 '%mul254 = mul i64 %zext_ln50, i64 %conv236'
ST_24 : Operation 242 [1/1] (2.43ns)   --->   "%mul254 = mul i64 %zext_ln50, i64 %conv236" [d3.cpp:50]   --->   Operation 242 'mul' 'mul254' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "%empty_44 = shl i32 %arg1_r_1_0_0265_loc_load, i32 1"   --->   Operation 243 'shl' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 244 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_44"   --->   Operation 244 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 245 '%mul262 = mul i64 %conv261, i64 %zext_ln30_7'
ST_24 : Operation 245 [1/1] (2.43ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln30_7" [d3.cpp:30]   --->   Operation 245 'mul' 'mul262' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219"   --->   Operation 246 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.77ns)   --->   Input mux for Operation 247 '%mul2722128 = mul i63 %mul219_cast, i63 %zext_ln30_10'
ST_24 : Operation 247 [1/1] (2.65ns)   --->   "%mul2722128 = mul i63 %mul219_cast, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 247 'mul' 'mul2722128' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 248 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2722128, i1 0" [d3.cpp:30]   --->   Operation 248 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244"   --->   Operation 249 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.77ns)   --->   Input mux for Operation 250 '%mul2822026 = mul i63 %mul244_cast, i63 %zext_ln30_10'
ST_24 : Operation 250 [1/1] (2.65ns)   --->   "%mul2822026 = mul i63 %mul244_cast, i63 %zext_ln30_10" [d3.cpp:30]   --->   Operation 250 'mul' 'mul2822026' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 251 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2822026, i1 0" [d3.cpp:30]   --->   Operation 251 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 252 '%mul290 = mul i64 %zext_ln50, i64 %conv261'
ST_24 : Operation 252 [1/1] (2.43ns)   --->   "%mul290 = mul i64 %zext_ln50, i64 %conv261" [d3.cpp:50]   --->   Operation 252 'mul' 'mul290' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 253 '%mul299 = mul i64 %zext_ln30_4, i64 %conv220'
ST_24 : Operation 253 [1/1] (2.43ns)   --->   "%mul299 = mul i64 %zext_ln30_4, i64 %conv220" [d3.cpp:30]   --->   Operation 253 'mul' 'mul299' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%arg1_r_130_0263_cast69 = zext i32 %arg1_r_130_0263_loc_load"   --->   Operation 254 'zext' 'arg1_r_130_0263_cast69' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.77ns)   --->   Input mux for Operation 255 '%mul3091924 = mul i63 %mul244_cast, i63 %arg1_r_130_0263_cast69'
ST_24 : Operation 255 [1/1] (2.65ns)   --->   "%mul3091924 = mul i63 %mul244_cast, i63 %arg1_r_130_0263_cast69"   --->   Operation 255 'mul' 'mul3091924' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3091924, i1 0"   --->   Operation 256 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 257 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316"   --->   Operation 257 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 258 '%mul318 = mul i64 %conv317, i64 %zext_ln30_3'
ST_24 : Operation 258 [1/1] (2.43ns)   --->   "%mul318 = mul i64 %conv317, i64 %zext_ln30_3" [d3.cpp:30]   --->   Operation 258 'mul' 'mul318' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 259 '%mul325 = mul i64 %zext_ln50, i64 %zext_ln50'
ST_24 : Operation 259 [1/1] (2.43ns)   --->   "%mul325 = mul i64 %zext_ln50, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 259 'mul' 'mul325' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.77ns)   --->   Input mux for Operation 260 '%mul3351822 = mul i63 %mul219_cast, i63 %zext_ln30_11'
ST_24 : Operation 260 [1/1] (2.65ns)   --->   "%mul3351822 = mul i63 %mul219_cast, i63 %zext_ln30_11" [d3.cpp:30]   --->   Operation 260 'mul' 'mul3351822' <Predicate = true> <Delay = 2.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 261 [1/1] (0.00ns)   --->   "%mul6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3351822, i1 0" [d3.cpp:30]   --->   Operation 261 'bitconcatenate' 'mul6' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 262 [1/1] (0.00ns)   --->   "%empty_45 = shl i32 %arg1_r_130_0263_loc_load, i32 1"   --->   Operation 262 'shl' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 263 [1/1] (0.00ns)   --->   "%conv343 = zext i32 %empty_45"   --->   Operation 263 'zext' 'conv343' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 264 '%mul344 = mul i64 %zext_ln50, i64 %conv343'
ST_24 : Operation 264 [1/1] (2.43ns)   --->   "%mul344 = mul i64 %zext_ln50, i64 %conv343" [d3.cpp:50]   --->   Operation 264 'mul' 'mul344' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 265 [1/1] (0.00ns)   --->   "%empty_46 = shl i32 %arg1_r_3_0_0271_loc_load, i32 2"   --->   Operation 265 'shl' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_46"   --->   Operation 266 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 267 '%mul353 = mul i64 %zext_ln30_7, i64 %conv352'
ST_24 : Operation 267 [1/1] (2.43ns)   --->   "%mul353 = mul i64 %zext_ln30_7, i64 %conv352" [d3.cpp:30]   --->   Operation 267 'mul' 'mul353' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 268 '%mul360 = mul i64 %zext_ln30_6, i64 %zext_ln30_6'
ST_24 : Operation 268 [1/1] (2.43ns)   --->   "%mul360 = mul i64 %zext_ln30_6, i64 %zext_ln30_6" [d3.cpp:30]   --->   Operation 268 'mul' 'mul360' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (0.98ns)   --->   Input mux for Operation 269 '%mul369 = mul i64 %conv220, i64 %zext_ln30_1'
ST_24 : Operation 269 [1/1] (2.43ns)   --->   "%mul369 = mul i64 %conv220, i64 %zext_ln30_1" [d3.cpp:30]   --->   Operation 269 'mul' 'mul369' <Predicate = true> <Delay = 2.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 270 [1/2] (0.67ns)   --->   "%arr_load_17 = load i4 %arr_addr_4" [d3.cpp:83]   --->   Operation 270 'load' 'arr_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_24 : Operation 271 [2/2] (0.42ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %add11813_loc_load, i64 %arr_load_17, i64 %arr_load_16, i64 %arr_load_15, i64 %arr_load_14, i64 %arr_load_13, i64 %mul211, i64 %mul202, i64 %mul237, i64 %mul221, i64 %mul229, i64 %mul3, i64 %mul246, i64 %mul254, i64 %mul262, i64 %mul299, i64 %mul4, i64 %mul290, i64 %mul5, i64 %mul318, i64 %mul325, i64 %mul6, i64 %mul360, i64 %mul369, i64 %mul344, i64 %mul353, i64 %add21341_loc, i64 %add23936_loc, i64 %add27432_loc, i64 %add30128_loc, i64 %add33724_loc, i64 %add37120_loc, i64 %p_loc" [d3.cpp:83]   --->   Operation 271 'call' 'call_ln83' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.67>
ST_25 : Operation 272 [1/1] (0.00ns)   --->   "%add15115_loc_load = load i64 %add15115_loc"   --->   Operation 272 'load' 'add15115_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 273 [1/1] (0.00ns)   --->   "%add13114_loc_load = load i64 %add13114_loc"   --->   Operation 273 'load' 'add13114_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 274 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add13114_loc_load, i4 %arr_addr" [d3.cpp:61]   --->   Operation 274 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_25 : Operation 275 [1/1] (0.67ns)   --->   "%store_ln62 = store i64 %add15115_loc_load, i4 %arr_addr_1" [d3.cpp:62]   --->   Operation 275 'store' 'store_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_25 : Operation 276 [1/2] (0.67ns)   --->   "%call_ln83 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9, i64 %add11813_loc_load, i64 %arr_load_17, i64 %arr_load_16, i64 %arr_load_15, i64 %arr_load_14, i64 %arr_load_13, i64 %mul211, i64 %mul202, i64 %mul237, i64 %mul221, i64 %mul229, i64 %mul3, i64 %mul246, i64 %mul254, i64 %mul262, i64 %mul299, i64 %mul4, i64 %mul290, i64 %mul5, i64 %mul318, i64 %mul325, i64 %mul6, i64 %mul360, i64 %mul369, i64 %mul344, i64 %mul353, i64 %add21341_loc, i64 %add23936_loc, i64 %add27432_loc, i64 %add30128_loc, i64 %add33724_loc, i64 %add37120_loc, i64 %p_loc" [d3.cpp:83]   --->   Operation 276 'call' 'call_ln83' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln113_10 = trunc i64 %add15115_loc_load" [d3.cpp:113]   --->   Operation 277 'trunc' 'trunc_ln113_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln113_12 = trunc i64 %add13114_loc_load" [d3.cpp:113]   --->   Operation 278 'trunc' 'trunc_ln113_12' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 6.51>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%add18016_loc_load = load i64 %add18016_loc"   --->   Operation 279 'load' 'add18016_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add18016_loc_load, i4 %arr_addr_2" [d3.cpp:64]   --->   Operation 280 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%add23936_loc_load = load i64 %add23936_loc"   --->   Operation 281 'load' 'add23936_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 282 [1/1] (0.00ns)   --->   "%add27432_loc_load = load i64 %add27432_loc"   --->   Operation 282 'load' 'add27432_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 283 [1/1] (0.00ns)   --->   "%add30128_loc_load = load i64 %add30128_loc"   --->   Operation 283 'load' 'add30128_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 284 [1/1] (0.00ns)   --->   "%add33724_loc_load = load i64 %add33724_loc"   --->   Operation 284 'load' 'add33724_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 285 [1/1] (0.00ns)   --->   "%add37120_loc_load = load i64 %add37120_loc"   --->   Operation 285 'load' 'add37120_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 286 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add37120_loc_load, i4 %arr_addr_3" [d3.cpp:106]   --->   Operation 286 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_26 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i64 %add33724_loc_load" [d3.cpp:113]   --->   Operation 287 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 288 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add33724_loc_load, i32 26, i32 63" [d3.cpp:113]   --->   Operation 288 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln" [d3.cpp:113]   --->   Operation 289 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i64 %add30128_loc_load" [d3.cpp:113]   --->   Operation 290 'trunc' 'trunc_ln113_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add33724_loc_load, i32 26, i32 50" [d3.cpp:113]   --->   Operation 291 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 292 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add30128_loc_load" [d3.cpp:113]   --->   Operation 292 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 293 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 293 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 294 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = trunc i64 %add27432_loc_load" [d3.cpp:113]   --->   Operation 295 'trunc' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 296 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 297 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add27432_loc_load" [d3.cpp:113]   --->   Operation 297 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 298 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 298 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 299 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = trunc i64 %add23936_loc_load" [d3.cpp:113]   --->   Operation 300 'trunc' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 301 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 302 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add23936_loc_load" [d3.cpp:113]   --->   Operation 302 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 303 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 303 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 304 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = trunc i64 %add37120_loc_load" [d3.cpp:113]   --->   Operation 305 'trunc' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 306 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 307 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add37120_loc_load" [d3.cpp:113]   --->   Operation 307 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 308 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 308 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 309 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = trunc i64 %add18016_loc_load" [d3.cpp:113]   --->   Operation 310 'trunc' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 311 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add18016_loc_load" [d3.cpp:113]   --->   Operation 312 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 313 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 313 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 314 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln113_11 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 315 'partselect' 'trunc_ln113_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 316 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add15115_loc_load" [d3.cpp:113]   --->   Operation 316 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 317 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 317 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln113_13 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 318 'partselect' 'trunc_ln113_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 319 [1/1] (0.94ns)   --->   "%add_ln114_2 = add i25 %trunc_ln113_3, i25 %trunc_ln113_1" [d3.cpp:114]   --->   Operation 319 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 320 [1/1] (0.95ns)   --->   "%add_ln115_2 = add i26 %trunc_ln113_5, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 320 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 321 [1/1] (0.94ns)   --->   "%add_ln116 = add i25 %trunc_ln113_7, i25 %trunc_ln113_4" [d3.cpp:116]   --->   Operation 321 'add' 'add_ln116' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 322 [1/1] (0.95ns)   --->   "%add_ln117 = add i26 %trunc_ln113_9, i26 %trunc_ln113_6" [d3.cpp:117]   --->   Operation 322 'add' 'add_ln117' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 323 [1/1] (0.94ns)   --->   "%add_ln118 = add i25 %trunc_ln113_s, i25 %trunc_ln113_8" [d3.cpp:118]   --->   Operation 323 'add' 'add_ln118' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 324 [1/1] (0.95ns)   --->   "%add_ln119 = add i26 %trunc_ln113_11, i26 %trunc_ln113_10" [d3.cpp:119]   --->   Operation 324 'add' 'add_ln119' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.82>
ST_27 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_5 = add i25 %trunc_ln50_1, i25 %trunc_ln50" [d3.cpp:50]   --->   Operation 325 'add' 'add_ln50_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 326 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 326 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 327 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add33724_loc_load, i4 %arr_addr_7" [d3.cpp:100]   --->   Operation 327 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_27 : Operation 328 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add30128_loc_load, i4 %arr_addr_6" [d3.cpp:94]   --->   Operation 328 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_27 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 329 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 330 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add13114_loc_load" [d3.cpp:113]   --->   Operation 330 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 331 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 331 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 332 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln113_14 = trunc i64 %p_loc_load" [d3.cpp:113]   --->   Operation 333 'trunc' 'trunc_ln113_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln113_15 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 334 'partselect' 'trunc_ln113_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 335 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %p_loc_load" [d3.cpp:113]   --->   Operation 335 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 336 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 336 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 337 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln113_16 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 338 'partselect' 'trunc_ln113_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 339 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add_ln50_4" [d3.cpp:113]   --->   Operation 339 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln113_17 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 340 'partselect' 'trunc_ln113_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 341 [1/1] (0.94ns)   --->   "%add_ln120 = add i25 %trunc_ln113_13, i25 %trunc_ln113_12" [d3.cpp:120]   --->   Operation 341 'add' 'add_ln120' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 342 [1/1] (0.95ns)   --->   "%add_ln121 = add i26 %trunc_ln113_15, i26 %trunc_ln113_14" [d3.cpp:121]   --->   Operation 342 'add' 'add_ln121' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 343 [1/1] (0.94ns)   --->   "%add_ln122_1 = add i25 %trunc_ln50_2, i25 %trunc_ln113_16" [d3.cpp:122]   --->   Operation 343 'add' 'add_ln122_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 344 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln122 = add i25 %add_ln122_1, i25 %add_ln50_5" [d3.cpp:122]   --->   Operation 344 'add' 'add_ln122' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 6.13>
ST_28 : Operation 345 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add27432_loc_load, i4 %arr_addr_5" [d3.cpp:89]   --->   Operation 345 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_28 : Operation 346 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add23936_loc_load, i4 %arr_addr_4" [d3.cpp:83]   --->   Operation 346 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_28 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_17" [d3.cpp:113]   --->   Operation 347 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 348 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 348 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln113_18 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 349 'trunc' 'trunc_ln113_18' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 350 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113_18, i26 %trunc_ln113" [d3.cpp:113]   --->   Operation 350 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 351 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 352 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 352 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 353 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 353 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_28 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %trunc_ln113" [d3.cpp:114]   --->   Operation 354 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 355 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 355 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 356 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 357 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 358 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 359 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 359 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 360 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 361 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 361 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 362 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 362 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_28 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 363 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 364 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 364 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 365 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 365 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 1.63>
ST_29 : Operation 366 [1/1] (0.00ns)   --->   "%add21341_loc_load = load i64 %add21341_loc"   --->   Operation 366 'load' 'add21341_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 367 [1/1] (0.67ns)   --->   "%store_ln78 = store i64 %add21341_loc_load, i4 %arr_addr_9" [d3.cpp:78]   --->   Operation 367 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 10> <RAM>
ST_29 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 368 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 369 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 370 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 370 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 371 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 371 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 372 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 372 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_29 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 373 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 374 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 374 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 375 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 375 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 30 <SV = 29> <Delay = 0.67>
ST_30 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 376 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 377 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 377 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 378 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 378 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_30 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 379 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 380 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 380 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 381 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 381 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 31 <SV = 30> <Delay = 0.67>
ST_31 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 382 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 383 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 383 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 384 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 384 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_31 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 385 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 386 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 386 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 387 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 387 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 388 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 389 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 389 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 390 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 390 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_32 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 391 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 392 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 392 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 393 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 393 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_32 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln1" [d3.cpp:126]   --->   Operation 394 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 395 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 395 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 396 [1/1] (7.30ns)   --->   "%empty_47 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 396 'writereq' 'empty_47' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 397 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln1, i27 %out1_w" [d3.cpp:126]   --->   Operation 397 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 398 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln1, i27 %out1_w" [d3.cpp:126]   --->   Operation 398 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 399 [5/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 399 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 400 [4/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 400 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 401 [3/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 401 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 402 [2/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 402 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 403 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [d3.cpp:3]   --->   Operation 403 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 404 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_6, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 404 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 405 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 405 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 406 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 406 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 407 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 407 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 408 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_12, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 408 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 409 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_0, i32 4294967295, i32 0"   --->   Operation 409 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 410 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_14, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 410 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 411 [1/5] (7.30ns)   --->   "%empty_48 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 411 'writeresp' 'empty_48' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 412 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 412 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [4]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [42]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [43]  (7.300 ns)

 <State 10>: 0.677ns
The critical path consists of the following:
	'load' operation ('arr_load', d3.cpp:30) on array 'arr', d3.cpp:13 [72]  (0.677 ns)

 <State 11>: 0.677ns
The critical path consists of the following:
	'load' operation ('arr_load_2', d3.cpp:30) on array 'arr', d3.cpp:13 [87]  (0.677 ns)

 <State 12>: 3.420ns
The critical path consists of the following:
	'load' operation ('arg1_r_1_2_0267_loc_load') on local variable 'arg1_r_1_2_0267_loc' [51]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [67]  (2.846 ns)

 <State 13>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_231_0264_loc_load') on local variable 'arg1_r_231_0264_loc' [54]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.989 ns)
'mul' operation ('mul_ln30', d3.cpp:30) [70]  (2.431 ns)
	'add' operation ('add_ln30', d3.cpp:30) [73]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30', d3.cpp:30 on array 'arr', d3.cpp:13 [74]  (0.677 ns)

 <State 14>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_2_1_0269_loc_load') on local variable 'arg1_r_2_1_0269_loc' [49]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.989 ns)
'mul' operation ('mul_ln30_2', d3.cpp:30) [85]  (2.431 ns)
	'add' operation ('add_ln30_2', d3.cpp:30) [88]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30_2', d3.cpp:30 on array 'arr', d3.cpp:13 [89]  (0.677 ns)

 <State 15>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_130_0263_loc_load') on local variable 'arg1_r_130_0263_loc' [55]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.989 ns)
'mul' operation ('mul_ln30_4', d3.cpp:30) [99]  (2.431 ns)
	'add' operation ('add_ln30_4', d3.cpp:30) [102]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30_4', d3.cpp:30 on array 'arr', d3.cpp:13 [103]  (0.677 ns)

 <State 16>: 5.182ns
The critical path consists of the following:
	'load' operation ('arg1_r_2_0_0268_loc_load') on local variable 'arg1_r_2_0_0268_loc' [50]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.989 ns)
'mul' operation ('mul_ln30_6', d3.cpp:30) [113]  (2.431 ns)
	'add' operation ('add_ln30_6', d3.cpp:30) [116]  (1.085 ns)
	'store' operation ('store_ln30', d3.cpp:30) of variable 'add_ln30_6', d3.cpp:30 on array 'arr', d3.cpp:13 [117]  (0.677 ns)

 <State 17>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.989 ns)
'mul' operation ('mul157', d3.cpp:30) [158]  (2.431 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arr_addr_9') [157]  (0.000 ns)
	'load' operation ('arr_load_9', d3.cpp:60) on array 'arr', d3.cpp:13 [159]  (0.677 ns)

 <State 20>: 0.677ns
The critical path consists of the following:
	'load' operation ('arr_load_9', d3.cpp:60) on array 'arr', d3.cpp:13 [159]  (0.677 ns)

 <State 21>: 1.104ns
The critical path consists of the following:
	'load' operation ('arr_load_11', d3.cpp:62) on array 'arr', d3.cpp:13 [161]  (0.677 ns)
	'call' operation ('call_ln64', d3.cpp:64) to 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_7' [163]  (0.427 ns)

 <State 22>: 0.677ns
The critical path consists of the following:
	'load' operation ('arr_load_13', d3.cpp:106) on array 'arr', d3.cpp:13 [215]  (0.677 ns)

 <State 23>: 3.420ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul219') [174]  (2.846 ns)

 <State 24>: 6.001ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (0.989 ns)
'mul' operation ('mul_ln50_1', d3.cpp:50) [137]  (2.431 ns)
	'add' operation ('add_ln50', d3.cpp:50) [147]  (1.085 ns)
	'add' operation ('add_ln50_3', d3.cpp:50) [152]  (0.000 ns)
	'add' operation ('add_ln50_4', d3.cpp:50) [155]  (0.819 ns)
	'store' operation ('store_ln50', d3.cpp:50) of variable 'add_ln50_4', d3.cpp:50 on array 'arr', d3.cpp:13 [156]  (0.677 ns)

 <State 25>: 0.677ns
The critical path consists of the following:
	'load' operation ('add13114_loc_load') on local variable 'add13114_loc' [166]  (0.000 ns)
	'store' operation ('store_ln61', d3.cpp:61) of variable 'add13114_loc_load' on array 'arr', d3.cpp:13 [168]  (0.677 ns)

 <State 26>: 6.510ns
The critical path consists of the following:
	'load' operation ('add30128_loc_load') on local variable 'add30128_loc' [224]  (0.000 ns)
	'add' operation ('add_ln113', d3.cpp:113) [239]  (1.085 ns)
	'add' operation ('add_ln113_1', d3.cpp:113) [244]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [249]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [254]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [259]  (1.085 ns)
	'add' operation ('add_ln113_5', d3.cpp:113) [264]  (1.085 ns)

 <State 27>: 3.826ns
The critical path consists of the following:
	'add' operation ('add_ln113_6', d3.cpp:113) [269]  (1.085 ns)
	'add' operation ('add_ln113_7', d3.cpp:113) [274]  (1.085 ns)
	'add' operation ('add_ln122_1', d3.cpp:122) [330]  (0.945 ns)
	'add' operation ('add_ln122', d3.cpp:122) [331]  (0.712 ns)

 <State 28>: 6.139ns
The critical path consists of the following:
	'mul' operation ('mul_ln113', d3.cpp:113) [281]  (3.455 ns)
	'add' operation ('add_ln114', d3.cpp:114) [288]  (1.062 ns)
	'add' operation ('add_ln114_1', d3.cpp:114) [293]  (0.945 ns)
	'store' operation ('store_ln114', d3.cpp:114) of variable 'zext_ln114_1', d3.cpp:114 on array 'out1_w', d3.cpp:12 [296]  (0.677 ns)

 <State 29>: 1.632ns
The critical path consists of the following:
	'add' operation ('add_ln115_1', d3.cpp:115) [303]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [305]  (0.677 ns)

 <State 30>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln117', d3.cpp:117) of variable 'zext_ln117', d3.cpp:117 on array 'out1_w', d3.cpp:12 [313]  (0.677 ns)

 <State 31>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln119', d3.cpp:119) of variable 'zext_ln119', d3.cpp:119 on array 'out1_w', d3.cpp:12 [321]  (0.677 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [337]  (0.000 ns)
	bus request operation ('empty_47', d3.cpp:126) on port 'mem' (d3.cpp:126) [338]  (7.300 ns)

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', d3.cpp:131) on port 'mem' (d3.cpp:131) [340]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', d3.cpp:131) on port 'mem' (d3.cpp:131) [340]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', d3.cpp:131) on port 'mem' (d3.cpp:131) [340]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', d3.cpp:131) on port 'mem' (d3.cpp:131) [340]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_48', d3.cpp:131) on port 'mem' (d3.cpp:131) [340]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
