// Seed: 3825169034
module module_0;
  tri0 id_1 = 1;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input wire id_2,
    input supply0 id_3,
    input logic id_4,
    output wire id_5,
    input wor id_6,
    input logic id_7
);
  always @(posedge 1 or negedge 1) begin
    assert (id_6)
    else;
    id_0 <= id_7;
    if (id_3) id_0 <= #1  (id_4);
  end
  module_0();
  wire id_9;
  wor  id_10 = 1;
  id_11(
      .id_0(""), .id_1(""), .id_2(1), .id_3(1'b0)
  ); id_12(
      .id_0(1), .id_1(id_10 * 1'h0 - id_4), .id_2(id_6), .id_3(id_0), .id_4(1)
  );
endmodule
