
blackpill_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000398  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  08000530  08000530  00001530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000538  08000538  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000538  08000538  00001538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000540  08000540  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000540  08000540  00001540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000544  08000544  00001544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000548  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  0800054c  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  0800054c  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000013cc  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000555  00000000  00000000  00003400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001c0  00000000  00000000  00003958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000139  00000000  00000000  00003b18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001458a  00000000  00000000  00003c51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000022e8  00000000  00000000  000181db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00081e66  00000000  00000000  0001a4c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0009c329  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000052c  00000000  00000000  0009c36c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0009c898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08000518 	.word	0x08000518

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	08000518 	.word	0x08000518

080001d8 <strlen>:
 80001d8:	4603      	mov	r3, r0
 80001da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001de:	2a00      	cmp	r2, #0
 80001e0:	d1fb      	bne.n	80001da <strlen+0x2>
 80001e2:	1a18      	subs	r0, r3, r0
 80001e4:	3801      	subs	r0, #1
 80001e6:	4770      	bx	lr

080001e8 <main>:

	uint8_t UART_RX(uint8_t temp);
	int msTicks = 0;
	void delayMs(int ms);

	int main() {
 80001e8:	b580      	push	{r7, lr}
 80001ea:	b082      	sub	sp, #8
 80001ec:	af00      	add	r7, sp, #0

		RCC -> AHB1ENR |= RCC_AHB1ENR_GPIOAEN | RCC_AHB1ENR_GPIOCEN;
 80001ee:	4b70      	ldr	r3, [pc, #448]	@ (80003b0 <main+0x1c8>)
 80001f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001f2:	4a6f      	ldr	r2, [pc, #444]	@ (80003b0 <main+0x1c8>)
 80001f4:	f043 0305 	orr.w	r3, r3, #5
 80001f8:	6313      	str	r3, [r2, #48]	@ 0x30
		RCC -> APB1ENR |= RCC_APB1ENR_USART2EN;
 80001fa:	4b6d      	ldr	r3, [pc, #436]	@ (80003b0 <main+0x1c8>)
 80001fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80001fe:	4a6c      	ldr	r2, [pc, #432]	@ (80003b0 <main+0x1c8>)
 8000200:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000204:	6413      	str	r3, [r2, #64]	@ 0x40

		// setup board User KEY button
		GPIOA -> MODER &= ~0x03; // Clear MODER0 → PA0 as input
 8000206:	4b6b      	ldr	r3, [pc, #428]	@ (80003b4 <main+0x1cc>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	4a6a      	ldr	r2, [pc, #424]	@ (80003b4 <main+0x1cc>)
 800020c:	f023 0303 	bic.w	r3, r3, #3
 8000210:	6013      	str	r3, [r2, #0]
		GPIOA -> PUPDR &= ~0x03; // Clear PUPDR0 bits
 8000212:	4b68      	ldr	r3, [pc, #416]	@ (80003b4 <main+0x1cc>)
 8000214:	68db      	ldr	r3, [r3, #12]
 8000216:	4a67      	ldr	r2, [pc, #412]	@ (80003b4 <main+0x1cc>)
 8000218:	f023 0303 	bic.w	r3, r3, #3
 800021c:	60d3      	str	r3, [r2, #12]
		GPIOA -> PUPDR |= 0x01; // Set PUPDR0 = 01 → pull-up
 800021e:	4b65      	ldr	r3, [pc, #404]	@ (80003b4 <main+0x1cc>)
 8000220:	68db      	ldr	r3, [r3, #12]
 8000222:	4a64      	ldr	r2, [pc, #400]	@ (80003b4 <main+0x1cc>)
 8000224:	f043 0301 	orr.w	r3, r3, #1
 8000228:	60d3      	str	r3, [r2, #12]

		// setup board LED
		GPIOC -> MODER &= ~(0x03 << (2 * 13)); // Clear MODER13 bits
 800022a:	4b63      	ldr	r3, [pc, #396]	@ (80003b8 <main+0x1d0>)
 800022c:	681b      	ldr	r3, [r3, #0]
 800022e:	4a62      	ldr	r2, [pc, #392]	@ (80003b8 <main+0x1d0>)
 8000230:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8000234:	6013      	str	r3, [r2, #0]
		GPIOC -> MODER |= 0x01 << (2 * 13); // MODER13 = 01 → PC13 as output
 8000236:	4b60      	ldr	r3, [pc, #384]	@ (80003b8 <main+0x1d0>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	4a5f      	ldr	r2, [pc, #380]	@ (80003b8 <main+0x1d0>)
 800023c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000240:	6013      	str	r3, [r2, #0]

		// setup PA2 USART (TX)
		GPIOA -> MODER &= ~(0x03 << (2 * 2)); // Clear MODER2 bits
 8000242:	4b5c      	ldr	r3, [pc, #368]	@ (80003b4 <main+0x1cc>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	4a5b      	ldr	r2, [pc, #364]	@ (80003b4 <main+0x1cc>)
 8000248:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800024c:	6013      	str	r3, [r2, #0]
		GPIOA -> MODER |= 0x02 << (2 * 2); // MODER2 = 11 → PA2 as alternate function
 800024e:	4b59      	ldr	r3, [pc, #356]	@ (80003b4 <main+0x1cc>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	4a58      	ldr	r2, [pc, #352]	@ (80003b4 <main+0x1cc>)
 8000254:	f043 0320 	orr.w	r3, r3, #32
 8000258:	6013      	str	r3, [r2, #0]
		GPIOA -> AFR[0] &= ~(0x0F << (4 * 2)); // Clear AFRL2 bits
 800025a:	4b56      	ldr	r3, [pc, #344]	@ (80003b4 <main+0x1cc>)
 800025c:	6a1b      	ldr	r3, [r3, #32]
 800025e:	4a55      	ldr	r2, [pc, #340]	@ (80003b4 <main+0x1cc>)
 8000260:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000264:	6213      	str	r3, [r2, #32]
		GPIOA -> AFR[0] |= 0x07 << (4 * 2); // AFRL2 = 7 (USART2)
 8000266:	4b53      	ldr	r3, [pc, #332]	@ (80003b4 <main+0x1cc>)
 8000268:	6a1b      	ldr	r3, [r3, #32]
 800026a:	4a52      	ldr	r2, [pc, #328]	@ (80003b4 <main+0x1cc>)
 800026c:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000270:	6213      	str	r3, [r2, #32]

		// setup PA3 USART (RX)
		GPIOA -> MODER &= ~(0x03 << (2 * 3)); // Clear MODER3 bits
 8000272:	4b50      	ldr	r3, [pc, #320]	@ (80003b4 <main+0x1cc>)
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a4f      	ldr	r2, [pc, #316]	@ (80003b4 <main+0x1cc>)
 8000278:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800027c:	6013      	str	r3, [r2, #0]
		GPIOA -> MODER |= 0x02 << (2 * 3); // MODER3 = 11 → PA3 as alternate function
 800027e:	4b4d      	ldr	r3, [pc, #308]	@ (80003b4 <main+0x1cc>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	4a4c      	ldr	r2, [pc, #304]	@ (80003b4 <main+0x1cc>)
 8000284:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000288:	6013      	str	r3, [r2, #0]
		GPIOA -> AFR[0] &= ~(0x0F << (4 * 3)); // Clear AFRL2 bits
 800028a:	4b4a      	ldr	r3, [pc, #296]	@ (80003b4 <main+0x1cc>)
 800028c:	6a1b      	ldr	r3, [r3, #32]
 800028e:	4a49      	ldr	r2, [pc, #292]	@ (80003b4 <main+0x1cc>)
 8000290:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8000294:	6213      	str	r3, [r2, #32]
		GPIOA -> AFR[0] |= 0x07 << (4 * 3); // AFRL2 = 7 (USART2)
 8000296:	4b47      	ldr	r3, [pc, #284]	@ (80003b4 <main+0x1cc>)
 8000298:	6a1b      	ldr	r3, [r3, #32]
 800029a:	4a46      	ldr	r2, [pc, #280]	@ (80003b4 <main+0x1cc>)
 800029c:	f443 43e0 	orr.w	r3, r3, #28672	@ 0x7000
 80002a0:	6213      	str	r3, [r2, #32]

		char myString[] = "123\r\n";
 80002a2:	4a46      	ldr	r2, [pc, #280]	@ (80003bc <main+0x1d4>)
 80002a4:	463b      	mov	r3, r7
 80002a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80002aa:	6018      	str	r0, [r3, #0]
 80002ac:	3304      	adds	r3, #4
 80002ae:	8019      	strh	r1, [r3, #0]
		uint8_t len = strlen(myString);
 80002b0:	463b      	mov	r3, r7
 80002b2:	4618      	mov	r0, r3
 80002b4:	f7ff ff90 	bl	80001d8 <strlen>
 80002b8:	4603      	mov	r3, r0
 80002ba:	71fb      	strb	r3, [r7, #7]
		uint8_t count = 0;
 80002bc:	2300      	movs	r3, #0
 80002be:	71bb      	strb	r3, [r7, #6]

		RCC -> AHB1ENR |= RCC_AHB1ENR_DMA1EN; // DMA1 clock enable
 80002c0:	4b3b      	ldr	r3, [pc, #236]	@ (80003b0 <main+0x1c8>)
 80002c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002c4:	4a3a      	ldr	r2, [pc, #232]	@ (80003b0 <main+0x1c8>)
 80002c6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80002ca:	6313      	str	r3, [r2, #48]	@ 0x30
		USART2 -> CR3 |= USART_CR3_DMAT; //DMA1 Enable Transmitter
 80002cc:	4b3c      	ldr	r3, [pc, #240]	@ (80003c0 <main+0x1d8>)
 80002ce:	695b      	ldr	r3, [r3, #20]
 80002d0:	4a3b      	ldr	r2, [pc, #236]	@ (80003c0 <main+0x1d8>)
 80002d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80002d6:	6153      	str	r3, [r2, #20]

		//DMA Setup

		DMA1_Stream6->CR &= ~DMA_SxCR_CHSEL; // Clear
 80002d8:	4b3a      	ldr	r3, [pc, #232]	@ (80003c4 <main+0x1dc>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a39      	ldr	r2, [pc, #228]	@ (80003c4 <main+0x1dc>)
 80002de:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 80002e2:	6013      	str	r3, [r2, #0]
		DMA1_Stream6->CR |= (4 << DMA_SxCR_CHSEL_Pos); // Channel 4 = USART2_TX
 80002e4:	4b37      	ldr	r3, [pc, #220]	@ (80003c4 <main+0x1dc>)
 80002e6:	681b      	ldr	r3, [r3, #0]
 80002e8:	4a36      	ldr	r2, [pc, #216]	@ (80003c4 <main+0x1dc>)
 80002ea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80002ee:	6013      	str	r3, [r2, #0]

		DMA1_Stream6->NDTR = len; // number of bytes
 80002f0:	4a34      	ldr	r2, [pc, #208]	@ (80003c4 <main+0x1dc>)
 80002f2:	79fb      	ldrb	r3, [r7, #7]
 80002f4:	6053      	str	r3, [r2, #4]
		DMA1_Stream6->PAR  = (uint32_t)&USART2->DR; // peripheral address
 80002f6:	4b33      	ldr	r3, [pc, #204]	@ (80003c4 <main+0x1dc>)
 80002f8:	4a33      	ldr	r2, [pc, #204]	@ (80003c8 <main+0x1e0>)
 80002fa:	609a      	str	r2, [r3, #8]
		DMA1_Stream6->M0AR = (uint32_t)myString; // memory address
 80002fc:	4a31      	ldr	r2, [pc, #196]	@ (80003c4 <main+0x1dc>)
 80002fe:	463b      	mov	r3, r7
 8000300:	60d3      	str	r3, [r2, #12]

		DMA1_Stream6->CR |= DMA_SxCR_MINC; // increment memory
 8000302:	4b30      	ldr	r3, [pc, #192]	@ (80003c4 <main+0x1dc>)
 8000304:	681b      	ldr	r3, [r3, #0]
 8000306:	4a2f      	ldr	r2, [pc, #188]	@ (80003c4 <main+0x1dc>)
 8000308:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800030c:	6013      	str	r3, [r2, #0]
		DMA1_Stream6->CR |= DMA_SxCR_DIR_0; // memory-to-peripheral
 800030e:	4b2d      	ldr	r3, [pc, #180]	@ (80003c4 <main+0x1dc>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	4a2c      	ldr	r2, [pc, #176]	@ (80003c4 <main+0x1dc>)
 8000314:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000318:	6013      	str	r3, [r2, #0]
		DMA1 -> HIFCR = DMA_HIFCR_CTCIF6; // clear transfer complete flag
 800031a:	4b2c      	ldr	r3, [pc, #176]	@ (80003cc <main+0x1e4>)
 800031c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000320:	60da      	str	r2, [r3, #12]
		DMA1_Stream6->CR |= DMA_SxCR_TCIE; // enable transfer complete interrupt
 8000322:	4b28      	ldr	r3, [pc, #160]	@ (80003c4 <main+0x1dc>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	4a27      	ldr	r2, [pc, #156]	@ (80003c4 <main+0x1dc>)
 8000328:	f043 0310 	orr.w	r3, r3, #16
 800032c:	6013      	str	r3, [r2, #0]
		DMA1_Stream6->CR |= DMA_SxCR_CIRC; // circular mode
 800032e:	4b25      	ldr	r3, [pc, #148]	@ (80003c4 <main+0x1dc>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	4a24      	ldr	r2, [pc, #144]	@ (80003c4 <main+0x1dc>)
 8000334:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000338:	6013      	str	r3, [r2, #0]

		USART2 -> BRR = 1666;
 800033a:	4b21      	ldr	r3, [pc, #132]	@ (80003c0 <main+0x1d8>)
 800033c:	f240 6282 	movw	r2, #1666	@ 0x682
 8000340:	609a      	str	r2, [r3, #8]
		USART2 -> CR1 |= USART_CR1_TE; // turn on TX
 8000342:	4b1f      	ldr	r3, [pc, #124]	@ (80003c0 <main+0x1d8>)
 8000344:	68db      	ldr	r3, [r3, #12]
 8000346:	4a1e      	ldr	r2, [pc, #120]	@ (80003c0 <main+0x1d8>)
 8000348:	f043 0308 	orr.w	r3, r3, #8
 800034c:	60d3      	str	r3, [r2, #12]
		USART2 -> CR1 |= USART_CR1_UE; // turn on the USART peripheral
 800034e:	4b1c      	ldr	r3, [pc, #112]	@ (80003c0 <main+0x1d8>)
 8000350:	68db      	ldr	r3, [r3, #12]
 8000352:	4a1b      	ldr	r2, [pc, #108]	@ (80003c0 <main+0x1d8>)
 8000354:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000358:	60d3      	str	r3, [r2, #12]

		while (1) {
			if (GPIOA->IDR & (1 << 0)) {
 800035a:	4b16      	ldr	r3, [pc, #88]	@ (80003b4 <main+0x1cc>)
 800035c:	691b      	ldr	r3, [r3, #16]
 800035e:	f003 0301 	and.w	r3, r3, #1
 8000362:	2b00      	cmp	r3, #0
 8000364:	d006      	beq.n	8000374 <main+0x18c>
				// Button released
				GPIOC->ODR |= (1 << 13);
 8000366:	4b14      	ldr	r3, [pc, #80]	@ (80003b8 <main+0x1d0>)
 8000368:	695b      	ldr	r3, [r3, #20]
 800036a:	4a13      	ldr	r2, [pc, #76]	@ (80003b8 <main+0x1d0>)
 800036c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000370:	6153      	str	r3, [r2, #20]
 8000372:	e7f2      	b.n	800035a <main+0x172>
			} else {
				// Button pressed
				GPIOC->ODR &= ~(1 << 13);
 8000374:	4b10      	ldr	r3, [pc, #64]	@ (80003b8 <main+0x1d0>)
 8000376:	695b      	ldr	r3, [r3, #20]
 8000378:	4a0f      	ldr	r2, [pc, #60]	@ (80003b8 <main+0x1d0>)
 800037a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800037e:	6153      	str	r3, [r2, #20]
//				for (count = 0; count < len; count++) {
//					USART2 -> DR = myString[count];
//					while ((USART2 -> SR & USART_SR_TC) == 0);
//				}

				DMA1_Stream6 -> CR |= DMA_SxCR_EN; // enable DMA
 8000380:	4b10      	ldr	r3, [pc, #64]	@ (80003c4 <main+0x1dc>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	4a0f      	ldr	r2, [pc, #60]	@ (80003c4 <main+0x1dc>)
 8000386:	f043 0301 	orr.w	r3, r3, #1
 800038a:	6013      	str	r3, [r2, #0]
				while ((DMA1 -> HISR & DMA_HISR_TCIF6) == 0); // while interrupt flag
 800038c:	bf00      	nop
 800038e:	4b0f      	ldr	r3, [pc, #60]	@ (80003cc <main+0x1e4>)
 8000390:	685b      	ldr	r3, [r3, #4]
 8000392:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000396:	2b00      	cmp	r3, #0
 8000398:	d0f9      	beq.n	800038e <main+0x1a6>
				DMA1_Stream6 -> CR &= ~DMA_SxCR_EN; // disable DMA
 800039a:	4b0a      	ldr	r3, [pc, #40]	@ (80003c4 <main+0x1dc>)
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	4a09      	ldr	r2, [pc, #36]	@ (80003c4 <main+0x1dc>)
 80003a0:	f023 0301 	bic.w	r3, r3, #1
 80003a4:	6013      	str	r3, [r2, #0]
				DMA1 -> HIFCR = DMA_HIFCR_CTCIF6; // clear flag
 80003a6:	4b09      	ldr	r3, [pc, #36]	@ (80003cc <main+0x1e4>)
 80003a8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80003ac:	60da      	str	r2, [r3, #12]
			if (GPIOA->IDR & (1 << 0)) {
 80003ae:	e7d4      	b.n	800035a <main+0x172>
 80003b0:	40023800 	.word	0x40023800
 80003b4:	40020000 	.word	0x40020000
 80003b8:	40020800 	.word	0x40020800
 80003bc:	08000530 	.word	0x08000530
 80003c0:	40004400 	.word	0x40004400
 80003c4:	400260a0 	.word	0x400260a0
 80003c8:	40004404 	.word	0x40004404
 80003cc:	40026000 	.word	0x40026000

080003d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003d4:	bf00      	nop
 80003d6:	e7fd      	b.n	80003d4 <NMI_Handler+0x4>

080003d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003dc:	bf00      	nop
 80003de:	e7fd      	b.n	80003dc <HardFault_Handler+0x4>

080003e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003e4:	bf00      	nop
 80003e6:	e7fd      	b.n	80003e4 <MemManage_Handler+0x4>

080003e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003ec:	bf00      	nop
 80003ee:	e7fd      	b.n	80003ec <BusFault_Handler+0x4>

080003f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003f4:	bf00      	nop
 80003f6:	e7fd      	b.n	80003f4 <UsageFault_Handler+0x4>

080003f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003fc:	bf00      	nop
 80003fe:	46bd      	mov	sp, r7
 8000400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000404:	4770      	bx	lr

08000406 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000406:	b480      	push	{r7}
 8000408:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800040a:	bf00      	nop
 800040c:	46bd      	mov	sp, r7
 800040e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000412:	4770      	bx	lr

08000414 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000418:	bf00      	nop
 800041a:	46bd      	mov	sp, r7
 800041c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000420:	4770      	bx	lr

08000422 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000422:	b580      	push	{r7, lr}
 8000424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000426:	f000 f83f 	bl	80004a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800042a:	bf00      	nop
 800042c:	bd80      	pop	{r7, pc}
	...

08000430 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000434:	4b06      	ldr	r3, [pc, #24]	@ (8000450 <SystemInit+0x20>)
 8000436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800043a:	4a05      	ldr	r2, [pc, #20]	@ (8000450 <SystemInit+0x20>)
 800043c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000440:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000444:	bf00      	nop
 8000446:	46bd      	mov	sp, r7
 8000448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop
 8000450:	e000ed00 	.word	0xe000ed00

08000454 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000454:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800048c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000458:	f7ff ffea 	bl	8000430 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800045c:	480c      	ldr	r0, [pc, #48]	@ (8000490 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800045e:	490d      	ldr	r1, [pc, #52]	@ (8000494 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000460:	4a0d      	ldr	r2, [pc, #52]	@ (8000498 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000462:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000464:	e002      	b.n	800046c <LoopCopyDataInit>

08000466 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000466:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000468:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800046a:	3304      	adds	r3, #4

0800046c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800046c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800046e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000470:	d3f9      	bcc.n	8000466 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000472:	4a0a      	ldr	r2, [pc, #40]	@ (800049c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000474:	4c0a      	ldr	r4, [pc, #40]	@ (80004a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000476:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000478:	e001      	b.n	800047e <LoopFillZerobss>

0800047a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800047a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800047c:	3204      	adds	r2, #4

0800047e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800047e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000480:	d3fb      	bcc.n	800047a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000482:	f000 f825 	bl	80004d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000486:	f7ff feaf 	bl	80001e8 <main>
  bx  lr    
 800048a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800048c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000490:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000494:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000498:	08000548 	.word	0x08000548
  ldr r2, =_sbss
 800049c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 80004a0:	20000024 	.word	0x20000024

080004a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80004a4:	e7fe      	b.n	80004a4 <ADC_IRQHandler>
	...

080004a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004ac:	4b06      	ldr	r3, [pc, #24]	@ (80004c8 <HAL_IncTick+0x20>)
 80004ae:	781b      	ldrb	r3, [r3, #0]
 80004b0:	461a      	mov	r2, r3
 80004b2:	4b06      	ldr	r3, [pc, #24]	@ (80004cc <HAL_IncTick+0x24>)
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	4413      	add	r3, r2
 80004b8:	4a04      	ldr	r2, [pc, #16]	@ (80004cc <HAL_IncTick+0x24>)
 80004ba:	6013      	str	r3, [r2, #0]
}
 80004bc:	bf00      	nop
 80004be:	46bd      	mov	sp, r7
 80004c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop
 80004c8:	20000000 	.word	0x20000000
 80004cc:	20000020 	.word	0x20000020

080004d0 <__libc_init_array>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	4d0d      	ldr	r5, [pc, #52]	@ (8000508 <__libc_init_array+0x38>)
 80004d4:	4c0d      	ldr	r4, [pc, #52]	@ (800050c <__libc_init_array+0x3c>)
 80004d6:	1b64      	subs	r4, r4, r5
 80004d8:	10a4      	asrs	r4, r4, #2
 80004da:	2600      	movs	r6, #0
 80004dc:	42a6      	cmp	r6, r4
 80004de:	d109      	bne.n	80004f4 <__libc_init_array+0x24>
 80004e0:	4d0b      	ldr	r5, [pc, #44]	@ (8000510 <__libc_init_array+0x40>)
 80004e2:	4c0c      	ldr	r4, [pc, #48]	@ (8000514 <__libc_init_array+0x44>)
 80004e4:	f000 f818 	bl	8000518 <_init>
 80004e8:	1b64      	subs	r4, r4, r5
 80004ea:	10a4      	asrs	r4, r4, #2
 80004ec:	2600      	movs	r6, #0
 80004ee:	42a6      	cmp	r6, r4
 80004f0:	d105      	bne.n	80004fe <__libc_init_array+0x2e>
 80004f2:	bd70      	pop	{r4, r5, r6, pc}
 80004f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80004f8:	4798      	blx	r3
 80004fa:	3601      	adds	r6, #1
 80004fc:	e7ee      	b.n	80004dc <__libc_init_array+0xc>
 80004fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8000502:	4798      	blx	r3
 8000504:	3601      	adds	r6, #1
 8000506:	e7f2      	b.n	80004ee <__libc_init_array+0x1e>
 8000508:	08000540 	.word	0x08000540
 800050c:	08000540 	.word	0x08000540
 8000510:	08000540 	.word	0x08000540
 8000514:	08000544 	.word	0x08000544

08000518 <_init>:
 8000518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800051a:	bf00      	nop
 800051c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800051e:	bc08      	pop	{r3}
 8000520:	469e      	mov	lr, r3
 8000522:	4770      	bx	lr

08000524 <_fini>:
 8000524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000526:	bf00      	nop
 8000528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800052a:	bc08      	pop	{r3}
 800052c:	469e      	mov	lr, r3
 800052e:	4770      	bx	lr
