C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  E:\3122008883\J3122008883_test3\synthesis   -part A3P060  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile E:\3122008883\J3122008883_test3\synthesis\synlog\report\cyq_74HC165_fpga_mapper.xml  -top_level_module  cyq_74HC165  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  E:\3122008883\J3122008883_test3\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  E:\3122008883\J3122008883_test3\synthesis\cyq_74HC165.edn   -freq 100.000   E:\3122008883\J3122008883_test3\synthesis\synwork\cyq_74HC165_prem.srd  -sap  E:\3122008883\J3122008883_test3\synthesis\cyq_74HC165.sap  -otap  E:\3122008883\J3122008883_test3\synthesis\cyq_74HC165.tap  -omap  E:\3122008883\J3122008883_test3\synthesis\cyq_74HC165.map  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -sap  E:\3122008883\J3122008883_test3\synthesis\cyq_74HC165.sap  -ologparam  E:\3122008883\J3122008883_test3\synthesis\syntmp\cyq_74HC165.plg  -osyn  E:\3122008883\J3122008883_test3\synthesis\cyq_74HC165.srm  -prjdir  E:\3122008883\J3122008883_test3\synthesis\  -prjname  cyq_74HC165_syn  -log  E:\3122008883\J3122008883_test3\synthesis\synlog\cyq_74HC165_fpga_mapper.srr 
relcom:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P060 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\cyq_74HC165_fpga_mapper.xml -top_level_module cyq_74HC165 -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -oedif ..\cyq_74HC165.edn -freq 100.000 ..\synwork\cyq_74HC165_prem.srd -sap ..\cyq_74HC165.sap -otap ..\cyq_74HC165.tap -omap ..\cyq_74HC165.map -devicelib C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -sap ..\cyq_74HC165.sap -ologparam cyq_74HC165.plg -osyn ..\cyq_74HC165.srm -prjdir ..\ -prjname cyq_74HC165_syn -log ..\synlog\cyq_74HC165_fpga_mapper.srr
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1702959380|size:1733|exec:0|csum:
file:..\cyq_74HC165.edn|io:o|time:1702959442|size:21214|exec:0|csum:
file:..\synwork\cyq_74HC165_prem.srd|io:i|time:1702959441|size:3389|exec:0|csum:7B66FE8A276DE445C566E2FBD7A27BF5
file:..\cyq_74HC165.sap|io:o|time:1702959441|size:450|exec:0|csum:
file:..\cyq_74HC165.tap|io:o|time:0|size:0|exec:0|csum:
file:..\cyq_74HC165.map|io:o|time:1702959442|size:28|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1508984288|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:..\cyq_74HC165.sap|io:o|time:1702959441|size:450|exec:0|csum:
file:cyq_74HC165.plg|io:o|time:1702959442|size:346|exec:0|csum:
file:..\cyq_74HC165.srm|io:o|time:1702959442|size:68255|exec:0|csum:
file:..\synlog\cyq_74HC165_fpga_mapper.srr|io:o|time:1702959442|size:13300|exec:0|csum:
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509330672|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509332086|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
