`timescale 1ns / 1ps
`default_nettype none

module fma #(
    parameter WIDTH=32, 
    parameter FIXED_POINT=24  
) (
    input wire clk_in,
    input wire rst_in,
    input wire [3*WIDTH-1:0] abc, // abc is laid out as "a b c" in bits
    input wire valid_in,   // high when the FMA should read new values into a, b
    input wire c_valid_in, // high when the FMA should read new value into c
    input wire output_can_be_valid_in, // low when calculated values should stay internal only
    output logic [WIDTH-1:0] out,
    output logic valid_out
);
    logic signed [WIDTH-1:0] a_internal, b_internal;
    logic signed [2*WIDTH-1:0] multiplication_full_precision;

    logic signed [WIDTH-1:0] a, b, c;
    assign a = $signed(abc[3*WIDTH-1:2*WIDTH]);
    assign b = $signed(abc[2*WIDTH-1:1*WIDTH]);
    assign c = $signed(abc[1*WIDTH-1:0*WIDTH]);

     // set to 1'b1 for integer arithmetic, 1'b0 for fixed point arithmetic
    localparam INTEGER_ARITHMETIC = 1'b0;

    logic signed [WIDTH-1:0] chosen_a, chosen_b, chosen_c;
    assign chosen_a = (valid_in ? a : a_internal);
    assign chosen_b = (valid_in ? b : b_internal);
    assign chosen_c = (c_valid_in ? c : out);

    assign multiplication_full_precision = chosen_a * chosen_b;

    always_ff @(posedge clk_in) begin
        if (rst_in) begin
            a_internal <= 0;
            b_internal <= 0;
            out <= 0;
        end else begin
            if (valid_in) begin
                if (INTEGER_ARITHMETIC == 1'b1) begin
                    out <= $unsigned(multiplication_full_precision[WIDTH-1:0] + chosen_c);
                end else begin
                    out <= $unsigned((multiplication_full_precision >> FIXED_POINT) + chosen_c);
                end
            end

            a_internal <= valid_in ? a : a_internal;
            b_internal <= valid_in ? b : b_internal;
            valid_out <= valid_in && output_can_be_valid_in;
        end
    end

endmodule

`default_nettype wire