0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu.sv,1740843281,systemVerilog,,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu_control.sv,,alu;n_bit_add_sub,,,../../../../src/sram/csrc,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu_control.sv,1740843281,systemVerilog,,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/branch_controller.sv,,alu_control,,,../../../../src/sram/csrc,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/branch_controller.sv,1740843281,systemVerilog,,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/control_unit.sv,,branch_controller,,,../../../../src/sram/csrc,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/control_unit.sv,1740937098,systemVerilog,,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv,,control_unit,,,../../../../src/sram/csrc,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv,1740909560,systemVerilog,,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv,,csr_file,,,../../../../src/sram/csrc,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv,1740936975,systemVerilog,,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv,,data_path,,,../../../../src/sram/csrc,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv,1740843281,systemVerilog,,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/hazard_controller.sv,,forwarding_unit,,,../../../../src/sram/csrc,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/hazard_controller.sv,1740843281,systemVerilog,,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/imm_gen.sv,,hazard_handler,,,../../../../src/sram/csrc,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/imm_gen.sv,1740843281,systemVerilog,,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv,,imm_gen,,,../../../../src/sram/csrc,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/lib.sv,1740909560,systemVerilog,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu.sv;/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu_control.sv;/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/branch_controller.sv;/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/control_unit.sv;/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/csr_file.sv;/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/data_path.sv;/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/forwarding_unit.sv;/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/hazard_controller.sv;/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/imm_gen.sv;/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv;/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/pipeline_controller.sv;/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/program_counter.sv;/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/reg_file.sv;/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rv32i_top.sv;/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/rv32i_tb.sv,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/alu.sv,,$unit_lib_sv;mux2x1;mux3x1;mux4x1;n_bit_dec;n_bit_dec_with_en;n_bit_reg;n_bit_reg_wclr;one_hot_mux2x1;one_hot_mux3x1;one_hot_mux4x1;riscv_types,,,../../../../src/sram/csrc,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/main_control.sv,1740909560,systemVerilog,,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/pipeline_controller.sv,,decode_control,,,../../../../src/sram/csrc,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/pipeline_controller.sv,1740909560,systemVerilog,,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/program_counter.sv,,pipeline_controller,,,../../../../src/sram/csrc,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/program_counter.sv,1740848757,systemVerilog,,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/reg_file.sv,,program_counter,,,../../../../src/sram/csrc,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/reg_file.sv,1740843281,systemVerilog,,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rv32i_top.sv,,reg_file,,,../../../../src/sram/csrc,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/soc/core/rv32i_top.sv,1740937394,systemVerilog,,/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/rv32i_tb.sv,,rv32i_top,,,../../../../src/sram/csrc,,,,,
/home/it/Desktop/team_work/PROJECT/microcontroller_TeamBlack/rvsoc-baseline-main/src/tb/rv32i_tb.sv,1740937746,systemVerilog,,,,rv32i_tb,,,../../../../src/sram/csrc,,,,,
