
*** Running xst
    with args -ifn "DICE_TOP.xst" -ofn "DICE_TOP.srp" -intstyle ise

Reading design: DICE_TOP.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/shuns/Documents/verilog/seminner/9/dise_planahead/dise_planahead.srcs/sources_1/imports/src/RNG.v" into library work
Parsing module <RNG>.
Analyzing Verilog file "C:/Users/shuns/Documents/verilog/seminner/9/dise_planahead/dise_planahead.srcs/sources_1/imports/src/DECODER.v" into library work
Parsing module <DECODER>.
Analyzing Verilog file "C:/Users/shuns/Documents/verilog/seminner/9/dise_planahead/dise_planahead.srcs/sources_1/imports/src/DICE.v" into library work
Parsing module <DICE>.
Analyzing Verilog file "C:/Users/shuns/Documents/verilog/seminner/9/dise_planahead/dise_planahead.srcs/sources_1/imports/src/DICE_TOP.v" into library work
Parsing module <DICE_TOP>.
Parsing module <CHATTERING>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DICE_TOP>.

Elaborating module <CHATTERING>.
WARNING:HDLCompiler:413 - "C:/Users/shuns/Documents/verilog/seminner/9/dise_planahead/dise_planahead.srcs/sources_1/imports/src/DICE_TOP.v" Line 50: Result of 32-bit expression is truncated to fit in 21-bit target.

Elaborating module <DICE>.

Elaborating module <RNG>.
WARNING:HDLCompiler:413 - "C:/Users/shuns/Documents/verilog/seminner/9/dise_planahead/dise_planahead.srcs/sources_1/imports/src/RNG.v" Line 45: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <DECODER>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DICE_TOP>.
    Related source file is "C:/Users/shuns/Documents/verilog/seminner/9/dise_planahead/dise_planahead.srcs/sources_1/imports/src/DICE_TOP.v".
    Found 1-bit register for signal <D>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DICE_TOP> synthesized.

Synthesizing Unit <CHATTERING>.
    Related source file is "C:/Users/shuns/Documents/verilog/seminner/9/dise_planahead/dise_planahead.srcs/sources_1/imports/src/DICE_TOP.v".
    Found 1-bit register for signal <D>.
    Found 1-bit register for signal <OUT>.
    Found 21-bit register for signal <CNT>.
    Found 21-bit subtractor for signal <GND_2_o_GND_2_o_sub_2_OUT<20:0>> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
Unit <CHATTERING> synthesized.

Synthesizing Unit <DICE>.
    Related source file is "C:/Users/shuns/Documents/verilog/seminner/9/dise_planahead/dise_planahead.srcs/sources_1/imports/src/DICE.v".
    Summary:
	no macro.
Unit <DICE> synthesized.

Synthesizing Unit <RNG>.
    Related source file is "C:/Users/shuns/Documents/verilog/seminner/9/dise_planahead/dise_planahead.srcs/sources_1/imports/src/RNG.v".
    Found 3-bit register for signal <NUM>.
    Found 3-bit register for signal <CNT>.
    Found 3-bit adder for signal <CNT[2]_GND_5_o_add_3_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <RNG> synthesized.

Synthesizing Unit <DECODER>.
    Related source file is "C:/Users/shuns/Documents/verilog/seminner/9/dise_planahead/dise_planahead.srcs/sources_1/imports/src/DECODER.v".
    Found 8x7-bit Read Only RAM for signal <LED>
    Summary:
	inferred   1 RAM(s).
Unit <DECODER> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x7-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 21-bit subtractor                                     : 1
 3-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 3
 21-bit register                                       : 1
 3-bit register                                        : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CHATTERING>.
The following registers are absorbed into counter <CNT>: 1 register on signal <CNT>.
Unit <CHATTERING> synthesized (advanced).

Synthesizing (advanced) Unit <DECODER>.
INFO:Xst:3231 - The small RAM <Mram_LED> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 7-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <NUM>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LED>           |          |
    -----------------------------------------------------------------------
Unit <DECODER> synthesized (advanced).

Synthesizing (advanced) Unit <RNG>.
The following registers are absorbed into counter <CNT>: 1 register on signal <CNT>.
Unit <RNG> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x7-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Counters                                             : 2
 21-bit down counter                                   : 1
 3-bit up counter                                      : 1
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DICE_TOP> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block DICE_TOP, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.490ns (Maximum Frequency: 401.590MHz)
   Minimum input arrival time before clock: 0.681ns
   Maximum output required time after clock: 1.249ns
   Maximum combinational path delay: No path found

=========================================================================
