

================================================================
== Vitis HLS Report for 'sqrt'
================================================================
* Date:           Tue Feb  8 11:02:19 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.390 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|      149|  50.000 ns|  1.490 us|    5|  149|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1   |        6|        6|         3|          -|          -|     2|        no|
        |- VITIS_LOOP_565_1  |       30|       30|        15|          -|          -|     2|        no|
        |- VITIS_LOOP_169_1  |       85|       85|        17|          -|          -|     5|        no|
        |- VITIS_LOOP_187_1  |        6|        6|         2|          -|          -|     3|        no|
        |- VITIS_LOOP_21_1   |        3|        3|         1|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     685|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      56|    -|
|Memory           |        0|     -|      64|       3|    0|
|Multiplexer      |        -|     -|       -|     660|    -|
|Register         |        -|     -|    1289|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1353|    1404|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+
    |fsqrt_32ns_32ns_32_8_no_dsp_1_U63  |fsqrt_32ns_32ns_32_8_no_dsp_1  |        0|   0|  0|   0|    0|
    |mux_32_32_1_1_U64                  |mux_32_32_1_1                  |        0|   0|  0|  14|    0|
    |mux_32_32_1_1_U65                  |mux_32_32_1_1                  |        0|   0|  0|  14|    0|
    |mux_32_32_1_1_U66                  |mux_32_32_1_1                  |        0|   0|  0|  14|    0|
    |mux_32_32_1_1_U67                  |mux_32_32_1_1                  |        0|   0|  0|  14|    0|
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+
    |Total                              |                               |        0|   0|  0|  56|    0|
    +-----------------------------------+-------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |aux_U  |sqrt_aux_RAM_AUTO_1R1W  |        0|  64|   3|    0|     5|   32|     1|          160|
    +-------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                        |        0|  64|   3|    0|     5|   32|     1|          160|
    +-------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln169_fu_768_p2        |         +|   0|  0|  10|           3|           1|
    |add_ln172_1_fu_826_p2      |         +|   0|  0|  10|           3|           3|
    |add_ln172_fu_796_p2        |         +|   0|  0|  10|           3|           2|
    |add_ln187_fu_899_p2        |         +|   0|  0|   9|           2|           1|
    |add_ln21_fu_992_p2         |         +|   0|  0|   9|           2|           1|
    |add_ln558_1_fu_500_p2      |         +|   0|  0|  13|           6|           2|
    |add_ln558_fu_490_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln565_fu_671_p2        |         +|   0|  0|   9|           2|           1|
    |add_ln566_fu_649_p2        |         +|   0|  0|  13|           6|           6|
    |add_ln68_fu_580_p2         |         +|   0|  0|   9|           2|           1|
    |add_ln69_fu_564_p2         |         +|   0|  0|  13|           6|           6|
    |tmp_11_fu_814_p4           |         +|   0|  0|   9|           2|           2|
    |sub_ln61_fu_479_p2         |         -|   0|  0|  13|           6|           6|
    |ap_condition_1237          |       and|   0|  0|   2|           1|           1|
    |empty_30_fu_630_p2         |       and|   0|  0|   2|           1|           1|
    |grp_fu_416_p2              |       and|   0|  0|   2|           1|           1|
    |res_1_fu_636_p2            |       and|   0|  0|   2|           1|           1|
    |icmp_ln169_fu_762_p2       |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln172_1_fu_802_p2     |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln172_2_fu_832_p2     |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln172_fu_774_p2       |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln187_fu_893_p2       |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln21_fu_986_p2        |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln565_fu_659_p2       |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln566_fu_665_p2       |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln61_1_fu_533_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln61_2_fu_539_p2      |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln61_fu_510_p2        |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln68_fu_574_p2        |      icmp|   0|  0|   8|           2|           2|
    |notlhs13_fu_614_p2         |      icmp|   0|  0|  11|           8|           2|
    |notrhs14_fu_620_p2         |      icmp|   0|  0|  16|          23|           1|
    |empty_29_fu_626_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln61_fu_545_p2          |        or|   0|  0|   2|           1|           1|
    |eps_1_2_5_fu_699_p3        |    select|   0|  0|  32|           1|          32|
    |eps_1_2_6_fu_705_p3        |    select|   0|  0|  32|           1|          32|
    |eps_2_2_5_fu_687_p3        |    select|   0|  0|  32|           1|          32|
    |eps_2_2_6_fu_693_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln567_1_fu_738_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln567_fu_731_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln624_1_fu_1056_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln624_2_fu_1063_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln624_fu_1049_p3    |    select|   0|  0|  32|           1|          32|
    |tmp_10_fu_866_p3           |    select|   0|  0|  32|           1|          32|
    |tmp_13_fu_873_p3           |    select|   0|  0|  32|           1|          32|
    |tmp_16_fu_879_p3           |    select|   0|  0|  32|           1|          32|
    |tmp_14_fu_844_p4           |       xor|   0|  0|   3|           2|           3|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 685|         185|         451|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |agg_result_116_2_reg_329     |    9|          2|   32|         64|
    |agg_result_12_2_reg_349      |    9|          2|   32|         64|
    |agg_result_1_2_reg_309       |    9|          2|   32|         64|
    |ap_NS_fsm                    |  246|         56|    1|         56|
    |ap_return_0                  |    9|          2|   32|         64|
    |ap_return_1                  |    9|          2|   32|         64|
    |ap_return_2                  |    9|          2|   32|         64|
    |ap_return_3                  |    9|          2|   32|         64|
    |aux_address0                 |   14|          3|    3|          9|
    |b_1_address0                 |   26|          5|    6|         30|
    |grp_fu_369_p0                |   20|          4|   32|        128|
    |grp_fu_369_p1                |   20|          4|   32|        128|
    |grp_fu_383_p0                |   37|          7|   32|        224|
    |grp_fu_383_p1                |   37|          7|   32|        224|
    |grp_fu_390_p0                |   14|          3|   32|         96|
    |grp_fu_390_p1                |   14|          3|   32|         96|
    |grp_fu_395_p0                |   14|          3|   32|         96|
    |grp_fu_395_p1                |   14|          3|   32|         96|
    |grp_fu_404_p0                |   14|          3|   32|         96|
    |grp_fu_404_p1                |   14|          3|   32|         96|
    |grp_fu_416_p0                |   14|          3|    1|          3|
    |i_1_fu_114                   |    9|          2|    2|          4|
    |i_2_fu_142                   |    9|          2|    3|          6|
    |i_3_fu_146                   |    9|          2|    2|          4|
    |i_4_fu_162                   |    9|          2|    2|          4|
    |i_fu_110                     |    9|          2|    2|          4|
    |reg_443                      |    9|          2|   32|         64|
    |res_reg_286                  |    9|          2|    1|          2|
    |this_p_write_assign_reg_358  |    9|          2|   31|         62|
    |write_flag4_2_reg_318        |    9|          2|    1|          2|
    |write_flag8_2_reg_338        |    9|          2|    1|          2|
    |write_flag_2_reg_298         |    9|          2|    1|          2|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  660|        143|  633|       1982|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln187_reg_1366           |   2|   0|    2|          0|
    |agg_result_116_0_fu_174      |  32|   0|   32|          0|
    |agg_result_116_2_reg_329     |  32|   0|   32|          0|
    |agg_result_12_0_fu_166       |  32|   0|   32|          0|
    |agg_result_12_2_reg_349      |  32|   0|   32|          0|
    |agg_result_1_0_fu_182        |  32|   0|   32|          0|
    |agg_result_1_2_reg_309       |  32|   0|   32|          0|
    |and_ln61_1_reg_1158          |   1|   0|    1|          0|
    |ap_CS_fsm                    |  55|   0|   55|          0|
    |ap_return_0_preg             |  32|   0|   32|          0|
    |ap_return_1_preg             |  32|   0|   32|          0|
    |ap_return_2_preg             |  32|   0|   32|          0|
    |ap_return_3_preg             |  32|   0|   32|          0|
    |b_1_addr_1_reg_1127          |   6|   0|    6|          0|
    |b_1_addr_2_reg_1132          |   6|   0|    6|          0|
    |eps_1_2_3_fu_138             |  32|   0|   32|          0|
    |eps_1_2_fu_134               |  32|   0|   32|          0|
    |eps_2_1_reg_1260             |  32|   0|   32|          0|
    |eps_2_2_3_fu_122             |  32|   0|   32|          0|
    |eps_2_2_fu_118               |  32|   0|   32|          0|
    |eps_3_2_1_fu_154             |  32|   0|   32|          0|
    |eps_3_2_2_fu_158             |  32|   0|   32|          0|
    |eps_3_2_fu_150               |  32|   0|   32|          0|
    |i_1_fu_114                   |   2|   0|    2|          0|
    |i_2_fu_142                   |   3|   0|    3|          0|
    |i_3_fu_146                   |   2|   0|    2|          0|
    |i_4_fu_162                   |   2|   0|    2|          0|
    |i_8_reg_1359                 |   2|   0|    2|          0|
    |i_fu_110                     |   2|   0|    2|          0|
    |icmp_ln172_1_reg_1287        |   1|   0|    1|          0|
    |icmp_ln172_2_reg_1297        |   1|   0|    1|          0|
    |icmp_ln172_reg_1277          |   1|   0|    1|          0|
    |icmp_ln566_reg_1243          |   1|   0|    1|          0|
    |icmp_ln61_reg_1137           |   1|   0|    1|          0|
    |normalizer_1_reg_1141        |  32|   0|   32|          0|
    |normalizer_reg_1461          |  32|   0|   32|          0|
    |notlhs13_reg_1220            |   1|   0|    1|          0|
    |notrhs14_reg_1225            |   1|   0|    1|          0|
    |num_res_load_1_fu_126        |  32|   0|   32|          0|
    |num_res_load_2_fu_130        |  32|   0|   32|          0|
    |or_ln61_reg_1150             |   1|   0|    1|          0|
    |p_reg_1422                   |  31|   0|   31|          0|
    |reg_443                      |  32|   0|   32|          0|
    |reg_451                      |  32|   0|   32|          0|
    |reg_457                      |  32|   0|   32|          0|
    |reg_462                      |  32|   0|   32|          0|
    |res_reg_286                  |   1|   0|    1|          0|
    |sub_ln61_reg_1094            |   6|   0|    6|          0|
    |this_p_write_assign_reg_358  |  31|   0|   31|          0|
    |tmp_10_reg_1337              |  32|   0|   32|          0|
    |tmp_11_reg_1292              |  32|   0|   32|          0|
    |tmp_13_reg_1348              |  32|   0|   32|          0|
    |tmp_14_reg_1302              |  32|   0|   32|          0|
    |tmp_16_reg_1354              |  32|   0|   32|          0|
    |tmp_2_reg_1451               |  32|   0|   32|          0|
    |tmp_3_reg_1456               |  32|   0|   32|          0|
    |tmp_9_reg_1282               |  32|   0|   32|          0|
    |tmp_reg_1446                 |  32|   0|   32|          0|
    |write_flag4_0_fu_178         |   1|   0|    1|          0|
    |write_flag4_2_reg_318        |   1|   0|    1|          0|
    |write_flag8_0_fu_170         |   1|   0|    1|          0|
    |write_flag8_2_reg_338        |   1|   0|    1|          0|
    |write_flag_0_fu_186          |   1|   0|    1|          0|
    |write_flag_2_reg_298         |   1|   0|    1|          0|
    |zext_ln169_reg_1269          |   3|   0|   64|         61|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1289|   0| 1350|         61|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|          sqrt|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          sqrt|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          sqrt|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          sqrt|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          sqrt|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          sqrt|  return value|
|ap_return_0            |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|ap_return_1            |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|ap_return_2            |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|ap_return_3            |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_12725_p_din0    |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_12725_p_din1    |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_12725_p_opcode  |  out|    2|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_12725_p_dout0   |   in|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_12725_p_ce      |  out|    1|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4183_p_din0     |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4183_p_din1     |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4183_p_opcode   |  out|    1|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4183_p_dout0    |   in|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4183_p_ce       |  out|    1|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4190_p_din0     |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4190_p_din1     |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4190_p_opcode   |  out|    2|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4190_p_dout0    |   in|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4190_p_ce       |  out|    1|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4198_p_din0     |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4198_p_din1     |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4198_p_dout0    |   in|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4198_p_ce       |  out|    1|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4204_p_din0     |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4204_p_din1     |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4204_p_dout0    |   in|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4204_p_ce       |  out|    1|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_12729_p_din0    |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_12729_p_din1    |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_12729_p_dout0   |   in|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_12729_p_ce      |  out|    1|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4211_p_din0     |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4211_p_din1     |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4211_p_dout0    |   in|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4211_p_ce       |  out|    1|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4235_p_din0     |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4235_p_din1     |  out|   32|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4235_p_opcode   |  out|    5|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4235_p_dout0    |   in|    1|  ap_ctrl_hs|          sqrt|  return value|
|grp_fu_4235_p_ce       |  out|    1|  ap_ctrl_hs|          sqrt|  return value|
|p_read                 |   in|   32|     ap_none|        p_read|        scalar|
|p_read1                |   in|   32|     ap_none|       p_read1|        scalar|
|p_read2                |   in|   32|     ap_none|       p_read2|        scalar|
|b_p_read               |   in|   32|     ap_none|      b_p_read|        scalar|
|b_1_address0           |  out|    6|   ap_memory|           b_1|         array|
|b_1_ce0                |  out|    1|   ap_memory|           b_1|         array|
|b_1_q0                 |   in|   32|   ap_memory|           b_1|         array|
|b_1_address1           |  out|    6|   ap_memory|           b_1|         array|
|b_1_ce1                |  out|    1|   ap_memory|           b_1|         array|
|b_1_q1                 |   in|   32|   ap_memory|           b_1|         array|
|b_1_offset             |   in|    4|     ap_none|    b_1_offset|        scalar|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 53 
4 --> 5 
5 --> 6 53 8 
6 --> 7 
7 --> 5 
8 --> 9 23 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 8 
23 --> 24 40 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 23 
40 --> 41 42 
41 --> 40 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 52 55 
53 --> 54 
54 --> 55 
55 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%b_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %b_1_offset" [../src/ban.cpp:61]   --->   Operation 56 'read' 'b_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %b_1_offset_read" [../src/ban.cpp:61]   --->   Operation 57 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %b_1_offset_read, i2 0" [../src/ban.cpp:61]   --->   Operation 58 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.78ns)   --->   "%sub_ln61 = sub i6 %tmp_1, i6 %zext_ln61" [../src/ban.cpp:61]   --->   Operation 59 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i6 %sub_ln61" [../src/ban.cpp:61]   --->   Operation 60 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i32 %b_1, i64 0, i64 %zext_ln61_1" [../src/ban.cpp:61]   --->   Operation 61 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.67ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 62 'alloca' 'aux' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%normalizer_1 = load i6 %b_1_addr" [../src/ban.cpp:61]   --->   Operation 63 'load' 'normalizer_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%b_p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read" [../src/ban.cpp:61]   --->   Operation 64 'read' 'b_p_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2" [../src/ban.cpp:61]   --->   Operation 65 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1" [../src/ban.cpp:61]   --->   Operation 66 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read" [../src/ban.cpp:61]   --->   Operation 67 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln558 = add i6 %sub_ln61, i6 1" [../src/ban.cpp:558]   --->   Operation 68 'add' 'add_ln558' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln558 = zext i6 %add_ln558" [../src/ban.cpp:558]   --->   Operation 69 'zext' 'zext_ln558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr i32 %b_1, i64 0, i64 %zext_ln558" [../src/ban.cpp:558]   --->   Operation 70 'getelementptr' 'b_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln558_1 = add i6 %sub_ln61, i6 2" [../src/ban.cpp:558]   --->   Operation 71 'add' 'add_ln558_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln558_1 = zext i6 %add_ln558_1" [../src/ban.cpp:558]   --->   Operation 72 'zext' 'zext_ln558_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%b_1_addr_2 = getelementptr i32 %b_1, i64 0, i64 %zext_ln558_1" [../src/ban.cpp:558]   --->   Operation 73 'getelementptr' 'b_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %b_p_read_1, i32 0" [../src/ban.cpp:61]   --->   Operation 74 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%normalizer_1 = load i6 %b_1_addr" [../src/ban.cpp:61]   --->   Operation 75 'load' 'normalizer_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.critedge25, void" [../src/ban.cpp:61]   --->   Operation 76 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_oeq  i32 %normalizer_1, i32 0" [../src/ban.cpp:61]   --->   Operation 77 'fcmp' 'tmp_5' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %normalizer_1" [../src/ban.cpp:61]   --->   Operation 78 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 79 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [../src/ban.cpp:61]   --->   Operation 80 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.84ns)   --->   "%icmp_ln61_1 = icmp_ne  i8 %tmp_4, i8 255" [../src/ban.cpp:61]   --->   Operation 81 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.05ns)   --->   "%icmp_ln61_2 = icmp_eq  i23 %trunc_ln61, i23 0" [../src/ban.cpp:61]   --->   Operation 82 'icmp' 'icmp_ln61_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.28ns)   --->   "%or_ln61 = or i1 %icmp_ln61_2, i1 %icmp_ln61_1" [../src/ban.cpp:61]   --->   Operation 83 'or' 'or_ln61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_oeq  i32 %normalizer_1, i32 0" [../src/ban.cpp:61]   --->   Operation 84 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.28ns)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_5" [../src/ban.cpp:61]   --->   Operation 85 'and' 'and_ln61' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61, void %.critedge, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:61]   --->   Operation 86 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (2.78ns)   --->   "%tmp_7 = fcmp_oeq  i32 %normalizer_1, i32 1" [../src/ban.cpp:61]   --->   Operation 87 'fcmp' 'tmp_7' <Predicate = (!and_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.49>
ST_4 : Operation 88 [1/2] (2.78ns)   --->   "%tmp_7 = fcmp_oeq  i32 %normalizer_1, i32 1" [../src/ban.cpp:61]   --->   Operation 88 'fcmp' 'tmp_7' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.28ns)   --->   "%and_ln61_1 = and i1 %or_ln61, i1 %tmp_7" [../src/ban.cpp:61]   --->   Operation 89 'and' 'and_ln61_1' <Predicate = (icmp_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_1, void %.critedge25, void %.preheader.preheader" [../src/ban.cpp:61]   --->   Operation 90 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK3BaneqEf.exit10._crit_edge"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 92 'alloca' 'i' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln69 = store i2 1, i2 %i" [../src/ban.cpp:69]   --->   Operation 93 'store' 'store_ln69' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.42>
ST_4 : Operation 94 [1/1] (0.42ns)   --->   "%br_ln69 = br void %.preheader" [../src/ban.cpp:69]   --->   Operation 94 'br' 'br_ln69' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%res = phi i1 %res_1, void %.split8_ifconv, i1 1, void %.preheader.preheader"   --->   Operation 95 'phi' 'res' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%i_5 = load i2 %i" [../src/ban.cpp:68]   --->   Operation 96 'load' 'i_5' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i2 %i_5" [../src/ban.cpp:69]   --->   Operation 97 'zext' 'zext_ln69' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.78ns)   --->   "%add_ln69 = add i6 %sub_ln61, i6 %zext_ln69" [../src/ban.cpp:69]   --->   Operation 98 'add' 'add_ln69' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i6 %add_ln69" [../src/ban.cpp:69]   --->   Operation 99 'zext' 'zext_ln69_1' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%b_1_addr_3 = getelementptr i32 %b_1, i64 0, i64 %zext_ln69_1" [../src/ban.cpp:69]   --->   Operation 100 'getelementptr' 'b_1_addr_3' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.44ns)   --->   "%icmp_ln68 = icmp_eq  i2 %i_5, i2 3" [../src/ban.cpp:68]   --->   Operation 101 'icmp' 'icmp_ln68' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 102 'speclooptripcount' 'empty' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split8_ifconv, void %_ZNK3BaneqEf.exit10" [../src/ban.cpp:68]   --->   Operation 103 'br' 'br_ln68' <Predicate = (icmp_ln61 & and_ln61_1)> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (1.23ns)   --->   "%b_1_load = load i6 %b_1_addr_3" [../src/ban.cpp:69]   --->   Operation 104 'load' 'b_1_load' <Predicate = (icmp_ln61 & and_ln61_1 & !icmp_ln68)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 105 [1/1] (0.54ns)   --->   "%add_ln68 = add i2 %i_5, i2 1" [../src/ban.cpp:68]   --->   Operation 105 'add' 'add_ln68' <Predicate = (icmp_ln61 & and_ln61_1 & !icmp_ln68)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln68 = store i2 %add_ln68, i2 %i" [../src/ban.cpp:68]   --->   Operation 106 'store' 'store_ln68' <Predicate = (icmp_ln61 & and_ln61_1 & !icmp_ln68)> <Delay = 0.42>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln557 = br i1 %res, void %_ZNK3BaneqEf.exit10._crit_edge, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:557]   --->   Operation 107 'br' 'br_ln557' <Predicate = (icmp_ln61 & and_ln61_1 & icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 108 'alloca' 'i_1' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%eps_2_2 = alloca i32 1"   --->   Operation 109 'alloca' 'eps_2_2' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%eps_2_2_3 = alloca i32 1"   --->   Operation 110 'alloca' 'eps_2_2_3' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%num_res_load_1 = alloca i32 1"   --->   Operation 111 'alloca' 'num_res_load_1' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%num_res_load_2 = alloca i32 1"   --->   Operation 112 'alloca' 'num_res_load_2' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%eps_1_2 = alloca i32 1"   --->   Operation 113 'alloca' 'eps_1_2' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%eps_1_2_3 = alloca i32 1"   --->   Operation 114 'alloca' 'eps_1_2_3' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln565 = store i2 1, i2 %i_1" [../src/ban.cpp:565]   --->   Operation 115 'store' 'store_ln565' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.42>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln565 = br void" [../src/ban.cpp:565]   --->   Operation 116 'br' 'br_ln565' <Predicate = (icmp_ln68 & !res) | (!and_ln61_1) | (!icmp_ln61)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.01>
ST_6 : Operation 117 [1/2] (1.23ns)   --->   "%b_1_load = load i6 %b_1_addr_3" [../src/ban.cpp:69]   --->   Operation 117 'load' 'b_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%b_1_load_to_int = bitcast i32 %b_1_load" [../src/ban.cpp:69]   --->   Operation 118 'bitcast' 'b_1_load_to_int' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %b_1_load_to_int, i32 23, i32 30" [../src/ban.cpp:69]   --->   Operation 119 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%empty_28 = trunc i32 %b_1_load_to_int" [../src/ban.cpp:69]   --->   Operation 120 'trunc' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.84ns)   --->   "%notlhs13 = icmp_ne  i8 %tmp_8, i8 255" [../src/ban.cpp:69]   --->   Operation 121 'icmp' 'notlhs13' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (1.05ns)   --->   "%notrhs14 = icmp_eq  i23 %empty_28, i23 0" [../src/ban.cpp:69]   --->   Operation 122 'icmp' 'notrhs14' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %b_1_load, i32 0" [../src/ban.cpp:69]   --->   Operation 123 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.06>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/ban.cpp:67]   --->   Operation 124 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node res_1)   --->   "%empty_29 = or i1 %notrhs14, i1 %notlhs13" [../src/ban.cpp:69]   --->   Operation 125 'or' 'empty_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_oeq  i32 %b_1_load, i32 0" [../src/ban.cpp:69]   --->   Operation 126 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node res_1)   --->   "%empty_30 = and i1 %empty_29, i1 %tmp_s" [../src/ban.cpp:69]   --->   Operation 127 'and' 'empty_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.28ns) (out node of the LUT)   --->   "%res_1 = and i1 %empty_30, i1 %res" [../src/ban.cpp:69]   --->   Operation 128 'and' 'res_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 129 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.01>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%i_6 = load i2 %i_1" [../src/ban.cpp:565]   --->   Operation 130 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln566 = zext i2 %i_6" [../src/ban.cpp:566]   --->   Operation 131 'zext' 'zext_ln566' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.78ns)   --->   "%add_ln566 = add i6 %sub_ln61, i6 %zext_ln566" [../src/ban.cpp:566]   --->   Operation 132 'add' 'add_ln566' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln566_1 = zext i6 %add_ln566" [../src/ban.cpp:566]   --->   Operation 133 'zext' 'zext_ln566_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%b_1_addr_4 = getelementptr i32 %b_1, i64 0, i64 %zext_ln566_1" [../src/ban.cpp:566]   --->   Operation 134 'getelementptr' 'b_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.44ns)   --->   "%icmp_ln565 = icmp_eq  i2 %i_6, i2 3" [../src/ban.cpp:565]   --->   Operation 135 'icmp' 'icmp_ln565' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 136 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln565 = br i1 %icmp_ln565, void %.split6_ifconv, void %.preheader13.preheader" [../src/ban.cpp:565]   --->   Operation 137 'br' 'br_ln565' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [2/2] (1.23ns)   --->   "%b_1_load_3 = load i6 %b_1_addr_4" [../src/ban.cpp:566]   --->   Operation 138 'load' 'b_1_load_3' <Predicate = (!icmp_ln565)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 139 [1/1] (0.44ns)   --->   "%icmp_ln566 = icmp_eq  i2 %i_6, i2 1" [../src/ban.cpp:566]   --->   Operation 139 'icmp' 'icmp_ln566' <Predicate = (!icmp_ln565)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.54ns)   --->   "%add_ln565 = add i2 %i_6, i2 1" [../src/ban.cpp:565]   --->   Operation 140 'add' 'add_ln565' <Predicate = (!icmp_ln565)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.42ns)   --->   "%store_ln565 = store i2 %add_ln565, i2 %i_1" [../src/ban.cpp:565]   --->   Operation 141 'store' 'store_ln565' <Predicate = (!icmp_ln565)> <Delay = 0.42>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 142 'alloca' 'i_2' <Predicate = (icmp_ln565)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 0, i3 %i_2" [../src/ban.cpp:169]   --->   Operation 143 'store' 'store_ln169' <Predicate = (icmp_ln565)> <Delay = 0.42>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln169 = br void %.preheader13" [../src/ban.cpp:169]   --->   Operation 144 'br' 'br_ln169' <Predicate = (icmp_ln565)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 1.23>
ST_9 : Operation 145 [1/2] (1.23ns)   --->   "%b_1_load_3 = load i6 %b_1_addr_4" [../src/ban.cpp:566]   --->   Operation 145 'load' 'b_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 10 <SV = 7> <Delay = 7.05>
ST_10 : Operation 146 [9/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 146 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 7.05>
ST_11 : Operation 147 [8/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 147 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 7.05>
ST_12 : Operation 148 [7/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 148 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.05>
ST_13 : Operation 149 [6/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 149 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 7.05>
ST_14 : Operation 150 [5/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 150 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 7.05>
ST_15 : Operation 151 [4/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 151 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 7.05>
ST_16 : Operation 152 [3/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 152 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 7.05>
ST_17 : Operation 153 [2/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 153 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 7.05>
ST_18 : Operation 154 [1/9] (7.05ns)   --->   "%eps_2_1 = fdiv i32 %b_1_load_3, i32 %normalizer_1" [../src/ban.cpp:567]   --->   Operation 154 'fdiv' 'eps_2_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 7.38>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%eps_2_2_load = load i32 %eps_2_2" [../src/ban.cpp:566]   --->   Operation 155 'load' 'eps_2_2_load' <Predicate = (icmp_ln566)> <Delay = 0.00>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%eps_2_2_3_load = load i32 %eps_2_2_3" [../src/ban.cpp:566]   --->   Operation 156 'load' 'eps_2_2_3_load' <Predicate = (!icmp_ln566)> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns)   --->   "%eps_1_2_load = load i32 %eps_1_2" [../src/ban.cpp:566]   --->   Operation 157 'load' 'eps_1_2_load' <Predicate = (icmp_ln566)> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%eps_1_2_3_load = load i32 %eps_1_2_3" [../src/ban.cpp:566]   --->   Operation 158 'load' 'eps_1_2_3_load' <Predicate = (!icmp_ln566)> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.44ns)   --->   "%eps_2_2_5 = select i1 %icmp_ln566, i32 %eps_2_1, i32 %eps_2_2_3_load" [../src/ban.cpp:566]   --->   Operation 159 'select' 'eps_2_2_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (0.44ns)   --->   "%eps_2_2_6 = select i1 %icmp_ln566, i32 %eps_2_2_load, i32 %eps_2_1" [../src/ban.cpp:566]   --->   Operation 160 'select' 'eps_2_2_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (0.44ns)   --->   "%eps_1_2_5 = select i1 %icmp_ln566, i32 %eps_2_1, i32 %eps_1_2_3_load" [../src/ban.cpp:566]   --->   Operation 161 'select' 'eps_1_2_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.44ns)   --->   "%eps_1_2_6 = select i1 %icmp_ln566, i32 %eps_1_2_load, i32 %eps_2_1" [../src/ban.cpp:566]   --->   Operation 162 'select' 'eps_1_2_6' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 163 [3/3] (7.38ns)   --->   "%conv = fmul i32 %eps_2_1, i32 0.5" [../src/ban.cpp:567]   --->   Operation 163 'fmul' 'conv' <Predicate = true> <Delay = 7.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln566 = store i32 %eps_1_2_5, i32 %eps_1_2_3" [../src/ban.cpp:566]   --->   Operation 164 'store' 'store_ln566' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln566 = store i32 %eps_1_2_6, i32 %eps_1_2" [../src/ban.cpp:566]   --->   Operation 165 'store' 'store_ln566' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln566 = store i32 %eps_2_2_5, i32 %eps_2_2_3" [../src/ban.cpp:566]   --->   Operation 166 'store' 'store_ln566' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln566 = store i32 %eps_2_2_6, i32 %eps_2_2" [../src/ban.cpp:566]   --->   Operation 167 'store' 'store_ln566' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 7.01>
ST_20 : Operation 168 [2/3] (7.01ns)   --->   "%conv = fmul i32 %eps_2_1, i32 0.5" [../src/ban.cpp:567]   --->   Operation 168 'fmul' 'conv' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 7.01>
ST_21 : Operation 169 [1/3] (7.01ns)   --->   "%conv = fmul i32 %eps_2_1, i32 0.5" [../src/ban.cpp:567]   --->   Operation 169 'fmul' 'conv' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 0.44>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "%num_res_load = load i32 %num_res_load_1" [../src/ban.cpp:567]   --->   Operation 170 'load' 'num_res_load' <Predicate = (!icmp_ln566)> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (0.00ns)   --->   "%num_res_load_3 = load i32 %num_res_load_2" [../src/ban.cpp:567]   --->   Operation 171 'load' 'num_res_load_3' <Predicate = (icmp_ln566)> <Delay = 0.00>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln565 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../src/ban.cpp:565]   --->   Operation 172 'specloopname' 'specloopname_ln565' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.44ns)   --->   "%select_ln567 = select i1 %icmp_ln566, i32 %num_res_load_3, i32 %conv" [../src/ban.cpp:567]   --->   Operation 173 'select' 'select_ln567' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 174 [1/1] (0.44ns)   --->   "%select_ln567_1 = select i1 %icmp_ln566, i32 %conv, i32 %num_res_load" [../src/ban.cpp:567]   --->   Operation 174 'select' 'select_ln567_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln567 = store i32 %select_ln567, i32 %num_res_load_2" [../src/ban.cpp:567]   --->   Operation 175 'store' 'store_ln567' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln567 = store i32 %select_ln567_1, i32 %num_res_load_1" [../src/ban.cpp:567]   --->   Operation 176 'store' 'store_ln567' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 177 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 6> <Delay = 1.25>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%i_7 = load i3 %i_2" [../src/ban.cpp:173]   --->   Operation 178 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i3 %i_7" [../src/ban.cpp:169]   --->   Operation 179 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.58ns)   --->   "%icmp_ln169 = icmp_eq  i3 %i_7, i3 5" [../src/ban.cpp:169]   --->   Operation 180 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 181 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.67ns)   --->   "%add_ln169 = add i3 %i_7, i3 1" [../src/ban.cpp:169]   --->   Operation 182 'add' 'add_ln169' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split4_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader" [../src/ban.cpp:169]   --->   Operation 183 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%eps_1_2_load_1 = load i32 %eps_1_2" [../src/ban.cpp:173]   --->   Operation 184 'load' 'eps_1_2_load_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%eps_1_2_3_load_1 = load i32 %eps_1_2_3" [../src/ban.cpp:173]   --->   Operation 185 'load' 'eps_1_2_3_load_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.58ns)   --->   "%icmp_ln172 = icmp_ult  i3 %i_7, i3 3" [../src/ban.cpp:172]   --->   Operation 186 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i3 %i_7" [../src/ban.cpp:173]   --->   Operation 187 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.47ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %eps_1_2_3_load_1, i32 %eps_1_2_load_1, i2 %trunc_ln173" [../src/ban.cpp:173]   --->   Operation 188 'mux' 'tmp_9' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [1/1] (0.67ns)   --->   "%add_ln172 = add i3 %i_7, i3 7" [../src/ban.cpp:172]   --->   Operation 189 'add' 'add_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 190 [1/1] (0.58ns)   --->   "%icmp_ln172_1 = icmp_ult  i3 %add_ln172, i3 3" [../src/ban.cpp:172]   --->   Operation 190 'icmp' 'icmp_ln172_1' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [1/1] (0.54ns)   --->   "%add_ln173 = add i2 %trunc_ln173, i2 3" [../src/ban.cpp:173]   --->   Operation 191 'add' 'add_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 192 [1/1] (0.47ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %eps_1_2_3_load_1, i32 %eps_1_2_load_1, i2 %add_ln173" [../src/ban.cpp:173]   --->   Operation 192 'mux' 'tmp_11' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 193 [1/1] (0.67ns)   --->   "%add_ln172_1 = add i3 %i_7, i3 6" [../src/ban.cpp:172]   --->   Operation 193 'add' 'add_ln172_1' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 194 [1/1] (0.58ns)   --->   "%icmp_ln172_2 = icmp_ult  i3 %add_ln172_1, i3 3" [../src/ban.cpp:172]   --->   Operation 194 'icmp' 'icmp_ln172_2' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 195 [1/1] (0.28ns)   --->   "%xor_ln173 = xor i2 %trunc_ln173, i2 2" [../src/ban.cpp:173]   --->   Operation 195 'xor' 'xor_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 196 [1/1] (0.47ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 0, i32 %eps_1_2_3_load_1, i32 %eps_1_2_load_1, i2 %xor_ln173" [../src/ban.cpp:173]   --->   Operation 196 'mux' 'tmp_14' <Predicate = (!icmp_ln169)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 197 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 %add_ln169, i3 %i_2" [../src/ban.cpp:169]   --->   Operation 197 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 198 'alloca' 'i_3' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%eps_3_2 = alloca i32 1"   --->   Operation 199 'alloca' 'eps_3_2' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_23 : Operation 200 [1/1] (0.00ns)   --->   "%eps_3_2_1 = alloca i32 1"   --->   Operation 200 'alloca' 'eps_3_2_1' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%eps_3_2_2 = alloca i32 1"   --->   Operation 201 'alloca' 'eps_3_2_2' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 0, i2 %i_3" [../src/ban.cpp:187]   --->   Operation 202 'store' 'store_ln187' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_23 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln187 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i" [../src/ban.cpp:187]   --->   Operation 203 'br' 'br_ln187' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 24 <SV = 7> <Delay = 7.38>
ST_24 : Operation 204 [3/3] (7.38ns)   --->   "%mul_i_i = fmul i32 %tmp_9, i32 0" [../src/ban.cpp:173]   --->   Operation 204 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 8> <Delay = 7.01>
ST_25 : Operation 205 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %tmp_9, i32 0" [../src/ban.cpp:173]   --->   Operation 205 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 9> <Delay = 7.01>
ST_26 : Operation 206 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %tmp_9, i32 0" [../src/ban.cpp:173]   --->   Operation 206 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 6.43>
ST_27 : Operation 207 [4/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 207 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 11> <Delay = 7.38>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%eps_2_2_3_load_1 = load i32 %eps_2_2_3" [../src/ban.cpp:173]   --->   Operation 208 'load' 'eps_2_2_3_load_1' <Predicate = (icmp_ln172_1)> <Delay = 0.00>
ST_28 : Operation 209 [3/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 209 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 210 [3/3] (7.38ns)   --->   "%mul_1_i_i = fmul i32 %tmp_11, i32 %eps_2_2_3_load_1" [../src/ban.cpp:173]   --->   Operation 210 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_1)> <Delay = 7.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 12> <Delay = 7.01>
ST_29 : Operation 211 [2/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 211 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 212 [2/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %tmp_11, i32 %eps_2_2_3_load_1" [../src/ban.cpp:173]   --->   Operation 212 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 13> <Delay = 7.01>
ST_30 : Operation 213 [1/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 213 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 214 [1/1] (0.44ns)   --->   "%tmp_10 = select i1 %icmp_ln172, i32 %tmp2, i32 0" [../src/ban.cpp:172]   --->   Operation 214 'select' 'tmp_10' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 215 [1/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %tmp_11, i32 %eps_2_2_3_load_1" [../src/ban.cpp:173]   --->   Operation 215 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_1)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 6.43>
ST_31 : Operation 216 [4/4] (6.43ns)   --->   "%tmp2_1 = fadd i32 %tmp_10, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 216 'fadd' 'tmp2_1' <Predicate = (icmp_ln172_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 7.38>
ST_32 : Operation 217 [1/1] (0.00ns)   --->   "%eps_2_2_load_1 = load i32 %eps_2_2" [../src/ban.cpp:173]   --->   Operation 217 'load' 'eps_2_2_load_1' <Predicate = (icmp_ln172_2)> <Delay = 0.00>
ST_32 : Operation 218 [3/4] (6.43ns)   --->   "%tmp2_1 = fadd i32 %tmp_10, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 218 'fadd' 'tmp2_1' <Predicate = (icmp_ln172_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 219 [3/3] (7.38ns)   --->   "%mul_2_i_i = fmul i32 %tmp_14, i32 %eps_2_2_load_1" [../src/ban.cpp:173]   --->   Operation 219 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_2)> <Delay = 7.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 7.01>
ST_33 : Operation 220 [2/4] (6.43ns)   --->   "%tmp2_1 = fadd i32 %tmp_10, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 220 'fadd' 'tmp2_1' <Predicate = (icmp_ln172_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 221 [2/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %tmp_14, i32 %eps_2_2_load_1" [../src/ban.cpp:173]   --->   Operation 221 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_2)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 17> <Delay = 7.01>
ST_34 : Operation 222 [1/4] (6.43ns)   --->   "%tmp2_1 = fadd i32 %tmp_10, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 222 'fadd' 'tmp2_1' <Predicate = (icmp_ln172_1)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 223 [1/1] (0.44ns)   --->   "%tmp_13 = select i1 %icmp_ln172_1, i32 %tmp2_1, i32 %tmp_10" [../src/ban.cpp:172]   --->   Operation 223 'select' 'tmp_13' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 224 [1/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %tmp_14, i32 %eps_2_2_load_1" [../src/ban.cpp:173]   --->   Operation 224 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_2)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 18> <Delay = 6.43>
ST_35 : Operation 225 [4/4] (6.43ns)   --->   "%tmp2_2 = fadd i32 %tmp_13, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 225 'fadd' 'tmp2_2' <Predicate = (icmp_ln172_2)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 19> <Delay = 6.43>
ST_36 : Operation 226 [3/4] (6.43ns)   --->   "%tmp2_2 = fadd i32 %tmp_13, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 226 'fadd' 'tmp2_2' <Predicate = (icmp_ln172_2)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 20> <Delay = 6.43>
ST_37 : Operation 227 [2/4] (6.43ns)   --->   "%tmp2_2 = fadd i32 %tmp_13, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 227 'fadd' 'tmp2_2' <Predicate = (icmp_ln172_2)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 21> <Delay = 6.88>
ST_38 : Operation 228 [1/4] (6.43ns)   --->   "%tmp2_2 = fadd i32 %tmp_13, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 228 'fadd' 'tmp2_2' <Predicate = (icmp_ln172_2)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 229 [1/1] (0.44ns)   --->   "%tmp_16 = select i1 %icmp_ln172_2, i32 %tmp2_2, i32 %tmp_13" [../src/ban.cpp:172]   --->   Operation 229 'select' 'tmp_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 39 <SV = 22> <Delay = 0.67>
ST_39 : Operation 230 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/ban.cpp:169]   --->   Operation 230 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 231 [1/1] (0.00ns)   --->   "%aux_addr_1 = getelementptr i32 %aux, i64 0, i64 %zext_ln169" [../src/ban.cpp:177]   --->   Operation 231 'getelementptr' 'aux_addr_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 232 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %tmp_16, i3 %aux_addr_1" [../src/ban.cpp:177]   --->   Operation 232 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_39 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader13"   --->   Operation 233 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 40 <SV = 7> <Delay = 6.57>
ST_40 : Operation 234 [1/1] (0.00ns)   --->   "%i_8 = load i2 %i_3" [../src/ban.cpp:187]   --->   Operation 234 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i2 %i_8" [../src/ban.cpp:187]   --->   Operation 235 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 236 [1/1] (0.44ns)   --->   "%icmp_ln187 = icmp_eq  i2 %i_8, i2 3" [../src/ban.cpp:187]   --->   Operation 236 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 237 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 237 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 238 [1/1] (0.54ns)   --->   "%add_ln187 = add i2 %i_8, i2 1" [../src/ban.cpp:187]   --->   Operation 238 'add' 'add_ln187' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %.split2, void %_ZN3Ban4_mulEPKfS1_Pf.exit" [../src/ban.cpp:187]   --->   Operation 239 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 240 [1/1] (0.00ns)   --->   "%aux_addr = getelementptr i32 %aux, i64 0, i64 %zext_ln187" [../src/ban.cpp:188]   --->   Operation 240 'getelementptr' 'aux_addr' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 241 [2/2] (0.67ns)   --->   "%eps_3_0 = load i3 %aux_addr" [../src/ban.cpp:188]   --->   Operation 241 'load' 'eps_3_0' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_40 : Operation 242 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 242 'alloca' 'i_4' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 243 [1/1] (0.00ns)   --->   "%agg_result_12_0 = alloca i32 1"   --->   Operation 243 'alloca' 'agg_result_12_0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 244 [1/1] (0.00ns)   --->   "%write_flag8_0 = alloca i32 1"   --->   Operation 244 'alloca' 'write_flag8_0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 245 [1/1] (0.00ns)   --->   "%agg_result_116_0 = alloca i32 1"   --->   Operation 245 'alloca' 'agg_result_116_0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 246 [1/1] (0.00ns)   --->   "%write_flag4_0 = alloca i32 1"   --->   Operation 246 'alloca' 'write_flag4_0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 247 [1/1] (0.00ns)   --->   "%agg_result_1_0 = alloca i32 1"   --->   Operation 247 'alloca' 'agg_result_1_0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 248 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32 1"   --->   Operation 248 'alloca' 'write_flag_0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 249 [8/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 249 'fsqrt' 'normalizer' <Predicate = (icmp_ln187)> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 250 [1/1] (0.00ns)   --->   "%p = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_p_read_1, i32 1, i32 31" [../src/ban.cpp:623]   --->   Operation 250 'partselect' 'p' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_40 : Operation 251 [1/1] (0.42ns)   --->   "%store_ln21 = store i1 0, i1 %write_flag_0" [../src/ban.cpp:21]   --->   Operation 251 'store' 'store_ln21' <Predicate = (icmp_ln187)> <Delay = 0.42>
ST_40 : Operation 252 [1/1] (0.42ns)   --->   "%store_ln21 = store i1 0, i1 %write_flag4_0" [../src/ban.cpp:21]   --->   Operation 252 'store' 'store_ln21' <Predicate = (icmp_ln187)> <Delay = 0.42>
ST_40 : Operation 253 [1/1] (0.42ns)   --->   "%store_ln21 = store i1 0, i1 %write_flag8_0" [../src/ban.cpp:21]   --->   Operation 253 'store' 'store_ln21' <Predicate = (icmp_ln187)> <Delay = 0.42>
ST_40 : Operation 254 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 0, i2 %i_4" [../src/ban.cpp:21]   --->   Operation 254 'store' 'store_ln21' <Predicate = (icmp_ln187)> <Delay = 0.42>

State 41 <SV = 8> <Delay = 0.67>
ST_41 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../src/ban.cpp:187]   --->   Operation 255 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 256 [1/2] (0.67ns)   --->   "%eps_3_0 = load i3 %aux_addr" [../src/ban.cpp:188]   --->   Operation 256 'load' 'eps_3_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_41 : Operation 257 [1/1] (0.58ns)   --->   "%switch_ln188 = switch i2 %i_8, void %branch11, i2 0, void %.split2..split269_crit_edge, i2 1, void %branch10" [../src/ban.cpp:188]   --->   Operation 257 'switch' 'switch_ln188' <Predicate = true> <Delay = 0.58>
ST_41 : Operation 258 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_3_0, i32 %eps_3_2_1" [../src/ban.cpp:188]   --->   Operation 258 'store' 'store_ln188' <Predicate = (i_8 == 1)> <Delay = 0.00>
ST_41 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split269" [../src/ban.cpp:188]   --->   Operation 259 'br' 'br_ln188' <Predicate = (i_8 == 1)> <Delay = 0.00>
ST_41 : Operation 260 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_3_0, i32 %eps_3_2_2" [../src/ban.cpp:188]   --->   Operation 260 'store' 'store_ln188' <Predicate = (i_8 == 0)> <Delay = 0.00>
ST_41 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split269" [../src/ban.cpp:188]   --->   Operation 261 'br' 'br_ln188' <Predicate = (i_8 == 0)> <Delay = 0.00>
ST_41 : Operation 262 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %eps_3_0, i32 %eps_3_2" [../src/ban.cpp:188]   --->   Operation 262 'store' 'store_ln188' <Predicate = (i_8 != 0 & i_8 != 1)> <Delay = 0.00>
ST_41 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split269" [../src/ban.cpp:188]   --->   Operation 263 'br' 'br_ln188' <Predicate = (i_8 != 0 & i_8 != 1)> <Delay = 0.00>
ST_41 : Operation 264 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 %add_ln187, i2 %i_3" [../src/ban.cpp:187]   --->   Operation 264 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_41 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i"   --->   Operation 265 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 42 <SV = 8> <Delay = 7.38>
ST_42 : Operation 266 [1/1] (0.00ns)   --->   "%eps_3_2_load = load i32 %eps_3_2" [../src/ban.cpp:609]   --->   Operation 266 'load' 'eps_3_2_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 267 [1/1] (0.00ns)   --->   "%eps_3_2_1_load = load i32 %eps_3_2_1" [../src/ban.cpp:609]   --->   Operation 267 'load' 'eps_3_2_1_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 268 [1/1] (0.00ns)   --->   "%eps_3_2_2_load = load i32 %eps_3_2_2" [../src/ban.cpp:609]   --->   Operation 268 'load' 'eps_3_2_2_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 269 [3/3] (7.38ns)   --->   "%mul = fmul i32 %eps_3_2_2_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 269 'fmul' 'mul' <Predicate = true> <Delay = 7.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 270 [3/3] (7.01ns)   --->   "%mul23_1 = fmul i32 %eps_3_2_1_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 270 'fmul' 'mul23_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 271 [3/3] (7.01ns)   --->   "%mul23_2 = fmul i32 %eps_3_2_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 271 'fmul' 'mul23_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 272 [7/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 272 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 9> <Delay = 7.01>
ST_43 : Operation 273 [2/3] (7.01ns)   --->   "%mul = fmul i32 %eps_3_2_2_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 273 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 274 [2/3] (7.01ns)   --->   "%mul23_1 = fmul i32 %eps_3_2_1_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 274 'fmul' 'mul23_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 275 [2/3] (7.01ns)   --->   "%mul23_2 = fmul i32 %eps_3_2_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 275 'fmul' 'mul23_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 276 [6/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 276 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 10> <Delay = 7.01>
ST_44 : Operation 277 [1/3] (7.01ns)   --->   "%mul = fmul i32 %eps_3_2_2_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 277 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 278 [1/3] (7.01ns)   --->   "%mul23_1 = fmul i32 %eps_3_2_1_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 278 'fmul' 'mul23_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 279 [1/3] (7.01ns)   --->   "%mul23_2 = fmul i32 %eps_3_2_load, i32 -0.125" [../src/ban.cpp:609]   --->   Operation 279 'fmul' 'mul23_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 280 [5/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 280 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 11> <Delay = 6.57>
ST_45 : Operation 281 [1/1] (0.00ns)   --->   "%num_res_load_4 = load i32 %num_res_load_1" [../src/ban.cpp:609]   --->   Operation 281 'load' 'num_res_load_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 282 [1/1] (0.00ns)   --->   "%num_res_load_5 = load i32 %num_res_load_2" [../src/ban.cpp:609]   --->   Operation 282 'load' 'num_res_load_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 283 [4/4] (6.43ns)   --->   "%tmp = fadd i32 %mul, i32 1" [../src/ban.cpp:609]   --->   Operation 283 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 284 [4/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %num_res_load_4, i32 %mul23_1" [../src/ban.cpp:609]   --->   Operation 284 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 285 [4/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %num_res_load_5, i32 %mul23_2" [../src/ban.cpp:609]   --->   Operation 285 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 286 [4/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 286 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 12> <Delay = 6.57>
ST_46 : Operation 287 [3/4] (6.43ns)   --->   "%tmp = fadd i32 %mul, i32 1" [../src/ban.cpp:609]   --->   Operation 287 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 288 [3/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %num_res_load_4, i32 %mul23_1" [../src/ban.cpp:609]   --->   Operation 288 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 289 [3/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %num_res_load_5, i32 %mul23_2" [../src/ban.cpp:609]   --->   Operation 289 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 290 [3/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 290 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 13> <Delay = 6.57>
ST_47 : Operation 291 [2/4] (6.43ns)   --->   "%tmp = fadd i32 %mul, i32 1" [../src/ban.cpp:609]   --->   Operation 291 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 292 [2/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %num_res_load_4, i32 %mul23_1" [../src/ban.cpp:609]   --->   Operation 292 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 293 [2/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %num_res_load_5, i32 %mul23_2" [../src/ban.cpp:609]   --->   Operation 293 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 294 [2/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 294 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 14> <Delay = 6.57>
ST_48 : Operation 295 [1/4] (6.43ns)   --->   "%tmp = fadd i32 %mul, i32 1" [../src/ban.cpp:609]   --->   Operation 295 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 296 [1/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %num_res_load_4, i32 %mul23_1" [../src/ban.cpp:609]   --->   Operation 296 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 297 [1/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %num_res_load_5, i32 %mul23_2" [../src/ban.cpp:609]   --->   Operation 297 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 298 [1/8] (6.57ns)   --->   "%normalizer = fsqrt i32 @llvm.sqrt.f32, i32 %normalizer_1" [/home/lorenzo/Programs/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/cmath:487]   --->   Operation 298 'fsqrt' 'normalizer' <Predicate = true> <Delay = 6.57> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 7> <II = 1> <Delay = 6.57> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 15> <Delay = 7.38>
ST_49 : Operation 299 [3/3] (7.38ns)   --->   "%tmp_21 = fmul i32 %tmp, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 299 'fmul' 'tmp_21' <Predicate = true> <Delay = 7.38> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 300 [3/3] (7.01ns)   --->   "%tmp_22 = fmul i32 %tmp_2, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 300 'fmul' 'tmp_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 301 [3/3] (7.01ns)   --->   "%tmp_23 = fmul i32 %tmp_3, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 301 'fmul' 'tmp_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 16> <Delay = 7.01>
ST_50 : Operation 302 [2/3] (7.01ns)   --->   "%tmp_21 = fmul i32 %tmp, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 302 'fmul' 'tmp_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 303 [2/3] (7.01ns)   --->   "%tmp_22 = fmul i32 %tmp_2, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 303 'fmul' 'tmp_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 304 [2/3] (7.01ns)   --->   "%tmp_23 = fmul i32 %tmp_3, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 304 'fmul' 'tmp_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 17> <Delay = 7.01>
ST_51 : Operation 305 [1/3] (7.01ns)   --->   "%tmp_21 = fmul i32 %tmp, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 305 'fmul' 'tmp_21' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 306 [1/3] (7.01ns)   --->   "%tmp_22 = fmul i32 %tmp_2, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 306 'fmul' 'tmp_22' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 307 [1/3] (7.01ns)   --->   "%tmp_23 = fmul i32 %tmp_3, i32 %normalizer" [../src/ban.cpp:619]   --->   Operation 307 'fmul' 'tmp_23' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln21 = br void" [../src/ban.cpp:21]   --->   Operation 308 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 52 <SV = 18> <Delay = 0.97>
ST_52 : Operation 309 [1/1] (0.00ns)   --->   "%i_9 = load i2 %i_4" [../src/ban.cpp:21]   --->   Operation 309 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 310 [1/1] (0.00ns)   --->   "%agg_result_12_0_load = load i32 %agg_result_12_0"   --->   Operation 310 'load' 'agg_result_12_0_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 311 [1/1] (0.00ns)   --->   "%write_flag8_0_load = load i1 %write_flag8_0"   --->   Operation 311 'load' 'write_flag8_0_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 312 [1/1] (0.00ns)   --->   "%agg_result_116_0_load = load i32 %agg_result_116_0"   --->   Operation 312 'load' 'agg_result_116_0_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 313 [1/1] (0.00ns)   --->   "%write_flag4_0_load = load i1 %write_flag4_0"   --->   Operation 313 'load' 'write_flag4_0_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 314 [1/1] (0.00ns)   --->   "%agg_result_1_0_load = load i32 %agg_result_1_0"   --->   Operation 314 'load' 'agg_result_1_0_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 315 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0"   --->   Operation 315 'load' 'write_flag_0_load' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 316 [1/1] (0.44ns)   --->   "%icmp_ln21 = icmp_eq  i2 %i_9, i2 3" [../src/ban.cpp:21]   --->   Operation 316 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 317 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 317 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 318 [1/1] (0.54ns)   --->   "%add_ln21 = add i2 %i_9, i2 1" [../src/ban.cpp:21]   --->   Operation 318 'add' 'add_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split, void %_ZN3BanC2EiPKf.61.exit.loopexit" [../src/ban.cpp:21]   --->   Operation 319 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 320 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../src/ban.cpp:21]   --->   Operation 320 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_52 : Operation 321 [1/1] (0.47ns)   --->   "%tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_21, i32 %tmp_22, i32 %tmp_23, i2 %i_9" [../src/ban.cpp:22]   --->   Operation 321 'mux' 'tmp_20' <Predicate = (!icmp_ln21)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 322 [1/1] (0.58ns)   --->   "%switch_ln22 = switch i2 %i_9, void %branch236, i2 0, void %.split..split33_crit_edge, i2 1, void %branch135" [../src/ban.cpp:22]   --->   Operation 322 'switch' 'switch_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.58>
ST_52 : Operation 323 [1/1] (0.42ns)   --->   "%store_ln22 = store i1 1, i1 %write_flag4_0" [../src/ban.cpp:22]   --->   Operation 323 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_9 == 1)> <Delay = 0.42>
ST_52 : Operation 324 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_20, i32 %agg_result_116_0" [../src/ban.cpp:22]   --->   Operation 324 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_9 == 1)> <Delay = 0.00>
ST_52 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split33" [../src/ban.cpp:22]   --->   Operation 325 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_9 == 1)> <Delay = 0.00>
ST_52 : Operation 326 [1/1] (0.42ns)   --->   "%store_ln22 = store i1 1, i1 %write_flag_0" [../src/ban.cpp:22]   --->   Operation 326 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_9 == 0)> <Delay = 0.42>
ST_52 : Operation 327 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_20, i32 %agg_result_1_0" [../src/ban.cpp:22]   --->   Operation 327 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_9 == 0)> <Delay = 0.00>
ST_52 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split33" [../src/ban.cpp:22]   --->   Operation 328 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_9 == 0)> <Delay = 0.00>
ST_52 : Operation 329 [1/1] (0.42ns)   --->   "%store_ln22 = store i1 1, i1 %write_flag8_0" [../src/ban.cpp:22]   --->   Operation 329 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_9 != 0 & i_9 != 1)> <Delay = 0.42>
ST_52 : Operation 330 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_20, i32 %agg_result_12_0" [../src/ban.cpp:22]   --->   Operation 330 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_9 != 0 & i_9 != 1)> <Delay = 0.00>
ST_52 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split33" [../src/ban.cpp:22]   --->   Operation 331 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_9 != 0 & i_9 != 1)> <Delay = 0.00>
ST_52 : Operation 332 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 %add_ln21, i2 %i_4" [../src/ban.cpp:21]   --->   Operation 332 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_52 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 333 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_52 : Operation 334 [1/1] (0.42ns)   --->   "%br_ln0 = br void %_ZN3BanC2EiPKf.61.exit"   --->   Operation 334 'br' 'br_ln0' <Predicate = (icmp_ln21)> <Delay = 0.42>

State 53 <SV = 17> <Delay = 1.23>
ST_53 : Operation 335 [2/2] (1.23ns)   --->   "%b_1_load_1 = load i6 %b_1_addr_1" [../src/ban.cpp:558]   --->   Operation 335 'load' 'b_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_53 : Operation 336 [2/2] (1.23ns)   --->   "%b_1_load_2 = load i6 %b_1_addr_2" [../src/ban.cpp:558]   --->   Operation 336 'load' 'b_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 54 <SV = 18> <Delay = 1.23>
ST_54 : Operation 337 [1/2] (1.23ns)   --->   "%b_1_load_1 = load i6 %b_1_addr_1" [../src/ban.cpp:558]   --->   Operation 337 'load' 'b_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_54 : Operation 338 [1/2] (1.23ns)   --->   "%b_1_load_2 = load i6 %b_1_addr_2" [../src/ban.cpp:558]   --->   Operation 338 'load' 'b_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_54 : Operation 339 [1/1] (0.42ns)   --->   "%br_ln558 = br void %_ZN3BanC2EiPKf.61.exit" [../src/ban.cpp:558]   --->   Operation 339 'br' 'br_ln558' <Predicate = true> <Delay = 0.42>

State 55 <SV = 19> <Delay = 0.44>
ST_55 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln624)   --->   "%write_flag_2 = phi i1 1, void %_ZNK3BaneqEf.exit, i1 %write_flag_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit"   --->   Operation 340 'phi' 'write_flag_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln624)   --->   "%agg_result_1_2 = phi i32 %normalizer_1, void %_ZNK3BaneqEf.exit, i32 %agg_result_1_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit"   --->   Operation 341 'phi' 'agg_result_1_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln624_1)   --->   "%write_flag4_2 = phi i1 1, void %_ZNK3BaneqEf.exit, i1 %write_flag4_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit"   --->   Operation 342 'phi' 'write_flag4_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln624_1)   --->   "%agg_result_116_2 = phi i32 %b_1_load_1, void %_ZNK3BaneqEf.exit, i32 %agg_result_116_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit" [../src/ban.cpp:558]   --->   Operation 343 'phi' 'agg_result_116_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln624_2)   --->   "%write_flag8_2 = phi i1 1, void %_ZNK3BaneqEf.exit, i1 %write_flag8_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit"   --->   Operation 344 'phi' 'write_flag8_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln624_2)   --->   "%agg_result_12_2 = phi i32 %b_1_load_2, void %_ZNK3BaneqEf.exit, i32 %agg_result_12_0_load, void %_ZN3BanC2EiPKf.61.exit.loopexit" [../src/ban.cpp:558]   --->   Operation 345 'phi' 'agg_result_12_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 346 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i31 0, void %_ZNK3BaneqEf.exit, i31 %p, void %_ZN3BanC2EiPKf.61.exit.loopexit"   --->   Operation 346 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln0 = sext i31 %this_p_write_assign" [../src/ban.cpp:0]   --->   Operation 347 'sext' 'sext_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 348 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln624 = select i1 %write_flag_2, i32 %agg_result_1_2, i32 %p_read_3" [../src/ban.cpp:624]   --->   Operation 348 'select' 'select_ln624' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 349 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln624_1 = select i1 %write_flag4_2, i32 %agg_result_116_2, i32 %p_read_2" [../src/ban.cpp:624]   --->   Operation 349 'select' 'select_ln624_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 350 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln624_2 = select i1 %write_flag8_2, i32 %agg_result_12_2, i32 %p_read_1" [../src/ban.cpp:624]   --->   Operation 350 'select' 'select_ln624_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 351 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %sext_ln0" [../src/ban.cpp:624]   --->   Operation 351 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 352 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %select_ln624" [../src/ban.cpp:624]   --->   Operation 352 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 353 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %select_ln624_1" [../src/ban.cpp:624]   --->   Operation 353 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 354 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln624_2" [../src/ban.cpp:624]   --->   Operation 354 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 355 [1/1] (0.00ns)   --->   "%ret_ln624 = ret i128 %mrv_3" [../src/ban.cpp:624]   --->   Operation 355 'ret' 'ret_ln624' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ b_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_1_offset_read       (read             ) [ 00000000000000000000000000000000000000000000000000000000]
zext_ln61             (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_1                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000]
sub_ln61              (sub              ) [ 00111111111111111111111000000000000000000000000000000000]
zext_ln61_1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
b_1_addr              (getelementptr    ) [ 00100000000000000000000000000000000000000000000000000000]
aux                   (alloca           ) [ 00111111111111111111111111111111111111111100000000000000]
b_p_read_1            (read             ) [ 00011111111111111111111111111111111111111100000000000000]
p_read_1              (read             ) [ 00011111111111111111111111111111111111111111111111111111]
p_read_2              (read             ) [ 00011111111111111111111111111111111111111111111111111111]
p_read_3              (read             ) [ 00011111111111111111111111111111111111111111111111111111]
add_ln558             (add              ) [ 00000000000000000000000000000000000000000000000000000000]
zext_ln558            (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
b_1_addr_1            (getelementptr    ) [ 00011111000000000000000000000000000000000000000000000110]
add_ln558_1           (add              ) [ 00000000000000000000000000000000000000000000000000000000]
zext_ln558_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
b_1_addr_2            (getelementptr    ) [ 00011111000000000000000000000000000000000000000000000110]
icmp_ln61             (icmp             ) [ 00111111000000000000000000000000000000000000000000000000]
normalizer_1          (load             ) [ 00011111111111111111111111111111111111111111111111111111]
br_ln61               (br               ) [ 00000000000000000000000000000000000000000000000000000000]
bitcast_ln61          (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_4                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000]
trunc_ln61            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln61_1           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln61_2           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000]
or_ln61               (or               ) [ 00001000000000000000000000000000000000000000000000000000]
tmp_5                 (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000]
and_ln61              (and              ) [ 00010000000000000000000000000000000000000000000000000000]
br_ln61               (br               ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_7                 (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000]
and_ln61_1            (and              ) [ 00001111000000000000000000000000000000000000000000000000]
br_ln61               (br               ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000]
i                     (alloca           ) [ 00001111000000000000000000000000000000000000000000000000]
store_ln69            (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln69               (br               ) [ 00001111000000000000000000000000000000000000000000000000]
res                   (phi              ) [ 00000111000000000000000000000000000000000000000000000000]
i_5                   (load             ) [ 00000000000000000000000000000000000000000000000000000000]
zext_ln69             (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln69              (add              ) [ 00000000000000000000000000000000000000000000000000000000]
zext_ln69_1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
b_1_addr_3            (getelementptr    ) [ 00000010000000000000000000000000000000000000000000000000]
icmp_ln68             (icmp             ) [ 00000111000000000000000000000000000000000000000000000000]
empty                 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000]
br_ln68               (br               ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln68              (add              ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln68            (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln557              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
i_1                   (alloca           ) [ 00000111111111111111111000000000000000000000000000000000]
eps_2_2               (alloca           ) [ 00000000111111111111111111111111111111110000000000000000]
eps_2_2_3             (alloca           ) [ 00000000111111111111111111111111111111110000000000000000]
num_res_load_1        (alloca           ) [ 00000000111111111111111111111111111111111111110000000000]
num_res_load_2        (alloca           ) [ 00000000111111111111111111111111111111111111110000000000]
eps_1_2               (alloca           ) [ 00000000111111111111111111111111111111110000000000000000]
eps_1_2_3             (alloca           ) [ 00000000111111111111111111111111111111110000000000000000]
store_ln565           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln565              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
b_1_load              (load             ) [ 00000001000000000000000000000000000000000000000000000000]
b_1_load_to_int       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_8                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000]
empty_28              (trunc            ) [ 00000000000000000000000000000000000000000000000000000000]
notlhs13              (icmp             ) [ 00000001000000000000000000000000000000000000000000000000]
notrhs14              (icmp             ) [ 00000001000000000000000000000000000000000000000000000000]
specloopname_ln67     (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000]
empty_29              (or               ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_s                 (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000]
empty_30              (and              ) [ 00000000000000000000000000000000000000000000000000000000]
res_1                 (and              ) [ 00001111000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00001111000000000000000000000000000000000000000000000000]
i_6                   (load             ) [ 00000000000000000000000000000000000000000000000000000000]
zext_ln566            (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
add_ln566             (add              ) [ 00000000000000000000000000000000000000000000000000000000]
zext_ln566_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
b_1_addr_4            (getelementptr    ) [ 00000000010000000000000000000000000000000000000000000000]
icmp_ln565            (icmp             ) [ 00000000111111111111111000000000000000000000000000000000]
empty_31              (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000]
br_ln565              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln566            (icmp             ) [ 00000000011111111111111000000000000000000000000000000000]
add_ln565             (add              ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln565           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
i_2                   (alloca           ) [ 00000000111111111111111111111111111111110000000000000000]
store_ln169           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln169              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
b_1_load_3            (load             ) [ 00000000001111111110000000000000000000000000000000000000]
eps_2_1               (fdiv             ) [ 00000000000000000001110000000000000000000000000000000000]
eps_2_2_load          (load             ) [ 00000000000000000000000000000000000000000000000000000000]
eps_2_2_3_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000]
eps_1_2_load          (load             ) [ 00000000000000000000000000000000000000000000000000000000]
eps_1_2_3_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000]
eps_2_2_5             (select           ) [ 00000000000000000000000000000000000000000000000000000000]
eps_2_2_6             (select           ) [ 00000000000000000000000000000000000000000000000000000000]
eps_1_2_5             (select           ) [ 00000000000000000000000000000000000000000000000000000000]
eps_1_2_6             (select           ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln566           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln566           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln566           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln566           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
conv                  (fmul             ) [ 00000000000000000000001000000000000000000000000000000000]
num_res_load          (load             ) [ 00000000000000000000000000000000000000000000000000000000]
num_res_load_3        (load             ) [ 00000000000000000000000000000000000000000000000000000000]
specloopname_ln565    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln567          (select           ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln567_1        (select           ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln567           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln567           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000]
i_7                   (load             ) [ 00000000000000000000000000000000000000000000000000000000]
zext_ln169            (zext             ) [ 00000000000000000000000011111111111111110000000000000000]
icmp_ln169            (icmp             ) [ 00000000000000000000000111111111111111110000000000000000]
empty_32              (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000]
add_ln169             (add              ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln169              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
eps_1_2_load_1        (load             ) [ 00000000000000000000000000000000000000000000000000000000]
eps_1_2_3_load_1      (load             ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln172            (icmp             ) [ 00000000000000000000000011111110000000000000000000000000]
trunc_ln173           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_9                 (mux              ) [ 00000000000000000000000011100000000000000000000000000000]
add_ln172             (add              ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln172_1          (icmp             ) [ 00000000000000000000000011111111111000000000000000000000]
add_ln173             (add              ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_11                (mux              ) [ 00000000000000000000000011111110000000000000000000000000]
add_ln172_1           (add              ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln172_2          (icmp             ) [ 00000000000000000000000011111111111111100000000000000000]
xor_ln173             (xor              ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_14                (mux              ) [ 00000000000000000000000011111111111000000000000000000000]
store_ln169           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
i_3                   (alloca           ) [ 00000000000000000000000111111111111111111100000000000000]
eps_3_2               (alloca           ) [ 00000000000000000000000000000000000000001110000000000000]
eps_3_2_1             (alloca           ) [ 00000000000000000000000000000000000000001110000000000000]
eps_3_2_2             (alloca           ) [ 00000000000000000000000000000000000000001110000000000000]
store_ln187           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln187              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
mul_i_i               (fmul             ) [ 00000000000000000000000000011110000000000000000000000000]
eps_2_2_3_load_1      (load             ) [ 00000000000000000000000000000110000000000000000000000000]
tmp2                  (fadd             ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_10                (select           ) [ 00000000000000000000000000000001111000000000000000000000]
mul_1_i_i             (fmul             ) [ 00000000000000000000000000000001111000000000000000000000]
eps_2_2_load_1        (load             ) [ 00000000000000000000000000000000011000000000000000000000]
tmp2_1                (fadd             ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_13                (select           ) [ 00000000000000000000000000000000000111100000000000000000]
mul_2_i_i             (fmul             ) [ 00000000000000000000000000000000000111100000000000000000]
tmp2_2                (fadd             ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_16                (select           ) [ 00000000000000000000000000000000000000010000000000000000]
specloopname_ln169    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000]
aux_addr_1            (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln177           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000]
i_8                   (load             ) [ 00000000000000000000000000000000000000000100000000000000]
zext_ln187            (zext             ) [ 00000000000000000000000000000000000000000000000000000000]
icmp_ln187            (icmp             ) [ 00000000000000000000000000000000000000001100000000000000]
empty_33              (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000]
add_ln187             (add              ) [ 00000000000000000000000000000000000000000100000000000000]
br_ln187              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
aux_addr              (getelementptr    ) [ 00000000000000000000000000000000000000000100000000000000]
i_4                   (alloca           ) [ 00000000000000000000000000000000000000001111111111111000]
agg_result_12_0       (alloca           ) [ 00000000000000000000000000000000000000000011111111111000]
write_flag8_0         (alloca           ) [ 00000000000000000000000000000000000000001111111111111000]
agg_result_116_0      (alloca           ) [ 00000000000000000000000000000000000000000011111111111000]
write_flag4_0         (alloca           ) [ 00000000000000000000000000000000000000001111111111111000]
agg_result_1_0        (alloca           ) [ 00000000000000000000000000000000000000000011111111111000]
write_flag_0          (alloca           ) [ 00000000000000000000000000000000000000001111111111111000]
p                     (partselect       ) [ 00000000000000000000000000000000000000000011111111111011]
store_ln21            (store            ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln21            (store            ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln21            (store            ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln21            (store            ) [ 00000000000000000000000000000000000000000000000000000000]
specloopname_ln187    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000]
eps_3_0               (load             ) [ 00000000000000000000000000000000000000000000000000000000]
switch_ln188          (switch           ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln188           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln188              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln188           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln188              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln188           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln188              (br               ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln187           (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000]
eps_3_2_load          (load             ) [ 00000000000000000000000000000000000000000001100000000000]
eps_3_2_1_load        (load             ) [ 00000000000000000000000000000000000000000001100000000000]
eps_3_2_2_load        (load             ) [ 00000000000000000000000000000000000000000001100000000000]
mul                   (fmul             ) [ 00000000000000000000000000000000000000000000011110000000]
mul23_1               (fmul             ) [ 00000000000000000000000000000000000000000000011110000000]
mul23_2               (fmul             ) [ 00000000000000000000000000000000000000000000011110000000]
num_res_load_4        (load             ) [ 00000000000000000000000000000000000000000000001110000000]
num_res_load_5        (load             ) [ 00000000000000000000000000000000000000000000001110000000]
tmp                   (fadd             ) [ 00000000000000000000000000000000000000000000000001110000]
tmp_2                 (fadd             ) [ 00000000000000000000000000000000000000000000000001110000]
tmp_3                 (fadd             ) [ 00000000000000000000000000000000000000000000000001110000]
normalizer            (fsqrt            ) [ 00000000000000000000000000000000000000000000000001110000]
tmp_21                (fmul             ) [ 00000000000000000000000000000000000000000000000000001000]
tmp_22                (fmul             ) [ 00000000000000000000000000000000000000000000000000001000]
tmp_23                (fmul             ) [ 00000000000000000000000000000000000000000000000000001000]
br_ln21               (br               ) [ 00000000000000000000000000000000000000000000000000000000]
i_9                   (load             ) [ 00000000000000000000000000000000000000000000000000001000]
agg_result_12_0_load  (load             ) [ 00000000000000000000000000000000000000000000000000001011]
write_flag8_0_load    (load             ) [ 00000000000000000000000000000000000000000000000000001011]
agg_result_116_0_load (load             ) [ 00000000000000000000000000000000000000000000000000001011]
write_flag4_0_load    (load             ) [ 00000000000000000000000000000000000000000000000000001011]
agg_result_1_0_load   (load             ) [ 00000000000000000000000000000000000000000000000000001011]
write_flag_0_load     (load             ) [ 00000000000000000000000000000000000000000000000000001011]
icmp_ln21             (icmp             ) [ 00000000000000000000000000000000000000000000000000001000]
empty_34              (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000]
add_ln21              (add              ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln21               (br               ) [ 00000000000000000000000000000000000000000000000000000000]
specloopname_ln21     (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000]
tmp_20                (mux              ) [ 00000000000000000000000000000000000000000000000000000000]
switch_ln22           (switch           ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln22            (store            ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln22            (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln22               (br               ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln22            (store            ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln22            (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln22               (br               ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln22            (store            ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln22            (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln22               (br               ) [ 00000000000000000000000000000000000000000000000000000000]
store_ln21            (store            ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000001011]
b_1_load_1            (load             ) [ 00000000000000000000000000000000000000000000000000001011]
b_1_load_2            (load             ) [ 00000000000000000000000000000000000000000000000000001011]
br_ln558              (br               ) [ 00000000000000000000000000000000000000000000000000001011]
write_flag_2          (phi              ) [ 00000000000000000000000000000000000000000000000000000001]
agg_result_1_2        (phi              ) [ 00000000000000000000000000000000000000000000000000000001]
write_flag4_2         (phi              ) [ 00000000000000000000000000000000000000000000000000000001]
agg_result_116_2      (phi              ) [ 00000000000000000000000000000000000000000000000000000001]
write_flag8_2         (phi              ) [ 00000000000000000000000000000000000000000000000000000001]
agg_result_12_2       (phi              ) [ 00000000000000000000000000000000000000000000000000000001]
this_p_write_assign   (phi              ) [ 00000000000000000000000000000000000000000000000000000001]
sext_ln0              (sext             ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln624          (select           ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln624_1        (select           ) [ 00000000000000000000000000000000000000000000000000000000]
select_ln624_2        (select           ) [ 00000000000000000000000000000000000000000000000000000000]
mrv                   (insertvalue      ) [ 00000000000000000000000000000000000000000000000000000000]
mrv_1                 (insertvalue      ) [ 00000000000000000000000000000000000000000000000000000000]
mrv_2                 (insertvalue      ) [ 00000000000000000000000000000000000000000000000000000000]
mrv_3                 (insertvalue      ) [ 00000000000000000000000000000000000000000000000000000000]
ret_ln624             (ret              ) [ 00000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_1_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="aux_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aux/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="eps_2_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_2_2/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="eps_2_2_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_2_2_3/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="num_res_load_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_load_1/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="num_res_load_2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_load_2/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="eps_1_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_1_2/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="eps_1_2_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_1_2_3/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_3_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/23 "/>
</bind>
</comp>

<comp id="150" class="1004" name="eps_3_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_3_2/23 "/>
</bind>
</comp>

<comp id="154" class="1004" name="eps_3_2_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_3_2_1/23 "/>
</bind>
</comp>

<comp id="158" class="1004" name="eps_3_2_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eps_3_2_2/23 "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_4_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/40 "/>
</bind>
</comp>

<comp id="166" class="1004" name="agg_result_12_0_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_12_0/40 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_flag8_0_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag8_0/40 "/>
</bind>
</comp>

<comp id="174" class="1004" name="agg_result_116_0_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_116_0/40 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_flag4_0_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag4_0/40 "/>
</bind>
</comp>

<comp id="182" class="1004" name="agg_result_1_0_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_1_0/40 "/>
</bind>
</comp>

<comp id="186" class="1004" name="write_flag_0_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_0/40 "/>
</bind>
</comp>

<comp id="190" class="1004" name="b_1_offset_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_offset_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="b_p_read_1_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_p_read_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_read_1_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_read_2_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_read_3_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="b_1_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="6" slack="0"/>
<pin id="224" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="6" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="16"/>
<pin id="282" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="283" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="32" slack="0"/>
<pin id="285" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="normalizer_1/1 b_1_load/5 b_1_load_3/8 b_1_load_1/53 b_1_load_2/53 "/>
</bind>
</comp>

<comp id="233" class="1004" name="b_1_addr_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="1" index="3" bw="6" slack="16"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="b_1_addr_2_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="1" index="3" bw="6" slack="16"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_2/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="b_1_addr_3_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_3/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="b_1_addr_4_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_4/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="aux_addr_1_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="3" slack="16"/>
<pin id="267" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_addr_1/39 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="1"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln177/39 eps_3_0/40 "/>
</bind>
</comp>

<comp id="275" class="1004" name="aux_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="2" slack="0"/>
<pin id="279" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_addr/40 "/>
</bind>
</comp>

<comp id="286" class="1005" name="res_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="res_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="1" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res/5 "/>
</bind>
</comp>

<comp id="298" class="1005" name="write_flag_2_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="1"/>
<pin id="300" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag_2 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="write_flag_2_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag_2/55 "/>
</bind>
</comp>

<comp id="309" class="1005" name="agg_result_1_2_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="311" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_2 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="agg_result_1_2_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="18"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="32" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_2/55 "/>
</bind>
</comp>

<comp id="318" class="1005" name="write_flag4_2_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag4_2 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="write_flag4_2_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="1" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag4_2/55 "/>
</bind>
</comp>

<comp id="329" class="1005" name="agg_result_116_2_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="331" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_116_2 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="agg_result_116_2_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="32" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_116_2/55 "/>
</bind>
</comp>

<comp id="338" class="1005" name="write_flag8_2_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag8_2 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="write_flag8_2_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="1" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="write_flag8_2/55 "/>
</bind>
</comp>

<comp id="349" class="1005" name="agg_result_12_2_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="351" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_12_2 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="agg_result_12_2_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="32" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_12_2/55 "/>
</bind>
</comp>

<comp id="358" class="1005" name="this_p_write_assign_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="31" slack="1"/>
<pin id="360" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="this_p_write_assign (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="this_p_write_assign_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="31" slack="12"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_p_write_assign/55 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2/27 tmp2_1/31 tmp2_2/35 tmp/45 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="1"/>
<pin id="378" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/45 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3/45 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="conv/19 mul_i_i/24 mul_1_i_i/28 mul_2_i_i/32 mul/42 tmp_21/49 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_1/42 tmp_22/49 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_2/42 tmp_23/49 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="0" index="1" bw="32" slack="6"/>
<pin id="403" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="eps_2_1/10 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/2 tmp_7/3 tmp_s/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="6"/>
<pin id="414" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="normalizer/40 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/3 and_ln61_1/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="11"/>
<pin id="423" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_2_2_load/19 eps_2_2_load_1/32 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="7"/>
<pin id="427" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_2_2_3_load/19 eps_2_2_3_load_1/28 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="2"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_2_load/19 eps_1_2_load_1/23 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_1_2_3_load/19 eps_1_2_3_load_1/23 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="7"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_load/22 num_res_load_4/45 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="7"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_load_3/22 num_res_load_5/45 "/>
</bind>
</comp>

<comp id="443" class="1005" name="reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_1_load b_1_load_3 b_1_load_1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv mul_i_i mul_1_i_i mul_2_i_i mul tmp_21 "/>
</bind>
</comp>

<comp id="457" class="1005" name="reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_1 tmp_22 "/>
</bind>
</comp>

<comp id="462" class="1005" name="reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul23_2 tmp_23 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln61_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="0"/>
<pin id="469" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="0"/>
<pin id="473" dir="0" index="1" bw="4" slack="0"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sub_ln61_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln61_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln558_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="1"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln558/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln558_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln558/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln558_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="1"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln558_1/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln558_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln558_1/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln61_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="bitcast_ln61_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="0"/>
<pin id="522" dir="0" index="2" bw="6" slack="0"/>
<pin id="523" dir="0" index="3" bw="6" slack="0"/>
<pin id="524" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln61_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln61_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_1/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln61_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="23" slack="0"/>
<pin id="541" dir="0" index="1" bw="23" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_2/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="or_ln61_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln69_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="i_5_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="1"/>
<pin id="559" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln69_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln69_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="4"/>
<pin id="566" dir="0" index="1" bw="2" slack="0"/>
<pin id="567" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln69_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_1/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="icmp_ln68_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="0" index="1" bw="2" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="add_ln68_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="store_ln68_store_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="0" index="1" bw="2" slack="1"/>
<pin id="589" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="store_ln565_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="2" slack="0"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln565/5 "/>
</bind>
</comp>

<comp id="596" class="1004" name="b_1_load_to_int_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="b_1_load_to_int/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_8_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="6" slack="0"/>
<pin id="604" dir="0" index="3" bw="6" slack="0"/>
<pin id="605" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="empty_28_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_28/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="notlhs13_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="8" slack="0"/>
<pin id="617" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs13/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="notrhs14_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="23" slack="0"/>
<pin id="622" dir="0" index="1" bw="23" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs14/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="empty_29_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="1"/>
<pin id="628" dir="0" index="1" bw="1" slack="1"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_29/7 "/>
</bind>
</comp>

<comp id="630" class="1004" name="empty_30_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_30/7 "/>
</bind>
</comp>

<comp id="636" class="1004" name="res_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="2"/>
<pin id="639" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="res_1/7 "/>
</bind>
</comp>

<comp id="642" class="1004" name="i_6_load_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="2" slack="1"/>
<pin id="644" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6/8 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln566_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="2" slack="0"/>
<pin id="647" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln566/8 "/>
</bind>
</comp>

<comp id="649" class="1004" name="add_ln566_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="6" slack="5"/>
<pin id="651" dir="0" index="1" bw="2" slack="0"/>
<pin id="652" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln566/8 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln566_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln566_1/8 "/>
</bind>
</comp>

<comp id="659" class="1004" name="icmp_ln565_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="2" slack="0"/>
<pin id="661" dir="0" index="1" bw="2" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln565/8 "/>
</bind>
</comp>

<comp id="665" class="1004" name="icmp_ln566_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="2" slack="0"/>
<pin id="667" dir="0" index="1" bw="2" slack="0"/>
<pin id="668" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln566/8 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln565_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="2" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln565/8 "/>
</bind>
</comp>

<comp id="677" class="1004" name="store_ln565_store_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="2" slack="0"/>
<pin id="679" dir="0" index="1" bw="2" slack="1"/>
<pin id="680" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln565/8 "/>
</bind>
</comp>

<comp id="682" class="1004" name="store_ln169_store_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="3" slack="0"/>
<pin id="685" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/8 "/>
</bind>
</comp>

<comp id="687" class="1004" name="eps_2_2_5_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="11"/>
<pin id="689" dir="0" index="1" bw="32" slack="1"/>
<pin id="690" dir="0" index="2" bw="32" slack="0"/>
<pin id="691" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eps_2_2_5/19 "/>
</bind>
</comp>

<comp id="693" class="1004" name="eps_2_2_6_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="11"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="0" index="2" bw="32" slack="1"/>
<pin id="697" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eps_2_2_6/19 "/>
</bind>
</comp>

<comp id="699" class="1004" name="eps_1_2_5_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="11"/>
<pin id="701" dir="0" index="1" bw="32" slack="1"/>
<pin id="702" dir="0" index="2" bw="32" slack="0"/>
<pin id="703" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eps_1_2_5/19 "/>
</bind>
</comp>

<comp id="705" class="1004" name="eps_1_2_6_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="11"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="0" index="2" bw="32" slack="1"/>
<pin id="709" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eps_1_2_6/19 "/>
</bind>
</comp>

<comp id="711" class="1004" name="store_ln566_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="12"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln566/19 "/>
</bind>
</comp>

<comp id="716" class="1004" name="store_ln566_store_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="12"/>
<pin id="719" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln566/19 "/>
</bind>
</comp>

<comp id="721" class="1004" name="store_ln566_store_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="0" index="1" bw="32" slack="12"/>
<pin id="724" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln566/19 "/>
</bind>
</comp>

<comp id="726" class="1004" name="store_ln566_store_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="12"/>
<pin id="729" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln566/19 "/>
</bind>
</comp>

<comp id="731" class="1004" name="select_ln567_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="14"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="32" slack="1"/>
<pin id="735" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln567/22 "/>
</bind>
</comp>

<comp id="738" class="1004" name="select_ln567_1_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="14"/>
<pin id="740" dir="0" index="1" bw="32" slack="1"/>
<pin id="741" dir="0" index="2" bw="32" slack="0"/>
<pin id="742" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln567_1/22 "/>
</bind>
</comp>

<comp id="745" class="1004" name="store_ln567_store_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="15"/>
<pin id="748" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln567/22 "/>
</bind>
</comp>

<comp id="750" class="1004" name="store_ln567_store_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="15"/>
<pin id="753" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln567/22 "/>
</bind>
</comp>

<comp id="755" class="1004" name="i_7_load_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="3" slack="1"/>
<pin id="757" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/23 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln169_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="3" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169/23 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_ln169_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="3" slack="0"/>
<pin id="764" dir="0" index="1" bw="3" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/23 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln169_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/23 "/>
</bind>
</comp>

<comp id="774" class="1004" name="icmp_ln172_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="3" slack="0"/>
<pin id="776" dir="0" index="1" bw="3" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/23 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln173_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="3" slack="0"/>
<pin id="782" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/23 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_9_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="0"/>
<pin id="787" dir="0" index="2" bw="32" slack="0"/>
<pin id="788" dir="0" index="3" bw="32" slack="0"/>
<pin id="789" dir="0" index="4" bw="2" slack="0"/>
<pin id="790" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/23 "/>
</bind>
</comp>

<comp id="796" class="1004" name="add_ln172_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/23 "/>
</bind>
</comp>

<comp id="802" class="1004" name="icmp_ln172_1_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="3" slack="0"/>
<pin id="804" dir="0" index="1" bw="3" slack="0"/>
<pin id="805" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_1/23 "/>
</bind>
</comp>

<comp id="808" class="1004" name="add_ln173_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="2" slack="0"/>
<pin id="810" dir="0" index="1" bw="1" slack="0"/>
<pin id="811" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/23 "/>
</bind>
</comp>

<comp id="814" class="1004" name="tmp_11_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="0" index="2" bw="32" slack="0"/>
<pin id="818" dir="0" index="3" bw="32" slack="0"/>
<pin id="819" dir="0" index="4" bw="2" slack="0"/>
<pin id="820" dir="1" index="5" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/23 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln172_1_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="3" slack="0"/>
<pin id="828" dir="0" index="1" bw="2" slack="0"/>
<pin id="829" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_1/23 "/>
</bind>
</comp>

<comp id="832" class="1004" name="icmp_ln172_2_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="3" slack="0"/>
<pin id="834" dir="0" index="1" bw="3" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_2/23 "/>
</bind>
</comp>

<comp id="838" class="1004" name="xor_ln173_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="2" slack="0"/>
<pin id="840" dir="0" index="1" bw="2" slack="0"/>
<pin id="841" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln173/23 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_14_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="0"/>
<pin id="846" dir="0" index="1" bw="32" slack="0"/>
<pin id="847" dir="0" index="2" bw="32" slack="0"/>
<pin id="848" dir="0" index="3" bw="32" slack="0"/>
<pin id="849" dir="0" index="4" bw="2" slack="0"/>
<pin id="850" dir="1" index="5" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_14/23 "/>
</bind>
</comp>

<comp id="856" class="1004" name="store_ln169_store_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="3" slack="0"/>
<pin id="858" dir="0" index="1" bw="3" slack="1"/>
<pin id="859" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/23 "/>
</bind>
</comp>

<comp id="861" class="1004" name="store_ln187_store_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="1" slack="0"/>
<pin id="863" dir="0" index="1" bw="2" slack="0"/>
<pin id="864" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/23 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_10_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="7"/>
<pin id="868" dir="0" index="1" bw="32" slack="0"/>
<pin id="869" dir="0" index="2" bw="32" slack="0"/>
<pin id="870" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/30 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_13_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="1" slack="11"/>
<pin id="875" dir="0" index="1" bw="32" slack="0"/>
<pin id="876" dir="0" index="2" bw="32" slack="4"/>
<pin id="877" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/34 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_16_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="15"/>
<pin id="881" dir="0" index="1" bw="32" slack="0"/>
<pin id="882" dir="0" index="2" bw="32" slack="4"/>
<pin id="883" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_16/38 "/>
</bind>
</comp>

<comp id="885" class="1004" name="i_8_load_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2" slack="1"/>
<pin id="887" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/40 "/>
</bind>
</comp>

<comp id="888" class="1004" name="zext_ln187_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="2" slack="0"/>
<pin id="890" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/40 "/>
</bind>
</comp>

<comp id="893" class="1004" name="icmp_ln187_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="2" slack="0"/>
<pin id="895" dir="0" index="1" bw="2" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/40 "/>
</bind>
</comp>

<comp id="899" class="1004" name="add_ln187_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="2" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/40 "/>
</bind>
</comp>

<comp id="905" class="1004" name="p_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="31" slack="0"/>
<pin id="907" dir="0" index="1" bw="32" slack="6"/>
<pin id="908" dir="0" index="2" bw="1" slack="0"/>
<pin id="909" dir="0" index="3" bw="6" slack="0"/>
<pin id="910" dir="1" index="4" bw="31" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p/40 "/>
</bind>
</comp>

<comp id="914" class="1004" name="store_ln21_store_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/40 "/>
</bind>
</comp>

<comp id="919" class="1004" name="store_ln21_store_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/40 "/>
</bind>
</comp>

<comp id="924" class="1004" name="store_ln21_store_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="0"/>
<pin id="926" dir="0" index="1" bw="1" slack="0"/>
<pin id="927" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/40 "/>
</bind>
</comp>

<comp id="929" class="1004" name="store_ln21_store_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="0"/>
<pin id="931" dir="0" index="1" bw="2" slack="0"/>
<pin id="932" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/40 "/>
</bind>
</comp>

<comp id="934" class="1004" name="store_ln188_store_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="32" slack="2"/>
<pin id="937" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/41 "/>
</bind>
</comp>

<comp id="939" class="1004" name="store_ln188_store_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="0"/>
<pin id="941" dir="0" index="1" bw="32" slack="2"/>
<pin id="942" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/41 "/>
</bind>
</comp>

<comp id="944" class="1004" name="store_ln188_store_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="0"/>
<pin id="946" dir="0" index="1" bw="32" slack="2"/>
<pin id="947" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/41 "/>
</bind>
</comp>

<comp id="949" class="1004" name="store_ln187_store_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="2" slack="1"/>
<pin id="951" dir="0" index="1" bw="2" slack="2"/>
<pin id="952" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/41 "/>
</bind>
</comp>

<comp id="953" class="1004" name="eps_3_2_load_load_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="2"/>
<pin id="955" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_3_2_load/42 "/>
</bind>
</comp>

<comp id="957" class="1004" name="eps_3_2_1_load_load_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="2"/>
<pin id="959" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_3_2_1_load/42 "/>
</bind>
</comp>

<comp id="961" class="1004" name="eps_3_2_2_load_load_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="2"/>
<pin id="963" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eps_3_2_2_load/42 "/>
</bind>
</comp>

<comp id="965" class="1004" name="i_9_load_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="2" slack="11"/>
<pin id="967" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/52 "/>
</bind>
</comp>

<comp id="968" class="1004" name="agg_result_12_0_load_load_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="11"/>
<pin id="970" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_12_0_load/52 "/>
</bind>
</comp>

<comp id="971" class="1004" name="write_flag8_0_load_load_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="11"/>
<pin id="973" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag8_0_load/52 "/>
</bind>
</comp>

<comp id="974" class="1004" name="agg_result_116_0_load_load_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="11"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_116_0_load/52 "/>
</bind>
</comp>

<comp id="977" class="1004" name="write_flag4_0_load_load_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="1" slack="11"/>
<pin id="979" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag4_0_load/52 "/>
</bind>
</comp>

<comp id="980" class="1004" name="agg_result_1_0_load_load_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="11"/>
<pin id="982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_1_0_load/52 "/>
</bind>
</comp>

<comp id="983" class="1004" name="write_flag_0_load_load_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="11"/>
<pin id="985" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_0_load/52 "/>
</bind>
</comp>

<comp id="986" class="1004" name="icmp_ln21_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="2" slack="0"/>
<pin id="988" dir="0" index="1" bw="2" slack="0"/>
<pin id="989" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/52 "/>
</bind>
</comp>

<comp id="992" class="1004" name="add_ln21_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="2" slack="0"/>
<pin id="994" dir="0" index="1" bw="1" slack="0"/>
<pin id="995" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/52 "/>
</bind>
</comp>

<comp id="998" class="1004" name="tmp_20_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="0"/>
<pin id="1000" dir="0" index="1" bw="32" slack="1"/>
<pin id="1001" dir="0" index="2" bw="32" slack="1"/>
<pin id="1002" dir="0" index="3" bw="32" slack="1"/>
<pin id="1003" dir="0" index="4" bw="2" slack="0"/>
<pin id="1004" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_20/52 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="store_ln22_store_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="1" slack="11"/>
<pin id="1013" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/52 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="store_ln22_store_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="0"/>
<pin id="1017" dir="0" index="1" bw="32" slack="11"/>
<pin id="1018" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/52 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="store_ln22_store_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="11"/>
<pin id="1023" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/52 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="store_ln22_store_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="0"/>
<pin id="1027" dir="0" index="1" bw="32" slack="11"/>
<pin id="1028" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/52 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="store_ln22_store_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="11"/>
<pin id="1033" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/52 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="store_ln22_store_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="0"/>
<pin id="1037" dir="0" index="1" bw="32" slack="11"/>
<pin id="1038" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/52 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="store_ln21_store_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="2" slack="0"/>
<pin id="1042" dir="0" index="1" bw="2" slack="11"/>
<pin id="1043" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/52 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="sext_ln0_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="31" slack="0"/>
<pin id="1047" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln0/55 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="select_ln624_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="0"/>
<pin id="1051" dir="0" index="1" bw="32" slack="0"/>
<pin id="1052" dir="0" index="2" bw="32" slack="18"/>
<pin id="1053" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln624/55 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="select_ln624_1_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="0"/>
<pin id="1058" dir="0" index="1" bw="32" slack="0"/>
<pin id="1059" dir="0" index="2" bw="32" slack="18"/>
<pin id="1060" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln624_1/55 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="select_ln624_2_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="0"/>
<pin id="1065" dir="0" index="1" bw="32" slack="0"/>
<pin id="1066" dir="0" index="2" bw="32" slack="18"/>
<pin id="1067" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln624_2/55 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="mrv_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="128" slack="0"/>
<pin id="1072" dir="0" index="1" bw="31" slack="0"/>
<pin id="1073" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/55 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="mrv_1_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="128" slack="0"/>
<pin id="1078" dir="0" index="1" bw="32" slack="0"/>
<pin id="1079" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/55 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="mrv_2_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="128" slack="0"/>
<pin id="1084" dir="0" index="1" bw="32" slack="0"/>
<pin id="1085" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/55 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="mrv_3_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="128" slack="0"/>
<pin id="1090" dir="0" index="1" bw="32" slack="0"/>
<pin id="1091" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/55 "/>
</bind>
</comp>

<comp id="1094" class="1005" name="sub_ln61_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="6" slack="1"/>
<pin id="1096" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln61 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="b_1_addr_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="6" slack="1"/>
<pin id="1104" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="1107" class="1005" name="b_p_read_1_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="6"/>
<pin id="1109" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="b_p_read_1 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="p_read_1_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="18"/>
<pin id="1114" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="p_read_2_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="18"/>
<pin id="1119" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="p_read_3_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="18"/>
<pin id="1124" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="b_1_addr_1_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="6" slack="16"/>
<pin id="1129" dir="1" index="1" bw="6" slack="16"/>
</pin_list>
<bind>
<opset="b_1_addr_1 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="b_1_addr_2_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="6" slack="16"/>
<pin id="1134" dir="1" index="1" bw="6" slack="16"/>
</pin_list>
<bind>
<opset="b_1_addr_2 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="icmp_ln61_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="2"/>
<pin id="1139" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="normalizer_1_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="1"/>
<pin id="1143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="normalizer_1 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="or_ln61_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="1"/>
<pin id="1152" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln61 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="and_ln61_1_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="1"/>
<pin id="1160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln61_1 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="i_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="2" slack="0"/>
<pin id="1164" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1169" class="1005" name="b_1_addr_3_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="6" slack="1"/>
<pin id="1171" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_3 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="i_1_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="2" slack="0"/>
<pin id="1179" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="eps_2_2_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="11"/>
<pin id="1186" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="eps_2_2 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="eps_2_2_3_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="7"/>
<pin id="1192" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="eps_2_2_3 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="num_res_load_1_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="32" slack="7"/>
<pin id="1198" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="num_res_load_1 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="num_res_load_2_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="7"/>
<pin id="1204" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="num_res_load_2 "/>
</bind>
</comp>

<comp id="1208" class="1005" name="eps_1_2_reg_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="32" slack="2"/>
<pin id="1210" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_1_2 "/>
</bind>
</comp>

<comp id="1214" class="1005" name="eps_1_2_3_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="2"/>
<pin id="1216" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_1_2_3 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="notlhs13_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="1"/>
<pin id="1222" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs13 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="notrhs14_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="1" slack="1"/>
<pin id="1227" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs14 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="res_1_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="1"/>
<pin id="1232" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="res_1 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="b_1_addr_4_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="6" slack="1"/>
<pin id="1237" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_4 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="icmp_ln566_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="11"/>
<pin id="1245" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln566 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="i_2_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="3" slack="0"/>
<pin id="1255" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="eps_2_1_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eps_2_1 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="zext_ln169_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="64" slack="16"/>
<pin id="1271" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln169 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="icmp_ln172_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="1"/>
<pin id="1279" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="tmp_9_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="1"/>
<pin id="1284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="icmp_ln172_1_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="5"/>
<pin id="1289" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="icmp_ln172_1 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="tmp_11_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="32" slack="5"/>
<pin id="1294" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="icmp_ln172_2_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="1" slack="9"/>
<pin id="1299" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="icmp_ln172_2 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="tmp_14_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="32" slack="9"/>
<pin id="1304" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="i_3_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="2" slack="0"/>
<pin id="1309" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="eps_3_2_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="32" slack="2"/>
<pin id="1316" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_3_2 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="eps_3_2_1_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="32" slack="2"/>
<pin id="1322" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_3_2_1 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="eps_3_2_2_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="2"/>
<pin id="1328" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="eps_3_2_2 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="eps_2_2_3_load_1_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="1"/>
<pin id="1334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eps_2_2_3_load_1 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="tmp_10_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="32" slack="1"/>
<pin id="1339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="eps_2_2_load_1_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="32" slack="1"/>
<pin id="1345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eps_2_2_load_1 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="tmp_13_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="1"/>
<pin id="1350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="tmp_16_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="1"/>
<pin id="1356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="i_8_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="2" slack="1"/>
<pin id="1361" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="add_ln187_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="2" slack="1"/>
<pin id="1368" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln187 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="aux_addr_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="3" slack="1"/>
<pin id="1373" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="aux_addr "/>
</bind>
</comp>

<comp id="1376" class="1005" name="i_4_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="2" slack="0"/>
<pin id="1378" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="agg_result_12_0_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="32" slack="11"/>
<pin id="1385" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="agg_result_12_0 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="write_flag8_0_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="0"/>
<pin id="1391" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag8_0 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="agg_result_116_0_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="32" slack="11"/>
<pin id="1398" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="agg_result_116_0 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="write_flag4_0_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="1" slack="0"/>
<pin id="1404" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag4_0 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="agg_result_1_0_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="32" slack="11"/>
<pin id="1411" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="agg_result_1_0 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="write_flag_0_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="0"/>
<pin id="1417" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_0 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="p_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="31" slack="12"/>
<pin id="1424" dir="1" index="1" bw="31" slack="12"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="1436" class="1005" name="num_res_load_4_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="32" slack="1"/>
<pin id="1438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res_load_4 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="num_res_load_5_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="32" slack="1"/>
<pin id="1443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_res_load_5 "/>
</bind>
</comp>

<comp id="1446" class="1005" name="tmp_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="32" slack="1"/>
<pin id="1448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1451" class="1005" name="tmp_2_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="32" slack="1"/>
<pin id="1453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="tmp_3_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="32" slack="1"/>
<pin id="1458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="normalizer_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="32" slack="1"/>
<pin id="1463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="normalizer "/>
</bind>
</comp>

<comp id="1471" class="1005" name="agg_result_12_0_load_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="32" slack="1"/>
<pin id="1473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_12_0_load "/>
</bind>
</comp>

<comp id="1476" class="1005" name="write_flag8_0_load_reg_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="1" slack="1"/>
<pin id="1478" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag8_0_load "/>
</bind>
</comp>

<comp id="1481" class="1005" name="agg_result_116_0_load_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="32" slack="1"/>
<pin id="1483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_116_0_load "/>
</bind>
</comp>

<comp id="1486" class="1005" name="write_flag4_0_load_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="1" slack="1"/>
<pin id="1488" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag4_0_load "/>
</bind>
</comp>

<comp id="1491" class="1005" name="agg_result_1_0_load_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="32" slack="1"/>
<pin id="1493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_1_0_load "/>
</bind>
</comp>

<comp id="1496" class="1005" name="write_flag_0_load_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="1"/>
<pin id="1498" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="write_flag_0_load "/>
</bind>
</comp>

<comp id="1504" class="1005" name="b_1_load_2_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="32" slack="1"/>
<pin id="1506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_1_load_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="46" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="46" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="46" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="46" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="46" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="24" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="238"><net_src comp="8" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="8" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="260"><net_src comp="8" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="255" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="268"><net_src comp="18" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="18" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="289"><net_src comp="50" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="297"><net_src comp="290" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="321"><net_src comp="50" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="341"><net_src comp="50" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="361"><net_src comp="102" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="374"><net_src comp="44" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="387"><net_src comp="64" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="388"><net_src comp="32" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="98" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="98" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="98" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="408"><net_src comp="227" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="32" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="44" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="88" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="404" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="421" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="428"><net_src comp="425" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="438"><net_src comp="435" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="442"><net_src comp="439" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="446"><net_src comp="227" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="449"><net_src comp="227" pin="7"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="443" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="454"><net_src comp="383" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="460"><net_src comp="390" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="465"><net_src comp="395" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="470"><net_src comp="190" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="14" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="190" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="16" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="467" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="494"><net_src comp="26" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="504"><net_src comp="28" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="514"><net_src comp="196" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="30" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="525"><net_src comp="34" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="516" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="36" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="38" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="532"><net_src comp="516" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="519" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="40" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="529" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="42" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="533" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="551"><net_src comp="545" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="556"><net_src comp="48" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="564" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="578"><net_src comp="557" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="52" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="557" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="48" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="48" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="227" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="606"><net_src comp="34" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="596" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="36" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="38" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="613"><net_src comp="596" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="618"><net_src comp="600" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="40" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="610" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="42" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="634"><net_src comp="626" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="404" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="286" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="657"><net_src comp="649" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="663"><net_src comp="642" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="52" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="642" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="48" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="642" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="48" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="671" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="62" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="692"><net_src comp="425" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="698"><net_src comp="421" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="432" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="429" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="699" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="705" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="687" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="693" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="736"><net_src comp="439" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="737"><net_src comp="451" pin="1"/><net_sink comp="731" pin=2"/></net>

<net id="743"><net_src comp="451" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="744"><net_src comp="435" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="749"><net_src comp="731" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="754"><net_src comp="738" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="766"><net_src comp="755" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="68" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="755" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="72" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="755" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="74" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="755" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="791"><net_src comp="76" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="32" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="793"><net_src comp="432" pin="1"/><net_sink comp="784" pin=2"/></net>

<net id="794"><net_src comp="429" pin="1"/><net_sink comp="784" pin=3"/></net>

<net id="795"><net_src comp="780" pin="1"/><net_sink comp="784" pin=4"/></net>

<net id="800"><net_src comp="755" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="801"><net_src comp="78" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="806"><net_src comp="796" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="74" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="812"><net_src comp="780" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="52" pin="0"/><net_sink comp="808" pin=1"/></net>

<net id="821"><net_src comp="76" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="822"><net_src comp="32" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="432" pin="1"/><net_sink comp="814" pin=2"/></net>

<net id="824"><net_src comp="429" pin="1"/><net_sink comp="814" pin=3"/></net>

<net id="825"><net_src comp="808" pin="2"/><net_sink comp="814" pin=4"/></net>

<net id="830"><net_src comp="755" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="80" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="826" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="74" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="780" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="82" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="851"><net_src comp="76" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="32" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="853"><net_src comp="432" pin="1"/><net_sink comp="844" pin=2"/></net>

<net id="854"><net_src comp="429" pin="1"/><net_sink comp="844" pin=3"/></net>

<net id="855"><net_src comp="838" pin="2"/><net_sink comp="844" pin=4"/></net>

<net id="860"><net_src comp="768" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="865"><net_src comp="16" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="871"><net_src comp="369" pin="2"/><net_sink comp="866" pin=1"/></net>

<net id="872"><net_src comp="32" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="878"><net_src comp="369" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="884"><net_src comp="369" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="891"><net_src comp="885" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="897"><net_src comp="885" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="52" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="885" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="48" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="911"><net_src comp="90" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="46" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="913"><net_src comp="92" pin="0"/><net_sink comp="905" pin=3"/></net>

<net id="918"><net_src comp="94" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="923"><net_src comp="94" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="928"><net_src comp="94" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="933"><net_src comp="16" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="938"><net_src comp="269" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="943"><net_src comp="269" pin="3"/><net_sink comp="939" pin=0"/></net>

<net id="948"><net_src comp="269" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="956"><net_src comp="953" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="960"><net_src comp="957" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="964"><net_src comp="961" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="990"><net_src comp="965" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="52" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="965" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="48" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1005"><net_src comp="76" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1006"><net_src comp="451" pin="1"/><net_sink comp="998" pin=1"/></net>

<net id="1007"><net_src comp="457" pin="1"/><net_sink comp="998" pin=2"/></net>

<net id="1008"><net_src comp="462" pin="1"/><net_sink comp="998" pin=3"/></net>

<net id="1009"><net_src comp="965" pin="1"/><net_sink comp="998" pin=4"/></net>

<net id="1014"><net_src comp="50" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1019"><net_src comp="998" pin="5"/><net_sink comp="1015" pin=0"/></net>

<net id="1024"><net_src comp="50" pin="0"/><net_sink comp="1020" pin=0"/></net>

<net id="1029"><net_src comp="998" pin="5"/><net_sink comp="1025" pin=0"/></net>

<net id="1034"><net_src comp="50" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1039"><net_src comp="998" pin="5"/><net_sink comp="1035" pin=0"/></net>

<net id="1044"><net_src comp="992" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1048"><net_src comp="362" pin="4"/><net_sink comp="1045" pin=0"/></net>

<net id="1054"><net_src comp="302" pin="4"/><net_sink comp="1049" pin=0"/></net>

<net id="1055"><net_src comp="312" pin="4"/><net_sink comp="1049" pin=1"/></net>

<net id="1061"><net_src comp="322" pin="4"/><net_sink comp="1056" pin=0"/></net>

<net id="1062"><net_src comp="332" pin="4"/><net_sink comp="1056" pin=1"/></net>

<net id="1068"><net_src comp="342" pin="4"/><net_sink comp="1063" pin=0"/></net>

<net id="1069"><net_src comp="352" pin="4"/><net_sink comp="1063" pin=1"/></net>

<net id="1074"><net_src comp="104" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="1045" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="1070" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="1049" pin="3"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="1056" pin="3"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="1082" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1063" pin="3"/><net_sink comp="1088" pin=1"/></net>

<net id="1097"><net_src comp="479" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1100"><net_src comp="1094" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1101"><net_src comp="1094" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1105"><net_src comp="220" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1110"><net_src comp="196" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="1115"><net_src comp="202" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="1063" pin=2"/></net>

<net id="1120"><net_src comp="208" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="1056" pin=2"/></net>

<net id="1125"><net_src comp="214" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="1049" pin=2"/></net>

<net id="1130"><net_src comp="233" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1135"><net_src comp="240" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1140"><net_src comp="510" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1144"><net_src comp="227" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1146"><net_src comp="1141" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1147"><net_src comp="1141" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="1148"><net_src comp="1141" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1149"><net_src comp="1141" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1153"><net_src comp="545" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1161"><net_src comp="416" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1165"><net_src comp="110" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1168"><net_src comp="1162" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="1172"><net_src comp="247" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1180"><net_src comp="114" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1183"><net_src comp="1177" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="1187"><net_src comp="118" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="1193"><net_src comp="122" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="1199"><net_src comp="126" pin="1"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1205"><net_src comp="130" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1211"><net_src comp="134" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1212"><net_src comp="1208" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1213"><net_src comp="1208" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="1217"><net_src comp="138" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="1223"><net_src comp="614" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1228"><net_src comp="620" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1233"><net_src comp="636" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1238"><net_src comp="255" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1246"><net_src comp="665" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1248"><net_src comp="1243" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1249"><net_src comp="1243" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1250"><net_src comp="1243" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1251"><net_src comp="1243" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1252"><net_src comp="1243" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1256"><net_src comp="142" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1259"><net_src comp="1253" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="1263"><net_src comp="400" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="1266"><net_src comp="1260" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="1267"><net_src comp="1260" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="1268"><net_src comp="1260" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1272"><net_src comp="758" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1280"><net_src comp="774" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1285"><net_src comp="784" pin="5"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1290"><net_src comp="802" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1295"><net_src comp="814" pin="5"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1300"><net_src comp="832" pin="2"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1305"><net_src comp="844" pin="5"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1310"><net_src comp="146" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1312"><net_src comp="1307" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1313"><net_src comp="1307" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1317"><net_src comp="150" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1319"><net_src comp="1314" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1323"><net_src comp="154" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1329"><net_src comp="158" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1330"><net_src comp="1326" pin="1"/><net_sink comp="939" pin=1"/></net>

<net id="1331"><net_src comp="1326" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1335"><net_src comp="425" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="1340"><net_src comp="866" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1342"><net_src comp="1337" pin="1"/><net_sink comp="873" pin=2"/></net>

<net id="1346"><net_src comp="421" pin="1"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="1351"><net_src comp="873" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="879" pin=2"/></net>

<net id="1357"><net_src comp="879" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="1362"><net_src comp="885" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1369"><net_src comp="899" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1374"><net_src comp="275" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1379"><net_src comp="162" pin="1"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="1381"><net_src comp="1376" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1382"><net_src comp="1376" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1386"><net_src comp="166" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1388"><net_src comp="1383" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1392"><net_src comp="170" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1394"><net_src comp="1389" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="1395"><net_src comp="1389" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1399"><net_src comp="174" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1401"><net_src comp="1396" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1405"><net_src comp="178" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1407"><net_src comp="1402" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1408"><net_src comp="1402" pin="1"/><net_sink comp="1010" pin=1"/></net>

<net id="1412"><net_src comp="182" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1414"><net_src comp="1409" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1418"><net_src comp="186" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1420"><net_src comp="1415" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1421"><net_src comp="1415" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1425"><net_src comp="905" pin="4"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="1439"><net_src comp="435" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1444"><net_src comp="439" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="1449"><net_src comp="369" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1450"><net_src comp="1446" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1454"><net_src comp="375" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1459"><net_src comp="379" pin="2"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1464"><net_src comp="411" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="1466"><net_src comp="1461" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="1467"><net_src comp="1461" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="1474"><net_src comp="968" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1479"><net_src comp="971" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1480"><net_src comp="1476" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="1484"><net_src comp="974" pin="1"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1489"><net_src comp="977" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1494"><net_src comp="980" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1499"><net_src comp="983" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1507"><net_src comp="227" pin="3"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="352" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sqrt : p_read | {2 }
	Port: sqrt : p_read1 | {2 }
	Port: sqrt : p_read2 | {2 }
	Port: sqrt : b_p_read | {2 }
	Port: sqrt : b_1 | {1 2 5 6 8 9 53 54 }
	Port: sqrt : b_1_offset | {1 }
  - Chain level:
	State 1
		sub_ln61 : 1
		zext_ln61_1 : 2
		b_1_addr : 3
		normalizer_1 : 4
	State 2
		zext_ln558 : 1
		b_1_addr_1 : 2
		zext_ln558_1 : 1
		b_1_addr_2 : 2
		br_ln61 : 1
		tmp_5 : 1
	State 3
		tmp_4 : 1
		trunc_ln61 : 1
		icmp_ln61_1 : 2
		icmp_ln61_2 : 2
		or_ln61 : 3
		and_ln61 : 3
		br_ln61 : 3
	State 4
		and_ln61_1 : 1
		br_ln61 : 1
		store_ln69 : 1
	State 5
		zext_ln69 : 1
		add_ln69 : 2
		zext_ln69_1 : 3
		b_1_addr_3 : 4
		icmp_ln68 : 1
		br_ln68 : 2
		b_1_load : 5
		add_ln68 : 1
		store_ln68 : 2
		br_ln557 : 1
		store_ln565 : 1
	State 6
		b_1_load_to_int : 1
		tmp_8 : 2
		empty_28 : 2
		notlhs13 : 3
		notrhs14 : 3
		tmp_s : 1
	State 7
		empty_30 : 1
		res_1 : 1
	State 8
		zext_ln566 : 1
		add_ln566 : 2
		zext_ln566_1 : 3
		b_1_addr_4 : 4
		icmp_ln565 : 1
		br_ln565 : 2
		b_1_load_3 : 5
		icmp_ln566 : 1
		add_ln565 : 1
		store_ln565 : 2
		store_ln169 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		eps_2_2_5 : 1
		eps_2_2_6 : 1
		eps_1_2_5 : 1
		eps_1_2_6 : 1
		store_ln566 : 2
		store_ln566 : 2
		store_ln566 : 2
		store_ln566 : 2
	State 20
	State 21
	State 22
		select_ln567 : 1
		select_ln567_1 : 1
		store_ln567 : 2
		store_ln567 : 2
	State 23
		zext_ln169 : 1
		icmp_ln169 : 1
		add_ln169 : 1
		br_ln169 : 2
		icmp_ln172 : 1
		trunc_ln173 : 1
		tmp_9 : 2
		add_ln172 : 1
		icmp_ln172_1 : 2
		add_ln173 : 2
		tmp_11 : 3
		add_ln172_1 : 1
		icmp_ln172_2 : 2
		xor_ln173 : 2
		tmp_14 : 2
		store_ln169 : 2
		store_ln187 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
		mul_1_i_i : 1
	State 29
	State 30
		tmp_10 : 1
	State 31
	State 32
		mul_2_i_i : 1
	State 33
	State 34
		tmp_13 : 1
	State 35
	State 36
	State 37
	State 38
		tmp_16 : 1
	State 39
		store_ln177 : 1
	State 40
		zext_ln187 : 1
		icmp_ln187 : 1
		add_ln187 : 1
		br_ln187 : 2
		aux_addr : 2
		eps_3_0 : 3
		store_ln21 : 1
		store_ln21 : 1
		store_ln21 : 1
		store_ln21 : 1
	State 41
		store_ln188 : 1
		store_ln188 : 1
		store_ln188 : 1
	State 42
		mul : 1
		mul23_1 : 1
		mul23_2 : 1
	State 43
	State 44
	State 45
		tmp_2 : 1
		tmp_3 : 1
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
		tmp_20 : 1
		switch_ln22 : 1
		store_ln22 : 2
		store_ln22 : 2
		store_ln22 : 2
		store_ln21 : 2
	State 53
	State 54
	State 55
		sext_ln0 : 1
		select_ln624 : 1
		select_ln624_1 : 1
		select_ln624_2 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln624 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_369         |    2    |   227   |   214   |
|   fadd   |          grp_fu_375         |    2    |   227   |   214   |
|          |          grp_fu_379         |    2    |   227   |   214   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_383         |    3    |   128   |   135   |
|   fmul   |          grp_fu_390         |    3    |   128   |   135   |
|          |          grp_fu_395         |    3    |   128   |   135   |
|----------|-----------------------------|---------|---------|---------|
|          |       eps_2_2_5_fu_687      |    0    |    0    |    32   |
|          |       eps_2_2_6_fu_693      |    0    |    0    |    32   |
|          |       eps_1_2_5_fu_699      |    0    |    0    |    32   |
|          |       eps_1_2_6_fu_705      |    0    |    0    |    32   |
|          |     select_ln567_fu_731     |    0    |    0    |    32   |
|  select  |    select_ln567_1_fu_738    |    0    |    0    |    32   |
|          |        tmp_10_fu_866        |    0    |    0    |    32   |
|          |        tmp_13_fu_873        |    0    |    0    |    32   |
|          |        tmp_16_fu_879        |    0    |    0    |    32   |
|          |     select_ln624_fu_1049    |    0    |    0    |    32   |
|          |    select_ln624_1_fu_1056   |    0    |    0    |    32   |
|          |    select_ln624_2_fu_1063   |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln61_fu_510      |    0    |    0    |    20   |
|          |      icmp_ln61_1_fu_533     |    0    |    0    |    11   |
|          |      icmp_ln61_2_fu_539     |    0    |    0    |    16   |
|          |       icmp_ln68_fu_574      |    0    |    0    |    8    |
|          |       notlhs13_fu_614       |    0    |    0    |    11   |
|          |       notrhs14_fu_620       |    0    |    0    |    16   |
|   icmp   |      icmp_ln565_fu_659      |    0    |    0    |    8    |
|          |      icmp_ln566_fu_665      |    0    |    0    |    8    |
|          |      icmp_ln169_fu_762      |    0    |    0    |    8    |
|          |      icmp_ln172_fu_774      |    0    |    0    |    8    |
|          |     icmp_ln172_1_fu_802     |    0    |    0    |    8    |
|          |     icmp_ln172_2_fu_832     |    0    |    0    |    8    |
|          |      icmp_ln187_fu_893      |    0    |    0    |    8    |
|          |       icmp_ln21_fu_986      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln558_fu_490      |    0    |    0    |    13   |
|          |      add_ln558_1_fu_500     |    0    |    0    |    13   |
|          |       add_ln69_fu_564       |    0    |    0    |    13   |
|          |       add_ln68_fu_580       |    0    |    0    |    9    |
|          |       add_ln566_fu_649      |    0    |    0    |    13   |
|    add   |       add_ln565_fu_671      |    0    |    0    |    9    |
|          |       add_ln169_fu_768      |    0    |    0    |    10   |
|          |       add_ln172_fu_796      |    0    |    0    |    10   |
|          |       add_ln173_fu_808      |    0    |    0    |    9    |
|          |      add_ln172_1_fu_826     |    0    |    0    |    10   |
|          |       add_ln187_fu_899      |    0    |    0    |    9    |
|          |       add_ln21_fu_992       |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_9_fu_784        |    0    |    0    |    14   |
|    mux   |        tmp_11_fu_814        |    0    |    0    |    14   |
|          |        tmp_14_fu_844        |    0    |    0    |    14   |
|          |        tmp_20_fu_998        |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln61_fu_479       |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_416         |    0    |    0    |    2    |
|    and   |       empty_30_fu_630       |    0    |    0    |    2    |
|          |         res_1_fu_636        |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    or    |        or_ln61_fu_545       |    0    |    0    |    2    |
|          |       empty_29_fu_626       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|    xor   |       xor_ln173_fu_838      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          | b_1_offset_read_read_fu_190 |    0    |    0    |    0    |
|          |    b_p_read_1_read_fu_196   |    0    |    0    |    0    |
|   read   |     p_read_1_read_fu_202    |    0    |    0    |    0    |
|          |     p_read_2_read_fu_208    |    0    |    0    |    0    |
|          |     p_read_3_read_fu_214    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   fdiv   |          grp_fu_400         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_404         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   fsqrt  |          grp_fu_411         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln61_fu_467      |    0    |    0    |    0    |
|          |      zext_ln61_1_fu_485     |    0    |    0    |    0    |
|          |      zext_ln558_fu_495      |    0    |    0    |    0    |
|          |     zext_ln558_1_fu_505     |    0    |    0    |    0    |
|   zext   |       zext_ln69_fu_560      |    0    |    0    |    0    |
|          |      zext_ln69_1_fu_569     |    0    |    0    |    0    |
|          |      zext_ln566_fu_645      |    0    |    0    |    0    |
|          |     zext_ln566_1_fu_654     |    0    |    0    |    0    |
|          |      zext_ln169_fu_758      |    0    |    0    |    0    |
|          |      zext_ln187_fu_888      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_1_fu_471        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_4_fu_519        |    0    |    0    |    0    |
|partselect|         tmp_8_fu_600        |    0    |    0    |    0    |
|          |           p_fu_905          |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln61_fu_529      |    0    |    0    |    0    |
|   trunc  |       empty_28_fu_610       |    0    |    0    |    0    |
|          |      trunc_ln173_fu_780     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |       sext_ln0_fu_1045      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         mrv_fu_1070         |    0    |    0    |    0    |
|insertvalue|        mrv_1_fu_1076        |    0    |    0    |    0    |
|          |        mrv_2_fu_1082        |    0    |    0    |    0    |
|          |        mrv_3_fu_1088        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    15   |   1065  |   1785  |
|----------|-----------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| aux|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln187_reg_1366      |    2   |
|agg_result_116_0_load_reg_1481|   32   |
|   agg_result_116_0_reg_1396  |   32   |
|   agg_result_116_2_reg_329   |   32   |
| agg_result_12_0_load_reg_1471|   32   |
|   agg_result_12_0_reg_1383   |   32   |
|    agg_result_12_2_reg_349   |   32   |
| agg_result_1_0_load_reg_1491 |   32   |
|    agg_result_1_0_reg_1409   |   32   |
|    agg_result_1_2_reg_309    |   32   |
|      and_ln61_1_reg_1158     |    1   |
|       aux_addr_reg_1371      |    3   |
|      b_1_addr_1_reg_1127     |    6   |
|      b_1_addr_2_reg_1132     |    6   |
|      b_1_addr_3_reg_1169     |    6   |
|      b_1_addr_4_reg_1235     |    6   |
|       b_1_addr_reg_1102      |    6   |
|      b_1_load_2_reg_1504     |   32   |
|      b_p_read_1_reg_1107     |   32   |
|      eps_1_2_3_reg_1214      |   32   |
|       eps_1_2_reg_1208       |   32   |
|       eps_2_1_reg_1260       |   32   |
|   eps_2_2_3_load_1_reg_1332  |   32   |
|      eps_2_2_3_reg_1190      |   32   |
|    eps_2_2_load_1_reg_1343   |   32   |
|       eps_2_2_reg_1184       |   32   |
|      eps_3_2_1_reg_1320      |   32   |
|      eps_3_2_2_reg_1326      |   32   |
|       eps_3_2_reg_1314       |   32   |
|         i_1_reg_1177         |    2   |
|         i_2_reg_1253         |    3   |
|         i_3_reg_1307         |    2   |
|         i_4_reg_1376         |    2   |
|         i_8_reg_1359         |    2   |
|          i_reg_1162          |    2   |
|     icmp_ln172_1_reg_1287    |    1   |
|     icmp_ln172_2_reg_1297    |    1   |
|      icmp_ln172_reg_1277     |    1   |
|      icmp_ln566_reg_1243     |    1   |
|      icmp_ln61_reg_1137      |    1   |
|     normalizer_1_reg_1141    |   32   |
|      normalizer_reg_1461     |   32   |
|       notlhs13_reg_1220      |    1   |
|       notrhs14_reg_1225      |    1   |
|    num_res_load_1_reg_1196   |   32   |
|    num_res_load_2_reg_1202   |   32   |
|    num_res_load_4_reg_1436   |   32   |
|    num_res_load_5_reg_1441   |   32   |
|       or_ln61_reg_1150       |    1   |
|       p_read_1_reg_1112      |   32   |
|       p_read_2_reg_1117      |   32   |
|       p_read_3_reg_1122      |   32   |
|          p_reg_1422          |   31   |
|            reg_443           |   32   |
|            reg_451           |   32   |
|            reg_457           |   32   |
|            reg_462           |   32   |
|        res_1_reg_1230        |    1   |
|          res_reg_286         |    1   |
|       sub_ln61_reg_1094      |    6   |
|  this_p_write_assign_reg_358 |   31   |
|        tmp_10_reg_1337       |   32   |
|        tmp_11_reg_1292       |   32   |
|        tmp_13_reg_1348       |   32   |
|        tmp_14_reg_1302       |   32   |
|        tmp_16_reg_1354       |   32   |
|        tmp_2_reg_1451        |   32   |
|        tmp_3_reg_1456        |   32   |
|        tmp_9_reg_1282        |   32   |
|         tmp_reg_1446         |   32   |
|  write_flag4_0_load_reg_1486 |    1   |
|    write_flag4_0_reg_1402    |    1   |
|     write_flag4_2_reg_318    |    1   |
|  write_flag8_0_load_reg_1476 |    1   |
|    write_flag8_0_reg_1389    |    1   |
|     write_flag8_2_reg_338    |    1   |
|  write_flag_0_load_reg_1496  |    1   |
|     write_flag_0_reg_1415    |    1   |
|     write_flag_2_reg_298     |    1   |
|      zext_ln169_reg_1269     |   64   |
+------------------------------+--------+
|             Total            |  1576  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_227 |  p0  |   7  |   6  |   42   ||    37   |
| grp_access_fu_269 |  p0  |   3  |   3  |    9   ||    14   |
|    res_reg_286    |  p0  |   2  |   1  |    2   ||    9    |
|     grp_fu_369    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_369    |  p1  |   3  |  32  |   96   ||    9    |
|     grp_fu_375    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_379    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_383    |  p0  |   6  |  32  |   192  ||    31   |
|     grp_fu_383    |  p1  |   8  |  32  |   256  ||    31   |
|     grp_fu_390    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_390    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_395    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_395    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_404    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_404    |  p1  |   2  |  32  |   64   |
|     grp_fu_416    |  p0  |   2  |   1  |    2   ||    9    |
|      reg_443      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1303  ||   8.19  ||   231   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |    -   |  1065  |  1785  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    3   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   231  |    -   |
|  Register |    -   |    -   |    -   |  1576  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   15   |    8   |  2705  |  2019  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
