============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Anlogic/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Tue Nov 12 19:41:27 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(25)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 33 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 50 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45LG144B"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------
ARC-1001 :       OPTION       |          IO           |   SETTING   
ARC-1001 : ---------------------------------------------------------
ARC-1001 :        done        |         P109          |    gpio    
ARC-1001 :        initn       |         P110          |    gpio    
ARC-1001 :      programn      |         P119          |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  P136/P130/P131/P137  |  dedicated  
ARC-1001 : ---------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.747881s wall, 3.276021s user + 0.202801s system = 3.478822s CPU (92.8%)

RUN-1004 : used memory is 260 MB, reserved memory is 238 MB, peak memory is 260 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.379076s wall, 1.310408s user + 0.062400s system = 1.372809s CPU (99.5%)

RUN-1004 : used memory is 411 MB, reserved memory is 377 MB, peak memory is 414 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.569809s wall, 1.794012s user + 0.187201s system = 1.981213s CPU (26.2%)

RUN-1004 : used memory is 412 MB, reserved memory is 378 MB, peak memory is 414 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.178624s wall, 0.312002s user + 0.046800s system = 0.358802s CPU (16.5%)

RUN-1004 : used memory is 358 MB, reserved memory is 324 MB, peak memory is 414 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  11.879328s wall, 3.915625s user + 0.405603s system = 4.321228s CPU (36.4%)

RUN-1004 : used memory is 344 MB, reserved memory is 312 MB, peak memory is 414 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(25)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 33 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 50 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(25)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 33 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 50 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-5007 WARNING: redeclaration of ansi port 'gpio_out' is not allowed in CPLD_SOC_AHB_TOP.v(25)
HDL-5007 WARNING: 'pnumcnt0' is already implicitly declared on line 33 in CPLD_SOC_AHB_TOP.v(90)
HDL-5007 WARNING: 'pwm_state_read' is already implicitly declared on line 50 in CPLD_SOC_AHB_TOP.v(91)
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file src/AHB.v
HDL-1007 : analyze verilog file src/OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=10,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=9,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=5) in E:/Anlogic/arch/ef2_macro.v(2693)
HDL-1007 : elaborate module AHB in src/AHB.v(1)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L8="ENABLE",GPIO_L9="ENABLE") in E:/Anlogic/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 32 for port 'gpio_in' in CPLD_SOC_AHB_TOP.v(49)
HDL-1007 : elaborate module OnePWM in src/OnePWM.v(1)
HDL-5007 WARNING: net 'gpio_in' does not have a driver in CPLD_SOC_AHB_TOP.v(49)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc EF2L45BG144B.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = P28;  	"
RUN-1002 : start command "set_pin_assignment rst_n  LOCATION = P38;  	"
RUN-1002 : start command "set_pin_assignment led_out[0]  LOCATION = P105;"
RUN-1002 : start command "set_pin_assignment led_out[1]  LOCATION = P104;"
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = P111;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = P112;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = P115;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = P117;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = P52;    "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = P47;    "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = P44;    "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = P107;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = P113;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = P121;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = P25;    "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = P125;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = P126;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = P128;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = P127;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = P140;   "
RUN-1002 : start command "set_pin_assignment dir[0]  LOCATION = P142; "
RUN-1002 : start command "set_pin_assignment dir[1]  LOCATION = P54;  "
RUN-1002 : start command "set_pin_assignment dir[2]  LOCATION = P48;  "
RUN-1002 : start command "set_pin_assignment dir[3]  LOCATION = P45;  "
RUN-1002 : start command "set_pin_assignment dir[4]  LOCATION = P43;  "
RUN-1002 : start command "set_pin_assignment dir[5]  LOCATION = P106; "
RUN-1002 : start command "set_pin_assignment dir[6]  LOCATION = P42;  "
RUN-1002 : start command "set_pin_assignment dir[7]  LOCATION = P114; "
RUN-1002 : start command "set_pin_assignment dir[8]  LOCATION = P122; "
RUN-1002 : start command "set_pin_assignment dir[9]  LOCATION = P24;  "
RUN-1002 : start command "set_pin_assignment dir[10]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment dir[11]  LOCATION = P22;  "
RUN-1002 : start command "set_pin_assignment dir[12]  LOCATION = P132; "
RUN-1002 : start command "set_pin_assignment dir[13]  LOCATION = P133; "
RUN-1002 : start command "set_pin_assignment dir[14]  LOCATION = P21;  "
RUN-1002 : start command "set_pin_assignment dir[15]  LOCATION = P138; "
RUN-1002 : start command "set_pin_assignment limit_l[0]  LOCATION = P91;  "
RUN-1002 : start command "set_pin_assignment limit_l[1]  LOCATION = P87;  "
RUN-1002 : start command "set_pin_assignment limit_l[2]  LOCATION = P85;  "
RUN-1002 : start command "set_pin_assignment limit_l[3]  LOCATION = P86;  "
RUN-1002 : start command "set_pin_assignment limit_l[4]  LOCATION = P81;  "
RUN-1002 : start command "set_pin_assignment limit_l[5]  LOCATION = P1;   "
RUN-1002 : start command "set_pin_assignment limit_l[6]  LOCATION = P3;   "
RUN-1002 : start command "set_pin_assignment limit_l[7]  LOCATION = P5;   "
RUN-1002 : start command "set_pin_assignment limit_l[8]  LOCATION = P71;  "
RUN-1002 : start command "set_pin_assignment limit_l[9]  LOCATION = P69;  "
RUN-1002 : start command "set_pin_assignment limit_l[10]  LOCATION = P68;  "
RUN-1002 : start command "set_pin_assignment limit_l[11]  LOCATION = P67;  "
RUN-1002 : start command "set_pin_assignment limit_l[12]  LOCATION = P65;  "
RUN-1002 : start command "set_pin_assignment limit_l[13]  LOCATION = P35;  "
RUN-1002 : start command "set_pin_assignment limit_l[14]  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment limit_l[15]  LOCATION = P33;  "
RUN-1002 : start command "set_pin_assignment limit_r[0]  LOCATION = P26; "
RUN-1002 : start command "set_pin_assignment limit_r[1]  LOCATION = P27; "
RUN-1002 : start command "set_pin_assignment limit_r[2]  LOCATION = P31; "
RUN-1002 : start command "set_pin_assignment limit_r[3]  LOCATION = P32; "
RUN-1002 : start command "set_pin_assignment limit_r[4]  LOCATION = P6;  "
RUN-1002 : start command "set_pin_assignment limit_r[5]  LOCATION = P70; "
RUN-1002 : start command "set_pin_assignment limit_r[6]  LOCATION = P60; "
RUN-1002 : start command "set_pin_assignment limit_r[7]  LOCATION = P59; "
RUN-1002 : start command "set_pin_assignment limit_r[8]  LOCATION = P58; "
RUN-1002 : start command "set_pin_assignment limit_r[9]  LOCATION = P57; "
RUN-1002 : start command "set_pin_assignment limit_r[10]  LOCATION = P56; "
RUN-1002 : start command "set_pin_assignment limit_r[11]  LOCATION = P55; "
RUN-1002 : start command "set_pin_assignment limit_r[12]  LOCATION = P50; "
RUN-1002 : start command "set_pin_assignment limit_r[13]  LOCATION = P49; "
RUN-1002 : start command "set_pin_assignment limit_r[14]  LOCATION = P40; "
RUN-1002 : start command "set_pin_assignment limit_r[15]  LOCATION = P41; "
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1012 : SanityCheck: Model "AHB"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "gpio_in" in CPLD_SOC_AHB_TOP.v(49)
SYN-5014 WARNING: the net's pin: pin "gpio_in[0]" in CPLD_SOC_AHB_TOP.v(28)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "led_out[0]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5013 WARNING: Undriven net: model "CPLD_SOC_AHB_TOP" / net "led_out[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5014 WARNING: the net's pin: pin "led_out[1]" in CPLD_SOC_AHB_TOP.v(10)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model OnePWM
SYN-1011 : Flatten model AHB
SYN-1011 : Flatten model M3WithAHB
SYN-1016 : Merged 1 instances.
SYN-1011 : Flatten model PLL
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 10353/263 useful/useless nets, 9488/160 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 480 distributor mux.
SYN-1016 : Merged 542 instances.
SYN-1015 : Optimize round 1, 3351 better
SYN-1014 : Optimize round 2
SYN-1032 : 9008/2969 useful/useless nets, 8143/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 562 better
SYN-1014 : Optimize round 3
SYN-1032 : 9008/0 useful/useless nets, 8143/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  6.455078s wall, 3.556823s user + 0.312002s system = 3.868825s CPU (59.9%)

RUN-1004 : used memory is 248 MB, reserved memory is 213 MB, peak memory is 414 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   100
  #input               34
  #output              66
  #inout                0

Gate Statistics
#Basic gates         4343
  #and                715
  #nand                 0
  #or                 506
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                140
  #bufif1               0
  #MX21                88
  #FADD                 0
  #DFF               2894
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2736

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1449   |2894   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  2.718249s wall, 1.435209s user + 0.156001s system = 1.591210s CPU (58.5%)

RUN-1004 : used memory is 283 MB, reserved memory is 245 MB, peak memory is 414 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
SYN-2001 : Map 100 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 9140/1 useful/useless nets, 8277/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 11612/0 useful/useless nets, 10749/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1242 better
SYN-2501 : Optimize round 2
SYN-1032 : 11610/0 useful/useless nets, 10747/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 12458/0 useful/useless nets, 11595/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 45612, tnet num: 12449, tinst num: 11570, tnode num: 86115, tedge num: 87065.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  3.698844s wall, 1.404009s user + 0.296402s system = 1.700411s CPU (46.0%)

RUN-1004 : used memory is 422 MB, reserved memory is 383 MB, peak memory is 422 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12449 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3125 (4.10), #lev = 7 (4.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-2581 : Mapping with K=5, #lut = 3124 (4.10), #lev = 7 (4.00)
SYN-3001 : Logic optimization runtime opt =   2.46 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6771 instances into 3124 LUTs, name keeping = 51%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8779/0 useful/useless nets, 7916/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2894 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3124 LUT to BLE ...
SYN-4008 : Packed 3124 LUT and 1456 SEQ to BLE.
SYN-4003 : Packing 1438 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1438 nodes)...
SYN-4004 : #1: Packed 477 SEQ (74987 nodes)...
SYN-4004 : #2: Packed 1219 SEQ (1123360 nodes)...
SYN-4004 : #3: Packed 1438 SEQ (126091 nodes)...
SYN-4004 : #4: Packed 1438 SEQ (0 nodes)...
SYN-4005 : Packed 1438 SEQ with LUT/SLICE
SYN-4006 : 252 single LUT's are left
SYN-4006 : 1438 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3124/4494 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   100
  #input               34
  #output              66
  #inout                0

Utilization Statistics
#lut                 4023   out of   4480   89.80%
#reg                 2894   out of   4480   64.60%
#le                  4023
  #lut only          1129   out of   4023   28.06%
  #reg only             0   out of   4023    0.00%
  #lut&reg           2894   out of   4023   71.94%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  100   out of    109   91.74%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |4023  |4023  |2894  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  31.695532s wall, 15.397299s user + 1.684811s system = 17.082110s CPU (53.9%)

RUN-1004 : used memory is 406 MB, reserved memory is 376 MB, peak memory is 490 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  4.121332s wall, 2.714417s user + 0.249602s system = 2.964019s CPU (71.9%)

RUN-1004 : used memory is 408 MB, reserved memory is 377 MB, peak memory is 490 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[0]' to 'PWM0/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[0]' to 'PWM0/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[1]' to 'PWM1/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[1]' to 'PWM1/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[2]' to 'PWM2/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[2]' to 'PWM2/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[3]' to 'PWM3/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[3]' to 'PWM3/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[4]' to 'PWM4/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[4]' to 'PWM4/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[5]' to 'PWM5/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[5]' to 'PWM5/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[6]' to 'PWM6/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[6]' to 'PWM6/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[7]' to 'PWM7/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[7]' to 'PWM7/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[8]' to 'PWM8/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[8]' to 'PWM8/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[9]' to 'PWM9/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[9]' to 'PWM9/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[10]' to 'PWMA/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[10]' to 'PWMA/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[11]' to 'PWMB/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[11]' to 'PWMB/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[12]' to 'PWMC/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[12]' to 'PWMC/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[13]' to 'PWMD/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[13]' to 'PWMD/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[14]' to 'PWME/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[14]' to 'PWME/pwm'.
SYN-5018 WARNING: Rename 'KEEP' net from 'dir_pad[15]' to 'PWMF/dir'.
SYN-5018 WARNING: Rename 'KEEP' net from 'pwm_pad[15]' to 'PWMF/pwm'.
SYN-4027 : Net clk100m is clkc1 of pll U_PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll U_PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll U_PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2122 instances
RUN-1001 : 1008 mslices, 1009 lslices, 100 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5850 nets
RUN-1001 : 3045 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2120 instances, 2017 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25181, tnet num: 5848, tinst num: 2120, tnode num: 30826, tedge num: 42228.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.784369s wall, 1.154407s user + 0.140401s system = 1.294808s CPU (72.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 931300
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.459732
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 528768, overlap = 190
PHY-3002 : Step(2): len = 358390, overlap = 250.75
PHY-3002 : Step(3): len = 273821, overlap = 277
PHY-3002 : Step(4): len = 218762, overlap = 295
PHY-3002 : Step(5): len = 179051, overlap = 311
PHY-3002 : Step(6): len = 148193, overlap = 328.5
PHY-3002 : Step(7): len = 120120, overlap = 348
PHY-3002 : Step(8): len = 104138, overlap = 359
PHY-3002 : Step(9): len = 83459, overlap = 374.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.21654e-06
PHY-3002 : Step(10): len = 80924.8, overlap = 374.25
PHY-3002 : Step(11): len = 88478.2, overlap = 357
PHY-3002 : Step(12): len = 104062, overlap = 341.5
PHY-3002 : Step(13): len = 96610.6, overlap = 342.25
PHY-3002 : Step(14): len = 92031.8, overlap = 343.5
PHY-3002 : Step(15): len = 93863.3, overlap = 343.5
PHY-3002 : Step(16): len = 96250.8, overlap = 342.5
PHY-3002 : Step(17): len = 99987.5, overlap = 337.5
PHY-3002 : Step(18): len = 99435.1, overlap = 331.75
PHY-3002 : Step(19): len = 99192.4, overlap = 326.25
PHY-3002 : Step(20): len = 100081, overlap = 322.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.43308e-06
PHY-3002 : Step(21): len = 101170, overlap = 318.25
PHY-3002 : Step(22): len = 104414, overlap = 314.75
PHY-3002 : Step(23): len = 106267, overlap = 310.5
PHY-3002 : Step(24): len = 110823, overlap = 281.5
PHY-3002 : Step(25): len = 113641, overlap = 270.5
PHY-3002 : Step(26): len = 113253, overlap = 267.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.86616e-06
PHY-3002 : Step(27): len = 118410, overlap = 262.75
PHY-3002 : Step(28): len = 123626, overlap = 262.5
PHY-3002 : Step(29): len = 122853, overlap = 259
PHY-3002 : Step(30): len = 124654, overlap = 257.25
PHY-3002 : Step(31): len = 126490, overlap = 253.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.73232e-06
PHY-3002 : Step(32): len = 131223, overlap = 242.75
PHY-3002 : Step(33): len = 146416, overlap = 214
PHY-3002 : Step(34): len = 143646, overlap = 208.25
PHY-3002 : Step(35): len = 142970, overlap = 206.5
PHY-3002 : Step(36): len = 143840, overlap = 205.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.88065e-05
PHY-3002 : Step(37): len = 152475, overlap = 196.5
PHY-3002 : Step(38): len = 164391, overlap = 165.5
PHY-3002 : Step(39): len = 159971, overlap = 161
PHY-3002 : Step(40): len = 158890, overlap = 158.25
PHY-3002 : Step(41): len = 159110, overlap = 154.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.64723e-05
PHY-3002 : Step(42): len = 168325, overlap = 141
PHY-3002 : Step(43): len = 177427, overlap = 123.75
PHY-3002 : Step(44): len = 173312, overlap = 126.25
PHY-3002 : Step(45): len = 172801, overlap = 126.75
PHY-3002 : Step(46): len = 172979, overlap = 127.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.29447e-05
PHY-3002 : Step(47): len = 180511, overlap = 116.75
PHY-3002 : Step(48): len = 184166, overlap = 116.25
PHY-3002 : Step(49): len = 183321, overlap = 109.5
PHY-3002 : Step(50): len = 183044, overlap = 109.25
PHY-3002 : Step(51): len = 183452, overlap = 108
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000145889
PHY-3002 : Step(52): len = 187945, overlap = 103.5
PHY-3002 : Step(53): len = 190067, overlap = 99.5
PHY-3002 : Step(54): len = 191469, overlap = 97.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003055s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  2.512843s wall, 1.138807s user + 0.062400s system = 1.201208s CPU (47.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.835154s wall, 0.655204s user + 0.093601s system = 0.748805s CPU (40.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.64515e-05
PHY-3002 : Step(55): len = 189118, overlap = 110.5
PHY-3002 : Step(56): len = 185327, overlap = 118.25
PHY-3002 : Step(57): len = 181221, overlap = 128.75
PHY-3002 : Step(58): len = 177334, overlap = 139.25
PHY-3002 : Step(59): len = 173065, overlap = 143.25
PHY-3002 : Step(60): len = 169892, overlap = 146.75
PHY-3002 : Step(61): len = 167457, overlap = 150.5
PHY-3002 : Step(62): len = 165599, overlap = 159.75
PHY-3002 : Step(63): len = 164581, overlap = 167
PHY-3002 : Step(64): len = 164172, overlap = 163.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.18524e-05
PHY-3002 : Step(65): len = 171287, overlap = 153
PHY-3002 : Step(66): len = 183355, overlap = 129.5
PHY-3002 : Step(67): len = 182932, overlap = 131.75
PHY-3002 : Step(68): len = 183168, overlap = 129.5
PHY-3002 : Step(69): len = 183171, overlap = 129
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.30514e-05
PHY-3002 : Step(70): len = 190816, overlap = 124.25
PHY-3002 : Step(71): len = 196761, overlap = 117.75
PHY-3002 : Step(72): len = 197190, overlap = 113.25
PHY-3002 : Step(73): len = 197301, overlap = 113.25
PHY-3002 : Step(74): len = 198164, overlap = 108.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000126103
PHY-3002 : Step(75): len = 203428, overlap = 108.5
PHY-3002 : Step(76): len = 206205, overlap = 108.5
PHY-3002 : Step(77): len = 207778, overlap = 110.25
PHY-3002 : Step(78): len = 208191, overlap = 109.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000252206
PHY-3002 : Step(79): len = 213661, overlap = 111.25
PHY-3002 : Step(80): len = 215391, overlap = 112.25
PHY-3002 : Step(81): len = 217580, overlap = 111.25
PHY-3002 : Step(82): len = 218506, overlap = 110.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 92%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.739480s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (67.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.362707s wall, 0.748805s user + 0.062400s system = 0.811205s CPU (59.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.2732e-05
PHY-3002 : Step(83): len = 224540, overlap = 176
PHY-3002 : Step(84): len = 218354, overlap = 170.75
PHY-3002 : Step(85): len = 212072, overlap = 171.25
PHY-3002 : Step(86): len = 205801, overlap = 172.5
PHY-3002 : Step(87): len = 198778, overlap = 177
PHY-3002 : Step(88): len = 192673, overlap = 193.5
PHY-3002 : Step(89): len = 186565, overlap = 197.5
PHY-3002 : Step(90): len = 182308, overlap = 202.5
PHY-3002 : Step(91): len = 179109, overlap = 204.25
PHY-3002 : Step(92): len = 176736, overlap = 207.75
PHY-3002 : Step(93): len = 174944, overlap = 213.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000165464
PHY-3002 : Step(94): len = 183396, overlap = 193.25
PHY-3002 : Step(95): len = 188333, overlap = 186.25
PHY-3002 : Step(96): len = 190319, overlap = 177.25
PHY-3002 : Step(97): len = 191619, overlap = 174
PHY-3002 : Step(98): len = 193569, overlap = 177
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000329679
PHY-3002 : Step(99): len = 200194, overlap = 168.5
PHY-3002 : Step(100): len = 203139, overlap = 166.75
PHY-3002 : Step(101): len = 207892, overlap = 155
PHY-3002 : Step(102): len = 209482, overlap = 151.25
PHY-3002 : Step(103): len = 210063, overlap = 151
PHY-3002 : Step(104): len = 211593, overlap = 156.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000601714
PHY-3002 : Step(105): len = 216090, overlap = 151.5
PHY-3002 : Step(106): len = 217463, overlap = 146.75
PHY-3002 : Step(107): len = 220558, overlap = 144.25
PHY-3002 : Step(108): len = 222143, overlap = 137.75
PHY-3002 : Step(109): len = 222910, overlap = 138.75
PHY-3002 : Step(110): len = 224237, overlap = 143.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00109143
PHY-3002 : Step(111): len = 226975, overlap = 141.5
PHY-3002 : Step(112): len = 228379, overlap = 137.25
PHY-3002 : Step(113): len = 231018, overlap = 135.25
PHY-3002 : Step(114): len = 231635, overlap = 133
PHY-3002 : Step(115): len = 231975, overlap = 133.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00191096
PHY-3002 : Step(116): len = 233746, overlap = 132.25
PHY-3002 : Step(117): len = 234689, overlap = 132.75
PHY-3002 : Step(118): len = 235348, overlap = 133.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.313358s wall, 0.171601s user + 0.156001s system = 0.327602s CPU (104.5%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 91%, beta_incr = 0.459732
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.054588s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (102.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.707824s wall, 0.717605s user + 0.015600s system = 0.733205s CPU (103.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000309949
PHY-3002 : Step(119): len = 234923, overlap = 114.25
PHY-3002 : Step(120): len = 233218, overlap = 109.25
PHY-3002 : Step(121): len = 228912, overlap = 120.75
PHY-3002 : Step(122): len = 226914, overlap = 128.75
PHY-3002 : Step(123): len = 225552, overlap = 130
PHY-3002 : Step(124): len = 224244, overlap = 138
PHY-3002 : Step(125): len = 223139, overlap = 140
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000617557
PHY-3002 : Step(126): len = 227106, overlap = 134
PHY-3002 : Step(127): len = 228111, overlap = 130.5
PHY-3002 : Step(128): len = 229325, overlap = 127
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00108166
PHY-3002 : Step(129): len = 232348, overlap = 125.25
PHY-3002 : Step(130): len = 233156, overlap = 121.25
PHY-3002 : Step(131): len = 233836, overlap = 119.75
PHY-3002 : Step(132): len = 234897, overlap = 117
PHY-3002 : Step(133): len = 235649, overlap = 119.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00173774
PHY-3002 : Step(134): len = 237250, overlap = 119.5
PHY-3002 : Step(135): len = 238091, overlap = 121.5
PHY-3002 : Step(136): len = 238810, overlap = 118
PHY-3002 : Step(137): len = 239314, overlap = 118
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00245394
PHY-3002 : Step(138): len = 240632, overlap = 116.25
PHY-3002 : Step(139): len = 241119, overlap = 114
PHY-3002 : Step(140): len = 241706, overlap = 112.75
PHY-3002 : Step(141): len = 242129, overlap = 114.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021488s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (72.6%)

PHY-3001 : Legalized: Len = 249500, Over = 0
PHY-3001 : Final: Len = 249500, Over = 0
RUN-1003 : finish command "place" in  123.212885s wall, 32.760210s user + 10.218065s system = 42.978276s CPU (34.9%)

RUN-1004 : used memory is 466 MB, reserved memory is 425 MB, peak memory is 490 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Anlogic/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3006 to 2262
PHY-1001 : Pin misalignment score is improved from 2262 to 2222
PHY-1001 : Pin misalignment score is improved from 2222 to 2219
PHY-1001 : Pin misalignment score is improved from 2219 to 2218
PHY-1001 : Pin misalignment score is improved from 2218 to 2218
PHY-1001 : Pin local connectivity score is improved from 194 to 0
PHY-1001 : Pin misalignment score is improved from 2295 to 2238
PHY-1001 : Pin misalignment score is improved from 2238 to 2229
PHY-1001 : Pin misalignment score is improved from 2229 to 2229
PHY-1001 : Pin local connectivity score is improved from 50 to 0
PHY-1001 : End pin swap;  3.051022s wall, 3.042019s user + 0.000000s system = 3.042019s CPU (99.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2122 instances
RUN-1001 : 1008 mslices, 1009 lslices, 100 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5850 nets
RUN-1001 : 3045 nets have 2 pins
RUN-1001 : 2155 nets have [3 - 5] pins
RUN-1001 : 449 nets have [6 - 10] pins
RUN-1001 : 69 nets have [11 - 20] pins
RUN-1001 : 129 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 320320, over cnt = 1728(21%), over = 3299, worst = 8
PHY-1002 : len = 328544, over cnt = 1431(17%), over = 2214, worst = 5
PHY-1002 : len = 334592, over cnt = 1358(16%), over = 1824, worst = 4
PHY-1002 : len = 359056, over cnt = 941(11%), over = 1007, worst = 3
PHY-1002 : len = 375128, over cnt = 748(9%), over = 761, worst = 2
PHY-1002 : len = 389432, over cnt = 622(7%), over = 628, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25181, tnet num: 5848, tinst num: 2120, tnode num: 30826, tedge num: 42228.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 40 out of 5850 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.072205s wall, 5.085633s user + 0.000000s system = 5.085633s CPU (100.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.121592s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (102.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 53512, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.423950s wall, 0.421203s user + 0.000000s system = 0.421203s CPU (99.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 53504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.005602s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 696768, over cnt = 2147(1%), over = 2249, worst = 3
PHY-1001 : End Routed; 29.952735s wall, 33.899017s user + 0.171601s system = 34.070618s CPU (113.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 621600, over cnt = 1145(0%), over = 1150, worst = 2
PHY-1001 : End DR Iter 1; 18.578304s wall, 18.829321s user + 0.000000s system = 18.829321s CPU (101.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 603320, over cnt = 505(0%), over = 507, worst = 2
PHY-1001 : End DR Iter 2; 8.248488s wall, 8.158852s user + 0.015600s system = 8.174452s CPU (99.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 606176, over cnt = 236(0%), over = 236, worst = 1
PHY-1001 : End DR Iter 3; 1.949773s wall, 1.950012s user + 0.000000s system = 1.950012s CPU (100.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 609472, over cnt = 125(0%), over = 125, worst = 1
PHY-1001 : End DR Iter 4; 1.778789s wall, 1.794012s user + 0.000000s system = 1.794012s CPU (100.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 612840, over cnt = 65(0%), over = 65, worst = 1
PHY-1001 : End DR Iter 5; 1.748047s wall, 1.747211s user + 0.000000s system = 1.747211s CPU (100.0%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 616616, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End DR Iter 6; 2.925793s wall, 2.948419s user + 0.000000s system = 2.948419s CPU (100.8%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 618560, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 7; 4.245684s wall, 4.040426s user + 0.015600s system = 4.056026s CPU (95.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 8; 4.508547s wall, 4.290027s user + 0.000000s system = 4.290027s CPU (95.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 9; 3.663082s wall, 3.681624s user + 0.000000s system = 3.681624s CPU (100.5%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 10; 3.669835s wall, 3.681624s user + 0.046800s system = 3.728424s CPU (101.6%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 9; 4.127228s wall, 4.024826s user + 0.015600s system = 4.040426s CPU (97.9%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 10; 3.703355s wall, 3.697224s user + 0.000000s system = 3.697224s CPU (99.8%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 11; 3.714691s wall, 3.712824s user + 0.000000s system = 3.712824s CPU (99.9%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 12; 3.705142s wall, 3.697224s user + 0.000000s system = 3.697224s CPU (99.8%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 618896, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End LB Iter 13; 3.713076s wall, 3.712824s user + 0.015600s system = 3.728424s CPU (100.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 619528, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 2; 3.447271s wall, 3.447622s user + 0.000000s system = 3.447622s CPU (100.0%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 619640, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DC Iter 3; 4.577600s wall, 4.570829s user + 0.000000s system = 4.570829s CPU (99.9%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 619560, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 4; 2.293421s wall, 2.293215s user + 0.015600s system = 2.308815s CPU (100.7%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 619624, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 5; 3.453089s wall, 3.478822s user + 0.000000s system = 3.478822s CPU (100.7%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 619640, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 6; 1.118178s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (99.1%)

PHY-1001 : ==== DC Iter 6 ====
PHY-1002 : len = 619640, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 7; 1.666343s wall, 1.684811s user + 0.000000s system = 1.684811s CPU (101.1%)

PHY-1001 : ==== DC Iter 7 ====
PHY-1002 : len = 619696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 619696
PHY-1001 : End DC Iter 8; 0.645493s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (99.1%)

PHY-1001 : 17 feed throughs used by 15 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  127.871909s wall, 131.181241s user + 0.390002s system = 131.571243s CPU (102.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  136.120451s wall, 139.464894s user + 0.390002s system = 139.854896s CPU (102.7%)

RUN-1004 : used memory is 595 MB, reserved memory is 554 MB, peak memory is 629 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                   100
  #input               34
  #output              66
  #inout                0

Utilization Statistics
#lut                 4031   out of   4480   89.98%
#reg                 2894   out of   4480   64.60%
#le                  4031
  #lut only          1137   out of   4031   28.21%
  #reg only             0   out of   4031    0.00%
  #lut&reg           2894   out of   4031   71.79%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                  100   out of    109   91.74%
  #ireg                 0
  #oreg                 0
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.713211s wall, 2.558416s user + 0.140401s system = 2.698817s CPU (99.5%)

RUN-1004 : used memory is 596 MB, reserved memory is 554 MB, peak memory is 629 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 25181, tnet num: 5848, tinst num: 2135, tnode num: 30826, tedge num: 42228.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5848 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.806099s wall, 3.619223s user + 0.015600s system = 3.634823s CPU (95.5%)

RUN-1004 : used memory is 643 MB, reserved memory is 601 MB, peak memory is 643 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2137
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5850, pip num: 55934
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 936 valid insts, and 157740 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000000000000000000000000000 -f Quick_Start.btc" in  11.640940s wall, 20.935334s user + 0.062400s system = 20.997735s CPU (180.4%)

RUN-1004 : used memory is 668 MB, reserved memory is 627 MB, peak memory is 677 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.409895s wall, 1.232408s user + 0.124801s system = 1.357209s CPU (96.3%)

RUN-1004 : used memory is 739 MB, reserved memory is 730 MB, peak memory is 741 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  7.413916s wall, 1.560010s user + 0.171601s system = 1.731611s CPU (23.4%)

RUN-1004 : used memory is 740 MB, reserved memory is 732 MB, peak memory is 742 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  2.181160s wall, 0.296402s user + 0.031200s system = 0.327602s CPU (15.0%)

RUN-1004 : used memory is 729 MB, reserved memory is 721 MB, peak memory is 743 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  11.695848s wall, 3.556823s user + 0.390002s system = 3.946825s CPU (33.7%)

RUN-1004 : used memory is 719 MB, reserved memory is 710 MB, peak memory is 743 MB
GUI-1001 : Download success!
