//============================================================================
//
//   SSSS    tt          lll  lll
//  SS  SS   tt           ll   ll
//  SS     tttttt  eeee   ll   ll   aaaa
//   SSSS    tt   ee  ee  ll   ll      aa
//      SS   tt   eeeeee  ll   ll   aaaaa  --  "An Atari 2600 VCS Emulator"
//  SS  SS   tt   ee      ll   ll  aa  aa
//   SSSS     ttt  eeeee llll llll  aaaaa
//
// Copyright (c) 1995-2024 by Bradford W. Mott, Stephen Anthony
// and the Stella Team
//
// This file has been modified by Dave Bernazzani (wavemotion-dave)
// for optimized execution on the DS/DSi platform. Please seek the
// official Stella source distribution which is far cleaner, newer,
// and better maintained.
//
// See the file "License.txt" for information on usage and redistribution of
// this file, and for a DISCLAIMER OF ALL WARRANTIES.
//============================================================================

#include <nds.h>
#include "Cart.hxx"
#include "CartAR.hxx"
#include "System.hxx"
#include "M6502Low.hxx"
#include "TIA.hxx"
#include "M6532.hxx"
#include "CartDPC.hxx"
#include "CartDPCPlus.hxx"
#include "CartCDF.hxx"
#include "Random.hxx"

uInt16 gPC                               __attribute__((section(".dtcm")));   // Program Counter
uInt8 A                                  __attribute__((section(".dtcm")));   // Accumulator
uInt8 X                                  __attribute__((section(".dtcm")));   // X index register
uInt8 Y                                  __attribute__((section(".dtcm")));   // Y index register
uInt8 SP                                 __attribute__((section(".dtcm")));   // Stack Pointer

uInt8 N                                  __attribute__((section(".dtcm")));   // N flag for processor status register
uInt8 V                                  __attribute__((section(".dtcm")));   // V flag for processor status register
uInt8 B                                  __attribute__((section(".dtcm")));   // B flag for processor status register
uInt8 D                                  __attribute__((section(".dtcm")));   // D flag for processor status register
uInt8 I                                  __attribute__((section(".dtcm")));   // I flag for processor status register
uInt8 notZ                               __attribute__((section(".dtcm")));   // Z flag complement for processor status register
uInt8 C                                  __attribute__((section(".dtcm")));   // C flag for processor status register
uInt16 myExecutionStatus                 __attribute__((section(".dtcm")));   // This is what's used to end a frame when the time comes

uInt32 NumberOfDistinctAccesses          __attribute__((section(".dtcm")));         // For AR cart use only - track the # of distinct PC accesses
uInt8  cartDriver                        __attribute__((section(".dtcm"))) = 0;     // Set to 1 for carts that are non-banking to invoke faster peek/poke handling
uInt16 f8_bankbit                        __attribute__((section(".dtcm"))) = 0x1FFF;// We use this as a bit of a speed-hack for 8K games so we can bank/mask quickly
uInt8  myDataBusState                    __attribute__((section(".dtcm"))) = 0x00;  // Last state of the data bus (needed for maximum accuracy drivers)

extern CartridgeAR  *myAR;

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
M6502Low::M6502Low(uInt32 systemCyclesPerProcessorCycle)
    : M6502(systemCyclesPerProcessorCycle)
{
    Random random;
    NumberOfDistinctAccesses = 0;
    cartDriver = 0;
    A = random.next() & 0xFF;
    X = random.next() & 0xFF;
    Y = random.next() & 0xFF;
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
M6502Low::~M6502Low()
{
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
const char* M6502Low::name() const
{
  return "M6502Low";
}

// -----------------------------------------------------------------------------------
// These handle what are known as 'phantom reads and writes'. This is a side-effect
// of some 6502 instructions where the bus contains an intermediate value. Generally
// its not needed to emulate this perfectly so we skip the actual read which takes
// time and just chew up the cycles that would be required. Speed over accuracy here.
// -----------------------------------------------------------------------------------
#define fake_peek()  gSystemCycles++;
#define fake_poke()  gSystemCycles++;

// -------------------------------------------------------------------------------
// This is the normal driver - optimized as best we can. Note that this is the 
// only drive in which we are setting the bus state to the last value that 
// would be presented on the BUS. The myDataBusState is used in the TIA::peek()
// handler to drive unused bits for a few "buggy" games that require this for
// proper operation [note: the games themselves are not really buggy but they 
// rely on the undriven TIA bus pins to reflect the most recent data that was
// written to the bus... in general, games shouldn't rely on this behavior and
// some later 2600 cost-reduced units will not reflect the last bits on the bus
// in this way and those few carts that rely on it may not work...]
// -------------------------------------------------------------------------------
inline uInt8 peek(uInt16 address)
{
  gSystemCycles++;

  PageAccess& access = myPageAccessTable[(address & MY_ADDR_MASK) >> MY_PAGE_SHIFT];
  if(access.directPeekBase != 0) myDataBusState =  *(access.directPeekBase + (address & MY_PAGE_MASK));
  else myDataBusState = access.device->peek(address);

  return myDataBusState;
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
inline uInt8 peek_PC(uInt16 address)
{
  gSystemCycles++;

  PageAccess& access = myPageAccessTable[(address & MY_ADDR_MASK) >> MY_PAGE_SHIFT];
  if(access.directPeekBase != 0) myDataBusState = *(access.directPeekBase + (address & MY_PAGE_MASK));
  else myDataBusState = access.device->peek(address);

  return myDataBusState;
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
inline void poke(uInt16 address, uInt8 value)
{
  gSystemCycles++;

  PageAccess& access = myPageAccessTable[(address & MY_ADDR_MASK) >> MY_PAGE_SHIFT];
  if(access.directPokeBase != 0) *(access.directPokeBase + (address & MY_PAGE_MASK)) = value;
  else access.device->poke(address, value);

  myDataBusState = value;
}


inline uInt8 peek_zpg(uInt16 address)
{
  gSystemCycles++;

  if (address & 0x80) myDataBusState = myRAM[address & 0x7F];
  else
  {
     // Unfortunately we can't just blindly call TIA as some carts (3E, 3F, WD) have hotspots here... so call the device handler for the ZPG
     myDataBusState = myPageAccessTable[0].device->peek(address);
  }

  return myDataBusState;
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
void M6502Low::execute(void)
{
    uInt16 operandAddress;

    // Clear all of the execution status bits
    myExecutionStatus = 0;

    uInt16 PC = gPC;  // Move PC local so compiler can optimize/registerize

    // -------------------------------------------------------------------------------------------------------------
    // vBlankIntr() will check for more than 32K instructions in a frame and issue the STOP bit in ExecutionStatus
    // -------------------------------------------------------------------------------------------------------------
    while (!myExecutionStatus)
    {
      #define operand myDataBusState
      // Get the next 6502 instruction - do this the fast way!
      ++gSystemCycles;
      PageAccess& access = myPageAccessTable[(PC & MY_ADDR_MASK) >> MY_PAGE_SHIFT];
      if (access.directPeekBase != 0) operand = *(access.directPeekBase + (PC & MY_PAGE_MASK));
      else operand = access.device->peek(PC);
      PC++;

      // 6502 instruction emulation is generated by an M4 macro file
      switch (operand)
      {
        #include "M6502Low.ins"
      }
      #undef operand
    }
    gPC = PC;
}




// ==============================================================================
// Special Non-Banked (2k and 4k carts) handling. This is highly optimized
// for a cart whose memory can be entirely mapped into the 6502 address space
// and doesn't require us to check for hot spots or other things that slow us down.
// This gets us about 15% speed boost on these games and makes them playable
// on the older/slower DS-LITE/PHAT hardware. Be warned - since we do very
// little checking here, badly behaved games which try to write to ROM or do
// other strange things like rely on the state of undriven TIA pins will fail
// using this optimized driver. Those will need to use the normal cart driver.
// ==============================================================================
inline uInt8 peek_4K_PC(uInt16 address)
{
  gSystemCycles++;
  return fast_cart_buffer[address & 0xFFF];
}


inline uInt8 peek_4K(uInt16 address)
{
  gSystemCycles++;

  if (unlikely(address & 0x1000))
  {
      return fast_cart_buffer[address & 0xFFF];
  }
  else
  {
      // Note: this is not perfectly accurate to mimic the real Atari 2600 incomplete decoding address to
      // provide a true representation of lower memory mirrors. But it's good enough for well-behaved carts.
      if (address & 0x200) return theM6532.peek(address);
      else if (address & 0x80) return myRAM[address & 0x7F];
      else return theTIA.peek(address);
  }
}


inline void poke_4K(uInt16 address, uInt8 value)
{
  gSystemCycles++;

  // Note: this is not perfectly accurate to mimic the real Atari 2600 incomplete decoding address to
  // provide a true representation of lower memory mirrors. But it's good enough for well-behaved carts.
  if (address & 0x200) theM6532.poke(address, value);
  else if (address & 0x80) myRAM[address & 0x7F] = value;
  else theTIA.poke(address, value);
}

void M6502Low::execute_4K(void)
{
    // Clear all of the execution status bits
    myExecutionStatus = 0;
    uInt16 PC = gPC;  // Move PC local so compiler can optimize/registerize

    // -------------------------------------------------------------------------------------------------------------
    // vBlankIntr() will check for more than 32K instructions in a frame and issue the STOP bit in ExecutionStatus
    // -------------------------------------------------------------------------------------------------------------
    while (!myExecutionStatus)
    {
      uInt16 operandAddress;
      // Get the next 6502 instruction - do this the fast way!
      ++gSystemCycles;
      uInt8 operand = fast_cart_buffer[PC++ & 0xFFF];

      // 6502 instruction emulation is generated by an M4 macro file
      switch (operand)
      {
        // A trick of the light... here we map peek/poke to the "NB" cart versions. This improves speed for non-bank-switched carts.
        #define peek     peek_4K
        #define peek_zpg peek_4K
        #define peek_PC  peek_4K_PC
        #define poke     poke_4K
        #include "M6502Low.ins"
        #undef peek
        #undef peek_zpg
        #undef peek_PC
        #undef poke
      }
    }
    gPC = PC;
}

// -------------------------------------------------------------------------------
// Special F8 driver for much faster speeds but comes at a cost of
// compatibility - so in cart.cpp we enable this only for the
// well-behaved carts that can support it...
// -------------------------------------------------------------------------------

inline uInt8 peek_PCF8(uInt16 address)
{
  gSystemCycles++;
  return fast_cart_buffer[address & f8_bankbit];
}


inline uInt8 peek_F8(uInt16 address)
{
  gSystemCycles++;

  if (address & 0x1000)
  {
      if ((address & 0xFFF) == 0x0FF8) f8_bankbit=0x0FFF;
      else if ((address & 0xFFF) == 0x0FF9) f8_bankbit=0x1FFF;
      return fast_cart_buffer[address & f8_bankbit];
  }
  else
  {
      // Note: this is not perfectly accurate to mimic the real Atari 2600 incomplete decoding address to
      // provide a true representation of lower memory mirrors. But it's good enough for well-behaved carts.
      if (address & 0x200) return theM6532.peek(address);
      else if (address & 0x80) return myRAM[address & 0x7F];
      else return theTIA.peek(address);
  }
}


inline void poke_F8(uInt16 address, uInt8 value)
{
  gSystemCycles++;

  if (unlikely(address & 0x1000))
  {
      if ((address & 0x0FFF) == 0x0FF8) f8_bankbit=0x0FFF;
      else if ((address & 0x0FFF)) f8_bankbit=0x1FFF;
  }
  else
  {
      // Note: this is not perfectly accurate to mimic the real Atari 2600 incomplete decoding address to
      // provide a true representation of lower memory mirrors. But it's good enough for well-behaved carts.
      if (address & 0x200) theM6532.poke(address, value);
      else if (address & 0x80) myRAM[address & 0x7F] = value;
      else theTIA.poke(address, value);
  }
}


void M6502Low::execute_F8(void)
{
    uInt16 operandAddress;
    uInt16 PC = gPC;  // Move PC local so compiler can optimize/registerize

    // Clear all of the execution status bits
    myExecutionStatus = 0;

    // -------------------------------------------------------------------------------------------------------------
    // vBlankIntr() will check for more than 32K instructions in a frame and issue the STOP bit in ExecutionStatus
    // -------------------------------------------------------------------------------------------------------------
    while (!myExecutionStatus)
    {
      // Get the next 6502 instruction - do this the fast way!
      ++gSystemCycles;
      uInt8 operand = fast_cart_buffer[PC & f8_bankbit];
      PC++;

      // 6502 instruction emulation is generated by an M4 macro file
      switch (operand)
      {
        // A trick of the light... here we map peek/poke to the "F8" cart versions. This improves speed for non-bank-switched carts.
        #define peek     peek_F8
        #define peek_zpg peek_F8
        #define peek_PC  peek_PCF8
        #define poke     poke_F8
        #include "M6502Low.ins"
        #undef peek
        #undef peek_zpg
        #undef peek_PC
        #undef poke
      }
    }
    gPC = PC;
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
void M6502Low::execute_F8SC(void)
{
    uInt16 operandAddress;
    uInt16 PC = gPC;  // Move PC local so compiler can optimize/registerize

    // Clear all of the execution status bits
    myExecutionStatus = 0;

    // -------------------------------------------------------------------------------------------------------------
    // vBlankIntr() will check for more than 32K instructions in a frame and issue the STOP bit in ExecutionStatus
    // -------------------------------------------------------------------------------------------------------------
    while (!myExecutionStatus)
    {
      // Get the next 6502 instruction - do this the fast way!
      ++gSystemCycles;
      uInt8 operand = fast_cart_buffer[PC & f8_bankbit];
      PC++;

      // 6502 instruction emulation is generated by an M4 macro file
      switch (operand)
      {
        #define peek_PC    peek_PCF8
        #define peek_zpg   peek_F8
        #include "M6502Low.ins"
        #undef  peek_zpg
        #undef peek_PC
      }
    }
    gPC = PC;
}

// -------------------------------------------------------------------------------
// Special F6 driver for much faster speeds but comes at a cost of
// compatibility - so in cart.cpp we enable this only for the
// well-behaved carts that can support it...
// -------------------------------------------------------------------------------
inline uInt8 peek_PCF6(uInt16 address)
{
  gSystemCycles++;
  return cart_buffer[myCurrentOffset | (address & 0xFFF)];
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
inline uInt8 peek_PCF6SC(uInt16 address)
{
  gSystemCycles++;
  return cart_buffer[myCurrentOffset | (address & 0xFFF)];
}

inline uInt8 peek_F6(uInt16 address)
{
  gSystemCycles++;

  if (address & 0x1000)
  {
      address &= 0xFFF;
      if (address >= 0xFF6)
      {
          if      (address == 0x0FF6) myCurrentOffset = 0x0000;
          else if (address == 0x0FF7) myCurrentOffset = 0x1000;
          else if (address == 0x0FF8) myCurrentOffset = 0x2000;
          else if (address == 0x0FF9) myCurrentOffset = 0x3000;
      }
      return cart_buffer[myCurrentOffset | address];
  }
  else
  {
      // Note: this is not perfectly accurate to mimic the real Atari 2600 incomplete decoding address to
      // provide a true representation of lower memory mirrors. But it's good enough for well-behaved carts.
      if (address & 0x200) return theM6532.peek(address);
      else if (address & 0x80) return myRAM[address & 0x7F];
      else return theTIA.peek(address);
  }
}


inline void poke_F6(uInt16 address, uInt8 value)
{
  gSystemCycles++;

  if (address & 0x1000)
  {
      address &= 0xFFF;
      if      (address == 0x0FF6) myCurrentOffset = 0x0000;
      else if (address == 0x0FF7) myCurrentOffset = 0x1000;
      else if (address == 0x0FF8) myCurrentOffset = 0x2000;
      else if (address == 0x0FF9) myCurrentOffset = 0x3000;
  }
  else
  {
      // Note: this is not perfectly accurate to mimic the real Atari 2600 incomplete decoding address to
      // provide a true representation of lower memory mirrors. But it's good enough for well-behaved carts.
      if (address & 0x200) theM6532.poke(address, value);
      else if (address & 0x80) myRAM[address & 0x7F] = value;
      else theTIA.poke(address, value);
  }
}


void M6502Low::execute_F6(void)
{
    uInt16 operandAddress;
    uInt8 operand;
    uInt16 PC = gPC;  // Move PC local so compiler can optimize/registerize

    // Clear all of the execution status bits
    myExecutionStatus = 0;

    // -------------------------------------------------------------------------------------------------------------
    // vBlankIntr() will check for more than 32K instructions in a frame and issue the STOP bit in ExecutionStatus
    // -------------------------------------------------------------------------------------------------------------
    while (!myExecutionStatus)
    {
      // Get the next 6502 instruction - do this the fast way unless we're in a possible hotspot situation
      if (PC & 0x800)
      {
          operand = peek_F6(PC++);
      }
      else
      {
          gSystemCycles++;
          operand = cart_buffer[myCurrentOffset | (PC++ & 0xFFF)];
      }

      // 6502 instruction emulation is generated by an M4 macro file
      switch (operand)
      {
        // A trick of the light... here we map peek/poke to the "F6" cart versions. This improves speed for non-bank-switched carts.
        #define peek     peek_F6
        #define peek_zpg peek_F6
        #define peek_PC  peek_PCF6
        #define poke     poke_F6
        #include "M6502Low.ins"
        #undef peek
        #undef peek_zpg
        #undef peek_PC
        #undef poke
      }
    }
    gPC = PC;
}



// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
void M6502Low::execute_F6SC(void)
{
    uInt16 operandAddress;
    uInt16 PC = gPC;  // Move PC local so compiler can optimize/registerize

    // Clear all of the execution status bits
    myExecutionStatus = 0;

    // -------------------------------------------------------------------------------------------------------------
    // vBlankIntr() will check for more than 32K instructions in a frame and issue the STOP bit in ExecutionStatus
    // -------------------------------------------------------------------------------------------------------------
    while (!myExecutionStatus)
    {
      uInt8 operand;
      // Get the next 6502 instruction - do this the fast way unless we're in a possible hotspot situation
      if (PC & 0x800)
      {
          operand = peek_F6(PC++);
      }
      else
      {
          gSystemCycles++;
          operand = cart_buffer[myCurrentOffset | (PC++ & 0xFFF)];
      }

      // 6502 instruction emulation is generated by an M4 macro file
      switch (operand)
      {
        #define peek_PC    peek_PCF6SC
        #define peek_zpg   peek_F6
        #include "M6502Low.ins"
        #undef  peek_zpg
        #undef peek_PC
      }
    }
    gPC = PC;
}

// -------------------------------------------------------------------------------
// Special F4 driver for much faster speeds but comes at a cost of
// compatibility - so in cart.cpp we enable this only for the
// well-behaved carts that can support it...
// -------------------------------------------------------------------------------
inline uInt8 peek_PCF4(uInt16 address)
{
  gSystemCycles++;
  return cart_buffer[myCurrentOffset | (address & 0xFFF)];
}


inline uInt8 peek_F4(uInt16 address)
{
  gSystemCycles++;

  if (address & 0x1000)
  {
      address &= 0xFFF;
      if (address >= 0xFF4)
      {
          if      (address == 0x0FF4) myCurrentOffset = 0x0000;
          else if (address == 0x0FF5) myCurrentOffset = 0x1000;
          else if (address == 0x0FF6) myCurrentOffset = 0x2000;
          else if (address == 0x0FF7) myCurrentOffset = 0x3000;
          else if (address == 0x0FF8) myCurrentOffset = 0x4000;
          else if (address == 0x0FF9) myCurrentOffset = 0x5000;
          else if (address == 0x0FFA) myCurrentOffset = 0x6000;
          else if (address == 0x0FFB) myCurrentOffset = 0x7000;
      }
      return cart_buffer[myCurrentOffset | address];
  }
  else
  {
      // Note: this is not perfectly accurate to mimic the real Atari 2600 incomplete decoding address to
      // provide a true representation of lower memory mirrors. But it's good enough for well-behaved carts.
      if (address & 0x200) return theM6532.peek(address);
      else if (address & 0x80) return myRAM[address & 0x7F];
      else return theTIA.peek(address);
  }
}


inline void poke_F4(uInt16 address, uInt8 value)
{
  gSystemCycles++;

  if (address & 0x1000)
  {
      address &= 0xFFF;
      if (address >= 0xFF4)
      {
          if      (address == 0x0FF4) myCurrentOffset = 0x0000;
          else if (address == 0x0FF5) myCurrentOffset = 0x1000;
          else if (address == 0x0FF6) myCurrentOffset = 0x2000;
          else if (address == 0x0FF7) myCurrentOffset = 0x3000;
          else if (address == 0x0FF8) myCurrentOffset = 0x4000;
          else if (address == 0x0FF9) myCurrentOffset = 0x5000;
          else if (address == 0x0FFA) myCurrentOffset = 0x6000;
          else if (address == 0x0FFB) myCurrentOffset = 0x7000;
      }
  }
  else
  {
      // Note: this is not perfectly accurate to mimic the real Atari 2600 incomplete decoding address to
      // provide a true representation of lower memory mirrors. But it's good enough for well-behaved carts.
      if (address & 0x200) theM6532.poke(address, value);
      else if (address & 0x80) myRAM[address & 0x7F] = value;
      else theTIA.poke(address, value);
  }
}


void M6502Low::execute_F4(void)
{
    uInt16 operandAddress;
    uInt16 PC = gPC;  // Move PC local so compiler can optimize/registerize

    // Clear all of the execution status bits
    myExecutionStatus = 0;

    // -------------------------------------------------------------------------------------------------------------
    // vBlankIntr() will check for more than 32K instructions in a frame and issue the STOP bit in ExecutionStatus
    // -------------------------------------------------------------------------------------------------------------
    while (!myExecutionStatus)
    {
      uInt8 operand;
      // Get the next 6502 instruction - do this the fast way unless we're in a possible hotspot situation
      if (PC & 0x800)
      {
          operand = peek_F4(PC++);
      }
      else
      {
          gSystemCycles++;
          operand = cart_buffer[myCurrentOffset | (PC++ & 0xFFF)];
      }

      // 6502 instruction emulation is generated by an M4 macro file
      switch (operand)
      {
        // A trick of the light... here we map peek/poke to the "F4" cart versions. This improves speed for non-bank-switched carts.
        #define peek     peek_F4
        #define peek_zpg peek_F4
        #define peek_PC  peek_PCF4
        #define poke     poke_F4
        #include "M6502Low.ins"
        #undef peek
        #undef peek_zpg
        #undef peek_PC
        #undef poke
      }
    }
    gPC = PC;
}

// ==============================================================================
// Special AR Cart Handling below... this requries us to track distinct
// memory fetches (so we can emulate the 5-fetch write cycle of the Starpath
// Supercharger) as well as more complicated bank switching / RAM loading...
// This uses significant DS memory space but we have plenty of RAM and the
// Starpath Supercharger "AR" games are some of the better games on the system
// so we'll go the extra mile here...
// ==============================================================================


inline uInt8 peek_AR_zpg(uInt16 address)
{
  NumberOfDistinctAccesses++;
  gSystemCycles++;

  if (address & 0x80) return myRAM[address & 0x7F];
  else return theTIA.peek(address);
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
inline uInt8 peek_AR_PC(uInt16 address)
{
  NumberOfDistinctAccesses++;
  gSystemCycles++;

  if (address & 0x1000)
  {
      uInt16 addr = address & 0x0FFF;     // Map down to 4k...
      if (addr & 0x0800)  // If we are in the upper bank...
      {
          if (addr == 0x0FF8)
          {
              // Yes, so handle bank configuration
              myAR->bankConfiguration(myDataHoldRegister);
          }
          return myImageAR1[addr];
      }
      else // We are in the lower bank
      {
          // Is the data hold register being set?
          if (!(addr & 0xF00))
          {
              myDataHoldRegister = addr;
              NumberOfDistinctAccesses = 0;
              if (myWriteEnabled) myWritePending = true;
          }

          return myImageAR0[addr];
      }
  }
  else
  {
      return myRAM[address & 0x7F];
  }
}


// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
inline uInt8 peek_AR(uInt16 address)
{
  // In theory, the distinct access counter should only increment when we access an address different
  // than the last one we accessed. But we don't bother with that level of accuracy to gain speed.
  NumberOfDistinctAccesses++;
  gSystemCycles++;

  if (address & 0x1000)
  {
      uInt16 addr = address & 0x0FFF;     // Map down to 4k...
      if (addr & 0x0800)  // If we are in the upper bank...
      {
          // Is the "dummy" SC BIOS hotspot for reading a load being accessed?
          if (addr == 0x0850 && bPossibleLoad)
          {
            // Get load that's being accessed (BIOS places load number at the first RAM address in 2600 memory)
            myAR->loadIntoRAM(myRAM[0x00]);
          }
          // Is the bank configuration hotspot being accessed?
          else if (addr == 0x0FF8)
          {
            // Yes, so handle bank configuration
            myWritePending = false;
            myAR->bankConfiguration(myDataHoldRegister);
          }
          // Handle poke if writing enabled
          else if (myWritePending)
          {
              if (NumberOfDistinctAccesses >= DISTINCT_THRESHOLD)
              {
                  myImageAR1[addr] = myDataHoldRegister;
                  myWritePending = false;
              }
          }

          return myImageAR1[addr];
      }
      else // We are in the lower bank
      {
          // Handle poke if writing enabled
          if (myWritePending)
          {
              if (NumberOfDistinctAccesses >= DISTINCT_THRESHOLD)
              {
                  myImageAR0[addr] = myDataHoldRegister;
                  myWritePending = false;
              }
          }
          // Is the data hold register being set?
          else if (!(addr & 0xF00))
          {
              myDataHoldRegister = addr;
              NumberOfDistinctAccesses = 0;
              if (myWriteEnabled) myWritePending = true;
          }

          return myImageAR0[addr];
      }
  }
  else
  {
      // Note: this is not perfectly accurate to mimic the real Atari 2600 incomplete decoding address to
      // provide a true representation of lower memory mirrors. But it's good enough for well-behaved carts.
      if (address & 0x200) return theM6532.peek(address);
      else if (address & 0x80) return myRAM[address & 0x7F];
      else return theTIA.peek(address);
  }
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
inline void poke_AR(uInt16 address, uInt8 value)
{
    NumberOfDistinctAccesses++;
    gSystemCycles++;
    
    if ((address & 0x1000) == 0)
    {
        // ----------------------------------------------------------------
        // In theory, a write could trigger one of the AR hotspots but
        // in practice, I've never seen this happen and since there are
        // only a handful of AR Starpath Supercharger games, we will 
        // assume they are 'well behaved' and save the effort of checking
        // any write except to the lower memory...
        // ----------------------------------------------------------------
        if (address & 0x200) theM6532.poke(address, value);
        else if (address & 0x80) myRAM[address & 0x7F] = value;
        else theTIA.poke(address, value);
    } else debug[16]++; // Just keep track for now... should never happen
}


void M6502Low::execute_AR(void)
{
    uInt16 operandAddress;
    uInt16 PC = gPC;  // Move PC local so compiler can optimize/registerize

    // Clear all of the execution status bits
    myExecutionStatus = 0;

    // -------------------------------------------------------------------------------------------------------------
    // vBlankIntr() will check for more than 32K instructions in a frame and issue the STOP bit in ExecutionStatus
    // -------------------------------------------------------------------------------------------------------------
    while (!myExecutionStatus)
    {
      // Get the next 6502 instruction
      uInt8 operand;
      
      if (myWritePending || bPossibleLoad) operand = peek_AR(PC++);
      else operand = peek_AR_PC(PC++);

      // 6502 instruction emulation is generated by an M4 macro file
      switch (operand)
      {
        // A trick of the light... here we map peek/poke to the "AR cart versions.
        #define peek     peek_AR
        #define peek_zpg peek_AR_zpg
        #define peek_PC  peek_AR
        #define poke     poke_AR
        #include "M6502Low.ins"
        #undef peek
        #undef peek_zpg
        #undef peek_PC
        #undef poke
      }
    }
    gPC = PC;
}



// --------------------------------------------------------
// Special DPC+ Driver to help speed up the fast fetching!
// --------------------------------------------------------
extern uInt8 myARM6502[];
extern CartridgeDPCPlus *myCartDPCP;
extern uInt8 *myDisplayImageDPCP;
extern uInt8 *myDPCptr;

ITCM_CODE uInt8 peek_Fetch(uInt8 address)
{
  uInt8 result;

  switch(address)
  {
    case 0x05: // AMPLITUDE
    {
      // -----------------------------------------------------------------------
      // Update the music data fetchers (counter & flag)
      // This is a rough approximation of timing - we can't really
      // keep up with the fast fetching music anyway so this is good enough.
      // -----------------------------------------------------------------------
      if ((gSystemCycles - myDPCPCycles) >= 60)
      {
        // Let's update counters and flags of the music mode data fetchers
        for (int i=0; i<3;i++)
        {
            myMusicCounters[i] += myMusicFrequencies[i];
            myMusicCountersShifted[i] = myMusicCounters[i] >> 27;
        }
        myDPCPCycles = gSystemCycles;
      }

      // using myDisplayImageDPCP[] instead of myARM6502[] because waveforms
      // can be modified during runtime.
      return (uInt8) (myDisplayImageDPCP[(myMusicWaveforms[0]) + (myMusicCountersShifted[0])] +
                 myDisplayImageDPCP[(myMusicWaveforms[1]) + (myMusicCountersShifted[1])] +
                 myDisplayImageDPCP[(myMusicWaveforms[2]) + (myMusicCountersShifted[2])]);
      break;
    }

    case 0x0008:
        return myDisplayImageDPCP[myCounters[0]++];
        break;
    case 0x0009:
        return myDisplayImageDPCP[myCounters[1]++];
        break;
    case 0x000A:
        return myDisplayImageDPCP[myCounters[2]++];
        break;
    case 0x000B:
        return myDisplayImageDPCP[myCounters[3]++];
        break;
    case 0x000C:
        return myDisplayImageDPCP[myCounters[4]++];
        break;
    case 0x000D:
        return myDisplayImageDPCP[myCounters[5]++];
        break;
    case 0x000E:
        return myDisplayImageDPCP[myCounters[6]++];
        break;
    case 0x000F:
        return myDisplayImageDPCP[myCounters[7]++];
        break;

    case 0x0010:
        if (((myTops[0]-(myCounters[0] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[0]) return myDisplayImageDPCP[myCounters[0]++ & 0xFFF]; else {myCounters[0]++;return 0;}
        break;
    case 0x0011:
        if (((myTops[1]-(myCounters[1] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[1]) return myDisplayImageDPCP[myCounters[1]++ & 0xFFF]; else {myCounters[1]++;return 0;}
        break;
    case 0x0012:
        if (((myTops[2]-(myCounters[2] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[2]) return myDisplayImageDPCP[myCounters[2]++ & 0xFFF]; else {myCounters[2]++;return 0;}
        break;
    case 0x0013:
        if (((myTops[3]-(myCounters[3] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[3]) return myDisplayImageDPCP[myCounters[3]++ & 0xFFF]; else {myCounters[3]++;return 0;}
        break;
    case 0x0014:
        if (((myTops[4]-(myCounters[4] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[4]) return myDisplayImageDPCP[myCounters[4]++ & 0xFFF]; else {myCounters[4]++;return 0;}
        break;
    case 0x0015:
        if (((myTops[5]-(myCounters[5] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[5]) return myDisplayImageDPCP[myCounters[5]++ & 0xFFF]; else {myCounters[5]++;return 0;}     // Chaotic Grill wraps this one for the title screen...
        break;
    case 0x0016:
        if (((myTops[6]-(myCounters[6] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[6]) return myDisplayImageDPCP[myCounters[6]++ & 0xFFF]; else {myCounters[6]++;return 0;}
        break;
    case 0x0017:
        if (((myTops[7]-(myCounters[7] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[7]) return myDisplayImageDPCP[myCounters[7]++ & 0xFFF]; else {myCounters[7]++;return 0;}
        break;

    case 0x0018:
        result = myDisplayImageDPCP[myFractionalCounters[0] >> 8];
        myFractionalCounters[0] = (myFractionalCounters[0] + myFractionalIncrements[0]);// & 0x0fffff;
        return result;
        break;
    case 0x0019:
        result = myDisplayImageDPCP[myFractionalCounters[1] >> 8];
        myFractionalCounters[1] = (myFractionalCounters[1] + myFractionalIncrements[1]);// & 0x0fffff;
        return result;
        break;
    case 0x001A:
        result = myDisplayImageDPCP[myFractionalCounters[2] >> 8];
        myFractionalCounters[2] = (myFractionalCounters[2] + myFractionalIncrements[2]);// & 0x0fffff;
        return result;
        break;
    case 0x001B:
        result = myDisplayImageDPCP[myFractionalCounters[3] >> 8];
        myFractionalCounters[3] = (myFractionalCounters[3] + myFractionalIncrements[3]);// & 0x0fffff;
        return result;
        break;
    case 0x001C:
        result = myDisplayImageDPCP[myFractionalCounters[4] >> 8];
        myFractionalCounters[4] = (myFractionalCounters[4] + myFractionalIncrements[4]);// & 0x0fffff;
        return result;
        break;
    case 0x001D:
        result = myDisplayImageDPCP[myFractionalCounters[5] >> 8];
        myFractionalCounters[5] = (myFractionalCounters[5] + myFractionalIncrements[5]);// & 0x0fffff;
        return result;
        break;
    case 0x001E:
        result = myDisplayImageDPCP[myFractionalCounters[6] >> 8];
        myFractionalCounters[6] = (myFractionalCounters[6] + myFractionalIncrements[6]);// & 0x0fffff;
        return result;
        break;
    case 0x001F:
        result = myDisplayImageDPCP[myFractionalCounters[7] >> 8];
        myFractionalCounters[7] = (myFractionalCounters[7] + myFractionalIncrements[7]);// & 0x0fffff;
        return result;
        break;

    case 0x0020:
        return (((myTops[0]-(myCounters[0] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[0]) ? 0xFF : 0;
        break;
    case 0x0021:
        return (((myTops[1]-(myCounters[1] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[1]) ? 0xFF : 0;
        break;
    case 0x0022:
        return (((myTops[2]-(myCounters[2] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[2]) ? 0xFF : 0;
        break;
    case 0x0023:
        return (((myTops[3]-(myCounters[3] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[3]) ? 0xFF : 0;
        break;
    case 0x0024:
        return (((myTops[4]-(myCounters[4] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[4]) ? 0xFF : 0;
        break;
    case 0x0025:
        return (((myTops[5]-(myCounters[5] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[5]) ? 0xFF : 0;
        break;
    case 0x0026:
        return (((myTops[6]-(myCounters[6] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[6]) ? 0xFF : 0;
        break;
    case 0x0027:
        return (((myTops[7]-(myCounters[7] & 0x00ff)) & 0xFF) > myTopsMinusBottoms[7]) ? 0xFF : 0;
        break;

    default:
        return myCartDPCP->peekFetch(address);
        break;
  }
  return result;
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
inline uInt8 peek_DPCP(uInt16 address)
{
  ++gSystemCycles;

  if (address & 0x1000)
  {
      address &= 0xFFF;
      if (address < 0x28)
      {
          return peek_Fetch(address);
      }
      else if (address >= 0xFF6)
      {
        switch (address)
        {
            case 0x0FF6:  myDPCptr = &myARM6502[0x0000];return myDPCptr[address];
            case 0x0FF7:  myDPCptr = &myARM6502[0x1000];return myDPCptr[address];
            case 0x0FF8:  myDPCptr = &myARM6502[0x2000];return myDPCptr[address];
            case 0x0FF9:  myDPCptr = &myARM6502[0x3000];return myDPCptr[address];
            case 0x0FFA:  myDPCptr = &myARM6502[0x4000];return myDPCptr[address];
            case 0x0FFB:  myDPCptr = &myARM6502[0x5000];return myDPCptr[address];
        }
      }
      return myDPCptr[(address)];
  }
  else
  {
      // Note: this is not perfectly accurate to mimic the real Atari 2600 incomplete decoding address to
      // provide a true representation of lower memory mirrors. But it's good enough for well-behaved carts.
      if (address & 0x200) return theM6532.peek(address);
      else if (address & 0x80) return myRAM[address & 0x7F];
      else return theTIA.peek(address);
  }
}

// When we know the peek is to the zero-page (0x00 to 0xFF) and it has to be RAM or TIA
inline uInt8 peek_DPCP_zpg(uInt16 address)
{
  gSystemCycles++;

  if (address & 0x80) return myRAM[address & 0x7F];
  else return theTIA.peek(address);
}


// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
inline uInt8 peek_DPCPPC(uInt16 address)
{
  ++gSystemCycles;
  return myDPCptr[(address & 0xFFF)];
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
inline void poke_DPCP(uInt16 address, uInt8 value)
{
  ++gSystemCycles;

  if (address & 0x1000)
  {
      return myCartDPCP->poke(address, value);
  }
  else
  {
      // Note: this is not perfectly accurate to mimic the real Atari 2600 incomplete decoding address to
      // provide a true representation of lower memory mirrors. But it's good enough for well-behaved carts.
      if (address & 0x200) theM6532.poke(address, value);
      else if (address & 0x80) myRAM[address & 0x7F] = value;
      else theTIA.poke(address, value);
  }
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
void M6502Low::execute_DPCP(void)
{
    // Clear all of the execution status bits
    myExecutionStatus = 0;
    uInt16 PC = gPC;  // Move PC local so compiler can optimize/registerize

    // -------------------------------------------------------------------------------------------------------------
    // vBlankIntr() will check for more than 32K instructions in a frame and issue the STOP bit in ExecutionStatus
    // -------------------------------------------------------------------------------------------------------------
    while (!myExecutionStatus)
    {
      uInt16 operandAddress;
      // Get the next 6502 instruction - do this the fast way!
      ++gSystemCycles;
      uInt8 operand = myDPCptr[(PC++ & 0xFFF)];

      // 6502 instruction emulation is generated by an M4 macro file
      switch (operand)
      {
        #define DPC_PLUS_FAST_FETCH
        #define peek     peek_DPCP
        #define peek_zpg peek_DPCP_zpg
        #define peek_PC  peek_DPCPPC
        #define poke     poke_DPCP
        #include "M6502Low.ins"
        #undef peek
        #undef peek_zpg
        #undef peek_PC
        #undef poke
        #undef DPC_PLUS_FAST_FETCH
      }
    }
    gPC = PC;
}



// -------------------------------------------------------------------------------
// Special DPC (Pitfall II) driver for much faster speeds...
// -------------------------------------------------------------------------------
extern CartridgeDPC *myCartDPC;

inline uInt8 peek_PCDPC(uInt16 address)
{
  gSystemCycles++;
  return fast_cart_buffer[address & f8_bankbit];
}


inline uInt8 peek_DPC(uInt16 address)
{
  gSystemCycles++;

  if (address & 0x1000)
  {
      uInt16 addrMasked = (address & 0x0FFF);
      if (addrMasked < 0x0040) return myCartDPC->peek_fetch(addrMasked);
      else if (addrMasked == 0x0FF8) f8_bankbit=0x0FFF;
      else if (addrMasked == 0x0FF9) f8_bankbit=0x1FFF;

      return fast_cart_buffer[address & f8_bankbit];
  }
  else
  {
      // Note: this is not perfectly accurate to mimic the real Atari 2600 incomplete decoding address to
      // provide a true representation of lower memory mirrors. But it's good enough for well-behaved carts.
      if (address & 0x200) return theM6532.peek(address);
      else if (address & 0x80) return myRAM[address & 0x7F];
      else return theTIA.peek(address);
  }
}


inline void poke_DPC(uInt16 address, uInt8 value)
{
  gSystemCycles++;

  if (address & 0x1000)
  {
      address &= 0xFFF;
      if (address < 0x80) myCartDPC->poke(address, value);
      else if (address == 0x0FF8) f8_bankbit=0x0FFF;
      else if (address == 0x0FF9) f8_bankbit=0x1FFF;
  }
  else
  {
      // Note: this is not perfectly accurate to mimic the real Atari 2600 incomplete decoding address to
      // provide a true representation of lower memory mirrors. But it's good enough for well-behaved carts.
      if (address & 0x200) theM6532.poke(address, value);
      else if (address & 0x80) myRAM[address & 0x7F] = value;
      else theTIA.poke(address, value);
  }
}


void M6502Low::execute_DPC(void)
{
    uInt16 PC = gPC;  // Move PC local so compiler can optimize/registerize

    // Clear all of the execution status bits
    myExecutionStatus = 0;

    // -------------------------------------------------------------------------------------------------------------
    // vBlankIntr() will check for more than 32K instructions in a frame and issue the STOP bit in ExecutionStatus
    // -------------------------------------------------------------------------------------------------------------
    while (!myExecutionStatus)
    {
      uInt16 operandAddress;
      // Get the next 6502 instruction - do this the fast way!
      ++gSystemCycles;
      uInt8 operand = fast_cart_buffer[PC++ & f8_bankbit];

      // 6502 instruction emulation is generated by an M4 macro file
      switch (operand)
      {
        // A trick of the light... here we map peek/poke to the "F8" cart versions. This improves speed for non-bank-switched carts.
        #define peek     peek_DPC
        #define peek_zpg peek_DPC
        #define peek_PC  peek_PCDPC
        #define poke     poke_DPC
        #include "M6502Low.ins"
        #undef peek
        #undef peek_zpg
        #undef peek_PC
        #undef poke
      }
    }
    gPC = PC;
}

// -------------------------------------------
// For the CDF/CDFJ Driver
// -------------------------------------------
extern CartridgeCDF *myCartCDF;
extern uInt8* myDisplayImageCDF;
extern uInt32 fastDataStreamBase, fastIncStreamBase;


inline uInt8 peek_DataStream(uInt8 address)
{
  if (unlikely(address == myAmplitudeStream)) return myCartCDF->peekMusic();

  uInt32 *ptr = (uInt32*) ((uInt32)fastDataStreamBase + (address << 2));
  uInt32 *inc = (uInt32*) ((uInt32)fastIncStreamBase + (address << 2));
  uInt8 value = myDisplayImageCDF[(*ptr >> 20)];
  *ptr += (*inc << 12);
  return value;
}

inline uInt16 peek_JumpStream(uInt8 address)
{
  uInt16 result;
  uInt8 myFastJumpStream = address + JUMPSTREAM_BASE;
  uInt32 *ptr = (uInt32*) ((uInt32)fastDataStreamBase + (myFastJumpStream << 2));
  uInt16 addr = *ptr >> 20;
  result = *((uInt16*)(myDisplayImageCDF+addr));
  *ptr += 0x00200000;  // always increment by 2

  return result;
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
inline uInt8 peek_CDFJ(uInt16 address)
{
  ++gSystemCycles;

  if (address & 0x1000)
  {
      return myCartCDF->peek(address);
  }
  else
  {
      // Note: this is not perfectly accurate to mimic the real Atari 2600 incomplete decoding address to
      // provide a true representation of lower memory mirrors. But it's good enough for well-behaved carts.
      if (address & 0x200) return theM6532.peek(address);
      else if (address & 0x80) return myRAM[address & 0x7f];
      else return theTIA.peek_minimal(address);
  }
}

inline uInt8 peek_CDFJzpg(uInt8 address)
{
  ++gSystemCycles;

  if (address & 0x80) return myRAM[address & 0x7f];
  else return theTIA.peek_minimal(address);
}


// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
inline uInt8 peek_CDFJPC(uInt16 address)
{
  ++gSystemCycles;
  return myDPCptr[address & 0xFFF];
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
inline void poke_CDFJ(uInt16 address, uInt8 value)
{
  ++gSystemCycles;

  if (address & 0x1000)
  {
      return myCartCDF->poke(address, value);
  }
  else
  {
      // Note: this is not perfectly accurate to mimic the real Atari 2600 incomplete decoding address to
      // provide a true representation of lower memory mirrors. But it's good enough for well-behaved carts.
      if (address & 0x200) theM6532.poke(address, value);
      else if (address & 0x80) myRAM[address & 0x7F] = value;
      else theTIA.poke(address, value);
  }
}

// For when you know the address is 8-bits... it can only be TIA or RAM and gSystemCycles is handled by the caller
inline void poke_small(uInt8 address, uInt8 value)
{
    if (address & 0x80) myRAM[address & 0x7f] = value;
    else theTIA.poke(address, value);
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
void M6502Low::execute_CDFJ(void)
{
    // Clear all of the execution status bits
    myExecutionStatus = 0;
    uInt16 PC = gPC;  // Move PC local so compiler can optimize/registerize

    // -------------------------------------------------------------------------------------------------------------
    // vBlankIntr() will check for more than 32K instructions in a frame and issue the STOP bit in ExecutionStatus
    // -------------------------------------------------------------------------------------------------------------
    while (!myExecutionStatus)
    {
      uInt16 operandAddress;
      // Get the next 6502 instruction - do this the fast way!
      ++gSystemCycles;
      uInt8 operand = myDPCptr[(PC++ & 0xFFF)];

      // 6502 instruction emulation is generated by an M4 macro file
      switch (operand)
      {
        #define DATA_STREAMS
        #define peek      peek_CDFJ
        #define peek_zpg  peek_CDFJzpg
        #define peek_PC   peek_CDFJPC
        #define poke      poke_CDFJ
        #include "M6502Low.ins"
        #undef peek
        #undef peek_zpg
        #undef peek_PC
        #undef poke
        #undef DATA_STREAMS
      }
    }
    gPC = PC;
}

inline uInt8 peek_DataStreamPlus(uInt8 address)
{
  if (unlikely(address == myAmplitudeStream)) return myCartCDF->peekMusic();

  uInt32 *ptr = (uInt32*) ((uInt32)fastDataStreamBase + (address << 2));
  uInt32 *inc = (uInt32*) ((uInt32)fastIncStreamBase + (address << 2));
  uInt8 value = myDisplayImageCDF[(*ptr >> 16)];
  *ptr += (*inc << 8);

  return value;
}

inline uInt16 peek_JumpStreamPlus(uInt8 address)
{
  uInt16 result;

  uInt8 myFastJumpStream = address + JUMPSTREAM_BASE;
  uInt16 *ptr = (uInt16*)((uInt32)fastDataStreamBase + (myFastJumpStream << 2))+1;
  result = *((uInt16*)(myDisplayImageCDF + *ptr));
  *ptr += 2;  // always increment by 2

  return result;
}


// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
void M6502Low::execute_CDFJPlus(void)
{
    // Clear all of the execution status bits
    myExecutionStatus = 0;
    uInt16 PC = gPC;  // Move PC local so compiler can optimize/registerize

    // -------------------------------------------------------------------------------------------------------------
    // vBlankIntr() will check for more than 32K instructions in a frame and issue the STOP bit in ExecutionStatus
    // -------------------------------------------------------------------------------------------------------------
    while (!myExecutionStatus)
    {
      uInt16 operandAddress;
      // Get the next 6502 instruction - do this the fast way!
      ++gSystemCycles;
      uInt8 operand = myDPCptr[(PC++ & 0xFFF)];

      // 6502 instruction emulation is generated by an M4 macro file
      switch (operand)
      {
        #define DATA_STREAMS_PLUS
        #define peek      peek_CDFJ
        #define peek_zpg  peek_CDFJzpg
        #define peek_PC   peek_CDFJPC
        #define poke      poke_CDFJ
        #include "M6502Low.ins"
        #undef peek
        #undef peek_zpg
        #undef peek_PC
        #undef poke
        #undef DATA_STREAMS_PLUS
      }
    }
    gPC = PC;
}



// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
inline uInt8 peek_DataStreamPlusPlus(uInt8 address)
{
  // We place the ARMRAM for the CDFJ++ (>32K) games at a very specific
  // alginment such that the myDisplayImageCDF[] will always be aligned
  // on a 16K boundary which allows us to just do simplified math/OR here.
  uInt16 *ptr = (uInt16*)((uInt32)&xl_ram_buffer[0x98+2] + (address << 2));
  uInt8 value = xl_ram_buffer[2048 + *ptr];
  *ptr += 1;

  return value;
}

inline uInt8 peek_CDFJPCPlusPlus(uInt16 address)
{
  ++gSystemCycles;
  return fast_cart_buffer[(address & f8_bankbit)];
}

// - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
void M6502Low::execute_CDFJPlusPlus(void)
{
    // Clear all of the execution status bits
    myExecutionStatus = 0;
    uInt16 PC = gPC;  // Move PC local so compiler can optimize/registerize

    // -------------------------------------------------------------------------------------------------------------
    // vBlankIntr() will check for more than 32K instructions in a frame and issue the STOP bit in ExecutionStatus
    // -------------------------------------------------------------------------------------------------------------
    while (!myExecutionStatus)
    {
      uInt16 operandAddress;
      // ----------------------------------------------------------------------------------
      // Get the next 6502 instruction - do this the fast way!  This is a special driver
      // that requires the CDFJ+ game have no more than 2 banks (8K) of normal Atari
      // 6502 code... this is generally true of the biggest CDFJ+ games from Champ Games.
      // ----------------------------------------------------------------------------------
      ++gSystemCycles;
      uInt8 operand = fast_cart_buffer[(PC++ & f8_bankbit)];

      // 6502 instruction emulation is generated by an M4 macro file
      switch (operand)
      {
        #define DATA_STREAMS_PLUS
        #define DATA_STREAMS_PLUS_PLUS
        #define peek      peek_CDFJ
        #define peek_zpg  peek_CDFJzpg
        #define peek_PC   peek_CDFJPCPlusPlus
        #define poke      poke_CDFJ
        #include "M6502Low.ins"
        #undef peek
        #undef peek_zpg
        #undef peek_PC
        #undef poke
        #undef DATA_STREAMS_PLUS
        #undef DATA_STREAMS_PLUS_PLUS
      }
    }
    gPC = PC;
}
