

================================================================
== Vitis HLS Report for 'ThreadPE_Pipeline_TFLOOP3'
================================================================
* Date:           Mon Feb 12 12:28:24 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_v1_v4_NPC_SDA_20khz
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k410t-fbg900-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.453 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TFLOOP3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%J_current_1 = alloca i32 1"   --->   Operation 5 'alloca' 'J_current_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%index_1 = alloca i32 1"   --->   Operation 6 'alloca' 'index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 7 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%helpedList_8_0 = alloca i32 1"   --->   Operation 8 'alloca' 'helpedList_8_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%helpedList_7_0 = alloca i32 1"   --->   Operation 9 'alloca' 'helpedList_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%helpedList_6_0 = alloca i32 1"   --->   Operation 10 'alloca' 'helpedList_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%helpedList_5_0 = alloca i32 1"   --->   Operation 11 'alloca' 'helpedList_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%helpedList_4_0 = alloca i32 1"   --->   Operation 12 'alloca' 'helpedList_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%helpedList_3_0 = alloca i32 1"   --->   Operation 13 'alloca' 'helpedList_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%helpedList_2_0 = alloca i32 1"   --->   Operation 14 'alloca' 'helpedList_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%helpedList_1_0 = alloca i32 1"   --->   Operation 15 'alloca' 'helpedList_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%helpedList_0_0 = alloca i32 1"   --->   Operation 16 'alloca' 'helpedList_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%location_8_2 = alloca i32 1"   --->   Operation 17 'alloca' 'location_8_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%location_7_2 = alloca i32 1"   --->   Operation 18 'alloca' 'location_7_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%location_6_2 = alloca i32 1"   --->   Operation 19 'alloca' 'location_6_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%location_5_2 = alloca i32 1"   --->   Operation 20 'alloca' 'location_5_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%location_4_2 = alloca i32 1"   --->   Operation 21 'alloca' 'location_4_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%location_3_2 = alloca i32 1"   --->   Operation 22 'alloca' 'location_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%location_2_2 = alloca i32 1"   --->   Operation 23 'alloca' 'location_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%location_1_2 = alloca i32 1"   --->   Operation 24 'alloca' 'location_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%location_0_2 = alloca i32 1"   --->   Operation 25 'alloca' 'location_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read3131 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read31"   --->   Operation 26 'read' 'p_read3131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read3030 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read30"   --->   Operation 27 'read' 'p_read3030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read2929 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read29"   --->   Operation 28 'read' 'p_read2929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read2828 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read28"   --->   Operation 29 'read' 'p_read2828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read2727 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read27"   --->   Operation 30 'read' 'p_read2727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read2626 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read26"   --->   Operation 31 'read' 'p_read2626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read2525 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read25"   --->   Operation 32 'read' 'p_read2525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read2424 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read24"   --->   Operation 33 'read' 'p_read2424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read2323 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read23"   --->   Operation 34 'read' 'p_read2323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%assignmentbegintemp_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %assignmentbegintemp_V"   --->   Operation 35 'read' 'assignmentbegintemp_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty"   --->   Operation 36 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_flag21_0_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %write_flag21_0"   --->   Operation 37 'read' 'write_flag21_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%index_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %index_0"   --->   Operation 38 'read' 'index_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_read4019 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read40"   --->   Operation 39 'read' 'p_read4019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_read3918 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read39"   --->   Operation 40 'read' 'p_read3918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_read3817 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read38"   --->   Operation 41 'read' 'p_read3817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_read3716 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read37"   --->   Operation 42 'read' 'p_read3716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_read3615 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read36"   --->   Operation 43 'read' 'p_read3615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_read3514 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read35"   --->   Operation 44 'read' 'p_read3514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_read3413 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read34"   --->   Operation 45 'read' 'p_read3413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_read3312 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read33"   --->   Operation 46 'read' 'p_read3312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_read3211 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read32"   --->   Operation 47 'read' 'p_read3211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%branch_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %branch_0"   --->   Operation 48 'read' 'branch_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%location_8_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_8_0"   --->   Operation 49 'read' 'location_8_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%location_7_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_7_0"   --->   Operation 50 'read' 'location_7_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%location_6_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_6_0"   --->   Operation 51 'read' 'location_6_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%location_5_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_5_0"   --->   Operation 52 'read' 'location_5_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%location_4_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_4_0"   --->   Operation 53 'read' 'location_4_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%location_3_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_3_0"   --->   Operation 54 'read' 'location_3_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%location_2_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_2_0"   --->   Operation 55 'read' 'location_2_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%location_1_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_1_0"   --->   Operation 56 'read' 'location_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%location_0_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %location_0_0"   --->   Operation 57 'read' 'location_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_0_0_read, i8 %location_0_2"   --->   Operation 58 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 59 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_1_0_read, i8 %location_1_2"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 60 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_2_0_read, i8 %location_2_2"   --->   Operation 60 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 61 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_3_0_read, i8 %location_3_2"   --->   Operation 61 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 62 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_4_0_read, i8 %location_4_2"   --->   Operation 62 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 63 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_5_0_read, i8 %location_5_2"   --->   Operation 63 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 64 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_6_0_read, i8 %location_6_2"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 65 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_7_0_read, i8 %location_7_2"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 66 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %location_8_0_read, i8 %location_8_2"   --->   Operation 66 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 67 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %p_read3211, i8 %helpedList_0_0"   --->   Operation 67 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 68 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %p_read3312, i8 %helpedList_1_0"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 69 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %p_read3413, i8 %helpedList_2_0"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 70 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %p_read3514, i8 %helpedList_3_0"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 71 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %p_read3615, i8 %helpedList_4_0"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 72 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %p_read3716, i8 %helpedList_5_0"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 73 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %p_read3817, i8 %helpedList_6_0"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 74 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %p_read3918, i8 %helpedList_7_0"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 75 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %p_read4019, i8 %helpedList_8_0"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 76 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %branch_0_read, i8 %lhs"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 77 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %index_0_read, i8 %index_1"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 78 [1/1] (1.02ns)   --->   "%store_ln0 = store i32 %tmp, i32 %J_current_1"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 79 [1/1] (1.02ns)   --->   "%br_ln0 = br void %while.cond18"   --->   Operation 79 'br' 'br_ln0' <Predicate = true> <Delay = 1.02>

State 2 <SV = 1> <Delay = 5.45>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%write_flag21_1 = phi i1 1, void %V22.i10.i1443198564.exit106, i1 %write_flag21_0_read, void %newFuncRoot"   --->   Operation 80 'phi' 'write_flag21_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%index_1_load = load i8 %index_1" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:70]   --->   Operation 81 'load' 'index_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%lhs_1 = load i8 %lhs"   --->   Operation 82 'load' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%helpedList_8_0_load = load i8 %helpedList_8_0"   --->   Operation 83 'load' 'helpedList_8_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%helpedList_7_0_load = load i8 %helpedList_7_0"   --->   Operation 84 'load' 'helpedList_7_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%helpedList_6_0_load = load i8 %helpedList_6_0"   --->   Operation 85 'load' 'helpedList_6_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%helpedList_5_0_load = load i8 %helpedList_5_0"   --->   Operation 86 'load' 'helpedList_5_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%helpedList_4_0_load = load i8 %helpedList_4_0"   --->   Operation 87 'load' 'helpedList_4_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%helpedList_3_0_load = load i8 %helpedList_3_0"   --->   Operation 88 'load' 'helpedList_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%helpedList_2_0_load = load i8 %helpedList_2_0"   --->   Operation 89 'load' 'helpedList_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%helpedList_1_0_load = load i8 %helpedList_1_0"   --->   Operation 90 'load' 'helpedList_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%helpedList_0_0_load = load i8 %helpedList_0_0"   --->   Operation 91 'load' 'helpedList_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 92 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i8 %lhs_1"   --->   Operation 93 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.15ns)   --->   "%rhs = mux i8 @_ssdm_op_Mux.ap_auto.9i8.i8, i8 %helpedList_0_0_load, i8 %helpedList_1_0_load, i8 %helpedList_2_0_load, i8 %helpedList_3_0_load, i8 %helpedList_4_0_load, i8 %helpedList_5_0_load, i8 %helpedList_6_0_load, i8 %helpedList_7_0_load, i8 %helpedList_8_0_load, i8 %index_1_load"   --->   Operation 94 'mux' 'rhs' <Predicate = true> <Delay = 1.15> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln232_1 = sext i8 %rhs"   --->   Operation 95 'sext' 'sext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.39ns)   --->   "%ret_V = add i9 %sext_ln232_1, i9 %sext_ln232"   --->   Operation 96 'add' 'ret_V' <Predicate = true> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (1.25ns)   --->   "%icmp_ln1077 = icmp_sgt  i9 %ret_V, i9 25"   --->   Operation 97 'icmp' 'icmp_ln1077' <Predicate = true> <Delay = 1.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (1.22ns)   --->   "%icmp_ln1081 = icmp_sgt  i8 %index_1_load, i8 %assignmentbegintemp_V_read"   --->   Operation 98 'icmp' 'icmp_ln1081' <Predicate = true> <Delay = 1.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.61ns)   --->   "%and_ln52 = and i1 %icmp_ln1077, i1 %icmp_ln1081" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:52]   --->   Operation 99 'and' 'and_ln52' <Predicate = true> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i8 %index_1_load" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:70]   --->   Operation 100 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %and_ln52, void %while.end41_ifconv.exitStub, void %while.body26" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:52]   --->   Operation 101 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:54]   --->   Operation 102 'specloopname' 'specloopname_ln54' <Predicate = (and_ln52)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.64ns)   --->   "%switch_ln54 = switch i4 %trunc_ln70, void %V22.i10.i1443198564.case.8115, i4 0, void %while.body26.V22.i10.i1443198564.exit106_crit_edge, i4 1, void %while.body26.V22.i10.i1443198564.exit106_crit_edge33, i4 2, void %V22.i10.i1443198564.case.2109, i4 3, void %V22.i10.i1443198564.case.3110, i4 4, void %V22.i10.i1443198564.case.4111, i4 5, void %V22.i10.i1443198564.case.5112, i4 6, void %V22.i10.i1443198564.case.6113, i4 7, void %V22.i10.i1443198564.case.7114" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:54]   --->   Operation 103 'switch' 'switch_ln54' <Predicate = (and_ln52)> <Delay = 0.64>
ST_2 : Operation 104 [1/1] (1.02ns)   --->   "%store_ln55 = store i8 0, i8 %location_7_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 104 'store' 'store_ln55' <Predicate = (and_ln52 & trunc_ln70 == 7)> <Delay = 1.02>
ST_2 : Operation 105 [1/1] (1.02ns)   --->   "%store_ln55 = store i8 0, i8 %helpedList_7_0" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 105 'store' 'store_ln55' <Predicate = (and_ln52 & trunc_ln70 == 7)> <Delay = 1.02>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln55 = br void %V22.i10.i1443198564.exit106" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 106 'br' 'br_ln55' <Predicate = (and_ln52 & trunc_ln70 == 7)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.02ns)   --->   "%store_ln55 = store i8 0, i8 %location_6_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 107 'store' 'store_ln55' <Predicate = (and_ln52 & trunc_ln70 == 6)> <Delay = 1.02>
ST_2 : Operation 108 [1/1] (1.02ns)   --->   "%store_ln55 = store i8 0, i8 %helpedList_6_0" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 108 'store' 'store_ln55' <Predicate = (and_ln52 & trunc_ln70 == 6)> <Delay = 1.02>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln55 = br void %V22.i10.i1443198564.exit106" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 109 'br' 'br_ln55' <Predicate = (and_ln52 & trunc_ln70 == 6)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.02ns)   --->   "%store_ln55 = store i8 0, i8 %location_5_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 110 'store' 'store_ln55' <Predicate = (and_ln52 & trunc_ln70 == 5)> <Delay = 1.02>
ST_2 : Operation 111 [1/1] (1.02ns)   --->   "%store_ln55 = store i8 0, i8 %helpedList_5_0" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 111 'store' 'store_ln55' <Predicate = (and_ln52 & trunc_ln70 == 5)> <Delay = 1.02>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln55 = br void %V22.i10.i1443198564.exit106" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 112 'br' 'br_ln55' <Predicate = (and_ln52 & trunc_ln70 == 5)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.02ns)   --->   "%store_ln55 = store i8 0, i8 %location_4_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 113 'store' 'store_ln55' <Predicate = (and_ln52 & trunc_ln70 == 4)> <Delay = 1.02>
ST_2 : Operation 114 [1/1] (1.02ns)   --->   "%store_ln55 = store i8 0, i8 %helpedList_4_0" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 114 'store' 'store_ln55' <Predicate = (and_ln52 & trunc_ln70 == 4)> <Delay = 1.02>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln55 = br void %V22.i10.i1443198564.exit106" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 115 'br' 'br_ln55' <Predicate = (and_ln52 & trunc_ln70 == 4)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.02ns)   --->   "%store_ln55 = store i8 0, i8 %location_3_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 116 'store' 'store_ln55' <Predicate = (and_ln52 & trunc_ln70 == 3)> <Delay = 1.02>
ST_2 : Operation 117 [1/1] (1.02ns)   --->   "%store_ln55 = store i8 0, i8 %helpedList_3_0" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 117 'store' 'store_ln55' <Predicate = (and_ln52 & trunc_ln70 == 3)> <Delay = 1.02>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln55 = br void %V22.i10.i1443198564.exit106" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 118 'br' 'br_ln55' <Predicate = (and_ln52 & trunc_ln70 == 3)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.02ns)   --->   "%store_ln55 = store i8 0, i8 %location_2_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 119 'store' 'store_ln55' <Predicate = (and_ln52 & trunc_ln70 == 2)> <Delay = 1.02>
ST_2 : Operation 120 [1/1] (1.02ns)   --->   "%store_ln55 = store i8 0, i8 %helpedList_2_0" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 120 'store' 'store_ln55' <Predicate = (and_ln52 & trunc_ln70 == 2)> <Delay = 1.02>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln55 = br void %V22.i10.i1443198564.exit106" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 121 'br' 'br_ln55' <Predicate = (and_ln52 & trunc_ln70 == 2)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.02ns)   --->   "%store_ln54 = store i8 0, i8 %location_1_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:54]   --->   Operation 122 'store' 'store_ln54' <Predicate = (and_ln52 & trunc_ln70 == 1)> <Delay = 1.02>
ST_2 : Operation 123 [1/1] (1.02ns)   --->   "%store_ln54 = store i8 0, i8 %helpedList_1_0" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:54]   --->   Operation 123 'store' 'store_ln54' <Predicate = (and_ln52 & trunc_ln70 == 1)> <Delay = 1.02>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln54 = br void %V22.i10.i1443198564.exit106" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:54]   --->   Operation 124 'br' 'br_ln54' <Predicate = (and_ln52 & trunc_ln70 == 1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (1.02ns)   --->   "%store_ln54 = store i8 0, i8 %location_0_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:54]   --->   Operation 125 'store' 'store_ln54' <Predicate = (and_ln52 & trunc_ln70 == 0)> <Delay = 1.02>
ST_2 : Operation 126 [1/1] (1.02ns)   --->   "%store_ln54 = store i8 0, i8 %helpedList_0_0" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:54]   --->   Operation 126 'store' 'store_ln54' <Predicate = (and_ln52 & trunc_ln70 == 0)> <Delay = 1.02>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln54 = br void %V22.i10.i1443198564.exit106" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:54]   --->   Operation 127 'br' 'br_ln54' <Predicate = (and_ln52 & trunc_ln70 == 0)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.02ns)   --->   "%store_ln55 = store i8 0, i8 %location_8_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 128 'store' 'store_ln55' <Predicate = (and_ln52 & trunc_ln70 != 0 & trunc_ln70 != 1 & trunc_ln70 != 2 & trunc_ln70 != 3 & trunc_ln70 != 4 & trunc_ln70 != 5 & trunc_ln70 != 6 & trunc_ln70 != 7)> <Delay = 1.02>
ST_2 : Operation 129 [1/1] (1.02ns)   --->   "%store_ln55 = store i8 0, i8 %helpedList_8_0" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 129 'store' 'store_ln55' <Predicate = (and_ln52 & trunc_ln70 != 0 & trunc_ln70 != 1 & trunc_ln70 != 2 & trunc_ln70 != 3 & trunc_ln70 != 4 & trunc_ln70 != 5 & trunc_ln70 != 6 & trunc_ln70 != 7)> <Delay = 1.02>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln55 = br void %V22.i10.i1443198564.exit106" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:55]   --->   Operation 130 'br' 'br_ln55' <Predicate = (and_ln52 & trunc_ln70 != 0 & trunc_ln70 != 1 & trunc_ln70 != 2 & trunc_ln70 != 3 & trunc_ln70 != 4 & trunc_ln70 != 5 & trunc_ln70 != 6 & trunc_ln70 != 7)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%J_current_1_load_1 = load i32 %J_current_1"   --->   Operation 131 'load' 'J_current_1_load_1' <Predicate = (and_ln52)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (1.15ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i8, i32 %p_read2323, i32 %p_read2424, i32 %p_read2525, i32 %p_read2626, i32 %p_read2727, i32 %p_read2828, i32 %p_read2929, i32 %p_read3030, i32 %p_read3131, i8 %index_1_load"   --->   Operation 132 'mux' 'tmp_s' <Predicate = (and_ln52)> <Delay = 1.15> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (1.78ns)   --->   "%sub_ln859 = sub i32 %J_current_1_load_1, i32 %tmp_s"   --->   Operation 133 'sub' 'sub_ln859' <Predicate = (and_ln52)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (1.39ns)   --->   "%add_ln75 = add i8 %index_1_load, i8 255"   --->   Operation 134 'add' 'add_ln75' <Predicate = (and_ln52)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (1.02ns)   --->   "%store_ln52 = store i8 %add_ln75, i8 %index_1" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:52]   --->   Operation 135 'store' 'store_ln52' <Predicate = (and_ln52)> <Delay = 1.02>
ST_2 : Operation 136 [1/1] (1.02ns)   --->   "%store_ln52 = store i32 %sub_ln859, i32 %J_current_1" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:52]   --->   Operation 136 'store' 'store_ln52' <Predicate = (and_ln52)> <Delay = 1.02>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%J_current_1_load = load i32 %J_current_1"   --->   Operation 149 'load' 'J_current_1_load' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%location_8_2_load = load i8 %location_8_2"   --->   Operation 150 'load' 'location_8_2_load' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%location_7_2_load = load i8 %location_7_2"   --->   Operation 151 'load' 'location_7_2_load' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%location_6_2_load = load i8 %location_6_2"   --->   Operation 152 'load' 'location_6_2_load' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%location_5_2_load = load i8 %location_5_2"   --->   Operation 153 'load' 'location_5_2_load' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%location_4_2_load = load i8 %location_4_2"   --->   Operation 154 'load' 'location_4_2_load' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%location_3_2_load = load i8 %location_3_2"   --->   Operation 155 'load' 'location_3_2_load' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%location_2_2_load = load i8 %location_2_2"   --->   Operation 156 'load' 'location_2_2_load' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%location_1_2_load = load i8 %location_1_2"   --->   Operation 157 'load' 'location_1_2_load' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%location_0_2_load = load i8 %location_0_2"   --->   Operation 158 'load' 'location_0_2_load' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_0_2_out, i8 %location_0_2_load"   --->   Operation 159 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_1_2_out, i8 %location_1_2_load"   --->   Operation 160 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_2_2_out, i8 %location_2_2_load"   --->   Operation 161 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_3_2_out, i8 %location_3_2_load"   --->   Operation 162 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_4_2_out, i8 %location_4_2_load"   --->   Operation 163 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_5_2_out, i8 %location_5_2_load"   --->   Operation 164 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_6_2_out, i8 %location_6_2_load"   --->   Operation 165 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_7_2_out, i8 %location_7_2_load"   --->   Operation 166 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_8_2_out, i8 %location_8_2_load"   --->   Operation 167 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %lhs_2_out, i8 %lhs_1"   --->   Operation 168 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_0_0_out, i8 %helpedList_0_0_load"   --->   Operation 169 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_1_0_out, i8 %helpedList_1_0_load"   --->   Operation 170 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_2_0_out, i8 %helpedList_2_0_load"   --->   Operation 171 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_3_0_out, i8 %helpedList_3_0_load"   --->   Operation 172 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_4_0_out, i8 %helpedList_4_0_load"   --->   Operation 173 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_5_0_out, i8 %helpedList_5_0_load"   --->   Operation 174 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_6_0_out, i8 %helpedList_6_0_load"   --->   Operation 175 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_7_0_out, i8 %helpedList_7_0_load"   --->   Operation 176 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_8_0_out, i8 %helpedList_8_0_load"   --->   Operation 177 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %index_1_out, i8 %index_1_load" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:70]   --->   Operation 178 'write' 'write_ln70' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %write_flag21_1_out, i1 %write_flag21_1"   --->   Operation 179 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %J_current_1_out, i32 %J_current_1_load"   --->   Operation 180 'write' 'write_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%write_ln232 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %rhs_1_out, i8 %rhs"   --->   Operation 181 'write' 'write_ln232' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %trunc_ln5_out, i4 %trunc_ln70" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:70]   --->   Operation 182 'write' 'write_ln70' <Predicate = (!and_ln52)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 183 'ret' 'ret_ln0' <Predicate = (!and_ln52)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%location_8_2_load_1 = load i8 %location_8_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:59]   --->   Operation 137 'load' 'location_8_2_load_1' <Predicate = (and_ln52)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%location_7_2_load_1 = load i8 %location_7_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:59]   --->   Operation 138 'load' 'location_7_2_load_1' <Predicate = (and_ln52)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%location_6_2_load_1 = load i8 %location_6_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:59]   --->   Operation 139 'load' 'location_6_2_load_1' <Predicate = (and_ln52)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%location_5_2_load_1 = load i8 %location_5_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:59]   --->   Operation 140 'load' 'location_5_2_load_1' <Predicate = (and_ln52)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%location_4_2_load_1 = load i8 %location_4_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:59]   --->   Operation 141 'load' 'location_4_2_load_1' <Predicate = (and_ln52)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%location_3_2_load_1 = load i8 %location_3_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:59]   --->   Operation 142 'load' 'location_3_2_load_1' <Predicate = (and_ln52)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%location_2_2_load_1 = load i8 %location_2_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:59]   --->   Operation 143 'load' 'location_2_2_load_1' <Predicate = (and_ln52)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%location_1_2_load_1 = load i8 %location_1_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:59]   --->   Operation 144 'load' 'location_1_2_load_1' <Predicate = (and_ln52)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%location_0_2_load_1 = load i8 %location_0_2" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:59]   --->   Operation 145 'load' 'location_0_2_load_1' <Predicate = (and_ln52)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.15ns)   --->   "%tmp_285 = mux i8 @_ssdm_op_Mux.ap_auto.9i8.i8, i8 %location_0_2_load_1, i8 %location_1_2_load_1, i8 %location_2_2_load_1, i8 %location_3_2_load_1, i8 %location_4_2_load_1, i8 %location_5_2_load_1, i8 %location_6_2_load_1, i8 %location_7_2_load_1, i8 %location_8_2_load_1, i8 %add_ln75" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:59]   --->   Operation 146 'mux' 'tmp_285' <Predicate = (and_ln52)> <Delay = 1.15> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (1.02ns)   --->   "%store_ln52 = store i8 %tmp_285, i8 %lhs" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:52]   --->   Operation 147 'store' 'store_ln52' <Predicate = (and_ln52)> <Delay = 1.02>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln52 = br void %while.cond18" [PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:52]   --->   Operation 148 'br' 'br_ln52' <Predicate = (and_ln52)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.03ns
The critical path consists of the following:
	'alloca' operation ('location_0_2') [77]  (0 ns)
	'store' operation ('store_ln0') of variable 'location_0_0_read' on local variable 'location_0_2' [110]  (1.03 ns)

 <State 2>: 5.45ns
The critical path consists of the following:
	'load' operation ('index_1_load', PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:70) on local variable 'index_1' [134]  (0 ns)
	'mux' operation ('rhs') [147]  (1.16 ns)
	'add' operation ('ret.V') [149]  (1.39 ns)
	'icmp' operation ('icmp_ln1077') [150]  (1.26 ns)
	'and' operation ('and_ln52', PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:52) [152]  (0.616 ns)
	blocking operation 1.03 ns on control path)

 <State 3>: 2.19ns
The critical path consists of the following:
	'load' operation ('location_8_2_load_1', PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:59) on local variable 'location_8_2' [196]  (0 ns)
	'mux' operation ('tmp_285', PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:59) [208]  (1.16 ns)
	'store' operation ('store_ln52', PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:52) of variable 'tmp_285', PHC_v1_v4_NPC_SDA_20khz/ThreadFunction.cpp:59 on local variable 'lhs' [209]  (1.03 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
