{
    "MlibObjs": {},
    "PrevCompiledModules": {
        "vcs_paramclassrepository": {
            "hEeZs_d": {
                "bytes": 3304416,
                "mod": "vcs_paramclassrepository",
                "out": "hEeZs_d.o",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.7/_prev_archive_1.a"
            }
        },
        "uvm_pkg": {
            "zr7M1_d": {
                "bytes": 3179074,
                "mod": "uvm_pkg",
                "out": "zr7M1_d.o",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.7/_prev_archive_1.a"
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 33222,
                "mod": "std",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.7/_prev_archive_1.a",
                "out": "reYIK_d.o"
            }
        },
        "testcase": {
            "PATxq_d": {
                "bytes": 72485,
                "mod": "testcase",
                "out": "PATxq_d.o",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.7/_26843_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7867,
                "mod": "...MASTER...",
                "mode": 4,
                "checksum": 0,
                "out": "objs/amcQw_d.o"
            }
        }
    },
    "CompileStatus": "Successful",
    "NameTable": {
        "uvm_pkg": [
            "uvm_pkg",
            "zr7M1",
            "module"
        ],
        "vcs_paramclassrepository": [
            "vcs_paramclassrepository",
            "hEeZs",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "testcase": [
            "testcase",
            "PATxq",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 245054,
        "archive": "archive.7/_26843_archive_1.a"
    },
    "stat": {
        "ru_childs_cgstart": {
            "ru_minflt": 0,
            "ru_stime_sec": 0.0,
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0
        },
        "ru_self_cgstart": {
            "ru_minflt": 27800,
            "ru_stime_sec": 0.040993000000000002,
            "ru_utime_sec": 3.8584130000000001,
            "ru_nivcsw": 4,
            "ru_nvcsw": 326,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0
        },
        "nMops": 185808,
        "mop/quad": 2.8266220430516467,
        "quadSpeed": 125948.17989695752,
        "nQuads": 65735,
        "CodeGen(%)": 11.915095972133638,
        "outputSizePerQuad": 4.0,
        "totalObjSize": 317539,
        "ru_childs_end": {
            "ru_minflt": 457,
            "ru_stime_sec": 0.0029989999999999999,
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 2,
            "ru_nvcsw": 1,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0
        },
        "ru_self_end": {
            "ru_minflt": 38230,
            "ru_stime_sec": 0.052991000000000003,
            "ru_utime_sec": 4.3803340000000004,
            "ru_nivcsw": 5,
            "ru_nvcsw": 327,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0
        },
        "Frontend(%)": 88.084904027866358,
        "mopSpeed": 356007.90157897439,
        "peak_mem_kb": 254420
    },
    "LVLData": [
        "SIM"
    ],
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "vcs_paramclassrepository",
        "std",
        "uvm_pkg",
        "testcase",
        "testcase"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.26843.json"
    ],
    "Misc": {
        "daidir": "simv.daidir",
        "csrc": "csrc",
        "cwd": "/home/sf10021/Labs/lab0-HelloWorld.PRACTICE",
        "csrc_abs": "/home/sf10021/Labs/lab0-HelloWorld.PRACTICE/csrc",
        "daidir_abs": "/home/sf10021/Labs/lab0-HelloWorld.PRACTICE/simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.7"
    }
}