<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:40:18.525+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_60_2' (loop 'VITIS_LOOP_60_2'): Unable to enforce a carried dependence constraint (II = 89, distance = 1, offset = 1) between axis read operation ('empty_154') on port 'in_stream_V_data_V' and axis read operation ('empty_65') on port 'in_stream_V_data_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:40:10.847+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_60_2' (loop 'VITIS_LOOP_60_2'): Unable to enforce a carried dependence constraint (II = 88, distance = 1, offset = 1) between axis read operation ('empty_153') on port 'in_stream_V_data_V' and axis read operation ('empty_65') on port 'in_stream_V_data_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:40:10.062+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_60_2' (loop 'VITIS_LOOP_60_2'): Unable to enforce a carried dependence constraint (II = 86, distance = 1, offset = 1) between axis read operation ('empty_151') on port 'in_stream_V_data_V' and axis read operation ('empty_65') on port 'in_stream_V_data_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:40:10.035+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_60_2' (loop 'VITIS_LOOP_60_2'): Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1) between axis read operation ('empty_147') on port 'in_stream_V_data_V' and axis read operation ('empty_65') on port 'in_stream_V_data_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:40:10.008+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_60_2' (loop 'VITIS_LOOP_60_2'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between axis read operation ('empty_132') on port 'in_stream_V_data_V' and axis read operation ('empty_65') on port 'in_stream_V_data_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:40:09.606+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_60_2' (loop 'VITIS_LOOP_60_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_69') on port 'in_stream_V_data_V' and axis read operation ('empty_65') on port 'in_stream_V_data_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:40:09.195+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_60_2' (loop 'VITIS_LOOP_60_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_68') on port 'in_stream_V_data_V' and axis read operation ('empty_65') on port 'in_stream_V_data_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:40:08.743+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_60_2' (loop 'VITIS_LOOP_60_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_67') on port 'in_stream_V_data_V' and axis read operation ('empty_65') on port 'in_stream_V_data_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:40:08.732+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_60_2' (loop 'VITIS_LOOP_60_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_66') on port 'in_stream_V_data_V' and axis read operation ('empty_65') on port 'in_stream_V_data_V'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:40:08.722+0200" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed&lt;33, 33>' to 'sqrt_fixed_33_33_s'." projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:40:07.190+0200" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis_HLS/Hyperspectral_DataFlow/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:55]&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=90)&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_hyperspectral_hw_wrapped_t...&#xA;Compiling module work.glbl&#xA;Built simulation snapshot hyperspectral_hw_wrapped&#xA;&#xA;&#xA;****** xsim v2022.1 (64-bit)&#xA;  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/hyperspectral_hw_wrapped/xsim_script.tcl&#xA;# xsim {hyperspectral_hw_wrapped} -autoloadwcfg -tclbatch {hyperspectral_hw_wrapped.tcl}&#xA;Time resolution is 1 ps&#xA;source hyperspectral_hw_wrapped.tcl&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;1846445000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 1846505 ns : File &quot;/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis_HLS/Hyperspectral_DataFlow/solution1/sim/verilog/hyperspectral_hw_wrapped.autotb.v&quot; Line 446&#xA;run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2708.805 ; gain = 0.000 ; free physical = 22237 ; free virtual = 26442&#xA;## quit" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:42:26.908+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis_HLS/Hyperspectral_DataFlow/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:47]" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:41:55.430+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis_HLS/Hyperspectral_DataFlow/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:55]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package std.standard&#xA;Compiling package std.textio&#xA;Compiling package ieee.std_logic_1164&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp&#xA;Compiling package ieee.numeric_std&#xA;Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg&#xA;Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts&#xA;Compiling package ieee.math_real&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...&#xA;Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg&#xA;Compiling package ieee.std_logic_arith&#xA;Compiling package ieee.std_logic_signed&#xA;Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg&#xA;Compiling package floating_point_v7_1_14.flt_utils&#xA;Compiling package floating_point_v7_1_14.vt2mutils&#xA;Compiling package floating_point_v7_1_14.vt2mcomps&#xA;Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp&#xA;Compiling package unisim.vcomponents&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.hyperspectral_hw_wrapped_pixels_...&#xA;Compiling module xil_defaultlib.hyperspectral_hw_wrapped_ref_pix...&#xA;Compiling module xil_defaultlib.hyperspectral_hw_wrapped_flow_co...&#xA;Compiling module xil_defaultlib.hyperspectral_hw_wrapped_hypersp...&#xA;Compiling module xil_defaultlib.hyperspectral_hw_wrapped_sqrt_fi...&#xA;Compiling module xil_defaultlib.hyperspectral_hw_wrapped_mul_mul...&#xA;Compiling module xil_defaultlib.hyperspectral_hw_wrapped_mac_mul...&#xA;Compiling module xil_defaultlib.hyperspectral_hw_wrapped_hypersp...&#xA;Compiling module xil_defaultlib.hyperspectral_hw_wrapped_mux_179...&#xA;Compiling module xil_defaultlib.hyperspectral_hw_wrapped_hypersp...&#xA;Compiling module xil_defaultlib.hyperspectral_hw_wrapped_CONTROL...&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily=&quot;zynquplus...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily=&quot;zynquplus...]&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0)\]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily=&quot;zy...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xA;Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xA;Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;zyn...]&#xA;Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xA;Compiling module unisims_ver.x_lut1_mux2&#xA;Compiling module unisims_ver.LUT1&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]&#xA;Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]&#xA;Compiling module xil_defaultlib.hyperspectral_hw_wrapped_uitofp_...&#xA;Compiling module xil_defaultlib.hyperspectral_hw_wrapped_regslic...&#xA;Compiling module xil_defaultlib.hyperspectral_hw_wrapped&#xA;Compiling module xil_defaultlib.fifo(DEPTH=184410,WIDTH=32)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=184410,WIDTH=4)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=184410,WIDTH=1)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=184410,WIDTH=5)&#xA;Compiling module xil_defaultlib.AESL_axi_s_in_stream&#xA;Compiling module xil_defaultlib.fifo(DEPTH=93,WIDTH=32)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=93,WIDTH=4)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=93,WIDTH=1)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=93,WIDTH=5)&#xA;Compiling module xil_defaultlib.AESL_axi_s_out_stream&#xA;Compiling module xil_defaultlib.AESL_axi_slave_CONTROL_BUS" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:41:55.427+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis_HLS/Hyperspectral_DataFlow/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:47]" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:41:53.296+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis_HLS/Hyperspectral_DataFlow/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:24]" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:41:53.293+0200" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis_HLS/Hyperspectral_DataFlow/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:34]" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:41:49.253+0200" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:41:49.141+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'hyperspectral_hw_wrapped_uitofp_32ns_32_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:41:36.361+0200" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'hyperspectral_hw_wrapped_uitofp_32ns_32_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="Hyperspectral_DataFlow" solutionName="solution1" date="2024-10-10T03:42:50.493+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
