###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        10676   # Number of WRITE/WRITEP commands
num_reads_done                 =      1257360   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1083602   # Number of read row buffer hits
num_read_cmds                  =      1257363   # Number of READ/READP commands
num_writes_done                =        10676   # Number of read requests issued
num_write_row_hits             =         3891   # Number of write row buffer hits
num_act_cmds                   =       181298   # Number of ACT commands
num_pre_cmds                   =       181273   # Number of PRE commands
num_ondemand_pres              =       158530   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9474426   # Cyles of rank active rank.0
rank_active_cycles.1           =      9279069   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       525574   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       720931   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1182407   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31461   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        13634   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5708   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4923   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5011   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1790   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          981   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          944   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          823   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20374   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            7   # Write cmd latency (cycles)
write_latency[80-99]           =            6   # Write cmd latency (cycles)
write_latency[100-119]         =           14   # Write cmd latency (cycles)
write_latency[120-139]         =           11   # Write cmd latency (cycles)
write_latency[140-159]         =           19   # Write cmd latency (cycles)
write_latency[160-179]         =           35   # Write cmd latency (cycles)
write_latency[180-199]         =           27   # Write cmd latency (cycles)
write_latency[200-]            =        10556   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       415073   # Read request latency (cycles)
read_latency[40-59]            =       150704   # Read request latency (cycles)
read_latency[60-79]            =       119835   # Read request latency (cycles)
read_latency[80-99]            =        76871   # Read request latency (cycles)
read_latency[100-119]          =        62447   # Read request latency (cycles)
read_latency[120-139]          =        56573   # Read request latency (cycles)
read_latency[140-159]          =        45835   # Read request latency (cycles)
read_latency[160-179]          =        38303   # Read request latency (cycles)
read_latency[180-199]          =        32169   # Read request latency (cycles)
read_latency[200-]             =       259547   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.32946e+07   # Write energy
read_energy                    =  5.06969e+09   # Read energy
act_energy                     =  4.96031e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.52276e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.46047e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91204e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79014e+09   # Active standby energy rank.1
average_read_latency           =      150.898   # Average read request latency (cycles)
average_interarrival           =      7.88609   # Average request interarrival latency (cycles)
total_energy                   =  1.86242e+10   # Total energy (pJ)
average_power                  =      1862.42   # Average power (mW)
average_bandwidth              =      10.8206   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        11649   # Number of WRITE/WRITEP commands
num_reads_done                 =      1356502   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1093134   # Number of read row buffer hits
num_read_cmds                  =      1356500   # Number of READ/READP commands
num_writes_done                =        11651   # Number of read requests issued
num_write_row_hits             =         4179   # Number of write row buffer hits
num_act_cmds                   =       272135   # Number of ACT commands
num_pre_cmds                   =       272111   # Number of PRE commands
num_ondemand_pres              =       248904   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9360734   # Cyles of rank active rank.0
rank_active_cycles.1           =      9344583   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       639266   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       655417   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1285129   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31478   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        12461   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5270   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4879   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4751   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1543   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          902   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          818   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          777   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20171   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =            3   # Write cmd latency (cycles)
write_latency[80-99]           =            4   # Write cmd latency (cycles)
write_latency[100-119]         =            8   # Write cmd latency (cycles)
write_latency[120-139]         =           12   # Write cmd latency (cycles)
write_latency[140-159]         =           25   # Write cmd latency (cycles)
write_latency[160-179]         =           27   # Write cmd latency (cycles)
write_latency[180-199]         =           44   # Write cmd latency (cycles)
write_latency[200-]            =        11525   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       350998   # Read request latency (cycles)
read_latency[40-59]            =       143216   # Read request latency (cycles)
read_latency[60-79]            =       144488   # Read request latency (cycles)
read_latency[80-99]            =        90813   # Read request latency (cycles)
read_latency[100-119]          =        77065   # Read request latency (cycles)
read_latency[120-139]          =        71133   # Read request latency (cycles)
read_latency[140-159]          =        56463   # Read request latency (cycles)
read_latency[160-179]          =        47125   # Read request latency (cycles)
read_latency[180-199]          =        39898   # Read request latency (cycles)
read_latency[200-]             =       335295   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.81518e+07   # Write energy
read_energy                    =  5.46941e+09   # Read energy
act_energy                     =  7.44561e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.06848e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =    3.146e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8411e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83102e+09   # Active standby energy rank.1
average_read_latency           =      174.637   # Average read request latency (cycles)
average_interarrival           =      7.30898   # Average request interarrival latency (cycles)
total_energy                   =  1.92703e+10   # Total energy (pJ)
average_power                  =      1927.03   # Average power (mW)
average_bandwidth              =      11.6749   # Average bandwidth
