# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/FP_ADDER_8E_8F.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\..\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\..\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\..\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Error: COMP96_0018: accumulator.vhd : (46, 2): Identifier expected.
# Compile Architecture "arch" of Entity "accumulator"
# Too many errors - compilation terminated
# Error: COMP96_0078: accumulator.vhd : (72, 25): Unknown identifier "array_type_varx16bits".
# Error: COMP96_0078: accumulator.vhd : (72, 47): Unknown identifier "g_layer_1_adders".
# Error: COMP96_0064: accumulator.vhd : (72, 25): Unknown type.
# Error: COMP96_0078: accumulator.vhd : (73, 25): Unknown identifier "array_type_varx16bits".
# Error: COMP96_0078: accumulator.vhd : (73, 47): Unknown identifier "g_layer_2_adders".
# Error: COMP96_0064: accumulator.vhd : (73, 25): Unknown type.
# Error: COMP96_0078: accumulator.vhd : (74, 25): Unknown identifier "array_type_varx16bits".
# Error: COMP96_0078: accumulator.vhd : (74, 47): Unknown identifier "g_layer_3_adders".
# Error: COMP96_0064: accumulator.vhd : (74, 25): Unknown type.
# Error: COMP96_0078: accumulator.vhd : (75, 25): Unknown identifier "array_type_varx16bits".
# Error: COMP96_0078: accumulator.vhd : (75, 47): Unknown identifier "g_layer_4_adders".
# Error: COMP96_0064: accumulator.vhd : (75, 25): Unknown type.
# Error: COMP96_0078: accumulator.vhd : (76, 25): Unknown identifier "array_type_varx16bits".
# Error: COMP96_0078: accumulator.vhd : (76, 47): Unknown identifier "g_layer_5_adders".
# Error: COMP96_0064: accumulator.vhd : (76, 25): Unknown type.
# Error: COMP96_0078: accumulator.vhd : (77, 25): Unknown identifier "array_type_varx16bits".
# Error: COMP96_0078: accumulator.vhd : (77, 47): Unknown identifier "g_layer_6_adders".
# Error: COMP96_0064: accumulator.vhd : (77, 25): Unknown type.
# Error: COMP96_0078: accumulator.vhd : (78, 25): Unknown identifier "array_type_varx16bits".
# Error: COMP96_0078: accumulator.vhd : (78, 47): Unknown identifier "g_layer_7_adders".
# Error: COMP96_0064: accumulator.vhd : (78, 25): Unknown type.
# Error: COMP96_0078: accumulator.vhd : (94, 26): Unknown identifier "g_layer_1_adders".
# Error: COMP96_0133: accumulator.vhd : (94, 26): Cannot find object declaration.
# Error: COMP96_0094: accumulator.vhd : (94, 26): Locally static expression is required in the range definition.
# Error: COMP96_0081: accumulator.vhd : (94, 26): Enumeration or integer type expected.
# Error: COMP96_0251: accumulator.vhd : (94, 26): Discrete range in the iteration scheme is invalid.
# Error: COMP96_0078: accumulator.vhd : (98, 9): Unknown identifier "products_array".
# Error: COMP96_0078: accumulator.vhd : (99, 9): Unknown identifier "products_array".
# Error: COMP96_0133: accumulator.vhd : (98, 9): Cannot find object declaration.
# Error: COMP96_0289: accumulator.vhd : (98, 9): Prefix of index must be an array.
# Error: COMP96_0133: accumulator.vhd : (99, 9): Cannot find object declaration.
# Error: COMP96_0289: accumulator.vhd : (99, 9): Prefix of index must be an array.
# Error: COMP96_0289: accumulator.vhd : (101, 14): Prefix of index must be an array.
# Error: COMP96_0104: accumulator.vhd : (98, 4): Undefined type of expression.
# Error: COMP96_0104: accumulator.vhd : (99, 4): Undefined type of expression.
# Error: COMP96_0104: accumulator.vhd : (101, 4): Undefined type of expression.
# Error: COMP96_0133: accumulator.vhd : (99, 9): Cannot find object declaration.
# Error: COMP96_0078: accumulator.vhd : (105, 26): Unknown identifier "g_layer_2_adders".
# Error: COMP96_0133: accumulator.vhd : (105, 26): Cannot find object declaration.
# Error: COMP96_0094: accumulator.vhd : (105, 26): Locally static expression is required in the range definition.
# Error: COMP96_0081: accumulator.vhd : (105, 26): Enumeration or integer type expected.
# Error: COMP96_0251: accumulator.vhd : (105, 26): Discrete range in the iteration scheme is invalid.
# Error: COMP96_0289: accumulator.vhd : (109, 9): Prefix of index must be an array.
# Error: COMP96_0289: accumulator.vhd : (110, 9): Prefix of index must be an array.
# Error: COMP96_0289: accumulator.vhd : (112, 14): Prefix of index must be an array.
# Error: COMP96_0104: accumulator.vhd : (109, 4): Undefined type of expression.
# Error: COMP96_0104: accumulator.vhd : (110, 4): Undefined type of expression.
# Error: COMP96_0104: accumulator.vhd : (112, 4): Undefined type of expression.
# Error: COMP96_0078: accumulator.vhd : (116, 26): Unknown identifier "g_layer_3_adders".
# Error: COMP96_0133: accumulator.vhd : (116, 26): Cannot find object declaration.
# Error: COMP96_0094: accumulator.vhd : (116, 26): Locally static expression is required in the range definition.
# Error: COMP96_0081: accumulator.vhd : (116, 26): Enumeration or integer type expected.
# Error: COMP96_0251: accumulator.vhd : (116, 26): Discrete range in the iteration scheme is invalid.
# Error: COMP96_0289: accumulator.vhd : (120, 9): Prefix of index must be an array.
# Error: COMP96_0289: accumulator.vhd : (121, 9): Prefix of index must be an array.
# Error: COMP96_0289: accumulator.vhd : (123, 14): Prefix of index must be an array.
# Error: COMP96_0104: accumulator.vhd : (120, 4): Undefined type of expression.
# Error: COMP96_0104: accumulator.vhd : (121, 4): Undefined type of expression.
# Error: COMP96_0104: accumulator.vhd : (123, 4): Undefined type of expression.
# Error: COMP96_0078: accumulator.vhd : (127, 26): Unknown identifier "g_layer_4_adders".
# Error: COMP96_0133: accumulator.vhd : (127, 26): Cannot find object declaration.
# Error: COMP96_0094: accumulator.vhd : (127, 26): Locally static expression is required in the range definition.
# Error: COMP96_0081: accumulator.vhd : (127, 26): Enumeration or integer type expected.
# Error: COMP96_0251: accumulator.vhd : (127, 26): Discrete range in the iteration scheme is invalid.
# Error: COMP96_0289: accumulator.vhd : (131, 9): Prefix of index must be an array.
# Error: COMP96_0289: accumulator.vhd : (132, 9): Prefix of index must be an array.
# Error: COMP96_0289: accumulator.vhd : (134, 14): Prefix of index must be an array.
# Error: COMP96_0104: accumulator.vhd : (131, 4): Undefined type of expression.
# Error: COMP96_0104: accumulator.vhd : (132, 4): Undefined type of expression.
# Error: COMP96_0104: accumulator.vhd : (134, 4): Undefined type of expression.
# Error: COMP96_0078: accumulator.vhd : (138, 26): Unknown identifier "g_layer_5_adders".
# Error: COMP96_0133: accumulator.vhd : (138, 26): Cannot find object declaration.
# Error: COMP96_0094: accumulator.vhd : (138, 26): Locally static expression is required in the range definition.
# Error: COMP96_0081: accumulator.vhd : (138, 26): Enumeration or integer type expected.
# Error: COMP96_0251: accumulator.vhd : (138, 26): Discrete range in the iteration scheme is invalid.
# Error: COMP96_0289: accumulator.vhd : (142, 9): Prefix of index must be an array.
# Error: COMP96_0289: accumulator.vhd : (143, 9): Prefix of index must be an array.
# Error: COMP96_0289: accumulator.vhd : (145, 14): Prefix of index must be an array.
# Error: COMP96_0104: accumulator.vhd : (142, 4): Undefined type of expression.
# Error: COMP96_0104: accumulator.vhd : (143, 4): Undefined type of expression.
# Error: COMP96_0104: accumulator.vhd : (145, 4): Undefined type of expression.
# Error: COMP96_0078: accumulator.vhd : (150, 26): Unknown identifier "g_layer_6_adders".
# Error: COMP96_0133: accumulator.vhd : (150, 26): Cannot find object declaration.
# Error: COMP96_0094: accumulator.vhd : (150, 26): Locally static expression is required in the range definition.
# Error: COMP96_0081: accumulator.vhd : (150, 26): Enumeration or integer type expected.
# Error: COMP96_0251: accumulator.vhd : (150, 26): Discrete range in the iteration scheme is invalid.
# Error: COMP96_0289: accumulator.vhd : (154, 9): Prefix of index must be an array.
# Error: COMP96_0289: accumulator.vhd : (155, 9): Prefix of index must be an array.
# Error: COMP96_0289: accumulator.vhd : (157, 14): Prefix of index must be an array.
# Error: COMP96_0104: accumulator.vhd : (154, 4): Undefined type of expression.
# Error: COMP96_0104: accumulator.vhd : (155, 4): Undefined type of expression.
# Error: COMP96_0104: accumulator.vhd : (157, 4): Undefined type of expression.
# Error: COMP96_0289: accumulator.vhd : (174, 8): Prefix of index must be an array.
# Error: COMP96_0289: accumulator.vhd : (175, 8): Prefix of index must be an array.
# Error: COMP96_0289: accumulator.vhd : (177, 13): Prefix of index must be an array.
# Error: COMP96_0104: accumulator.vhd : (174, 3): Undefined type of expression.
# Error: COMP96_0104: accumulator.vhd : (175, 3): Undefined type of expression.
# Error: COMP96_0104: accumulator.vhd : (177, 3): Undefined type of expression.
# Error: COMP96_0078: accumulator.vhd : (183, 23): Unknown identifier "g_layer_3_adders".
# Compile failure 100 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Error: COMP96_0025: volume_mux.vhd : (82, 18): Identifier or string literal expected.
# Error: COMP96_0329: volume_mux.vhd : (89, 3): Generate statement must have a label.
# Error: COMP96_0019: volume_mux.vhd : (89, 81): Keyword 'generate' expected.
# Error: COMP96_0019: volume_mux.vhd : (93, 3): Keyword 'end' expected.
# Error: COMP96_0016: volume_mux.vhd : (93, 8): Design unit declaration expected.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\..\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\..\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\..\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\..\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 5 Errors 0 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network_7.bde'.
# DRC: Warning: input_fifo_network_7.bde - 0 error(s), 31 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\input_fifo_network_7.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network_7.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network_11.bde'.
# DRC: Warning: input_fifo_network_11.bde - 0 error(s), 44 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\input_fifo_network_11.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network_11.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network_3.bde'.
# DRC: Warning: input_fifo_network_3.bde - 0 error(s), 15 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\input_fifo_network_3.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network_3.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0078: src/accumulator.vhd : (72, 25): Unknown identifier "array_type_varx16bits".
# Error: COMP96_0064: src/accumulator.vhd : (72, 25): Unknown type.
# Error: COMP96_0078: src/accumulator.vhd : (73, 25): Unknown identifier "array_type_varx16bits".
# Error: COMP96_0064: src/accumulator.vhd : (73, 25): Unknown type.
# Error: COMP96_0078: src/accumulator.vhd : (74, 25): Unknown identifier "array_type_varx16bits".
# Error: COMP96_0064: src/accumulator.vhd : (74, 25): Unknown type.
# Error: COMP96_0078: src/accumulator.vhd : (75, 25): Unknown identifier "array_type_varx16bits".
# Error: COMP96_0064: src/accumulator.vhd : (75, 25): Unknown type.
# Error: COMP96_0078: src/accumulator.vhd : (76, 25): Unknown identifier "array_type_varx16bits".
# Error: COMP96_0064: src/accumulator.vhd : (76, 25): Unknown type.
# Error: COMP96_0078: src/accumulator.vhd : (77, 25): Unknown identifier "array_type_varx16bits".
# Error: COMP96_0064: src/accumulator.vhd : (77, 25): Unknown type.
# Error: COMP96_0078: src/accumulator.vhd : (78, 25): Unknown identifier "array_type_varx16bits".
# Error: COMP96_0064: src/accumulator.vhd : (78, 25): Unknown type.
# Error: COMP96_0078: src/accumulator.vhd : (98, 9): Unknown identifier "products_array".
# Error: COMP96_0078: src/accumulator.vhd : (99, 9): Unknown identifier "products_array".
# Error: COMP96_0133: src/accumulator.vhd : (98, 9): Cannot find object declaration.
# Error: COMP96_0289: src/accumulator.vhd : (98, 9): Prefix of index must be an array.
# Error: COMP96_0133: src/accumulator.vhd : (99, 9): Cannot find object declaration.
# Error: COMP96_0289: src/accumulator.vhd : (99, 9): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (101, 14): Prefix of index must be an array.
# Error: COMP96_0104: src/accumulator.vhd : (98, 4): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (99, 4): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (101, 4): Undefined type of expression.
# Error: COMP96_0133: src/accumulator.vhd : (99, 9): Cannot find object declaration.
# Error: COMP96_0289: src/accumulator.vhd : (109, 9): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (110, 9): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (112, 14): Prefix of index must be an array.
# Error: COMP96_0104: src/accumulator.vhd : (109, 4): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (110, 4): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (112, 4): Undefined type of expression.
# Error: COMP96_0289: src/accumulator.vhd : (120, 9): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (121, 9): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (123, 14): Prefix of index must be an array.
# Error: COMP96_0104: src/accumulator.vhd : (120, 4): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (121, 4): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (123, 4): Undefined type of expression.
# Error: COMP96_0289: src/accumulator.vhd : (131, 9): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (132, 9): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (134, 14): Prefix of index must be an array.
# Error: COMP96_0104: src/accumulator.vhd : (131, 4): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (132, 4): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (134, 4): Undefined type of expression.
# Error: COMP96_0289: src/accumulator.vhd : (142, 9): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (143, 9): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (145, 14): Prefix of index must be an array.
# Error: COMP96_0104: src/accumulator.vhd : (142, 4): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (143, 4): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (145, 4): Undefined type of expression.
# Error: COMP96_0289: src/accumulator.vhd : (154, 9): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (155, 9): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (157, 14): Prefix of index must be an array.
# Error: COMP96_0104: src/accumulator.vhd : (154, 4): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (155, 4): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (157, 4): Undefined type of expression.
# Error: COMP96_0289: src/accumulator.vhd : (174, 8): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (175, 8): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (177, 13): Prefix of index must be an array.
# Error: COMP96_0104: src/accumulator.vhd : (174, 3): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (175, 3): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (177, 3): Undefined type of expression.
# Error: COMP96_0289: src/accumulator.vhd : (182, 8): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (183, 8): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (185, 13): Prefix of index must be an array.
# Error: COMP96_0104: src/accumulator.vhd : (182, 3): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (183, 3): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (185, 3): Undefined type of expression.
# Error: COMP96_0289: src/accumulator.vhd : (190, 8): Prefix of index must be an array.
# Error: COMP96_0289: src/accumulator.vhd : (191, 8): Prefix of index must be an array.
# Error: COMP96_0104: src/accumulator.vhd : (190, 3): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (191, 3): Undefined type of expression.
# Error: COMP96_0078: src/accumulator.vhd : (213, 8): Unknown identifier "delay_counter".
# Error: COMP96_0133: src/accumulator.vhd : (213, 8): Cannot find object declaration.
# Error: COMP96_0077: src/accumulator.vhd : (213, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: src/accumulator.vhd : (214, 6): Unknown identifier "delay_counter".
# Error: COMP96_0133: src/accumulator.vhd : (214, 6): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (214, 23): Unknown identifier "delay_counter".
# Error: COMP96_0078: src/accumulator.vhd : (218, 6): Unknown identifier "delay_counter".
# Error: COMP96_0133: src/accumulator.vhd : (218, 6): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (218, 23): Unknown identifier "delay_counter".
# Error: COMP96_0617: src/accumulator.vhd : (220, 18): Assignment target incompatible with right side. Cannot convert 'STD_LOGIC_VECTOR' to 'SIGNED'.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile failure 81 Errors 3 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Error: COMP96_0025: src/volume_mux.vhd : (82, 18): Identifier or string literal expected.
# Error: COMP96_0329: src/volume_mux.vhd : (89, 3): Generate statement must have a label.
# Error: COMP96_0019: src/volume_mux.vhd : (89, 81): Keyword 'generate' expected.
# Error: COMP96_0019: src/volume_mux.vhd : (93, 3): Keyword 'end' expected.
# Error: COMP96_0016: src/volume_mux.vhd : (93, 8): Design unit declaration expected.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 5 Errors 0 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0078: src/accumulator.vhd : (98, 9): Unknown identifier "products_array".
# Error: COMP96_0078: src/accumulator.vhd : (99, 9): Unknown identifier "products_array".
# Error: COMP96_0133: src/accumulator.vhd : (98, 9): Cannot find object declaration.
# Error: COMP96_0289: src/accumulator.vhd : (98, 9): Prefix of index must be an array.
# Error: COMP96_0133: src/accumulator.vhd : (99, 9): Cannot find object declaration.
# Error: COMP96_0289: src/accumulator.vhd : (99, 9): Prefix of index must be an array.
# Error: COMP96_0104: src/accumulator.vhd : (98, 4): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (99, 4): Undefined type of expression.
# Error: COMP96_0133: src/accumulator.vhd : (99, 9): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (213, 8): Unknown identifier "delay_counter".
# Error: COMP96_0133: src/accumulator.vhd : (213, 8): Cannot find object declaration.
# Error: COMP96_0077: src/accumulator.vhd : (213, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: src/accumulator.vhd : (214, 6): Unknown identifier "delay_counter".
# Error: COMP96_0133: src/accumulator.vhd : (214, 6): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (214, 23): Unknown identifier "delay_counter".
# Error: COMP96_0078: src/accumulator.vhd : (218, 6): Unknown identifier "delay_counter".
# Error: COMP96_0133: src/accumulator.vhd : (218, 6): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (218, 23): Unknown identifier "delay_counter".
# Error: COMP96_0617: src/accumulator.vhd : (220, 18): Assignment target incompatible with right side. Cannot convert 'STD_LOGIC_VECTOR' to 'SIGNED'.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile failure 19 Errors 3 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Error: COMP96_0025: src/volume_mux.vhd : (82, 18): Identifier or string literal expected.
# Error: COMP96_0329: src/volume_mux.vhd : (89, 3): Generate statement must have a label.
# Error: COMP96_0019: src/volume_mux.vhd : (89, 81): Keyword 'generate' expected.
# Error: COMP96_0019: src/volume_mux.vhd : (93, 3): Keyword 'end' expected.
# Error: COMP96_0016: src/volume_mux.vhd : (93, 8): Design unit declaration expected.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 5 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0617: src/accumulator.vhd : (224, 18): Assignment target incompatible with right side. Cannot convert 'STD_LOGIC_VECTOR' to 'SIGNED'.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile failure 1 Errors 3 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Error: COMP96_0025: src/volume_mux.vhd : (82, 18): Identifier or string literal expected.
# Error: COMP96_0329: src/volume_mux.vhd : (89, 3): Generate statement must have a label.
# Error: COMP96_0019: src/volume_mux.vhd : (89, 81): Keyword 'generate' expected.
# Error: COMP96_0019: src/volume_mux.vhd : (93, 3): Keyword 'end' expected.
# Error: COMP96_0016: src/volume_mux.vhd : (93, 8): Design unit declaration expected.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 5 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Error: COMP96_0025: src/volume_mux.vhd : (82, 18): Identifier or string literal expected.
# Error: COMP96_0329: src/volume_mux.vhd : (89, 3): Generate statement must have a label.
# Error: COMP96_0019: src/volume_mux.vhd : (89, 81): Keyword 'generate' expected.
# Error: COMP96_0019: src/volume_mux.vhd : (93, 3): Keyword 'end' expected.
# Error: COMP96_0016: src/volume_mux.vhd : (93, 8): Design unit declaration expected.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 5 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 23 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Error: COMP96_0025: src/volume_mux.vhd : (82, 18): Identifier or string literal expected.
# Error: COMP96_0329: src/volume_mux.vhd : (89, 3): Generate statement must have a label.
# Error: COMP96_0019: src/volume_mux.vhd : (89, 81): Keyword 'generate' expected.
# Error: COMP96_0019: src/volume_mux.vhd : (93, 3): Keyword 'end' expected.
# Error: COMP96_0016: src/volume_mux.vhd : (93, 8): Design unit declaration expected.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 5 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 23 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Error: COMP96_0025: src/volume_mux.vhd : (82, 18): Identifier or string literal expected.
# Error: COMP96_0329: src/volume_mux.vhd : (89, 3): Generate statement must have a label.
# Error: COMP96_0019: src/volume_mux.vhd : (89, 81): Keyword 'generate' expected.
# Error: COMP96_0019: src/volume_mux.vhd : (93, 3): Keyword 'end' expected.
# Error: COMP96_0016: src/volume_mux.vhd : (93, 8): Design unit declaration expected.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 5 Errors 0 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# filter_top.bde: Updating instances of symbol 'accumulator' from library 'Convolution_Layer' (DSP_ACCUMULATOR)
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde'.
# DRC: Warning: normalizer.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\normalizer.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 23 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde'.
# DRC: Warning: Convolution_Layer_Top.bde - 0 error(s), 40 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\Convolution_Layer_Top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Error: COMP96_0025: src/volume_mux.vhd : (82, 18): Identifier or string literal expected.
# Error: COMP96_0329: src/volume_mux.vhd : (89, 3): Generate statement must have a label.
# Error: COMP96_0019: src/volume_mux.vhd : (89, 81): Keyword 'generate' expected.
# Error: COMP96_0019: src/volume_mux.vhd : (93, 3): Keyword 'end' expected.
# Error: COMP96_0016: src/volume_mux.vhd : (93, 8): Design unit declaration expected.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 5 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 20 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/volume_router.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/volume_mux.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Error: COMP96_0025: src/volume_mux.vhd : (82, 18): Identifier or string literal expected.
# Error: COMP96_0329: src/volume_mux.vhd : (89, 3): Generate statement must have a label.
# Error: COMP96_0019: src/volume_mux.vhd : (89, 81): Keyword 'generate' expected.
# Error: COMP96_0019: src/volume_mux.vhd : (93, 3): Keyword 'end' expected.
# Error: COMP96_0016: src/volume_mux.vhd : (93, 8): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/volume_mux.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/weights_router.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# Error: COMP96_0049: src/weights_router.vhd : (171, 33): Syntax error in expression.
# Compile failure 1 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/weights_router.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# Error: COMP96_0078: src/weights_router.vhd : (128, 166): Unknown identifier "i_acc_ready".
# Error: COMP96_0348: src/weights_router.vhd : (128, 166): Name on sensitivity list must denote a signal.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/weights_router.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/volume_router.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# filter_top.bde: Updating instances of symbol 'volume_router' from library 'Convolution_Layer' (VOLUME_ROW_ROUTER)
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0019: src/accumulator.vhd : (258, 6): Keyword 'if' expected.
# Error: COMP96_0015: src/accumulator.vhd : (258, 6): ';' expected.
# Error: COMP96_0019: src/accumulator.vhd : (315, 5): Keyword 'process' expected.
# Error: COMP96_0019: src/accumulator.vhd : (316, 0): Keyword 'end' expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0078: src/accumulator.vhd : (216, 8): Unknown identifier "kernel_sum_reg".
# Error: COMP96_0078: src/accumulator.vhd : (218, 13): Unknown identifier "kernel_sum_result".
# Error: COMP96_0133: src/accumulator.vhd : (216, 8): Cannot find object declaration.
# Error: COMP96_0133: src/accumulator.vhd : (218, 13): Cannot find object declaration.
# Error: COMP96_0104: src/accumulator.vhd : (216, 3): Undefined type of expression.
# Error: COMP96_0104: src/accumulator.vhd : (218, 3): Undefined type of expression.
# Compile failure 6 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# filter_top.bde: Updating instances of symbol 'accumulator' from library 'Convolution_Layer' (DSP_ACCUMULATOR)
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0025: src/accumulator.vhd : (273, 28): Identifier or string literal expected.
# Error: COMP96_0019: src/accumulator.vhd : (278, 3): Keyword 'end' expected.
# Error: COMP96_0016: src/accumulator.vhd : (278, 8): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0015: src/accumulator.vhd : (293, 73): ')' expected.
# Error: COMP96_0019: src/accumulator.vhd : (294, 6): Keyword 'then' expected.
# Error: COMP96_0015: src/accumulator.vhd : (296, 6): ';' expected.
# Error: COMP96_0019: src/accumulator.vhd : (299, 9): Keyword 'case' expected.
# Error: COMP96_0036: src/accumulator.vhd : (299, 11): Boolean expression expected.
# Error: COMP96_0019: src/accumulator.vhd : (301, 4): Keyword 'end' expected.
# Error: COMP96_0329: src/accumulator.vhd : (303, 5): Generate statement must have a label.
# Error: COMP96_0019: src/accumulator.vhd : (303, 27): Keyword 'generate' expected.
# Error: COMP96_0019: src/accumulator.vhd : (305, 5): Keyword 'end' expected.
# Error: COMP96_0016: src/accumulator.vhd : (306, 6): Design unit declaration expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0015: src/accumulator.vhd : (293, 73): ')' expected.
# Error: COMP96_0019: src/accumulator.vhd : (294, 6): Keyword 'then' expected.
# Error: COMP96_0015: src/accumulator.vhd : (296, 6): ';' expected.
# Error: COMP96_0019: src/accumulator.vhd : (299, 9): Keyword 'case' expected.
# Error: COMP96_0036: src/accumulator.vhd : (299, 11): Boolean expression expected.
# Error: COMP96_0019: src/accumulator.vhd : (301, 4): Keyword 'end' expected.
# Error: COMP96_0329: src/accumulator.vhd : (303, 5): Generate statement must have a label.
# Error: COMP96_0019: src/accumulator.vhd : (303, 27): Keyword 'generate' expected.
# Error: COMP96_0019: src/accumulator.vhd : (305, 5): Keyword 'end' expected.
# Error: COMP96_0016: src/accumulator.vhd : (306, 6): Design unit declaration expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0015: src/accumulator.vhd : (295, 73): ')' expected.
# Error: COMP96_0019: src/accumulator.vhd : (296, 6): Keyword 'then' expected.
# Error: COMP96_0015: src/accumulator.vhd : (298, 6): ';' expected.
# Error: COMP96_0019: src/accumulator.vhd : (301, 9): Keyword 'case' expected.
# Error: COMP96_0036: src/accumulator.vhd : (301, 11): Boolean expression expected.
# Error: COMP96_0019: src/accumulator.vhd : (303, 4): Keyword 'end' expected.
# Error: COMP96_0329: src/accumulator.vhd : (305, 5): Generate statement must have a label.
# Error: COMP96_0019: src/accumulator.vhd : (305, 27): Keyword 'generate' expected.
# Error: COMP96_0019: src/accumulator.vhd : (307, 5): Keyword 'end' expected.
# Error: COMP96_0016: src/accumulator.vhd : (308, 6): Design unit declaration expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0015: src/accumulator.vhd : (295, 73): ')' expected.
# Error: COMP96_0019: src/accumulator.vhd : (296, 6): Keyword 'then' expected.
# Error: COMP96_0015: src/accumulator.vhd : (298, 6): ';' expected.
# Error: COMP96_0019: src/accumulator.vhd : (301, 9): Keyword 'case' expected.
# Error: COMP96_0036: src/accumulator.vhd : (301, 11): Boolean expression expected.
# Error: COMP96_0019: src/accumulator.vhd : (303, 4): Keyword 'end' expected.
# Error: COMP96_0329: src/accumulator.vhd : (305, 5): Generate statement must have a label.
# Error: COMP96_0019: src/accumulator.vhd : (305, 27): Keyword 'generate' expected.
# Error: COMP96_0019: src/accumulator.vhd : (307, 5): Keyword 'end' expected.
# Error: COMP96_0016: src/accumulator.vhd : (308, 6): Design unit declaration expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0015: src/accumulator.vhd : (298, 6): ';' expected.
# Error: COMP96_0019: src/accumulator.vhd : (305, 31): Keyword 'end' expected.
# Error: COMP96_0019: src/accumulator.vhd : (307, 5): Keyword 'end' expected.
# Error: COMP96_0019: src/accumulator.vhd : (308, 6): Keyword 'case' expected.
# Error: COMP96_0019: src/accumulator.vhd : (309, 9): Keyword 'process' expected.
# Error: COMP96_0019: src/accumulator.vhd : (312, 4): Keyword 'end' expected.
# Error: COMP96_0016: src/accumulator.vhd : (312, 9): Design unit declaration expected.
# Compile failure 7 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0019: src/accumulator.vhd : (305, 31): Keyword 'end' expected.
# Error: COMP96_0019: src/accumulator.vhd : (307, 5): Keyword 'end' expected.
# Error: COMP96_0019: src/accumulator.vhd : (308, 6): Keyword 'case' expected.
# Error: COMP96_0019: src/accumulator.vhd : (309, 9): Keyword 'process' expected.
# Error: COMP96_0019: src/accumulator.vhd : (312, 4): Keyword 'end' expected.
# Error: COMP96_0016: src/accumulator.vhd : (312, 9): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0015: src/accumulator.vhd : (337, 4): ';' expected.
# Error: COMP96_0015: src/accumulator.vhd : (352, 19): ';' expected.
# Error: COMP96_0019: src/accumulator.vhd : (352, 19): Keyword 'end' expected.
# Error: COMP96_0019: src/accumulator.vhd : (352, 21): Keyword 'case' expected.
# Error: COMP96_0019: src/accumulator.vhd : (355, 5): Keyword 'end' expected.
# Error: COMP96_0015: src/accumulator.vhd : (356, 74): ')' expected.
# Error: COMP96_0019: src/accumulator.vhd : (357, 7): Keyword 'then' expected.
# Error: COMP96_0019: src/accumulator.vhd : (364, 10): Keyword 'process' expected.
# Error: COMP96_0019: src/accumulator.vhd : (367, 5): Keyword 'end' expected.
# Error: COMP96_0016: src/accumulator.vhd : (367, 10): Design unit declaration expected.
# Compile failure 10 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0015: src/accumulator.vhd : (352, 19): ';' expected.
# Error: COMP96_0019: src/accumulator.vhd : (352, 19): Keyword 'end' expected.
# Error: COMP96_0019: src/accumulator.vhd : (352, 21): Keyword 'case' expected.
# Error: COMP96_0019: src/accumulator.vhd : (355, 5): Keyword 'end' expected.
# Error: COMP96_0015: src/accumulator.vhd : (356, 74): ')' expected.
# Error: COMP96_0019: src/accumulator.vhd : (357, 7): Keyword 'then' expected.
# Error: COMP96_0019: src/accumulator.vhd : (364, 10): Keyword 'process' expected.
# Error: COMP96_0019: src/accumulator.vhd : (367, 5): Keyword 'end' expected.
# Error: COMP96_0016: src/accumulator.vhd : (367, 10): Design unit declaration expected.
# Compile failure 9 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0122: src/accumulator.vhd : (220, 2): Symbol "Kernel_sum" has already been declared in this scope.
# Error: COMP96_0078: src/accumulator.vhd : (225, 13): Unknown identifier "kernel_sum_result".
# Error: COMP96_0133: src/accumulator.vhd : (225, 13): Cannot find object declaration.
# Error: COMP96_0104: src/accumulator.vhd : (225, 3): Undefined type of expression.
# Error: COMP96_0078: src/accumulator.vhd : (278, 3): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (278, 3): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (285, 6): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (285, 6): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (288, 6): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (288, 6): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (293, 5): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (293, 5): Cannot find object declaration.
# Error: COMP96_0651: src/accumulator.vhd : (295, 68): Operator "=" returning 'INTEGER' is not defined for such operands.
# Error: COMP96_0138: src/accumulator.vhd : (295, 29): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0071: src/accumulator.vhd : (296, 48): Operator "-" is not defined for such operands.
# Error: COMP96_0077: src/accumulator.vhd : (296, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: src/accumulator.vhd : (304, 5): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (304, 5): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (313, 5): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (313, 5): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (332, 26): Unknown identifier "othes".
# Error: COMP96_0079: src/accumulator.vhd : (332, 25): Invalid aggregate.
# Error: COMP96_0077: src/accumulator.vhd : (332, 25): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: src/accumulator.vhd : (333, 32): Unknown identifier "othes".
# Error: COMP96_0079: src/accumulator.vhd : (333, 31): Invalid aggregate.
# Error: COMP96_0077: src/accumulator.vhd : (333, 31): Undefined type of expression. Expected type 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0078: src/accumulator.vhd : (334, 31): Unknown identifier "othes".
# Error: COMP96_0079: src/accumulator.vhd : (334, 30): Invalid aggregate.
# Error: COMP96_0078: src/accumulator.vhd : (334, 21): Unknown identifier "othes".
# Error: COMP96_0079: src/accumulator.vhd : (334, 20): Invalid aggregate.
# Error: COMP96_0077: src/accumulator.vhd : (334, 20): Undefined type of expression. Expected type 'array_type_varx16bit'.
# Error: COMP96_0078: src/accumulator.vhd : (335, 24): Unknown identifier "othes".
# Error: COMP96_0079: src/accumulator.vhd : (335, 23): Invalid aggregate.
# Error: COMP96_0077: src/accumulator.vhd : (335, 23): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: src/accumulator.vhd : (337, 29): Unknown identifier "othes".
# Error: COMP96_0079: src/accumulator.vhd : (337, 28): Invalid aggregate.
# Error: COMP96_0077: src/accumulator.vhd : (337, 28): Undefined type of expression. Expected type 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0651: src/accumulator.vhd : (356, 69): Operator "=" returning 'INTEGER' is not defined for such operands.
# Error: COMP96_0138: src/accumulator.vhd : (356, 30): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0071: src/accumulator.vhd : (357, 49): Operator "-" is not defined for such operands.
# Error: COMP96_0077: src/accumulator.vhd : (357, 9): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/accumulator.vhd : (370, 48): Operator "-" is not defined for such operands.
# Error: COMP96_0077: src/accumulator.vhd : (370, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: src/accumulator.vhd : (373, 25): Unknown identifier "kernel_sum_result".
# Error: COMP96_0133: src/accumulator.vhd : (373, 25): Cannot find object declaration.
# Error: COMP96_0077: src/accumulator.vhd : (373, 25): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: src/accumulator.vhd : (378, 25): Unknown identifier "kernel_sum_result".
# Error: COMP96_0133: src/accumulator.vhd : (378, 25): Cannot find object declaration.
# Error: COMP96_0077: src/accumulator.vhd : (378, 25): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: src/accumulator.vhd : (383, 10): Unknown identifier "ADD_WAIT".
# Compile failure 50 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0122: src/accumulator.vhd : (221, 2): Symbol "Kernel_sum" has already been declared in this scope.
# Error: COMP96_0078: src/accumulator.vhd : (279, 3): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (279, 3): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (286, 6): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (286, 6): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (289, 6): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (289, 6): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (294, 5): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (294, 5): Cannot find object declaration.
# Error: COMP96_0651: src/accumulator.vhd : (296, 68): Operator "=" returning 'INTEGER' is not defined for such operands.
# Error: COMP96_0138: src/accumulator.vhd : (296, 29): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0071: src/accumulator.vhd : (297, 48): Operator "-" is not defined for such operands.
# Error: COMP96_0077: src/accumulator.vhd : (297, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: src/accumulator.vhd : (305, 5): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (305, 5): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (314, 5): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (314, 5): Cannot find object declaration.
# Error: COMP96_0651: src/accumulator.vhd : (357, 69): Operator "=" returning 'INTEGER' is not defined for such operands.
# Error: COMP96_0138: src/accumulator.vhd : (357, 30): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0071: src/accumulator.vhd : (358, 49): Operator "-" is not defined for such operands.
# Error: COMP96_0077: src/accumulator.vhd : (358, 9): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/accumulator.vhd : (371, 48): Operator "-" is not defined for such operands.
# Error: COMP96_0077: src/accumulator.vhd : (371, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: src/accumulator.vhd : (384, 10): Unknown identifier "ADD_WAIT".
# Compile failure 24 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0078: src/accumulator.vhd : (279, 3): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (279, 3): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (286, 6): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (286, 6): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (289, 6): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (289, 6): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (294, 5): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (294, 5): Cannot find object declaration.
# Error: COMP96_0651: src/accumulator.vhd : (296, 68): Operator "=" returning 'INTEGER' is not defined for such operands.
# Error: COMP96_0138: src/accumulator.vhd : (296, 29): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0071: src/accumulator.vhd : (297, 48): Operator "-" is not defined for such operands.
# Error: COMP96_0077: src/accumulator.vhd : (297, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: src/accumulator.vhd : (305, 5): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (305, 5): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator.vhd : (314, 5): Unknown identifier "acc_ready".
# Error: COMP96_0133: src/accumulator.vhd : (314, 5): Cannot find object declaration.
# Error: COMP96_0651: src/accumulator.vhd : (357, 69): Operator "=" returning 'INTEGER' is not defined for such operands.
# Error: COMP96_0138: src/accumulator.vhd : (357, 30): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0071: src/accumulator.vhd : (358, 49): Operator "-" is not defined for such operands.
# Error: COMP96_0077: src/accumulator.vhd : (358, 9): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/accumulator.vhd : (371, 48): Operator "-" is not defined for such operands.
# Error: COMP96_0077: src/accumulator.vhd : (371, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: src/accumulator.vhd : (384, 10): Unknown identifier "ADD_WAIT".
# Compile failure 23 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0651: src/accumulator.vhd : (299, 68): Operator "=" returning 'INTEGER' is not defined for such operands.
# Error: COMP96_0138: src/accumulator.vhd : (299, 29): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0071: src/accumulator.vhd : (300, 48): Operator "-" is not defined for such operands.
# Error: COMP96_0077: src/accumulator.vhd : (300, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0651: src/accumulator.vhd : (360, 69): Operator "=" returning 'INTEGER' is not defined for such operands.
# Error: COMP96_0138: src/accumulator.vhd : (360, 30): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0071: src/accumulator.vhd : (361, 49): Operator "-" is not defined for such operands.
# Error: COMP96_0077: src/accumulator.vhd : (361, 9): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/accumulator.vhd : (374, 48): Operator "-" is not defined for such operands.
# Error: COMP96_0077: src/accumulator.vhd : (374, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: src/accumulator.vhd : (387, 10): Unknown identifier "ADD_WAIT".
# Compile failure 11 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0305: src/accumulator.vhd : (300, 34): Cannot find function "to_unsigned" for these actuals.
# Error: COMP96_0077: src/accumulator.vhd : (300, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0305: src/accumulator.vhd : (361, 35): Cannot find function "to_unsigned" for these actuals.
# Error: COMP96_0077: src/accumulator.vhd : (361, 9): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/accumulator.vhd : (374, 48): Operator "-" is not defined for such operands.
# Error: COMP96_0077: src/accumulator.vhd : (374, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: src/accumulator.vhd : (387, 10): Unknown identifier "ADD_WAIT".
# Compile failure 7 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Error: COMP96_0305: src/accumulator.vhd : (361, 35): Cannot find function "to_unsigned" for these actuals.
# Error: COMP96_0077: src/accumulator.vhd : (361, 9): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/accumulator.vhd : (374, 48): Operator "-" is not defined for such operands.
# Error: COMP96_0077: src/accumulator.vhd : (374, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde'.
# DRC: Warning: normalizer.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\normalizer.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 20 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde'.
# DRC: Warning: Convolution_Layer_Top.bde - 0 error(s), 40 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\Convolution_Layer_Top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 19 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 18 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 18 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile success 0 Errors 0 Warnings  Analysis time :  2.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Error: COMP96_0617: src/input_fifo_net_controller.vhd : (246, 25): Assignment target incompatible with right side. Cannot convert 'UNRESOLVED_UNSIGNED' to 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0071: src/input_fifo_net_controller.vhd : (319, 25): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/input_fifo_net_controller.vhd : (319, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/input_fifo_net_controller.vhd : (905, 26): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/input_fifo_net_controller.vhd : (905, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Error: COMP96_0071: src/input_fifo_net_controller.vhd : (319, 25): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/input_fifo_net_controller.vhd : (319, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/input_fifo_net_controller.vhd : (905, 26): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/input_fifo_net_controller.vhd : (905, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Error: COMP96_0071: src/input_fifo_net_controller.vhd : (905, 26): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/input_fifo_net_controller.vhd : (905, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# filter_top.bde: Updating instances of symbol 'input_fifo_net_controller' from library 'Convolution_Layer' (ROW_CONTROLLER)
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 17 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Error: COMP96_0025: src/filter_accumulator.vhd : (118, 28): Identifier or string literal expected.
# Error: COMP96_0019: src/filter_accumulator.vhd : (123, 3): Keyword 'end' expected.
# Error: COMP96_0016: src/filter_accumulator.vhd : (123, 8): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Error: COMP96_0019: src/filter_accumulator.vhd : (194, 6): Keyword 'case' expected.
# Error: COMP96_0046: src/filter_accumulator.vhd : (198, 20): Sequential statement expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Error: COMP96_0122: src/filter_accumulator.vhd : (75, 86): Symbol "SEND" has already been declared in this scope.
# Error: COMP96_0078: src/filter_accumulator.vhd : (93, 25): Unknown identifier "acc_filter_data".
# Error: COMP96_0133: src/filter_accumulator.vhd : (93, 25): Cannot find object declaration.
# Error: COMP96_0077: src/filter_accumulator.vhd : (93, 25): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: src/filter_accumulator.vhd : (94, 21): Unknown identifier "data_valid".
# Error: COMP96_0133: src/filter_accumulator.vhd : (94, 21): Cannot find object declaration.
# Error: COMP96_0077: src/filter_accumulator.vhd : (94, 21): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0617: src/filter_accumulator.vhd : (138, 27): Assignment target incompatible with right side. Cannot convert 'STD_ULOGIC' to 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0078: src/filter_accumulator.vhd : (167, 8): Unknown identifier "i_send_done".
# Error: COMP96_0133: src/filter_accumulator.vhd : (167, 8): Cannot find object declaration.
# Error: COMP96_0077: src/filter_accumulator.vhd : (167, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0617: src/filter_accumulator.vhd : (170, 20): Assignment target incompatible with right side. Cannot convert 'STD_ULOGIC' to 'filter_acc_state'.
# Error: COMP96_0071: src/filter_accumulator.vhd : (180, 30): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (180, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: src/filter_accumulator.vhd : (183, 9): Unknown identifier "filter_iterations".
# Error: COMP96_0133: src/filter_accumulator.vhd : (183, 9): Cannot find object declaration.
# Error: COMP96_0077: src/filter_accumulator.vhd : (183, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0617: src/filter_accumulator.vhd : (186, 27): Assignment target incompatible with right side. Cannot convert 'STD_ULOGIC' to 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0547: src/filter_accumulator.vhd : (163, 9): Choice in selected assignments and case statements must be locally static. Use -relax to allow nonstatic expressions and discrete ranges.
# Error: COMP96_0083: src/filter_accumulator.vhd : (163, 9): The type of a choice expression does not match the case expression.
# Error: COMP96_0078: src/filter_accumulator.vhd : (225, 7): Unknown identifier "data_valid".
# Error: COMP96_0133: src/filter_accumulator.vhd : (225, 7): Cannot find object declaration.
# Error: COMP96_0078: src/filter_accumulator.vhd : (226, 7): Unknown identifier "acc_filter_data".
# Error: COMP96_0133: src/filter_accumulator.vhd : (226, 7): Cannot find object declaration.
# Error: COMP96_0078: src/filter_accumulator.vhd : (242, 7): Unknown identifier "data_valid".
# Error: COMP96_0133: src/filter_accumulator.vhd : (242, 7): Cannot find object declaration.
# Error: COMP96_0078: src/filter_accumulator.vhd : (242, 21): Unknown identifier "data_valid".
# Error: COMP96_0078: src/filter_accumulator.vhd : (243, 7): Unknown identifier "acc_filter_data".
# Error: COMP96_0133: src/filter_accumulator.vhd : (243, 7): Cannot find object declaration.
# Error: COMP96_0078: src/filter_accumulator.vhd : (243, 26): Unknown identifier "acc_filter_data".
# Error: COMP96_0078: src/filter_accumulator.vhd : (247, 7): Unknown identifier "data_valid".
# Error: COMP96_0133: src/filter_accumulator.vhd : (247, 7): Cannot find object declaration.
# Error: COMP96_0078: src/filter_accumulator.vhd : (248, 7): Unknown identifier "acc_filter_data".
# Error: COMP96_0133: src/filter_accumulator.vhd : (248, 7): Cannot find object declaration.
# Error: COMP96_0071: src/filter_accumulator.vhd : (296, 31): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (296, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/filter_accumulator.vhd : (297, 52): Operator "+" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (297, 30): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: src/filter_accumulator.vhd : (300, 7): Unknown identifier "data_valid".
# Error: COMP96_0133: src/filter_accumulator.vhd : (300, 7): Cannot find object declaration.
# Error: COMP96_0078: src/filter_accumulator.vhd : (301, 7): Unknown identifier "acc_filter_data".
# Error: COMP96_0133: src/filter_accumulator.vhd : (301, 7): Cannot find object declaration.
# Error: COMP96_0547: src/filter_accumulator.vhd : (292, 10): Choice in selected assignments and case statements must be locally static. Use -relax to allow nonstatic expressions and discrete ranges.
# Error: COMP96_0083: src/filter_accumulator.vhd : (292, 10): The type of a choice expression does not match the case expression.
# Compile failure 44 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Error: COMP96_0078: src/filter_accumulator.vhd : (93, 25): Unknown identifier "acc_filter_data".
# Error: COMP96_0133: src/filter_accumulator.vhd : (93, 25): Cannot find object declaration.
# Error: COMP96_0077: src/filter_accumulator.vhd : (93, 25): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: src/filter_accumulator.vhd : (94, 21): Unknown identifier "data_valid".
# Error: COMP96_0133: src/filter_accumulator.vhd : (94, 21): Cannot find object declaration.
# Error: COMP96_0077: src/filter_accumulator.vhd : (94, 21): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0617: src/filter_accumulator.vhd : (138, 27): Assignment target incompatible with right side. Cannot convert 'filter_acc_state' to 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0078: src/filter_accumulator.vhd : (167, 8): Unknown identifier "i_send_done".
# Error: COMP96_0133: src/filter_accumulator.vhd : (167, 8): Cannot find object declaration.
# Error: COMP96_0077: src/filter_accumulator.vhd : (167, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/filter_accumulator.vhd : (180, 30): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (180, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: src/filter_accumulator.vhd : (183, 9): Unknown identifier "filter_iterations".
# Error: COMP96_0133: src/filter_accumulator.vhd : (183, 9): Cannot find object declaration.
# Error: COMP96_0077: src/filter_accumulator.vhd : (183, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0617: src/filter_accumulator.vhd : (186, 27): Assignment target incompatible with right side. Cannot convert 'filter_acc_state' to 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0078: src/filter_accumulator.vhd : (225, 7): Unknown identifier "data_valid".
# Error: COMP96_0133: src/filter_accumulator.vhd : (225, 7): Cannot find object declaration.
# Error: COMP96_0078: src/filter_accumulator.vhd : (226, 7): Unknown identifier "acc_filter_data".
# Error: COMP96_0133: src/filter_accumulator.vhd : (226, 7): Cannot find object declaration.
# Error: COMP96_0078: src/filter_accumulator.vhd : (242, 7): Unknown identifier "data_valid".
# Error: COMP96_0133: src/filter_accumulator.vhd : (242, 7): Cannot find object declaration.
# Error: COMP96_0078: src/filter_accumulator.vhd : (242, 21): Unknown identifier "data_valid".
# Error: COMP96_0078: src/filter_accumulator.vhd : (243, 7): Unknown identifier "acc_filter_data".
# Error: COMP96_0133: src/filter_accumulator.vhd : (243, 7): Cannot find object declaration.
# Error: COMP96_0078: src/filter_accumulator.vhd : (243, 26): Unknown identifier "acc_filter_data".
# Error: COMP96_0078: src/filter_accumulator.vhd : (247, 7): Unknown identifier "data_valid".
# Error: COMP96_0133: src/filter_accumulator.vhd : (247, 7): Cannot find object declaration.
# Error: COMP96_0078: src/filter_accumulator.vhd : (248, 7): Unknown identifier "acc_filter_data".
# Error: COMP96_0133: src/filter_accumulator.vhd : (248, 7): Cannot find object declaration.
# Error: COMP96_0071: src/filter_accumulator.vhd : (296, 31): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (296, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/filter_accumulator.vhd : (297, 52): Operator "+" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (297, 30): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: src/filter_accumulator.vhd : (300, 7): Unknown identifier "data_valid".
# Error: COMP96_0133: src/filter_accumulator.vhd : (300, 7): Cannot find object declaration.
# Error: COMP96_0078: src/filter_accumulator.vhd : (301, 7): Unknown identifier "acc_filter_data".
# Error: COMP96_0133: src/filter_accumulator.vhd : (301, 7): Cannot find object declaration.
# Compile failure 38 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Error: COMP96_0617: src/filter_accumulator.vhd : (140, 27): Assignment target incompatible with right side. Cannot convert 'filter_acc_state' to 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0078: src/filter_accumulator.vhd : (169, 8): Unknown identifier "i_send_done".
# Error: COMP96_0133: src/filter_accumulator.vhd : (169, 8): Cannot find object declaration.
# Error: COMP96_0077: src/filter_accumulator.vhd : (169, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/filter_accumulator.vhd : (182, 30): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (182, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: src/filter_accumulator.vhd : (185, 9): Unknown identifier "filter_iterations".
# Error: COMP96_0133: src/filter_accumulator.vhd : (185, 9): Cannot find object declaration.
# Error: COMP96_0077: src/filter_accumulator.vhd : (185, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0617: src/filter_accumulator.vhd : (188, 27): Assignment target incompatible with right side. Cannot convert 'filter_acc_state' to 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0077: src/filter_accumulator.vhd : (249, 25): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0071: src/filter_accumulator.vhd : (298, 31): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (298, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/filter_accumulator.vhd : (299, 52): Operator "+" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (299, 30): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Compile failure 15 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Error: COMP96_0078: src/filter_accumulator.vhd : (169, 8): Unknown identifier "i_send_done".
# Error: COMP96_0133: src/filter_accumulator.vhd : (169, 8): Cannot find object declaration.
# Error: COMP96_0077: src/filter_accumulator.vhd : (169, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/filter_accumulator.vhd : (182, 30): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (182, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: src/filter_accumulator.vhd : (185, 9): Unknown identifier "filter_iterations".
# Error: COMP96_0133: src/filter_accumulator.vhd : (185, 9): Cannot find object declaration.
# Error: COMP96_0077: src/filter_accumulator.vhd : (185, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0617: src/filter_accumulator.vhd : (188, 27): Assignment target incompatible with right side. Cannot convert 'filter_acc_state' to 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0077: src/filter_accumulator.vhd : (249, 25): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0071: src/filter_accumulator.vhd : (298, 31): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (298, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/filter_accumulator.vhd : (299, 52): Operator "+" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (299, 30): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Compile failure 14 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Error: COMP96_0071: src/filter_accumulator.vhd : (183, 30): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (183, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0078: src/filter_accumulator.vhd : (186, 9): Unknown identifier "filter_iterations".
# Error: COMP96_0133: src/filter_accumulator.vhd : (186, 9): Cannot find object declaration.
# Error: COMP96_0077: src/filter_accumulator.vhd : (186, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0617: src/filter_accumulator.vhd : (189, 27): Assignment target incompatible with right side. Cannot convert 'filter_acc_state' to 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0077: src/filter_accumulator.vhd : (250, 25): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Error: COMP96_0071: src/filter_accumulator.vhd : (299, 31): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (299, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0071: src/filter_accumulator.vhd : (300, 52): Operator "+" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (300, 30): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Compile failure 11 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Error: COMP96_0078: src/filter_accumulator.vhd : (186, 9): Unknown identifier "filter_iterations".
# Error: COMP96_0133: src/filter_accumulator.vhd : (186, 9): Cannot find object declaration.
# Error: COMP96_0077: src/filter_accumulator.vhd : (186, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0617: src/filter_accumulator.vhd : (189, 27): Assignment target incompatible with right side. Cannot convert 'filter_acc_state' to 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0077: src/filter_accumulator.vhd : (250, 25): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile failure 5 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Error: COMP96_0071: src/filter_accumulator.vhd : (187, 29): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (187, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0617: src/filter_accumulator.vhd : (190, 27): Assignment target incompatible with right side. Cannot convert 'filter_acc_state' to 'UNRESOLVED_UNSIGNED'.
# Error: COMP96_0077: src/filter_accumulator.vhd : (251, 25): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Error: COMP96_0071: src/filter_accumulator.vhd : (187, 29): Operator "<" is not defined for such operands.
# Error: COMP96_0077: src/filter_accumulator.vhd : (187, 8): Undefined type of expression. Expected type 'BOOLEAN'.
# Error: COMP96_0077: src/filter_accumulator.vhd : (251, 25): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Error: COMP96_0077: src/filter_accumulator.vhd : (251, 25): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile failure 1 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# filter_top.bde: Updating instances of symbol 'filter_accumulator' from library 'Convolution_Layer' (FILTER_ACCUMULATOR_UNIT)
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# filter_top.bde: Updating instances of symbol 'filter_accumulator' from library 'Convolution_Layer' (FILTER_ACCUMULATOR_UNIT)
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Error: COMP96_0078: src/filter_accumulator.vhd : (95, 2): Unknown identifier "o_hold".
# Error: COMP96_0133: src/filter_accumulator.vhd : (95, 2): Cannot find object declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# filter_top.bde: Updating instances of symbol 'filter_accumulator' from library 'Convolution_Layer' (FILTER_ACCUMULATOR_UNIT)
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# filter_top.bde: Updating instances of symbol 'accumulator' from library 'Convolution_Layer' (DSP_ACCUMULATOR)
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# filter_top.bde: Updating instances of symbol 'filter_accumulator' from library 'Convolution_Layer' (FILTER_ACCUMULATOR_UNIT)
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/accumulator_relay.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Error: COMP96_0018: src/accumulator_relay.vhd : (55, 2): Identifier expected.
# Compile Architecture "arch" of Entity "accumulator_relay"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/accumulator_relay.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# Error: COMP96_0078: src/accumulator_relay.vhd : (86, 2): Unknown identifier "o_hold_clear".
# Error: COMP96_0133: src/accumulator_relay.vhd : (86, 2): Cannot find object declaration.
# Error: COMP96_0078: src/accumulator_relay.vhd : (100, 61): Unknown identifier "i_hold".
# Error: COMP96_0348: src/accumulator_relay.vhd : (100, 61): Name on sensitivity list must denote a signal.
# Error: COMP96_0078: src/accumulator_relay.vhd : (129, 8): Unknown identifier "i_hold".
# Error: COMP96_0133: src/accumulator_relay.vhd : (129, 8): Cannot find object declaration.
# Error: COMP96_0077: src/accumulator_relay.vhd : (129, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 7 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/accumulator_relay.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# Error: COMP96_0078: src/accumulator_relay.vhd : (129, 8): Unknown identifier "i_hold".
# Error: COMP96_0133: src/accumulator_relay.vhd : (129, 8): Cannot find object declaration.
# Error: COMP96_0077: src/accumulator_relay.vhd : (129, 7): Undefined type of expression. Expected type 'BOOLEAN'.
# Compile failure 3 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/accumulator_relay.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde'.
# DRC: Warning: normalizer.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\normalizer.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 18 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde'.
# DRC: Warning: Convolution_Layer_Top.bde - 0 error(s), 40 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\Convolution_Layer_Top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Error: COMP96_0724: compile/filter_top.vhd : (506, 50): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (513, 56): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (537, 62): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (564, 55): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (567, 70): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (569, 50): ',' or ')' expected.
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# Error: ELAB1_0011: compile/Convolution_Layer_Top.vhd : (319, 0): Port "i_output_volume_size" is on entity "filter_top" but not on the component declaration.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 7 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
# filter_top.bde: Updating instances of symbol 'accumulator_relay' from library 'Convolution_Layer' (ACCUMULATOR_RELAY_UNIT)
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.5 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde'.
# DRC: Warning: normalizer.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\normalizer.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 17 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde'.
# DRC: Warning: Convolution_Layer_Top.bde - 0 error(s), 40 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\Convolution_Layer_Top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Error: COMP96_0724: compile/filter_top.vhd : (510, 56): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (512, 50): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (519, 55): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (539, 62): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (566, 55): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (569, 70): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (571, 56): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (572, 50): ',' or ')' expected.
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# Error: ELAB1_0011: compile/Convolution_Layer_Top.vhd : (319, 0): Port "i_output_volume_size" is on entity "filter_top" but not on the component declaration.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 9 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.5 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 17 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde'.
# DRC: Warning: Convolution_Layer_Top.bde - 0 error(s), 40 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\Convolution_Layer_Top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Error: COMP96_0724: compile/filter_top.vhd : (510, 56): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (512, 50): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (519, 55): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (539, 62): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (566, 55): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (569, 70): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (571, 56): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (572, 50): ',' or ')' expected.
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# Error: ELAB1_0011: compile/Convolution_Layer_Top.vhd : (319, 0): Port "i_output_volume_size" is on entity "filter_top" but not on the component declaration.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 9 Errors 0 Warnings  Analysis time :  0.9 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 17 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Error: COMP96_0724: compile/filter_top.vhd : (510, 56): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (512, 50): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (519, 55): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (539, 62): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (566, 55): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (569, 70): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (571, 56): ',' or ')' expected.
# Error: COMP96_0724: compile/filter_top.vhd : (572, 50): ',' or ')' expected.
# Compile failure 8 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 17 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde'.
# DRC: Warning: Convolution_Layer_Top.bde - 0 error(s), 40 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\Convolution_Layer_Top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# Error: ELAB1_0011: compile/Convolution_Layer_Top.vhd : (319, 0): Port "i_output_volume_size" is on entity "filter_top" but not on the component declaration.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 1 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.5 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde'.
# DRC: Warning: Convolution_Layer_Top.bde - 0 error(s), 40 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\Convolution_Layer_Top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# Error: ELAB1_0011: compile/Convolution_Layer_Top.vhd : (319, 0): Port "i_output_volume_size" is on entity "filter_top" but not on the component declaration.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 1 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/accumulator_relay.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# Error: COMP96_0019: src/accumulator_relay.vhd : (90, 19): Keyword 'when' expected.
# Error: COMP96_0015: src/accumulator_relay.vhd : (90, 19): ';' expected.
# Error: COMP96_0019: src/accumulator_relay.vhd : (90, 19): Keyword 'end' expected.
# Error: COMP96_0016: src/accumulator_relay.vhd : (90, 21): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/accumulator_relay.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# filter_top.bde: Updating instances of symbol 'accumulator_relay' from library 'Convolution_Layer' (ACCUMULATOR_RELAY_UNIT)
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 17 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde'.
# DRC: Warning: normalizer.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\normalizer.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde'.
# DRC: Warning: Convolution_Layer_Top.bde - 0 error(s), 40 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\Convolution_Layer_Top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# Error: ELAB1_0011: compile/Convolution_Layer_Top.vhd : (319, 0): Port "i_output_volume_size" is on entity "filter_top" but not on the component declaration.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 1 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/filter_accumulator.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# filter_top.bde: Updating instances of symbol 'filter_accumulator' from library 'Convolution_Layer' (FILTER_ACCUMULATOR_UNIT)
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 16 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde'.
# DRC: Warning: normalizer.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\normalizer.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde'.
# DRC: Warning: Convolution_Layer_Top.bde - 0 error(s), 40 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\Convolution_Layer_Top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# Error: ELAB1_0011: compile/Convolution_Layer_Top.vhd : (319, 0): Port "i_output_volume_size" is on entity "filter_top" but not on the component declaration.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 1 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 15 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 11 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/accumulator_relay.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# Error: COMP96_0025: src/accumulator_relay.vhd : (110, 27): Identifier or string literal expected.
# Error: COMP96_0019: src/accumulator_relay.vhd : (114, 3): Keyword 'end' expected.
# Error: COMP96_0016: src/accumulator_relay.vhd : (114, 8): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator_relay.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# Error: COMP96_0078: src/accumulator_relay.vhd : (118, 20): Unknown identifier "RECYCLE".
# Error: COMP96_0133: src/accumulator_relay.vhd : (118, 20): Cannot find object declaration.
# Error: COMP96_0077: src/accumulator_relay.vhd : (118, 20): Undefined type of expression. Expected type 'relay_state'.
# Error: COMP96_0078: src/accumulator_relay.vhd : (120, 20): Unknown identifier "SEND".
# Error: COMP96_0133: src/accumulator_relay.vhd : (120, 20): Cannot find object declaration.
# Error: COMP96_0077: src/accumulator_relay.vhd : (120, 20): Undefined type of expression. Expected type 'relay_state'.
# Error: COMP96_0078: src/accumulator_relay.vhd : (125, 9): Unknown identifier "RECYCLE".
# Error: COMP96_0078: src/accumulator_relay.vhd : (129, 9): Unknown identifier "SEND".
# Error: COMP96_0078: src/accumulator_relay.vhd : (132, 20): Unknown identifier "SEND".
# Error: COMP96_0133: src/accumulator_relay.vhd : (132, 20): Cannot find object declaration.
# Error: COMP96_0077: src/accumulator_relay.vhd : (132, 20): Undefined type of expression. Expected type 'relay_state'.
# Error: COMP96_0078: src/accumulator_relay.vhd : (168, 10): Unknown identifier "RECYCLE".
# Error: COMP96_0078: src/accumulator_relay.vhd : (174, 10): Unknown identifier "SEND".
# Compile failure 13 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/accumulator_relay.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# filter_top.bde: Updating instances of symbol 'accumulator_relay' from library 'Convolution_Layer' (ACCUMULATOR_RELAY_UNIT)
acom -O3 -e 100 -work Convolution_Layer -2002  $dsn/src/filter_top.bde
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 11 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde'.
# DRC: Warning: normalizer.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\normalizer.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\normalizer.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde'.
# DRC: Warning: filter_top.bde - 0 error(s), 10 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\filter_top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top.bde ...
# Generation successful
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde'.
# DRC: Warning: Convolution_Layer_Top.bde - 0 error(s), 40 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\Convolution_Layer_Top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# Error: ELAB1_0011: compile/Convolution_Layer_Top.vhd : (319, 0): Port "i_output_volume_size" is on entity "filter_top" but not on the component declaration.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 1 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
acom -O3 -e 100 -work Convolution_Layer -2008  $dsn/src/input_fifo_net_controller.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
comp  
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Controller.vhd
# Compile Entity "Convolution_Controller"
# Compile Architecture "arch" of Entity "Convolution_Controller"
# File: .\compile\input_fifo_network.vhd
# Compile Entity "input_fifo_network"
# Compile Architecture "arch" of Entity "input_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_input_buffer.vhd
# Compile Entity "conv_input_buffer"
# Compile Architecture "conv_input_buffer_a" of Entity "conv_input_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_output_buffer.vhd
# Compile Entity "conv_output_buffer"
# Compile Architecture "conv_output_buffer_a" of Entity "conv_output_buffer"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_network.vhd
# Compile Entity "input_network_fifo"
# Compile Architecture "input_network_fifo_a" of Entity "input_network_fifo"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_multiplier.vhd
# Compile Entity "conv_multiplier"
# Compile Architecture "conv_multiplier_a" of Entity "conv_multiplier"
# File: .\compile\output_fifo_network.vhd
# Compile Entity "output_fifo_network"
# Compile Architecture "arch" of Entity "output_fifo_network"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_network_colors.vhd
# Compile Entity "input_network_colors"
# Compile Architecture "arch" of Entity "input_network_colors"
# File: .\compile\multiplier_bank.vhd
# Compile Entity "multiplier_bank"
# Compile Architecture "arch" of Entity "multiplier_bank"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator.vhd
# Compile Entity "accumulator"
# Compile Architecture "arch" of Entity "accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_weight_controller.vhd
# Compile Entity "filter_weight_controller"
# Compile Architecture "arch" of Entity "filter_weight_controller"
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (91, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (99, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0002: src/filter_weight_controller.vhd : (106, 0): Process has no effect - no sequential statements.
# File: .\compile\input_fifo_network_7.vhd
# Compile Entity "input_fifo_network_7"
# Compile Architecture "arch" of Entity "input_fifo_network_7"
# File: .\compile\input_fifo_network_11.vhd
# Compile Entity "input_fifo_network_11"
# Compile Architecture "arch" of Entity "input_fifo_network_11"
# File: .\compile\input_fifo_network_3.vhd
# Compile Entity "input_fifo_network_3"
# Compile Architecture "arch" of Entity "input_fifo_network_3"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\types_pkg.vhd
# Compile Package "types_pkg"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.5 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\input_fifo_net_controller.vhd
# Compile Entity "input_fifo_net_controller"
# Compile Architecture "arch" of Entity "input_fifo_net_controller"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_mux.vhd
# Compile Entity "volume_mux"
# Compile Architecture "arch" of Entity "volume_mux"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\volume_router.vhd
# Compile Entity "volume_router"
# Compile Architecture "arch" of Entity "volume_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_mux.vhd
# Compile Entity "weight_mux"
# Compile Architecture "arch" of Entity "weight_mux"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weights_router.vhd
# Compile Entity "weights_router"
# Compile Architecture "arch" of Entity "weights_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\weight_fifo.vhd
# Compile Entity "weight_fifo"
# Compile Architecture "weight_fifo_a" of Entity "weight_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.3 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator.vhd
# Compile Entity "filter_accumulator"
# Compile Architecture "arch" of Entity "filter_accumulator"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_accumulator_fifo.vhd
# Compile Entity "filter_accumulator_fifo"
# Compile Architecture "filter_accumulator_fifo_a" of Entity "filter_accumulator_fifo"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\accumulator_relay.vhd
# Compile Entity "accumulator_relay"
# Compile Architecture "arch" of Entity "accumulator_relay"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# DRC: Checking file 'c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde'.
# DRC: Warning: Convolution_Layer_Top.bde - 0 error(s), 40 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\compile\Convolution_Layer_Top.vhd from c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Convolution_Layer_Top.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: .\compile\division_by_mutiplication.vhd
# Compile Entity "division_by_mutiplication"
# Compile Architecture "arch" of Entity "division_by_mutiplication"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_multiplier.vhd
# Compile Entity "divider_multiplier"
# Compile Architecture "divider_multiplier_a" of Entity "divider_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_subract_shift.vhd
# Compile Entity "divider_subract_shift"
# Compile Architecture "arch" of Entity "divider_subract_shift"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\divider_fp.vhd
# Compile Entity "divider_fp"
# Compile Architecture "divider_fp_a" of Entity "divider_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\conv_fp_multiplier.vhd
# Compile Entity "conv_fp_multiplier"
# Compile Architecture "conv_fp_multiplier_a" of Entity "conv_fp_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\square_root_fp.vhd
# Compile Entity "square_root_fp"
# Compile Architecture "square_root_fp_a" of Entity "square_root_fp"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\norm_router.vhd
# Compile Entity "norm_router"
# Compile Architecture "arch" of Entity "norm_router"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\relu_unit.vhd
# Compile Entity "relu_unit"
# Compile Architecture "arch" of Entity "relu_unit"
# File: .\compile\normalizer.vhd
# Compile Entity "normalizer"
# Compile Architecture "arch" of Entity "normalizer"
# File: .\compile\filter_top.vhd
# Compile Entity "filter_top"
# Compile Architecture "arch" of Entity "filter_top"
# File: .\compile\Convolution_Layer_Top.vhd
# Compile Entity "Convolution_Layer_Top"
# Compile Architecture "arch" of Entity "Convolution_Layer_Top"
# Error: ELAB1_0011: compile/Convolution_Layer_Top.vhd : (319, 0): Port "i_output_volume_size" is on entity "filter_top" but not on the component declaration.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_function.vhd
# Compile Entity "exponential_function"
# Compile Architecture "arch" of Entity "exponential_function"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\exponential_multiplier.vhd
# Compile Entity "exponential_multiplier"
# Compile Architecture "exponential_multiplier_a" of Entity "exponential_multiplier"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Testbench_BRAM.vhd
# Compile Entity "Testbench_BRAM"
# Compile Architecture "Testbench_BRAM_a" of Entity "Testbench_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\Input_BRAM.vhd
# Compile Entity "Input_BRAM"
# Compile Architecture "Input_BRAM_a" of Entity "Input_BRAM"
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\FP_ADDER_8E_8F.vhd
# Compile Entity "FP_ADDER_8E_8F"
# Compile Architecture "FP_ADDER_8E_8F_a" of Entity "FP_ADDER_8E_8F"
# Compile failure 1 Errors 0 Warnings  Analysis time :  1.0 [s]
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:\Sourcetree_Local\Thesis_VHDL\Active_HDL_Projects\Convolution_Layer\Convolution_Layer\src\filter_top_tb.vhd
# Compile Entity "filter_top_tb"
# Compile Architecture "arch" of Entity "filter_top_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
cd $dsn 
runscript {.\simulation_env.pl}    
