$date
	Mon Oct 15 22:52:18 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Subtractor $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # imm $end
$var reg 4 $ n1 [3:0] $end
$var reg 4 % n2 [3:0] $end
$var reg 1 & op1 $end
$var reg 1 ' op2 $end
$var reg 1 ( op3 $end
$var integer 32 ) i [31:0] $end
$scope module inst $end
$var wire 1 " carry $end
$var wire 1 & op1 $end
$var wire 1 ' op2 $end
$var wire 1 ( op3 $end
$var wire 1 * tempSum $end
$var wire 1 + t2carry $end
$var wire 1 , t1carry $end
$var wire 1 ! sum $end
$scope module inst1 $end
$var wire 1 & op1 $end
$var wire 1 ' op2 $end
$var reg 1 , carry $end
$var reg 1 * sum $end
$upscope $end
$scope module inst2 $end
$var wire 1 * op1 $end
$var wire 1 ( op2 $end
$var reg 1 + carry $end
$var reg 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
b0 )
0(
0'
0&
b1001 %
b110 $
1#
0"
0!
$end
#10
1!
0#
1(
#20
b1 )
#30
1#
1"
0!
1,
0(
1'
1&
#40
b10 )
#50
1!
1(
#60
b11 )
#70
0#
0"
0,
0'
0&
#80
b100 )
