
*** Running vivado
    with args -log LowFilter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LowFilter.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source LowFilter.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/onuong/FPGA_IP/ADC-IP/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/onuong/FPGA_IP/DAC-IP/IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Users/onuong/FPGA_IP/Frequency-Divider-IP/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top LowFilter -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 396.574 ; gain = 104.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LowFilter' [D:/Users/onuong/LowFilter/LowFilter.srcs/sources_1/new/LowFilter.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [D:/Users/onuong/LowFilter/LowFilter.runs/synth_1/.Xil/Vivado-3192-DESKTOP-22NNMJE/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (1#1) [D:/Users/onuong/LowFilter/LowFilter.runs/synth_1/.Xil/Vivado-3192-DESKTOP-22NNMJE/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Fir' [D:/Users/onuong/LowFilter/LowFilter.srcs/sources_1/new/Fir.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/Users/onuong/LowFilter/LowFilter.runs/synth_1/.Xil/Vivado-3192-DESKTOP-22NNMJE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [D:/Users/onuong/LowFilter/LowFilter.runs/synth_1/.Xil/Vivado-3192-DESKTOP-22NNMJE/realtime/clk_wiz_0_stub.v:5]
ERROR: [Synth 8-91] ambiguous clock in event control [D:/Users/onuong/LowFilter/LowFilter.srcs/sources_1/new/Fir.v:60]
ERROR: [Synth 8-6156] failed synthesizing module 'Fir' [D:/Users/onuong/LowFilter/LowFilter.srcs/sources_1/new/Fir.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'LowFilter' [D:/Users/onuong/LowFilter/LowFilter.srcs/sources_1/new/LowFilter.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 452.598 ; gain = 160.883
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 18:28:27 2020...
