#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May 16 16:35:52 2022
# Process ID: 6876
# Current directory: C:/Users/student/Desktop/hhhh2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4444 C:\Users\student\Desktop\hhhh2\testlab5.xpr
# Log file: C:/Users/student/Desktop/hhhh2/vivado.log
# Journal file: C:/Users/student/Desktop/hhhh2\vivado.jou
# Running On: DESKTOP-620LK0K, OS: Windows, CPU Frequency: 1704 MHz, CPU Physical cores: 6, Host memory: 8434 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/student/Desktop/hhhh2/testlab5.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from '/home/catalin/.Xil/Vivado-100039-catalin-vm/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Users/student/Desktop/hhhh2/testlab5.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/student/Desktop/hhhh2/testlab5.srcs/utils_1/imports/impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Project 1-230] Project 'testlab5.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1585.941 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulare2'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Desktop/hhhh2/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/student/Desktop/hhhh2/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Desktop/hhhh2/testlab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/extragere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extragere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/refacere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refacere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/rezultatFinal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rezultatFinal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/registru16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/registru48.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru48
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/compara.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compara
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/concatenare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module concatenare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/registru57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru57
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/alege.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alege
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/aliniere.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aliniere
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/registru8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/adun_scad.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adun_scad
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/registru26.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru26
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module norm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/ajustare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ajustare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/new/registru24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru24
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_extragere_0_0/sim/design_1_extragere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_extragere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_refacere_0_0/sim/design_1_refacere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_refacere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_rezultatFinal_0_0/sim/design_1_rezultatFinal_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_rezultatFinal_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_0_0/sim/design_1_registru16_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_registru16_1_0/sim/design_1_registru16_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru16_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_0_0/sim/design_1_registru48_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_registru48_1_0/sim/design_1_registru48_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru48_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_compara_0_0/sim/design_1_compara_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_compara_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_concatenare_0_0/sim/design_1_concatenare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_concatenare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_registru57_0_0/sim/design_1_registru57_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru57_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_alege_0_0/sim/design_1_alege_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_alege_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_aliniere_0_0/sim/design_1_aliniere_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_aliniere_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_0_0/sim/design_1_registru8_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_1_0/sim/design_1_registru8_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_registru8_2_0/sim/design_1_registru8_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru8_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_adun_scad_0_0/sim/design_1_adun_scad_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_adun_scad_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_registru26_0_0/sim/design_1_registru26_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru26_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_norm_0_0/sim/design_1_norm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_norm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_ajustare_0_0/sim/design_1_ajustare_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ajustare_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/ip/design_1_registru24_0_0/sim/design_1_registru24_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_registru24_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sources_1/imports/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.srcs/sim_1/new/simulare2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/hhhh2/testlab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1585.941 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Desktop/hhhh2/testlab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [C:/Users/student/Desktop/hhhh2/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adun_scad
Compiling module xil_defaultlib.design_1_adun_scad_0_0
Compiling module xil_defaultlib.ajustare
Compiling module xil_defaultlib.design_1_ajustare_0_0
Compiling module xil_defaultlib.alege
Compiling module xil_defaultlib.design_1_alege_0_0
Compiling module xil_defaultlib.aliniere
Compiling module xil_defaultlib.design_1_aliniere_0_0
Compiling module xil_defaultlib.compara
Compiling module xil_defaultlib.design_1_compara_0_0
Compiling module xil_defaultlib.concatenare
Compiling module xil_defaultlib.design_1_concatenare_0_0
Compiling module xil_defaultlib.extragere
Compiling module xil_defaultlib.design_1_extragere_0_0
Compiling module xil_defaultlib.norm
Compiling module xil_defaultlib.design_1_norm_0_0
Compiling module xil_defaultlib.refacere
Compiling module xil_defaultlib.design_1_refacere_0_0
Compiling module xil_defaultlib.registru16
Compiling module xil_defaultlib.design_1_registru16_0_0
Compiling module xil_defaultlib.design_1_registru16_1_0
Compiling module xil_defaultlib.registru24
Compiling module xil_defaultlib.design_1_registru24_0_0
Compiling module xil_defaultlib.registru26
Compiling module xil_defaultlib.design_1_registru26_0_0
Compiling module xil_defaultlib.registru48
Compiling module xil_defaultlib.design_1_registru48_0_0
Compiling module xil_defaultlib.design_1_registru48_1_0
Compiling module xil_defaultlib.registru57
Compiling module xil_defaultlib.design_1_registru57_0_0
Compiling module xil_defaultlib.registru8
Compiling module xil_defaultlib.design_1_registru8_0_0
Compiling module xil_defaultlib.design_1_registru8_1_0
Compiling module xil_defaultlib.design_1_registru8_2_0
Compiling module xil_defaultlib.rezultatFinal
Compiling module xil_defaultlib.design_1_rezultatFinal_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.simulare2
Compiling module xil_defaultlib.glbl
Built simulation snapshot simulare2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Desktop/hhhh2/testlab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulare2_behav -key {Behavioral:sim_1:Functional:simulare2} -tclbatch {simulare2.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source simulare2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulare2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1585.941 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/student/Desktop/hhhh2/archive_project_summary.txt] -no_script -reset -force -quiet
remove_files  C:/Users/student/Desktop/hhhh2/archive_project_summary.txt
close_sim
INFO: [Simtcl 6-16] Simulation closed
remove_files  C:/Users/student/Desktop/hhhh2/archive_project_summary.txt
WARNING: [Vivado 12-818] No files matched 'C:/Users/student/Desktop/hhhh2/archive_project_summary.txt'
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulare2'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Desktop/hhhh2/testlab5.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/student/Desktop/hhhh2/testlab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Desktop/hhhh2/testlab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare2_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Desktop/hhhh2/testlab5.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare2_behav xil_defaultlib.simulare2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'number1_0' [C:/Users/student/Desktop/hhhh2/testlab5.srcs/sim_1/new/simulare2.v:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Desktop/hhhh2/testlab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simulare2_behav -key {Behavioral:sim_1:Functional:simulare2} -tclbatch {simulare2.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source simulare2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simulare2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1585.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 16 16:41:01 2022...
