// Seed: 4060170118
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    output wor id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input uwire id_6,
    input tri id_7
);
  `define pp_9 0
  id_10(
      .id_0(id_6), .id_1((1 - (1'b0))), .id_2(id_2)
  );
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    output supply0 id_5,
    output supply0 id_6,
    output wor id_7,
    input tri0 id_8,
    input tri id_9,
    output supply0 id_10,
    output wor id_11,
    input wor id_12,
    input supply1 id_13,
    input tri1 id_14,
    input uwire id_15,
    input wor id_16,
    output wor id_17
);
  assign id_17 = 1;
  module_0(
      id_15, id_16, id_17, id_2, id_2, id_13, id_13, id_13
  );
endmodule
