<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">

  <!-- PACE Progress Bar START -->
  
    
<script src="https://raw.githubusercontent.com/HubSpot/pace/v1.0.2/pace.min.js"></script>

    
<link rel="stylesheet" href="https://github.com/HubSpot/pace/raw/master/themes/orange/pace-theme-flash.css">

  
  

  <!-- PACE Progress Bar START -->

  
  <title>veirlog学习记录-6-数字频率计的设计与实现(附完整工程) | Three purple&#39;s blog</title>
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  
  <meta name="keywords" content="VeirlogFPGA数字频率计" />
  
  
  
  
  <meta name="description" content="FPGA的课程的大作业，我们选的是数字频率计设计。下面分享一下代码，还有工程文件，还有自己写的论文（里面会有更加详细的介绍），希望可以对你有所启发。 工程文件github地址 开发环境：Vivado 2015.4+Modelsim(仅用于仿真波形)开发板：赛灵思公司 xc7a100tcsg324-1 总体设计要求： 可测量脉冲信号的频率 被测信号由100MHz的系统时钟分频获得，频率为学号*10">
<meta property="og:type" content="article">
<meta property="og:title" content="Veirlog学习记录-6-数字频率计的设计与实现(附完整工程)">
<meta property="og:url" content="https://doc.threepurple.cn/2019/12/30/Veirlog%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95-6-%E6%95%B0%E5%AD%97%E9%A2%91%E7%8E%87%E8%AE%A1%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0-%E9%99%84%E5%AE%8C%E6%95%B4%E5%B7%A5%E7%A8%8B/index.html">
<meta property="og:site_name" content="Three purple&#39;s blog">
<meta property="og:description" content="FPGA的课程的大作业，我们选的是数字频率计设计。下面分享一下代码，还有工程文件，还有自己写的论文（里面会有更加详细的介绍），希望可以对你有所启发。 工程文件github地址 开发环境：Vivado 2015.4+Modelsim(仅用于仿真波形)开发板：赛灵思公司 xc7a100tcsg324-1 总体设计要求： 可测量脉冲信号的频率 被测信号由100MHz的系统时钟分频获得，频率为学号*10">
<meta property="og:locale">
<meta property="og:image" content="https://img-blog.csdnimg.cn/2019051616143889.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20190516161623930.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20190516162018357.png">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20190516162359119.png">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20190516162625789.png">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20190516163048597.png">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20190516164118238.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://img-blog.csdnimg.cn/2019051616423041.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70">
<meta property="og:image" content="https://img-blog.csdnimg.cn/20190516164412967.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70">
<meta property="article:published_time" content="2019-12-30T02:29:08.000Z">
<meta property="article:modified_time" content="2025-10-08T10:27:13.539Z">
<meta property="article:author" content="Three purple">
<meta property="article:tag" content="Veirlog">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="数字频率计">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://img-blog.csdnimg.cn/2019051616143889.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70">
  
    <link rel="alternate" href="/atom.xml" title="Three purple&#39;s blog" type="application/atom+xml">
  
  <link rel="icon" href="/css/images/favicon.ico">
  
    <link href="//fonts.googleapis.com/css?family=Source+Code+Pro" rel="stylesheet" type="text/css">
  
  <link href="https://fonts.googleapis.com/css?family=Open+Sans|Montserrat:700" rel="stylesheet" type="text/css">
  <link href="https://fonts.googleapis.com/css?family=Roboto:400,300,300italic,400italic" rel="stylesheet" type="text/css">
  <link href="https://cdn.bootcss.com/font-awesome/4.6.3/css/font-awesome.min.css" rel="stylesheet">
  <style type="text/css">
    @font-face{font-family:futura-pt;src:url(https://use.typekit.net/af/9749f0/00000000000000000001008f/27/l?subset_id=2&fvd=n5) format("woff2");font-weight:500;font-style:normal;}
    @font-face{font-family:futura-pt;src:url(https://use.typekit.net/af/90cf9f/000000000000000000010091/27/l?subset_id=2&fvd=n7) format("woff2");font-weight:500;font-style:normal;}
    @font-face{font-family:futura-pt;src:url(https://use.typekit.net/af/8a5494/000000000000000000013365/27/l?subset_id=2&fvd=n4) format("woff2");font-weight:lighter;font-style:normal;}
    @font-face{font-family:futura-pt;src:url(https://use.typekit.net/af/d337d8/000000000000000000010095/27/l?subset_id=2&fvd=i4) format("woff2");font-weight:400;font-style:italic;}</style>
    
  <link rel="stylesheet" id="athemes-headings-fonts-css" href="//fonts.googleapis.com/css?family=Yanone+Kaffeesatz%3A200%2C300%2C400%2C700&amp;ver=4.6.1" type="text/css" media="all">
  
<link rel="stylesheet" href="/css/style.css">


  
<script src="https://code.jquery.com/jquery-3.1.1.min.js"></script>


  <!-- Bootstrap core CSS -->
  <link rel="stylesheet" href="https://netdna.bootstrapcdn.com/bootstrap/3.0.2/css/bootstrap.min.css" >
  <link rel="stylesheet" href="/css/hiero.css" >
  <link rel="stylesheet" href="/css/glyphs.css" >
  
    <link rel="stylesheet" href="/css/vdonate.css" >
  

  <!-- Custom CSS -->
  
<link rel="stylesheet" href="/css/my.css">

  <!-- Google Adsense -->
  
<meta name="generator" content="Hexo 7.3.0"></head>

<script>
var themeMenus = {};

  themeMenus["/"] = "Home"; 

  themeMenus["/archives/"] = "Archives"; 

  themeMenus["/categories/"] = "Categories"; 

  themeMenus["/tags/"] = "Tags"; 

</script>


  <body data-spy="scroll" data-target="#toc" data-offset="50">


  <header id="allheader" class="site-header" role="banner">
  <div class="clearfix container">
      <div class="site-branding">

          <h1 class="site-title">
            
              <a href="/" rel="home" >
                <img style="margin-bottom: 10px;"  width="124px" height="124px" alt="Hike News" src=" /css/images/bDuck.png">
              </a>
            
          </h1>

          
            
          <nav id="main-navigation" class="main-navigation" role="navigation">
            <a class="nav-open">Menu</a>
            <a class="nav-close">Close</a>
            <div class="clearfix sf-menu">

              <ul id="main-nav" class="nmenu sf-js-enabled">
                    
                      <li class="menu-item menu-item-type-custom menu-item-object-custom menu-item-home menu-item-1663"> <a class="" href="/">Home</a> </li>
                    
                      <li class="menu-item menu-item-type-custom menu-item-object-custom menu-item-home menu-item-1663"> <a class="" href="/archives/">Archives</a> </li>
                    
                      <li class="menu-item menu-item-type-custom menu-item-object-custom menu-item-home menu-item-1663"> <a class="" href="/categories/">Categories</a> </li>
                    
                      <li class="menu-item menu-item-type-custom menu-item-object-custom menu-item-home menu-item-1663"> <a class="" href="/tags/">Tags</a> </li>
                    
              </ul>
            </div>
          </nav>


      </div>
  </div>
</header>


  <div id="originBgDiv" style="background: #fff; width: 100%;">

      <div style="max-height:600px; overflow: hidden;  display: flex; display: -webkit-flex; align-items: center;">
        <img id="originBg" width="100%" alt="" src="">
      </div>

  </div>

  <script>
  function setAboutIMG(){
      var imgUrls = "css/images/pose.jpg,https://source.unsplash.com/collection/954550/1920x1080".split(",");
      var random = Math.floor((Math.random() * imgUrls.length ));
      if (imgUrls[random].startsWith('http') || imgUrls[random].indexOf('://') >= 0) {
        document.getElementById("originBg").src=imgUrls[random];
      } else {
        document.getElementById("originBg").src='/' + imgUrls[random];
      }
  }
  bgDiv=document.getElementById("originBgDiv");
  if(location.pathname.match('about')){
    setAboutIMG();
    bgDiv.style.display='block';
  }else{
    bgDiv.style.display='none';
  }
  </script>



  <div id="container">
    <div id="wrap">
            
      <div id="content" class="outer">
        
          <section id="main" style="float:none;"><article id="post-Veirlog学习记录-6-数字频率计的设计与实现-附完整工程" style="width: 66%; float:left;" class="article article-type-post" itemscope itemprop="blogPost" >
  <div id="articleInner" class="clearfix post-1016 post type-post status-publish format-standard has-post-thumbnail hentry category-template-2 category-uncategorized tag-codex tag-edge-case tag-featured-image tag-image tag-template">
    
    
      <header class="article-header">
        
  
    <h1 class="thumb" class="article-title" itemprop="name">
      Veirlog学习记录-6-数字频率计的设计与实现(附完整工程)
    </h1>
  

      </header>
    
    <div class="article-meta">
      
	Posted on <a href="/2019/12/30/Veirlog%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95-6-%E6%95%B0%E5%AD%97%E9%A2%91%E7%8E%87%E8%AE%A1%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0-%E9%99%84%E5%AE%8C%E6%95%B4%E5%B7%A5%E7%A8%8B/" class="article-date">
	  <time datetime="2019-12-30T02:29:08.000Z" itemprop="datePublished">December 30, 2019</time>
	</a>

      
	<span>
	  本文总阅读量 <span id="busuanzi_page_pv">加载中...</span> 次
	</span>

    </div>
    <div class="article-entry" itemprop="articleBody">
      
        <p>﻿FPGA的课程的大作业，我们选的是数字频率计设计。下面分享一下代码，还有工程文件，还有自己写的论文（里面会有更加详细的介绍），希望可以对你有所启发。</p>
<p><strong><a href="https://github.com/XuXING0430/freDetect">工程文件github地址</a></strong></p>
<p><strong><em>开发环境：Vivado 2015.4+Modelsim(仅用于仿真波形)</em></strong><br><strong><em>开发板：赛灵思公司 xc7a100tcsg324-1</em></strong></p>
<h2 id="总体设计要求："><a href="#总体设计要求：" class="headerlink" title="总体设计要求："></a><strong>总体设计要求：</strong></h2><ul>
<li>可测量脉冲信号的频率</li>
<li>被测信号由100MHz的系统时钟分频获得，频率为学号*1000 Hz</li>
<li>测量结果在6位数码管上显示，高位若是零则不显示该位</li>
<li>采用连续测量方式，每4秒为1个周期，其中1秒用于测量，3秒用于显示</li>
</ul>
<h2 id="总体设计框图："><a href="#总体设计框图：" class="headerlink" title="总体设计框图："></a><strong>总体设计框图：</strong></h2><p><img src="https://img-blog.csdnimg.cn/2019051616143889.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70" alt=""></p>
<h2 id="子模块设计："><a href="#子模块设计：" class="headerlink" title="子模块设计："></a><strong>子模块设计：</strong></h2><h2 id="分频模块："><a href="#分频模块：" class="headerlink" title="- 分频模块："></a>- 分频模块：</h2><p> 结构图：<br><img src="https://img-blog.csdnimg.cn/20190516161623930.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70" alt="">代码如下：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line">module div(</span><br><span class="line">    input clk_100mhz, //系统给定的时钟频率</span><br><span class="line">    output clk_190hz, //数码管的动态扫描频率</span><br><span class="line">    output reg clk_1Hz, //控制模块的驱动频率</span><br><span class="line">    output reg fin  //输出待测试信号的频率</span><br><span class="line">    );</span><br><span class="line">	reg [9:0] cnt0;</span><br><span class="line">	reg [30:0] cnt;</span><br><span class="line">	reg [18:0] cnt1;</span><br><span class="line">	</span><br><span class="line">	always @(posedge clk_100mhz)</span><br><span class="line">		cnt1 = cnt1 + 1;</span><br><span class="line">	assign clk_190hz = cnt1[18];</span><br><span class="line">	always @(posedge clk_100mhz)</span><br><span class="line">		if(cnt == 50000000) begin</span><br><span class="line">			cnt = 0;</span><br><span class="line">			clk_1Hz = ~clk_1Hz;</span><br><span class="line">		    end</span><br><span class="line">		else</span><br><span class="line">			cnt = cnt + 1;</span><br><span class="line">	always @(posedge clk_100mhz)</span><br><span class="line">		if(cnt0 == 499) begin  //生成的测试信号的频率为100KHz</span><br><span class="line">			cnt0 = 0;</span><br><span class="line">			fin = ~fin;</span><br><span class="line">		end</span><br><span class="line">		else</span><br><span class="line">			cnt0 = cnt0 + 1;</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<p>被测频率本来要求是学号*1000Hz，但是我的学号无法被整除，所以无法度量频率计的的精度，更无法进行误差分析。所以才选取了100KHz作为测试频率。</p>
<h2 id="控制模块"><a href="#控制模块" class="headerlink" title="- 控制模块"></a>- 控制模块</h2><p> 结构图：<br> <img src="https://img-blog.csdnimg.cn/20190516162018357.png" alt=""><br>code：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br></pre></td><td class="code"><pre><span class="line">module control(clk_1Hz, rst, count_en, latch_en, clear);  </span><br><span class="line">  input clk_1Hz;  </span><br><span class="line">  input rst;  //复位信号</span><br><span class="line">  output count_en;  //计数使能</span><br><span class="line">  output latch_en;  //锁存使能</span><br><span class="line">  output clear;  //清零信号</span><br><span class="line">  reg [2:0] state; //状态信号，用于控制各种使能信号  </span><br><span class="line">  reg count_en;  </span><br><span class="line">  reg latch_en;  </span><br><span class="line">  reg clear;</span><br><span class="line">       </span><br><span class="line">  always @(posedge clk_1Hz or negedge rst)  </span><br><span class="line">  if(!rst)   //复位信号有效  </span><br><span class="line">    begin    //各种使能信号清零  </span><br><span class="line">      state &lt;= 3&#x27;b000;  </span><br><span class="line">      count_en &lt;= 1&#x27;b0;  </span><br><span class="line">      latch_en &lt;=1&#x27;b0;  </span><br><span class="line">      clear &lt;= 1&#x27;b0;  </span><br><span class="line">    end  </span><br><span class="line">     else    //遇到基准信号的下一个上升沿，状态变化一次，每次变化后状态持续1s  </span><br><span class="line">    begin</span><br><span class="line">      case(state)  </span><br><span class="line">        3&#x27;b000:   </span><br><span class="line">            begin //第一个上升沿到达，开始计数，计数1个基准信号周期内待测信号的上升沿个数，此个数即为待测信号的频率  </span><br><span class="line">            count_en &lt;= 1&#x27;b1;  //计数使能信号有效  </span><br><span class="line">            latch_en &lt;= 1&#x27;b0;  </span><br><span class="line">            clear &lt;= 1&#x27;b0;  </span><br><span class="line">            state &lt;= 3&#x27;b001;  </span><br><span class="line">          end  </span><br><span class="line">        3&#x27;b001:  </span><br><span class="line">          begin  //第二个上升沿到达，计数完成，锁存使能信号有效，测得频率锁存至锁存器中  </span><br><span class="line">            count_en &lt;= 1&#x27;b0;  </span><br><span class="line">            latch_en &lt;=1&#x27;b1;  </span><br><span class="line">            clear &lt;= 1&#x27;b0;  </span><br><span class="line">            state &lt;= 3&#x27;b010;  </span><br><span class="line">          end</span><br><span class="line">        3&#x27;b010:  </span><br><span class="line">          begin  //第三个上升沿到达，计数完成，锁存使能信号有效，测得频率锁存至锁存器中  </span><br><span class="line">            count_en &lt;= 1&#x27;b0;  </span><br><span class="line">            latch_en &lt;=1&#x27;b1;  </span><br><span class="line">            clear &lt;= 1&#x27;b0;  </span><br><span class="line">            state &lt;= 3&#x27;b011;  </span><br><span class="line">          end</span><br><span class="line">        3&#x27;b011:  </span><br><span class="line">          begin  //第四个上升沿到达，计数完成，锁存使能信号有效，测得频率锁存至锁存器中  </span><br><span class="line">            count_en &lt;= 1&#x27;b0;  </span><br><span class="line">            latch_en &lt;=1&#x27;b1;  </span><br><span class="line">            clear &lt;= 1&#x27;b0;  </span><br><span class="line">            state &lt;= 3&#x27;b100;  </span><br><span class="line">          end</span><br><span class="line">        3&#x27;b100:   </span><br><span class="line">          begin //第五个上升沿到达，清零使能信号有效，计数器清零，为下一次计数做准备  </span><br><span class="line">            count_en &lt;= 1&#x27;b0;</span><br><span class="line">            clear &lt;= 1&#x27;b1;   </span><br><span class="line">            latch_en &lt;=1&#x27;b1;   </span><br><span class="line">            state &lt;= 3&#x27;b000; //状态清零，进入下一次测量  </span><br><span class="line">          end  </span><br><span class="line">        default:  </span><br><span class="line">          begin  </span><br><span class="line">            count_en &lt;= 1&#x27;b0;  </span><br><span class="line">            latch_en &lt;=1&#x27;b0;  </span><br><span class="line">            clear &lt;= 1&#x27;b0;  </span><br><span class="line">            state &lt;= 3&#x27;b000;  </span><br><span class="line">          end     </span><br><span class="line">      endcase        </span><br><span class="line">    end  </span><br></pre></td></tr></table></figure>

<p>​        </p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<h2 id="计数模块"><a href="#计数模块" class="headerlink" title="- 计数模块"></a>- 计数模块</h2><p> 结构图：<br> <img src="https://img-blog.csdnimg.cn/20190516162359119.png" alt=""><br> code：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line">module counter_10(en_in, rst, clear, fin, en_out, q);  </span><br><span class="line">  input en_in; //输入使能信号  </span><br><span class="line">  input rst;   //复位信号  </span><br><span class="line">  input clear; //清零信号  </span><br><span class="line">  input fin;   //待测信号  </span><br><span class="line">  output en_out; //输出使能，用于控制下一个计数器的状态，当输出使能有效时，下一个模10计数器计数加1  </span><br><span class="line">  output [3:0] q; //计数器的输出，4位BCD码输出  </span><br><span class="line">    </span><br><span class="line">  reg en_out;  </span><br><span class="line">  reg [3:0] q;  </span><br><span class="line">    </span><br><span class="line">  always@ (posedge fin or negedge rst) //输入待测信号的上升沿作为敏感信号  </span><br><span class="line">  if(!rst) //复位信号有效，计数器输出清零  </span><br><span class="line">      begin  </span><br><span class="line">        en_out &lt;= 1&#x27;b0;  </span><br><span class="line">        q &lt;= 4&#x27;b0;  </span><br><span class="line">      end  </span><br><span class="line">    else if(en_in) //进位输入使能信号有效  </span><br><span class="line">      begin  </span><br><span class="line">        if(q == 4&#x27;b1001) //若q = 4&#x27;b1001的话，q清零，同时进位输出使能有效，即en_out 赋值为1&#x27;b1  </span><br><span class="line">          begin  </span><br><span class="line">            q &lt;= 4&#x27;b0;  </span><br><span class="line">            en_out &lt;= 1&#x27;b1;  </span><br><span class="line">          end  </span><br><span class="line">             else //若q未达到4&#x27;b1001时，每到达待测信号的一个上升沿，q加1，同时输出进位清零  </span><br><span class="line">          begin  </span><br><span class="line">            q &lt;= q + 1&#x27;b1;  </span><br><span class="line">            en_out &lt;=1&#x27;b0;  </span><br><span class="line">          end  </span><br><span class="line">      end   </span><br><span class="line">    else if(clear) //若清零信号有效，计数器清零，用于为下一次测量准备  </span><br><span class="line">      begin  </span><br><span class="line">        q &lt;= 4&#x27;b0;  </span><br><span class="line">        en_out &lt;= 1&#x27;b0;  </span><br><span class="line">      end  </span><br><span class="line">    else  </span><br><span class="line">    begin  </span><br><span class="line">    q &lt;= q;  </span><br><span class="line">    en_out &lt;=1&#x27;b0;  </span><br><span class="line">    end   </span><br><span class="line">    </span><br><span class="line">endmodule</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="锁存模块"><a href="#锁存模块" class="headerlink" title="锁存模块"></a>锁存模块</h2><p>结构图：<br><img src="https://img-blog.csdnimg.cn/20190516162625789.png" alt=""><br>code：</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line">module latch(clk_1Hz, latch_en, rst, q0, q1, q2, q3, q4, q5, q6, q7,  </span><br><span class="line">            d0, d1, d2, d3, d4, d5, d6, d7);            </span><br><span class="line">  input clk_1Hz, latch_en, rst;  </span><br><span class="line">  input[3:0] q0, q1, q2, q3, q4, q5, q6, q7;  </span><br><span class="line">  output[3:0] d0, d1, d2, d3, d4, d5, d6, d7;  </span><br><span class="line">  reg[3:0] d0, d1, d2, d3, d4, d5, d6, d7;  </span><br><span class="line">  always@ (posedge clk_1Hz or negedge rst)  </span><br><span class="line">  if(!rst) //复位信号有效时输出清零  </span><br><span class="line">    begin  </span><br><span class="line">      d0 &lt;= 4&#x27;b0; d1 &lt;= 4&#x27;b0; d2 &lt;= 4&#x27;b0; d3 &lt;= 4&#x27;b0; d4 &lt;= 4&#x27;b0;  </span><br><span class="line">      d5 &lt;= 4&#x27;b0; d6 &lt;= 4&#x27;b0; d7 &lt;= 4&#x27;b0;  </span><br><span class="line">    end  </span><br><span class="line">  else if(latch_en) //锁存信号有效时，将计数器的输出信号锁存至锁存器  </span><br><span class="line">    begin  </span><br><span class="line">      d0 &lt;= q0; d1 &lt;= q1; d2 &lt;= q2; d3 &lt;= q3; d4 &lt;= q4;  </span><br><span class="line">      d5 &lt;= q5; d6 &lt;= q6; d7 &lt;= q7;  </span><br><span class="line">    end  </span><br><span class="line">     else  //上面两种情况均未发生时，输入不变  </span><br><span class="line">    begin  </span><br><span class="line">      d0 &lt;= d0; d1 &lt;= d1; d2 &lt;= d2; d3 &lt;= d3; d4 &lt;= d4;  </span><br><span class="line">      d5 &lt;= d5; d6 &lt;= d6; d7 &lt;= d7;  </span><br><span class="line">    end  </span><br><span class="line">  </span><br><span class="line">endmodule</span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h2 id="显示模块"><a href="#显示模块" class="headerlink" title="显示模块"></a>显示模块</h2><p>结构图：<br><img src="https://img-blog.csdnimg.cn/20190516163048597.png" alt=""><br>code:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br></pre></td><td class="code"><pre><span class="line">module IP_seg_disp(</span><br><span class="line">    input clk_190hz,</span><br><span class="line">    input [3:0] d0,d1,d2,d3,d4,d5,d6,d7</span><br><span class="line">    output reg [7:0] duan,</span><br><span class="line">    output reg [7:0] wei</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    reg [3:0] disp;</span><br><span class="line">    reg [2:0] smg_ctl;</span><br><span class="line">    </span><br><span class="line">    always @ ( posedge clk_190hz)</span><br><span class="line">        smg_ctl = smg_ctl + 1&#x27;b1;</span><br><span class="line">	 always @ (*)</span><br><span class="line">        case ( smg_ctl )</span><br><span class="line">        3&#x27;b000:begin</span><br><span class="line">            wei = 8&#x27;b11111110;</span><br><span class="line">            disp = d0 [3:0];</span><br><span class="line">        end</span><br><span class="line">        3&#x27;b001:begin</span><br><span class="line">            wei = 8&#x27;b11111101;</span><br><span class="line">            disp = d1 [3:0];</span><br><span class="line">        end</span><br><span class="line">        3&#x27;b010:begin</span><br><span class="line">            wei = 8&#x27;b11111011;</span><br><span class="line">            disp = d2 [3:0];</span><br><span class="line">        end</span><br><span class="line">        3&#x27;b011:begin</span><br><span class="line">            wei = 8&#x27;b11110111;</span><br><span class="line">            disp = d3 [3:0];</span><br><span class="line">        end</span><br><span class="line">        3&#x27;b100:begin</span><br><span class="line">            wei = 8&#x27;b11101111;</span><br><span class="line">            disp = d4 [3:0];</span><br><span class="line">        end</span><br><span class="line">        3&#x27;b101:begin</span><br><span class="line">            wei = 8&#x27;b11011111;</span><br><span class="line">            disp = d5 [3:0];</span><br><span class="line">         end</span><br><span class="line">        3&#x27;b110:begin</span><br><span class="line">            wei = 8&#x27;b10111111;</span><br><span class="line">            disp = d6 [3:0];</span><br><span class="line">            if( disp==0 ) //如果高位数值为0，则不显示该位</span><br><span class="line">               disp &lt;=4&#x27;b1111;</span><br><span class="line">            end</span><br><span class="line">        3&#x27;b111:begin</span><br><span class="line">            wei = 8&#x27;b01111111;</span><br><span class="line">            disp = d7 [3:0];</span><br><span class="line">            if( disp==0 )</span><br><span class="line">                disp &lt;=4&#x27;b1111</span><br><span class="line">        end          </span><br><span class="line">        default:;</span><br><span class="line">        endcase</span><br><span class="line"></span><br><span class="line">    always @ ( * )</span><br><span class="line">        case (disp)</span><br><span class="line">        4&#x27;b0000:duan = 8&#x27;b11000000;</span><br><span class="line">        4&#x27;b0001:duan = 8&#x27;b11111001;</span><br><span class="line">        4&#x27;b0010:duan = 8&#x27;b10100100;</span><br><span class="line">        4&#x27;b0011:duan = 8&#x27;b10110000;</span><br><span class="line">        4&#x27;b0100:duan = 8&#x27;b10011001;</span><br><span class="line">        4&#x27;b0101:duan = 8&#x27;b10010010;</span><br><span class="line">        4&#x27;b0110:duan = 8&#x27;b10000010;</span><br><span class="line">        4&#x27;b0111:duan = 8&#x27;b11111000;</span><br><span class="line">        4&#x27;b1000:duan = 8&#x27;b10000000;</span><br><span class="line">        4&#x27;b1001:duan = 8&#x27;b10010000;</span><br><span class="line">        4&#x27;b1010:duan = 8&#x27;b10001000;</span><br><span class="line">        4&#x27;b1011:duan = 8&#x27;b10000011;</span><br><span class="line">        4&#x27;b1100:duan = 8&#x27;b11000110;</span><br><span class="line">        4&#x27;b1101:duan = 8&#x27;b10100001;</span><br><span class="line">        4&#x27;b1110:duan = 8&#x27;b10000110;</span><br><span class="line">        4&#x27;b1111:duan = 8&#x27;b11111111;</span><br><span class="line">        default:duan = 8&#x27;b11000000; </span><br><span class="line">        endcase</span><br><span class="line">endmodule</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="顶层模块"><a href="#顶层模块" class="headerlink" title="顶层模块"></a>顶层模块</h2><p>code:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br></pre></td><td class="code"><pre><span class="line">module freDetect(clk_100mhz,rst,duan,wei);  </span><br><span class="line">  input clk_100mhz;  </span><br><span class="line">  input rst; //复位信号  </span><br><span class="line">  output [7:0] duan; </span><br><span class="line">  output [7:0] wei;  </span><br><span class="line">  wire[3:0] q0, q1, q2, q3, q4, q5, q6, q7;   //中间数据  </span><br><span class="line">  wire[3:0] d0, d1, d2, d3, d4, d5, d6, d7;</span><br><span class="line">  wire fin;</span><br><span class="line">  wire clk_1Hz;</span><br><span class="line">  wire clk_190hz;</span><br><span class="line">//分频模块实例</span><br><span class="line">  div u_div( </span><br><span class="line">             .clk_1Hz(clk_1Hz),</span><br><span class="line">             .clk_190hz(clk_190hz),</span><br><span class="line">             .clk_100mhz(clk_100mhz),</span><br><span class="line">             .fin(fin)</span><br><span class="line">                ); </span><br><span class="line">  //显示模块实例             </span><br><span class="line">  IP_seg_disp u_IP_seg_disp( .clk_190hz(clk_190hz), .d0(d0), </span><br><span class="line">                           .d1(d1),  .d2(d2),  .d3(d3), .d4(d4), </span><br><span class="line">                           .d5(d5),  .d6(d6),  .d7(d7),</span><br><span class="line">                           .duan(duan), .wei(wei) </span><br><span class="line">);</span><br><span class="line">  //控制模块实例  </span><br><span class="line">  control u_control(.clk_1Hz(clk_1Hz), .rst(rst), .count_en(count_en),  </span><br><span class="line">                    .latch_en(latch_en), .clear(clear));  </span><br><span class="line">    </span><br><span class="line">  //计数器模块实例  </span><br><span class="line">  counter_10 counter0(.en_in(count_en), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out0), .q(q0));  </span><br><span class="line">  counter_10 counter1(.en_in(en_out0), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out1), .q(q1));  </span><br><span class="line">  counter_10 counter2(.en_in(en_out1), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out2), .q(q2));  </span><br><span class="line">  counter_10 counter3(.en_in(en_out2), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out3), .q(q3));  </span><br><span class="line">  counter_10 counter4(.en_in(en_out3), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out4), .q(q4));  </span><br><span class="line">  counter_10 counter5(.en_in(en_out4), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out5), .q(q5));  </span><br><span class="line">  counter_10 counter6(.en_in(en_out5), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out6), .q(q6));  </span><br><span class="line">  counter_10 counter7(.en_in(en_out6), .clear(clear), .rst(rst),  </span><br><span class="line">                      .fin(fin), .en_out(en_out7), .q(q7));  </span><br><span class="line">    </span><br><span class="line">  //锁存器模块实例  </span><br><span class="line">  latch u_latch(.clk_1Hz(clk_1Hz), .rst(rst), .latch_en(latch_en),  </span><br><span class="line">                .q0(q0), .q1(q1), .q2(q2), .q3(q3), .q4(q4), .q5(q5),  </span><br><span class="line">                .q6(q6), .q7(q7), .d0(d0), .d1(d1), .d2(d2), .d3(d3),  </span><br><span class="line">                .d4(d4), .d5(d5), .d6(d6), .d7(d7));  </span><br><span class="line">     </span><br><span class="line">endmodule</span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h2 id="测试文件："><a href="#测试文件：" class="headerlink" title="测试文件："></a>测试文件：</h2><figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line">module freDetect_tb;  </span><br><span class="line">  parameter CLK_1HZ_DELAY = 50000000; //用于生成1Hz基准信号  </span><br><span class="line">  parameter FIN_DELAY = 500;     //用于生成100KHz待测信号  </span><br><span class="line">  reg clk_1Hz;  </span><br><span class="line">  reg fin;  </span><br><span class="line">  reg rst;  //复位</span><br><span class="line">  wire[3:0] d0, d1, d2, d3, d4, d5, d6, d7;  </span><br><span class="line">  initial  </span><br><span class="line">    begin  </span><br><span class="line">      rst =1&#x27;b0;  </span><br><span class="line">      #1 rst = 1&#x27;b1;  </span><br><span class="line">    end </span><br><span class="line">  initial  </span><br><span class="line">    begin  </span><br><span class="line">      fin = 1&#x27;b0;  </span><br><span class="line">      forever  </span><br><span class="line">      #FIN_DELAY fin = ~fin;  </span><br><span class="line">    end </span><br><span class="line">  initial  </span><br><span class="line">    begin  </span><br><span class="line">      clk_1Hz = 1&#x27;b0;  </span><br><span class="line">      forever  </span><br><span class="line">      #CLK_1HZ_DELAY clk_1Hz = ~clk_1Hz;  </span><br><span class="line">    end</span><br><span class="line">    freDetect freDetect1(.clk_1Hz(clk_1Hz), .rst(rst), .fin(fin),  </span><br><span class="line">    .d0(d0), .d1(d1), .d2(d2), .d3(d3), .d4(d4), .d5(d5), .d6(d6), .d7(d7));  </span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<p>波形仿真结果如图所示：<br><img src="https://img-blog.csdnimg.cn/20190516164118238.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70" alt="结果显示"><br>实验结果:</p>
<p>两张图片分别为 测量计数时和复位时和显示计数时：<br><img src="https://img-blog.csdnimg.cn/2019051616423041.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70" alt="测量计数时和复位时的显示"><img src="https://img-blog.csdnimg.cn/20190516164412967.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L3dlaXhpbl80Mzg3NzEzOQ==,size_16,color_FFFFFF,t_70" alt="显示计数时"></p>
<p><strong>我也写了几篇关于Veirlog的文章，感兴趣的同学可以去看看。该模块链接如下：</strong><br><a href="https://xuxing0430.github.io/categories/Veirlog/">Verilog学习</a></p>

      
    </div>
    <footer class="entry-meta entry-footer">
      
	<span class="ico-folder"></span>
    <a class="article-category-link" href="/categories/Veirlog/">Veirlog</a>

      
  <span class="ico-tags"></span>
  <ul class="article-tag-list" itemprop="keywords"><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/FPGA/" rel="tag">FPGA</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/Veirlog/" rel="tag">Veirlog</a></li><li class="article-tag-list-item"><a class="article-tag-list-link" href="/tags/%E6%95%B0%E5%AD%97%E9%A2%91%E7%8E%87%E8%AE%A1/" rel="tag">数字频率计</a></li></ul>

      
        <div id="donation_div"></div>


<script src="/js/vdonate.js"></script>

<script>
var a = new Donate({
  title: '如果觉得我的文章对您有用，请随意打赏。您的支持将鼓励我继续创作!', // 可选参数，打赏标题
  btnText: 'Donate', // 可选参数，打赏按钮文字
  el: document.getElementById('donation_div'),
  wechatImage: 'https://github.com/XuXING0430/XuXING0430.github.io/blob/master/image/weChat.jpg?raw=true',
  alipayImage: 'https://github.com/XuXING0430/XuXING0430.github.io/blob/master/image/aliPay.jpg?raw=true'
});
</script>
      
            
      
        
	<div id="comment">
		<!-- 来必力City版安装代码 -->
		<div id="lv-container" data-id="city" data-uid="MTAyMC8yOTQ4MS82MDQ5">
		<script type="text/javascript">
		   (function(d, s) {
		       var j, e = d.getElementsByTagName(s)[0];

		       if (typeof LivereTower === 'function') { return; }

		       j = d.createElement(s);
		       j.src = 'https://cdn-city.livere.com/js/embed.dist.js';
		       j.async = true;

		       e.parentNode.insertBefore(j, e);
		   })(document, 'script');
		</script>
		<noscript>为正常使用来必力评论功能请激活JavaScript</noscript>
		</div>
		<!-- City版安装代码已完成 -->
	</div>


      
    </footer>
  </div>
  
    
<nav id="article-nav">
  
    <a href="/2020/05/04/matlab%E5%AE%9E%E7%8E%B0%E9%9A%8F%E6%9C%BA%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%BE%B9-%E8%93%84%E6%84%8F%E6%94%BB%E5%87%BB%E7%BD%91%E7%BB%9C%E8%BF%9E%E8%BE%B9-3/" id="article-nav-newer" class="article-nav-link-wrap">
      <strong class="article-nav-caption">Newer</strong>
      <div class="article-nav-title">
        
          matlab实现随机攻击网络边+蓄意攻击网络连边(3)
        
      </div>
    </a>
  
  
    <a href="/2019/12/30/Veirlog%E5%AD%A6%E4%B9%A0%E8%AE%B0%E5%BD%95-5-%E5%BE%AA%E7%8E%AF%E7%A7%BB%E4%BD%8D%E6%95%B0%E7%A0%81%E7%AE%A1%E7%9A%84%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0/" id="article-nav-older" class="article-nav-link-wrap">
      <strong class="article-nav-caption">Older</strong>
      <div class="article-nav-title">Veirlog学习记录-5-循环移位数码管的设计与实现</div>
    </a>
  
</nav>

  
</article>

<!-- Table of Contents -->

  <aside id="sidebar">
    <div id="toc" class="toc-article" style="overflow-y: scroll; max-width: 28%;">
    <strong class="toc-title">Contents</strong>
    
      <ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%80%BB%E4%BD%93%E8%AE%BE%E8%AE%A1%E8%A6%81%E6%B1%82%EF%BC%9A"><span class="nav-number">1.</span> <span class="nav-text">总体设计要求：</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%80%BB%E4%BD%93%E8%AE%BE%E8%AE%A1%E6%A1%86%E5%9B%BE%EF%BC%9A"><span class="nav-number">2.</span> <span class="nav-text">总体设计框图：</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AD%90%E6%A8%A1%E5%9D%97%E8%AE%BE%E8%AE%A1%EF%BC%9A"><span class="nav-number">3.</span> <span class="nav-text">子模块设计：</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%88%86%E9%A2%91%E6%A8%A1%E5%9D%97%EF%BC%9A"><span class="nav-number">4.</span> <span class="nav-text">- 分频模块：</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%8E%A7%E5%88%B6%E6%A8%A1%E5%9D%97"><span class="nav-number">5.</span> <span class="nav-text">- 控制模块</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%AE%A1%E6%95%B0%E6%A8%A1%E5%9D%97"><span class="nav-number">6.</span> <span class="nav-text">- 计数模块</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%94%81%E5%AD%98%E6%A8%A1%E5%9D%97"><span class="nav-number">7.</span> <span class="nav-text">锁存模块</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%98%BE%E7%A4%BA%E6%A8%A1%E5%9D%97"><span class="nav-number">8.</span> <span class="nav-text">显示模块</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97"><span class="nav-number">9.</span> <span class="nav-text">顶层模块</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%B5%8B%E8%AF%95%E6%96%87%E4%BB%B6%EF%BC%9A"><span class="nav-number">10.</span> <span class="nav-text">测试文件：</span></a></li></ol>
    
    </div>
  </aside>
</section>
        
      </div>
      <footer id="footer" class="site-footer">
  

  <div class="clearfix container">
      <div class="site-info">
	      &copy; 2025 Three purple&#39;s blog All Rights Reserved.
          
            <span>
              本站总访客数 <span id="busuanzi_site_uv">加载中...</span> 人 | 
              本站总访问量 <span id="busuanzi_site_pv">加载中...</span> 次
            </span>
          
      </div>
      <div class="site-credit">
        Theme by <a href="https://github.com/iTimeTraveler/hexo-theme-hiero" target="_blank">hiero</a>
      </div>
  </div>
</footer>


<!-- min height -->

<script>
    var contentdiv = document.getElementById("content");

    contentdiv.style.minHeight = document.body.offsetHeight - document.getElementById("allheader").offsetHeight - document.getElementById("footer").offsetHeight + "px";
</script>

<!-- Custome JS -->

<script src="/js/my.js"></script>

    </div>
    <!-- <nav id="mobile-nav">
  
    <a href="/" class="mobile-nav-link">Home</a>
  
    <a href="/archives/" class="mobile-nav-link">Archives</a>
  
    <a href="/categories/" class="mobile-nav-link">Categories</a>
  
    <a href="/tags/" class="mobile-nav-link">Tags</a>
  
</nav> -->
    

<!-- mathjax config similar to math.stackexchange -->

<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [ ['$','$'], ["\\(","\\)"] ],
      processEscapes: true
    }
  });
</script>

<script type="text/x-mathjax-config">
    MathJax.Hub.Config({
      tex2jax: {
        skipTags: ['script', 'noscript', 'style', 'textarea', 'pre', 'code']
      }
    });
</script>

<script type="text/x-mathjax-config">
    MathJax.Hub.Queue(function() {
        var all = MathJax.Hub.getAllJax(), i;
        for(i=0; i < all.length; i += 1) {
            all[i].SourceElement().parentNode.className += ' has-jax';
        }
    });
</script>

<script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.4/MathJax.js?config=TeX-AMS-MML_HTMLorMML">
</script>



  
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/fancybox/2.1.5/jquery.fancybox.min.css">

  
<script src="https://cdnjs.cloudflare.com/ajax/libs/fancybox/2.1.5/jquery.fancybox.min.js"></script>




<script src="/js/scripts.js"></script>


<script src="https://stackpath.bootstrapcdn.com/bootstrap/3.3.7/js/bootstrap.min.js"></script>


<script src="/js/main.js"></script>



<!-- Google Analytics -->
<script type="text/javascript">
(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
})(window,document,'script','//www.google-analytics.com/analytics.js','ga');

ga('create', 'G-37QFEM5W0L', 'auto');
ga('send', 'pageview');

</script>
<!-- End Google Analytics -->







	<script src="//cdn.busuanzi.cc/busuanzi/3.6.9/busuanzi.min.js" defer></script>






  </div>

  <a id="rocket" href="#top" class=""></a>
  <script type="text/javascript" src="/js/totop.js" async=""></script>
</body>
</html>
