#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:30:22 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Fri Jun 26 22:55:03 2015
# Process ID: 5924
# Log file: D:/xilinx3/lab2/vivado.log
# Journal file: D:/xilinx3/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:\xilinx3\lab2\lab2.xpr}
open_bd_design {D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {3} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
set_property name ledArray [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins ledArray/S_AXI]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins ledArray/GPIO] [get_bd_intf_ports GPIO]
endgroup
set_property name ledArray [get_bd_intf_ports GPIO]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
set_property name sw_4bit [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins sw_4bit/S_AXI]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins sw_4bit/GPIO] [get_bd_intf_ports GPIO]
endgroup
set_property name sw_4bit [get_bd_intf_ports GPIO]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property location {1.5 381 582} [get_bd_cells processing_system7_0_axi_periph]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name netlist_1
set_property package_pin "" [get_ports [list  {led1_tri_o[0]}]]
startgroup
set_property package_pin G15 [get_ports {sw_4bit_tri_i[0]}]
endgroup
save_constraints
startgroup
set_property package_pin W20 [get_ports {led1_tri_o[0]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {ledarray_tri_o[2]} {ledarray_tri_o[1]} {ledarray_tri_o[0]}]]
startgroup
set_property package_pin L15 [get_ports {ledarray_tri_o[0]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {ledarray_tri_o[1]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {ledarray_tri_o[2]}]
endgroup
save_constraints
generate_target all [get_files  D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
close_design
open_run impl_1
file copy -force D:/xilinx3/lab2/lab2.runs/impl_1/system_wrapper.sysdef D:/final3/system_wrapper.hdf

launch_sdk -workspace D:/final3 -hwspec D:/final3/system_wrapper.hdf
open_bd_design {D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd}
set_property name pin [get_bd_cells ledArray]
set_property name latchPin [get_bd_cells pin]
set_property name latchPin [get_bd_intf_ports ledArray]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells latchPin]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name clockPin [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells clockPin]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins clockPin/S_AXI]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins clockPin/GPIO] [get_bd_intf_ports GPIO]
endgroup
set_property location {103 941} [get_bd_intf_ports GPIO]
set_property name clockPin [get_bd_intf_ports GPIO]
regenerate_bd_layout
set_property location {1015 767} [get_bd_intf_ports clockPin]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name dataPin [get_bd_cells axi_gpio_0]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells dataPin]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins dataPin/S_AXI]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins dataPin/GPIO] [get_bd_intf_ports GPIO]
endgroup
undo
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins dataPin/GPIO] [get_bd_intf_ports GPIO]
endgroup
set_property location {411 1194} [get_bd_intf_ports GPIO]
set_property location {160 1178} [get_bd_intf_ports GPIO]
set_property name dataPin [get_bd_intf_ports GPIO]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name netlist_1
set_property iostandard LVCMOS33 [get_ports [list {latchpin_tri_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {latchpin_tri_o[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {clockpin_tri_o[0]}]]
set_property iostandard LVCMOS25 [get_ports [list {datapin_tri_o[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {datapin_tri_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {latchpin_tri_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {latchpin_tri_o[0]}]]
startgroup
set_property package_pin L15 [get_ports {latchpin_tri_o[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {latchpin_tri_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {latchpin_tri_o[0]}]]
startgroup
set_property package_pin J16 [get_ports {clockpin_tri_o[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {clockpin_tri_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {clockpin_tri_o[0]}]]
startgroup
set_property package_pin J14 [get_ports {datapin_tri_o[0]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {datapin_tri_o[0]}]]
set_property is_loc_fixed true [get_ports [list  {datapin_tri_o[0]}]]
save_constraints
generate_target all [get_files  D:/xilinx3/lab2/lab2.srcs/sources_1/bd/system/system.bd]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file mkdir D:/final3
file copy -force D:/xilinx3/lab2/lab2.runs/impl_1/system_wrapper.sysdef D:/final3/system_wrapper.hdf

launch_sdk -workspace D:/final3 -hwspec D:/final3/system_wrapper.hdf
