#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-lca' '-debug_access+all' '-timescale=1ns/10ps' '-CC' '-I$(VCS_HOME)/include' '-notice' '-line' '+lint=all' '+v2k' '-debug' '-sverilog' '/home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/post-syn/fir.mapped.v' '/home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/fir_tb.v' '/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/verilog/sky130_scl_9T.v' '+define+CLOCK_PERIOD=20.00' '+define+UNIT_DELAY=#1' '-P' '/home/tmp/eecs151-acf/asic-labs-fa25/lab2/build/sim-rundir/access.tab' '+neg_tchk' '+sdfverbose' '-negdelay' '-sdf' 'max:fir:/home/tmp/eecs151-acf/asic-labs-fa25/lab2/src/post-syn/fir.mapped_hold.sdf' '-top' 'fir_tb' '-o' '/home/tmp/eecs151-acf/asic-labs-fa25/lab2/build/sim-rundir/simv' 2>&1
