|skeleton
clock => clock.IN4
reset => reset.IN4
imem_clock <= clock.DB_MAX_OUTPUT_PORT_TYPE
dmem_clock <= clock.DB_MAX_OUTPUT_PORT_TYPE
processor_clock <= processor_clock.DB_MAX_OUTPUT_PORT_TYPE
regfile_clock <= regfile_clock.DB_MAX_OUTPUT_PORT_TYPE
address_imem[0] <= address_imem[0].DB_MAX_OUTPUT_PORT_TYPE
address_imem[1] <= address_imem[1].DB_MAX_OUTPUT_PORT_TYPE
address_imem[2] <= address_imem[2].DB_MAX_OUTPUT_PORT_TYPE
address_imem[3] <= address_imem[3].DB_MAX_OUTPUT_PORT_TYPE
address_imem[4] <= address_imem[4].DB_MAX_OUTPUT_PORT_TYPE
address_imem[5] <= address_imem[5].DB_MAX_OUTPUT_PORT_TYPE
address_imem[6] <= address_imem[6].DB_MAX_OUTPUT_PORT_TYPE
address_imem[7] <= address_imem[7].DB_MAX_OUTPUT_PORT_TYPE
address_imem[8] <= address_imem[8].DB_MAX_OUTPUT_PORT_TYPE
address_imem[9] <= address_imem[9].DB_MAX_OUTPUT_PORT_TYPE
address_imem[10] <= address_imem[10].DB_MAX_OUTPUT_PORT_TYPE
address_imem[11] <= address_imem[11].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[0] <= ctrl_writeReg[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[1] <= ctrl_writeReg[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[2] <= ctrl_writeReg[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[3] <= ctrl_writeReg[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[4] <= ctrl_writeReg[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[0] <= ctrl_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[1] <= ctrl_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[2] <= ctrl_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[3] <= ctrl_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[4] <= ctrl_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[0] <= ctrl_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[1] <= ctrl_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[2] <= ctrl_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[3] <= ctrl_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[4] <= ctrl_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[0] <= data_writeReg[0].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[1] <= data_writeReg[1].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[2] <= data_writeReg[2].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[3] <= data_writeReg[3].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[4] <= data_writeReg[4].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[5] <= data_writeReg[5].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[6] <= data_writeReg[6].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[7] <= data_writeReg[7].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[8] <= data_writeReg[8].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[9] <= data_writeReg[9].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[10] <= data_writeReg[10].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[11] <= data_writeReg[11].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[12] <= data_writeReg[12].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[13] <= data_writeReg[13].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[14] <= data_writeReg[14].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[15] <= data_writeReg[15].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[16] <= data_writeReg[16].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[17] <= data_writeReg[17].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[18] <= data_writeReg[18].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[19] <= data_writeReg[19].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[20] <= data_writeReg[20].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[21] <= data_writeReg[21].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[22] <= data_writeReg[22].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[23] <= data_writeReg[23].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[24] <= data_writeReg[24].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[25] <= data_writeReg[25].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[26] <= data_writeReg[26].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[27] <= data_writeReg[27].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[28] <= data_writeReg[28].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[29] <= data_writeReg[29].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[30] <= data_writeReg[30].DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[31] <= data_writeReg[31].DB_MAX_OUTPUT_PORT_TYPE
r1[0] <= regfile:my_regfile.port9
r1[1] <= regfile:my_regfile.port9
r1[2] <= regfile:my_regfile.port9
r1[3] <= regfile:my_regfile.port9
r1[4] <= regfile:my_regfile.port9
r1[5] <= regfile:my_regfile.port9
r1[6] <= regfile:my_regfile.port9
r1[7] <= regfile:my_regfile.port9
r1[8] <= regfile:my_regfile.port9
r1[9] <= regfile:my_regfile.port9
r1[10] <= regfile:my_regfile.port9
r1[11] <= regfile:my_regfile.port9
r1[12] <= regfile:my_regfile.port9
r1[13] <= regfile:my_regfile.port9
r1[14] <= regfile:my_regfile.port9
r1[15] <= regfile:my_regfile.port9
r1[16] <= regfile:my_regfile.port9
r1[17] <= regfile:my_regfile.port9
r1[18] <= regfile:my_regfile.port9
r1[19] <= regfile:my_regfile.port9
r1[20] <= regfile:my_regfile.port9
r1[21] <= regfile:my_regfile.port9
r1[22] <= regfile:my_regfile.port9
r1[23] <= regfile:my_regfile.port9
r1[24] <= regfile:my_regfile.port9
r1[25] <= regfile:my_regfile.port9
r1[26] <= regfile:my_regfile.port9
r1[27] <= regfile:my_regfile.port9
r1[28] <= regfile:my_regfile.port9
r1[29] <= regfile:my_regfile.port9
r1[30] <= regfile:my_regfile.port9
r1[31] <= regfile:my_regfile.port9
r30[0] <= regfile:my_regfile.port10
r30[1] <= regfile:my_regfile.port10
r30[2] <= regfile:my_regfile.port10
r30[3] <= regfile:my_regfile.port10
r30[4] <= regfile:my_regfile.port10
r30[5] <= regfile:my_regfile.port10
r30[6] <= regfile:my_regfile.port10
r30[7] <= regfile:my_regfile.port10
r30[8] <= regfile:my_regfile.port10
r30[9] <= regfile:my_regfile.port10
r30[10] <= regfile:my_regfile.port10
r30[11] <= regfile:my_regfile.port10
r30[12] <= regfile:my_regfile.port10
r30[13] <= regfile:my_regfile.port10
r30[14] <= regfile:my_regfile.port10
r30[15] <= regfile:my_regfile.port10
r30[16] <= regfile:my_regfile.port10
r30[17] <= regfile:my_regfile.port10
r30[18] <= regfile:my_regfile.port10
r30[19] <= regfile:my_regfile.port10
r30[20] <= regfile:my_regfile.port10
r30[21] <= regfile:my_regfile.port10
r30[22] <= regfile:my_regfile.port10
r30[23] <= regfile:my_regfile.port10
r30[24] <= regfile:my_regfile.port10
r30[25] <= regfile:my_regfile.port10
r30[26] <= regfile:my_regfile.port10
r30[27] <= regfile:my_regfile.port10
r30[28] <= regfile:my_regfile.port10
r30[29] <= regfile:my_regfile.port10
r30[30] <= regfile:my_regfile.port10
r30[31] <= regfile:my_regfile.port10
r31[0] <= regfile:my_regfile.port11
r31[1] <= regfile:my_regfile.port11
r31[2] <= regfile:my_regfile.port11
r31[3] <= regfile:my_regfile.port11
r31[4] <= regfile:my_regfile.port11
r31[5] <= regfile:my_regfile.port11
r31[6] <= regfile:my_regfile.port11
r31[7] <= regfile:my_regfile.port11
r31[8] <= regfile:my_regfile.port11
r31[9] <= regfile:my_regfile.port11
r31[10] <= regfile:my_regfile.port11
r31[11] <= regfile:my_regfile.port11
r31[12] <= regfile:my_regfile.port11
r31[13] <= regfile:my_regfile.port11
r31[14] <= regfile:my_regfile.port11
r31[15] <= regfile:my_regfile.port11
r31[16] <= regfile:my_regfile.port11
r31[17] <= regfile:my_regfile.port11
r31[18] <= regfile:my_regfile.port11
r31[19] <= regfile:my_regfile.port11
r31[20] <= regfile:my_regfile.port11
r31[21] <= regfile:my_regfile.port11
r31[22] <= regfile:my_regfile.port11
r31[23] <= regfile:my_regfile.port11
r31[24] <= regfile:my_regfile.port11
r31[25] <= regfile:my_regfile.port11
r31[26] <= regfile:my_regfile.port11
r31[27] <= regfile:my_regfile.port11
r31[28] <= regfile:my_regfile.port11
r31[29] <= regfile:my_regfile.port11
r31[30] <= regfile:my_regfile.port11
r31[31] <= regfile:my_regfile.port11


|skeleton|clock_divider_by4:cd1
clk => clk_track.CLK
clk => r_reg[0].CLK
clk => r_reg[1].CLK
reset => clk_track.ACLR
reset => r_reg[0].ACLR
reset => r_reg[1].ACLR
clk_out <= clk_track.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|clock_divider_by4:cd2
clk => clk_track.CLK
clk => r_reg[0].CLK
clk => r_reg[1].CLK
reset => clk_track.ACLR
reset => r_reg[0].ACLR
reset => r_reg[1].ACLR
clk_out <= clk_track.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|imem:my_imem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|imem:my_imem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_abd1:auto_generated.address_a[0]
address_a[1] => altsyncram_abd1:auto_generated.address_a[1]
address_a[2] => altsyncram_abd1:auto_generated.address_a[2]
address_a[3] => altsyncram_abd1:auto_generated.address_a[3]
address_a[4] => altsyncram_abd1:auto_generated.address_a[4]
address_a[5] => altsyncram_abd1:auto_generated.address_a[5]
address_a[6] => altsyncram_abd1:auto_generated.address_a[6]
address_a[7] => altsyncram_abd1:auto_generated.address_a[7]
address_a[8] => altsyncram_abd1:auto_generated.address_a[8]
address_a[9] => altsyncram_abd1:auto_generated.address_a[9]
address_a[10] => altsyncram_abd1:auto_generated.address_a[10]
address_a[11] => altsyncram_abd1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_abd1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_abd1:auto_generated.q_a[0]
q_a[1] <= altsyncram_abd1:auto_generated.q_a[1]
q_a[2] <= altsyncram_abd1:auto_generated.q_a[2]
q_a[3] <= altsyncram_abd1:auto_generated.q_a[3]
q_a[4] <= altsyncram_abd1:auto_generated.q_a[4]
q_a[5] <= altsyncram_abd1:auto_generated.q_a[5]
q_a[6] <= altsyncram_abd1:auto_generated.q_a[6]
q_a[7] <= altsyncram_abd1:auto_generated.q_a[7]
q_a[8] <= altsyncram_abd1:auto_generated.q_a[8]
q_a[9] <= altsyncram_abd1:auto_generated.q_a[9]
q_a[10] <= altsyncram_abd1:auto_generated.q_a[10]
q_a[11] <= altsyncram_abd1:auto_generated.q_a[11]
q_a[12] <= altsyncram_abd1:auto_generated.q_a[12]
q_a[13] <= altsyncram_abd1:auto_generated.q_a[13]
q_a[14] <= altsyncram_abd1:auto_generated.q_a[14]
q_a[15] <= altsyncram_abd1:auto_generated.q_a[15]
q_a[16] <= altsyncram_abd1:auto_generated.q_a[16]
q_a[17] <= altsyncram_abd1:auto_generated.q_a[17]
q_a[18] <= altsyncram_abd1:auto_generated.q_a[18]
q_a[19] <= altsyncram_abd1:auto_generated.q_a[19]
q_a[20] <= altsyncram_abd1:auto_generated.q_a[20]
q_a[21] <= altsyncram_abd1:auto_generated.q_a[21]
q_a[22] <= altsyncram_abd1:auto_generated.q_a[22]
q_a[23] <= altsyncram_abd1:auto_generated.q_a[23]
q_a[24] <= altsyncram_abd1:auto_generated.q_a[24]
q_a[25] <= altsyncram_abd1:auto_generated.q_a[25]
q_a[26] <= altsyncram_abd1:auto_generated.q_a[26]
q_a[27] <= altsyncram_abd1:auto_generated.q_a[27]
q_a[28] <= altsyncram_abd1:auto_generated.q_a[28]
q_a[29] <= altsyncram_abd1:auto_generated.q_a[29]
q_a[30] <= altsyncram_abd1:auto_generated.q_a[30]
q_a[31] <= altsyncram_abd1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|imem:my_imem|altsyncram:altsyncram_component|altsyncram_abd1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|skeleton|dmem:my_dmem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|skeleton|dmem:my_dmem|altsyncram:altsyncram_component
wren_a => altsyncram_0jf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0jf1:auto_generated.data_a[0]
data_a[1] => altsyncram_0jf1:auto_generated.data_a[1]
data_a[2] => altsyncram_0jf1:auto_generated.data_a[2]
data_a[3] => altsyncram_0jf1:auto_generated.data_a[3]
data_a[4] => altsyncram_0jf1:auto_generated.data_a[4]
data_a[5] => altsyncram_0jf1:auto_generated.data_a[5]
data_a[6] => altsyncram_0jf1:auto_generated.data_a[6]
data_a[7] => altsyncram_0jf1:auto_generated.data_a[7]
data_a[8] => altsyncram_0jf1:auto_generated.data_a[8]
data_a[9] => altsyncram_0jf1:auto_generated.data_a[9]
data_a[10] => altsyncram_0jf1:auto_generated.data_a[10]
data_a[11] => altsyncram_0jf1:auto_generated.data_a[11]
data_a[12] => altsyncram_0jf1:auto_generated.data_a[12]
data_a[13] => altsyncram_0jf1:auto_generated.data_a[13]
data_a[14] => altsyncram_0jf1:auto_generated.data_a[14]
data_a[15] => altsyncram_0jf1:auto_generated.data_a[15]
data_a[16] => altsyncram_0jf1:auto_generated.data_a[16]
data_a[17] => altsyncram_0jf1:auto_generated.data_a[17]
data_a[18] => altsyncram_0jf1:auto_generated.data_a[18]
data_a[19] => altsyncram_0jf1:auto_generated.data_a[19]
data_a[20] => altsyncram_0jf1:auto_generated.data_a[20]
data_a[21] => altsyncram_0jf1:auto_generated.data_a[21]
data_a[22] => altsyncram_0jf1:auto_generated.data_a[22]
data_a[23] => altsyncram_0jf1:auto_generated.data_a[23]
data_a[24] => altsyncram_0jf1:auto_generated.data_a[24]
data_a[25] => altsyncram_0jf1:auto_generated.data_a[25]
data_a[26] => altsyncram_0jf1:auto_generated.data_a[26]
data_a[27] => altsyncram_0jf1:auto_generated.data_a[27]
data_a[28] => altsyncram_0jf1:auto_generated.data_a[28]
data_a[29] => altsyncram_0jf1:auto_generated.data_a[29]
data_a[30] => altsyncram_0jf1:auto_generated.data_a[30]
data_a[31] => altsyncram_0jf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_0jf1:auto_generated.address_a[0]
address_a[1] => altsyncram_0jf1:auto_generated.address_a[1]
address_a[2] => altsyncram_0jf1:auto_generated.address_a[2]
address_a[3] => altsyncram_0jf1:auto_generated.address_a[3]
address_a[4] => altsyncram_0jf1:auto_generated.address_a[4]
address_a[5] => altsyncram_0jf1:auto_generated.address_a[5]
address_a[6] => altsyncram_0jf1:auto_generated.address_a[6]
address_a[7] => altsyncram_0jf1:auto_generated.address_a[7]
address_a[8] => altsyncram_0jf1:auto_generated.address_a[8]
address_a[9] => altsyncram_0jf1:auto_generated.address_a[9]
address_a[10] => altsyncram_0jf1:auto_generated.address_a[10]
address_a[11] => altsyncram_0jf1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0jf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0jf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_0jf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_0jf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_0jf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_0jf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_0jf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_0jf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_0jf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_0jf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_0jf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_0jf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_0jf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_0jf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_0jf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_0jf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_0jf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_0jf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_0jf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_0jf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_0jf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_0jf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_0jf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_0jf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_0jf1:auto_generated.q_a[23]
q_a[24] <= altsyncram_0jf1:auto_generated.q_a[24]
q_a[25] <= altsyncram_0jf1:auto_generated.q_a[25]
q_a[26] <= altsyncram_0jf1:auto_generated.q_a[26]
q_a[27] <= altsyncram_0jf1:auto_generated.q_a[27]
q_a[28] <= altsyncram_0jf1:auto_generated.q_a[28]
q_a[29] <= altsyncram_0jf1:auto_generated.q_a[29]
q_a[30] <= altsyncram_0jf1:auto_generated.q_a[30]
q_a[31] <= altsyncram_0jf1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|skeleton|dmem:my_dmem|altsyncram:altsyncram_component|altsyncram_0jf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|skeleton|regfile:my_regfile
clock => clock.IN32
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_writeEnable => comb.IN1
ctrl_reset => ctrl_reset.IN32
ctrl_writeReg[0] => ctrl_writeReg[0].IN1
ctrl_writeReg[1] => ctrl_writeReg[1].IN1
ctrl_writeReg[2] => ctrl_writeReg[2].IN1
ctrl_writeReg[3] => ctrl_writeReg[3].IN1
ctrl_writeReg[4] => ctrl_writeReg[4].IN1
ctrl_readRegA[0] => ctrl_readRegA[0].IN1
ctrl_readRegA[1] => ctrl_readRegA[1].IN1
ctrl_readRegA[2] => ctrl_readRegA[2].IN1
ctrl_readRegA[3] => ctrl_readRegA[3].IN1
ctrl_readRegA[4] => ctrl_readRegA[4].IN1
ctrl_readRegB[0] => ctrl_readRegB[0].IN1
ctrl_readRegB[1] => ctrl_readRegB[1].IN1
ctrl_readRegB[2] => ctrl_readRegB[2].IN1
ctrl_readRegB[3] => ctrl_readRegB[3].IN1
ctrl_readRegB[4] => ctrl_readRegB[4].IN1
data_writeReg[0] => data_writeReg[0].IN32
data_writeReg[1] => data_writeReg[1].IN32
data_writeReg[2] => data_writeReg[2].IN32
data_writeReg[3] => data_writeReg[3].IN32
data_writeReg[4] => data_writeReg[4].IN32
data_writeReg[5] => data_writeReg[5].IN32
data_writeReg[6] => data_writeReg[6].IN32
data_writeReg[7] => data_writeReg[7].IN32
data_writeReg[8] => data_writeReg[8].IN32
data_writeReg[9] => data_writeReg[9].IN32
data_writeReg[10] => data_writeReg[10].IN32
data_writeReg[11] => data_writeReg[11].IN32
data_writeReg[12] => data_writeReg[12].IN32
data_writeReg[13] => data_writeReg[13].IN32
data_writeReg[14] => data_writeReg[14].IN32
data_writeReg[15] => data_writeReg[15].IN32
data_writeReg[16] => data_writeReg[16].IN32
data_writeReg[17] => data_writeReg[17].IN32
data_writeReg[18] => data_writeReg[18].IN32
data_writeReg[19] => data_writeReg[19].IN32
data_writeReg[20] => data_writeReg[20].IN32
data_writeReg[21] => data_writeReg[21].IN32
data_writeReg[22] => data_writeReg[22].IN32
data_writeReg[23] => data_writeReg[23].IN32
data_writeReg[24] => data_writeReg[24].IN32
data_writeReg[25] => data_writeReg[25].IN32
data_writeReg[26] => data_writeReg[26].IN32
data_writeReg[27] => data_writeReg[27].IN32
data_writeReg[28] => data_writeReg[28].IN32
data_writeReg[29] => data_writeReg[29].IN32
data_writeReg[30] => data_writeReg[30].IN32
data_writeReg[31] => data_writeReg[31].IN32
data_readRegA[0] <= data_readRegA[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[1] <= data_readRegA[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[2] <= data_readRegA[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[3] <= data_readRegA[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[4] <= data_readRegA[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[5] <= data_readRegA[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[6] <= data_readRegA[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[7] <= data_readRegA[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[8] <= data_readRegA[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[9] <= data_readRegA[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[10] <= data_readRegA[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[11] <= data_readRegA[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[12] <= data_readRegA[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[13] <= data_readRegA[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[14] <= data_readRegA[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[15] <= data_readRegA[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[16] <= data_readRegA[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[17] <= data_readRegA[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[18] <= data_readRegA[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[19] <= data_readRegA[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[20] <= data_readRegA[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[21] <= data_readRegA[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[22] <= data_readRegA[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[23] <= data_readRegA[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[24] <= data_readRegA[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[25] <= data_readRegA[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[26] <= data_readRegA[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[27] <= data_readRegA[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[28] <= data_readRegA[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[29] <= data_readRegA[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[30] <= data_readRegA[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[31] <= data_readRegA[31].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[0] <= data_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[1] <= data_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[2] <= data_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[3] <= data_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[4] <= data_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[5] <= data_readRegB[5].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[6] <= data_readRegB[6].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[7] <= data_readRegB[7].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[8] <= data_readRegB[8].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[9] <= data_readRegB[9].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[10] <= data_readRegB[10].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[11] <= data_readRegB[11].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[12] <= data_readRegB[12].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[13] <= data_readRegB[13].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[14] <= data_readRegB[14].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[15] <= data_readRegB[15].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[16] <= data_readRegB[16].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[17] <= data_readRegB[17].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[18] <= data_readRegB[18].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[19] <= data_readRegB[19].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[20] <= data_readRegB[20].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[21] <= data_readRegB[21].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[22] <= data_readRegB[22].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[23] <= data_readRegB[23].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[24] <= data_readRegB[24].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[25] <= data_readRegB[25].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[26] <= data_readRegB[26].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[27] <= data_readRegB[27].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[28] <= data_readRegB[28].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[29] <= data_readRegB[29].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[30] <= data_readRegB[30].DB_MAX_OUTPUT_PORT_TYPE
data_readRegB[31] <= data_readRegB[31].DB_MAX_OUTPUT_PORT_TYPE
r1[0] <= reg_32:register[1].reg_i.port0
r1[1] <= reg_32:register[1].reg_i.port0
r1[2] <= reg_32:register[1].reg_i.port0
r1[3] <= reg_32:register[1].reg_i.port0
r1[4] <= reg_32:register[1].reg_i.port0
r1[5] <= reg_32:register[1].reg_i.port0
r1[6] <= reg_32:register[1].reg_i.port0
r1[7] <= reg_32:register[1].reg_i.port0
r1[8] <= reg_32:register[1].reg_i.port0
r1[9] <= reg_32:register[1].reg_i.port0
r1[10] <= reg_32:register[1].reg_i.port0
r1[11] <= reg_32:register[1].reg_i.port0
r1[12] <= reg_32:register[1].reg_i.port0
r1[13] <= reg_32:register[1].reg_i.port0
r1[14] <= reg_32:register[1].reg_i.port0
r1[15] <= reg_32:register[1].reg_i.port0
r1[16] <= reg_32:register[1].reg_i.port0
r1[17] <= reg_32:register[1].reg_i.port0
r1[18] <= reg_32:register[1].reg_i.port0
r1[19] <= reg_32:register[1].reg_i.port0
r1[20] <= reg_32:register[1].reg_i.port0
r1[21] <= reg_32:register[1].reg_i.port0
r1[22] <= reg_32:register[1].reg_i.port0
r1[23] <= reg_32:register[1].reg_i.port0
r1[24] <= reg_32:register[1].reg_i.port0
r1[25] <= reg_32:register[1].reg_i.port0
r1[26] <= reg_32:register[1].reg_i.port0
r1[27] <= reg_32:register[1].reg_i.port0
r1[28] <= reg_32:register[1].reg_i.port0
r1[29] <= reg_32:register[1].reg_i.port0
r1[30] <= reg_32:register[1].reg_i.port0
r1[31] <= reg_32:register[1].reg_i.port0
r30[0] <= reg_32:register[30].reg_i.port0
r30[1] <= reg_32:register[30].reg_i.port0
r30[2] <= reg_32:register[30].reg_i.port0
r30[3] <= reg_32:register[30].reg_i.port0
r30[4] <= reg_32:register[30].reg_i.port0
r30[5] <= reg_32:register[30].reg_i.port0
r30[6] <= reg_32:register[30].reg_i.port0
r30[7] <= reg_32:register[30].reg_i.port0
r30[8] <= reg_32:register[30].reg_i.port0
r30[9] <= reg_32:register[30].reg_i.port0
r30[10] <= reg_32:register[30].reg_i.port0
r30[11] <= reg_32:register[30].reg_i.port0
r30[12] <= reg_32:register[30].reg_i.port0
r30[13] <= reg_32:register[30].reg_i.port0
r30[14] <= reg_32:register[30].reg_i.port0
r30[15] <= reg_32:register[30].reg_i.port0
r30[16] <= reg_32:register[30].reg_i.port0
r30[17] <= reg_32:register[30].reg_i.port0
r30[18] <= reg_32:register[30].reg_i.port0
r30[19] <= reg_32:register[30].reg_i.port0
r30[20] <= reg_32:register[30].reg_i.port0
r30[21] <= reg_32:register[30].reg_i.port0
r30[22] <= reg_32:register[30].reg_i.port0
r30[23] <= reg_32:register[30].reg_i.port0
r30[24] <= reg_32:register[30].reg_i.port0
r30[25] <= reg_32:register[30].reg_i.port0
r30[26] <= reg_32:register[30].reg_i.port0
r30[27] <= reg_32:register[30].reg_i.port0
r30[28] <= reg_32:register[30].reg_i.port0
r30[29] <= reg_32:register[30].reg_i.port0
r30[30] <= reg_32:register[30].reg_i.port0
r30[31] <= reg_32:register[30].reg_i.port0
r31[0] <= reg_32:register[31].reg_i.port0
r31[1] <= reg_32:register[31].reg_i.port0
r31[2] <= reg_32:register[31].reg_i.port0
r31[3] <= reg_32:register[31].reg_i.port0
r31[4] <= reg_32:register[31].reg_i.port0
r31[5] <= reg_32:register[31].reg_i.port0
r31[6] <= reg_32:register[31].reg_i.port0
r31[7] <= reg_32:register[31].reg_i.port0
r31[8] <= reg_32:register[31].reg_i.port0
r31[9] <= reg_32:register[31].reg_i.port0
r31[10] <= reg_32:register[31].reg_i.port0
r31[11] <= reg_32:register[31].reg_i.port0
r31[12] <= reg_32:register[31].reg_i.port0
r31[13] <= reg_32:register[31].reg_i.port0
r31[14] <= reg_32:register[31].reg_i.port0
r31[15] <= reg_32:register[31].reg_i.port0
r31[16] <= reg_32:register[31].reg_i.port0
r31[17] <= reg_32:register[31].reg_i.port0
r31[18] <= reg_32:register[31].reg_i.port0
r31[19] <= reg_32:register[31].reg_i.port0
r31[20] <= reg_32:register[31].reg_i.port0
r31[21] <= reg_32:register[31].reg_i.port0
r31[22] <= reg_32:register[31].reg_i.port0
r31[23] <= reg_32:register[31].reg_i.port0
r31[24] <= reg_32:register[31].reg_i.port0
r31[25] <= reg_32:register[31].reg_i.port0
r31[26] <= reg_32:register[31].reg_i.port0
r31[27] <= reg_32:register[31].reg_i.port0
r31[28] <= reg_32:register[31].reg_i.port0
r31[29] <= reg_32:register[31].reg_i.port0
r31[30] <= reg_32:register[31].reg_i.port0
r31[31] <= reg_32:register[31].reg_i.port0


|skeleton|regfile:my_regfile|dec5to32:write_decode
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= WideAnd8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= WideAnd9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= WideAnd10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= WideAnd11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= WideAnd12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= WideAnd13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= WideAnd14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= WideAnd15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= WideAnd16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= WideAnd17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= WideAnd18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= WideAnd19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= WideAnd20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= WideAnd21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= WideAnd22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= WideAnd23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= WideAnd24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= WideAnd25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= WideAnd26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= WideAnd27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= WideAnd28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= WideAnd29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= WideAnd30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= WideAnd31.DB_MAX_OUTPUT_PORT_TYPE
adr[0] => WideAnd1.IN0
adr[0] => WideAnd3.IN0
adr[0] => WideAnd5.IN0
adr[0] => WideAnd7.IN0
adr[0] => WideAnd9.IN0
adr[0] => WideAnd11.IN0
adr[0] => WideAnd13.IN0
adr[0] => WideAnd15.IN0
adr[0] => WideAnd17.IN0
adr[0] => WideAnd19.IN0
adr[0] => WideAnd21.IN0
adr[0] => WideAnd23.IN0
adr[0] => WideAnd25.IN0
adr[0] => WideAnd27.IN0
adr[0] => WideAnd29.IN0
adr[0] => WideAnd31.IN0
adr[0] => WideAnd0.IN0
adr[0] => WideAnd2.IN0
adr[0] => WideAnd4.IN0
adr[0] => WideAnd6.IN0
adr[0] => WideAnd8.IN0
adr[0] => WideAnd10.IN0
adr[0] => WideAnd12.IN0
adr[0] => WideAnd14.IN0
adr[0] => WideAnd16.IN0
adr[0] => WideAnd18.IN0
adr[0] => WideAnd20.IN0
adr[0] => WideAnd22.IN0
adr[0] => WideAnd24.IN0
adr[0] => WideAnd26.IN0
adr[0] => WideAnd28.IN0
adr[0] => WideAnd30.IN0
adr[1] => WideAnd2.IN1
adr[1] => WideAnd3.IN1
adr[1] => WideAnd6.IN1
adr[1] => WideAnd7.IN1
adr[1] => WideAnd10.IN1
adr[1] => WideAnd11.IN1
adr[1] => WideAnd14.IN1
adr[1] => WideAnd15.IN1
adr[1] => WideAnd18.IN1
adr[1] => WideAnd19.IN1
adr[1] => WideAnd22.IN1
adr[1] => WideAnd23.IN1
adr[1] => WideAnd26.IN1
adr[1] => WideAnd27.IN1
adr[1] => WideAnd30.IN1
adr[1] => WideAnd31.IN1
adr[1] => WideAnd0.IN1
adr[1] => WideAnd1.IN1
adr[1] => WideAnd4.IN1
adr[1] => WideAnd5.IN1
adr[1] => WideAnd8.IN1
adr[1] => WideAnd9.IN1
adr[1] => WideAnd12.IN1
adr[1] => WideAnd13.IN1
adr[1] => WideAnd16.IN1
adr[1] => WideAnd17.IN1
adr[1] => WideAnd20.IN1
adr[1] => WideAnd21.IN1
adr[1] => WideAnd24.IN1
adr[1] => WideAnd25.IN1
adr[1] => WideAnd28.IN1
adr[1] => WideAnd29.IN1
adr[2] => WideAnd4.IN2
adr[2] => WideAnd5.IN2
adr[2] => WideAnd6.IN2
adr[2] => WideAnd7.IN2
adr[2] => WideAnd12.IN2
adr[2] => WideAnd13.IN2
adr[2] => WideAnd14.IN2
adr[2] => WideAnd15.IN2
adr[2] => WideAnd20.IN2
adr[2] => WideAnd21.IN2
adr[2] => WideAnd22.IN2
adr[2] => WideAnd23.IN2
adr[2] => WideAnd28.IN2
adr[2] => WideAnd29.IN2
adr[2] => WideAnd30.IN2
adr[2] => WideAnd31.IN2
adr[2] => WideAnd0.IN2
adr[2] => WideAnd1.IN2
adr[2] => WideAnd2.IN2
adr[2] => WideAnd3.IN2
adr[2] => WideAnd8.IN2
adr[2] => WideAnd9.IN2
adr[2] => WideAnd10.IN2
adr[2] => WideAnd11.IN2
adr[2] => WideAnd16.IN2
adr[2] => WideAnd17.IN2
adr[2] => WideAnd18.IN2
adr[2] => WideAnd19.IN2
adr[2] => WideAnd24.IN2
adr[2] => WideAnd25.IN2
adr[2] => WideAnd26.IN2
adr[2] => WideAnd27.IN2
adr[3] => WideAnd8.IN3
adr[3] => WideAnd9.IN3
adr[3] => WideAnd10.IN3
adr[3] => WideAnd11.IN3
adr[3] => WideAnd12.IN3
adr[3] => WideAnd13.IN3
adr[3] => WideAnd14.IN3
adr[3] => WideAnd15.IN3
adr[3] => WideAnd24.IN3
adr[3] => WideAnd25.IN3
adr[3] => WideAnd26.IN3
adr[3] => WideAnd27.IN3
adr[3] => WideAnd28.IN3
adr[3] => WideAnd29.IN3
adr[3] => WideAnd30.IN3
adr[3] => WideAnd31.IN3
adr[3] => WideAnd0.IN3
adr[3] => WideAnd1.IN3
adr[3] => WideAnd2.IN3
adr[3] => WideAnd3.IN3
adr[3] => WideAnd4.IN3
adr[3] => WideAnd5.IN3
adr[3] => WideAnd6.IN3
adr[3] => WideAnd7.IN3
adr[3] => WideAnd16.IN3
adr[3] => WideAnd17.IN3
adr[3] => WideAnd18.IN3
adr[3] => WideAnd19.IN3
adr[3] => WideAnd20.IN3
adr[3] => WideAnd21.IN3
adr[3] => WideAnd22.IN3
adr[3] => WideAnd23.IN3
adr[4] => WideAnd16.IN4
adr[4] => WideAnd17.IN4
adr[4] => WideAnd18.IN4
adr[4] => WideAnd19.IN4
adr[4] => WideAnd20.IN4
adr[4] => WideAnd21.IN4
adr[4] => WideAnd22.IN4
adr[4] => WideAnd23.IN4
adr[4] => WideAnd24.IN4
adr[4] => WideAnd25.IN4
adr[4] => WideAnd26.IN4
adr[4] => WideAnd27.IN4
adr[4] => WideAnd28.IN4
adr[4] => WideAnd29.IN4
adr[4] => WideAnd30.IN4
adr[4] => WideAnd31.IN4
adr[4] => WideAnd0.IN4
adr[4] => WideAnd1.IN4
adr[4] => WideAnd2.IN4
adr[4] => WideAnd3.IN4
adr[4] => WideAnd4.IN4
adr[4] => WideAnd5.IN4
adr[4] => WideAnd6.IN4
adr[4] => WideAnd7.IN4
adr[4] => WideAnd8.IN4
adr[4] => WideAnd9.IN4
adr[4] => WideAnd10.IN4
adr[4] => WideAnd11.IN4
adr[4] => WideAnd12.IN4
adr[4] => WideAnd13.IN4
adr[4] => WideAnd14.IN4
adr[4] => WideAnd15.IN4


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[0].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[1].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[2].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[3].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[4].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[5].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[6].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[7].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[8].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[9].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[10].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[11].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[12].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[13].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[14].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[15].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[16].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[17].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[18].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[19].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[20].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[21].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[22].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[23].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[24].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[25].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[26].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[27].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[28].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[29].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[30].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|reg_32:register[31].reg_i|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|regfile:my_regfile|dec5to32:readA_decode
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= WideAnd8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= WideAnd9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= WideAnd10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= WideAnd11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= WideAnd12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= WideAnd13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= WideAnd14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= WideAnd15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= WideAnd16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= WideAnd17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= WideAnd18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= WideAnd19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= WideAnd20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= WideAnd21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= WideAnd22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= WideAnd23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= WideAnd24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= WideAnd25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= WideAnd26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= WideAnd27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= WideAnd28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= WideAnd29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= WideAnd30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= WideAnd31.DB_MAX_OUTPUT_PORT_TYPE
adr[0] => WideAnd1.IN0
adr[0] => WideAnd3.IN0
adr[0] => WideAnd5.IN0
adr[0] => WideAnd7.IN0
adr[0] => WideAnd9.IN0
adr[0] => WideAnd11.IN0
adr[0] => WideAnd13.IN0
adr[0] => WideAnd15.IN0
adr[0] => WideAnd17.IN0
adr[0] => WideAnd19.IN0
adr[0] => WideAnd21.IN0
adr[0] => WideAnd23.IN0
adr[0] => WideAnd25.IN0
adr[0] => WideAnd27.IN0
adr[0] => WideAnd29.IN0
adr[0] => WideAnd31.IN0
adr[0] => WideAnd0.IN0
adr[0] => WideAnd2.IN0
adr[0] => WideAnd4.IN0
adr[0] => WideAnd6.IN0
adr[0] => WideAnd8.IN0
adr[0] => WideAnd10.IN0
adr[0] => WideAnd12.IN0
adr[0] => WideAnd14.IN0
adr[0] => WideAnd16.IN0
adr[0] => WideAnd18.IN0
adr[0] => WideAnd20.IN0
adr[0] => WideAnd22.IN0
adr[0] => WideAnd24.IN0
adr[0] => WideAnd26.IN0
adr[0] => WideAnd28.IN0
adr[0] => WideAnd30.IN0
adr[1] => WideAnd2.IN1
adr[1] => WideAnd3.IN1
adr[1] => WideAnd6.IN1
adr[1] => WideAnd7.IN1
adr[1] => WideAnd10.IN1
adr[1] => WideAnd11.IN1
adr[1] => WideAnd14.IN1
adr[1] => WideAnd15.IN1
adr[1] => WideAnd18.IN1
adr[1] => WideAnd19.IN1
adr[1] => WideAnd22.IN1
adr[1] => WideAnd23.IN1
adr[1] => WideAnd26.IN1
adr[1] => WideAnd27.IN1
adr[1] => WideAnd30.IN1
adr[1] => WideAnd31.IN1
adr[1] => WideAnd0.IN1
adr[1] => WideAnd1.IN1
adr[1] => WideAnd4.IN1
adr[1] => WideAnd5.IN1
adr[1] => WideAnd8.IN1
adr[1] => WideAnd9.IN1
adr[1] => WideAnd12.IN1
adr[1] => WideAnd13.IN1
adr[1] => WideAnd16.IN1
adr[1] => WideAnd17.IN1
adr[1] => WideAnd20.IN1
adr[1] => WideAnd21.IN1
adr[1] => WideAnd24.IN1
adr[1] => WideAnd25.IN1
adr[1] => WideAnd28.IN1
adr[1] => WideAnd29.IN1
adr[2] => WideAnd4.IN2
adr[2] => WideAnd5.IN2
adr[2] => WideAnd6.IN2
adr[2] => WideAnd7.IN2
adr[2] => WideAnd12.IN2
adr[2] => WideAnd13.IN2
adr[2] => WideAnd14.IN2
adr[2] => WideAnd15.IN2
adr[2] => WideAnd20.IN2
adr[2] => WideAnd21.IN2
adr[2] => WideAnd22.IN2
adr[2] => WideAnd23.IN2
adr[2] => WideAnd28.IN2
adr[2] => WideAnd29.IN2
adr[2] => WideAnd30.IN2
adr[2] => WideAnd31.IN2
adr[2] => WideAnd0.IN2
adr[2] => WideAnd1.IN2
adr[2] => WideAnd2.IN2
adr[2] => WideAnd3.IN2
adr[2] => WideAnd8.IN2
adr[2] => WideAnd9.IN2
adr[2] => WideAnd10.IN2
adr[2] => WideAnd11.IN2
adr[2] => WideAnd16.IN2
adr[2] => WideAnd17.IN2
adr[2] => WideAnd18.IN2
adr[2] => WideAnd19.IN2
adr[2] => WideAnd24.IN2
adr[2] => WideAnd25.IN2
adr[2] => WideAnd26.IN2
adr[2] => WideAnd27.IN2
adr[3] => WideAnd8.IN3
adr[3] => WideAnd9.IN3
adr[3] => WideAnd10.IN3
adr[3] => WideAnd11.IN3
adr[3] => WideAnd12.IN3
adr[3] => WideAnd13.IN3
adr[3] => WideAnd14.IN3
adr[3] => WideAnd15.IN3
adr[3] => WideAnd24.IN3
adr[3] => WideAnd25.IN3
adr[3] => WideAnd26.IN3
adr[3] => WideAnd27.IN3
adr[3] => WideAnd28.IN3
adr[3] => WideAnd29.IN3
adr[3] => WideAnd30.IN3
adr[3] => WideAnd31.IN3
adr[3] => WideAnd0.IN3
adr[3] => WideAnd1.IN3
adr[3] => WideAnd2.IN3
adr[3] => WideAnd3.IN3
adr[3] => WideAnd4.IN3
adr[3] => WideAnd5.IN3
adr[3] => WideAnd6.IN3
adr[3] => WideAnd7.IN3
adr[3] => WideAnd16.IN3
adr[3] => WideAnd17.IN3
adr[3] => WideAnd18.IN3
adr[3] => WideAnd19.IN3
adr[3] => WideAnd20.IN3
adr[3] => WideAnd21.IN3
adr[3] => WideAnd22.IN3
adr[3] => WideAnd23.IN3
adr[4] => WideAnd16.IN4
adr[4] => WideAnd17.IN4
adr[4] => WideAnd18.IN4
adr[4] => WideAnd19.IN4
adr[4] => WideAnd20.IN4
adr[4] => WideAnd21.IN4
adr[4] => WideAnd22.IN4
adr[4] => WideAnd23.IN4
adr[4] => WideAnd24.IN4
adr[4] => WideAnd25.IN4
adr[4] => WideAnd26.IN4
adr[4] => WideAnd27.IN4
adr[4] => WideAnd28.IN4
adr[4] => WideAnd29.IN4
adr[4] => WideAnd30.IN4
adr[4] => WideAnd31.IN4
adr[4] => WideAnd0.IN4
adr[4] => WideAnd1.IN4
adr[4] => WideAnd2.IN4
adr[4] => WideAnd3.IN4
adr[4] => WideAnd4.IN4
adr[4] => WideAnd5.IN4
adr[4] => WideAnd6.IN4
adr[4] => WideAnd7.IN4
adr[4] => WideAnd8.IN4
adr[4] => WideAnd9.IN4
adr[4] => WideAnd10.IN4
adr[4] => WideAnd11.IN4
adr[4] => WideAnd12.IN4
adr[4] => WideAnd13.IN4
adr[4] => WideAnd14.IN4
adr[4] => WideAnd15.IN4


|skeleton|regfile:my_regfile|dec5to32:readB_decode
out[0] <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= WideAnd8.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= WideAnd9.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= WideAnd10.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= WideAnd11.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= WideAnd12.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= WideAnd13.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= WideAnd14.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= WideAnd15.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= WideAnd16.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= WideAnd17.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= WideAnd18.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= WideAnd19.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= WideAnd20.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= WideAnd21.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= WideAnd22.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= WideAnd23.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= WideAnd24.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= WideAnd25.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= WideAnd26.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= WideAnd27.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= WideAnd28.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= WideAnd29.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= WideAnd30.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= WideAnd31.DB_MAX_OUTPUT_PORT_TYPE
adr[0] => WideAnd1.IN0
adr[0] => WideAnd3.IN0
adr[0] => WideAnd5.IN0
adr[0] => WideAnd7.IN0
adr[0] => WideAnd9.IN0
adr[0] => WideAnd11.IN0
adr[0] => WideAnd13.IN0
adr[0] => WideAnd15.IN0
adr[0] => WideAnd17.IN0
adr[0] => WideAnd19.IN0
adr[0] => WideAnd21.IN0
adr[0] => WideAnd23.IN0
adr[0] => WideAnd25.IN0
adr[0] => WideAnd27.IN0
adr[0] => WideAnd29.IN0
adr[0] => WideAnd31.IN0
adr[0] => WideAnd0.IN0
adr[0] => WideAnd2.IN0
adr[0] => WideAnd4.IN0
adr[0] => WideAnd6.IN0
adr[0] => WideAnd8.IN0
adr[0] => WideAnd10.IN0
adr[0] => WideAnd12.IN0
adr[0] => WideAnd14.IN0
adr[0] => WideAnd16.IN0
adr[0] => WideAnd18.IN0
adr[0] => WideAnd20.IN0
adr[0] => WideAnd22.IN0
adr[0] => WideAnd24.IN0
adr[0] => WideAnd26.IN0
adr[0] => WideAnd28.IN0
adr[0] => WideAnd30.IN0
adr[1] => WideAnd2.IN1
adr[1] => WideAnd3.IN1
adr[1] => WideAnd6.IN1
adr[1] => WideAnd7.IN1
adr[1] => WideAnd10.IN1
adr[1] => WideAnd11.IN1
adr[1] => WideAnd14.IN1
adr[1] => WideAnd15.IN1
adr[1] => WideAnd18.IN1
adr[1] => WideAnd19.IN1
adr[1] => WideAnd22.IN1
adr[1] => WideAnd23.IN1
adr[1] => WideAnd26.IN1
adr[1] => WideAnd27.IN1
adr[1] => WideAnd30.IN1
adr[1] => WideAnd31.IN1
adr[1] => WideAnd0.IN1
adr[1] => WideAnd1.IN1
adr[1] => WideAnd4.IN1
adr[1] => WideAnd5.IN1
adr[1] => WideAnd8.IN1
adr[1] => WideAnd9.IN1
adr[1] => WideAnd12.IN1
adr[1] => WideAnd13.IN1
adr[1] => WideAnd16.IN1
adr[1] => WideAnd17.IN1
adr[1] => WideAnd20.IN1
adr[1] => WideAnd21.IN1
adr[1] => WideAnd24.IN1
adr[1] => WideAnd25.IN1
adr[1] => WideAnd28.IN1
adr[1] => WideAnd29.IN1
adr[2] => WideAnd4.IN2
adr[2] => WideAnd5.IN2
adr[2] => WideAnd6.IN2
adr[2] => WideAnd7.IN2
adr[2] => WideAnd12.IN2
adr[2] => WideAnd13.IN2
adr[2] => WideAnd14.IN2
adr[2] => WideAnd15.IN2
adr[2] => WideAnd20.IN2
adr[2] => WideAnd21.IN2
adr[2] => WideAnd22.IN2
adr[2] => WideAnd23.IN2
adr[2] => WideAnd28.IN2
adr[2] => WideAnd29.IN2
adr[2] => WideAnd30.IN2
adr[2] => WideAnd31.IN2
adr[2] => WideAnd0.IN2
adr[2] => WideAnd1.IN2
adr[2] => WideAnd2.IN2
adr[2] => WideAnd3.IN2
adr[2] => WideAnd8.IN2
adr[2] => WideAnd9.IN2
adr[2] => WideAnd10.IN2
adr[2] => WideAnd11.IN2
adr[2] => WideAnd16.IN2
adr[2] => WideAnd17.IN2
adr[2] => WideAnd18.IN2
adr[2] => WideAnd19.IN2
adr[2] => WideAnd24.IN2
adr[2] => WideAnd25.IN2
adr[2] => WideAnd26.IN2
adr[2] => WideAnd27.IN2
adr[3] => WideAnd8.IN3
adr[3] => WideAnd9.IN3
adr[3] => WideAnd10.IN3
adr[3] => WideAnd11.IN3
adr[3] => WideAnd12.IN3
adr[3] => WideAnd13.IN3
adr[3] => WideAnd14.IN3
adr[3] => WideAnd15.IN3
adr[3] => WideAnd24.IN3
adr[3] => WideAnd25.IN3
adr[3] => WideAnd26.IN3
adr[3] => WideAnd27.IN3
adr[3] => WideAnd28.IN3
adr[3] => WideAnd29.IN3
adr[3] => WideAnd30.IN3
adr[3] => WideAnd31.IN3
adr[3] => WideAnd0.IN3
adr[3] => WideAnd1.IN3
adr[3] => WideAnd2.IN3
adr[3] => WideAnd3.IN3
adr[3] => WideAnd4.IN3
adr[3] => WideAnd5.IN3
adr[3] => WideAnd6.IN3
adr[3] => WideAnd7.IN3
adr[3] => WideAnd16.IN3
adr[3] => WideAnd17.IN3
adr[3] => WideAnd18.IN3
adr[3] => WideAnd19.IN3
adr[3] => WideAnd20.IN3
adr[3] => WideAnd21.IN3
adr[3] => WideAnd22.IN3
adr[3] => WideAnd23.IN3
adr[4] => WideAnd16.IN4
adr[4] => WideAnd17.IN4
adr[4] => WideAnd18.IN4
adr[4] => WideAnd19.IN4
adr[4] => WideAnd20.IN4
adr[4] => WideAnd21.IN4
adr[4] => WideAnd22.IN4
adr[4] => WideAnd23.IN4
adr[4] => WideAnd24.IN4
adr[4] => WideAnd25.IN4
adr[4] => WideAnd26.IN4
adr[4] => WideAnd27.IN4
adr[4] => WideAnd28.IN4
adr[4] => WideAnd29.IN4
adr[4] => WideAnd30.IN4
adr[4] => WideAnd31.IN4
adr[4] => WideAnd0.IN4
adr[4] => WideAnd1.IN4
adr[4] => WideAnd2.IN4
adr[4] => WideAnd3.IN4
adr[4] => WideAnd4.IN4
adr[4] => WideAnd5.IN4
adr[4] => WideAnd6.IN4
adr[4] => WideAnd7.IN4
adr[4] => WideAnd8.IN4
adr[4] => WideAnd9.IN4
adr[4] => WideAnd10.IN4
adr[4] => WideAnd11.IN4
adr[4] => WideAnd12.IN4
adr[4] => WideAnd13.IN4
adr[4] => WideAnd14.IN4
adr[4] => WideAnd15.IN4


|skeleton|processor:my_processor
clock => clock.IN1
reset => reset.IN1
address_imem[0] <= pc_now[0].DB_MAX_OUTPUT_PORT_TYPE
address_imem[1] <= pc_now[1].DB_MAX_OUTPUT_PORT_TYPE
address_imem[2] <= pc_now[2].DB_MAX_OUTPUT_PORT_TYPE
address_imem[3] <= pc_now[3].DB_MAX_OUTPUT_PORT_TYPE
address_imem[4] <= pc_now[4].DB_MAX_OUTPUT_PORT_TYPE
address_imem[5] <= pc_now[5].DB_MAX_OUTPUT_PORT_TYPE
address_imem[6] <= pc_now[6].DB_MAX_OUTPUT_PORT_TYPE
address_imem[7] <= pc_now[7].DB_MAX_OUTPUT_PORT_TYPE
address_imem[8] <= pc_now[8].DB_MAX_OUTPUT_PORT_TYPE
address_imem[9] <= pc_now[9].DB_MAX_OUTPUT_PORT_TYPE
address_imem[10] <= pc_now[10].DB_MAX_OUTPUT_PORT_TYPE
address_imem[11] <= pc_now[11].DB_MAX_OUTPUT_PORT_TYPE
q_imem[0] => immediateB[0].IN1
q_imem[1] => immediateB[1].IN1
q_imem[2] => signExtentionT[2].IN1
q_imem[3] => signExtentionT[3].IN1
q_imem[4] => signExtentionT[4].IN1
q_imem[5] => signExtentionT[5].IN1
q_imem[6] => signExtentionT[6].IN1
q_imem[7] => immediateB[7].IN2
q_imem[8] => immediateB[8].IN2
q_imem[9] => immediateB[9].IN2
q_imem[10] => immediateB[10].IN2
q_imem[11] => immediateB[11].IN2
q_imem[12] => immediateB[12].IN1
q_imem[13] => immediateB[13].IN1
q_imem[14] => immediateB[14].IN1
q_imem[15] => immediateB[15].IN1
q_imem[16] => signExtentionT[16].IN16
q_imem[17] => jumpData[17].DATAA
q_imem[17] => pc_next.DATAB
q_imem[17] => ctrl_readRegA.DATAA
q_imem[18] => jumpData[18].DATAA
q_imem[18] => pc_next.DATAB
q_imem[18] => ctrl_readRegA.DATAA
q_imem[19] => jumpData[19].DATAA
q_imem[19] => pc_next.DATAB
q_imem[19] => ctrl_readRegA.DATAA
q_imem[20] => jumpData[20].DATAA
q_imem[20] => pc_next.DATAB
q_imem[20] => ctrl_readRegA.DATAA
q_imem[21] => jumpData[21].DATAA
q_imem[21] => pc_next.DATAB
q_imem[21] => ctrl_readRegA.DATAA
q_imem[22] => jumpData[22].DATAA
q_imem[22] => pc_next.DATAB
q_imem[22] => ctrl_readRegB.DATAB
q_imem[22] => ctrl_writeReg.DATAA
q_imem[23] => jumpData[23].DATAA
q_imem[23] => pc_next.DATAB
q_imem[23] => ctrl_readRegB.DATAB
q_imem[23] => ctrl_writeReg.DATAA
q_imem[24] => jumpData[24].DATAA
q_imem[24] => pc_next.DATAB
q_imem[24] => ctrl_readRegB.DATAB
q_imem[24] => ctrl_writeReg.DATAA
q_imem[25] => jumpData[25].DATAA
q_imem[25] => pc_next.DATAB
q_imem[25] => ctrl_readRegB.DATAB
q_imem[25] => ctrl_writeReg.DATAA
q_imem[26] => jumpData[26].DATAA
q_imem[26] => pc_next.DATAB
q_imem[26] => ctrl_readRegB.DATAB
q_imem[26] => ctrl_writeReg.DATAA
q_imem[27] => q_imem[27].IN1
q_imem[28] => q_imem[28].IN1
q_imem[29] => q_imem[29].IN1
q_imem[30] => q_imem[30].IN1
q_imem[31] => q_imem[31].IN1
address_dmem[0] <= alu:my_alu.port4
address_dmem[1] <= alu:my_alu.port4
address_dmem[2] <= alu:my_alu.port4
address_dmem[3] <= alu:my_alu.port4
address_dmem[4] <= alu:my_alu.port4
address_dmem[5] <= alu:my_alu.port4
address_dmem[6] <= alu:my_alu.port4
address_dmem[7] <= alu:my_alu.port4
address_dmem[8] <= alu:my_alu.port4
address_dmem[9] <= alu:my_alu.port4
address_dmem[10] <= alu:my_alu.port4
address_dmem[11] <= alu:my_alu.port4
data[0] <= data_readRegB[0].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= data_readRegB[1].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= data_readRegB[2].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= data_readRegB[3].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= data_readRegB[4].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= data_readRegB[5].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= data_readRegB[6].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= data_readRegB[7].DB_MAX_OUTPUT_PORT_TYPE
data[8] <= data_readRegB[8].DB_MAX_OUTPUT_PORT_TYPE
data[9] <= data_readRegB[9].DB_MAX_OUTPUT_PORT_TYPE
data[10] <= data_readRegB[10].DB_MAX_OUTPUT_PORT_TYPE
data[11] <= data_readRegB[11].DB_MAX_OUTPUT_PORT_TYPE
data[12] <= data_readRegB[12].DB_MAX_OUTPUT_PORT_TYPE
data[13] <= data_readRegB[13].DB_MAX_OUTPUT_PORT_TYPE
data[14] <= data_readRegB[14].DB_MAX_OUTPUT_PORT_TYPE
data[15] <= data_readRegB[15].DB_MAX_OUTPUT_PORT_TYPE
data[16] <= data_readRegB[16].DB_MAX_OUTPUT_PORT_TYPE
data[17] <= data_readRegB[17].DB_MAX_OUTPUT_PORT_TYPE
data[18] <= data_readRegB[18].DB_MAX_OUTPUT_PORT_TYPE
data[19] <= data_readRegB[19].DB_MAX_OUTPUT_PORT_TYPE
data[20] <= data_readRegB[20].DB_MAX_OUTPUT_PORT_TYPE
data[21] <= data_readRegB[21].DB_MAX_OUTPUT_PORT_TYPE
data[22] <= data_readRegB[22].DB_MAX_OUTPUT_PORT_TYPE
data[23] <= data_readRegB[23].DB_MAX_OUTPUT_PORT_TYPE
data[24] <= data_readRegB[24].DB_MAX_OUTPUT_PORT_TYPE
data[25] <= data_readRegB[25].DB_MAX_OUTPUT_PORT_TYPE
data[26] <= data_readRegB[26].DB_MAX_OUTPUT_PORT_TYPE
data[27] <= data_readRegB[27].DB_MAX_OUTPUT_PORT_TYPE
data[28] <= data_readRegB[28].DB_MAX_OUTPUT_PORT_TYPE
data[29] <= data_readRegB[29].DB_MAX_OUTPUT_PORT_TYPE
data[30] <= data_readRegB[30].DB_MAX_OUTPUT_PORT_TYPE
data[31] <= data_readRegB[31].DB_MAX_OUTPUT_PORT_TYPE
wren <= decoder_op:mydecoder.port3
q_dmem[0] => normalData[0].DATAB
q_dmem[1] => normalData[1].DATAB
q_dmem[2] => normalData[2].DATAB
q_dmem[3] => normalData[3].DATAB
q_dmem[4] => normalData[4].DATAB
q_dmem[5] => normalData[5].DATAB
q_dmem[6] => normalData[6].DATAB
q_dmem[7] => normalData[7].DATAB
q_dmem[8] => normalData[8].DATAB
q_dmem[9] => normalData[9].DATAB
q_dmem[10] => normalData[10].DATAB
q_dmem[11] => normalData[11].DATAB
q_dmem[12] => normalData[12].DATAB
q_dmem[13] => normalData[13].DATAB
q_dmem[14] => normalData[14].DATAB
q_dmem[15] => normalData[15].DATAB
q_dmem[16] => normalData[16].DATAB
q_dmem[17] => normalData[17].DATAB
q_dmem[18] => normalData[18].DATAB
q_dmem[19] => normalData[19].DATAB
q_dmem[20] => normalData[20].DATAB
q_dmem[21] => normalData[21].DATAB
q_dmem[22] => normalData[22].DATAB
q_dmem[23] => normalData[23].DATAB
q_dmem[24] => normalData[24].DATAB
q_dmem[25] => normalData[25].DATAB
q_dmem[26] => normalData[26].DATAB
q_dmem[27] => normalData[27].DATAB
q_dmem[28] => normalData[28].DATAB
q_dmem[29] => normalData[29].DATAB
q_dmem[30] => normalData[30].DATAB
q_dmem[31] => normalData[31].DATAB
ctrl_writeEnable <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[0] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[1] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[2] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[3] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_writeReg[4] <= ctrl_writeReg.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[0] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[1] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[2] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[3] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegA[4] <= ctrl_readRegA.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[0] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[1] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[2] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[3] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
ctrl_readRegB[4] <= ctrl_readRegB.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[0] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[1] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[2] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[3] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[4] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[5] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[6] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[7] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[8] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[9] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[10] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[11] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[12] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[13] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[14] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[15] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[16] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[17] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[18] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[19] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[20] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[21] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[22] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[23] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[24] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[25] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[26] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[27] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[28] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[29] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[30] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_writeReg[31] <= data_writeReg.DB_MAX_OUTPUT_PORT_TYPE
data_readRegA[0] => data_readRegA[0].IN1
data_readRegA[1] => data_readRegA[1].IN1
data_readRegA[2] => data_readRegA[2].IN1
data_readRegA[3] => data_readRegA[3].IN1
data_readRegA[4] => data_readRegA[4].IN1
data_readRegA[5] => data_readRegA[5].IN1
data_readRegA[6] => data_readRegA[6].IN1
data_readRegA[7] => data_readRegA[7].IN1
data_readRegA[8] => data_readRegA[8].IN1
data_readRegA[9] => data_readRegA[9].IN1
data_readRegA[10] => data_readRegA[10].IN1
data_readRegA[11] => data_readRegA[11].IN1
data_readRegA[12] => data_readRegA[12].IN1
data_readRegA[13] => data_readRegA[13].IN1
data_readRegA[14] => data_readRegA[14].IN1
data_readRegA[15] => data_readRegA[15].IN1
data_readRegA[16] => data_readRegA[16].IN1
data_readRegA[17] => data_readRegA[17].IN1
data_readRegA[18] => data_readRegA[18].IN1
data_readRegA[19] => data_readRegA[19].IN1
data_readRegA[20] => data_readRegA[20].IN1
data_readRegA[21] => data_readRegA[21].IN1
data_readRegA[22] => data_readRegA[22].IN1
data_readRegA[23] => data_readRegA[23].IN1
data_readRegA[24] => data_readRegA[24].IN1
data_readRegA[25] => data_readRegA[25].IN1
data_readRegA[26] => data_readRegA[26].IN1
data_readRegA[27] => data_readRegA[27].IN1
data_readRegA[28] => data_readRegA[28].IN1
data_readRegA[29] => data_readRegA[29].IN1
data_readRegA[30] => data_readRegA[30].IN1
data_readRegA[31] => data_readRegA[31].IN1
data_readRegB[0] => realInputB.DATAA
data_readRegB[0] => pc_next.DATAB
data_readRegB[0] => data[0].DATAIN
data_readRegB[1] => realInputB.DATAA
data_readRegB[1] => pc_next.DATAB
data_readRegB[1] => data[1].DATAIN
data_readRegB[2] => realInputB.DATAA
data_readRegB[2] => pc_next.DATAB
data_readRegB[2] => data[2].DATAIN
data_readRegB[3] => realInputB.DATAA
data_readRegB[3] => pc_next.DATAB
data_readRegB[3] => data[3].DATAIN
data_readRegB[4] => realInputB.DATAA
data_readRegB[4] => pc_next.DATAB
data_readRegB[4] => data[4].DATAIN
data_readRegB[5] => realInputB.DATAA
data_readRegB[5] => pc_next.DATAB
data_readRegB[5] => data[5].DATAIN
data_readRegB[6] => realInputB.DATAA
data_readRegB[6] => pc_next.DATAB
data_readRegB[6] => data[6].DATAIN
data_readRegB[7] => realInputB.DATAA
data_readRegB[7] => pc_next.DATAB
data_readRegB[7] => data[7].DATAIN
data_readRegB[8] => realInputB.DATAA
data_readRegB[8] => pc_next.DATAB
data_readRegB[8] => data[8].DATAIN
data_readRegB[9] => realInputB.DATAA
data_readRegB[9] => pc_next.DATAB
data_readRegB[9] => data[9].DATAIN
data_readRegB[10] => realInputB.DATAA
data_readRegB[10] => pc_next.DATAB
data_readRegB[10] => data[10].DATAIN
data_readRegB[11] => realInputB.DATAA
data_readRegB[11] => pc_next.DATAB
data_readRegB[11] => data[11].DATAIN
data_readRegB[12] => realInputB.DATAA
data_readRegB[12] => pc_next.DATAB
data_readRegB[12] => data[12].DATAIN
data_readRegB[13] => realInputB.DATAA
data_readRegB[13] => pc_next.DATAB
data_readRegB[13] => data[13].DATAIN
data_readRegB[14] => realInputB.DATAA
data_readRegB[14] => pc_next.DATAB
data_readRegB[14] => data[14].DATAIN
data_readRegB[15] => realInputB.DATAA
data_readRegB[15] => pc_next.DATAB
data_readRegB[15] => data[15].DATAIN
data_readRegB[16] => realInputB.DATAA
data_readRegB[16] => pc_next.DATAB
data_readRegB[16] => data[16].DATAIN
data_readRegB[17] => realInputB.DATAA
data_readRegB[17] => pc_next.DATAB
data_readRegB[17] => data[17].DATAIN
data_readRegB[18] => realInputB.DATAA
data_readRegB[18] => pc_next.DATAB
data_readRegB[18] => data[18].DATAIN
data_readRegB[19] => realInputB.DATAA
data_readRegB[19] => pc_next.DATAB
data_readRegB[19] => data[19].DATAIN
data_readRegB[20] => realInputB.DATAA
data_readRegB[20] => pc_next.DATAB
data_readRegB[20] => data[20].DATAIN
data_readRegB[21] => realInputB.DATAA
data_readRegB[21] => pc_next.DATAB
data_readRegB[21] => data[21].DATAIN
data_readRegB[22] => realInputB.DATAA
data_readRegB[22] => pc_next.DATAB
data_readRegB[22] => data[22].DATAIN
data_readRegB[23] => realInputB.DATAA
data_readRegB[23] => pc_next.DATAB
data_readRegB[23] => data[23].DATAIN
data_readRegB[24] => realInputB.DATAA
data_readRegB[24] => pc_next.DATAB
data_readRegB[24] => data[24].DATAIN
data_readRegB[25] => realInputB.DATAA
data_readRegB[25] => pc_next.DATAB
data_readRegB[25] => data[25].DATAIN
data_readRegB[26] => realInputB.DATAA
data_readRegB[26] => pc_next.DATAB
data_readRegB[26] => data[26].DATAIN
data_readRegB[27] => realInputB.DATAA
data_readRegB[27] => pc_next.DATAB
data_readRegB[27] => data[27].DATAIN
data_readRegB[28] => realInputB.DATAA
data_readRegB[28] => pc_next.DATAB
data_readRegB[28] => data[28].DATAIN
data_readRegB[29] => realInputB.DATAA
data_readRegB[29] => pc_next.DATAB
data_readRegB[29] => data[29].DATAIN
data_readRegB[30] => realInputB.DATAA
data_readRegB[30] => pc_next.DATAB
data_readRegB[30] => data[30].DATAIN
data_readRegB[31] => realInputB.DATAA
data_readRegB[31] => pc_next.DATAB
data_readRegB[31] => data[31].DATAIN


|skeleton|processor:my_processor|decoder_op:mydecoder
opcode[0] => WideAnd1.IN0
opcode[0] => WideAnd2.IN0
opcode[0] => WideAnd4.IN0
opcode[0] => WideAnd6.IN0
opcode[0] => WideAnd10.IN0
opcode[0] => WideAnd0.IN0
opcode[0] => WideAnd3.IN0
opcode[0] => WideAnd5.IN0
opcode[0] => WideAnd7.IN0
opcode[0] => WideAnd8.IN0
opcode[0] => WideAnd9.IN0
opcode[1] => WideAnd2.IN1
opcode[1] => WideAnd5.IN1
opcode[1] => WideAnd6.IN1
opcode[1] => WideAnd8.IN1
opcode[1] => WideAnd9.IN1
opcode[1] => WideAnd0.IN1
opcode[1] => WideAnd1.IN1
opcode[1] => WideAnd3.IN1
opcode[1] => WideAnd4.IN1
opcode[1] => WideAnd7.IN1
opcode[1] => WideAnd10.IN1
opcode[2] => WideAnd1.IN2
opcode[2] => WideAnd2.IN2
opcode[2] => WideAnd7.IN2
opcode[2] => WideAnd8.IN2
opcode[2] => WideAnd9.IN2
opcode[2] => WideAnd10.IN2
opcode[2] => WideAnd0.IN2
opcode[2] => WideAnd3.IN2
opcode[2] => WideAnd4.IN2
opcode[2] => WideAnd5.IN2
opcode[2] => WideAnd6.IN2
opcode[3] => WideAnd3.IN3
opcode[3] => WideAnd0.IN3
opcode[3] => WideAnd1.IN3
opcode[3] => WideAnd2.IN3
opcode[3] => WideAnd4.IN3
opcode[3] => WideAnd5.IN3
opcode[3] => WideAnd6.IN3
opcode[3] => WideAnd7.IN3
opcode[3] => WideAnd8.IN3
opcode[3] => WideAnd9.IN3
opcode[3] => WideAnd10.IN3
opcode[4] => WideAnd9.IN4
opcode[4] => WideAnd10.IN4
opcode[4] => WideAnd0.IN4
opcode[4] => WideAnd1.IN4
opcode[4] => WideAnd2.IN4
opcode[4] => WideAnd3.IN4
opcode[4] => WideAnd4.IN4
opcode[4] => WideAnd5.IN4
opcode[4] => WideAnd6.IN4
opcode[4] => WideAnd7.IN4
opcode[4] => WideAnd8.IN4
rtype <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
addi <= WideAnd1.DB_MAX_OUTPUT_PORT_TYPE
sw <= WideAnd2.DB_MAX_OUTPUT_PORT_TYPE
lw <= WideAnd3.DB_MAX_OUTPUT_PORT_TYPE
j <= WideAnd4.DB_MAX_OUTPUT_PORT_TYPE
bne <= WideAnd5.DB_MAX_OUTPUT_PORT_TYPE
jal <= WideAnd6.DB_MAX_OUTPUT_PORT_TYPE
jr <= WideAnd7.DB_MAX_OUTPUT_PORT_TYPE
blt <= WideAnd8.DB_MAX_OUTPUT_PORT_TYPE
bex <= WideAnd9.DB_MAX_OUTPUT_PORT_TYPE
setx <= WideAnd10.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:my_alu
data_operandA[0] => Equal0.IN31
data_operandA[0] => LessThan0.IN32
data_operandA[0] => Add0.IN33
data_operandA[0] => Add1.IN66
data_operandA[0] => inner_result.IN0
data_operandA[0] => inner_result.IN0
data_operandA[0] => ShiftLeft0.IN37
data_operandA[0] => ShiftRight0.IN37
data_operandA[1] => Equal0.IN30
data_operandA[1] => LessThan0.IN31
data_operandA[1] => Add0.IN32
data_operandA[1] => Add1.IN65
data_operandA[1] => inner_result.IN0
data_operandA[1] => inner_result.IN0
data_operandA[1] => ShiftLeft0.IN36
data_operandA[1] => ShiftRight0.IN36
data_operandA[2] => Equal0.IN29
data_operandA[2] => LessThan0.IN30
data_operandA[2] => Add0.IN31
data_operandA[2] => Add1.IN64
data_operandA[2] => inner_result.IN0
data_operandA[2] => inner_result.IN0
data_operandA[2] => ShiftLeft0.IN35
data_operandA[2] => ShiftRight0.IN35
data_operandA[3] => Equal0.IN28
data_operandA[3] => LessThan0.IN29
data_operandA[3] => Add0.IN30
data_operandA[3] => Add1.IN63
data_operandA[3] => inner_result.IN0
data_operandA[3] => inner_result.IN0
data_operandA[3] => ShiftLeft0.IN34
data_operandA[3] => ShiftRight0.IN34
data_operandA[4] => Equal0.IN27
data_operandA[4] => LessThan0.IN28
data_operandA[4] => Add0.IN29
data_operandA[4] => Add1.IN62
data_operandA[4] => inner_result.IN0
data_operandA[4] => inner_result.IN0
data_operandA[4] => ShiftLeft0.IN33
data_operandA[4] => ShiftRight0.IN33
data_operandA[5] => Equal0.IN26
data_operandA[5] => LessThan0.IN27
data_operandA[5] => Add0.IN28
data_operandA[5] => Add1.IN61
data_operandA[5] => inner_result.IN0
data_operandA[5] => inner_result.IN0
data_operandA[5] => ShiftLeft0.IN32
data_operandA[5] => ShiftRight0.IN32
data_operandA[6] => Equal0.IN25
data_operandA[6] => LessThan0.IN26
data_operandA[6] => Add0.IN27
data_operandA[6] => Add1.IN60
data_operandA[6] => inner_result.IN0
data_operandA[6] => inner_result.IN0
data_operandA[6] => ShiftLeft0.IN31
data_operandA[6] => ShiftRight0.IN31
data_operandA[7] => Equal0.IN24
data_operandA[7] => LessThan0.IN25
data_operandA[7] => Add0.IN26
data_operandA[7] => Add1.IN59
data_operandA[7] => inner_result.IN0
data_operandA[7] => inner_result.IN0
data_operandA[7] => ShiftLeft0.IN30
data_operandA[7] => ShiftRight0.IN30
data_operandA[8] => Equal0.IN23
data_operandA[8] => LessThan0.IN24
data_operandA[8] => Add0.IN25
data_operandA[8] => Add1.IN58
data_operandA[8] => inner_result.IN0
data_operandA[8] => inner_result.IN0
data_operandA[8] => ShiftLeft0.IN29
data_operandA[8] => ShiftRight0.IN29
data_operandA[9] => Equal0.IN22
data_operandA[9] => LessThan0.IN23
data_operandA[9] => Add0.IN24
data_operandA[9] => Add1.IN57
data_operandA[9] => inner_result.IN0
data_operandA[9] => inner_result.IN0
data_operandA[9] => ShiftLeft0.IN28
data_operandA[9] => ShiftRight0.IN28
data_operandA[10] => Equal0.IN21
data_operandA[10] => LessThan0.IN22
data_operandA[10] => Add0.IN23
data_operandA[10] => Add1.IN56
data_operandA[10] => inner_result.IN0
data_operandA[10] => inner_result.IN0
data_operandA[10] => ShiftLeft0.IN27
data_operandA[10] => ShiftRight0.IN27
data_operandA[11] => Equal0.IN20
data_operandA[11] => LessThan0.IN21
data_operandA[11] => Add0.IN22
data_operandA[11] => Add1.IN55
data_operandA[11] => inner_result.IN0
data_operandA[11] => inner_result.IN0
data_operandA[11] => ShiftLeft0.IN26
data_operandA[11] => ShiftRight0.IN26
data_operandA[12] => Equal0.IN19
data_operandA[12] => LessThan0.IN20
data_operandA[12] => Add0.IN21
data_operandA[12] => Add1.IN54
data_operandA[12] => inner_result.IN0
data_operandA[12] => inner_result.IN0
data_operandA[12] => ShiftLeft0.IN25
data_operandA[12] => ShiftRight0.IN25
data_operandA[13] => Equal0.IN18
data_operandA[13] => LessThan0.IN19
data_operandA[13] => Add0.IN20
data_operandA[13] => Add1.IN53
data_operandA[13] => inner_result.IN0
data_operandA[13] => inner_result.IN0
data_operandA[13] => ShiftLeft0.IN24
data_operandA[13] => ShiftRight0.IN24
data_operandA[14] => Equal0.IN17
data_operandA[14] => LessThan0.IN18
data_operandA[14] => Add0.IN19
data_operandA[14] => Add1.IN52
data_operandA[14] => inner_result.IN0
data_operandA[14] => inner_result.IN0
data_operandA[14] => ShiftLeft0.IN23
data_operandA[14] => ShiftRight0.IN23
data_operandA[15] => Equal0.IN16
data_operandA[15] => LessThan0.IN17
data_operandA[15] => Add0.IN18
data_operandA[15] => Add1.IN51
data_operandA[15] => inner_result.IN0
data_operandA[15] => inner_result.IN0
data_operandA[15] => ShiftLeft0.IN22
data_operandA[15] => ShiftRight0.IN22
data_operandA[16] => Equal0.IN15
data_operandA[16] => LessThan0.IN16
data_operandA[16] => Add0.IN17
data_operandA[16] => Add1.IN50
data_operandA[16] => inner_result.IN0
data_operandA[16] => inner_result.IN0
data_operandA[16] => ShiftLeft0.IN21
data_operandA[16] => ShiftRight0.IN21
data_operandA[17] => Equal0.IN14
data_operandA[17] => LessThan0.IN15
data_operandA[17] => Add0.IN16
data_operandA[17] => Add1.IN49
data_operandA[17] => inner_result.IN0
data_operandA[17] => inner_result.IN0
data_operandA[17] => ShiftLeft0.IN20
data_operandA[17] => ShiftRight0.IN20
data_operandA[18] => Equal0.IN13
data_operandA[18] => LessThan0.IN14
data_operandA[18] => Add0.IN15
data_operandA[18] => Add1.IN48
data_operandA[18] => inner_result.IN0
data_operandA[18] => inner_result.IN0
data_operandA[18] => ShiftLeft0.IN19
data_operandA[18] => ShiftRight0.IN19
data_operandA[19] => Equal0.IN12
data_operandA[19] => LessThan0.IN13
data_operandA[19] => Add0.IN14
data_operandA[19] => Add1.IN47
data_operandA[19] => inner_result.IN0
data_operandA[19] => inner_result.IN0
data_operandA[19] => ShiftLeft0.IN18
data_operandA[19] => ShiftRight0.IN18
data_operandA[20] => Equal0.IN11
data_operandA[20] => LessThan0.IN12
data_operandA[20] => Add0.IN13
data_operandA[20] => Add1.IN46
data_operandA[20] => inner_result.IN0
data_operandA[20] => inner_result.IN0
data_operandA[20] => ShiftLeft0.IN17
data_operandA[20] => ShiftRight0.IN17
data_operandA[21] => Equal0.IN10
data_operandA[21] => LessThan0.IN11
data_operandA[21] => Add0.IN12
data_operandA[21] => Add1.IN45
data_operandA[21] => inner_result.IN0
data_operandA[21] => inner_result.IN0
data_operandA[21] => ShiftLeft0.IN16
data_operandA[21] => ShiftRight0.IN16
data_operandA[22] => Equal0.IN9
data_operandA[22] => LessThan0.IN10
data_operandA[22] => Add0.IN11
data_operandA[22] => Add1.IN44
data_operandA[22] => inner_result.IN0
data_operandA[22] => inner_result.IN0
data_operandA[22] => ShiftLeft0.IN15
data_operandA[22] => ShiftRight0.IN15
data_operandA[23] => Equal0.IN8
data_operandA[23] => LessThan0.IN9
data_operandA[23] => Add0.IN10
data_operandA[23] => Add1.IN43
data_operandA[23] => inner_result.IN0
data_operandA[23] => inner_result.IN0
data_operandA[23] => ShiftLeft0.IN14
data_operandA[23] => ShiftRight0.IN14
data_operandA[24] => Equal0.IN7
data_operandA[24] => LessThan0.IN8
data_operandA[24] => Add0.IN9
data_operandA[24] => Add1.IN42
data_operandA[24] => inner_result.IN0
data_operandA[24] => inner_result.IN0
data_operandA[24] => ShiftLeft0.IN13
data_operandA[24] => ShiftRight0.IN13
data_operandA[25] => Equal0.IN6
data_operandA[25] => LessThan0.IN7
data_operandA[25] => Add0.IN8
data_operandA[25] => Add1.IN41
data_operandA[25] => inner_result.IN0
data_operandA[25] => inner_result.IN0
data_operandA[25] => ShiftLeft0.IN12
data_operandA[25] => ShiftRight0.IN12
data_operandA[26] => Equal0.IN5
data_operandA[26] => LessThan0.IN6
data_operandA[26] => Add0.IN7
data_operandA[26] => Add1.IN40
data_operandA[26] => inner_result.IN0
data_operandA[26] => inner_result.IN0
data_operandA[26] => ShiftLeft0.IN11
data_operandA[26] => ShiftRight0.IN11
data_operandA[27] => Equal0.IN4
data_operandA[27] => LessThan0.IN5
data_operandA[27] => Add0.IN6
data_operandA[27] => Add1.IN39
data_operandA[27] => inner_result.IN0
data_operandA[27] => inner_result.IN0
data_operandA[27] => ShiftLeft0.IN10
data_operandA[27] => ShiftRight0.IN10
data_operandA[28] => Equal0.IN3
data_operandA[28] => LessThan0.IN4
data_operandA[28] => Add0.IN5
data_operandA[28] => Add1.IN38
data_operandA[28] => inner_result.IN0
data_operandA[28] => inner_result.IN0
data_operandA[28] => ShiftLeft0.IN9
data_operandA[28] => ShiftRight0.IN9
data_operandA[29] => Equal0.IN2
data_operandA[29] => LessThan0.IN3
data_operandA[29] => Add0.IN4
data_operandA[29] => Add1.IN37
data_operandA[29] => inner_result.IN0
data_operandA[29] => inner_result.IN0
data_operandA[29] => ShiftLeft0.IN8
data_operandA[29] => ShiftRight0.IN8
data_operandA[30] => Equal0.IN1
data_operandA[30] => LessThan0.IN2
data_operandA[30] => Add0.IN3
data_operandA[30] => Add1.IN36
data_operandA[30] => inner_result.IN0
data_operandA[30] => inner_result.IN0
data_operandA[30] => ShiftLeft0.IN7
data_operandA[30] => ShiftRight0.IN7
data_operandA[31] => Equal0.IN0
data_operandA[31] => LessThan0.IN1
data_operandA[31] => Add0.IN1
data_operandA[31] => Add0.IN2
data_operandA[31] => Add1.IN34
data_operandA[31] => Add1.IN35
data_operandA[31] => inner_result.IN0
data_operandA[31] => inner_result.IN0
data_operandA[31] => ShiftLeft0.IN6
data_operandA[31] => ShiftRight0.IN5
data_operandA[31] => ShiftRight0.IN6
data_operandB[0] => Equal0.IN63
data_operandB[0] => LessThan0.IN64
data_operandB[0] => Add0.IN66
data_operandB[0] => inner_result.IN1
data_operandB[0] => inner_result.IN1
data_operandB[0] => Add1.IN33
data_operandB[1] => Equal0.IN62
data_operandB[1] => LessThan0.IN63
data_operandB[1] => Add0.IN65
data_operandB[1] => inner_result.IN1
data_operandB[1] => inner_result.IN1
data_operandB[1] => Add1.IN32
data_operandB[2] => Equal0.IN61
data_operandB[2] => LessThan0.IN62
data_operandB[2] => Add0.IN64
data_operandB[2] => inner_result.IN1
data_operandB[2] => inner_result.IN1
data_operandB[2] => Add1.IN31
data_operandB[3] => Equal0.IN60
data_operandB[3] => LessThan0.IN61
data_operandB[3] => Add0.IN63
data_operandB[3] => inner_result.IN1
data_operandB[3] => inner_result.IN1
data_operandB[3] => Add1.IN30
data_operandB[4] => Equal0.IN59
data_operandB[4] => LessThan0.IN60
data_operandB[4] => Add0.IN62
data_operandB[4] => inner_result.IN1
data_operandB[4] => inner_result.IN1
data_operandB[4] => Add1.IN29
data_operandB[5] => Equal0.IN58
data_operandB[5] => LessThan0.IN59
data_operandB[5] => Add0.IN61
data_operandB[5] => inner_result.IN1
data_operandB[5] => inner_result.IN1
data_operandB[5] => Add1.IN28
data_operandB[6] => Equal0.IN57
data_operandB[6] => LessThan0.IN58
data_operandB[6] => Add0.IN60
data_operandB[6] => inner_result.IN1
data_operandB[6] => inner_result.IN1
data_operandB[6] => Add1.IN27
data_operandB[7] => Equal0.IN56
data_operandB[7] => LessThan0.IN57
data_operandB[7] => Add0.IN59
data_operandB[7] => inner_result.IN1
data_operandB[7] => inner_result.IN1
data_operandB[7] => Add1.IN26
data_operandB[8] => Equal0.IN55
data_operandB[8] => LessThan0.IN56
data_operandB[8] => Add0.IN58
data_operandB[8] => inner_result.IN1
data_operandB[8] => inner_result.IN1
data_operandB[8] => Add1.IN25
data_operandB[9] => Equal0.IN54
data_operandB[9] => LessThan0.IN55
data_operandB[9] => Add0.IN57
data_operandB[9] => inner_result.IN1
data_operandB[9] => inner_result.IN1
data_operandB[9] => Add1.IN24
data_operandB[10] => Equal0.IN53
data_operandB[10] => LessThan0.IN54
data_operandB[10] => Add0.IN56
data_operandB[10] => inner_result.IN1
data_operandB[10] => inner_result.IN1
data_operandB[10] => Add1.IN23
data_operandB[11] => Equal0.IN52
data_operandB[11] => LessThan0.IN53
data_operandB[11] => Add0.IN55
data_operandB[11] => inner_result.IN1
data_operandB[11] => inner_result.IN1
data_operandB[11] => Add1.IN22
data_operandB[12] => Equal0.IN51
data_operandB[12] => LessThan0.IN52
data_operandB[12] => Add0.IN54
data_operandB[12] => inner_result.IN1
data_operandB[12] => inner_result.IN1
data_operandB[12] => Add1.IN21
data_operandB[13] => Equal0.IN50
data_operandB[13] => LessThan0.IN51
data_operandB[13] => Add0.IN53
data_operandB[13] => inner_result.IN1
data_operandB[13] => inner_result.IN1
data_operandB[13] => Add1.IN20
data_operandB[14] => Equal0.IN49
data_operandB[14] => LessThan0.IN50
data_operandB[14] => Add0.IN52
data_operandB[14] => inner_result.IN1
data_operandB[14] => inner_result.IN1
data_operandB[14] => Add1.IN19
data_operandB[15] => Equal0.IN48
data_operandB[15] => LessThan0.IN49
data_operandB[15] => Add0.IN51
data_operandB[15] => inner_result.IN1
data_operandB[15] => inner_result.IN1
data_operandB[15] => Add1.IN18
data_operandB[16] => Equal0.IN47
data_operandB[16] => LessThan0.IN48
data_operandB[16] => Add0.IN50
data_operandB[16] => inner_result.IN1
data_operandB[16] => inner_result.IN1
data_operandB[16] => Add1.IN17
data_operandB[17] => Equal0.IN46
data_operandB[17] => LessThan0.IN47
data_operandB[17] => Add0.IN49
data_operandB[17] => inner_result.IN1
data_operandB[17] => inner_result.IN1
data_operandB[17] => Add1.IN16
data_operandB[18] => Equal0.IN45
data_operandB[18] => LessThan0.IN46
data_operandB[18] => Add0.IN48
data_operandB[18] => inner_result.IN1
data_operandB[18] => inner_result.IN1
data_operandB[18] => Add1.IN15
data_operandB[19] => Equal0.IN44
data_operandB[19] => LessThan0.IN45
data_operandB[19] => Add0.IN47
data_operandB[19] => inner_result.IN1
data_operandB[19] => inner_result.IN1
data_operandB[19] => Add1.IN14
data_operandB[20] => Equal0.IN43
data_operandB[20] => LessThan0.IN44
data_operandB[20] => Add0.IN46
data_operandB[20] => inner_result.IN1
data_operandB[20] => inner_result.IN1
data_operandB[20] => Add1.IN13
data_operandB[21] => Equal0.IN42
data_operandB[21] => LessThan0.IN43
data_operandB[21] => Add0.IN45
data_operandB[21] => inner_result.IN1
data_operandB[21] => inner_result.IN1
data_operandB[21] => Add1.IN12
data_operandB[22] => Equal0.IN41
data_operandB[22] => LessThan0.IN42
data_operandB[22] => Add0.IN44
data_operandB[22] => inner_result.IN1
data_operandB[22] => inner_result.IN1
data_operandB[22] => Add1.IN11
data_operandB[23] => Equal0.IN40
data_operandB[23] => LessThan0.IN41
data_operandB[23] => Add0.IN43
data_operandB[23] => inner_result.IN1
data_operandB[23] => inner_result.IN1
data_operandB[23] => Add1.IN10
data_operandB[24] => Equal0.IN39
data_operandB[24] => LessThan0.IN40
data_operandB[24] => Add0.IN42
data_operandB[24] => inner_result.IN1
data_operandB[24] => inner_result.IN1
data_operandB[24] => Add1.IN9
data_operandB[25] => Equal0.IN38
data_operandB[25] => LessThan0.IN39
data_operandB[25] => Add0.IN41
data_operandB[25] => inner_result.IN1
data_operandB[25] => inner_result.IN1
data_operandB[25] => Add1.IN8
data_operandB[26] => Equal0.IN37
data_operandB[26] => LessThan0.IN38
data_operandB[26] => Add0.IN40
data_operandB[26] => inner_result.IN1
data_operandB[26] => inner_result.IN1
data_operandB[26] => Add1.IN7
data_operandB[27] => Equal0.IN36
data_operandB[27] => LessThan0.IN37
data_operandB[27] => Add0.IN39
data_operandB[27] => inner_result.IN1
data_operandB[27] => inner_result.IN1
data_operandB[27] => Add1.IN6
data_operandB[28] => Equal0.IN35
data_operandB[28] => LessThan0.IN36
data_operandB[28] => Add0.IN38
data_operandB[28] => inner_result.IN1
data_operandB[28] => inner_result.IN1
data_operandB[28] => Add1.IN5
data_operandB[29] => Equal0.IN34
data_operandB[29] => LessThan0.IN35
data_operandB[29] => Add0.IN37
data_operandB[29] => inner_result.IN1
data_operandB[29] => inner_result.IN1
data_operandB[29] => Add1.IN4
data_operandB[30] => Equal0.IN33
data_operandB[30] => LessThan0.IN34
data_operandB[30] => Add0.IN36
data_operandB[30] => inner_result.IN1
data_operandB[30] => inner_result.IN1
data_operandB[30] => Add1.IN3
data_operandB[31] => Equal0.IN32
data_operandB[31] => LessThan0.IN33
data_operandB[31] => Add0.IN34
data_operandB[31] => Add0.IN35
data_operandB[31] => inner_result.IN1
data_operandB[31] => inner_result.IN1
data_operandB[31] => Add1.IN1
data_operandB[31] => Add1.IN2
ctrl_ALUopcode[0] => Decoder0.IN4
ctrl_ALUopcode[1] => Decoder0.IN3
ctrl_ALUopcode[2] => Decoder0.IN2
ctrl_ALUopcode[3] => Decoder0.IN1
ctrl_ALUopcode[4] => Decoder0.IN0
ctrl_shiftamt[0] => ShiftLeft0.IN5
ctrl_shiftamt[0] => ShiftRight0.IN4
ctrl_shiftamt[1] => ShiftLeft0.IN4
ctrl_shiftamt[1] => ShiftRight0.IN3
ctrl_shiftamt[2] => ShiftLeft0.IN3
ctrl_shiftamt[2] => ShiftRight0.IN2
ctrl_shiftamt[3] => ShiftLeft0.IN2
ctrl_shiftamt[3] => ShiftRight0.IN1
ctrl_shiftamt[4] => ShiftLeft0.IN1
ctrl_shiftamt[4] => ShiftRight0.IN0
data_result[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|alu:pcPlusN
data_operandA[0] => Equal0.IN31
data_operandA[0] => LessThan0.IN32
data_operandA[0] => Add0.IN33
data_operandA[0] => Add1.IN66
data_operandA[0] => inner_result.IN0
data_operandA[0] => inner_result.IN0
data_operandA[0] => ShiftLeft0.IN37
data_operandA[0] => ShiftRight0.IN37
data_operandA[1] => Equal0.IN30
data_operandA[1] => LessThan0.IN31
data_operandA[1] => Add0.IN32
data_operandA[1] => Add1.IN65
data_operandA[1] => inner_result.IN0
data_operandA[1] => inner_result.IN0
data_operandA[1] => ShiftLeft0.IN36
data_operandA[1] => ShiftRight0.IN36
data_operandA[2] => Equal0.IN29
data_operandA[2] => LessThan0.IN30
data_operandA[2] => Add0.IN31
data_operandA[2] => Add1.IN64
data_operandA[2] => inner_result.IN0
data_operandA[2] => inner_result.IN0
data_operandA[2] => ShiftLeft0.IN35
data_operandA[2] => ShiftRight0.IN35
data_operandA[3] => Equal0.IN28
data_operandA[3] => LessThan0.IN29
data_operandA[3] => Add0.IN30
data_operandA[3] => Add1.IN63
data_operandA[3] => inner_result.IN0
data_operandA[3] => inner_result.IN0
data_operandA[3] => ShiftLeft0.IN34
data_operandA[3] => ShiftRight0.IN34
data_operandA[4] => Equal0.IN27
data_operandA[4] => LessThan0.IN28
data_operandA[4] => Add0.IN29
data_operandA[4] => Add1.IN62
data_operandA[4] => inner_result.IN0
data_operandA[4] => inner_result.IN0
data_operandA[4] => ShiftLeft0.IN33
data_operandA[4] => ShiftRight0.IN33
data_operandA[5] => Equal0.IN26
data_operandA[5] => LessThan0.IN27
data_operandA[5] => Add0.IN28
data_operandA[5] => Add1.IN61
data_operandA[5] => inner_result.IN0
data_operandA[5] => inner_result.IN0
data_operandA[5] => ShiftLeft0.IN32
data_operandA[5] => ShiftRight0.IN32
data_operandA[6] => Equal0.IN25
data_operandA[6] => LessThan0.IN26
data_operandA[6] => Add0.IN27
data_operandA[6] => Add1.IN60
data_operandA[6] => inner_result.IN0
data_operandA[6] => inner_result.IN0
data_operandA[6] => ShiftLeft0.IN31
data_operandA[6] => ShiftRight0.IN31
data_operandA[7] => Equal0.IN24
data_operandA[7] => LessThan0.IN25
data_operandA[7] => Add0.IN26
data_operandA[7] => Add1.IN59
data_operandA[7] => inner_result.IN0
data_operandA[7] => inner_result.IN0
data_operandA[7] => ShiftLeft0.IN30
data_operandA[7] => ShiftRight0.IN30
data_operandA[8] => Equal0.IN23
data_operandA[8] => LessThan0.IN24
data_operandA[8] => Add0.IN25
data_operandA[8] => Add1.IN58
data_operandA[8] => inner_result.IN0
data_operandA[8] => inner_result.IN0
data_operandA[8] => ShiftLeft0.IN29
data_operandA[8] => ShiftRight0.IN29
data_operandA[9] => Equal0.IN22
data_operandA[9] => LessThan0.IN23
data_operandA[9] => Add0.IN24
data_operandA[9] => Add1.IN57
data_operandA[9] => inner_result.IN0
data_operandA[9] => inner_result.IN0
data_operandA[9] => ShiftLeft0.IN28
data_operandA[9] => ShiftRight0.IN28
data_operandA[10] => Equal0.IN21
data_operandA[10] => LessThan0.IN22
data_operandA[10] => Add0.IN23
data_operandA[10] => Add1.IN56
data_operandA[10] => inner_result.IN0
data_operandA[10] => inner_result.IN0
data_operandA[10] => ShiftLeft0.IN27
data_operandA[10] => ShiftRight0.IN27
data_operandA[11] => Equal0.IN20
data_operandA[11] => LessThan0.IN21
data_operandA[11] => Add0.IN22
data_operandA[11] => Add1.IN55
data_operandA[11] => inner_result.IN0
data_operandA[11] => inner_result.IN0
data_operandA[11] => ShiftLeft0.IN26
data_operandA[11] => ShiftRight0.IN26
data_operandA[12] => Equal0.IN19
data_operandA[12] => LessThan0.IN20
data_operandA[12] => Add0.IN21
data_operandA[12] => Add1.IN54
data_operandA[12] => inner_result.IN0
data_operandA[12] => inner_result.IN0
data_operandA[12] => ShiftLeft0.IN25
data_operandA[12] => ShiftRight0.IN25
data_operandA[13] => Equal0.IN18
data_operandA[13] => LessThan0.IN19
data_operandA[13] => Add0.IN20
data_operandA[13] => Add1.IN53
data_operandA[13] => inner_result.IN0
data_operandA[13] => inner_result.IN0
data_operandA[13] => ShiftLeft0.IN24
data_operandA[13] => ShiftRight0.IN24
data_operandA[14] => Equal0.IN17
data_operandA[14] => LessThan0.IN18
data_operandA[14] => Add0.IN19
data_operandA[14] => Add1.IN52
data_operandA[14] => inner_result.IN0
data_operandA[14] => inner_result.IN0
data_operandA[14] => ShiftLeft0.IN23
data_operandA[14] => ShiftRight0.IN23
data_operandA[15] => Equal0.IN16
data_operandA[15] => LessThan0.IN17
data_operandA[15] => Add0.IN18
data_operandA[15] => Add1.IN51
data_operandA[15] => inner_result.IN0
data_operandA[15] => inner_result.IN0
data_operandA[15] => ShiftLeft0.IN22
data_operandA[15] => ShiftRight0.IN22
data_operandA[16] => Equal0.IN15
data_operandA[16] => LessThan0.IN16
data_operandA[16] => Add0.IN17
data_operandA[16] => Add1.IN50
data_operandA[16] => inner_result.IN0
data_operandA[16] => inner_result.IN0
data_operandA[16] => ShiftLeft0.IN21
data_operandA[16] => ShiftRight0.IN21
data_operandA[17] => Equal0.IN14
data_operandA[17] => LessThan0.IN15
data_operandA[17] => Add0.IN16
data_operandA[17] => Add1.IN49
data_operandA[17] => inner_result.IN0
data_operandA[17] => inner_result.IN0
data_operandA[17] => ShiftLeft0.IN20
data_operandA[17] => ShiftRight0.IN20
data_operandA[18] => Equal0.IN13
data_operandA[18] => LessThan0.IN14
data_operandA[18] => Add0.IN15
data_operandA[18] => Add1.IN48
data_operandA[18] => inner_result.IN0
data_operandA[18] => inner_result.IN0
data_operandA[18] => ShiftLeft0.IN19
data_operandA[18] => ShiftRight0.IN19
data_operandA[19] => Equal0.IN12
data_operandA[19] => LessThan0.IN13
data_operandA[19] => Add0.IN14
data_operandA[19] => Add1.IN47
data_operandA[19] => inner_result.IN0
data_operandA[19] => inner_result.IN0
data_operandA[19] => ShiftLeft0.IN18
data_operandA[19] => ShiftRight0.IN18
data_operandA[20] => Equal0.IN11
data_operandA[20] => LessThan0.IN12
data_operandA[20] => Add0.IN13
data_operandA[20] => Add1.IN46
data_operandA[20] => inner_result.IN0
data_operandA[20] => inner_result.IN0
data_operandA[20] => ShiftLeft0.IN17
data_operandA[20] => ShiftRight0.IN17
data_operandA[21] => Equal0.IN10
data_operandA[21] => LessThan0.IN11
data_operandA[21] => Add0.IN12
data_operandA[21] => Add1.IN45
data_operandA[21] => inner_result.IN0
data_operandA[21] => inner_result.IN0
data_operandA[21] => ShiftLeft0.IN16
data_operandA[21] => ShiftRight0.IN16
data_operandA[22] => Equal0.IN9
data_operandA[22] => LessThan0.IN10
data_operandA[22] => Add0.IN11
data_operandA[22] => Add1.IN44
data_operandA[22] => inner_result.IN0
data_operandA[22] => inner_result.IN0
data_operandA[22] => ShiftLeft0.IN15
data_operandA[22] => ShiftRight0.IN15
data_operandA[23] => Equal0.IN8
data_operandA[23] => LessThan0.IN9
data_operandA[23] => Add0.IN10
data_operandA[23] => Add1.IN43
data_operandA[23] => inner_result.IN0
data_operandA[23] => inner_result.IN0
data_operandA[23] => ShiftLeft0.IN14
data_operandA[23] => ShiftRight0.IN14
data_operandA[24] => Equal0.IN7
data_operandA[24] => LessThan0.IN8
data_operandA[24] => Add0.IN9
data_operandA[24] => Add1.IN42
data_operandA[24] => inner_result.IN0
data_operandA[24] => inner_result.IN0
data_operandA[24] => ShiftLeft0.IN13
data_operandA[24] => ShiftRight0.IN13
data_operandA[25] => Equal0.IN6
data_operandA[25] => LessThan0.IN7
data_operandA[25] => Add0.IN8
data_operandA[25] => Add1.IN41
data_operandA[25] => inner_result.IN0
data_operandA[25] => inner_result.IN0
data_operandA[25] => ShiftLeft0.IN12
data_operandA[25] => ShiftRight0.IN12
data_operandA[26] => Equal0.IN5
data_operandA[26] => LessThan0.IN6
data_operandA[26] => Add0.IN7
data_operandA[26] => Add1.IN40
data_operandA[26] => inner_result.IN0
data_operandA[26] => inner_result.IN0
data_operandA[26] => ShiftLeft0.IN11
data_operandA[26] => ShiftRight0.IN11
data_operandA[27] => Equal0.IN4
data_operandA[27] => LessThan0.IN5
data_operandA[27] => Add0.IN6
data_operandA[27] => Add1.IN39
data_operandA[27] => inner_result.IN0
data_operandA[27] => inner_result.IN0
data_operandA[27] => ShiftLeft0.IN10
data_operandA[27] => ShiftRight0.IN10
data_operandA[28] => Equal0.IN3
data_operandA[28] => LessThan0.IN4
data_operandA[28] => Add0.IN5
data_operandA[28] => Add1.IN38
data_operandA[28] => inner_result.IN0
data_operandA[28] => inner_result.IN0
data_operandA[28] => ShiftLeft0.IN9
data_operandA[28] => ShiftRight0.IN9
data_operandA[29] => Equal0.IN2
data_operandA[29] => LessThan0.IN3
data_operandA[29] => Add0.IN4
data_operandA[29] => Add1.IN37
data_operandA[29] => inner_result.IN0
data_operandA[29] => inner_result.IN0
data_operandA[29] => ShiftLeft0.IN8
data_operandA[29] => ShiftRight0.IN8
data_operandA[30] => Equal0.IN1
data_operandA[30] => LessThan0.IN2
data_operandA[30] => Add0.IN3
data_operandA[30] => Add1.IN36
data_operandA[30] => inner_result.IN0
data_operandA[30] => inner_result.IN0
data_operandA[30] => ShiftLeft0.IN7
data_operandA[30] => ShiftRight0.IN7
data_operandA[31] => Equal0.IN0
data_operandA[31] => LessThan0.IN1
data_operandA[31] => Add0.IN1
data_operandA[31] => Add0.IN2
data_operandA[31] => Add1.IN34
data_operandA[31] => Add1.IN35
data_operandA[31] => inner_result.IN0
data_operandA[31] => inner_result.IN0
data_operandA[31] => ShiftLeft0.IN6
data_operandA[31] => ShiftRight0.IN5
data_operandA[31] => ShiftRight0.IN6
data_operandB[0] => Equal0.IN63
data_operandB[0] => LessThan0.IN64
data_operandB[0] => Add0.IN66
data_operandB[0] => inner_result.IN1
data_operandB[0] => inner_result.IN1
data_operandB[0] => Add1.IN33
data_operandB[1] => Equal0.IN62
data_operandB[1] => LessThan0.IN63
data_operandB[1] => Add0.IN65
data_operandB[1] => inner_result.IN1
data_operandB[1] => inner_result.IN1
data_operandB[1] => Add1.IN32
data_operandB[2] => Equal0.IN61
data_operandB[2] => LessThan0.IN62
data_operandB[2] => Add0.IN64
data_operandB[2] => inner_result.IN1
data_operandB[2] => inner_result.IN1
data_operandB[2] => Add1.IN31
data_operandB[3] => Equal0.IN60
data_operandB[3] => LessThan0.IN61
data_operandB[3] => Add0.IN63
data_operandB[3] => inner_result.IN1
data_operandB[3] => inner_result.IN1
data_operandB[3] => Add1.IN30
data_operandB[4] => Equal0.IN59
data_operandB[4] => LessThan0.IN60
data_operandB[4] => Add0.IN62
data_operandB[4] => inner_result.IN1
data_operandB[4] => inner_result.IN1
data_operandB[4] => Add1.IN29
data_operandB[5] => Equal0.IN58
data_operandB[5] => LessThan0.IN59
data_operandB[5] => Add0.IN61
data_operandB[5] => inner_result.IN1
data_operandB[5] => inner_result.IN1
data_operandB[5] => Add1.IN28
data_operandB[6] => Equal0.IN57
data_operandB[6] => LessThan0.IN58
data_operandB[6] => Add0.IN60
data_operandB[6] => inner_result.IN1
data_operandB[6] => inner_result.IN1
data_operandB[6] => Add1.IN27
data_operandB[7] => Equal0.IN56
data_operandB[7] => LessThan0.IN57
data_operandB[7] => Add0.IN59
data_operandB[7] => inner_result.IN1
data_operandB[7] => inner_result.IN1
data_operandB[7] => Add1.IN26
data_operandB[8] => Equal0.IN55
data_operandB[8] => LessThan0.IN56
data_operandB[8] => Add0.IN58
data_operandB[8] => inner_result.IN1
data_operandB[8] => inner_result.IN1
data_operandB[8] => Add1.IN25
data_operandB[9] => Equal0.IN54
data_operandB[9] => LessThan0.IN55
data_operandB[9] => Add0.IN57
data_operandB[9] => inner_result.IN1
data_operandB[9] => inner_result.IN1
data_operandB[9] => Add1.IN24
data_operandB[10] => Equal0.IN53
data_operandB[10] => LessThan0.IN54
data_operandB[10] => Add0.IN56
data_operandB[10] => inner_result.IN1
data_operandB[10] => inner_result.IN1
data_operandB[10] => Add1.IN23
data_operandB[11] => Equal0.IN52
data_operandB[11] => LessThan0.IN53
data_operandB[11] => Add0.IN55
data_operandB[11] => inner_result.IN1
data_operandB[11] => inner_result.IN1
data_operandB[11] => Add1.IN22
data_operandB[12] => Equal0.IN51
data_operandB[12] => LessThan0.IN52
data_operandB[12] => Add0.IN54
data_operandB[12] => inner_result.IN1
data_operandB[12] => inner_result.IN1
data_operandB[12] => Add1.IN21
data_operandB[13] => Equal0.IN50
data_operandB[13] => LessThan0.IN51
data_operandB[13] => Add0.IN53
data_operandB[13] => inner_result.IN1
data_operandB[13] => inner_result.IN1
data_operandB[13] => Add1.IN20
data_operandB[14] => Equal0.IN49
data_operandB[14] => LessThan0.IN50
data_operandB[14] => Add0.IN52
data_operandB[14] => inner_result.IN1
data_operandB[14] => inner_result.IN1
data_operandB[14] => Add1.IN19
data_operandB[15] => Equal0.IN48
data_operandB[15] => LessThan0.IN49
data_operandB[15] => Add0.IN51
data_operandB[15] => inner_result.IN1
data_operandB[15] => inner_result.IN1
data_operandB[15] => Add1.IN18
data_operandB[16] => Equal0.IN47
data_operandB[16] => LessThan0.IN48
data_operandB[16] => Add0.IN50
data_operandB[16] => inner_result.IN1
data_operandB[16] => inner_result.IN1
data_operandB[16] => Add1.IN17
data_operandB[17] => Equal0.IN46
data_operandB[17] => LessThan0.IN47
data_operandB[17] => Add0.IN49
data_operandB[17] => inner_result.IN1
data_operandB[17] => inner_result.IN1
data_operandB[17] => Add1.IN16
data_operandB[18] => Equal0.IN45
data_operandB[18] => LessThan0.IN46
data_operandB[18] => Add0.IN48
data_operandB[18] => inner_result.IN1
data_operandB[18] => inner_result.IN1
data_operandB[18] => Add1.IN15
data_operandB[19] => Equal0.IN44
data_operandB[19] => LessThan0.IN45
data_operandB[19] => Add0.IN47
data_operandB[19] => inner_result.IN1
data_operandB[19] => inner_result.IN1
data_operandB[19] => Add1.IN14
data_operandB[20] => Equal0.IN43
data_operandB[20] => LessThan0.IN44
data_operandB[20] => Add0.IN46
data_operandB[20] => inner_result.IN1
data_operandB[20] => inner_result.IN1
data_operandB[20] => Add1.IN13
data_operandB[21] => Equal0.IN42
data_operandB[21] => LessThan0.IN43
data_operandB[21] => Add0.IN45
data_operandB[21] => inner_result.IN1
data_operandB[21] => inner_result.IN1
data_operandB[21] => Add1.IN12
data_operandB[22] => Equal0.IN41
data_operandB[22] => LessThan0.IN42
data_operandB[22] => Add0.IN44
data_operandB[22] => inner_result.IN1
data_operandB[22] => inner_result.IN1
data_operandB[22] => Add1.IN11
data_operandB[23] => Equal0.IN40
data_operandB[23] => LessThan0.IN41
data_operandB[23] => Add0.IN43
data_operandB[23] => inner_result.IN1
data_operandB[23] => inner_result.IN1
data_operandB[23] => Add1.IN10
data_operandB[24] => Equal0.IN39
data_operandB[24] => LessThan0.IN40
data_operandB[24] => Add0.IN42
data_operandB[24] => inner_result.IN1
data_operandB[24] => inner_result.IN1
data_operandB[24] => Add1.IN9
data_operandB[25] => Equal0.IN38
data_operandB[25] => LessThan0.IN39
data_operandB[25] => Add0.IN41
data_operandB[25] => inner_result.IN1
data_operandB[25] => inner_result.IN1
data_operandB[25] => Add1.IN8
data_operandB[26] => Equal0.IN37
data_operandB[26] => LessThan0.IN38
data_operandB[26] => Add0.IN40
data_operandB[26] => inner_result.IN1
data_operandB[26] => inner_result.IN1
data_operandB[26] => Add1.IN7
data_operandB[27] => Equal0.IN36
data_operandB[27] => LessThan0.IN37
data_operandB[27] => Add0.IN39
data_operandB[27] => inner_result.IN1
data_operandB[27] => inner_result.IN1
data_operandB[27] => Add1.IN6
data_operandB[28] => Equal0.IN35
data_operandB[28] => LessThan0.IN36
data_operandB[28] => Add0.IN38
data_operandB[28] => inner_result.IN1
data_operandB[28] => inner_result.IN1
data_operandB[28] => Add1.IN5
data_operandB[29] => Equal0.IN34
data_operandB[29] => LessThan0.IN35
data_operandB[29] => Add0.IN37
data_operandB[29] => inner_result.IN1
data_operandB[29] => inner_result.IN1
data_operandB[29] => Add1.IN4
data_operandB[30] => Equal0.IN33
data_operandB[30] => LessThan0.IN34
data_operandB[30] => Add0.IN36
data_operandB[30] => inner_result.IN1
data_operandB[30] => inner_result.IN1
data_operandB[30] => Add1.IN3
data_operandB[31] => Equal0.IN32
data_operandB[31] => LessThan0.IN33
data_operandB[31] => Add0.IN34
data_operandB[31] => Add0.IN35
data_operandB[31] => inner_result.IN1
data_operandB[31] => inner_result.IN1
data_operandB[31] => Add1.IN1
data_operandB[31] => Add1.IN2
ctrl_ALUopcode[0] => Decoder0.IN4
ctrl_ALUopcode[1] => Decoder0.IN3
ctrl_ALUopcode[2] => Decoder0.IN2
ctrl_ALUopcode[3] => Decoder0.IN1
ctrl_ALUopcode[4] => Decoder0.IN0
ctrl_shiftamt[0] => ShiftLeft0.IN5
ctrl_shiftamt[0] => ShiftRight0.IN4
ctrl_shiftamt[1] => ShiftLeft0.IN4
ctrl_shiftamt[1] => ShiftRight0.IN3
ctrl_shiftamt[2] => ShiftLeft0.IN3
ctrl_shiftamt[2] => ShiftRight0.IN2
ctrl_shiftamt[3] => ShiftLeft0.IN2
ctrl_shiftamt[3] => ShiftRight0.IN1
ctrl_shiftamt[4] => ShiftLeft0.IN1
ctrl_shiftamt[4] => ShiftRight0.IN0
data_result[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


|skeleton|processor:my_processor|reg_32:pc
q[0] <= dffe_r:reg32[0].dffe_i.port0
q[1] <= dffe_r:reg32[1].dffe_i.port0
q[2] <= dffe_r:reg32[2].dffe_i.port0
q[3] <= dffe_r:reg32[3].dffe_i.port0
q[4] <= dffe_r:reg32[4].dffe_i.port0
q[5] <= dffe_r:reg32[5].dffe_i.port0
q[6] <= dffe_r:reg32[6].dffe_i.port0
q[7] <= dffe_r:reg32[7].dffe_i.port0
q[8] <= dffe_r:reg32[8].dffe_i.port0
q[9] <= dffe_r:reg32[9].dffe_i.port0
q[10] <= dffe_r:reg32[10].dffe_i.port0
q[11] <= dffe_r:reg32[11].dffe_i.port0
q[12] <= dffe_r:reg32[12].dffe_i.port0
q[13] <= dffe_r:reg32[13].dffe_i.port0
q[14] <= dffe_r:reg32[14].dffe_i.port0
q[15] <= dffe_r:reg32[15].dffe_i.port0
q[16] <= dffe_r:reg32[16].dffe_i.port0
q[17] <= dffe_r:reg32[17].dffe_i.port0
q[18] <= dffe_r:reg32[18].dffe_i.port0
q[19] <= dffe_r:reg32[19].dffe_i.port0
q[20] <= dffe_r:reg32[20].dffe_i.port0
q[21] <= dffe_r:reg32[21].dffe_i.port0
q[22] <= dffe_r:reg32[22].dffe_i.port0
q[23] <= dffe_r:reg32[23].dffe_i.port0
q[24] <= dffe_r:reg32[24].dffe_i.port0
q[25] <= dffe_r:reg32[25].dffe_i.port0
q[26] <= dffe_r:reg32[26].dffe_i.port0
q[27] <= dffe_r:reg32[27].dffe_i.port0
q[28] <= dffe_r:reg32[28].dffe_i.port0
q[29] <= dffe_r:reg32[29].dffe_i.port0
q[30] <= dffe_r:reg32[30].dffe_i.port0
q[31] <= dffe_r:reg32[31].dffe_i.port0
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
d[10] => d[10].IN1
d[11] => d[11].IN1
d[12] => d[12].IN1
d[13] => d[13].IN1
d[14] => d[14].IN1
d[15] => d[15].IN1
d[16] => d[16].IN1
d[17] => d[17].IN1
d[18] => d[18].IN1
d[19] => d[19].IN1
d[20] => d[20].IN1
d[21] => d[21].IN1
d[22] => d[22].IN1
d[23] => d[23].IN1
d[24] => d[24].IN1
d[25] => d[25].IN1
d[26] => d[26].IN1
d[27] => d[27].IN1
d[28] => d[28].IN1
d[29] => d[29].IN1
d[30] => d[30].IN1
d[31] => d[31].IN1
clk => clk.IN32
en => en.IN32
clr => clr.IN32


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[0].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[1].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[2].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[3].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[4].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[5].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[6].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[7].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[8].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[9].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[10].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[11].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[12].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[13].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[14].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[15].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[16].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[17].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[18].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[19].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[20].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[21].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[22].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[23].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[24].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[25].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[26].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[27].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[28].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[29].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[30].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|reg_32:pc|dffe_r:reg32[31].dffe_i
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE
d => q~reg0.DATAIN
clk => q~reg0.CLK
en => q~reg0.ENA
clr => q~reg0.ACLR


|skeleton|processor:my_processor|alu:pc_alu
data_operandA[0] => Equal0.IN31
data_operandA[0] => LessThan0.IN32
data_operandA[0] => Add0.IN33
data_operandA[0] => Add1.IN66
data_operandA[0] => inner_result.IN0
data_operandA[0] => inner_result.IN0
data_operandA[0] => ShiftLeft0.IN37
data_operandA[0] => ShiftRight0.IN37
data_operandA[1] => Equal0.IN30
data_operandA[1] => LessThan0.IN31
data_operandA[1] => Add0.IN32
data_operandA[1] => Add1.IN65
data_operandA[1] => inner_result.IN0
data_operandA[1] => inner_result.IN0
data_operandA[1] => ShiftLeft0.IN36
data_operandA[1] => ShiftRight0.IN36
data_operandA[2] => Equal0.IN29
data_operandA[2] => LessThan0.IN30
data_operandA[2] => Add0.IN31
data_operandA[2] => Add1.IN64
data_operandA[2] => inner_result.IN0
data_operandA[2] => inner_result.IN0
data_operandA[2] => ShiftLeft0.IN35
data_operandA[2] => ShiftRight0.IN35
data_operandA[3] => Equal0.IN28
data_operandA[3] => LessThan0.IN29
data_operandA[3] => Add0.IN30
data_operandA[3] => Add1.IN63
data_operandA[3] => inner_result.IN0
data_operandA[3] => inner_result.IN0
data_operandA[3] => ShiftLeft0.IN34
data_operandA[3] => ShiftRight0.IN34
data_operandA[4] => Equal0.IN27
data_operandA[4] => LessThan0.IN28
data_operandA[4] => Add0.IN29
data_operandA[4] => Add1.IN62
data_operandA[4] => inner_result.IN0
data_operandA[4] => inner_result.IN0
data_operandA[4] => ShiftLeft0.IN33
data_operandA[4] => ShiftRight0.IN33
data_operandA[5] => Equal0.IN26
data_operandA[5] => LessThan0.IN27
data_operandA[5] => Add0.IN28
data_operandA[5] => Add1.IN61
data_operandA[5] => inner_result.IN0
data_operandA[5] => inner_result.IN0
data_operandA[5] => ShiftLeft0.IN32
data_operandA[5] => ShiftRight0.IN32
data_operandA[6] => Equal0.IN25
data_operandA[6] => LessThan0.IN26
data_operandA[6] => Add0.IN27
data_operandA[6] => Add1.IN60
data_operandA[6] => inner_result.IN0
data_operandA[6] => inner_result.IN0
data_operandA[6] => ShiftLeft0.IN31
data_operandA[6] => ShiftRight0.IN31
data_operandA[7] => Equal0.IN24
data_operandA[7] => LessThan0.IN25
data_operandA[7] => Add0.IN26
data_operandA[7] => Add1.IN59
data_operandA[7] => inner_result.IN0
data_operandA[7] => inner_result.IN0
data_operandA[7] => ShiftLeft0.IN30
data_operandA[7] => ShiftRight0.IN30
data_operandA[8] => Equal0.IN23
data_operandA[8] => LessThan0.IN24
data_operandA[8] => Add0.IN25
data_operandA[8] => Add1.IN58
data_operandA[8] => inner_result.IN0
data_operandA[8] => inner_result.IN0
data_operandA[8] => ShiftLeft0.IN29
data_operandA[8] => ShiftRight0.IN29
data_operandA[9] => Equal0.IN22
data_operandA[9] => LessThan0.IN23
data_operandA[9] => Add0.IN24
data_operandA[9] => Add1.IN57
data_operandA[9] => inner_result.IN0
data_operandA[9] => inner_result.IN0
data_operandA[9] => ShiftLeft0.IN28
data_operandA[9] => ShiftRight0.IN28
data_operandA[10] => Equal0.IN21
data_operandA[10] => LessThan0.IN22
data_operandA[10] => Add0.IN23
data_operandA[10] => Add1.IN56
data_operandA[10] => inner_result.IN0
data_operandA[10] => inner_result.IN0
data_operandA[10] => ShiftLeft0.IN27
data_operandA[10] => ShiftRight0.IN27
data_operandA[11] => Equal0.IN20
data_operandA[11] => LessThan0.IN21
data_operandA[11] => Add0.IN22
data_operandA[11] => Add1.IN55
data_operandA[11] => inner_result.IN0
data_operandA[11] => inner_result.IN0
data_operandA[11] => ShiftLeft0.IN26
data_operandA[11] => ShiftRight0.IN26
data_operandA[12] => Equal0.IN19
data_operandA[12] => LessThan0.IN20
data_operandA[12] => Add0.IN21
data_operandA[12] => Add1.IN54
data_operandA[12] => inner_result.IN0
data_operandA[12] => inner_result.IN0
data_operandA[12] => ShiftLeft0.IN25
data_operandA[12] => ShiftRight0.IN25
data_operandA[13] => Equal0.IN18
data_operandA[13] => LessThan0.IN19
data_operandA[13] => Add0.IN20
data_operandA[13] => Add1.IN53
data_operandA[13] => inner_result.IN0
data_operandA[13] => inner_result.IN0
data_operandA[13] => ShiftLeft0.IN24
data_operandA[13] => ShiftRight0.IN24
data_operandA[14] => Equal0.IN17
data_operandA[14] => LessThan0.IN18
data_operandA[14] => Add0.IN19
data_operandA[14] => Add1.IN52
data_operandA[14] => inner_result.IN0
data_operandA[14] => inner_result.IN0
data_operandA[14] => ShiftLeft0.IN23
data_operandA[14] => ShiftRight0.IN23
data_operandA[15] => Equal0.IN16
data_operandA[15] => LessThan0.IN17
data_operandA[15] => Add0.IN18
data_operandA[15] => Add1.IN51
data_operandA[15] => inner_result.IN0
data_operandA[15] => inner_result.IN0
data_operandA[15] => ShiftLeft0.IN22
data_operandA[15] => ShiftRight0.IN22
data_operandA[16] => Equal0.IN15
data_operandA[16] => LessThan0.IN16
data_operandA[16] => Add0.IN17
data_operandA[16] => Add1.IN50
data_operandA[16] => inner_result.IN0
data_operandA[16] => inner_result.IN0
data_operandA[16] => ShiftLeft0.IN21
data_operandA[16] => ShiftRight0.IN21
data_operandA[17] => Equal0.IN14
data_operandA[17] => LessThan0.IN15
data_operandA[17] => Add0.IN16
data_operandA[17] => Add1.IN49
data_operandA[17] => inner_result.IN0
data_operandA[17] => inner_result.IN0
data_operandA[17] => ShiftLeft0.IN20
data_operandA[17] => ShiftRight0.IN20
data_operandA[18] => Equal0.IN13
data_operandA[18] => LessThan0.IN14
data_operandA[18] => Add0.IN15
data_operandA[18] => Add1.IN48
data_operandA[18] => inner_result.IN0
data_operandA[18] => inner_result.IN0
data_operandA[18] => ShiftLeft0.IN19
data_operandA[18] => ShiftRight0.IN19
data_operandA[19] => Equal0.IN12
data_operandA[19] => LessThan0.IN13
data_operandA[19] => Add0.IN14
data_operandA[19] => Add1.IN47
data_operandA[19] => inner_result.IN0
data_operandA[19] => inner_result.IN0
data_operandA[19] => ShiftLeft0.IN18
data_operandA[19] => ShiftRight0.IN18
data_operandA[20] => Equal0.IN11
data_operandA[20] => LessThan0.IN12
data_operandA[20] => Add0.IN13
data_operandA[20] => Add1.IN46
data_operandA[20] => inner_result.IN0
data_operandA[20] => inner_result.IN0
data_operandA[20] => ShiftLeft0.IN17
data_operandA[20] => ShiftRight0.IN17
data_operandA[21] => Equal0.IN10
data_operandA[21] => LessThan0.IN11
data_operandA[21] => Add0.IN12
data_operandA[21] => Add1.IN45
data_operandA[21] => inner_result.IN0
data_operandA[21] => inner_result.IN0
data_operandA[21] => ShiftLeft0.IN16
data_operandA[21] => ShiftRight0.IN16
data_operandA[22] => Equal0.IN9
data_operandA[22] => LessThan0.IN10
data_operandA[22] => Add0.IN11
data_operandA[22] => Add1.IN44
data_operandA[22] => inner_result.IN0
data_operandA[22] => inner_result.IN0
data_operandA[22] => ShiftLeft0.IN15
data_operandA[22] => ShiftRight0.IN15
data_operandA[23] => Equal0.IN8
data_operandA[23] => LessThan0.IN9
data_operandA[23] => Add0.IN10
data_operandA[23] => Add1.IN43
data_operandA[23] => inner_result.IN0
data_operandA[23] => inner_result.IN0
data_operandA[23] => ShiftLeft0.IN14
data_operandA[23] => ShiftRight0.IN14
data_operandA[24] => Equal0.IN7
data_operandA[24] => LessThan0.IN8
data_operandA[24] => Add0.IN9
data_operandA[24] => Add1.IN42
data_operandA[24] => inner_result.IN0
data_operandA[24] => inner_result.IN0
data_operandA[24] => ShiftLeft0.IN13
data_operandA[24] => ShiftRight0.IN13
data_operandA[25] => Equal0.IN6
data_operandA[25] => LessThan0.IN7
data_operandA[25] => Add0.IN8
data_operandA[25] => Add1.IN41
data_operandA[25] => inner_result.IN0
data_operandA[25] => inner_result.IN0
data_operandA[25] => ShiftLeft0.IN12
data_operandA[25] => ShiftRight0.IN12
data_operandA[26] => Equal0.IN5
data_operandA[26] => LessThan0.IN6
data_operandA[26] => Add0.IN7
data_operandA[26] => Add1.IN40
data_operandA[26] => inner_result.IN0
data_operandA[26] => inner_result.IN0
data_operandA[26] => ShiftLeft0.IN11
data_operandA[26] => ShiftRight0.IN11
data_operandA[27] => Equal0.IN4
data_operandA[27] => LessThan0.IN5
data_operandA[27] => Add0.IN6
data_operandA[27] => Add1.IN39
data_operandA[27] => inner_result.IN0
data_operandA[27] => inner_result.IN0
data_operandA[27] => ShiftLeft0.IN10
data_operandA[27] => ShiftRight0.IN10
data_operandA[28] => Equal0.IN3
data_operandA[28] => LessThan0.IN4
data_operandA[28] => Add0.IN5
data_operandA[28] => Add1.IN38
data_operandA[28] => inner_result.IN0
data_operandA[28] => inner_result.IN0
data_operandA[28] => ShiftLeft0.IN9
data_operandA[28] => ShiftRight0.IN9
data_operandA[29] => Equal0.IN2
data_operandA[29] => LessThan0.IN3
data_operandA[29] => Add0.IN4
data_operandA[29] => Add1.IN37
data_operandA[29] => inner_result.IN0
data_operandA[29] => inner_result.IN0
data_operandA[29] => ShiftLeft0.IN8
data_operandA[29] => ShiftRight0.IN8
data_operandA[30] => Equal0.IN1
data_operandA[30] => LessThan0.IN2
data_operandA[30] => Add0.IN3
data_operandA[30] => Add1.IN36
data_operandA[30] => inner_result.IN0
data_operandA[30] => inner_result.IN0
data_operandA[30] => ShiftLeft0.IN7
data_operandA[30] => ShiftRight0.IN7
data_operandA[31] => Equal0.IN0
data_operandA[31] => LessThan0.IN1
data_operandA[31] => Add0.IN1
data_operandA[31] => Add0.IN2
data_operandA[31] => Add1.IN34
data_operandA[31] => Add1.IN35
data_operandA[31] => inner_result.IN0
data_operandA[31] => inner_result.IN0
data_operandA[31] => ShiftLeft0.IN6
data_operandA[31] => ShiftRight0.IN5
data_operandA[31] => ShiftRight0.IN6
data_operandB[0] => Equal0.IN63
data_operandB[0] => LessThan0.IN64
data_operandB[0] => Add0.IN66
data_operandB[0] => inner_result.IN1
data_operandB[0] => inner_result.IN1
data_operandB[0] => Add1.IN33
data_operandB[1] => Equal0.IN62
data_operandB[1] => LessThan0.IN63
data_operandB[1] => Add0.IN65
data_operandB[1] => inner_result.IN1
data_operandB[1] => inner_result.IN1
data_operandB[1] => Add1.IN32
data_operandB[2] => Equal0.IN61
data_operandB[2] => LessThan0.IN62
data_operandB[2] => Add0.IN64
data_operandB[2] => inner_result.IN1
data_operandB[2] => inner_result.IN1
data_operandB[2] => Add1.IN31
data_operandB[3] => Equal0.IN60
data_operandB[3] => LessThan0.IN61
data_operandB[3] => Add0.IN63
data_operandB[3] => inner_result.IN1
data_operandB[3] => inner_result.IN1
data_operandB[3] => Add1.IN30
data_operandB[4] => Equal0.IN59
data_operandB[4] => LessThan0.IN60
data_operandB[4] => Add0.IN62
data_operandB[4] => inner_result.IN1
data_operandB[4] => inner_result.IN1
data_operandB[4] => Add1.IN29
data_operandB[5] => Equal0.IN58
data_operandB[5] => LessThan0.IN59
data_operandB[5] => Add0.IN61
data_operandB[5] => inner_result.IN1
data_operandB[5] => inner_result.IN1
data_operandB[5] => Add1.IN28
data_operandB[6] => Equal0.IN57
data_operandB[6] => LessThan0.IN58
data_operandB[6] => Add0.IN60
data_operandB[6] => inner_result.IN1
data_operandB[6] => inner_result.IN1
data_operandB[6] => Add1.IN27
data_operandB[7] => Equal0.IN56
data_operandB[7] => LessThan0.IN57
data_operandB[7] => Add0.IN59
data_operandB[7] => inner_result.IN1
data_operandB[7] => inner_result.IN1
data_operandB[7] => Add1.IN26
data_operandB[8] => Equal0.IN55
data_operandB[8] => LessThan0.IN56
data_operandB[8] => Add0.IN58
data_operandB[8] => inner_result.IN1
data_operandB[8] => inner_result.IN1
data_operandB[8] => Add1.IN25
data_operandB[9] => Equal0.IN54
data_operandB[9] => LessThan0.IN55
data_operandB[9] => Add0.IN57
data_operandB[9] => inner_result.IN1
data_operandB[9] => inner_result.IN1
data_operandB[9] => Add1.IN24
data_operandB[10] => Equal0.IN53
data_operandB[10] => LessThan0.IN54
data_operandB[10] => Add0.IN56
data_operandB[10] => inner_result.IN1
data_operandB[10] => inner_result.IN1
data_operandB[10] => Add1.IN23
data_operandB[11] => Equal0.IN52
data_operandB[11] => LessThan0.IN53
data_operandB[11] => Add0.IN55
data_operandB[11] => inner_result.IN1
data_operandB[11] => inner_result.IN1
data_operandB[11] => Add1.IN22
data_operandB[12] => Equal0.IN51
data_operandB[12] => LessThan0.IN52
data_operandB[12] => Add0.IN54
data_operandB[12] => inner_result.IN1
data_operandB[12] => inner_result.IN1
data_operandB[12] => Add1.IN21
data_operandB[13] => Equal0.IN50
data_operandB[13] => LessThan0.IN51
data_operandB[13] => Add0.IN53
data_operandB[13] => inner_result.IN1
data_operandB[13] => inner_result.IN1
data_operandB[13] => Add1.IN20
data_operandB[14] => Equal0.IN49
data_operandB[14] => LessThan0.IN50
data_operandB[14] => Add0.IN52
data_operandB[14] => inner_result.IN1
data_operandB[14] => inner_result.IN1
data_operandB[14] => Add1.IN19
data_operandB[15] => Equal0.IN48
data_operandB[15] => LessThan0.IN49
data_operandB[15] => Add0.IN51
data_operandB[15] => inner_result.IN1
data_operandB[15] => inner_result.IN1
data_operandB[15] => Add1.IN18
data_operandB[16] => Equal0.IN47
data_operandB[16] => LessThan0.IN48
data_operandB[16] => Add0.IN50
data_operandB[16] => inner_result.IN1
data_operandB[16] => inner_result.IN1
data_operandB[16] => Add1.IN17
data_operandB[17] => Equal0.IN46
data_operandB[17] => LessThan0.IN47
data_operandB[17] => Add0.IN49
data_operandB[17] => inner_result.IN1
data_operandB[17] => inner_result.IN1
data_operandB[17] => Add1.IN16
data_operandB[18] => Equal0.IN45
data_operandB[18] => LessThan0.IN46
data_operandB[18] => Add0.IN48
data_operandB[18] => inner_result.IN1
data_operandB[18] => inner_result.IN1
data_operandB[18] => Add1.IN15
data_operandB[19] => Equal0.IN44
data_operandB[19] => LessThan0.IN45
data_operandB[19] => Add0.IN47
data_operandB[19] => inner_result.IN1
data_operandB[19] => inner_result.IN1
data_operandB[19] => Add1.IN14
data_operandB[20] => Equal0.IN43
data_operandB[20] => LessThan0.IN44
data_operandB[20] => Add0.IN46
data_operandB[20] => inner_result.IN1
data_operandB[20] => inner_result.IN1
data_operandB[20] => Add1.IN13
data_operandB[21] => Equal0.IN42
data_operandB[21] => LessThan0.IN43
data_operandB[21] => Add0.IN45
data_operandB[21] => inner_result.IN1
data_operandB[21] => inner_result.IN1
data_operandB[21] => Add1.IN12
data_operandB[22] => Equal0.IN41
data_operandB[22] => LessThan0.IN42
data_operandB[22] => Add0.IN44
data_operandB[22] => inner_result.IN1
data_operandB[22] => inner_result.IN1
data_operandB[22] => Add1.IN11
data_operandB[23] => Equal0.IN40
data_operandB[23] => LessThan0.IN41
data_operandB[23] => Add0.IN43
data_operandB[23] => inner_result.IN1
data_operandB[23] => inner_result.IN1
data_operandB[23] => Add1.IN10
data_operandB[24] => Equal0.IN39
data_operandB[24] => LessThan0.IN40
data_operandB[24] => Add0.IN42
data_operandB[24] => inner_result.IN1
data_operandB[24] => inner_result.IN1
data_operandB[24] => Add1.IN9
data_operandB[25] => Equal0.IN38
data_operandB[25] => LessThan0.IN39
data_operandB[25] => Add0.IN41
data_operandB[25] => inner_result.IN1
data_operandB[25] => inner_result.IN1
data_operandB[25] => Add1.IN8
data_operandB[26] => Equal0.IN37
data_operandB[26] => LessThan0.IN38
data_operandB[26] => Add0.IN40
data_operandB[26] => inner_result.IN1
data_operandB[26] => inner_result.IN1
data_operandB[26] => Add1.IN7
data_operandB[27] => Equal0.IN36
data_operandB[27] => LessThan0.IN37
data_operandB[27] => Add0.IN39
data_operandB[27] => inner_result.IN1
data_operandB[27] => inner_result.IN1
data_operandB[27] => Add1.IN6
data_operandB[28] => Equal0.IN35
data_operandB[28] => LessThan0.IN36
data_operandB[28] => Add0.IN38
data_operandB[28] => inner_result.IN1
data_operandB[28] => inner_result.IN1
data_operandB[28] => Add1.IN5
data_operandB[29] => Equal0.IN34
data_operandB[29] => LessThan0.IN35
data_operandB[29] => Add0.IN37
data_operandB[29] => inner_result.IN1
data_operandB[29] => inner_result.IN1
data_operandB[29] => Add1.IN4
data_operandB[30] => Equal0.IN33
data_operandB[30] => LessThan0.IN34
data_operandB[30] => Add0.IN36
data_operandB[30] => inner_result.IN1
data_operandB[30] => inner_result.IN1
data_operandB[30] => Add1.IN3
data_operandB[31] => Equal0.IN32
data_operandB[31] => LessThan0.IN33
data_operandB[31] => Add0.IN34
data_operandB[31] => Add0.IN35
data_operandB[31] => inner_result.IN1
data_operandB[31] => inner_result.IN1
data_operandB[31] => Add1.IN1
data_operandB[31] => Add1.IN2
ctrl_ALUopcode[0] => Decoder0.IN4
ctrl_ALUopcode[1] => Decoder0.IN3
ctrl_ALUopcode[2] => Decoder0.IN2
ctrl_ALUopcode[3] => Decoder0.IN1
ctrl_ALUopcode[4] => Decoder0.IN0
ctrl_shiftamt[0] => ShiftLeft0.IN5
ctrl_shiftamt[0] => ShiftRight0.IN4
ctrl_shiftamt[1] => ShiftLeft0.IN4
ctrl_shiftamt[1] => ShiftRight0.IN3
ctrl_shiftamt[2] => ShiftLeft0.IN3
ctrl_shiftamt[2] => ShiftRight0.IN2
ctrl_shiftamt[3] => ShiftLeft0.IN2
ctrl_shiftamt[3] => ShiftRight0.IN1
ctrl_shiftamt[4] => ShiftLeft0.IN1
ctrl_shiftamt[4] => ShiftRight0.IN0
data_result[0] <= Selector31.DB_MAX_OUTPUT_PORT_TYPE
data_result[1] <= Selector30.DB_MAX_OUTPUT_PORT_TYPE
data_result[2] <= Selector29.DB_MAX_OUTPUT_PORT_TYPE
data_result[3] <= Selector28.DB_MAX_OUTPUT_PORT_TYPE
data_result[4] <= Selector27.DB_MAX_OUTPUT_PORT_TYPE
data_result[5] <= Selector26.DB_MAX_OUTPUT_PORT_TYPE
data_result[6] <= Selector25.DB_MAX_OUTPUT_PORT_TYPE
data_result[7] <= Selector24.DB_MAX_OUTPUT_PORT_TYPE
data_result[8] <= Selector23.DB_MAX_OUTPUT_PORT_TYPE
data_result[9] <= Selector22.DB_MAX_OUTPUT_PORT_TYPE
data_result[10] <= Selector21.DB_MAX_OUTPUT_PORT_TYPE
data_result[11] <= Selector20.DB_MAX_OUTPUT_PORT_TYPE
data_result[12] <= Selector19.DB_MAX_OUTPUT_PORT_TYPE
data_result[13] <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
data_result[14] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
data_result[15] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
data_result[16] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
data_result[17] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
data_result[18] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
data_result[19] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
data_result[20] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
data_result[21] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
data_result[22] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
data_result[23] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
data_result[24] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
data_result[25] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
data_result[26] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
data_result[27] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
data_result[28] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
data_result[29] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
data_result[30] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
data_result[31] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
isNotEqual <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
isLessThan <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE


