#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Thu Dec  5 15:37:37 2019
# Process ID: 15748
# Current directory: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1
# Command line: vivado -log labkit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source labkit.tcl
# Log file: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/labkit.vds
# Journal file: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source labkit.tcl -notrace
Command: synth_design -top labkit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15767 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1806.785 ; gain = 153.527 ; free physical = 1493 ; free virtual = 9914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'labkit' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:14]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_65' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/clk_wizard_65.sv:66]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32872]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32872]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39829]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.375000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 15.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39829]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_65' (4#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/clk_wizard_65.sv:66]
INFO: [Synth 8-6157] synthesizing module 'display_8hex' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:282]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_8hex' (5#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:282]
INFO: [Synth 8-6157] synthesizing module 'xvga' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:380]
	Parameter DISPLAY_WIDTH bound to: 1024 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 768 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter H_SYNC_PULSE bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
	Parameter V_SYNC_PULSE bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xvga' (6#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:380]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:255]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (7#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:255]
INFO: [Synth 8-6157] synthesizing module 'FPGuitAr_Hero' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:29]
INFO: [Synth 8-6157] synthesizing module 'audio_gen' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:25]
	Parameter SAMPLE_COUNT bound to: 677 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'play_notes' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:86]
INFO: [Synth 8-6157] synthesizing module 'sine_generator' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 4921316 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sine_lut' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:373]
INFO: [Synth 8-6155] done synthesizing module 'sine_lut' (8#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:373]
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized0' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 5213911 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized0' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized1' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 5524401 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized1' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized2' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 5852787 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized2' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized3' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 6200859 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized3' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized4' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 6569510 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized4' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized5' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 6959636 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized5' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized6' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 7373921 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized6' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized7' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 7812366 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized7' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized8' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 8276759 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized8' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized9' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 8768891 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized9' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized10' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 9290551 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized10' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized11' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 9842633 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized11' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized12' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 10427822 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized12' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized13' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 11047908 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized13' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized14' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 11704680 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized14' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized15' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 12400823 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized15' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized16' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 13138126 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized16' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized17' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 13919273 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized17' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized18' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 14746949 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized18' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized19' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 15623838 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized19' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized20' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 16553519 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized20' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized21' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 17537783 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized21' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized22' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 18580207 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized22' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized23' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 19685266 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized23' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized24' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 20855645 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized24' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized25' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 22095817 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized25' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized26' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 23410256 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized26' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized27' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 24801646 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized27' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized28' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 26276252 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized28' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized29' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 27839441 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized29' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized30' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 29494793 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized30' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized31' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 31248571 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized31' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized32' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 33106144 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized32' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized33' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 35075566 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized33' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized34' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 37160414 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized34' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized35' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 39370533 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized35' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized36' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 41711290 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized36' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized37' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 44191634 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized37' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized38' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 46819617 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized38' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized39' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 49604187 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized39' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized40' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 52553398 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized40' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized41' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 55677987 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized41' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized42' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 58988691 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized42' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized43' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 62497142 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized43' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized44' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 66213184 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized44' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized45' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 70150237 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized45' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized46' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 74321724 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized46' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized47' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 78741067 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized47' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized48' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 83423476 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized48' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized49' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 88384163 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized49' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized50' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 93639234 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized50' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized51' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 99207481 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized51' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized52' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 105106797 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized52' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized53' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 111356869 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized53' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized54' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 117978277 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized54' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized55' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 124993390 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized55' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized56' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 132426368 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized56' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized57' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 140300475 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized57' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized58' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 148643449 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized58' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized59' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 157482134 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized59' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6155] done synthesizing module 'play_notes' (10#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:86]
INFO: [Synth 8-6157] synthesizing module 'volume_control' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'volume_control' (11#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:329]
INFO: [Synth 8-6157] synthesizing module 'pwm' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:336]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (12#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:336]
WARNING: [Synth 8-3848] Net sampled_adc_data in module/entity audio_gen does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'audio_gen' (13#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:25]
INFO: [Synth 8-6157] synthesizing module 'blob' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:148]
INFO: [Synth 8-6155] done synthesizing module 'blob' (14#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:148]
INFO: [Synth 8-6157] synthesizing module 'hex_to_decimal' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/hex_to_decimal.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_decimal' (15#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/hex_to_decimal.sv:23]
INFO: [Synth 8-6157] synthesizing module 'picture_blob_digit' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:28]
INFO: [Synth 8-6157] synthesizing module 'image_rom' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15748-eecs-digital-207/realtime/image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_rom' (16#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15748-eecs-digital-207/realtime/image_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'image_rom_map' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15748-eecs-digital-207/realtime/image_rom_map_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_rom_map' (17#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15748-eecs-digital-207/realtime/image_rom_map_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'picture_blob_digit' (18#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:28]
INFO: [Synth 8-6157] synthesizing module 'picture_blob_alph' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:72]
INFO: [Synth 8-6157] synthesizing module 'alph_image_rom' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15748-eecs-digital-207/realtime/alph_image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'alph_image_rom' (19#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15748-eecs-digital-207/realtime/alph_image_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (13) of module 'alph_image_rom' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
INFO: [Synth 8-6157] synthesizing module 'alph_map_red_rom' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15748-eecs-digital-207/realtime/alph_map_red_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'alph_map_red_rom' (20#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15748-eecs-digital-207/realtime/alph_map_red_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (13) of module 'alph_map_red_rom' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:98]
INFO: [Synth 8-6155] done synthesizing module 'picture_blob_alph' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:72]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:116]
INFO: [Synth 8-6157] synthesizing module 'beat_generator' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/beat_generator.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'beat_generator' (22#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/beat_generator.sv:23]
INFO: [Synth 8-6157] synthesizing module 'music_lookup' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/music_lookup.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/music_lookup.sv:28]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/music_lookup.sv:160]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/music_lookup.sv:292]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/music_lookup.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'music_lookup' (23#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/music_lookup.sv:24]
INFO: [Synth 8-6157] synthesizing module 'note_generator' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/note_generator.sv:23]
	Parameter note_width bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'note_blob' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:174]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:184]
WARNING: [Synth 8-87] always_comb on 'pixel_out_reg' did not result in combinational logic [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:188]
INFO: [Synth 8-6155] done synthesizing module 'note_blob' (24#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:174]
INFO: [Synth 8-6157] synthesizing module 'note_positions' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/note_positions.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/note_positions.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'note_positions' (25#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/note_positions.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'note_generator' (26#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/note_generator.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:359]
WARNING: [Synth 8-6014] Unused sequential element dig1x_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:206]
WARNING: [Synth 8-6014] Unused sequential element dig10x_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:206]
WARNING: [Synth 8-6014] Unused sequential element dig100x_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:206]
WARNING: [Synth 8-6014] Unused sequential element dig1y_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:207]
WARNING: [Synth 8-6014] Unused sequential element dig10y_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:207]
WARNING: [Synth 8-6014] Unused sequential element dig100y_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:207]
WARNING: [Synth 8-6014] Unused sequential element num1_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:208]
WARNING: [Synth 8-6014] Unused sequential element num10_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:208]
WARNING: [Synth 8-6014] Unused sequential element num100_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:208]
WARNING: [Synth 8-87] always_comb on 'alph_width_reg' did not result in combinational logic [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:100]
WARNING: [Synth 8-87] always_comb on 'alph_height_reg' did not result in combinational logic [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:100]
WARNING: [Synth 8-3848] Net dig1 in module/entity FPGuitAr_Hero does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:83]
WARNING: [Synth 8-3848] Net dig10 in module/entity FPGuitAr_Hero does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:83]
WARNING: [Synth 8-3848] Net dig100 in module/entity FPGuitAr_Hero does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:83]
WARNING: [Synth 8-3848] Net led in module/entity FPGuitAr_Hero does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:54]
WARNING: [Synth 8-3848] Net l12 in module/entity FPGuitAr_Hero does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:96]
WARNING: [Synth 8-3848] Net lx12 in module/entity FPGuitAr_Hero does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:97]
WARNING: [Synth 8-3848] Net ly12 in module/entity FPGuitAr_Hero does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:98]
INFO: [Synth 8-6155] done synthesizing module 'FPGuitAr_Hero' (27#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:29]
WARNING: [Synth 8-3848] Net jbclk in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:20]
WARNING: [Synth 8-3848] Net x_A in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:77]
WARNING: [Synth 8-3848] Net y_A in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:77]
WARNING: [Synth 8-3848] Net x_B in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:78]
WARNING: [Synth 8-3848] Net y_B in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:78]
WARNING: [Synth 8-3848] Net x_C in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:79]
WARNING: [Synth 8-3848] Net y_C in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:79]
WARNING: [Synth 8-3848] Net x_D in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:80]
WARNING: [Synth 8-3848] Net y_D in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:80]
WARNING: [Synth 8-3848] Net is_A in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:81]
WARNING: [Synth 8-3848] Net is_B in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:81]
WARNING: [Synth 8-3848] Net is_C in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:81]
WARNING: [Synth 8-3848] Net is_D in module/entity labkit does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:81]
INFO: [Synth 8-6155] done synthesizing module 'labkit' (28#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:14]
WARNING: [Synth 8-3917] design labkit has port dp driven by constant 1
WARNING: [Synth 8-3331] design note_blob has unconnected port pixel_clk_in
WARNING: [Synth 8-3331] design blob has unconnected port pixel_clk_in
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[7]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[6]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[5]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[4]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[3]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[2]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[1]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[15]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[14]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[13]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[12]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[11]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[10]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[9]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[8]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[7]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[6]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[5]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[4]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port led[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port pspeed_in[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port pspeed_in[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port pspeed_in[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port pspeed_in[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_A[8]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_A[7]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_A[6]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_A[5]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_A[4]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_A[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_A[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_A[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_A[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_A[8]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_A[7]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_A[6]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_A[5]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_A[4]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_A[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_A[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_A[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_A[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_B[8]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_B[7]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_B[6]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_B[5]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_B[4]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_B[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_B[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_B[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_B[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[8]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[7]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[6]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[5]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[4]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_C[8]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_C[7]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_C[6]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_C[5]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_C[4]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_C[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_C[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_C[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_C[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[8]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[7]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[6]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[5]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[4]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_D[8]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_D[7]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_D[6]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_D[5]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_D[4]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_D[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_D[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_D[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port x_D[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[8]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[7]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[6]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[5]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[4]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1896.508 ; gain = 243.250 ; free physical = 1465 ; free virtual = 9889
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.316 ; gain = 261.059 ; free physical = 1479 ; free virtual = 9903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1914.316 ; gain = 261.059 ; free physical = 1479 ; free virtual = 9903
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/d1000/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/d1000/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/d1000/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/d1000/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a0/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a0/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a1/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a1/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a2/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a2/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a3/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a3/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a4/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a4/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a5/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a5/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a6/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a6/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a7/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a7/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a8/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a8/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a9/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a9/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a10/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a10/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a11/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a11/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a12/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a12/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a0/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a0/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a1/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a1/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a2/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a2/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a3/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a3/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a4/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a4/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a5/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a5/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a6/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a6/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a7/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a7/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a8/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a8/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a9/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a9/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a10/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a10/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a11/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a11/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a12/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a12/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc]
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/labkit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/labkit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2102.941 ; gain = 0.000 ; free physical = 1350 ; free virtual = 9774
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2102.941 ; gain = 0.000 ; free physical = 1350 ; free virtual = 9774
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a0/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a0/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a1/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a1/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a10/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a10/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a11/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a11/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a12/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a12/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a2/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a2/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a3/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a3/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a4/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a4/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a5/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a5/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a6/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a6/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a7/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a7/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a8/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a8/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a9/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a9/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/d1000/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/d1000/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2102.941 ; gain = 449.684 ; free physical = 1458 ; free virtual = 9882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2102.941 ; gain = 449.684 ; free physical = 1458 ; free virtual = 9882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for pg/d1000/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/d1000/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a0/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a1/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a2/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a3/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a4/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a5/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a6/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a7/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a8/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a9/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a10/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a11/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a12/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a0/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a1/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a2/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a3/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a4/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a5/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a6/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a7/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a8/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a9/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a10/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a11/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a12/rcm. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2102.941 ; gain = 449.684 ; free physical = 1456 ; free virtual = 9881
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hex_to_decimal'
INFO: [Synth 8-5546] ROM "music_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "music_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'hand3_y_reg[9:0]' into 'hand2_y_reg[9:0]' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:132]
INFO: [Synth 8-4471] merging register 'hand4_y_reg[9:0]' into 'hand2_y_reg[9:0]' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:133]
INFO: [Synth 8-4471] merging register 'ly9_reg[9:0]' into 'ly8_reg[9:0]' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:109]
INFO: [Synth 8-4471] merging register 'ly10_reg[9:0]' into 'ly8_reg[9:0]' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:110]
INFO: [Synth 8-4471] merging register 'ly11_reg[9:0]' into 'ly8_reg[9:0]' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:111]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:480]
INFO: [Synth 8-802] inferred FSM for state register 'game_state_reg' in module 'FPGuitAr_Hero'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               01 |                             0000
                  iSTATE |                               10 |                             0001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'hex_to_decimal'
WARNING: [Synth 8-327] inferring latch for variable 'pixel_out_reg' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:188]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                           000001 |                             0001
                 iSTATE2 |                           000010 |                             0010
                 iSTATE3 |                           000100 |                             0011
                 iSTATE4 |                           001000 |                             0100
                 iSTATE0 |                           010000 |                             0101
*
                  iSTATE |                           100000 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'game_state_reg' using encoding 'one-hot' in module 'FPGuitAr_Hero'
WARNING: [Synth 8-327] inferring latch for variable 'alph_width_reg' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:100]
WARNING: [Synth 8-327] inferring latch for variable 'alph_height_reg' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:100]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2102.941 ; gain = 449.684 ; free physical = 1440 ; free virtual = 9867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |clk_wiz_65__GC0    |           1|         3|
|2     |FPGuitAr_Hero__GB0 |           1|     20757|
|3     |audio_gen          |           1|     11797|
|4     |FPGuitAr_Hero__GB2 |           1|     24500|
|5     |labkit__GC0        |           1|      1814|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 26    
	   2 Input     21 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 4     
	  62 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	  61 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 51    
	   3 Input     11 Bit       Adders := 179   
	   2 Input     11 Bit       Adders := 55    
	   2 Input     10 Bit       Adders := 216   
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               61 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 51    
	               11 Bit    Registers := 50    
	               10 Bit    Registers := 60    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 125   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 33    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---ROMs : 
	                              ROMs := 61    
+---Muxes : 
	   2 Input     61 Bit        Muxes := 3     
	   5 Input     61 Bit        Muxes := 1     
	 128 Input     36 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 1     
	   4 Input     36 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 4     
	   5 Input     21 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   5 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 184   
	   5 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 60    
	   5 Input     10 Bit        Muxes := 13    
	   6 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 7     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 67    
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 7     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 114   
	   3 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 33    
	  62 Input      1 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module labkit 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
Module sine_lut 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module play_notes 
Detailed RTL Component Info : 
+---Adders : 
	  61 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 61    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 61    
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module audio_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module blob__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module hex_to_decimal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
Module picture_blob_digit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module blob__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module blob__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module blob__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module blob 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module note_blob__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_blob 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module note_positions 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	  62 Input      1 Bit        Muxes := 1     
Module note_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 32    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 34    
	               11 Bit    Registers := 32    
	               10 Bit    Registers := 32    
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 33    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 32    
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
	   4 Input      1 Bit        Muxes := 4     
	  32 Input      1 Bit        Muxes := 32    
Module music_lookup 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	 128 Input     36 Bit        Muxes := 4     
	   2 Input     36 Bit        Muxes := 1     
	   4 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module beat_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FPGuitAr_Hero 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
	  62 Input     17 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               61 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 26    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 12    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     61 Bit        Muxes := 3     
	   5 Input     61 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 4     
	   5 Input     21 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 28    
	   5 Input     10 Bit        Muxes := 13    
	   6 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 7     
	   4 Input     10 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 7     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 45    
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 8     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module xvga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module debounce__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module debounce__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP image_addr_reg, operation Mode is: C+A*(B:0x2d4).
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr1 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3917] design labkit has port dp driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_17/\myrec/tonet87/phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_11/\myrec/tonet73/phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_13/\myrec/tonet77/phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_121/\myrec/tonet55/phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_1/\myrec/tonet1760/phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_113/\myrec/tonet1396/phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_115/\myrec/tonet1479/phase_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_103/\myrec/tonet1046/phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_99/\myrec/tonet932/phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_95/\myrec/tonet830/phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_89/\myrec/tonet698/phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_91/\myrec/tonet739/phase_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_83/\myrec/tonet587/phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_77/\myrec/tonet493/phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_75/\myrec/tonet466/phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_71/\myrec/tonet415/phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_69/\myrec/tonet392/phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_67/\myrec/tonet369/phase_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_59/\myrec/tonet293/phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_57/\myrec/tonet277/phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_55/\myrec/tonet261/phase_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_49/\myrec/tonet220/phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_41/\myrec/tonet174/phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_35/\myrec/tonet146/phase_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_29/\myrec/tonet123/phase_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_31/\myrec/tonet130/phase_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/audio1 /i_27/\myrec/tonet116/phase_reg[0] )
INFO: [Synth 8-3886] merging instance 'pgi_2/l0_reg[0]' (FDSE) to 'pgi_2/l0_reg[2]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l0_reg[1]' (FDRE) to 'pgi_2/l0_reg[4]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l0_reg[3]' (FDRE) to 'pgi_2/l0_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l0_reg[5] )
INFO: [Synth 8-3886] merging instance 'pgi_2/l5_reg[0]' (FDSE) to 'pgi_2/l5_reg[1]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l5_reg[1]' (FDSE) to 'pgi_2/l5_reg[4]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l5_reg[2]' (FDRE) to 'pgi_2/l5_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l5_reg[5] )
INFO: [Synth 8-3886] merging instance 'pgi_2/l6_reg[0]' (FDRE) to 'pgi_2/l6_reg[1]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l6_reg[1]' (FDRE) to 'pgi_2/l6_reg[3]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l6_reg[3]' (FDRE) to 'pgi_2/l6_reg[4]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l6_reg[4]' (FDRE) to 'pgi_2/l6_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l6_reg[5] )
INFO: [Synth 8-3886] merging instance 'pgi_2/l4_reg[3]' (FDE) to 'pgi_2/l3_reg[4]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l1_reg[1]' (FDE) to 'pgi_2/l1_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\l1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\l2_reg[2] )
INFO: [Synth 8-3886] merging instance 'pgi_2/l2_reg[4]' (FDRE) to 'pgi_2/l2_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l2_reg[5] )
INFO: [Synth 8-3886] merging instance 'pgi_2/l3_reg[0]' (FDE) to 'pgi_2/l3_reg[3]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l7_reg[2]' (FDRE) to 'pgi_2/l7_reg[3]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l7_reg[3]' (FDRE) to 'pgi_2/l7_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\l7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l7_reg[5] )
INFO: [Synth 8-3886] merging instance 'pgi_2/l11_reg[0]' (FDRE) to 'pgi_2/l9_reg[0]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l11_reg[1]' (FDSE) to 'pgi_2/l11_reg[3]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l11_reg[2]' (FDSE) to 'pgi_2/l9_reg[2]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l11_reg[4]' (FDRE) to 'pgi_2/l9_reg[0]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l11_reg[5]' (FDRE) to 'pgi_2/l9_reg[0]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l9_reg[0]' (FDRE) to 'pgi_2/l9_reg[4]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l9_reg[1]' (FDRE) to 'pgi_2/l9_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\l9_reg[2] )
INFO: [Synth 8-3886] merging instance 'pgi_2/l9_reg[4]' (FDRE) to 'pgi_2/l9_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l9_reg[5] )
INFO: [Synth 8-3886] merging instance 'pgi_2/l8_reg[0]' (FDSE) to 'pgi_2/l8_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\l8_reg[1] )
INFO: [Synth 8-3886] merging instance 'pgi_2/l8_reg[3]' (FDRE) to 'pgi_2/l8_reg[4]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l8_reg[4]' (FDRE) to 'pgi_2/l8_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l8_reg[5] )
INFO: [Synth 8-3886] merging instance 'pgi_2/l10_reg[0]' (FDSE) to 'pgi_2/l10_reg[4]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l10_reg[1]' (FDRE) to 'pgi_2/l10_reg[2]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l10_reg[2]' (FDRE) to 'pgi_2/l10_reg[3]'
INFO: [Synth 8-3886] merging instance 'pgi_2/l10_reg[3]' (FDRE) to 'pgi_2/l10_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\l10_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l10_reg[5] )
INFO: [Synth 8-3886] merging instance 'pgi_2/a0/digit_selector_reg[0]' (FDE) to 'pgi_2/a0/digit_selector_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a0/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a0/\digit_selector_reg[10] )
INFO: [Synth 8-3886] merging instance 'pgi_2/a5/digit_selector_reg[0]' (FDE) to 'pgi_2/a5/digit_selector_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a5/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a5/\digit_selector_reg[10] )
INFO: [Synth 8-3886] merging instance 'pgi_2/a6/digit_selector_reg[0]' (FDE) to 'pgi_2/a6/digit_selector_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a6/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a6/\digit_selector_reg[10] )
INFO: [Synth 8-3886] merging instance 'pgi_2/a4/digit_selector_reg[0]' (FDE) to 'pgi_2/a4/digit_selector_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a4/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a4/\digit_selector_reg[10] )
INFO: [Synth 8-3886] merging instance 'pgi_2/a1/digit_selector_reg[0]' (FDE) to 'pgi_2/a1/digit_selector_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a1/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a1/\digit_selector_reg[10] )
INFO: [Synth 8-3886] merging instance 'pgi_2/a2/digit_selector_reg[0]' (FDE) to 'pgi_2/a2/digit_selector_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a2/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a2/\digit_selector_reg[10] )
INFO: [Synth 8-3886] merging instance 'pgi_2/a3/digit_selector_reg[0]' (FDE) to 'pgi_2/a3/digit_selector_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a3/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a3/\digit_selector_reg[10] )
INFO: [Synth 8-3886] merging instance 'pgi_2/a7/digit_selector_reg[0]' (FDE) to 'pgi_2/a7/digit_selector_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a7/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a7/\digit_selector_reg[10] )
INFO: [Synth 8-3886] merging instance 'pgi_2/a11/digit_selector_reg[0]' (FDE) to 'pgi_2/a11/digit_selector_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a11/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a11/\digit_selector_reg[10] )
INFO: [Synth 8-3886] merging instance 'pgi_2/a9/digit_selector_reg[0]' (FDE) to 'pgi_2/a9/digit_selector_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a9/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a9/\digit_selector_reg[10] )
INFO: [Synth 8-3886] merging instance 'pgi_2/a8/digit_selector_reg[0]' (FDE) to 'pgi_2/a8/digit_selector_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a8/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a8/\digit_selector_reg[10] )
INFO: [Synth 8-3886] merging instance 'pgi_2/a10/digit_selector_reg[0]' (FDE) to 'pgi_2/a10/digit_selector_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a10/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a10/\digit_selector_reg[10] )
INFO: [Synth 8-3886] merging instance 'pgi_2/d1000/digit_selector_reg[0]' (FDE) to 'pgi_2/d1000/digit_selector_reg[2]'
INFO: [Synth 8-3886] merging instance 'pgi_2/d1000/digit_selector_reg[1]' (FDE) to 'pgi_2/d1000/digit_selector_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/d1000/\digit_selector_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\alph_offset_reg[1] )
INFO: [Synth 8-3886] merging instance 'pgi_2/alph_offset_reg[7]' (FDRE) to 'pgi_2/alph_offset_reg[6]'
INFO: [Synth 8-3886] merging instance 'pgi_2/alph_offset_reg[6]' (FDRE) to 'pgi_2/alph_offset_reg[5]'
INFO: [Synth 8-3886] merging instance 'pgi_2/alph_offset_reg[5]' (FDRE) to 'pgi_2/alph_offset_reg[4]'
INFO: [Synth 8-3886] merging instance 'pgi_2/alph_offset_reg[4]' (FDRE) to 'pgi_2/alph_offset_reg[3]'
INFO: [Synth 8-3886] merging instance 'pgi_2/alph_offset_reg[3]' (FDRE) to 'pgi_2/alph_offset_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\alph_offset_reg[2] )
INFO: [Synth 8-3886] merging instance 'pgi_2/lx0_reg[0]' (FDRE) to 'pgi_2/lx0_reg[1]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx0_reg[1]' (FDRE) to 'pgi_2/lx0_reg[2]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx0_reg[2]' (FDRE) to 'pgi_2/lx0_reg[7]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx0_reg[3]' (FDSE) to 'pgi_2/lx0_reg[4]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx0_reg[4]' (FDSE) to 'pgi_2/lx0_reg[5]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx0_reg[5]' (FDSE) to 'pgi_2/lx0_reg[6]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx0_reg[6]' (FDSE) to 'pgi_2/ly0_reg[7]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx0_reg[7]' (FDRE) to 'pgi_2/lx0_reg[8]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx0_reg[8]' (FDRE) to 'pgi_2/lx0_reg[9]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx0_reg[9]' (FDRE) to 'pgi_2/ly0_reg[9]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly0_reg[0]' (FDRE) to 'pgi_2/ly0_reg[9]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly0_reg[1]' (FDRE) to 'pgi_2/ly0_reg[9]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly0_reg[2]' (FDRE) to 'pgi_2/ly0_reg[9]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly0_reg[3]' (FDSE) to 'pgi_2/ly0_reg[7]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly0_reg[4]' (FDRE) to 'pgi_2/ly0_reg[9]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly0_reg[5]' (FDRE) to 'pgi_2/ly0_reg[9]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly0_reg[6]' (FDSE) to 'pgi_2/ly0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\ly0_reg[7] )
INFO: [Synth 8-3886] merging instance 'pgi_2/ly0_reg[8]' (FDRE) to 'pgi_2/ly0_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\ly0_reg[9] )
INFO: [Synth 8-3886] merging instance 'pgi_2/lx5_reg[0]' (FDRE) to 'pgi_2/lx5_reg[2]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx5_reg[1]' (FDRE) to 'pgi_2/lx5_reg[5]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx5_reg[2]' (FDRE) to 'pgi_2/lx5_reg[7]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx5_reg[3]' (FDSE) to 'pgi_2/lx5_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\lx5_reg[4] )
INFO: [Synth 8-3886] merging instance 'pgi_2/lx5_reg[6]' (FDSE) to 'pgi_2/lx5_reg[9]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx5_reg[7]' (FDRE) to 'pgi_2/lx5_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\lx5_reg[8] )
INFO: [Synth 8-3886] merging instance 'pgi_2/ly5_reg[0]' (FDRE) to 'pgi_2/ly5_reg[1]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly5_reg[1]' (FDRE) to 'pgi_2/ly5_reg[9]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly5_reg[2]' (FDRE) to 'pgi_2/ly5_reg[4]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly5_reg[4]' (FDRE) to 'pgi_2/ly5_reg[5]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly5_reg[5]' (FDRE) to 'pgi_2/ly5_reg[8]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly5_reg[6]' (FDSE) to 'pgi_2/ly5_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\ly5_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\ly5_reg[9] )
INFO: [Synth 8-3886] merging instance 'pgi_2/lx6_reg[0]' (FDRE) to 'pgi_2/lx6_reg[2]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx6_reg[2]' (FDRE) to 'pgi_2/lx6_reg[6]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx6_reg[3]' (FDSE) to 'pgi_2/lx6_reg[7]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx6_reg[4]' (FDSE) to 'pgi_2/lx6_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\lx6_reg[5] )
INFO: [Synth 8-3886] merging instance 'pgi_2/lx6_reg[6]' (FDRE) to 'pgi_2/lx6_reg[8]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx6_reg[7]' (FDSE) to 'pgi_2/lx6_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\lx6_reg[8] )
INFO: [Synth 8-3886] merging instance 'pgi_2/ly6_reg[0]' (FDRE) to 'pgi_2/ly6_reg[1]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly6_reg[1]' (FDRE) to 'pgi_2/ly6_reg[4]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly6_reg[2]' (FDRE) to 'pgi_2/ly6_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\ly6_reg[3] )
INFO: [Synth 8-3886] merging instance 'pgi_2/ly6_reg[4]' (FDRE) to 'pgi_2/ly6_reg[8]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly6_reg[5]' (FDRE) to 'pgi_2/ly6_reg[9]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly6_reg[6]' (FDSE) to 'pgi_2/ly6_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\ly6_reg[8] )
INFO: [Synth 8-3886] merging instance 'pgi_2/lx4_reg[0]' (FDRE) to 'pgi_2/lx4_reg[2]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx4_reg[2]' (FDRE) to 'pgi_2/lx4_reg[9]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx4_reg[3]' (FDSE) to 'pgi_2/lx4_reg[6]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx4_reg[4]' (FDSE) to 'pgi_2/lx4_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\lx4_reg[5] )
INFO: [Synth 8-3886] merging instance 'pgi_2/lx4_reg[6]' (FDSE) to 'pgi_2/lx4_reg[7]'
INFO: [Synth 8-3886] merging instance 'pgi_2/lx4_reg[7]' (FDSE) to 'pgi_2/lx4_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\lx4_reg[9] )
INFO: [Synth 8-3886] merging instance 'pgi_2/ly4_reg[0]' (FDRE) to 'pgi_2/ly4_reg[1]'
INFO: [Synth 8-3886] merging instance 'pgi_2/ly4_reg[1]' (FDRE) to 'pgi_2/ly4_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\ly4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\ly4_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\lx1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\lx1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\ly1_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\lx2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\lx2_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\ly2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\ly2_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\lx3_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\lx3_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\ly3_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\ly3_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\ly7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\ly7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\ly8_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\ly8_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\alph_height_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\dig1000y_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\dig1000y_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__1.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__1.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__1.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__2.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__2.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__2.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__3.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__3.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__3.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__4.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__4.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__4.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__5.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__5.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__5.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__6.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__6.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__6.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__7.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__7.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__7.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__8.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__8.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__8.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__9.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__9.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__9.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__10.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__10.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__10.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__11.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__11.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__11.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__12.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__12.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__12.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__13.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__13.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__13.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__14.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__14.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__14.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__15.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__15.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__15.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__16.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__16.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__16.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__17.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__17.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__17.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__18.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__18.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__18.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__19.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__19.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__19.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__20.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__20.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__20.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__21.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__21.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__21.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__22.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__22.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__22.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__23.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__23.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__23.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__24.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__24.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__24.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__25.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__25.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__25.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__26.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__26.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__26.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__27.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__27.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__27.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__28.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__28.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__28.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__29.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__29.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__29.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__30.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__30.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__30.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob__31.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob__31.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob__31.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[11]) is unused and will be removed from module note_blob.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[7]) is unused and will be removed from module note_blob.
WARNING: [Synth 8-3332] Sequential element (pixel_out_reg[3]) is unused and will be removed from module note_blob.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:44 . Memory (MB): peak = 2102.941 ; gain = 449.684 ; free physical = 1323 ; free virtual = 9795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+-------------------------+---------------+----------------+
|Module Name    | RTL Object              | Depth x Width | Implemented As | 
+---------------+-------------------------+---------------+----------------+
|note_positions | x_pos                   | 64x10         | LUT            | 
|play_notes     | tonet1760/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet58/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet61/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet65/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet69/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet73/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet77/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet82/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet87/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet92/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet98/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet103/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet110/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet116/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet123/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet130/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet138/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet146/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet155/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet164/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet174/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet185/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet196/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet207/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet220/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet233/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet246/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet261/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet277/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet293/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet311/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet329/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet349/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet369/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet392/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet415/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet440/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet466/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet493/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet523/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet554/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet587/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet622/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet659/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet698/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet739/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet783/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet830/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet880/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet932/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet987/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet1046/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1108/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1174/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1244/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1318/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1396/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1479/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1567/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1661/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet55/lut_1/amp_out   | 128x8         | Block RAM      | 
|note_generator | notepos/x_pos           | 64x10         | LUT            | 
+---------------+-------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|picture_blob_digit | C+A*(B:0x2d4)       | 16     | 10     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+-------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_2/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_4/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_6/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_8/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_10/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_12/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_14/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_16/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_18/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_20/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_22/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_24/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_26/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_28/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_30/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_32/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_34/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_36/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_38/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_40/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_42/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_44/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_46/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_48/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_50/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_52/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_54/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_56/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_58/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_60/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_62/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_64/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_66/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_68/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_70/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_72/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_74/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_76/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_78/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_80/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_82/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_84/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_86/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_88/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_90/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_92/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_94/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_96/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_98/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_100/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_102/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_104/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_106/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_108/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_110/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_112/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_114/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_116/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_118/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_120/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pg/audio1/i_122/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |clk_wiz_65__GC0    |           1|         3|
|2     |FPGuitAr_Hero__GB0 |           1|      5715|
|3     |audio_gen          |           1|      8702|
|4     |FPGuitAr_Hero__GB2 |           1|     13514|
|5     |labkit__GC0        |           1|       590|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2102.941 ; gain = 449.684 ; free physical = 1147 ; free virtual = 9632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 2129.938 ; gain = 476.680 ; free physical = 1109 ; free virtual = 9594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |clk_wiz_65__GC0    |           1|         3|
|2     |FPGuitAr_Hero__GB0 |           1|      5715|
|3     |audio_gen          |           1|      8702|
|4     |FPGuitAr_Hero__GB2 |           1|     13593|
|5     |labkit__GC0        |           1|       590|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 2139.672 ; gain = 486.414 ; free physical = 1069 ; free virtual = 9577
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin pgi_5410:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pgi_5420:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pgi_5421:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pgi_5427:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pgi_5428:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pgi_5429:I1 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 2143.645 ; gain = 490.387 ; free physical = 1068 ; free virtual = 9575
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 2143.645 ; gain = 490.387 ; free physical = 1068 ; free virtual = 9575
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:04 . Memory (MB): peak = 2143.645 ; gain = 490.387 ; free physical = 1067 ; free virtual = 9573
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 2143.645 ; gain = 490.387 ; free physical = 1051 ; free virtual = 9562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 2143.645 ; gain = 490.387 ; free physical = 1030 ; free virtual = 9576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 2143.645 ; gain = 490.387 ; free physical = 1031 ; free virtual = 9576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |alph_image_rom   |        13|
|2     |alph_map_red_rom |        13|
|3     |image_rom        |         1|
|4     |image_rom_map    |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |alph_image_rom       |     1|
|2     |alph_image_rom__13   |     1|
|3     |alph_image_rom__14   |     1|
|4     |alph_image_rom__15   |     1|
|5     |alph_image_rom__16   |     1|
|6     |alph_image_rom__17   |     1|
|7     |alph_image_rom__18   |     1|
|8     |alph_image_rom__19   |     1|
|9     |alph_image_rom__20   |     1|
|10    |alph_image_rom__21   |     1|
|11    |alph_image_rom__22   |     1|
|12    |alph_image_rom__23   |     1|
|13    |alph_image_rom__24   |     1|
|14    |alph_map_red_rom     |     1|
|15    |alph_map_red_rom__13 |     1|
|16    |alph_map_red_rom__14 |     1|
|17    |alph_map_red_rom__15 |     1|
|18    |alph_map_red_rom__16 |     1|
|19    |alph_map_red_rom__17 |     1|
|20    |alph_map_red_rom__18 |     1|
|21    |alph_map_red_rom__19 |     1|
|22    |alph_map_red_rom__20 |     1|
|23    |alph_map_red_rom__21 |     1|
|24    |alph_map_red_rom__22 |     1|
|25    |alph_map_red_rom__23 |     1|
|26    |alph_map_red_rom__24 |     1|
|27    |image_rom            |     1|
|28    |image_rom_map        |     1|
|29    |BUFG                 |     2|
|30    |CARRY4               |  2252|
|31    |DSP48E1              |     1|
|32    |DSP48E1_1            |    13|
|33    |DSP48E1_2            |     8|
|34    |DSP48E1_3            |     5|
|35    |LUT1                 |  2137|
|36    |LUT2                 |  2317|
|37    |LUT3                 |  1301|
|38    |LUT4                 |  1390|
|39    |LUT5                 |   617|
|40    |LUT6                 |   839|
|41    |MMCME2_ADV           |     1|
|42    |MUXF7                |     4|
|43    |RAMB18E1_1           |    30|
|44    |RAMB18E1_2           |     1|
|45    |FDRE                 |  3660|
|46    |FDSE                 |   181|
|47    |IBUF                 |    17|
|48    |OBUF                 |    37|
|49    |OBUFT                |    18|
+------+---------------------+------+

Report Instance Areas: 
+------+---------------------+--------------------------------+------+
|      |Instance             |Module                          |Cells |
+------+---------------------+--------------------------------+------+
|1     |top                  |                                | 15055|
|2     |  clkdivider         |clk_wiz_65                      |     4|
|3     |  db1                |debounce                        |    70|
|4     |  display            |display_8hex                    |    43|
|5     |  pg                 |FPGuitAr_Hero                   | 10824|
|6     |    a0               |picture_blob_alph__xdcDup__1    |    72|
|7     |    a1               |picture_blob_alph__xdcDup__2    |    48|
|8     |    a10              |picture_blob_alph__xdcDup__11   |    47|
|9     |    a11              |picture_blob_alph__xdcDup__12   |    64|
|10    |    a12              |picture_blob_alph               |    46|
|11    |    a2               |picture_blob_alph__xdcDup__3    |    45|
|12    |    a3               |picture_blob_alph__xdcDup__4    |    50|
|13    |    a4               |picture_blob_alph__xdcDup__5    |    51|
|14    |    a5               |picture_blob_alph__xdcDup__6    |    50|
|15    |    a6               |picture_blob_alph__xdcDup__7    |    45|
|16    |    a7               |picture_blob_alph__xdcDup__8    |    57|
|17    |    a8               |picture_blob_alph__xdcDup__9    |    51|
|18    |    a9               |picture_blob_alph__xdcDup__10   |    49|
|19    |    audio1           |audio_gen                       |  6035|
|20    |      myrec          |play_notes                      |  4436|
|21    |        tonet103     |sine_generator__parameterized10 |    57|
|22    |        tonet1046    |sine_generator__parameterized50 |    53|
|23    |        tonet110     |sine_generator__parameterized11 |    57|
|24    |        tonet1108    |sine_generator__parameterized51 |    61|
|25    |        tonet116     |sine_generator__parameterized12 |    61|
|26    |        tonet1174    |sine_generator__parameterized52 |    61|
|27    |        tonet123     |sine_generator__parameterized13 |    52|
|28    |        tonet1244    |sine_generator__parameterized53 |    59|
|29    |        tonet130     |sine_generator__parameterized14 |    51|
|30    |        tonet1318    |sine_generator__parameterized54 |    53|
|31    |        tonet138     |sine_generator__parameterized15 |    61|
|32    |        tonet1396    |sine_generator__parameterized55 |    69|
|33    |        tonet146     |sine_generator__parameterized16 |    55|
|34    |        tonet1479    |sine_generator__parameterized56 |    49|
|35    |        tonet155     |sine_generator__parameterized17 |    51|
|36    |        tonet1567    |sine_generator__parameterized57 |    60|
|37    |        tonet164     |sine_generator__parameterized18 |    49|
|38    |        tonet1661    |sine_generator__parameterized58 |    61|
|39    |        tonet174     |sine_generator__parameterized19 |    61|
|40    |        tonet1760    |sine_generator__parameterized59 |    61|
|41    |        tonet185     |sine_generator__parameterized20 |    61|
|42    |        tonet196     |sine_generator__parameterized21 |    61|
|43    |        tonet207     |sine_generator__parameterized22 |    59|
|44    |        tonet220     |sine_generator__parameterized23 |    57|
|45    |        tonet233     |sine_generator__parameterized24 |    63|
|46    |        tonet246     |sine_generator__parameterized25 |    55|
|47    |        tonet261     |sine_generator__parameterized26 |    50|
|48    |        tonet277     |sine_generator__parameterized27 |    61|
|49    |        tonet293     |sine_generator__parameterized28 |    54|
|50    |        tonet311     |sine_generator__parameterized29 |    57|
|51    |        tonet329     |sine_generator__parameterized30 |    49|
|52    |        tonet349     |sine_generator__parameterized31 |    61|
|53    |        tonet369     |sine_generator__parameterized32 |    51|
|54    |        tonet392     |sine_generator__parameterized33 |    61|
|55    |        tonet415     |sine_generator__parameterized34 |    59|
|56    |        tonet440     |sine_generator__parameterized35 |    59|
|57    |        tonet466     |sine_generator__parameterized36 |    63|
|58    |        tonet493     |sine_generator__parameterized37 |    55|
|59    |        tonet523     |sine_generator__parameterized38 |    53|
|60    |        tonet55      |sine_generator                  |    54|
|61    |        tonet554     |sine_generator__parameterized39 |    63|
|62    |        tonet58      |sine_generator__parameterized0  |    61|
|63    |        tonet587     |sine_generator__parameterized40 |    59|
|64    |        tonet61      |sine_generator__parameterized1  |    53|
|65    |        tonet622     |sine_generator__parameterized41 |    53|
|66    |        tonet65      |sine_generator__parameterized2  |    57|
|67    |        tonet659     |sine_generator__parameterized42 |    51|
|68    |        tonet69      |sine_generator__parameterized3  |    59|
|69    |        tonet698     |sine_generator__parameterized43 |    61|
|70    |        tonet73      |sine_generator__parameterized4  |    53|
|71    |        tonet739     |sine_generator__parameterized44 |    50|
|72    |        tonet77      |sine_generator__parameterized5  |    48|
|73    |        tonet783     |sine_generator__parameterized45 |    57|
|74    |        tonet82      |sine_generator__parameterized6  |    47|
|75    |        tonet830     |sine_generator__parameterized46 |    58|
|76    |        tonet87      |sine_generator__parameterized7  |    57|
|77    |        tonet880     |sine_generator__parameterized47 |    61|
|78    |        tonet92      |sine_generator__parameterized8  |    59|
|79    |        tonet932     |sine_generator__parameterized48 |    60|
|80    |        tonet98      |sine_generator__parameterized9  |    59|
|81    |        tonet987     |sine_generator__parameterized49 |    53|
|82    |      nolabel_line73 |pwm                             |    22|
|83    |    d1000            |picture_blob_digit              |    75|
|84    |    hd               |hex_to_decimal                  |   153|
|85    |    meter1           |beat_generator                  |   156|
|86    |    music            |music_lookup                    |    42|
|87    |    notegen          |note_generator                  |  2888|
|88    |      notepos        |note_positions                  |    19|
|89    |  xvga1              |xvga                            |  3745|
+------+---------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 2143.645 ; gain = 490.387 ; free physical = 1031 ; free virtual = 9576
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 152 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 2143.645 ; gain = 301.762 ; free physical = 1092 ; free virtual = 9637
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:05 . Memory (MB): peak = 2143.648 ; gain = 490.387 ; free physical = 1105 ; free virtual = 9651
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2315 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2175.660 ; gain = 0.000 ; free physical = 960 ; free virtual = 9576
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
507 Infos, 344 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 2175.660 ; gain = 742.699 ; free physical = 1081 ; free virtual = 9699
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2175.660 ; gain = 0.000 ; free physical = 1080 ; free virtual = 9698
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/labkit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file labkit_utilization_synth.rpt -pb labkit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  5 15:38:59 2019...
