// Seed: 1599854352
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output wand id_2,
    input supply0 id_3,
    input wire id_4,
    input wor id_5,
    output tri0 id_6,
    input wand id_7
);
  supply0 id_9;
  wire id_10;
  assign id_9 = 1;
  module_0(
      id_10, id_10, id_10, id_9, id_9, id_9, id_10
  );
  wire id_11;
endmodule
