
---------- Begin Simulation Statistics ----------
final_tick                                84264464500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46516                       # Simulator instruction rate (inst/s)
host_mem_usage                                 970852                       # Number of bytes of host memory used
host_op_rate                                    93590                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2149.81                       # Real time elapsed on the host
host_tick_rate                               39196266                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084264                       # Number of seconds simulated
sim_ticks                                 84264464500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 104121789                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 61417442                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.685289                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.685289                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3374168                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1693637                       # number of floating regfile writes
system.cpu.idleCycles                        10317180                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2862227                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 24384936                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.467992                       # Inst execution rate
system.cpu.iew.exec_refs                     54220235                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   19815710                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 9028192                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              37518308                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4071                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            189128                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             21700211                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           269888232                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              34404525                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3921117                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             247399098                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  44683                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1980608                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                2504410                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2036807                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          29644                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2157472                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         704755                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 266643582                       # num instructions consuming a value
system.cpu.iew.wb_count                     245254722                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.638828                       # average fanout of values written-back
system.cpu.iew.wb_producers                 170339459                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.455268                       # insts written-back per cycle
system.cpu.iew.wb_sent                      246132696                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                376783190                       # number of integer regfile reads
system.cpu.int_regfile_writes               197371515                       # number of integer regfile writes
system.cpu.ipc                               0.593370                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.593370                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3677651      1.46%      1.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             190590056     75.84%     77.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               284413      0.11%     77.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                161487      0.06%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              129453      0.05%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                25018      0.01%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               409479      0.16%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   70      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               128410      0.05%     77.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              377006      0.15%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              17384      0.01%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               9      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             111      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             54      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             34527172     13.74%     91.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            18887999      7.52%     99.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          729681      0.29%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1374665      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              251320222                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3457916                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6768042                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3096680                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4765503                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3327275                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013239                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2838849     85.32%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      7      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28945      0.87%     86.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    415      0.01%     86.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   959      0.03%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  462      0.01%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 195935      5.89%     92.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                119786      3.60%     95.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             57123      1.72%     97.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            84794      2.55%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              247511930                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          657744203                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    242158042                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         333838631                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  269864898                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 251320222                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               23334                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        68687549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            332783                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          15507                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     78110210                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     158211750                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.588505                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.232871                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            89325954     56.46%     56.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11589108      7.33%     63.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            12251908      7.74%     71.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11508196      7.27%     78.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10352524      6.54%     85.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             8461601      5.35%     90.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             8179918      5.17%     95.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4435227      2.80%     98.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2107314      1.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       158211750                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.491259                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1116912                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1917664                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             37518308                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            21700211                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               107120765                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        168528930                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1575432                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       189151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        386485                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        57226                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          165                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4906128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2764                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9813848                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2929                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                31662708                       # Number of BP lookups
system.cpu.branchPred.condPredicted          21953035                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           3013447                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13705577                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11306496                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             82.495586                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2816690                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              39195                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1378889                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             513062                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           865827                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       362806                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        68293898                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2467555                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    148050239                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.359003                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.328597                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        92819163     62.69%     62.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        13273502      8.97%     71.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8642380      5.84%     77.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13302453      8.99%     86.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         4151080      2.80%     89.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2375408      1.60%     90.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2135914      1.44%     92.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1364528      0.92%     93.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9985811      6.74%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    148050239                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9985811                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     46739614                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46739614                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     46782396                       # number of overall hits
system.cpu.dcache.overall_hits::total        46782396                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1445413                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1445413                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1448246                       # number of overall misses
system.cpu.dcache.overall_misses::total       1448246                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35834555474                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35834555474                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35834555474                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35834555474                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48185027                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48185027                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48230642                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48230642                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029997                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029997                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030028                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030028                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24791.914473                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24791.914473                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24743.417537                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24743.417537                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       254101                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          277                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              9762                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.029605                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    55.400000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       536957                       # number of writebacks
system.cpu.dcache.writebacks::total            536957                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       497539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       497539                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       497539                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       497539                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       947874                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       947874                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       949322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       949322                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21755491981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21755491981                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21813450481                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21813450481                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019672                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019672                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019683                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019683                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22951.881770                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22951.881770                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22977.925805                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22977.925805                       # average overall mshr miss latency
system.cpu.dcache.replacements                 948315                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     30319214                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30319214                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1195931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1195931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26507825500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26507825500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31515145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31515145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037948                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22165.012446                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22165.012446                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       495109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       495109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       700822                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       700822                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12737685500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12737685500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18175.350517                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18175.350517                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16420400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16420400                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       249482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       249482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9326729974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9326729974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014966                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014966                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37384.380332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37384.380332                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2430                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2430                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       247052                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       247052                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9017806481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9017806481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36501.653421                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36501.653421                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        42782                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         42782                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2833                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2833                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        45615                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        45615                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.062107                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.062107                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1448                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1448                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     57958500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     57958500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031744                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031744                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40026.588398                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40026.588398                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.805302                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47731875                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            948827                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.306194                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.805302                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999620                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999620                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          303                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97410111                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97410111                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 90783501                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              20637989                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  42297577                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1988273                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                2504410                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             11280430                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                564478                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              288457466                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2451664                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    34402833                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    19820436                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        341651                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         49087                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           95521371                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      150156401                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    31662708                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           14636248                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      59575757                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 6111434                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        432                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 7897                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         49350                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles         1200                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  23459987                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1762276                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          158211750                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.907264                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.176255                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                110945081     70.12%     70.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2442076      1.54%     71.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2696416      1.70%     73.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2267269      1.43%     74.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3084047      1.95%     76.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3379701      2.14%     78.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3111145      1.97%     80.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  3074841      1.94%     82.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 27211174     17.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            158211750                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.187877                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.890983                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     19136693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19136693                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     19136693                       # number of overall hits
system.cpu.icache.overall_hits::total        19136693                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4323279                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4323279                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4323279                       # number of overall misses
system.cpu.icache.overall_misses::total       4323279                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  57448463449                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  57448463449                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  57448463449                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  57448463449                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     23459972                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     23459972                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     23459972                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     23459972                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.184283                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.184283                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.184283                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.184283                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13288.169338                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13288.169338                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13288.169338                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13288.169338                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        19950                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1429                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.960812                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3957592                       # number of writebacks
system.cpu.icache.writebacks::total           3957592                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       364661                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       364661                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       364661                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       364661                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3958618                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3958618                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3958618                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3958618                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  50735493457                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  50735493457                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  50735493457                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  50735493457                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.168739                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.168739                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.168739                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.168739                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12816.466114                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12816.466114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12816.466114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12816.466114                       # average overall mshr miss latency
system.cpu.icache.replacements                3957592                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     19136693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19136693                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4323279                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4323279                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  57448463449                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  57448463449                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     23459972                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     23459972                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.184283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.184283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13288.169338                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13288.169338                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       364661                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       364661                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3958618                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3958618                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  50735493457                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  50735493457                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.168739                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.168739                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12816.466114                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12816.466114                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.622091                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            23095310                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3958617                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.834187                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.622091                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999262                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999262                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50878561                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50878561                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    23468986                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        426280                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2745633                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 9456019                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                20875                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               29644                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                5034647                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                60640                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   7339                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  84264464500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                2504410                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 92361237                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12960664                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3861                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  42544610                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               7836968                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              282238728                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                111997                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 660978                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 346048                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                6559834                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             647                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           301260721                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   696962996                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                441065324                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   4065105                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580209                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 86680446                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      95                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  77                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4918616                       # count of insts added to the skid buffer
system.cpu.rob.reads                        407386140                       # The number of ROB reads
system.cpu.rob.writes                       549236006                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3915564                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               793825                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4709389                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3915564                       # number of overall hits
system.l2.overall_hits::.cpu.data              793825                       # number of overall hits
system.l2.overall_hits::total                 4709389                       # number of overall hits
system.l2.demand_misses::.cpu.inst              42355                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             155002                       # number of demand (read+write) misses
system.l2.demand_misses::total                 197357                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             42355                       # number of overall misses
system.l2.overall_misses::.cpu.data            155002                       # number of overall misses
system.l2.overall_misses::total                197357                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3304123500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11838805500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15142929000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3304123500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11838805500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15142929000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3957919                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           948827                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4906746                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3957919                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          948827                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4906746                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010701                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.163362                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.040222                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010701                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.163362                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.040222                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78010.234919                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76378.404795                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76728.613629                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78010.234919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76378.404795                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76728.613629                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              108072                       # number of writebacks
system.l2.writebacks::total                    108072                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         42338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        155002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            197340                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        42338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       155002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           197340                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2871521250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10262520250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13134041500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2871521250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10262520250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13134041500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.163362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.040218                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.163362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.040218                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67823.733998                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66208.953755                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66555.394243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67823.733998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66208.953755                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66555.394243                       # average overall mshr miss latency
system.l2.replacements                         191139                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       536957                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           536957                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       536957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       536957                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3955284                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3955284                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3955284                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3955284                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          604                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           604                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              494                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  494                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          497                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              497                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.006036                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.006036                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        40500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.006036                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.006036                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            152643                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                152643                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           94375                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               94375                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6947892500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6947892500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        247018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            247018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.382057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.382057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73620.052980                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73620.052980                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        94375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          94375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5986764500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5986764500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.382057                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.382057                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63435.915232                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63435.915232                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3915564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3915564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        42355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            42355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3304123500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3304123500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3957919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3957919                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010701                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010701                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78010.234919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78010.234919                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        42338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        42338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2871521250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2871521250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67823.733998                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67823.733998                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        641182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            641182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        60627                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           60627                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4890913000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4890913000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       701809                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        701809                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.086387                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.086387                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80672.192258                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80672.192258                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        60627                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        60627                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4275755750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4275755750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.086387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.086387                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70525.603279                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70525.603279                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8173.946703                       # Cycle average of tags in use
system.l2.tags.total_refs                     9807925                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    199331                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     49.204213                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     200.769001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3144.447216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4828.730485                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.383844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.589445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997796                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3653                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3270                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  78667723                       # Number of tag accesses
system.l2.tags.data_accesses                 78667723                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    108072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     42338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    154646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000615892500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6372                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6372                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              514295                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101764                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      197340                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     108072                       # Number of write requests accepted
system.mem_ctrls.readBursts                    197340                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   108072                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    356                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                197340                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               108072                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  165273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.910860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.739257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.045722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6370     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6372                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.956058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.924106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.046831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3395     53.28%     53.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               78      1.22%     54.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2704     42.44%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      2.79%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.22%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6372                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   22784                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12629760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6916608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    149.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84262643000                       # Total gap between requests
system.mem_ctrls.avgGap                     275898.27                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2709632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9897344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6914816                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32156283.387999221683                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 117455727.734435439110                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 82060878.699347808957                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        42338                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       155002                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       108072                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1474319000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5150639750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2000980147000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34822.59                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33229.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18515250.45                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2709632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9920128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12629760                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2709632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2709632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6916608                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6916608                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        42338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       155002                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         197340                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       108072                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        108072                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32156283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    117726115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        149882398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32156283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32156283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     82082145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        82082145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     82082145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32156283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    117726115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       231964543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               196984                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              108044                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11644                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11456                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12098                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12723                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14038                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11543                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10425                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6855                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6579                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7647                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6165                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7744                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2931508750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             984920000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6624958750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14881.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33631.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              110455                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              56254                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.07                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       138319                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   141.136012                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   103.885454                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   161.038399                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        79689     57.61%     57.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        39691     28.70%     86.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10075      7.28%     93.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3449      2.49%     96.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1533      1.11%     97.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          796      0.58%     97.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          543      0.39%     98.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          326      0.24%     98.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2217      1.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       138319                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12606976                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6914816                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              149.612011                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               82.060879                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.81                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               54.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       498536220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       264978285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      715577940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     277578720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6651634080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  28308051360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8519195520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   45235552125                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.828334                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21873643500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2813720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  59577101000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       489061440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       259942320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      690887820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286410960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6651634080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28412316330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8431393440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   45221646390                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   536.663309                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  21641304250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2813720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  59809440250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             102965                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       108072                       # Transaction distribution
system.membus.trans_dist::CleanEvict            81070                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq             94375                       # Transaction distribution
system.membus.trans_dist::ReadExResp            94375                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        102965                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       583825                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       583825                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 583825                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19546368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19546368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19546368                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            197343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  197343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              197343                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           204693250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          246675000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4660426                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       645029                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3957592                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494425                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             497                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            497                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           247018                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          247018                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3958617                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       701809                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11874128                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2846963                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              14721091                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    506592704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     95090176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              601682880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          191837                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6961280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5099080                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011843                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.108478                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5038857     98.82%     98.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  60058      1.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    165      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5099080                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  84264464500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         9401473000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5939808227                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1424552868                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
