@article{fflink,
 author = {de la Chevallerie, David and Korinth, Jens and Koch, Andreas},
 title = {ffLink: A Lightweight High-Performance Open-Source PCI Express Gen3 Interface for Reconfigurable Accelerators},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {September 2015},
 volume = {43},
 number = {4},
 month = apr,
 year = {2016},
 issn = {0163-5964},
 pages = {34--39},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/2927964.2927971},
 doi = {10.1145/2927964.2927971},
 acmid = {2927971},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {AXI4, DMA, Double-Buffering, FPGA, Heterogeneous Computing, High Throughput, Intel64, Linux-Driver, PCI Express, PCIe Gen3, VC709},
} 

@article{riffa,
 author = {Jacobsen, Matthew and Richmond, Dustin and Hogains, Matthew and Kastner, Ryan},
 title = {RIFFA 2.1: A Reusable Integration Framework for FPGA Accelerators},
 journal = {ACM Trans. Reconfigurable Technol. Syst.},
 issue_date = {October 2015},
 volume = {8},
 number = {4},
 month = sep,
 year = {2015},
 issn = {1936-7406},
 pages = {22:1--22:23},
 articleno = {22},
 numpages = {23},
 url = {http://doi.acm.org/10.1145/2815631},
 doi = {10.1145/2815631},
 acmid = {2815631},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FPGA, communication, framework, integration, synchronization},
} 

@inproceedings{epee,
 author = {Gong, Jian and Chen, Jiahua and Wu, Haoyang and Ye, Fan and Lu, Songwu and Cong, Jason and Wang, Tao},
 title = {EPEE: An Efficient PCIe Communication Library with Easy-host-integration Property for FPGA Accelerators (Abstract Only)},
 booktitle = {Proceedings of the 2014 ACM/SIGDA International Symposium on Field-programmable Gate Arrays},
 series = {FPGA '14},
 year = {2014},
 isbn = {978-1-4503-2671-1},
 location = {Monterey, California, USA},
 pages = {255--255},
 numpages = {1},
 url = {http://doi.acm.org/10.1145/2554688.2554723},
 doi = {10.1145/2554688.2554723},
 acmid = {2554723},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {dma, easy-host-integration, efficient, extensible, fpga, pcie},
}

@INPROCEEDINGS{dyract,
author={K. Vipin and S. A. Fahmy},
booktitle={2014 24th International Conference on Field Programmable Logic and Applications (FPL)},
title={DyRACT: A partial reconfiguration enabled accelerator and test platform},
year={2014},
volume={},
number={},
pages={1-7},
keywords={application program interfaces;field programmable gate arrays;peripheral interfaces;API;DyRACT;PCIe interface;PR management logic;PR-enabled FPGA platform;data transfer;field programmable gate arrays;high level functions;partial reconfiguration enabled accelerator;static region;test platform;user modules;Clocks;Data transfer;Field programmable gate arrays;Hardware;Registers;Software;Throughput},
doi={10.1109/FPL.2014.6927507},
ISSN={1946-147X},
month={Sept},}

@INPROCEEDINGS{jetstream,
author={M. Vesper and D. Koch and K. Vipin and S. A. Fahmy},
booktitle={2016 26th International Conference on Field Programmable Logic and Applications (FPL)},
title={JetStream: An open-source high-performance PCI Express 3 streaming library for FPGA-to-Host and FPGA-to-FPGA communication},
year={2016},
volume={},
number={},
pages={1-9},
keywords={field programmable gate arrays;peripheral interfaces;FIR filter spanning;FPGA-based accelerators;FPGA-to-Host communication;JetStream;PCIe solutions;direct FPGA-to-FPGA communication;memory bandwidth;multiFPGA solutions;multicast modes;open-source1 modular PCIe 3 library;Bandwidth;Engines;Field programmable gate arrays;Hardware;Payloads;Registers;Throughput},
doi={10.1109/FPL.2016.7577334},
ISSN={},
month={Aug},}

@conference{fpgamanager,
	author		= "Alan Tull",
	institution	= "Altera Corp. Embedded Linux Group",
	title		= "Reprogrammable Hardware under Linux",
	booktitle	= "Embedded Linux Conference",
	year		= "2015",
}

@conference{dto,
	author		= "Pantelis Antoniou",
	institution	= "Konsulko Group",
	title		= "Transactional Device Tree \& Overlays",
	booktitle	= "Embedded Linux Conference",
	year		= "2015",
}

@conference{fpgakernel,
	author		= "Alan Tull",
	institution	= "Intel Corp.",
	title		= "FPGA Support in Upstream Kernel",
	booktitle	= "Linux Plumbers Conference",
	year		= "2016",
}

@conference{fpgamanagerwhatsnew,
	author		= "Moritz Fischer",
	institution	= "National Instruments",
	title		= "What's New with FPGA Manager",
	booktitle	= "FOSDEM",
	year		= "2018",
}

@mastersthesis{charitopoulos,
	author		= "Georgios Charitopoulos",
	institution	= "School of Electronic and Computer Engineering, Technical University of Crete",
	title		= "Implementing a Run-Time System Manager on Partially Reconfigurable {FPGA} Systems",
}

@manual{xapp1231,
	author		= "Xilinx",
	title		= "Partial Reconfiguration of a Hardware Accelerator with Vivado Design Suite for Zynq-7000 AP SoC Processor",
}

@manual{xapp1159,
	author		= "Xilinx",
	title		= "Partial Reconfiguration of a Hardware Accelerator on Zynq-7000 All Programmable SoC Devices",
}

@misc{devicetree,
	author		= "Linaro",
	title		= "{Device Tree} Official Site",
	howpublished	= "\\\url{www.devicetree.org/}",
}

@manual{zedboard-oled,
	author		= "Ali Aljaani",
	institution	= "Texas {A\&M} University at Qatar",
	title		= "ZedboardOLED IP",
	howpublished 	= "\\\url{github.com/ama142/ZedboardOLED-v1.0-IP}",
}

@manual{amba,
	author		= "ARM",
	title		= "{The ``Advanced Microcontroller Bus Architecture'' Specification}",
	howpublished	= "\\\url{www.arm.com/products/system-ip/amba-specifications}",
}

@manual{ug585,
	author		= "Xilinx",
	title		= "Zynq-7000 {All Programmable SoC} -- {Technical Reference Manual}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf},"
}

@manual{ug1085,
	author		= "Xilinx",
	title		= "{Zynq UltraScale+ Device Technical Reference Manual}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/user_guides/ug1085-zynq-ultrascale-trm.pdf}",
}

@manual{pg059,
	author		= "Xilinx",
	title		= "{AXI Interconnect v2.1 -- LogiCORE IP Product Guide}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/ip_documentation/axi_interconnect/v2_1/pg059-axi-interconnect.pdf}",
}

@manual{pg021,
	author		= "Xilinx",
	title		= "{AXI DMA v7.1 -- LogiCORE IP Product Guide}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/ip_documentation/axi_dma/v7_1/pg021_axi_dma.pdf}",
}

@manual{pg085,
	author		= "Xilinx",
	title		= "{AXI4-Stream -- Infrastructure IP Suite v2.2}",
	howpublished	= "\\\url{www.xilinx.com/support/documentation/ip_documentation/axis_infrastructure_ip_suite/v1_1/pg085-axi4stream-infrastructure.pdf}",
}

