git clone --depth 1 --no-tags https://github.com/ganrajborade/Hardware_Description_Language_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207869580
git clone --depth 1 --no-tags https://github.com/Bungehurst/FPGA-Mecanum-Chassis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200170927
git clone --depth 1 --no-tags https://github.com/Solariii/8255-chipset.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197927977
git clone --depth 1 --no-tags https://github.com/tirolec/FPGA_task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205913774
git clone --depth 1 --no-tags https://github.com/brunnerfrancisco/SE2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209304600
git clone --depth 1 --no-tags https://github.com/B0729008/B0729008_CompOrg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209726508
git clone --depth 1 --no-tags https://github.com/wisnukusuma/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207984700
git clone --depth 1 --no-tags https://github.com/arpitpatel1501/Linear-discriminant-analysis-LDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208428962
git clone --depth 1 --no-tags https://github.com/hongjieq/SimpleCNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208650036
git clone --depth 1 --no-tags https://github.com/harvishj/electronic-voting-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209932890
git clone --depth 1 --no-tags https://github.com/abc123yuanrui/FPGA-Project-2015-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210131308
git clone --depth 1 --no-tags https://github.com/jodigo/ELEC402.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210099211
git clone --depth 1 --no-tags https://github.com/anikeith22/Verilog-Checkers-Game-Team.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208946609
git clone --depth 1 --no-tags https://github.com/Mostafa-Farghly/Verilog-CPU-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209296301
git clone --depth 1 --no-tags https://github.com/rmoral45/Arquitectutra2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209364774
git clone --depth 1 --no-tags https://github.com/YiWaiChow/Meteor_Dodger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208864264
git clone --depth 1 --no-tags https://github.com/taswar98/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208857002
git clone --depth 1 --no-tags https://github.com/ShivanshRakesh/vlsi-assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208545442
git clone --depth 1 --no-tags https://github.com/agnah/Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205673649
git clone --depth 1 --no-tags https://github.com/DOOKNET/2019_8_14_MemoryInit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202386772
git clone --depth 1 --no-tags https://github.com/abhaysp2/FPGA-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204096499
git clone --depth 1 --no-tags https://github.com/chaitusvk/my_irig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201714048
git clone --depth 1 --no-tags https://github.com/StuMcDo/veriloghdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202028452
git clone --depth 1 --no-tags https://github.com/AxiomSchema/Design-and-Implementation-of-Cellular-Automata-on-FPGA-for-Hardware-Acceleration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201992992
git clone --depth 1 --no-tags https://github.com/monster912/HBM-0731_0801.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200179083
git clone --depth 1 --no-tags https://github.com/convict-git/EE2170-Mini-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200350615
git clone --depth 1 --no-tags https://github.com/sbetancourtp/Proyecto_Candado_Inteligente.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198856926
git clone --depth 1 --no-tags https://github.com/miniwave/DSLogic-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197102055
git clone --depth 1 --no-tags https://github.com/sujitraha01/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197341484
git clone --depth 1 --no-tags https://github.com/sidlathar/matrix-multiplication-slathar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203206061
git clone --depth 1 --no-tags https://github.com/makinteract/VerilogExamples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203526788
git clone --depth 1 --no-tags https://github.com/450571066/CMPEN_331.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198601509
git clone --depth 1 --no-tags https://github.com/CloutPulsar/Computer-Architecture-and-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199555730
git clone --depth 1 --no-tags https://github.com/wangme88/Space-Invader-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206177079
git clone --depth 1 --no-tags https://github.com/AntonGvozdev/DAVIS240C_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206301883
git clone --depth 1 --no-tags https://github.com/KingFrige/duh-learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205695927
git clone --depth 1 --no-tags https://github.com/LSCC-Common/ModelZoo-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205058352
git clone --depth 1 --no-tags https://github.com/leonardorodriguesds/Laboratorio-2-ULA-OAC-UnB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204915275
git clone --depth 1 --no-tags https://github.com/yunfan1u/VLSI-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204730805
git clone --depth 1 --no-tags https://github.com/sinyaHONG/Peripheral.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202647821
git clone --depth 1 --no-tags https://github.com/omicronns/zybo-hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202689439
git clone --depth 1 --no-tags https://github.com/harryd13/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200965445
git clone --depth 1 --no-tags https://github.com/andrewlrobertson/CSC-CPE-142.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203852039
git clone --depth 1 --no-tags https://github.com/wangqinNick/VoiceScope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204005212
git clone --depth 1 --no-tags https://github.com/ChandiniKapa/Audio-Interfacing-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203201883
git clone --depth 1 --no-tags https://github.com/coryd5456/Getting-a-better-understanding-of-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201374181
git clone --depth 1 --no-tags https://github.com/h20man13/Verilog-Soft-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202954119
git clone --depth 1 --no-tags https://github.com/tsengs0/SimpleSDRAM_Controller-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210145422
git clone --depth 1 --no-tags https://github.com/CompArchFA19/in-class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209047112
git clone --depth 1 --no-tags https://github.com/DarkKowalski/fpga-odds-and-ends.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208595647
git clone --depth 1 --no-tags https://github.com/Ali-AlRawaf/Verilog-Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208654423
git clone --depth 1 --no-tags https://github.com/vishalgoyall/L2_Norm_HW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210092392
git clone --depth 1 --no-tags https://github.com/ryancor/FPGA-ClkDivider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209853110
git clone --depth 1 --no-tags https://github.com/cherrrryq/serial-transmission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201871465
git clone --depth 1 --no-tags https://github.com/Alexshu1030/Stratigo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200119921
git clone --depth 1 --no-tags https://github.com/kalpraj2/Reduced-Instruction-Set-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199288589
git clone --depth 1 --no-tags https://github.com/haosong830/cs552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197513144
git clone --depth 1 --no-tags https://github.com/ItyPa/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198480654
git clone --depth 1 --no-tags https://github.com/tocisz/verilog-vesa-ca.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197457934
git clone --depth 1 --no-tags https://github.com/digital-design-hq/Addressable-LED-Controller-Peripheral.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197986289
git clone --depth 1 --no-tags https://github.com/MattBJ/32_Bit_Risc_Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203890357
git clone --depth 1 --no-tags https://github.com/piyuhg/UART_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206066026
git clone --depth 1 --no-tags https://github.com/Ahish9009/VLSI-Lab-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206125691
git clone --depth 1 --no-tags https://github.com/afonsus1997/SEC-Classes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208803333
git clone --depth 1 --no-tags https://github.com/julloa12/ROACH2_PROJECTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206659932
git clone --depth 1 --no-tags https://github.com/Leequo94/base_ip_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207259082
git clone --depth 1 --no-tags https://github.com/zjjxwhh/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206991522
git clone --depth 1 --no-tags https://github.com/programmingisart/verilog_fpga_i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208254914
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-memmap430.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/208071242
git clone --depth 1 --no-tags https://github.com/zshi0616/DPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197506347
git clone --depth 1 --no-tags https://github.com/LouWenT/FIFO_Asynch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/203164149
git clone --depth 1 --no-tags https://github.com/JYBian/PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207219302
git clone --depth 1 --no-tags https://github.com/LeeSH825/VerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207577872
git clone --depth 1 --no-tags https://github.com/liotahuf/project_k_means.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199996580
git clone --depth 1 --no-tags https://github.com/fondachau/CPEN211-SIMPLE-RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205133014
git clone --depth 1 --no-tags https://github.com/jfslmarco/IC_contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205199295
git clone --depth 1 --no-tags https://github.com/PhillipWu95/Misc_FPGA_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205690074
git clone --depth 1 --no-tags https://github.com/Baranowski/XC3S500E_binary_to_decimal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207106003
git clone --depth 1 --no-tags https://github.com/joao-guilherme/LAOCII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/206912662
git clone --depth 1 --no-tags https://github.com/nimit708/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/207067935
git clone --depth 1 --no-tags https://github.com/sheild21/I2C_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197352700
git clone --depth 1 --no-tags https://github.com/victoriaogomes/SD-Prob2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197986034
git clone --depth 1 --no-tags https://github.com/halesahinn/Microprosseor-Controller-Instructions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198040362
git clone --depth 1 --no-tags https://github.com/ChampionNan/COD-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197184353
git clone --depth 1 --no-tags https://github.com/lab85-ru/VGA_TXT_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/200548438
git clone --depth 1 --no-tags https://github.com/kekeyingBIT/AD1_FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/198964096
git clone --depth 1 --no-tags https://github.com/hamedfarahi1/testsrc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/199052716
git clone --depth 1 --no-tags https://github.com/gabsmoreira/AdvancedEmbeddedSystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/201137454
git clone --depth 1 --no-tags https://github.com/limxx518/EE4301-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/202613903
git clone --depth 1 --no-tags https://github.com/SoyaManabe/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204711874
git clone --depth 1 --no-tags https://github.com/PrernaAnand/ECE241-Project---Sudoku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/205002755
git clone --depth 1 --no-tags https://github.com/meihei3/FPGA-tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204856668
git clone --depth 1 --no-tags https://github.com/mi-and-core/ririhello.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/204486128
git clone --depth 1 --no-tags https://github.com/lois-lee/ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/209425292
git clone --depth 1 --no-tags https://github.com/spypaul/Paulaga-Retro-Video-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210176732
git clone --depth 1 --no-tags https://github.com/spypaul/Keyboard-Reader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210171131
