-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_local_req_handler_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_axis_sq_meta_TVALID : IN STD_LOGIC;
    retransmitter2exh_eventFifo_dout : IN STD_LOGIC_VECTOR (319 downto 0);
    retransmitter2exh_eventFifo_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    retransmitter2exh_eventFifo_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    retransmitter2exh_eventFifo_empty_n : IN STD_LOGIC;
    retransmitter2exh_eventFifo_read : OUT STD_LOGIC;
    tx_appMetaFifo_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    tx_appMetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    tx_appMetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    tx_appMetaFifo_full_n : IN STD_LOGIC;
    tx_appMetaFifo_write : OUT STD_LOGIC;
    tx_localMemCmdFifo_din : OUT STD_LOGIC_VECTOR (122 downto 0);
    tx_localMemCmdFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_localMemCmdFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_localMemCmdFifo_full_n : IN STD_LOGIC;
    tx_localMemCmdFifo_write : OUT STD_LOGIC;
    tx2retrans_insertAddrLen_din : OUT STD_LOGIC_VECTOR (191 downto 0);
    tx2retrans_insertAddrLen_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    tx2retrans_insertAddrLen_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    tx2retrans_insertAddrLen_full_n : IN STD_LOGIC;
    tx2retrans_insertAddrLen_write : OUT STD_LOGIC;
    sqMeta2wqetable_din : OUT STD_LOGIC_VECTOR (95 downto 0);
    sqMeta2wqetable_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    sqMeta2wqetable_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    sqMeta2wqetable_full_n : IN STD_LOGIC;
    sqMeta2wqetable_write : OUT STD_LOGIC;
    s_axis_sq_meta_TDATA : IN STD_LOGIC_VECTOR (319 downto 0);
    s_axis_sq_meta_TREADY : OUT STD_LOGIC;
    regRetransCount : OUT STD_LOGIC_VECTOR (31 downto 0);
    regRetransCount_ap_vld : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_local_req_handler_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_10B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001011";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv160_lc_19 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv180_lc_20 : STD_LOGIC_VECTOR (179 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110011";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_206_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_302_nbreadreq_fu_214_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op29_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_i_reg_650 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_302_reg_654 : STD_LOGIC_VECTOR (0 downto 0);
    signal code_V_reg_692 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_predicate_op57_write_state2 : BOOLEAN;
    signal ap_predicate_op61_write_state2 : BOOLEAN;
    signal ap_predicate_op66_write_state2 : BOOLEAN;
    signal ap_predicate_op71_write_state2 : BOOLEAN;
    signal ap_predicate_op75_write_state2 : BOOLEAN;
    signal icmp_ln1023_reg_735 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op91_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal retransCount_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal s_axis_sq_meta_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal retransmitter2exh_eventFifo_blk_n : STD_LOGIC;
    signal tx_appMetaFifo_blk_n : STD_LOGIC;
    signal tx_localMemCmdFifo_blk_n : STD_LOGIC;
    signal tx2retrans_insertAddrLen_blk_n : STD_LOGIC;
    signal sqMeta2wqetable_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal s_axis_sq_meta_read_reg_658 : STD_LOGIC_VECTOR (319 downto 0);
    signal trunc_ln1166_fu_290_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln1166_reg_664 : STD_LOGIC_VECTOR (15 downto 0);
    signal length_V_1_reg_669 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_159_reg_677 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_160_reg_682 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1166_3_reg_687 : STD_LOGIC_VECTOR (3 downto 0);
    signal code_V_fu_330_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal raddr_V_reg_698 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_462_i_reg_705 : STD_LOGIC_VECTOR (9 downto 0);
    signal rev_op_code_V_fu_360_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal rev_op_code_V_reg_713 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_450_i_reg_720 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_451_i_reg_725 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_452_i_reg_730 : STD_LOGIC_VECTOR (119 downto 0);
    signal icmp_ln1023_fu_394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_454_i_reg_739 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_455_i_reg_744 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_456_i_reg_749 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp0_iter0_ref_tmp129_0_i_reg_269 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_ref_tmp129_0_i_reg_269 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_fu_564_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1186_fu_442_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln1179_fu_491_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln1147_fu_555_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln1187_fu_469_p1 : STD_LOGIC_VECTOR (122 downto 0);
    signal p_08_fu_636_p6 : STD_LOGIC_VECTOR (122 downto 0);
    signal regRetransCount_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp_466_i_fu_430_p7 : STD_LOGIC_VECTOR (159 downto 0);
    signal tmp_70_fu_447_p4 : STD_LOGIC_VECTOR (95 downto 0);
    signal or_ln1187_9_i_fu_456_p7 : STD_LOGIC_VECTOR (118 downto 0);
    signal or_ln1179_1_fu_474_p6 : STD_LOGIC_VECTOR (159 downto 0);
    signal or_ln1179_fu_485_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal tmp_71_fu_496_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_505_p7 : STD_LOGIC_VECTOR (171 downto 0);
    signal or_ln1193_1_fu_522_p8 : STD_LOGIC_VECTOR (90 downto 0);
    signal zext_ln1147_cast_fu_542_p7 : STD_LOGIC_VECTOR (192 downto 0);
    signal tmp_457_i_fu_577_p9 : STD_LOGIC_VECTOR (179 downto 0);
    signal or_ln1156_fu_592_p2 : STD_LOGIC_VECTOR (179 downto 0);
    signal tmp_460_i_fu_616_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_608_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_461_i_fu_626_p4 : STD_LOGIC_VECTOR (96 downto 0);
    signal tmp_458_i_fu_598_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_s_axis_sq_meta_U_apdone_blk : STD_LOGIC;
    signal s_axis_sq_meta_TDATA_int_regslice : STD_LOGIC_VECTOR (319 downto 0);
    signal s_axis_sq_meta_TVALID_int_regslice : STD_LOGIC;
    signal s_axis_sq_meta_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_s_axis_sq_meta_U_ack_in : STD_LOGIC;
    signal ap_condition_291 : BOOLEAN;
    signal ap_condition_295 : BOOLEAN;
    signal ap_condition_308 : BOOLEAN;
    signal ap_condition_321 : BOOLEAN;
    signal ap_condition_248 : BOOLEAN;
    signal ap_condition_336 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component rocev2_top_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_s_axis_sq_meta_U : component rocev2_top_regslice_both
    generic map (
        DataWidth => 320)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => s_axis_sq_meta_TDATA,
        vld_in => s_axis_sq_meta_TVALID,
        ack_in => regslice_both_s_axis_sq_meta_U_ack_in,
        data_out => s_axis_sq_meta_TDATA_int_regslice,
        vld_out => s_axis_sq_meta_TVALID_int_regslice,
        ack_out => s_axis_sq_meta_TREADY_int_regslice,
        apdone_blk => regslice_both_s_axis_sq_meta_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    regRetransCount_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                regRetransCount_preg <= ap_const_lv32_0;
            else
                if (((tmp_i_reg_650 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
                    regRetransCount_preg <= add_ln840_fu_564_p2;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_ref_tmp129_0_i_reg_269_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_248)) then
                if ((ap_const_boolean_1 = ap_condition_321)) then 
                    ap_phi_reg_pp0_iter1_ref_tmp129_0_i_reg_269 <= ap_const_lv2_2;
                elsif ((ap_const_boolean_1 = ap_condition_308)) then 
                    ap_phi_reg_pp0_iter1_ref_tmp129_0_i_reg_269 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_condition_295)) then 
                    ap_phi_reg_pp0_iter1_ref_tmp129_0_i_reg_269 <= ap_const_lv2_3;
                elsif ((ap_const_boolean_1 = ap_condition_291)) then 
                    ap_phi_reg_pp0_iter1_ref_tmp129_0_i_reg_269 <= ap_const_lv2_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_ref_tmp129_0_i_reg_269 <= ap_phi_reg_pp0_iter0_ref_tmp129_0_i_reg_269;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                code_V_reg_692 <= s_axis_sq_meta_TDATA_int_regslice(63 downto 59);
                length_V_1_reg_669 <= s_axis_sq_meta_TDATA_int_regslice(287 downto 256);
                raddr_V_reg_698 <= s_axis_sq_meta_TDATA_int_regslice(127 downto 64);
                tmp_159_reg_677 <= s_axis_sq_meta_TDATA_int_regslice(26 downto 26);
                tmp_160_reg_682 <= s_axis_sq_meta_TDATA_int_regslice(27 downto 27);
                tmp_462_i_reg_705 <= s_axis_sq_meta_TDATA_int_regslice(25 downto 16);
                trunc_ln1166_3_reg_687 <= s_axis_sq_meta_TDATA_int_regslice(31 downto 28);
                trunc_ln1166_reg_664 <= trunc_ln1166_fu_290_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1023_reg_735 <= icmp_ln1023_fu_394_p2;
                rev_op_code_V_reg_713 <= rev_op_code_V_fu_360_p1;
                tmp_450_i_reg_720 <= retransmitter2exh_eventFifo_dout(55 downto 32);
                tmp_451_i_reg_725 <= retransmitter2exh_eventFifo_dout(223 downto 192);
                tmp_452_i_reg_730 <= retransmitter2exh_eventFifo_dout(247 downto 128);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_reg_650 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                retransCount_V <= add_ln840_fu_564_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op29_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                s_axis_sq_meta_read_reg_658 <= s_axis_sq_meta_TDATA_int_regslice;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_1) and (icmp_ln1023_fu_394_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_454_i_reg_739 <= retransmitter2exh_eventFifo_dout(47 downto 32);
                tmp_455_i_reg_744 <= retransmitter2exh_eventFifo_dout(127 downto 64);
                tmp_456_i_reg_749 <= retransmitter2exh_eventFifo_dout(267 downto 264);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_302_reg_654 <= tmp_i_302_nbreadreq_fu_214_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_650 <= tmp_i_nbreadreq_fu_206_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln840_fu_564_p2 <= std_logic_vector(unsigned(retransCount_V) + unsigned(ap_const_lv32_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tmp_i_nbreadreq_fu_206_p3, ap_predicate_op29_read_state1, retransmitter2exh_eventFifo_empty_n, ap_done_reg, tx_appMetaFifo_full_n, tmp_i_reg_650, ap_predicate_op57_write_state2, tx_localMemCmdFifo_full_n, ap_predicate_op61_write_state2, ap_predicate_op66_write_state2, tx2retrans_insertAddrLen_full_n, ap_predicate_op71_write_state2, sqMeta2wqetable_full_n, ap_predicate_op75_write_state2, ap_predicate_op91_write_state2, s_axis_sq_meta_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((s_axis_sq_meta_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op29_read_state1 = ap_const_boolean_1)) or ((retransmitter2exh_eventFifo_empty_n = ap_const_logic_0) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tx_appMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op66_write_state2 = ap_const_boolean_1)) or ((tx_appMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op57_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op91_write_state2 = ap_const_boolean_1) and (tx_localMemCmdFifo_full_n = ap_const_logic_0)) or ((tmp_i_reg_650 = ap_const_lv1_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op75_write_state2 = ap_const_boolean_1) and (sqMeta2wqetable_full_n = ap_const_logic_0)) or ((ap_predicate_op71_write_state2 = ap_const_boolean_1) and (tx2retrans_insertAddrLen_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state2 = ap_const_boolean_1) and (tx_localMemCmdFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tmp_i_nbreadreq_fu_206_p3, ap_predicate_op29_read_state1, retransmitter2exh_eventFifo_empty_n, ap_done_reg, tx_appMetaFifo_full_n, tmp_i_reg_650, ap_predicate_op57_write_state2, tx_localMemCmdFifo_full_n, ap_predicate_op61_write_state2, ap_predicate_op66_write_state2, tx2retrans_insertAddrLen_full_n, ap_predicate_op71_write_state2, sqMeta2wqetable_full_n, ap_predicate_op75_write_state2, ap_predicate_op91_write_state2, s_axis_sq_meta_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((s_axis_sq_meta_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op29_read_state1 = ap_const_boolean_1)) or ((retransmitter2exh_eventFifo_empty_n = ap_const_logic_0) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tx_appMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op66_write_state2 = ap_const_boolean_1)) or ((tx_appMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op57_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op91_write_state2 = ap_const_boolean_1) and (tx_localMemCmdFifo_full_n = ap_const_logic_0)) or ((tmp_i_reg_650 = ap_const_lv1_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op75_write_state2 = ap_const_boolean_1) and (sqMeta2wqetable_full_n = ap_const_logic_0)) or ((ap_predicate_op71_write_state2 = ap_const_boolean_1) and (tx2retrans_insertAddrLen_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state2 = ap_const_boolean_1) and (tx_localMemCmdFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, tmp_i_nbreadreq_fu_206_p3, ap_predicate_op29_read_state1, retransmitter2exh_eventFifo_empty_n, ap_done_reg, tx_appMetaFifo_full_n, tmp_i_reg_650, ap_predicate_op57_write_state2, tx_localMemCmdFifo_full_n, ap_predicate_op61_write_state2, ap_predicate_op66_write_state2, tx2retrans_insertAddrLen_full_n, ap_predicate_op71_write_state2, sqMeta2wqetable_full_n, ap_predicate_op75_write_state2, ap_predicate_op91_write_state2, s_axis_sq_meta_TVALID_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((s_axis_sq_meta_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op29_read_state1 = ap_const_boolean_1)) or ((retransmitter2exh_eventFifo_empty_n = ap_const_logic_0) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tx_appMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op66_write_state2 = ap_const_boolean_1)) or ((tx_appMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op57_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op91_write_state2 = ap_const_boolean_1) and (tx_localMemCmdFifo_full_n = ap_const_logic_0)) or ((tmp_i_reg_650 = ap_const_lv1_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op75_write_state2 = ap_const_boolean_1) and (sqMeta2wqetable_full_n = ap_const_logic_0)) or ((ap_predicate_op71_write_state2 = ap_const_boolean_1) and (tx2retrans_insertAddrLen_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state2 = ap_const_boolean_1) and (tx_localMemCmdFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(tmp_i_nbreadreq_fu_206_p3, ap_predicate_op29_read_state1, retransmitter2exh_eventFifo_empty_n, ap_done_reg, s_axis_sq_meta_TVALID_int_regslice)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((s_axis_sq_meta_TVALID_int_regslice = ap_const_logic_0) and (ap_predicate_op29_read_state1 = ap_const_boolean_1)) or ((retransmitter2exh_eventFifo_empty_n = ap_const_logic_0) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_1)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(tx_appMetaFifo_full_n, tmp_i_reg_650, ap_predicate_op57_write_state2, tx_localMemCmdFifo_full_n, ap_predicate_op61_write_state2, ap_predicate_op66_write_state2, tx2retrans_insertAddrLen_full_n, ap_predicate_op71_write_state2, sqMeta2wqetable_full_n, ap_predicate_op75_write_state2, ap_predicate_op91_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((tx_appMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op66_write_state2 = ap_const_boolean_1)) or ((tx_appMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op57_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op91_write_state2 = ap_const_boolean_1) and (tx_localMemCmdFifo_full_n = ap_const_logic_0)) or ((tmp_i_reg_650 = ap_const_lv1_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op75_write_state2 = ap_const_boolean_1) and (sqMeta2wqetable_full_n = ap_const_logic_0)) or ((ap_predicate_op71_write_state2 = ap_const_boolean_1) and (tx2retrans_insertAddrLen_full_n = ap_const_logic_0)) or ((ap_predicate_op61_write_state2 = ap_const_boolean_1) and (tx_localMemCmdFifo_full_n = ap_const_logic_0)));
    end process;


    ap_condition_248_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_248 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_291_assign_proc : process(tmp_i_nbreadreq_fu_206_p3, tmp_i_302_nbreadreq_fu_214_p3, code_V_fu_330_p4)
    begin
                ap_condition_291 <= (not((code_V_fu_330_p4 = ap_const_lv5_B)) and not((code_V_fu_330_p4 = ap_const_lv5_9)) and not((code_V_fu_330_p4 = ap_const_lv5_5)) and not((code_V_fu_330_p4 = ap_const_lv5_3)) and not((code_V_fu_330_p4 = ap_const_lv5_0)) and not((code_V_fu_330_p4 = ap_const_lv5_1)) and not((code_V_fu_330_p4 = ap_const_lv5_2)) and not((code_V_fu_330_p4 = ap_const_lv5_4)) and not((code_V_fu_330_p4 = ap_const_lv5_6)) and not((code_V_fu_330_p4 = ap_const_lv5_7)) and not((code_V_fu_330_p4 = ap_const_lv5_8)) and not((code_V_fu_330_p4 = ap_const_lv5_A)) and not((code_V_fu_330_p4 = ap_const_lv5_C)) and (tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0));
    end process;


    ap_condition_295_assign_proc : process(tmp_i_nbreadreq_fu_206_p3, tmp_i_302_nbreadreq_fu_214_p3, code_V_fu_330_p4)
    begin
                ap_condition_295 <= ((tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0) and (code_V_fu_330_p4 = ap_const_lv5_C));
    end process;


    ap_condition_308_assign_proc : process(tmp_i_nbreadreq_fu_206_p3, tmp_i_302_nbreadreq_fu_214_p3, code_V_fu_330_p4)
    begin
                ap_condition_308 <= (((((((tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0) and (code_V_fu_330_p4 = ap_const_lv5_5)) or ((tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0) and (code_V_fu_330_p4 = ap_const_lv5_3))) or ((tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0) and (code_V_fu_330_p4 = ap_const_lv5_0))) or ((tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0) and (code_V_fu_330_p4 = ap_const_lv5_1))) or ((tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0) and (code_V_fu_330_p4 = ap_const_lv5_2))) or ((tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0) and (code_V_fu_330_p4 = ap_const_lv5_4)));
    end process;


    ap_condition_321_assign_proc : process(tmp_i_nbreadreq_fu_206_p3, tmp_i_302_nbreadreq_fu_214_p3, code_V_fu_330_p4)
    begin
                ap_condition_321 <= (((((((tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0) and (code_V_fu_330_p4 = ap_const_lv5_B)) or ((tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0) and (code_V_fu_330_p4 = ap_const_lv5_9))) or ((tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0) and (code_V_fu_330_p4 = ap_const_lv5_6))) or ((tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0) and (code_V_fu_330_p4 = ap_const_lv5_7))) or ((tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0) and (code_V_fu_330_p4 = ap_const_lv5_8))) or ((tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0) and (code_V_fu_330_p4 = ap_const_lv5_A)));
    end process;


    ap_condition_336_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_336 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_ref_tmp129_0_i_reg_269 <= "XX";

    ap_predicate_op29_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_206_p3, tmp_i_302_nbreadreq_fu_214_p3)
    begin
                ap_predicate_op29_read_state1 <= ((tmp_i_302_nbreadreq_fu_214_p3 = ap_const_lv1_1) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_0));
    end process;


    ap_predicate_op57_write_state2_assign_proc : process(tmp_i_reg_650, tmp_i_302_reg_654, code_V_reg_692)
    begin
                ap_predicate_op57_write_state2 <= (((((((((code_V_reg_692 = ap_const_lv5_1) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0)) or ((code_V_reg_692 = ap_const_lv5_0) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0))) or ((code_V_reg_692 = ap_const_lv5_2) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0))) or ((code_V_reg_692 = ap_const_lv5_4) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0))) or ((code_V_reg_692 = ap_const_lv5_6) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0))) or ((code_V_reg_692 = ap_const_lv5_7) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0))) or ((code_V_reg_692 = ap_const_lv5_8) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0))) or ((code_V_reg_692 = ap_const_lv5_A) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0)));
    end process;


    ap_predicate_op61_write_state2_assign_proc : process(tmp_i_reg_650, tmp_i_302_reg_654, code_V_reg_692)
    begin
                ap_predicate_op61_write_state2 <= (((((((((code_V_reg_692 = ap_const_lv5_1) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0)) or ((code_V_reg_692 = ap_const_lv5_0) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0))) or ((code_V_reg_692 = ap_const_lv5_2) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0))) or ((code_V_reg_692 = ap_const_lv5_4) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0))) or ((code_V_reg_692 = ap_const_lv5_6) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0))) or ((code_V_reg_692 = ap_const_lv5_7) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0))) or ((code_V_reg_692 = ap_const_lv5_8) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0))) or ((code_V_reg_692 = ap_const_lv5_A) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0)));
    end process;


    ap_predicate_op66_write_state2_assign_proc : process(tmp_i_reg_650, tmp_i_302_reg_654, code_V_reg_692)
    begin
                ap_predicate_op66_write_state2 <= ((code_V_reg_692 = ap_const_lv5_C) and (tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0));
    end process;


    ap_predicate_op71_write_state2_assign_proc : process(tmp_i_reg_650, tmp_i_302_reg_654)
    begin
                ap_predicate_op71_write_state2 <= ((tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0));
    end process;


    ap_predicate_op75_write_state2_assign_proc : process(tmp_i_reg_650, tmp_i_302_reg_654)
    begin
                ap_predicate_op75_write_state2 <= ((tmp_i_302_reg_654 = ap_const_lv1_1) and (tmp_i_reg_650 = ap_const_lv1_0));
    end process;


    ap_predicate_op91_write_state2_assign_proc : process(tmp_i_reg_650, icmp_ln1023_reg_735)
    begin
                ap_predicate_op91_write_state2 <= ((tmp_i_reg_650 = ap_const_lv1_1) and (icmp_ln1023_reg_735 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    code_V_fu_330_p4 <= s_axis_sq_meta_TDATA_int_regslice(63 downto 59);
    icmp_ln1023_fu_394_p2 <= "1" when (rev_op_code_V_fu_360_p1 = ap_const_lv5_C) else "0";
    or_ln1156_fu_592_p2 <= (tmp_457_i_fu_577_p9 or ap_const_lv180_lc_20);
    or_ln1179_1_fu_474_p6 <= ((((length_V_1_reg_669 & raddr_V_reg_698) & ap_const_lv22_0) & tmp_462_i_reg_705) & ap_const_lv32_0);
    or_ln1179_fu_485_p2 <= (or_ln1179_1_fu_474_p6 or ap_const_lv160_lc_19);
    or_ln1187_9_i_fu_456_p7 <= (((((ap_const_lv1_0 & tmp_159_reg_677) & tmp_70_fu_447_p4) & ap_const_lv6_0) & tmp_462_i_reg_705) & code_V_reg_692);
    or_ln1193_1_fu_522_p8 <= ((((((ap_const_lv1_0 & tmp_462_i_reg_705) & ap_const_lv14_0) & ap_phi_reg_pp0_iter1_ref_tmp129_0_i_reg_269) & length_V_1_reg_669) & ap_const_lv16_0) & trunc_ln1166_reg_664);
    p_08_fu_636_p6 <= ((((tmp_460_i_fu_616_p4 & tmp_fu_608_p3) & tmp_461_i_fu_626_p4) & tmp_458_i_fu_598_p4) & rev_op_code_V_reg_713);

    regRetransCount_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_650, add_ln840_fu_564_p2, ap_block_pp0_stage0_01001, regRetransCount_preg)
    begin
        if (((tmp_i_reg_650 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            regRetransCount <= add_ln840_fu_564_p2;
        else 
            regRetransCount <= regRetransCount_preg;
        end if; 
    end process;


    regRetransCount_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_650, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_i_reg_650 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            regRetransCount_ap_vld <= ap_const_logic_1;
        else 
            regRetransCount_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    retransmitter2exh_eventFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_206_p3, retransmitter2exh_eventFifo_empty_n, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            retransmitter2exh_eventFifo_blk_n <= retransmitter2exh_eventFifo_empty_n;
        else 
            retransmitter2exh_eventFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    retransmitter2exh_eventFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_206_p3, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_i_nbreadreq_fu_206_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            retransmitter2exh_eventFifo_read <= ap_const_logic_1;
        else 
            retransmitter2exh_eventFifo_read <= ap_const_logic_0;
        end if; 
    end process;

    rev_op_code_V_fu_360_p1 <= retransmitter2exh_eventFifo_dout(5 - 1 downto 0);

    s_axis_sq_meta_TDATA_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op29_read_state1, ap_done_reg, ap_block_pp0_stage0, s_axis_sq_meta_TVALID_int_regslice)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op29_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            s_axis_sq_meta_TDATA_blk_n <= s_axis_sq_meta_TVALID_int_regslice;
        else 
            s_axis_sq_meta_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    s_axis_sq_meta_TREADY <= regslice_both_s_axis_sq_meta_U_ack_in;

    s_axis_sq_meta_TREADY_int_regslice_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op29_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op29_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            s_axis_sq_meta_TREADY_int_regslice <= ap_const_logic_1;
        else 
            s_axis_sq_meta_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    sqMeta2wqetable_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, sqMeta2wqetable_full_n, ap_predicate_op75_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op75_write_state2 = ap_const_boolean_1))) then 
            sqMeta2wqetable_blk_n <= sqMeta2wqetable_full_n;
        else 
            sqMeta2wqetable_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sqMeta2wqetable_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1193_1_fu_522_p8),96));

    sqMeta2wqetable_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op75_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op75_write_state2 = ap_const_boolean_1))) then 
            sqMeta2wqetable_write <= ap_const_logic_1;
        else 
            sqMeta2wqetable_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_457_i_fu_577_p9 <= (((((((tmp_456_i_reg_749 & ap_const_lv16_0) & tmp_451_i_reg_725) & tmp_455_i_reg_744) & ap_const_lv32_0) & tmp_454_i_reg_739) & ap_const_lv11_0) & rev_op_code_V_reg_713);
    tmp_458_i_fu_598_p4 <= or_ln1156_fu_592_p2(31 downto 16);
    tmp_460_i_fu_616_p4 <= or_ln1156_fu_592_p2(179 downto 176);
    tmp_461_i_fu_626_p4 <= or_ln1156_fu_592_p2(160 downto 64);
    tmp_466_i_fu_430_p7 <= (((((length_V_1_reg_669 & raddr_V_reg_698) & ap_const_lv22_0) & tmp_462_i_reg_705) & ap_const_lv27_0) & code_V_reg_692);
    tmp_70_fu_447_p4 <= s_axis_sq_meta_read_reg_658(287 downto 192);
    tmp_71_fu_496_p4 <= s_axis_sq_meta_read_reg_658(255 downto 192);
    tmp_fu_608_p3 <= or_ln1156_fu_592_p2(168 downto 168);
    tmp_i_302_nbreadreq_fu_214_p3 <= (0=>(s_axis_sq_meta_TVALID_int_regslice), others=>'-');
    tmp_i_nbreadreq_fu_206_p3 <= (0=>(retransmitter2exh_eventFifo_empty_n), others=>'-');
    tmp_s_fu_505_p7 <= (((((trunc_ln1166_3_reg_687 & ap_const_lv7_0) & tmp_160_reg_682) & length_V_1_reg_669) & raddr_V_reg_698) & tmp_71_fu_496_p4);
    trunc_ln1166_fu_290_p1 <= s_axis_sq_meta_TDATA_int_regslice(16 - 1 downto 0);

    tx2retrans_insertAddrLen_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx2retrans_insertAddrLen_full_n, ap_predicate_op71_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op71_write_state2 = ap_const_boolean_1))) then 
            tx2retrans_insertAddrLen_blk_n <= tx2retrans_insertAddrLen_full_n;
        else 
            tx2retrans_insertAddrLen_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tx2retrans_insertAddrLen_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_505_p7),192));

    tx2retrans_insertAddrLen_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op71_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op71_write_state2 = ap_const_boolean_1))) then 
            tx2retrans_insertAddrLen_write <= ap_const_logic_1;
        else 
            tx2retrans_insertAddrLen_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_appMetaFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_appMetaFifo_full_n, tmp_i_reg_650, ap_predicate_op57_write_state2, ap_predicate_op66_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op66_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op57_write_state2 = ap_const_boolean_1)) or ((tmp_i_reg_650 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            tx_appMetaFifo_blk_n <= tx_appMetaFifo_full_n;
        else 
            tx_appMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_appMetaFifo_din_assign_proc : process(tmp_i_reg_650, ap_predicate_op57_write_state2, ap_predicate_op66_write_state2, zext_ln1186_fu_442_p1, zext_ln1179_fu_491_p1, zext_ln1147_fu_555_p1, ap_condition_336)
    begin
        if ((ap_const_boolean_1 = ap_condition_336)) then
            if ((tmp_i_reg_650 = ap_const_lv1_1)) then 
                tx_appMetaFifo_din <= zext_ln1147_fu_555_p1;
            elsif ((ap_predicate_op66_write_state2 = ap_const_boolean_1)) then 
                tx_appMetaFifo_din <= zext_ln1179_fu_491_p1;
            elsif ((ap_predicate_op57_write_state2 = ap_const_boolean_1)) then 
                tx_appMetaFifo_din <= zext_ln1186_fu_442_p1;
            else 
                tx_appMetaFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tx_appMetaFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tx_appMetaFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_650, ap_predicate_op57_write_state2, ap_predicate_op66_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op66_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op57_write_state2 = ap_const_boolean_1)) or ((tmp_i_reg_650 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tx_appMetaFifo_write <= ap_const_logic_1;
        else 
            tx_appMetaFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_localMemCmdFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_localMemCmdFifo_full_n, ap_predicate_op61_write_state2, ap_predicate_op91_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op91_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op61_write_state2 = ap_const_boolean_1)))) then 
            tx_localMemCmdFifo_blk_n <= tx_localMemCmdFifo_full_n;
        else 
            tx_localMemCmdFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_localMemCmdFifo_din_assign_proc : process(ap_predicate_op61_write_state2, ap_predicate_op91_write_state2, zext_ln1187_fu_469_p1, p_08_fu_636_p6, ap_condition_336)
    begin
        if ((ap_const_boolean_1 = ap_condition_336)) then
            if ((ap_predicate_op91_write_state2 = ap_const_boolean_1)) then 
                tx_localMemCmdFifo_din <= p_08_fu_636_p6;
            elsif ((ap_predicate_op61_write_state2 = ap_const_boolean_1)) then 
                tx_localMemCmdFifo_din <= zext_ln1187_fu_469_p1;
            else 
                tx_localMemCmdFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tx_localMemCmdFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tx_localMemCmdFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op61_write_state2, ap_predicate_op91_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op91_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op61_write_state2 = ap_const_boolean_1)))) then 
            tx_localMemCmdFifo_write <= ap_const_logic_1;
        else 
            tx_localMemCmdFifo_write <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1147_cast_fu_542_p7 <= (((((ap_const_lv9_100 & tmp_452_i_reg_730) & ap_const_lv8_0) & tmp_450_i_reg_720) & ap_const_lv27_0) & rev_op_code_V_reg_713);
    zext_ln1147_fu_555_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1147_cast_fu_542_p7),256));
    zext_ln1179_fu_491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1179_fu_485_p2),256));
    zext_ln1186_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_466_i_fu_430_p7),256));
    zext_ln1187_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1187_9_i_fu_456_p7),123));
end behav;
