{"vcs1":{"timestamp_begin":1759386143.575991461, "rt":1.09, "ut":0.31, "st":0.13}}
{"vcselab":{"timestamp_begin":1759386144.719278666, "rt":0.52, "ut":0.17, "st":0.06}}
{"link":{"timestamp_begin":1759386145.284907285, "rt":0.20, "ut":0.10, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759386143.309350117}
{"VCS_COMP_START_TIME": 1759386143.309350117}
{"VCS_COMP_END_TIME": 1759386146.217381190}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog2 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog2 +notimingcheck"}
{"vcs1": {"peak_mem": 368608}}
{"vcselab": {"peak_mem": 229976}}
