$date
	Fri Sep 15 19:40:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Z16DataMemory_tb $end
$var wire 16 ! o_data [15:0] $end
$var reg 16 " i_addr [15:0] $end
$var reg 1 # i_clk $end
$var reg 16 $ i_data [15:0] $end
$var reg 1 % i_wen $end
$scope module DataMem $end
$var wire 16 & i_addr [15:0] $end
$var wire 1 # i_clk $end
$var wire 16 ' i_data [15:0] $end
$var wire 1 % i_wen $end
$var wire 16 ( o_data [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
0%
bx $
0#
bx "
bx !
$end
#1
1#
#2
0#
b101010101010101 $
b101010101010101 '
b100000000 "
b100000000 &
1%
#3
1#
#4
0#
b0 "
b0 &
0%
#5
1#
#6
0#
b100000000 "
b100000000 &
#7
1#
#8
0#
