=====
SETUP
6.046
4.845
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.373
rx/n476_s0
3.550
4.120
rx/cycle_counter_0_s1
4.845
=====
SETUP
6.150
4.742
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.341
rx/uart_rx_valid_Z_s2
3.773
4.328
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
4.742
=====
SETUP
6.175
4.716
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.341
rx/n93_s2
3.773
4.343
rx/recieved_data_6_s0
4.716
=====
SETUP
6.175
4.716
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.341
rx/n93_s2
3.773
4.343
rx/recieved_data_7_s0
4.716
=====
SETUP
6.184
4.707
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.341
rx/n93_s2
3.773
4.343
rx/recieved_data_2_s0
4.707
=====
SETUP
6.184
4.707
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.341
rx/n93_s2
3.773
4.343
rx/recieved_data_3_s0
4.707
=====
SETUP
6.184
4.707
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.341
rx/n93_s2
3.773
4.343
rx/recieved_data_4_s0
4.707
=====
SETUP
6.184
4.707
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.341
rx/n93_s2
3.773
4.343
rx/recieved_data_5_s0
4.707
=====
SETUP
6.187
4.704
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.341
rx/n93_s2
3.773
4.343
rx/bit_counter_3_s0
4.704
=====
SETUP
6.355
4.536
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.341
rx/n93_s2
3.773
4.343
rx/bit_counter_1_s0
4.536
=====
SETUP
6.355
4.536
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.341
rx/n93_s2
3.773
4.343
rx/bit_counter_2_s0
4.536
=====
SETUP
6.358
4.532
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.341
rx/n93_s2
3.773
4.343
rx/recieved_data_0_s0
4.532
=====
SETUP
6.358
4.532
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.341
rx/n93_s2
3.773
4.343
rx/recieved_data_1_s0
4.532
=====
SETUP
6.406
4.485
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.373
rx/n476_s0
3.550
4.120
rx/cycle_counter_1_s0
4.485
=====
SETUP
6.406
4.485
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.373
rx/n476_s0
3.550
4.120
rx/cycle_counter_2_s0
4.485
=====
SETUP
6.406
4.485
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.373
rx/n476_s0
3.550
4.120
rx/cycle_counter_3_s0
4.485
=====
SETUP
6.406
4.485
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.373
rx/n476_s0
3.550
4.120
rx/cycle_counter_4_s0
4.485
=====
SETUP
6.406
4.485
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.373
rx/n476_s0
3.550
4.120
rx/cycle_counter_5_s0
4.485
=====
SETUP
6.406
4.485
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.373
rx/n476_s0
3.550
4.120
rx/cycle_counter_6_s0
4.485
=====
SETUP
6.406
4.485
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.373
rx/n476_s0
3.550
4.120
rx/cycle_counter_7_s0
4.485
=====
SETUP
6.406
4.485
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.373
rx/n476_s0
3.550
4.120
rx/cycle_counter_8_s0
4.485
=====
SETUP
6.406
4.485
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.373
rx/n476_s0
3.550
4.120
rx/cycle_counter_9_s0
4.485
=====
SETUP
6.406
4.485
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.373
rx/n476_s0
3.550
4.120
rx/cycle_counter_10_s0
4.485
=====
SETUP
6.406
4.485
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.373
rx/n476_s0
3.550
4.120
rx/cycle_counter_11_s0
4.485
=====
SETUP
6.406
4.485
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_3_s0
0.926
1.158
rx/n63_s11
1.723
2.185
rx/n63_s9
2.186
2.648
rx/uart_rx_valid_Z_s0
2.824
3.373
rx/n476_s0
3.550
4.120
rx/cycle_counter_12_s0
4.485
=====
HOLD
-0.483
1.480
1.962
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1
0.860
1.062
gw_gao_inst_0/u_ao_top/n652_s1
1.190
1.480
gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0
1.480
=====
HOLD
0.077
1.186
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_0_s0
0.860
1.061
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.186
=====
HOLD
0.202
1.311
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_6_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.311
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_7_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_4_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_3_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.323
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_2_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.323
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_1_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.323
=====
HOLD
0.337
1.445
1.109
clk_ibuf
0.000
0.675
rx/uart_rx_data_5_s0
0.860
1.061
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.445
=====
HOLD
0.359
1.337
0.978
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.337
=====
HOLD
0.360
1.338
0.978
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.338
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/n107_s3
1.064
1.296
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
rx/bit_counter_0_s1
0.860
1.062
rx/n265_s3
1.064
1.296
rx/bit_counter_0_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
rx/cycle_counter_3_s0
0.860
1.062
rx/n318_s
1.064
1.296
rx/cycle_counter_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
rx/cycle_counter_7_s0
0.860
1.062
rx/n314_s
1.064
1.296
rx/cycle_counter_7_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
rx/cycle_counter_9_s0
0.860
1.062
rx/n312_s
1.064
1.296
rx/cycle_counter_9_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/txd_reg_s3
0.860
1.062
tx/n361_s4
1.064
1.296
tx/txd_reg_s3
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/cycle_counter_0_s1
0.860
1.062
tx/n289_s3
1.064
1.296
tx/cycle_counter_0_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/cycle_counter_3_s0
0.860
1.062
tx/n286_s
1.064
1.296
tx/cycle_counter_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/cycle_counter_7_s0
0.860
1.062
tx/n282_s
1.064
1.296
tx/cycle_counter_7_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/cycle_counter_9_s0
0.860
1.062
tx/n280_s
1.064
1.296
tx/cycle_counter_9_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
tx/bit_counter_3_s0
0.860
1.062
tx/n229_s0
1.064
1.296
tx/bit_counter_3_s0
1.296
=====
HOLD
0.425
2.353
1.927
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_ao_top/bit_count_0_s3
1.916
2.118
gw_gao_inst_0/u_ao_top/n341_s5
2.121
2.353
gw_gao_inst_0/u_ao_top/bit_count_0_s3
2.353
=====
HOLD
0.425
2.353
1.927
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_ao_top/bit_count_2_s1
1.916
2.118
gw_gao_inst_0/u_ao_top/n339_s2
2.121
2.353
gw_gao_inst_0/u_ao_top/bit_count_2_s1
2.353
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/n111_s1
1.065
1.297
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1
1.297
