INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sources_1/new/Unsigned_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Unsigned_Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Verilog Project/Architecture/MCPU/MCPU.srcs/sim_1/new/test_unsigned_divisor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_unsigned_divisor
