Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

------------------------------------------------------------------------------------------
Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------------------------
clk/default_emulate_constraint_mode       1             1961                    0
------------------------------------------------------------------------------------------

Skew Group Summary:
===================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                               Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:setup.early    clk/default_emulate_constraint_mode        -        0.087     0.096     0.093        0.001       ignored                  -         0.009              -
default_emulate_delay_corner:setup.late     clk/default_emulate_constraint_mode    none         0.090     0.100     0.096        0.002       explicit             0.100         0.009    100% {0.090, 0.100}
default_emulate_delay_corner:hold.early     clk/default_emulate_constraint_mode        -        0.087     0.096     0.093        0.001       ignored                  -         0.009              -
default_emulate_delay_corner:hold.late      clk/default_emulate_constraint_mode        -        0.090     0.100     0.096        0.002       ignored                  -         0.009              -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-----------------------------------------------------------------------------------------------------------------------
Timing Corner                               Skew Group                             Min ID    PathID    Max ID    PathID
-----------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:setup.early    clk/default_emulate_constraint_mode    0.087       1       0.096       2
-    min cpuregs_reg[15][17]/CK
-    max mem_rdata_q_reg[25]/CK
default_emulate_delay_corner:setup.late     clk/default_emulate_constraint_mode    0.090       3       0.100       4
-    min cpuregs_reg[15][17]/CK
-    max mem_rdata_q_reg[30]/CK
default_emulate_delay_corner:hold.early     clk/default_emulate_constraint_mode    0.087       5       0.096       6
-    min cpuregs_reg[15][17]/CK
-    max mem_rdata_q_reg[25]/CK
default_emulate_delay_corner:hold.late      clk/default_emulate_constraint_mode    0.090       7       0.100       8
-    min cpuregs_reg[15][17]/CK
-    max mem_rdata_q_reg[30]/CK
-----------------------------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.early, min clock_path:
==================================================================================

PathID    : 1
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[15][17]/CK
Delay     : 0.087

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (123.300,198.835)   34.655   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.038   0.038   0.038  0.067  (122.825,198.610)    0.700     20    
CTS_ccl_a_buf_00050/A
-     CLKBUFX12  rise   0.002   0.041   0.038  -      (89.605,197.105)    34.725   -       
CTS_ccl_a_buf_00050/Y
-     CLKBUFX12  rise   0.046   0.087   0.043  0.060  (89.180,197.445)     0.765    100    
cpuregs_reg[15][17]/CK
-     DFFHQX1    rise   0.000   0.087   0.043  -      (84.475,196.870)     5.280   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.early, max clock_path:
==================================================================================

PathID    : 2
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : is_sb_sh_sw_reg/CK
Delay     : 0.096

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (123.300,198.835)   34.655   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.038   0.038   0.038  0.067  (122.825,198.610)    0.700     20    
CTS_ccl_a_buf_00060/A
-     CLKBUFX12  rise   0.004   0.042   0.038  -      (131.005,104.765)  102.025   -       
CTS_ccl_a_buf_00060/Y
-     CLKBUFX12  rise   0.048   0.091   0.048  0.067  (130.580,105.105)    0.765    100    
is_sb_sh_sw_reg/CK
-     DFFHQX1    rise   0.005   0.096   0.049  -      (159.075,56.650)    76.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.late, min clock_path:
=================================================================================

PathID    : 3
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[15][17]/CK
Delay     : 0.090

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (123.300,198.835)   34.655   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.041   0.041   0.039  0.067  (122.825,198.610)    0.700     20    
CTS_ccl_a_buf_00050/A
-     CLKBUFX12  rise   0.003   0.043   0.039  -      (89.605,197.105)    34.725   -       
CTS_ccl_a_buf_00050/Y
-     CLKBUFX12  rise   0.047   0.090   0.044  0.060  (89.180,197.445)     0.765    100    
cpuregs_reg[15][17]/CK
-     DFFHQX1    rise   0.000   0.090   0.044  -      (84.475,196.870)     5.280   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:setup.late, max clock_path:
=================================================================================

PathID    : 4
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : is_sb_sh_sw_reg/CK
Delay     : 0.100

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (123.300,198.835)   34.655   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.041   0.041   0.039  0.067  (122.825,198.610)    0.700     20    
CTS_ccl_a_buf_00060/A
-     CLKBUFX12  rise   0.004   0.045   0.039  -      (131.005,104.765)  102.025   -       
CTS_ccl_a_buf_00060/Y
-     CLKBUFX12  rise   0.049   0.094   0.050  0.067  (130.580,105.105)    0.765    100    
is_sb_sh_sw_reg/CK
-     DFFHQX1    rise   0.005   0.100   0.050  -      (159.075,56.650)    76.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.early, min clock_path:
=================================================================================

PathID    : 5
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[15][17]/CK
Delay     : 0.087

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (123.300,198.835)   34.655   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.038   0.038   0.038  0.067  (122.825,198.610)    0.700     20    
CTS_ccl_a_buf_00050/A
-     CLKBUFX12  rise   0.002   0.041   0.038  -      (89.605,197.105)    34.725   -       
CTS_ccl_a_buf_00050/Y
-     CLKBUFX12  rise   0.046   0.087   0.043  0.060  (89.180,197.445)     0.765    100    
cpuregs_reg[15][17]/CK
-     DFFHQX1    rise   0.000   0.087   0.043  -      (84.475,196.870)     5.280   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.early, max clock_path:
=================================================================================

PathID    : 6
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : is_sb_sh_sw_reg/CK
Delay     : 0.096

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.009  0.004  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.009  -      (123.300,198.835)   34.655   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.038   0.038   0.038  0.067  (122.825,198.610)    0.700     20    
CTS_ccl_a_buf_00060/A
-     CLKBUFX12  rise   0.004   0.042   0.038  -      (131.005,104.765)  102.025   -       
CTS_ccl_a_buf_00060/Y
-     CLKBUFX12  rise   0.048   0.091   0.048  0.067  (130.580,105.105)    0.765    100    
is_sb_sh_sw_reg/CK
-     DFFHQX1    rise   0.005   0.096   0.049  -      (159.075,56.650)    76.950   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.late, min clock_path:
================================================================================

PathID    : 7
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[15][17]/CK
Delay     : 0.090

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (123.300,198.835)   34.655   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.041   0.041   0.039  0.067  (122.825,198.610)    0.700     20    
CTS_ccl_a_buf_00050/A
-     CLKBUFX12  rise   0.003   0.043   0.039  -      (89.605,197.105)    34.725   -       
CTS_ccl_a_buf_00050/Y
-     CLKBUFX12  rise   0.047   0.090   0.044  0.060  (89.180,197.445)     0.765    100    
cpuregs_reg[15][17]/CK
-     DFFHQX1    rise   0.000   0.090   0.044  -      (84.475,196.870)     5.280   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:hold.late, max clock_path:
================================================================================

PathID    : 8
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : is_sb_sh_sw_reg/CK
Delay     : 0.100

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.017  0.004  (119.900,230.090)  -            1    
CTS_ccl_a_buf_00063/A
-     CLKBUFX16  rise   0.000   0.000   0.017  -      (123.300,198.835)   34.655   -       
CTS_ccl_a_buf_00063/Y
-     CLKBUFX16  rise   0.041   0.041   0.039  0.067  (122.825,198.610)    0.700     20    
CTS_ccl_a_buf_00060/A
-     CLKBUFX12  rise   0.004   0.045   0.039  -      (131.005,104.765)  102.025   -       
CTS_ccl_a_buf_00060/Y
-     CLKBUFX12  rise   0.049   0.094   0.050  0.067  (130.580,105.105)    0.765    100    
is_sb_sh_sw_reg/CK
-     DFFHQX1    rise   0.005   0.100   0.050  -      (159.075,56.650)    76.950   -       
-------------------------------------------------------------------------------------------------


