{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702542320013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702542320013 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 15:25:18 2023 " "Processing started: Thu Dec 14 15:25:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702542320013 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702542320013 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map LAB07 -c LAB07 --generate_functional_sim_netlist " "Command: quartus_map LAB07 -c LAB07 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702542320013 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1702542320344 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(19) " "Verilog HDL warning at SRAM.v(19): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1702542320376 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(24) " "Verilog HDL warning at SRAM.v(24): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1702542320376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "D:/TKHDL/LAB07/SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.v" "" { Text "D:/TKHDL/LAB07/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "MUX21.v" "" { Text "D:/TKHDL/LAB07/MUX21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.v" "" { Text "D:/TKHDL/LAB07/DATAPATH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "D:/TKHDL/LAB07/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUcontrol " "Found entity 1: ALUcontrol" {  } { { "ALUcontrol.v" "" { Text "D:/TKHDL/LAB07/ALUcontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/TKHDL/LAB07/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702542320376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.v" "" { Text "D:/TKHDL/LAB07/Testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702542320392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702542320392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATAPATH " "Elaborating entity \"DATAPATH\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702542320407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SE " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SE\"" {  } { { "DATAPATH.v" "SE" { Text "D:/TKHDL/LAB07/DATAPATH.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R1 " "Elaborating entity \"register\" for hierarchy \"register:R1\"" {  } { { "DATAPATH.v" "R1" { Text "D:/TKHDL/LAB07/DATAPATH.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 MUX21:M1 " "Elaborating entity \"MUX21\" for hierarchy \"MUX21:M1\"" {  } { { "DATAPATH.v" "M1" { Text "D:/TKHDL/LAB07/DATAPATH.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:A1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:A1\"" {  } { { "DATAPATH.v" "A1" { Text "D:/TKHDL/LAB07/DATAPATH.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320471 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OF ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"OF\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/TKHDL/LAB07/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1702542320471 "|DATAPATH|ALU:A1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/TKHDL/LAB07/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1702542320471 "|DATAPATH|ALU:A1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OF ALU.v(9) " "Inferred latch for \"OF\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/TKHDL/LAB07/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1702542320471 "|DATAPATH|ALU:A1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:S1 " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:S1\"" {  } { { "DATAPATH.v" "S1" { Text "D:/TKHDL/LAB07/DATAPATH.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:C1 " "Elaborating entity \"Control\" for hierarchy \"Control:C1\"" {  } { { "DATAPATH.v" "C1" { Text "D:/TKHDL/LAB07/DATAPATH.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUcontrol ALUcontrol:ALUC1 " "Elaborating entity \"ALUcontrol\" for hierarchy \"ALUcontrol:ALUC1\"" {  } { { "DATAPATH.v" "ALUC1" { Text "D:/TKHDL/LAB07/DATAPATH.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320612 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "SRAM:S1\|Sram_rtl_0 " "Inferred RAM node \"SRAM:S1\|Sram_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1702542320706 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "162 " "Inferred 162 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux0\"" {  } { { "ALU.v" "Mux0" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux1\"" {  } { { "ALU.v" "Mux1" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux2\"" {  } { { "ALU.v" "Mux2" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux3\"" {  } { { "ALU.v" "Mux3" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux4\"" {  } { { "ALU.v" "Mux4" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux5\"" {  } { { "ALU.v" "Mux5" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux6\"" {  } { { "ALU.v" "Mux6" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux7\"" {  } { { "ALU.v" "Mux7" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux8\"" {  } { { "ALU.v" "Mux8" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux9\"" {  } { { "ALU.v" "Mux9" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux10\"" {  } { { "ALU.v" "Mux10" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux11\"" {  } { { "ALU.v" "Mux11" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux12\"" {  } { { "ALU.v" "Mux12" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux13\"" {  } { { "ALU.v" "Mux13" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux14\"" {  } { { "ALU.v" "Mux14" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux15\"" {  } { { "ALU.v" "Mux15" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux16\"" {  } { { "ALU.v" "Mux16" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux17\"" {  } { { "ALU.v" "Mux17" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux18\"" {  } { { "ALU.v" "Mux18" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux19\"" {  } { { "ALU.v" "Mux19" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux20\"" {  } { { "ALU.v" "Mux20" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux21\"" {  } { { "ALU.v" "Mux21" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux22\"" {  } { { "ALU.v" "Mux22" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux23\"" {  } { { "ALU.v" "Mux23" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux24\"" {  } { { "ALU.v" "Mux24" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux25\"" {  } { { "ALU.v" "Mux25" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux26\"" {  } { { "ALU.v" "Mux26" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux27\"" {  } { { "ALU.v" "Mux27" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux28\"" {  } { { "ALU.v" "Mux28" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux29\"" {  } { { "ALU.v" "Mux29" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux30\"" {  } { { "ALU.v" "Mux30" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux31\"" {  } { { "ALU.v" "Mux31" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux32\"" {  } { { "ALU.v" "Mux32" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "ALU:A1\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"ALU:A1\|Mux33\"" {  } { { "ALU.v" "Mux33" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux0\"" {  } { { "register.v" "Mux0" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux1\"" {  } { { "register.v" "Mux1" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux2\"" {  } { { "register.v" "Mux2" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux3\"" {  } { { "register.v" "Mux3" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux4\"" {  } { { "register.v" "Mux4" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux5\"" {  } { { "register.v" "Mux5" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux6\"" {  } { { "register.v" "Mux6" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux7\"" {  } { { "register.v" "Mux7" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux8\"" {  } { { "register.v" "Mux8" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux9\"" {  } { { "register.v" "Mux9" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux10\"" {  } { { "register.v" "Mux10" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux11\"" {  } { { "register.v" "Mux11" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux12\"" {  } { { "register.v" "Mux12" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux13\"" {  } { { "register.v" "Mux13" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux14\"" {  } { { "register.v" "Mux14" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux15\"" {  } { { "register.v" "Mux15" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux16 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux16\"" {  } { { "register.v" "Mux16" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux17 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux17\"" {  } { { "register.v" "Mux17" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux18 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux18\"" {  } { { "register.v" "Mux18" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux19 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux19\"" {  } { { "register.v" "Mux19" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux20 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux20\"" {  } { { "register.v" "Mux20" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux21 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux21\"" {  } { { "register.v" "Mux21" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux22 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux22\"" {  } { { "register.v" "Mux22" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux23 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux23\"" {  } { { "register.v" "Mux23" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux24 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux24\"" {  } { { "register.v" "Mux24" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux25 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux25\"" {  } { { "register.v" "Mux25" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux26 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux26\"" {  } { { "register.v" "Mux26" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux27 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux27\"" {  } { { "register.v" "Mux27" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux28 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux28\"" {  } { { "register.v" "Mux28" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux29 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux29\"" {  } { { "register.v" "Mux29" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux30 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux30\"" {  } { { "register.v" "Mux30" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux31 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux31\"" {  } { { "register.v" "Mux31" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux32 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux32\"" {  } { { "register.v" "Mux32" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux33 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux33\"" {  } { { "register.v" "Mux33" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux34 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux34\"" {  } { { "register.v" "Mux34" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux35 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux35\"" {  } { { "register.v" "Mux35" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux36 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux36\"" {  } { { "register.v" "Mux36" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux37 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux37\"" {  } { { "register.v" "Mux37" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux38 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux38\"" {  } { { "register.v" "Mux38" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux39 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux39\"" {  } { { "register.v" "Mux39" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux40 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux40\"" {  } { { "register.v" "Mux40" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux41 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux41\"" {  } { { "register.v" "Mux41" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux42 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux42\"" {  } { { "register.v" "Mux42" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux43 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux43\"" {  } { { "register.v" "Mux43" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux44 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux44\"" {  } { { "register.v" "Mux44" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux45 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux45\"" {  } { { "register.v" "Mux45" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux46 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux46\"" {  } { { "register.v" "Mux46" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux47 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux47\"" {  } { { "register.v" "Mux47" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux48 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux48\"" {  } { { "register.v" "Mux48" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux49 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux49\"" {  } { { "register.v" "Mux49" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux50 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux50\"" {  } { { "register.v" "Mux50" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux51 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux51\"" {  } { { "register.v" "Mux51" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux52 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux52\"" {  } { { "register.v" "Mux52" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux53 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux53\"" {  } { { "register.v" "Mux53" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux54 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux54\"" {  } { { "register.v" "Mux54" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux55 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux55\"" {  } { { "register.v" "Mux55" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux56 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux56\"" {  } { { "register.v" "Mux56" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux57 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux57\"" {  } { { "register.v" "Mux57" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux58 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux58\"" {  } { { "register.v" "Mux58" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux59 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux59\"" {  } { { "register.v" "Mux59" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux60 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux60\"" {  } { { "register.v" "Mux60" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux61 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux61\"" {  } { { "register.v" "Mux61" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux62 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux62\"" {  } { { "register.v" "Mux62" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux63 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux63\"" {  } { { "register.v" "Mux63" { Text "D:/TKHDL/LAB07/register.v" 16 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux64 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux64\"" {  } { { "register.v" "Mux64" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux65 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux65\"" {  } { { "register.v" "Mux65" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux66 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux66\"" {  } { { "register.v" "Mux66" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux67 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux67\"" {  } { { "register.v" "Mux67" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux68 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux68\"" {  } { { "register.v" "Mux68" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux69 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux69\"" {  } { { "register.v" "Mux69" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux70 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux70\"" {  } { { "register.v" "Mux70" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux71 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux71\"" {  } { { "register.v" "Mux71" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux72 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux72\"" {  } { { "register.v" "Mux72" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux73 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux73\"" {  } { { "register.v" "Mux73" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux74 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux74\"" {  } { { "register.v" "Mux74" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux75 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux75\"" {  } { { "register.v" "Mux75" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux76 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux76\"" {  } { { "register.v" "Mux76" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux77 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux77\"" {  } { { "register.v" "Mux77" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux78 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux78\"" {  } { { "register.v" "Mux78" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux79 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux79\"" {  } { { "register.v" "Mux79" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux80 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux80\"" {  } { { "register.v" "Mux80" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux81 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux81\"" {  } { { "register.v" "Mux81" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux82 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux82\"" {  } { { "register.v" "Mux82" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux83 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux83\"" {  } { { "register.v" "Mux83" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux84 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux84\"" {  } { { "register.v" "Mux84" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux85 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux85\"" {  } { { "register.v" "Mux85" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux86 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux86\"" {  } { { "register.v" "Mux86" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux87 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux87\"" {  } { { "register.v" "Mux87" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux88 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux88\"" {  } { { "register.v" "Mux88" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux89 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux89\"" {  } { { "register.v" "Mux89" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux90 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux90\"" {  } { { "register.v" "Mux90" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux91 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux91\"" {  } { { "register.v" "Mux91" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux92 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux92\"" {  } { { "register.v" "Mux92" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux93 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux93\"" {  } { { "register.v" "Mux93" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux94 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux94\"" {  } { { "register.v" "Mux94" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux95 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux95\"" {  } { { "register.v" "Mux95" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux96 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux96\"" {  } { { "register.v" "Mux96" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux97 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux97\"" {  } { { "register.v" "Mux97" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux98 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux98\"" {  } { { "register.v" "Mux98" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux99 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux99\"" {  } { { "register.v" "Mux99" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux100 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux100\"" {  } { { "register.v" "Mux100" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux101 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux101\"" {  } { { "register.v" "Mux101" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux102 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux102\"" {  } { { "register.v" "Mux102" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux103 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux103\"" {  } { { "register.v" "Mux103" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux104 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux104\"" {  } { { "register.v" "Mux104" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux105 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux105\"" {  } { { "register.v" "Mux105" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux106 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux106\"" {  } { { "register.v" "Mux106" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux107 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux107\"" {  } { { "register.v" "Mux107" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux108 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux108\"" {  } { { "register.v" "Mux108" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux109 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux109\"" {  } { { "register.v" "Mux109" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux110 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux110\"" {  } { { "register.v" "Mux110" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux111 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux111\"" {  } { { "register.v" "Mux111" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux112 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux112\"" {  } { { "register.v" "Mux112" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux113 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux113\"" {  } { { "register.v" "Mux113" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux114 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux114\"" {  } { { "register.v" "Mux114" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux115 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux115\"" {  } { { "register.v" "Mux115" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux116 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux116\"" {  } { { "register.v" "Mux116" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux117 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux117\"" {  } { { "register.v" "Mux117" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux118 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux118\"" {  } { { "register.v" "Mux118" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux119 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux119\"" {  } { { "register.v" "Mux119" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux120 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux120\"" {  } { { "register.v" "Mux120" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux121 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux121\"" {  } { { "register.v" "Mux121" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux122 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux122\"" {  } { { "register.v" "Mux122" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux123 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux123\"" {  } { { "register.v" "Mux123" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux124 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux124\"" {  } { { "register.v" "Mux124" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux125 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux125\"" {  } { { "register.v" "Mux125" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux126 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux126\"" {  } { { "register.v" "Mux126" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "register:R1\|Mux127 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"register:R1\|Mux127\"" {  } { { "register.v" "Mux127" { Text "D:/TKHDL/LAB07/register.v" 22 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320706 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1702542320706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM:S1\|altsyncram:Sram_rtl_0 " "Elaborated megafunction instantiation \"SRAM:S1\|altsyncram:Sram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM:S1\|altsyncram:Sram_rtl_0 " "Instantiated megafunction \"SRAM:S1\|altsyncram:Sram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10001 " "Parameter \"NUMWORDS_A\" = \"10001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 10001 " "Parameter \"NUMWORDS_B\" = \"10001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320753 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702542320753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ujc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ujc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ujc1 " "Found entity 1: altsyncram_ujc1" {  } { { "db/altsyncram_ujc1.tdf" "" { Text "D:/TKHDL/LAB07/db/altsyncram_ujc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702542320800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702542320800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3oa " "Found entity 1: decode_3oa" {  } { { "db/decode_3oa.tdf" "" { Text "D:/TKHDL/LAB07/db/decode_3oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702542320911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702542320911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "D:/TKHDL/LAB07/db/mux_0kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702542320942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702542320942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:A1\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"ALU:A1\|lpm_mux:Mux0\"" {  } { { "ALU.v" "" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542320973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:A1\|lpm_mux:Mux0 " "Instantiated megafunction \"ALU:A1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542320973 ""}  } { { "ALU.v" "" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702542320973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "D:/TKHDL/LAB07/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702542321021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702542321021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:A1\|lpm_mux:Mux32 " "Elaborated megafunction instantiation \"ALU:A1\|lpm_mux:Mux32\"" {  } { { "ALU.v" "" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542321068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:A1\|lpm_mux:Mux32 " "Instantiated megafunction \"ALU:A1\|lpm_mux:Mux32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321068 ""}  } { { "ALU.v" "" { Text "D:/TKHDL/LAB07/ALU.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702542321068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:R1\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"register:R1\|lpm_mux:Mux0\"" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542321084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register:R1\|lpm_mux:Mux0 " "Instantiated megafunction \"register:R1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321084 ""}  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702542321084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ioc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ioc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ioc " "Found entity 1: mux_ioc" {  } { { "db/mux_ioc.tdf" "" { Text "D:/TKHDL/LAB07/db/mux_ioc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702542321115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702542321115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:R1\|lpm_mux:Mux30 " "Elaborated megafunction instantiation \"register:R1\|lpm_mux:Mux30\"" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542321178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register:R1\|lpm_mux:Mux30 " "Instantiated megafunction \"register:R1\|lpm_mux:Mux30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321178 ""}  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702542321178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:R1\|lpm_mux:Mux31 " "Elaborated megafunction instantiation \"register:R1\|lpm_mux:Mux31\"" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542321178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register:R1\|lpm_mux:Mux31 " "Instantiated megafunction \"register:R1\|lpm_mux:Mux31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321178 ""}  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702542321178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:R1\|lpm_mux:Mux64 " "Elaborated megafunction instantiation \"register:R1\|lpm_mux:Mux64\"" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542321241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register:R1\|lpm_mux:Mux64 " "Instantiated megafunction \"register:R1\|lpm_mux:Mux64\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321241 ""}  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702542321241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:R1\|lpm_mux:Mux94 " "Elaborated megafunction instantiation \"register:R1\|lpm_mux:Mux94\"" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542321304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register:R1\|lpm_mux:Mux94 " "Instantiated megafunction \"register:R1\|lpm_mux:Mux94\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321304 ""}  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702542321304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:R1\|lpm_mux:Mux95 " "Elaborated megafunction instantiation \"register:R1\|lpm_mux:Mux95\"" {  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702542321320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register:R1\|lpm_mux:Mux95 " "Instantiated megafunction \"register:R1\|lpm_mux:Mux95\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 32 " "Parameter \"LPM_SIZE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 5 " "Parameter \"LPM_WIDTHS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702542321320 ""}  } { { "register.v" "" { Text "D:/TKHDL/LAB07/register.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1702542321320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702542321698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 15:25:21 2023 " "Processing ended: Thu Dec 14 15:25:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702542321698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702542321698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702542321698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702542321698 ""}
