// Seed: 1683370108
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  assign module_1.id_1 = 0;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8 = id_16;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output wor id_2,
    input wand id_3,
    input uwire id_4,
    input tri0 id_5,
    output supply1 id_6,
    input tri id_7,
    input tri0 id_8,
    output tri id_9,
    input supply1 id_10,
    input tri0 id_11
    , id_15,
    output wor id_12,
    output tri1 id_13
    , id_16
);
  assign id_9 = -1'h0 == ~1;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_16,
      id_16,
      id_16,
      id_15
  );
endmodule
