"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/vid_edid_v1_0_0
"C:\Program Files\ModelSim\win64/vmap" vid_edid_v1_0_0 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/vid_edid_v1_0_0
"C:\Program Files\ModelSim\win64/vcom"  -64 -93 -work vid_edid_v1_0_0 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/vid_edid_v1_0_0/.cxl.vhdl.vid_edid_v1_0_0.vid_edid_v1_0_0.nt64.cmf
