INFO: [VRFC 10-163] Analyzing VHDL file "D:/fpga/kitap1b/35_codelock_alt/35_codelock_alt.srcs/sim_1/new/codelock_alt_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'codelock_alt_sim'
