{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.0 Build 33 02/05/2007 SJ Full Version " "Info: Version 7.0 Build 33 02/05/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 09 01:15:20 2014 " "Info: Processing started: Sun Mar 09 01:15:20 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off StepperMotor -c StepperMotor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off StepperMotor -c StepperMotor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 160 312 480 176 "SW\[17\]" "" } { 248 296 464 264 "SW\[16\]" "" } } } } { "c:/altera/70/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/70/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 640 704 768 720 "inst3" "" } } } } { "c:/altera/70/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/70/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 656 592 656 736 "inst" "" } } } } { "c:/altera/70/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/70/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SW\[17\] register register inst inst 450.05 MHz Internal " "Info: Clock \"SW\[17\]\" Internal fmax is restricted to 450.05 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X27_Y12_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y12_N17; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 656 592 656 736 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns inst~3 2 COMB LCCOMB_X27_Y12_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y12_N16; Fanout = 1; COMB Node = 'inst~3'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { inst inst~3 } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 656 592 656 736 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns inst 3 REG LCFF_X27_Y12_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X27_Y12_N17; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst~3 inst } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 656 592 656 736 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { inst inst~3 inst } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { inst inst~3 inst } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 2.971 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[17\]\" to destination register is 2.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 160 312 480 176 "SW\[17\]" "" } { 248 296 464 264 "SW\[16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.537 ns) 2.971 ns inst 2 REG LCFF_X27_Y12_N17 3 " "Info: 2: + IC(1.582 ns) + CELL(0.537 ns) = 2.971 ns; Loc. = LCFF_X27_Y12_N17; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { SW[17] inst } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 656 592 656 736 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 46.75 % ) " "Info: Total cell delay = 1.389 ns ( 46.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 53.25 % ) " "Info: Total interconnect delay = 1.582 ns ( 53.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.971 ns" { SW[17] inst } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "2.971 ns" { SW[17] SW[17]~combout inst } { 0.000ns 0.000ns 1.582ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 2.971 ns - Longest register " "Info: - Longest clock path from clock \"SW\[17\]\" to source register is 2.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 160 312 480 176 "SW\[17\]" "" } { 248 296 464 264 "SW\[16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.537 ns) 2.971 ns inst 2 REG LCFF_X27_Y12_N17 3 " "Info: 2: + IC(1.582 ns) + CELL(0.537 ns) = 2.971 ns; Loc. = LCFF_X27_Y12_N17; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { SW[17] inst } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 656 592 656 736 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 46.75 % ) " "Info: Total cell delay = 1.389 ns ( 46.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.582 ns ( 53.25 % ) " "Info: Total interconnect delay = 1.582 ns ( 53.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.971 ns" { SW[17] inst } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "2.971 ns" { SW[17] SW[17]~combout inst } { 0.000ns 0.000ns 1.582ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.971 ns" { SW[17] inst } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "2.971 ns" { SW[17] SW[17]~combout inst } { 0.000ns 0.000ns 1.582ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.971 ns" { SW[17] inst } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "2.971 ns" { SW[17] SW[17]~combout inst } { 0.000ns 0.000ns 1.582ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 656 592 656 736 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 656 592 656 736 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { inst inst~3 inst } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { inst inst~3 inst } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.971 ns" { SW[17] inst } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "2.971 ns" { SW[17] SW[17]~combout inst } { 0.000ns 0.000ns 1.582ns } { 0.000ns 0.852ns 0.537ns } "" } } { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.971 ns" { SW[17] inst } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "2.971 ns" { SW[17] SW[17]~combout inst } { 0.000ns 0.000ns 1.582ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { inst } {  } {  } "" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 656 592 656 736 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "SW\[17\] LEDG\[1\] inst4 10.844 ns register " "Info: tco from clock \"SW\[17\]\" to destination pin \"LEDG\[1\]\" through register \"inst4\" is 10.844 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 5.524 ns + Longest register " "Info: + Longest clock path from clock \"SW\[17\]\" to source register is 5.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 160 312 480 176 "SW\[17\]" "" } { 248 296 464 264 "SW\[16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.787 ns) 3.221 ns inst 2 REG LCFF_X27_Y12_N17 3 " "Info: 2: + IC(1.582 ns) + CELL(0.787 ns) = 3.221 ns; Loc. = LCFF_X27_Y12_N17; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { SW[17] inst } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 656 592 656 736 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 4.298 ns inst3 3 REG LCFF_X27_Y12_N3 3 " "Info: 3: + IC(0.290 ns) + CELL(0.787 ns) = 4.298 ns; Loc. = LCFF_X27_Y12_N3; Fanout = 3; REG Node = 'inst3'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { inst inst3 } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 640 704 768 720 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.537 ns) 5.524 ns inst4 4 REG LCFF_X31_Y12_N9 2 " "Info: 4: + IC(0.689 ns) + CELL(0.537 ns) = 5.524 ns; Loc. = LCFF_X31_Y12_N9; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { inst3 inst4 } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 624 824 888 704 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.963 ns ( 53.64 % ) " "Info: Total cell delay = 2.963 ns ( 53.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.561 ns ( 46.36 % ) " "Info: Total interconnect delay = 2.561 ns ( 46.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "5.524 ns" { SW[17] inst inst3 inst4 } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "5.524 ns" { SW[17] SW[17]~combout inst inst3 inst4 } { 0.000ns 0.000ns 1.582ns 0.290ns 0.689ns } { 0.000ns 0.852ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 624 824 888 704 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.070 ns + Longest register pin " "Info: + Longest register to pin delay is 5.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4 1 REG LCFF_X31_Y12_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y12_N9; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 624 824 888 704 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.262 ns) + CELL(2.808 ns) 5.070 ns LEDG\[1\] 2 PIN PIN_AF22 0 " "Info: 2: + IC(2.262 ns) + CELL(2.808 ns) = 5.070 ns; Loc. = PIN_AF22; Fanout = 0; PIN Node = 'LEDG\[1\]'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { inst4 LEDG[1] } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 288 664 840 304 "LEDG\[0\]" "" } { 528 920 1096 544 "LEDG\[3\]" "" } { 544 920 1096 560 "LEDG\[2\]" "" } { 560 920 1096 576 "LEDG\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 55.38 % ) " "Info: Total cell delay = 2.808 ns ( 55.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.262 ns ( 44.62 % ) " "Info: Total interconnect delay = 2.262 ns ( 44.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { inst4 LEDG[1] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { inst4 LEDG[1] } { 0.000ns 2.262ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "5.524 ns" { SW[17] inst inst3 inst4 } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "5.524 ns" { SW[17] SW[17]~combout inst inst3 inst4 } { 0.000ns 0.000ns 1.582ns 0.290ns 0.689ns } { 0.000ns 0.852ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "5.070 ns" { inst4 LEDG[1] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "5.070 ns" { inst4 LEDG[1] } { 0.000ns 2.262ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[17\] GPIO_0\[0\] 13.245 ns Longest " "Info: Longest tpd from source pin \"SW\[17\]\" to destination pin \"GPIO_0\[0\]\" is 13.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 160 312 480 176 "SW\[17\]" "" } { 248 296 464 264 "SW\[16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.554 ns) + CELL(0.413 ns) 6.819 ns inst1 2 COMB LCCOMB_X27_Y12_N22 3 " "Info: 2: + IC(5.554 ns) + CELL(0.413 ns) = 6.819 ns; Loc. = LCCOMB_X27_Y12_N22; Fanout = 3; COMB Node = 'inst1'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "5.967 ns" { SW[17] inst1 } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 152 520 584 200 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.764 ns) + CELL(2.662 ns) 13.245 ns GPIO_0\[0\] 3 PIN PIN_D25 0 " "Info: 3: + IC(3.764 ns) + CELL(2.662 ns) = 13.245 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'GPIO_0\[0\]'" {  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "6.426 ns" { inst1 GPIO_0[0] } "NODE_NAME" } } { "StepperMotor.bdf" "" { Schematic "C:/ALTERA/Altera/Project/MY/SteperM/StepperMotor.bdf" { { 224 672 848 240 "GPIO_0\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.927 ns ( 29.65 % ) " "Info: Total cell delay = 3.927 ns ( 29.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.318 ns ( 70.35 % ) " "Info: Total interconnect delay = 9.318 ns ( 70.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/70/quartus/bin/TimingClosureFloorplan.fld" "" "13.245 ns" { SW[17] inst1 GPIO_0[0] } "NODE_NAME" } } { "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/70/quartus/bin/Technology_Viewer.qrui" "13.245 ns" { SW[17] SW[17]~combout inst1 GPIO_0[0] } { 0.000ns 0.000ns 5.554ns 3.764ns } { 0.000ns 0.852ns 0.413ns 2.662ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "102 " "Info: Allocated 102 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 09 01:15:20 2014 " "Info: Processing ended: Sun Mar 09 01:15:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
