C:/Users/Yuson/Documents/Verilog/final/JAM/JAM.v {1 {vlog -work work -stats=none C:/Users/Yuson/Documents/Verilog/final/JAM/JAM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module JAM

Top level modules:
	JAM

} {} {}} C:/Users/Yuson/Documents/Verilog/final/JAM/tb.sv {1 {vlog -work work -sv -stats=none C:/Users/Yuson/Documents/Verilog/final/JAM/tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testfixture

Top level modules:
	testfixture

} {} {}}
