#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jul 29 10:59:52 2019
# Process ID: 7744
# Current directory: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3316 C:\Users\felix\Desktop\VHDL\Stimulator_FPGA\project_3\project_3.xpr
# Log file: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/vivado.log
# Journal file: C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.xpr
open_project C:/Users/felix/Desktop/VHDL/SPI_DEMO/SPI_DEMO.xpr
update_compile_order -fileset sources_1
current_project project_3
add_files -fileset constrs_1 -norecurse C:/Users/felix/Desktop/VHDL/SPI_DEMO/SPI_DEMO.srcs/constrs_1/imports/Documents/Arty-A7-35-Master.xdc
import_files -fileset constrs_1 C:/Users/felix/Desktop/VHDL/SPI_DEMO/SPI_DEMO.srcs/constrs_1/imports/Documents/Arty-A7-35-Master.xdc
set_property target_language VHDL [current_project]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
current_wave_config {TB_behav.wcfg}
add_wave {{/ChannelTB/UUT/TX_Done}} 
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
current_wave_config {TB_behav.wcfg}
add_wave {{/ChannelTB/UUT/TX_Done}} 
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
current_wave_config {TB_behav.wcfg}
add_wave {{/ChannelTB/UUT/\MemArray(0)\/MemoryX/WRCNT}} 
current_wave_config {TB_behav.wcfg}
add_wave {{/ChannelTB/UUT/\MemArray(0)\/MemoryX/rdcnt}} 
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
current_project SPI_DEMO
close_project
current_wave_config {TB_behav.wcfg}
add_wave {{/ChannelTB/UUT/\MemArray(0)\/MemoryX/Write}} 
current_wave_config {TB_behav.wcfg}
add_wave {{/ChannelTB/UUT/\MemArray(0)\/MemoryX/Write_Z1}} 
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
current_wave_config {TB_behav.wcfg}
add_wave {{/ChannelTB/UUT/WriteMemA}} 
current_wave_config {TB_behav.wcfg}
add_wave {{/ChannelTB/UUT/WriteMem}} 
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
current_wave_config {TB_behav.wcfg}
add_wave {{/ChannelTB/UUT/\MemArray(0)\/MemoryX/memory}} 
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
report_utilization -name utilization_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation -simset [get_filesets sim_2 ] -mode post-synthesis -type functional
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
add_bp {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd} 159
remove_bps -file {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd} -line 159
add_bp {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd} 195
remove_bps -file {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd} -line 195
run all
run all
run all
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
add_bp {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd} 69
remove_bps -file {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd} -line 69
add_bp {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd} 69
remove_bps -file {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sim_2/new/ChannelTB.vhd} -line 69
run all
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
add_bp {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd} 162
remove_bps -file {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/project_3.srcs/sources_1/new/DataSource.vhd} -line 162
run 100 ms
run 100 ms
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
run all
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
launch_simulation -simset [get_filesets sim_2 ]
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
close_sim
launch_simulation -simset [get_filesets sim_2 ]
open_wave_config C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg
source ChannelTB.tcl
save_wave_config {C:/Users/felix/Desktop/VHDL/Stimulator_FPGA/project_3/TB_behav.wcfg}
close_sim
