INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
WARNING: [VRFC 10-2938] 'rd_idex' is already implicitly declared on line 88 [C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/cpu_top.v:165]
WARNING: [VRFC 10-2938] 'mem_read_idex' is already implicitly declared on line 87 [C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/cpu_top.v:170]
WARNING: [VRFC 10-2938] 'rd_exmem' is already implicitly declared on line 240 [C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/cpu_top.v:327]
WARNING: [VRFC 10-2938] 'reg_write_exmem' is already implicitly declared on line 239 [C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/cpu_top.v:331]
WARNING: [VRFC 10-2938] 'rd_mwb' is already implicitly declared on line 242 [C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/cpu_top.v:406]
WARNING: [VRFC 10-2938] 'reg_write_mwb' is already implicitly declared on line 241 [C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/cpu_top.v:407]
WARNING: [VRFC 10-3380] identifier 'hdu_pc_en' is used before its declaration [C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/cpu_top.v:35]
WARNING: [VRFC 10-3380] identifier 'hdu_ifid_we' is used before its declaration [C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/cpu_top.v:66]
WARNING: [VRFC 10-3380] identifier 'alu_result_exmem' is used before its declaration [C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/cpu_top.v:260]
WARNING: [VRFC 10-3380] identifier 'alu_result_exmem' is used before its declaration [C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/cpu_top.v:268]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/dmem_rv32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_rv32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/ex_mem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/ex_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/id_ex_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/if_id_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/imem_simple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_simple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/mem_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/mem_wb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ignac/Downloads/project_1/project_1.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
