// Seed: 1777478091
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5
);
  always #1 @(posedge id_3);
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd40
) (
    output supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output tri _id_4,
    output uwire id_5,
    output uwire id_6,
    input wire id_7,
    input tri0 id_8,
    output supply1 id_9,
    input tri id_10,
    input uwire id_11,
    input tri id_12
    , id_38,
    input tri1 id_13,
    input wand id_14,
    input tri id_15,
    input supply1 id_16,
    input supply0 id_17,
    output uwire id_18,
    output uwire id_19,
    output wand id_20,
    input supply0 id_21,
    input wire id_22,
    input wor id_23,
    input tri0 id_24,
    input wand id_25,
    output tri0 id_26,
    output wand id_27,
    output supply0 id_28,
    output supply0 id_29,
    input supply0 id_30,
    output supply1 id_31,
    input tri1 id_32
    , id_39,
    input tri id_33,
    output wor id_34,
    output uwire id_35,
    output tri id_36
);
  wire [!  1 : -1  +  1] id_40;
  module_0 modCall_1 (
      id_25,
      id_16,
      id_35,
      id_21,
      id_3,
      id_13
  );
  assign modCall_1.id_1 = 0;
  wire id_41;
  wire id_42;
  ;
  assign id_6 = -1;
  logic [-1 : 1] id_43;
  ;
  logic [id_4 : -1] id_44 = 1;
endmodule
