

================================================================
== Vitis HLS Report for 'Conv_sysarr_dbbuf'
================================================================
* Date:           Thu Jan  6 19:32:18 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.186 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------+---------+-----------------+------------------+-----------+-----------+--------------+----------+
        |                                                            |      Latency (cycles)     |     Iteration    |  Initiation Interval  |     Trip     |          |
        |                          Loop Name                         |   min   |       max       |      Latency     |  achieved |   target  |     Count    | Pipelined|
        +------------------------------------------------------------+---------+-----------------+------------------+-----------+-----------+--------------+----------+
        |- VITIS_LOOP_68_1                                           |        0|              255|                 2|          1|          1|    0 ~ 255   |    yes   |
        |- VITIS_LOOP_72_2                                           |        ?|                ?|                 2|          1|          1|             ?|    yes   |
        |- VITIS_LOOP_76_3                                           |        0|         16581375|                 2|          1|          1| 0 ~ 16581375 |    yes   |
        |- VITIS_LOOP_81_4_VITIS_LOOP_82_5                           |        0|  134541371285370| 22 ~ 33898052730 |          -|          -|   0 ~ 3969   |    no    |
        | + VITIS_LOOP_88_8                                          |       16|           260124|     4 ~ 65031    |          -|          -|             4|    no    |
        |  ++ VITIS_LOOP_89_9_VITIS_LOOP_90_10                       |        0|            65027|                 4|          1|          1|   0 ~ 65025  |    yes   |
        | + VITIS_LOOP_100_11_VITIS_LOOP_102_12                      |        0|      33897792600|    84 ~ 521304   |          -|          -|   0 ~ 65025  |    no    |
        |  ++ VITIS_LOOP_121_15_VITIS_LOOP_123_16_VITIS_LOOP_124_17  |        4|           260104|                 6|          1|          1|  0 ~ 260100  |    yes   |
        |  ++ VITIS_LOOP_139_18                                      |       67|           261187|                48|          4|          1|   6 ~ 65286  |    yes   |
        |- VITIS_LOOP_201_22_VITIS_LOOP_202_23_VITIS_LOOP_203_24     |        2|         16386303|                 5|          1|          1| 0 ~ 16386300 |    yes   |
        +------------------------------------------------------------+---------+-----------------+------------------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 4
  * Pipeline-4: initiation interval (II) = 1, depth = 6
  * Pipeline-5: initiation interval (II) = 4, depth = 48
  * Pipeline-6: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 105
* Pipeline : 7
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 12 13 }
  Pipeline-2 : II = 1, D = 2, States = { 18 19 }
  Pipeline-3 : II = 1, D = 4, States = { 24 25 26 27 }
  Pipeline-4 : II = 1, D = 6, States = { 41 42 43 44 45 46 }
  Pipeline-5 : II = 4, D = 48, States = { 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 }
  Pipeline-6 : II = 1, D = 5, States = { 100 101 102 103 104 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 14 13 
13 --> 12 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 20 19 
19 --> 18 
20 --> 21 
21 --> 97 22 
22 --> 23 29 
23 --> 24 
24 --> 28 25 
25 --> 26 
26 --> 27 
27 --> 24 
28 --> 22 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 21 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 47 46 
46 --> 41 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 96 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 48 
96 --> 32 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 105 103 
103 --> 104 
104 --> 100 
105 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%bias_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 106 'alloca' 'bias_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%bias_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 107 'alloca' 'bias_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%bias_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 108 'alloca' 'bias_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%bias_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 109 'alloca' 'bias_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%weight_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 110 'alloca' 'weight_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%weight_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 111 'alloca' 'weight_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%weight_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 112 'alloca' 'weight_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%weight_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 113 'alloca' 'weight_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%data_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 114 'alloca' 'data_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%data_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 115 'alloca' 'data_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%data_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 116 'alloca' 'data_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%data_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 117 'alloca' 'data_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%data_l1_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 118 'alloca' 'data_l1_0_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%data_l1_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 119 'alloca' 'data_l1_1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%data_l1_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 120 'alloca' 'data_l1_2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%data_l1_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 121 'alloca' 'data_l1_3_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%output_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 122 'alloca' 'output_l1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%output_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 123 'alloca' 'output_l1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%output_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 124 'alloca' 'output_l1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%output_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 125 'alloca' 'output_l1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 126 [1/1] (1.59ns)   --->   "%bias_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V"   --->   Operation 126 'read' 'bias_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%K = trunc i64 %bias_in_V_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:53]   --->   Operation 127 'trunc' 'K' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.59>
ST_2 : Operation 128 [1/1] (1.59ns)   --->   "%bias_in_V_read_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read"   --->   Operation 128 'read' 'bias_in_V_read_1' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%C = trunc i64 %bias_in_V_read_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55]   --->   Operation 129 'trunc' 'C' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 130 [1/1] (1.59ns)   --->   "%bias_in_V_read_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_1"   --->   Operation 130 'read' 'bias_in_V_read_2' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%WH = trunc i64 %bias_in_V_read_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:57]   --->   Operation 131 'trunc' 'WH' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.59>
ST_4 : Operation 132 [1/1] (1.59ns)   --->   "%bias_in_V_read_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_2"   --->   Operation 132 'read' 'bias_in_V_read_3' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%WH_in = trunc i64 %bias_in_V_read_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 133 'trunc' 'WH_in' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.59>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 134 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %bias_in_V"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weight_in_V"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out_V, void @empty_3, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %conv_out_V"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i8 %K" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:53]   --->   Operation 143 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i8 %C" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55]   --->   Operation 144 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i8 %C" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55]   --->   Operation 145 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:57]   --->   Operation 146 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:57]   --->   Operation 147 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i8 %WH_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 148 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i8 %WH_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 149 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (1.59ns)   --->   "%bias_in_V_read_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_3"   --->   Operation 150 'read' 'bias_in_V_read_4' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%RS = trunc i64 %bias_in_V_read_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65]   --->   Operation 151 'trunc' 'RS' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i8 %RS" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65]   --->   Operation 152 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.60ns)   --->   "%br_ln68 = br void %bb980" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68]   --->   Operation 153 'br' 'br_ln68' <Predicate = true> <Delay = 0.60>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%k = phi i8 %add_ln68, void %bb980.split119, i8, void %bb981" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68]   --->   Operation 154 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 155 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.58ns)   --->   "%icmp_ln68 = icmp_eq  i8 %k, i8 %K" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68]   --->   Operation 156 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 157 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.70ns)   --->   "%add_ln68 = add i8 %k, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68]   --->   Operation 158 'add' 'add_ln68' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %bb980.split, void %._crit_edge320.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68]   --->   Operation 159 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i8 %k" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 160 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %k, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 161 'partselect' 'lshr_ln' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.65ns)   --->   "%switch_ln70 = switch i2 %trunc_ln70, void %branch3, i2, void %branch0, i2, void %branch1, i2, void %branch2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 162 'switch' 'switch_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.65>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb980"   --->   Operation 163 'br' 'br_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68]   --->   Operation 164 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (1.59ns)   --->   "%bias_in_V_read_5 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read, i64 %bias_in_V_read_1, i64 %bias_in_V_read_2, i64 %bias_in_V_read_3, i64 %bias_in_V_read_4"   --->   Operation 165 'read' 'bias_in_V_read_5' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i64 %bias_in_V_read_5"   --->   Operation 166 'trunc' 'trunc_ln708' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i6 %lshr_ln" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 167 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%bias_l2_0_addr = getelementptr i8 %bias_l2_0, i64, i64 %zext_ln70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 168 'getelementptr' 'bias_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%bias_l2_1_addr = getelementptr i8 %bias_l2_1, i64, i64 %zext_ln70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 169 'getelementptr' 'bias_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%bias_l2_2_addr = getelementptr i8 %bias_l2_2, i64, i64 %zext_ln70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 170 'getelementptr' 'bias_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%bias_l2_3_addr = getelementptr i8 %bias_l2_3, i64, i64 %zext_ln70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 171 'getelementptr' 'bias_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (1.15ns)   --->   "%store_ln70 = store i8 %trunc_ln708, i9 %bias_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 172 'store' 'store_ln70' <Predicate = (trunc_ln70 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln70 = br void %bb980.split119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 173 'br' 'br_ln70' <Predicate = (trunc_ln70 == 2)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (1.15ns)   --->   "%store_ln70 = store i8 %trunc_ln708, i9 %bias_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 174 'store' 'store_ln70' <Predicate = (trunc_ln70 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln70 = br void %bb980.split119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 175 'br' 'br_ln70' <Predicate = (trunc_ln70 == 1)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (1.15ns)   --->   "%store_ln70 = store i8 %trunc_ln708, i9 %bias_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 176 'store' 'store_ln70' <Predicate = (trunc_ln70 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln70 = br void %bb980.split119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 177 'br' 'br_ln70' <Predicate = (trunc_ln70 == 0)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (1.15ns)   --->   "%store_ln70 = store i8 %trunc_ln708, i9 %bias_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 178 'store' 'store_ln70' <Predicate = (trunc_ln70 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln70 = br void %bb980.split119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70]   --->   Operation 179 'br' 'br_ln70' <Predicate = (trunc_ln70 == 3)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 2.08>
ST_8 : Operation 180 [1/1] (1.55ns)   --->   "%tmp = mul i16 %zext_ln55_1, i16 %zext_ln53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55]   --->   Operation 180 'mul' 'tmp' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_cast = zext i16 %tmp" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55]   --->   Operation 181 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (1.55ns)   --->   "%tmp1 = mul i16 %zext_ln65, i16 %zext_ln65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65]   --->   Operation 182 'mul' 'tmp1' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i16 %tmp1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65]   --->   Operation 183 'zext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65]   --->   Operation 184 'mul' 'mul42' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 7> <Delay = 0.53>
ST_9 : Operation 185 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65]   --->   Operation 185 'mul' 'mul42' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 8> <Delay = 0.53>
ST_10 : Operation 186 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65]   --->   Operation 186 'mul' 'mul42' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 9> <Delay = 0.60>
ST_11 : Operation 187 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul42 = mul i32 %tmp1_cast, i32 %tmp_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65]   --->   Operation 187 'mul' 'mul42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 188 [1/1] (0.60ns)   --->   "%br_ln72 = br void %bb979" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:72]   --->   Operation 188 'br' 'br_ln72' <Predicate = true> <Delay = 0.60>

State 12 <SV = 10> <Delay = 0.98>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%k_1 = phi i32 %add_ln72, void %bb979.split134, i32, void %._crit_edge320.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:72]   --->   Operation 189 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 190 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 191 [1/1] (0.85ns)   --->   "%icmp_ln72 = icmp_eq  i32 %k_1, i32 %mul42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:72]   --->   Operation 191 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 192 [1/1] (0.88ns)   --->   "%add_ln72 = add i32 %k_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:72]   --->   Operation 192 'add' 'add_ln72' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %bb979.split, void %._crit_edge313.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:72]   --->   Operation 193 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i32 %k_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 194 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %k_1, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 195 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (0.65ns)   --->   "%switch_ln74 = switch i2 %trunc_ln74, void %branch7, i2, void %branch4, i2, void %branch5, i2, void %branch6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 196 'switch' 'switch_ln74' <Predicate = (!icmp_ln72)> <Delay = 0.65>
ST_12 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb979"   --->   Operation 197 'br' 'br_ln0' <Predicate = (!icmp_ln72)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 2.75>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:72]   --->   Operation 198 'specloopname' 'specloopname_ln72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (1.59ns)   --->   "%weight_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %weight_in_V"   --->   Operation 199 'read' 'weight_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = trunc i64 %weight_in_V_read"   --->   Operation 200 'trunc' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i9 %lshr_ln1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 201 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 202 'getelementptr' 'weight_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 203 'getelementptr' 'weight_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 204 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 204 'getelementptr' 'weight_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 205 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 205 'getelementptr' 'weight_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 206 [1/1] (1.15ns)   --->   "%store_ln74 = store i8 %trunc_ln708_1, i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 206 'store' 'store_ln74' <Predicate = (trunc_ln74 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln74 = br void %bb979.split134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 207 'br' 'br_ln74' <Predicate = (trunc_ln74 == 2)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (1.15ns)   --->   "%store_ln74 = store i8 %trunc_ln708_1, i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 208 'store' 'store_ln74' <Predicate = (trunc_ln74 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln74 = br void %bb979.split134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 209 'br' 'br_ln74' <Predicate = (trunc_ln74 == 1)> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (1.15ns)   --->   "%store_ln74 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 210 'store' 'store_ln74' <Predicate = (trunc_ln74 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln74 = br void %bb979.split134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 211 'br' 'br_ln74' <Predicate = (trunc_ln74 == 0)> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (1.15ns)   --->   "%store_ln74 = store i8 %trunc_ln708_1, i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 212 'store' 'store_ln74' <Predicate = (trunc_ln74 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln74 = br void %bb979.split134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74]   --->   Operation 213 'br' 'br_ln74' <Predicate = (trunc_ln74 == 3)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 2.08>
ST_14 : Operation 214 [1/1] (1.55ns)   --->   "%tmp2 = mul i16 %zext_ln55_1, i16 %zext_ln61_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55]   --->   Operation 214 'mul' 'tmp2' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i16 %tmp2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55]   --->   Operation 215 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul55 = mul i24 %tmp2_cast, i24 %zext_ln61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55]   --->   Operation 216 'mul' 'mul55' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 12> <Delay = 0.53>
ST_15 : Operation 217 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul55 = mul i24 %tmp2_cast, i24 %zext_ln61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55]   --->   Operation 217 'mul' 'mul55' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 13> <Delay = 0.53>
ST_16 : Operation 218 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul55 = mul i24 %tmp2_cast, i24 %zext_ln61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55]   --->   Operation 218 'mul' 'mul55' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 14> <Delay = 0.60>
ST_17 : Operation 219 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul55 = mul i24 %tmp2_cast, i24 %zext_ln61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55]   --->   Operation 219 'mul' 'mul55' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 220 [1/1] (0.60ns)   --->   "%br_ln76 = br void %bb978" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 220 'br' 'br_ln76' <Predicate = true> <Delay = 0.60>

State 18 <SV = 15> <Delay = 0.88>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%k_2 = phi i24 %add_ln76, void %bb978.split254, i24, void %._crit_edge313.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 221 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 222 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.76ns)   --->   "%icmp_ln76 = icmp_eq  i24 %k_2, i24 %mul55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 223 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 224 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.83ns)   --->   "%add_ln76 = add i24 %k_2, i24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 225 'add' 'add_ln76' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %bb978.split, void %._crit_edge306.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 226 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i24 %k_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 227 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i24.i32.i32, i24 %k_2, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 228 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.65ns)   --->   "%switch_ln78 = switch i2 %trunc_ln78, void %branch11, i2, void %branch8, i2, void %branch9, i2, void %branch10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 229 'switch' 'switch_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.65>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb978"   --->   Operation 230 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 19 <SV = 16> <Delay = 2.75>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 231 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (1.59ns)   --->   "%data_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V"   --->   Operation 232 'read' 'data_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = trunc i64 %data_in_V_read"   --->   Operation 233 'trunc' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i9 %lshr_ln2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 234 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %zext_ln78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 235 'getelementptr' 'data_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.00ns)   --->   "%data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %zext_ln78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 236 'getelementptr' 'data_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %zext_ln78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 237 'getelementptr' 'data_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %zext_ln78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 238 'getelementptr' 'data_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (1.15ns)   --->   "%store_ln78 = store i8 %trunc_ln708_2, i9 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 239 'store' 'store_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln78 = br void %bb978.split254" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 240 'br' 'br_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (1.15ns)   --->   "%store_ln78 = store i8 %trunc_ln708_2, i9 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 241 'store' 'store_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln78 = br void %bb978.split254" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 242 'br' 'br_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (1.15ns)   --->   "%store_ln78 = store i8 %trunc_ln708_2, i9 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 243 'store' 'store_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln78 = br void %bb978.split254" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 244 'br' 'br_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (1.15ns)   --->   "%store_ln78 = store i8 %trunc_ln708_2, i9 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 245 'store' 'store_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_19 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln78 = br void %bb978.split254" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 246 'br' 'br_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 0.00>

State 20 <SV = 16> <Delay = 2.33>
ST_20 : Operation 247 [1/1] (0.00ns)   --->   "%arrayidx1922_promoted615 = alloca i32"   --->   Operation 247 'alloca' 'arrayidx1922_promoted615' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 248 [1/1] (0.00ns)   --->   "%arrayidx2284_promoted622 = alloca i32"   --->   Operation 248 'alloca' 'arrayidx2284_promoted622' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%arrayidx1922_1347_promoted629 = alloca i32"   --->   Operation 249 'alloca' 'arrayidx1922_1347_promoted629' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%arrayidx2284_1349_promoted636 = alloca i32"   --->   Operation 250 'alloca' 'arrayidx2284_1349_promoted636' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (0.00ns)   --->   "%arrayidx1922_2385_promoted643 = alloca i32"   --->   Operation 251 'alloca' 'arrayidx1922_2385_promoted643' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "%arrayidx2284_2387_promoted650 = alloca i32"   --->   Operation 252 'alloca' 'arrayidx2284_2387_promoted650' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "%arrayidx2284_3425_promoted657 = alloca i32"   --->   Operation 253 'alloca' 'arrayidx2284_3425_promoted657' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 254 [1/1] (0.00ns)   --->   "%arrayidx1922_1_promoted664 = alloca i32"   --->   Operation 254 'alloca' 'arrayidx1922_1_promoted664' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 255 [1/1] (0.00ns)   --->   "%arrayidx2284_1_promoted671 = alloca i32"   --->   Operation 255 'alloca' 'arrayidx2284_1_promoted671' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 256 [1/1] (0.00ns)   --->   "%arrayidx1922_1_1_promoted678 = alloca i32"   --->   Operation 256 'alloca' 'arrayidx1922_1_1_promoted678' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 257 [1/1] (0.00ns)   --->   "%arrayidx2284_1_1_promoted685 = alloca i32"   --->   Operation 257 'alloca' 'arrayidx2284_1_1_promoted685' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%arrayidx1922_1_2_promoted692 = alloca i32"   --->   Operation 258 'alloca' 'arrayidx1922_1_2_promoted692' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%arrayidx2284_1_2_promoted699 = alloca i32"   --->   Operation 259 'alloca' 'arrayidx2284_1_2_promoted699' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%arrayidx2284_1_3_promoted706 = alloca i32"   --->   Operation 260 'alloca' 'arrayidx2284_1_3_promoted706' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.00ns)   --->   "%arrayidx1922_2_promoted713 = alloca i32"   --->   Operation 261 'alloca' 'arrayidx1922_2_promoted713' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 262 [1/1] (0.00ns)   --->   "%arrayidx2284_2_promoted720 = alloca i32"   --->   Operation 262 'alloca' 'arrayidx2284_2_promoted720' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%arrayidx1922_2_1_promoted727 = alloca i32"   --->   Operation 263 'alloca' 'arrayidx1922_2_1_promoted727' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%arrayidx2284_2_1_promoted734 = alloca i32"   --->   Operation 264 'alloca' 'arrayidx2284_2_1_promoted734' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%arrayidx1922_2_2_promoted741 = alloca i32"   --->   Operation 265 'alloca' 'arrayidx1922_2_2_promoted741' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 266 [1/1] (0.00ns)   --->   "%arrayidx2284_2_2_promoted748 = alloca i32"   --->   Operation 266 'alloca' 'arrayidx2284_2_2_promoted748' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 267 [1/1] (0.00ns)   --->   "%arrayidx2284_2_3_promoted755 = alloca i32"   --->   Operation 267 'alloca' 'arrayidx2284_2_3_promoted755' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 268 [1/1] (0.00ns)   --->   "%arrayidx1922_3_promoted762 = alloca i32"   --->   Operation 268 'alloca' 'arrayidx1922_3_promoted762' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%arrayidx1922_3_1_promoted769 = alloca i32"   --->   Operation 269 'alloca' 'arrayidx1922_3_1_promoted769' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%arrayidx1922_3_2_promoted776 = alloca i32"   --->   Operation 270 'alloca' 'arrayidx1922_3_2_promoted776' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 271 [1/1] (1.55ns)   --->   "%mul152 = mul i16 %zext_ln57_1, i16 %zext_ln57_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:57]   --->   Operation 271 'mul' 'mul152' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i16 %mul152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 272 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i16 %mul152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202]   --->   Operation 273 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln3_cast48 = zext i8 %WH_in" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 274 'zext' 'trunc_ln3_cast48' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 275 [1/1] (0.70ns)   --->   "%add_ln81 = add i9, i9 %zext_ln55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 275 'add' 'add_ln81' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln81_1 = zext i9 %add_ln81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 276 'zext' 'zext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 277 [1/1] (0.78ns)   --->   "%add_ln81_1 = add i16 %zext_ln81_1, i16 %mul152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 277 'add' 'add_ln81_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln4_cast21 = zext i8 %RS" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65]   --->   Operation 278 'zext' 'trunc_ln4_cast21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 279 [1/1] (0.00ns)   --->   "%div68_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %bias_in_V_read_1, i32, i32"   --->   Operation 279 'partselect' 'div68_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 280 [1/1] (0.00ns)   --->   "%div66_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %bias_in_V_read, i32, i32"   --->   Operation 280 'partselect' 'div66_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "%WH_cast = zext i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:57]   --->   Operation 281 'zext' 'WH_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 282 [1/1] (0.00ns)   --->   "%C_cast = zext i8 %C" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55]   --->   Operation 282 'zext' 'C_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 283 [1/1] (0.00ns)   --->   "%empty_41 = trunc i16 %tmp1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65]   --->   Operation 283 'trunc' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 284 [1/1] (1.55ns)   --->   "%tmp5_cast = mul i11 %trunc_ln3_cast48, i11 %trunc_ln3_cast48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 284 'mul' 'tmp5_cast' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %mul152, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:57]   --->   Operation 285 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 286 [1/1] (0.00ns)   --->   "%bound20 = zext i18 %tmp_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:57]   --->   Operation 286 'zext' 'bound20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 287 [1/1] (0.00ns)   --->   "%cast108 = zext i6 %div66_cast"   --->   Operation 287 'zext' 'cast108' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 288 [1/1] (0.00ns)   --->   "%cast109 = zext i6 %div68_cast"   --->   Operation 288 'zext' 'cast109' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 289 [1/1] (1.23ns)   --->   "%bound110 = mul i12 %cast109, i12 %cast108"   --->   Operation 289 'mul' 'bound110' <Predicate = true> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 290 [1/1] (0.58ns)   --->   "%icmp_ln123 = icmp_eq  i8 %WH, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 290 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 291 [1/1] (0.60ns)   --->   "%br_ln81 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 291 'br' 'br_ln81' <Predicate = true> <Delay = 0.60>

State 21 <SV = 17> <Delay = 4.00>
ST_21 : Operation 292 [1/1] (0.00ns)   --->   "%indvar_flatten142 = phi i12, void %._crit_edge306.loopexit, i12 %add_ln81_2, void %._crit_edge289.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 292 'phi' 'indvar_flatten142' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 293 [1/1] (0.00ns)   --->   "%ko = phi i6, void %._crit_edge306.loopexit, i6 %select_ln81_1, void %._crit_edge289.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 293 'phi' 'ko' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (0.00ns)   --->   "%co = phi i6, void %._crit_edge306.loopexit, i6 %add_ln82, void %._crit_edge289.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 294 'phi' 'co' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 295 [1/1] (0.62ns)   --->   "%icmp_ln81 = icmp_eq  i12 %indvar_flatten142, i12 %bound110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 295 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 296 [1/1] (0.74ns)   --->   "%add_ln81_2 = add i12 %indvar_flatten142, i12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 296 'add' 'add_ln81_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %._crit_edge296.loopexit, void %._crit_edge301.loopexit.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 297 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 298 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_81_4_VITIS_LOOP_82_5_str"   --->   Operation 298 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 299 'speclooptripcount' 'empty_56' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (0.61ns)   --->   "%icmp_ln82 = icmp_eq  i6 %co, i6 %div68_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 300 'icmp' 'icmp_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 301 [1/1] (0.29ns)   --->   "%select_ln81 = select i1 %icmp_ln82, i6, i6 %co" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 301 'select' 'select_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 302 [1/1] (0.70ns)   --->   "%add_ln81_3 = add i6 %ko, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 302 'add' 'add_ln81_3' <Predicate = (!icmp_ln81)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 303 [1/1] (0.29ns)   --->   "%select_ln81_1 = select i1 %icmp_ln82, i6 %add_ln81_3, i6 %ko" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 303 'select' 'select_ln81_1' <Predicate = (!icmp_ln81)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 304 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln81_1, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 304 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln81_2 = zext i6 %select_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 305 'zext' 'zext_ln81_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (1.55ns)   --->   "%mul_ln81 = mul i9 %WH_cast, i9 %zext_ln81_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 306 'mul' 'mul_ln81' <Predicate = (!icmp_ln81)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 307 [1/1] (1.46ns)   --->   "%mul_ln81_1 = mul i9 %WH_cast, i9 %mul_ln81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 307 'mul' 'mul_ln81_1' <Predicate = (!icmp_ln81)> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln81_3 = zext i8 %p_mid" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 308 'zext' 'zext_ln81_3' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 309 [1/1] (1.55ns)   --->   "%mul_ln81_2 = mul i11 %C_cast, i11 %zext_ln81_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 309 'mul' 'mul_ln81_2' <Predicate = (!icmp_ln81)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 310 [1/1] (0.00ns)   --->   "%or_ln81 = or i8 %p_mid, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 310 'or' 'or_ln81' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln81_4 = zext i8 %or_ln81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 311 'zext' 'zext_ln81_4' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 312 [1/1] (1.55ns)   --->   "%mul_ln81_3 = mul i11 %C_cast, i11 %zext_ln81_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 312 'mul' 'mul_ln81_3' <Predicate = (!icmp_ln81)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 313 [1/1] (0.00ns)   --->   "%or_ln81_1 = or i8 %p_mid, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 313 'or' 'or_ln81_1' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln81_5 = zext i8 %or_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 314 'zext' 'zext_ln81_5' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 315 [1/1] (1.55ns)   --->   "%mul_ln81_4 = mul i11 %C_cast, i11 %zext_ln81_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 315 'mul' 'mul_ln81_4' <Predicate = (!icmp_ln81)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 316 [1/1] (0.00ns)   --->   "%or_ln81_2 = or i8 %p_mid, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 316 'or' 'or_ln81_2' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln81_6 = zext i8 %or_ln81_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 317 'zext' 'zext_ln81_6' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 318 [1/1] (1.55ns)   --->   "%mul_ln81_5 = mul i11 %C_cast, i11 %zext_ln81_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 318 'mul' 'mul_ln81_5' <Predicate = (!icmp_ln81)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 319 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 319 'specloopname' 'specloopname_ln82' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln81, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 320 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%p_cast16 = zext i8 %tmp_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 321 'zext' 'p_cast16' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.00ns)   --->   "%empty_57 = or i8 %tmp_20, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 322 'or' 'empty_57' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i8 %empty_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 323 'zext' 'zext_ln88' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 324 [1/1] (0.60ns)   --->   "%br_ln88 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 324 'br' 'br_ln88' <Predicate = (!icmp_ln81)> <Delay = 0.60>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i6 %div66_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 325 'zext' 'zext_ln201' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i18 %tmp_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 326 'zext' 'zext_ln201_1' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_21 : Operation 327 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln201 = mul i24 %zext_ln201, i24 %zext_ln201_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 327 'mul' 'mul_ln201' <Predicate = (icmp_ln81)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 18> <Delay = 1.86>
ST_22 : Operation 328 [1/1] (0.00ns)   --->   "%ki_1 = phi i3 %add_ln88, void %._crit_edge257.loopexit, i3, void %._crit_edge296.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 328 'phi' 'ki_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 329 [1/1] (0.49ns)   --->   "%icmp_ln88 = icmp_eq  i3 %ki_1, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 329 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 330 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 331 [1/1] (0.57ns)   --->   "%add_ln88 = add i3 %ki_1, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 331 'add' 'add_ln88' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split18, void %.lr.ph288" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 332 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 333 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_22 : Operation 334 [1/1] (0.00ns)   --->   "%empty_43 = trunc i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 334 'trunc' 'empty_43' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_22 : Operation 335 [1/1] (0.70ns)   --->   "%empty_44 = add i8 %p_mid, i8 %zext_ln88_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 335 'add' 'empty_44' <Predicate = (!icmp_ln88)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%newIndex = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %empty_44, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 336 'partselect' 'newIndex' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%newIndex122_cast = zext i6 %newIndex" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 337 'zext' 'newIndex122_cast' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%bias_l2_0_addr_1 = getelementptr i8 %bias_l2_0, i64, i64 %newIndex122_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 338 'getelementptr' 'bias_l2_0_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_22 : Operation 339 [2/2] (1.15ns)   --->   "%bias_l2_0_load = load i9 %bias_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 339 'load' 'bias_l2_0_load' <Predicate = (!icmp_ln88)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_22 : Operation 340 [1/1] (0.00ns)   --->   "%bias_l2_1_addr_1 = getelementptr i8 %bias_l2_1, i64, i64 %newIndex122_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 340 'getelementptr' 'bias_l2_1_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_22 : Operation 341 [2/2] (1.15ns)   --->   "%bias_l2_1_load = load i9 %bias_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 341 'load' 'bias_l2_1_load' <Predicate = (!icmp_ln88)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_22 : Operation 342 [1/1] (0.00ns)   --->   "%bias_l2_2_addr_1 = getelementptr i8 %bias_l2_2, i64, i64 %newIndex122_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 342 'getelementptr' 'bias_l2_2_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_22 : Operation 343 [2/2] (1.15ns)   --->   "%bias_l2_2_load = load i9 %bias_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 343 'load' 'bias_l2_2_load' <Predicate = (!icmp_ln88)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_22 : Operation 344 [1/1] (0.00ns)   --->   "%bias_l2_3_addr_1 = getelementptr i8 %bias_l2_3, i64, i64 %newIndex122_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 344 'getelementptr' 'bias_l2_3_addr_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_22 : Operation 345 [2/2] (1.15ns)   --->   "%bias_l2_3_load = load i9 %bias_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 345 'load' 'bias_l2_3_load' <Predicate = (!icmp_ln88)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_22 : Operation 346 [1/1] (0.00ns)   --->   "%empty_46 = or i8 %tmp_20, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 346 'or' 'empty_46' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%p_cast18 = zext i8 %empty_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 347 'zext' 'p_cast18' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_22 : Operation 348 [1/1] (0.00ns)   --->   "%empty_47 = or i8 %tmp_20, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 348 'or' 'empty_47' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_22 : Operation 349 [1/1] (0.00ns)   --->   "%p_cast17 = zext i8 %empty_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 349 'zext' 'p_cast17' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_22 : Operation 350 [1/1] (0.73ns)   --->   "%mul103_2194 = add i11 %p_cast16, i11 %mul_ln81_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 350 'add' 'mul103_2194' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 351 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_cast = mul i11 %mul103_2194, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 351 'mul' 'add107_2_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 352 [1/1] (0.73ns)   --->   "%mul103_1196 = add i11 %p_cast16, i11 %mul_ln81_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 352 'add' 'mul103_1196' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 353 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_cast = mul i11 %mul103_1196, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 353 'mul' 'add107_1_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 354 [1/1] (0.73ns)   --->   "%mul103_3198 = add i11 %p_cast16, i11 %mul_ln81_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 354 'add' 'mul103_3198' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 355 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_cast = mul i11 %mul103_3198, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 355 'mul' 'add107_3_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 356 [1/1] (0.73ns)   --->   "%mul103_1200 = add i11 %p_cast17, i11 %mul_ln81_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 356 'add' 'mul103_1200' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 357 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 357 'mul' 'add107_1_2_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 358 [1/1] (0.73ns)   --->   "%mul103_2202 = add i11 %p_cast17, i11 %mul_ln81_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 358 'add' 'mul103_2202' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 359 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 359 'mul' 'add107_2_2_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 360 [1/1] (0.73ns)   --->   "%mul103_3204 = add i11 %p_cast17, i11 %mul_ln81_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 360 'add' 'mul103_3204' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 361 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 361 'mul' 'add107_3_2_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 362 [1/1] (0.73ns)   --->   "%mul103206 = add i11 %p_cast16, i11 %mul_ln81_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 362 'add' 'mul103206' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 363 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_cast = mul i11 %mul103206, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 363 'mul' 'add107_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 364 [1/1] (0.73ns)   --->   "%mul103208 = add i11 %p_cast18, i11 %mul_ln81_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 364 'add' 'mul103208' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 365 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_1325_cast = mul i11 %mul103208, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 365 'mul' 'add107_1325_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 366 [1/1] (0.73ns)   --->   "%mul103210 = add i11 %p_cast17, i11 %mul_ln81_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 366 'add' 'mul103210' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 367 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_2333_cast = mul i11 %mul103210, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 367 'mul' 'add107_2333_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 368 [1/1] (0.73ns)   --->   "%mul103212 = add i11 %zext_ln88, i11 %mul_ln81_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 368 'add' 'mul103212' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 369 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_3341_cast = mul i11 %mul103212, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 369 'mul' 'add107_3341_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 370 [1/1] (0.73ns)   --->   "%mul103_1214 = add i11 %p_cast18, i11 %mul_ln81_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 370 'add' 'mul103_1214' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 371 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 371 'mul' 'add107_1_1_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 372 [1/1] (0.73ns)   --->   "%mul103_1216 = add i11 %zext_ln88, i11 %mul_ln81_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 372 'add' 'mul103_1216' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 373 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 373 'mul' 'add107_1_3_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 374 [1/1] (0.73ns)   --->   "%mul103_2218 = add i11 %p_cast18, i11 %mul_ln81_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 374 'add' 'mul103_2218' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 375 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 375 'mul' 'add107_2_1_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 376 [1/1] (0.73ns)   --->   "%mul103_2220 = add i11 %zext_ln88, i11 %mul_ln81_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 376 'add' 'mul103_2220' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 377 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 377 'mul' 'add107_2_3_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 378 [1/1] (0.73ns)   --->   "%mul103_3222 = add i11 %p_cast18, i11 %mul_ln81_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 378 'add' 'mul103_3222' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 379 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 379 'mul' 'add107_3_1_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 380 [1/1] (0.73ns)   --->   "%mul103_3224 = add i11 %zext_ln88, i11 %mul_ln81_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 380 'add' 'mul103_3224' <Predicate = (icmp_ln88)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 381 [4/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 381 'mul' 'add107_3_3_cast' <Predicate = (icmp_ln88)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 19> <Delay = 1.55>
ST_23 : Operation 382 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 382 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 383 [1/1] (0.00ns)   --->   "%arrayNo121 = zext i2 %empty_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 383 'zext' 'arrayNo121' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 384 [1/2] (1.15ns)   --->   "%bias_l2_0_load = load i9 %bias_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 384 'load' 'bias_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_23 : Operation 385 [1/2] (1.15ns)   --->   "%bias_l2_1_load = load i9 %bias_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 385 'load' 'bias_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_23 : Operation 386 [1/2] (1.15ns)   --->   "%bias_l2_2_load = load i9 %bias_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 386 'load' 'bias_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_23 : Operation 387 [1/2] (1.15ns)   --->   "%bias_l2_3_load = load i9 %bias_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 387 'load' 'bias_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_23 : Operation 388 [1/1] (0.39ns)   --->   "%tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %bias_l2_0_load, i8 %bias_l2_1_load, i8 %bias_l2_2_load, i8 %bias_l2_3_load, i64 %arrayNo121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 388 'mux' 'tmp_1' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 389 [1/1] (0.00ns)   --->   "%conv79 = sext i8 %tmp_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 389 'sext' 'conv79' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 390 [1/1] (0.60ns)   --->   "%br_ln89 = br void %bb977" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 390 'br' 'br_ln89' <Predicate = true> <Delay = 0.60>

State 24 <SV = 20> <Delay = 2.00>
ST_24 : Operation 391 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16, void %.split18, i16 %add_ln89, void %bb977.split395" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 391 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 392 [1/1] (0.00ns)   --->   "%hi = phi i8, void %.split18, i8 %select_ln89_1, void %bb977.split395" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 392 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 393 [1/1] (0.00ns)   --->   "%wi = phi i8, void %.split18, i8 %add_ln90, void %bb977.split395" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 393 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 394 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 394 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 395 [1/1] (0.67ns)   --->   "%icmp_ln89 = icmp_eq  i16 %indvar_flatten, i16 %mul152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 395 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 396 [1/1] (0.78ns)   --->   "%add_ln89 = add i16 %indvar_flatten, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 396 'add' 'add_ln89' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %._crit_edge252, void %._crit_edge257.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 397 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 398 [1/1] (0.58ns)   --->   "%icmp_ln90 = icmp_eq  i8 %wi, i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 398 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 399 [1/1] (0.30ns)   --->   "%select_ln89 = select i1 %icmp_ln90, i8, i8 %wi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 399 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 400 [1/1] (0.70ns)   --->   "%add_ln89_1 = add i8 %hi, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 400 'add' 'add_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 401 [1/1] (0.30ns)   --->   "%select_ln89_1 = select i1 %icmp_ln90, i8 %add_ln89_1, i8 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 401 'select' 'select_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i8 %select_ln89_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 402 'zext' 'zext_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_24 : Operation 403 [3/3] (0.99ns) (grouped into DSP with root node add_ln94)   --->   "%mul_ln89 = mul i9 %zext_ln89, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 403 'mul' 'mul_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 404 [1/1] (0.65ns)   --->   "%switch_ln94 = switch i2 %empty_43, void %branch19, i2, void %branch16, i2, void %branch17, i2, void %branch18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 404 'switch' 'switch_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.65>
ST_24 : Operation 405 [1/1] (0.70ns)   --->   "%add_ln90 = add i8 %select_ln89, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 405 'add' 'add_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb977"   --->   Operation 406 'br' 'br_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 25 <SV = 21> <Delay = 0.99>
ST_25 : Operation 407 [2/3] (0.99ns) (grouped into DSP with root node add_ln94)   --->   "%mul_ln89 = mul i9 %zext_ln89, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 407 'mul' 'mul_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 22> <Delay = 1.36>
ST_26 : Operation 408 [1/3] (0.00ns) (grouped into DSP with root node add_ln94)   --->   "%mul_ln89 = mul i9 %zext_ln89, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 408 'mul' 'mul_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 409 [1/1] (0.00ns)   --->   "%wi_cast = zext i8 %select_ln89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 409 'zext' 'wi_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_26 : Operation 410 [1/1] (0.71ns)   --->   "%add_ln94_1 = add i9 %wi_cast, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 410 'add' 'add_ln94_1' <Predicate = (!icmp_ln89)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 411 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln94 = add i9 %add_ln94_1, i9 %mul_ln89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 411 'add' 'add_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 23> <Delay = 1.80>
ST_27 : Operation 412 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_9_VITIS_LOOP_90_10_str"   --->   Operation 412 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 413 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 413 'speclooptripcount' 'empty_45' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 414 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 414 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 415 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:90]   --->   Operation 415 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 416 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln94 = add i9 %add_ln94_1, i9 %mul_ln89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 416 'add' 'add_ln94' <Predicate = (!icmp_ln89)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i9 %add_ln94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 417 'zext' 'zext_ln93' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 418 [1/1] (0.00ns)   --->   "%output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %zext_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 418 'getelementptr' 'output_l1_0_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 419 [1/1] (0.00ns)   --->   "%output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %zext_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 419 'getelementptr' 'output_l1_1_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 420 [1/1] (0.00ns)   --->   "%output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %zext_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 420 'getelementptr' 'output_l1_2_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 421 [1/1] (0.00ns)   --->   "%output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %zext_ln93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93]   --->   Operation 421 'getelementptr' 'output_l1_3_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_27 : Operation 422 [1/1] (1.15ns)   --->   "%store_ln94 = store i32 %conv79, i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 422 'store' 'store_ln94' <Predicate = (empty_43 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln94 = br void %bb977.split395" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 423 'br' 'br_ln94' <Predicate = (empty_43 == 2)> <Delay = 0.00>
ST_27 : Operation 424 [1/1] (1.15ns)   --->   "%store_ln94 = store i32 %conv79, i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 424 'store' 'store_ln94' <Predicate = (empty_43 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln94 = br void %bb977.split395" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 425 'br' 'br_ln94' <Predicate = (empty_43 == 1)> <Delay = 0.00>
ST_27 : Operation 426 [1/1] (1.15ns)   --->   "%store_ln94 = store i32 %conv79, i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 426 'store' 'store_ln94' <Predicate = (empty_43 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln94 = br void %bb977.split395" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 427 'br' 'br_ln94' <Predicate = (empty_43 == 0)> <Delay = 0.00>
ST_27 : Operation 428 [1/1] (1.15ns)   --->   "%store_ln94 = store i32 %conv79, i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 428 'store' 'store_ln94' <Predicate = (empty_43 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln94 = br void %bb977.split395" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94]   --->   Operation 429 'br' 'br_ln94' <Predicate = (empty_43 == 3)> <Delay = 0.00>

State 28 <SV = 21> <Delay = 0.00>
ST_28 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 430 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 29 <SV = 19> <Delay = 0.53>
ST_29 : Operation 431 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_cast = mul i11 %mul103_2194, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 431 'mul' 'add107_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 432 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_cast = mul i11 %mul103_1196, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 432 'mul' 'add107_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 433 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_cast = mul i11 %mul103_3198, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 433 'mul' 'add107_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 434 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 434 'mul' 'add107_1_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 435 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 435 'mul' 'add107_2_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 436 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 436 'mul' 'add107_3_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 437 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_cast = mul i11 %mul103206, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 437 'mul' 'add107_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 438 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_1325_cast = mul i11 %mul103208, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 438 'mul' 'add107_1325_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 439 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_2333_cast = mul i11 %mul103210, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 439 'mul' 'add107_2333_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 440 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_3341_cast = mul i11 %mul103212, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 440 'mul' 'add107_3341_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 441 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 441 'mul' 'add107_1_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 442 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 442 'mul' 'add107_1_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 443 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 443 'mul' 'add107_2_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 444 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 444 'mul' 'add107_2_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 445 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 445 'mul' 'add107_3_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 446 [3/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 446 'mul' 'add107_3_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 20> <Delay = 0.53>
ST_30 : Operation 447 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_cast = mul i11 %mul103_2194, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 447 'mul' 'add107_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 448 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_cast = mul i11 %mul103_1196, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 448 'mul' 'add107_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 449 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_cast = mul i11 %mul103_3198, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 449 'mul' 'add107_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 450 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 450 'mul' 'add107_1_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 451 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 451 'mul' 'add107_2_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 452 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 452 'mul' 'add107_3_2_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 453 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_cast = mul i11 %mul103206, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 453 'mul' 'add107_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 454 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_1325_cast = mul i11 %mul103208, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 454 'mul' 'add107_1325_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 455 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_2333_cast = mul i11 %mul103210, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 455 'mul' 'add107_2333_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 456 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_3341_cast = mul i11 %mul103212, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 456 'mul' 'add107_3341_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 457 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 457 'mul' 'add107_1_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 458 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 458 'mul' 'add107_1_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 459 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 459 'mul' 'add107_2_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 460 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 460 'mul' 'add107_2_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 461 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 461 'mul' 'add107_3_1_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 462 [2/4] (0.53ns) (root node of the DSP)   --->   "%add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 462 'mul' 'add107_3_3_cast' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 21> <Delay = 0.60>
ST_31 : Operation 463 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_2_cast = mul i11 %mul103_2194, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 463 'mul' 'add107_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 464 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_1_cast = mul i11 %mul103_1196, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 464 'mul' 'add107_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 465 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_3_cast = mul i11 %mul103_3198, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 465 'mul' 'add107_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 466 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 466 'mul' 'add107_1_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 467 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 467 'mul' 'add107_2_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 468 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 468 'mul' 'add107_3_2_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 469 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_cast = mul i11 %mul103206, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 469 'mul' 'add107_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 470 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_1325_cast = mul i11 %mul103208, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 470 'mul' 'add107_1325_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 471 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_2333_cast = mul i11 %mul103210, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 471 'mul' 'add107_2333_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 472 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_3341_cast = mul i11 %mul103212, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 472 'mul' 'add107_3341_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 473 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 473 'mul' 'add107_1_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 474 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 474 'mul' 'add107_1_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 475 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 475 'mul' 'add107_2_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 476 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 476 'mul' 'add107_2_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 477 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 477 'mul' 'add107_3_1_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 478 [1/4] (0.00ns) (root node of the DSP)   --->   "%add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88]   --->   Operation 478 'mul' 'add107_3_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 479 [1/1] (0.60ns)   --->   "%br_ln100 = br void %bb976" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 479 'br' 'br_ln100' <Predicate = true> <Delay = 0.60>

State 32 <SV = 22> <Delay = 5.18>
ST_32 : Operation 480 [1/1] (0.00ns)   --->   "%indvar_flatten105 = phi i16, void %.lr.ph288, i16 %add_ln100, void %._crit_edge279.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 480 'phi' 'indvar_flatten105' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 481 [1/1] (0.00ns)   --->   "%r = phi i8, void %.lr.ph288, i8 %select_ln100_1, void %._crit_edge279.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 481 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 482 [1/1] (0.00ns)   --->   "%s = phi i8, void %.lr.ph288, i8 %add_ln102, void %._crit_edge279.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 482 'phi' 's' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 483 [1/1] (0.67ns)   --->   "%icmp_ln100 = icmp_eq  i16 %indvar_flatten105, i16 %tmp1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 483 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 484 [1/1] (0.78ns)   --->   "%add_ln100 = add i16 %indvar_flatten105, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 484 'add' 'add_ln100' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %._crit_edge284.loopexit, void %._crit_edge289.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 485 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 486 [1/1] (0.58ns)   --->   "%icmp_ln102 = icmp_eq  i8 %s, i8 %RS" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 486 'icmp' 'icmp_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 487 [1/1] (0.30ns)   --->   "%select_ln100 = select i1 %icmp_ln102, i8, i8 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 487 'select' 'select_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 488 [1/1] (0.70ns)   --->   "%add_ln100_17 = add i8, i8 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 488 'add' 'add_ln100_17' <Predicate = (!icmp_ln100)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 489 [1/1] (0.30ns)   --->   "%select_ln100_1 = select i1 %icmp_ln102, i8 %add_ln100_17, i8 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 489 'select' 'select_ln100_1' <Predicate = (!icmp_ln100)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i8 %select_ln100_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 490 'zext' 'zext_ln100_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 491 [1/1] (1.55ns)   --->   "%mul_ln100 = mul i11 %zext_ln100_1, i11 %trunc_ln4_cast21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 491 'mul' 'mul_ln100' <Predicate = (!icmp_ln100)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 492 [1/1] (0.73ns)   --->   "%add_ln100_1 = add i11 %mul_ln100, i11 %add107_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 492 'add' 'add_ln100_1' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i11 %add_ln100_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 493 'trunc' 'trunc_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 494 [1/1] (0.73ns)   --->   "%add_ln100_2 = add i11 %mul_ln100, i11 %add107_1325_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 494 'add' 'add_ln100_2' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln100_1 = trunc i11 %add_ln100_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 495 'trunc' 'trunc_ln100_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 496 [1/1] (0.73ns)   --->   "%add_ln100_3 = add i11 %mul_ln100, i11 %add107_2333_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 496 'add' 'add_ln100_3' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln100_2 = trunc i11 %add_ln100_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 497 'trunc' 'trunc_ln100_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 498 [1/1] (0.73ns)   --->   "%add_ln100_4 = add i11 %mul_ln100, i11 %add107_3341_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 498 'add' 'add_ln100_4' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln100_3 = trunc i11 %add_ln100_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 499 'trunc' 'trunc_ln100_3' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 500 [1/1] (0.73ns)   --->   "%add_ln100_5 = add i11 %mul_ln100, i11 %add107_1_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 500 'add' 'add_ln100_5' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln100_4 = trunc i11 %add_ln100_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 501 'trunc' 'trunc_ln100_4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 502 [1/1] (0.73ns)   --->   "%add_ln100_6 = add i11 %mul_ln100, i11 %add107_1_1_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 502 'add' 'add_ln100_6' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 503 [1/1] (0.00ns)   --->   "%trunc_ln100_5 = trunc i11 %add_ln100_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 503 'trunc' 'trunc_ln100_5' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 504 [1/1] (0.73ns)   --->   "%add_ln100_7 = add i11 %mul_ln100, i11 %add107_1_2_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 504 'add' 'add_ln100_7' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln100_6 = trunc i11 %add_ln100_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 505 'trunc' 'trunc_ln100_6' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 506 [1/1] (0.73ns)   --->   "%add_ln100_8 = add i11 %mul_ln100, i11 %add107_1_3_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 506 'add' 'add_ln100_8' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 507 [1/1] (0.00ns)   --->   "%trunc_ln100_7 = trunc i11 %add_ln100_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 507 'trunc' 'trunc_ln100_7' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 508 [1/1] (0.73ns)   --->   "%add_ln100_9 = add i11 %mul_ln100, i11 %add107_2_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 508 'add' 'add_ln100_9' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln100_8 = trunc i11 %add_ln100_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 509 'trunc' 'trunc_ln100_8' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 510 [1/1] (0.73ns)   --->   "%add_ln100_10 = add i11 %mul_ln100, i11 %add107_2_1_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 510 'add' 'add_ln100_10' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 511 [1/1] (0.00ns)   --->   "%trunc_ln100_9 = trunc i11 %add_ln100_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 511 'trunc' 'trunc_ln100_9' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 512 [1/1] (0.73ns)   --->   "%add_ln100_11 = add i11 %mul_ln100, i11 %add107_2_2_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 512 'add' 'add_ln100_11' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln100_10 = trunc i11 %add_ln100_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 513 'trunc' 'trunc_ln100_10' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 514 [1/1] (0.73ns)   --->   "%add_ln100_12 = add i11 %mul_ln100, i11 %add107_2_3_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 514 'add' 'add_ln100_12' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln100_11 = trunc i11 %add_ln100_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 515 'trunc' 'trunc_ln100_11' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 516 [1/1] (0.73ns)   --->   "%add_ln100_13 = add i11 %mul_ln100, i11 %add107_3_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 516 'add' 'add_ln100_13' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln100_12 = trunc i11 %add_ln100_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 517 'trunc' 'trunc_ln100_12' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 518 [1/1] (0.73ns)   --->   "%add_ln100_14 = add i11 %mul_ln100, i11 %add107_3_1_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 518 'add' 'add_ln100_14' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln100_13 = trunc i11 %add_ln100_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 519 'trunc' 'trunc_ln100_13' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 520 [1/1] (0.73ns)   --->   "%add_ln100_15 = add i11 %mul_ln100, i11 %add107_3_2_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 520 'add' 'add_ln100_15' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 521 [1/1] (0.00ns)   --->   "%trunc_ln100_14 = trunc i11 %add_ln100_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 521 'trunc' 'trunc_ln100_14' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 522 [1/1] (0.73ns)   --->   "%add_ln100_16 = add i11 %mul_ln100, i11 %add107_3_3_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 522 'add' 'add_ln100_16' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln100_15 = trunc i11 %add_ln100_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 523 'trunc' 'trunc_ln100_15' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i8 %select_ln100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 524 'zext' 'zext_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i8 %select_ln100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 525 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 526 [1/1] (0.73ns)   --->   "%add_ln117 = add i11 %zext_ln102, i11 %add_ln100_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 526 'add' 'add_ln117' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 527 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 527 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln116_16 = zext i9 %lshr_ln3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 528 'zext' 'zext_ln116_16' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 529 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_1 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 529 'getelementptr' 'weight_l2_0_addr_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 530 [2/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 530 'load' 'weight_l2_0_load' <Predicate = (!icmp_ln100)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 531 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_1 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 531 'getelementptr' 'weight_l2_1_addr_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 532 [2/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 532 'load' 'weight_l2_1_load' <Predicate = (!icmp_ln100)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 533 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_1 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 533 'getelementptr' 'weight_l2_2_addr_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 534 [2/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 534 'load' 'weight_l2_2_load' <Predicate = (!icmp_ln100)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 535 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_1 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 535 'getelementptr' 'weight_l2_3_addr_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 536 [2/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 536 'load' 'weight_l2_3_load' <Predicate = (!icmp_ln100)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 537 [1/1] (0.73ns)   --->   "%add_ln117_1 = add i11 %zext_ln102, i11 %add_ln100_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 537 'add' 'add_ln117_1' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 538 [1/1] (0.00ns)   --->   "%lshr_ln116_1 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117_1, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 538 'partselect' 'lshr_ln116_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln116_17 = zext i9 %lshr_ln116_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 539 'zext' 'zext_ln116_17' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 540 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_2 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 540 'getelementptr' 'weight_l2_0_addr_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 541 [2/2] (1.15ns)   --->   "%weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 541 'load' 'weight_l2_0_load_1' <Predicate = (!icmp_ln100)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 542 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_2 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 542 'getelementptr' 'weight_l2_1_addr_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 543 [2/2] (1.15ns)   --->   "%weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 543 'load' 'weight_l2_1_load_1' <Predicate = (!icmp_ln100)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 544 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_2 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 544 'getelementptr' 'weight_l2_2_addr_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 545 [2/2] (1.15ns)   --->   "%weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 545 'load' 'weight_l2_2_load_1' <Predicate = (!icmp_ln100)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 546 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_2 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 546 'getelementptr' 'weight_l2_3_addr_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 547 [2/2] (1.15ns)   --->   "%weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 547 'load' 'weight_l2_3_load_1' <Predicate = (!icmp_ln100)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_32 : Operation 548 [1/1] (0.73ns)   --->   "%add_ln117_2 = add i11 %zext_ln102, i11 %add_ln100_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 548 'add' 'add_ln117_2' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 549 [1/1] (0.00ns)   --->   "%lshr_ln116_2 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117_2, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 549 'partselect' 'lshr_ln116_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 550 [1/1] (0.73ns)   --->   "%add_ln117_3 = add i11 %zext_ln102, i11 %add_ln100_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 550 'add' 'add_ln117_3' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 551 [1/1] (0.00ns)   --->   "%lshr_ln116_3 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117_3, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 551 'partselect' 'lshr_ln116_3' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 552 [1/1] (0.73ns)   --->   "%add_ln117_4 = add i11 %zext_ln102, i11 %add_ln100_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 552 'add' 'add_ln117_4' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 553 [1/1] (0.00ns)   --->   "%lshr_ln116_4 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117_4, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 553 'partselect' 'lshr_ln116_4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 554 [1/1] (0.73ns)   --->   "%add_ln117_5 = add i11 %zext_ln102, i11 %add_ln100_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 554 'add' 'add_ln117_5' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 555 [1/1] (0.00ns)   --->   "%lshr_ln116_5 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117_5, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 555 'partselect' 'lshr_ln116_5' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 556 [1/1] (0.73ns)   --->   "%add_ln117_6 = add i11 %zext_ln102, i11 %add_ln100_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 556 'add' 'add_ln117_6' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 557 [1/1] (0.00ns)   --->   "%lshr_ln116_6 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117_6, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 557 'partselect' 'lshr_ln116_6' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 558 [1/1] (0.73ns)   --->   "%add_ln117_7 = add i11 %zext_ln102, i11 %add_ln100_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 558 'add' 'add_ln117_7' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 559 [1/1] (0.00ns)   --->   "%lshr_ln116_7 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117_7, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 559 'partselect' 'lshr_ln116_7' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 560 [1/1] (0.73ns)   --->   "%add_ln117_8 = add i11 %zext_ln102, i11 %add_ln100_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 560 'add' 'add_ln117_8' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 561 [1/1] (0.00ns)   --->   "%lshr_ln116_8 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117_8, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 561 'partselect' 'lshr_ln116_8' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 562 [1/1] (0.73ns)   --->   "%add_ln117_9 = add i11 %zext_ln102, i11 %add_ln100_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 562 'add' 'add_ln117_9' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 563 [1/1] (0.00ns)   --->   "%lshr_ln116_9 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117_9, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 563 'partselect' 'lshr_ln116_9' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 564 [1/1] (0.73ns)   --->   "%add_ln117_10 = add i11 %zext_ln102, i11 %add_ln100_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 564 'add' 'add_ln117_10' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 565 [1/1] (0.00ns)   --->   "%lshr_ln116_s = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117_10, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 565 'partselect' 'lshr_ln116_s' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 566 [1/1] (0.73ns)   --->   "%add_ln117_11 = add i11 %zext_ln102, i11 %add_ln100_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 566 'add' 'add_ln117_11' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 567 [1/1] (0.00ns)   --->   "%lshr_ln116_10 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117_11, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 567 'partselect' 'lshr_ln116_10' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 568 [1/1] (0.73ns)   --->   "%add_ln117_12 = add i11 %zext_ln102, i11 %add_ln100_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 568 'add' 'add_ln117_12' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 569 [1/1] (0.00ns)   --->   "%lshr_ln116_11 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117_12, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 569 'partselect' 'lshr_ln116_11' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 570 [1/1] (0.73ns)   --->   "%add_ln117_13 = add i11 %zext_ln102, i11 %add_ln100_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 570 'add' 'add_ln117_13' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 571 [1/1] (0.00ns)   --->   "%lshr_ln116_12 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117_13, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 571 'partselect' 'lshr_ln116_12' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 572 [1/1] (0.73ns)   --->   "%add_ln117_14 = add i11 %zext_ln102, i11 %add_ln100_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 572 'add' 'add_ln117_14' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 573 [1/1] (0.00ns)   --->   "%lshr_ln116_13 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117_14, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 573 'partselect' 'lshr_ln116_13' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 574 [1/1] (0.73ns)   --->   "%add_ln117_15 = add i11 %zext_ln102, i11 %add_ln100_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117]   --->   Operation 574 'add' 'add_ln117_15' <Predicate = (!icmp_ln100)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 575 [1/1] (0.00ns)   --->   "%lshr_ln116_14 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln117_15, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 575 'partselect' 'lshr_ln116_14' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_32 : Operation 576 [1/1] (0.70ns)   --->   "%add_ln82 = add i6 %select_ln81, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 576 'add' 'add_ln82' <Predicate = (icmp_ln100)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 577 'br' 'br_ln0' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 33 <SV = 23> <Delay = 1.55>
ST_33 : Operation 578 [1/1] (0.43ns)   --->   "%add_ln116 = add i2 %trunc_ln100, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 578 'add' 'add_ln116' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i2 %add_ln116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 579 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 580 [1/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 580 'load' 'weight_l2_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 581 [1/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 581 'load' 'weight_l2_1_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 582 [1/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 582 'load' 'weight_l2_2_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 583 [1/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 583 'load' 'weight_l2_3_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 584 [1/1] (0.39ns)   --->   "%tmp_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i64 %zext_ln116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 584 'mux' 'tmp_3' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 585 [1/1] (0.43ns)   --->   "%add_ln116_1 = add i2 %trunc_ln100_1, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 585 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i2 %add_ln116_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 586 'zext' 'zext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 587 [1/2] (1.15ns)   --->   "%weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 587 'load' 'weight_l2_0_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 588 [1/2] (1.15ns)   --->   "%weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 588 'load' 'weight_l2_1_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 589 [1/2] (1.15ns)   --->   "%weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 589 'load' 'weight_l2_2_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 590 [1/2] (1.15ns)   --->   "%weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 590 'load' 'weight_l2_3_load_1' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 591 [1/1] (0.39ns)   --->   "%tmp_4 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_1, i8 %weight_l2_1_load_1, i8 %weight_l2_2_load_1, i8 %weight_l2_3_load_1, i64 %zext_ln116_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 591 'mux' 'tmp_4' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln116_18 = zext i9 %lshr_ln116_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 592 'zext' 'zext_ln116_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 593 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_3 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 593 'getelementptr' 'weight_l2_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 594 [2/2] (1.15ns)   --->   "%weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 594 'load' 'weight_l2_0_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 595 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_3 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 595 'getelementptr' 'weight_l2_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 596 [2/2] (1.15ns)   --->   "%weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 596 'load' 'weight_l2_1_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 597 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_3 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 597 'getelementptr' 'weight_l2_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 598 [2/2] (1.15ns)   --->   "%weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 598 'load' 'weight_l2_2_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 599 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_3 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 599 'getelementptr' 'weight_l2_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 600 [2/2] (1.15ns)   --->   "%weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 600 'load' 'weight_l2_3_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln116_19 = zext i9 %lshr_ln116_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 601 'zext' 'zext_ln116_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 602 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_4 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 602 'getelementptr' 'weight_l2_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 603 [2/2] (1.15ns)   --->   "%weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 603 'load' 'weight_l2_0_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 604 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_4 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 604 'getelementptr' 'weight_l2_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 605 [2/2] (1.15ns)   --->   "%weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 605 'load' 'weight_l2_1_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 606 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_4 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 606 'getelementptr' 'weight_l2_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 607 [2/2] (1.15ns)   --->   "%weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 607 'load' 'weight_l2_2_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_33 : Operation 608 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_4 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 608 'getelementptr' 'weight_l2_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 609 [2/2] (1.15ns)   --->   "%weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 609 'load' 'weight_l2_3_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 34 <SV = 24> <Delay = 1.55>
ST_34 : Operation 610 [1/1] (0.43ns)   --->   "%add_ln116_2 = add i2 %trunc_ln100_2, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 610 'add' 'add_ln116_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i2 %add_ln116_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 611 'zext' 'zext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 612 [1/2] (1.15ns)   --->   "%weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 612 'load' 'weight_l2_0_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 613 [1/2] (1.15ns)   --->   "%weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 613 'load' 'weight_l2_1_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 614 [1/2] (1.15ns)   --->   "%weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 614 'load' 'weight_l2_2_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 615 [1/2] (1.15ns)   --->   "%weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 615 'load' 'weight_l2_3_load_2' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 616 [1/1] (0.39ns)   --->   "%tmp_5 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_2, i8 %weight_l2_1_load_2, i8 %weight_l2_2_load_2, i8 %weight_l2_3_load_2, i64 %zext_ln116_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 616 'mux' 'tmp_5' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 617 [1/1] (0.43ns)   --->   "%add_ln116_3 = add i2 %trunc_ln100_3, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 617 'add' 'add_ln116_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln116_3 = zext i2 %add_ln116_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 618 'zext' 'zext_ln116_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 619 [1/2] (1.15ns)   --->   "%weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 619 'load' 'weight_l2_0_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 620 [1/2] (1.15ns)   --->   "%weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 620 'load' 'weight_l2_1_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 621 [1/2] (1.15ns)   --->   "%weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 621 'load' 'weight_l2_2_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 622 [1/2] (1.15ns)   --->   "%weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 622 'load' 'weight_l2_3_load_3' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 623 [1/1] (0.39ns)   --->   "%tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_3, i8 %weight_l2_1_load_3, i8 %weight_l2_2_load_3, i8 %weight_l2_3_load_3, i64 %zext_ln116_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 623 'mux' 'tmp_6' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln116_20 = zext i9 %lshr_ln116_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 624 'zext' 'zext_ln116_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 625 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_5 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 625 'getelementptr' 'weight_l2_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 626 [2/2] (1.15ns)   --->   "%weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 626 'load' 'weight_l2_0_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 627 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_5 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 627 'getelementptr' 'weight_l2_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 628 [2/2] (1.15ns)   --->   "%weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 628 'load' 'weight_l2_1_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 629 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_5 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 629 'getelementptr' 'weight_l2_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 630 [2/2] (1.15ns)   --->   "%weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 630 'load' 'weight_l2_2_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 631 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_5 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 631 'getelementptr' 'weight_l2_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 632 [2/2] (1.15ns)   --->   "%weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 632 'load' 'weight_l2_3_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln116_21 = zext i9 %lshr_ln116_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 633 'zext' 'zext_ln116_21' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 634 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_6 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 634 'getelementptr' 'weight_l2_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 635 [2/2] (1.15ns)   --->   "%weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 635 'load' 'weight_l2_0_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 636 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_6 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 636 'getelementptr' 'weight_l2_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 637 [2/2] (1.15ns)   --->   "%weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 637 'load' 'weight_l2_1_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 638 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_6 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 638 'getelementptr' 'weight_l2_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 639 [2/2] (1.15ns)   --->   "%weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 639 'load' 'weight_l2_2_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_34 : Operation 640 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_6 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 640 'getelementptr' 'weight_l2_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 641 [2/2] (1.15ns)   --->   "%weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 641 'load' 'weight_l2_3_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 35 <SV = 25> <Delay = 1.55>
ST_35 : Operation 642 [1/1] (0.43ns)   --->   "%add_ln116_4 = add i2 %trunc_ln100_4, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 642 'add' 'add_ln116_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln116_4 = zext i2 %add_ln116_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 643 'zext' 'zext_ln116_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 644 [1/2] (1.15ns)   --->   "%weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 644 'load' 'weight_l2_0_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 645 [1/2] (1.15ns)   --->   "%weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 645 'load' 'weight_l2_1_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 646 [1/2] (1.15ns)   --->   "%weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 646 'load' 'weight_l2_2_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 647 [1/2] (1.15ns)   --->   "%weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 647 'load' 'weight_l2_3_load_4' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 648 [1/1] (0.39ns)   --->   "%tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_4, i8 %weight_l2_1_load_4, i8 %weight_l2_2_load_4, i8 %weight_l2_3_load_4, i64 %zext_ln116_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 648 'mux' 'tmp_7' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 649 [1/1] (0.43ns)   --->   "%add_ln116_5 = add i2 %trunc_ln100_5, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 649 'add' 'add_ln116_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln116_5 = zext i2 %add_ln116_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 650 'zext' 'zext_ln116_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 651 [1/2] (1.15ns)   --->   "%weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 651 'load' 'weight_l2_0_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 652 [1/2] (1.15ns)   --->   "%weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 652 'load' 'weight_l2_1_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 653 [1/2] (1.15ns)   --->   "%weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 653 'load' 'weight_l2_2_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 654 [1/2] (1.15ns)   --->   "%weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 654 'load' 'weight_l2_3_load_5' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 655 [1/1] (0.39ns)   --->   "%tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_5, i8 %weight_l2_1_load_5, i8 %weight_l2_2_load_5, i8 %weight_l2_3_load_5, i64 %zext_ln116_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 655 'mux' 'tmp_8' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln116_22 = zext i9 %lshr_ln116_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 656 'zext' 'zext_ln116_22' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 657 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_7 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 657 'getelementptr' 'weight_l2_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 658 [2/2] (1.15ns)   --->   "%weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 658 'load' 'weight_l2_0_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 659 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_7 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 659 'getelementptr' 'weight_l2_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 660 [2/2] (1.15ns)   --->   "%weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 660 'load' 'weight_l2_1_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 661 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_7 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 661 'getelementptr' 'weight_l2_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 662 [2/2] (1.15ns)   --->   "%weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 662 'load' 'weight_l2_2_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 663 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_7 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 663 'getelementptr' 'weight_l2_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 664 [2/2] (1.15ns)   --->   "%weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 664 'load' 'weight_l2_3_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln116_23 = zext i9 %lshr_ln116_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 665 'zext' 'zext_ln116_23' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 666 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_8 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 666 'getelementptr' 'weight_l2_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 667 [2/2] (1.15ns)   --->   "%weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 667 'load' 'weight_l2_0_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 668 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_8 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 668 'getelementptr' 'weight_l2_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 669 [2/2] (1.15ns)   --->   "%weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 669 'load' 'weight_l2_1_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 670 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_8 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 670 'getelementptr' 'weight_l2_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 671 [2/2] (1.15ns)   --->   "%weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 671 'load' 'weight_l2_2_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_35 : Operation 672 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_8 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 672 'getelementptr' 'weight_l2_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 673 [2/2] (1.15ns)   --->   "%weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 673 'load' 'weight_l2_3_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 36 <SV = 26> <Delay = 1.55>
ST_36 : Operation 674 [1/1] (0.43ns)   --->   "%add_ln116_6 = add i2 %trunc_ln100_6, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 674 'add' 'add_ln116_6' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln116_6 = zext i2 %add_ln116_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 675 'zext' 'zext_ln116_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 676 [1/2] (1.15ns)   --->   "%weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 676 'load' 'weight_l2_0_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 677 [1/2] (1.15ns)   --->   "%weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 677 'load' 'weight_l2_1_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 678 [1/2] (1.15ns)   --->   "%weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 678 'load' 'weight_l2_2_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 679 [1/2] (1.15ns)   --->   "%weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 679 'load' 'weight_l2_3_load_6' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 680 [1/1] (0.39ns)   --->   "%tmp_9 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_6, i8 %weight_l2_1_load_6, i8 %weight_l2_2_load_6, i8 %weight_l2_3_load_6, i64 %zext_ln116_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 680 'mux' 'tmp_9' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 681 [1/1] (0.43ns)   --->   "%add_ln116_7 = add i2 %trunc_ln100_7, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 681 'add' 'add_ln116_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln116_7 = zext i2 %add_ln116_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 682 'zext' 'zext_ln116_7' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 683 [1/2] (1.15ns)   --->   "%weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 683 'load' 'weight_l2_0_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 684 [1/2] (1.15ns)   --->   "%weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 684 'load' 'weight_l2_1_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 685 [1/2] (1.15ns)   --->   "%weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 685 'load' 'weight_l2_2_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 686 [1/2] (1.15ns)   --->   "%weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 686 'load' 'weight_l2_3_load_7' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 687 [1/1] (0.39ns)   --->   "%tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_7, i8 %weight_l2_1_load_7, i8 %weight_l2_2_load_7, i8 %weight_l2_3_load_7, i64 %zext_ln116_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 687 'mux' 'tmp_s' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln116_24 = zext i9 %lshr_ln116_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 688 'zext' 'zext_ln116_24' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 689 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_9 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 689 'getelementptr' 'weight_l2_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 690 [2/2] (1.15ns)   --->   "%weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 690 'load' 'weight_l2_0_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 691 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_9 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 691 'getelementptr' 'weight_l2_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 692 [2/2] (1.15ns)   --->   "%weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 692 'load' 'weight_l2_1_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 693 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_9 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 693 'getelementptr' 'weight_l2_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 694 [2/2] (1.15ns)   --->   "%weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 694 'load' 'weight_l2_2_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 695 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_9 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 695 'getelementptr' 'weight_l2_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 696 [2/2] (1.15ns)   --->   "%weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 696 'load' 'weight_l2_3_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln116_25 = zext i9 %lshr_ln116_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 697 'zext' 'zext_ln116_25' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 698 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_10 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 698 'getelementptr' 'weight_l2_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 699 [2/2] (1.15ns)   --->   "%weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 699 'load' 'weight_l2_0_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 700 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_10 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 700 'getelementptr' 'weight_l2_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 701 [2/2] (1.15ns)   --->   "%weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 701 'load' 'weight_l2_1_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 702 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_10 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 702 'getelementptr' 'weight_l2_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 703 [2/2] (1.15ns)   --->   "%weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 703 'load' 'weight_l2_2_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_36 : Operation 704 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_10 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 704 'getelementptr' 'weight_l2_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 705 [2/2] (1.15ns)   --->   "%weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 705 'load' 'weight_l2_3_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 37 <SV = 27> <Delay = 1.55>
ST_37 : Operation 706 [1/1] (0.43ns)   --->   "%add_ln116_8 = add i2 %trunc_ln100_8, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 706 'add' 'add_ln116_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln116_8 = zext i2 %add_ln116_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 707 'zext' 'zext_ln116_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 708 [1/2] (1.15ns)   --->   "%weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 708 'load' 'weight_l2_0_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 709 [1/2] (1.15ns)   --->   "%weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 709 'load' 'weight_l2_1_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 710 [1/2] (1.15ns)   --->   "%weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 710 'load' 'weight_l2_2_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 711 [1/2] (1.15ns)   --->   "%weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 711 'load' 'weight_l2_3_load_8' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 712 [1/1] (0.39ns)   --->   "%tmp_10 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_8, i8 %weight_l2_1_load_8, i8 %weight_l2_2_load_8, i8 %weight_l2_3_load_8, i64 %zext_ln116_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 712 'mux' 'tmp_10' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 713 [1/1] (0.43ns)   --->   "%add_ln116_9 = add i2 %trunc_ln100_9, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 713 'add' 'add_ln116_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln116_9 = zext i2 %add_ln116_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 714 'zext' 'zext_ln116_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 715 [1/2] (1.15ns)   --->   "%weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 715 'load' 'weight_l2_0_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 716 [1/2] (1.15ns)   --->   "%weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 716 'load' 'weight_l2_1_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 717 [1/2] (1.15ns)   --->   "%weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 717 'load' 'weight_l2_2_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 718 [1/2] (1.15ns)   --->   "%weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 718 'load' 'weight_l2_3_load_9' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 719 [1/1] (0.39ns)   --->   "%tmp_11 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_9, i8 %weight_l2_1_load_9, i8 %weight_l2_2_load_9, i8 %weight_l2_3_load_9, i64 %zext_ln116_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 719 'mux' 'tmp_11' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln116_26 = zext i9 %lshr_ln116_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 720 'zext' 'zext_ln116_26' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 721 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_11 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 721 'getelementptr' 'weight_l2_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 722 [2/2] (1.15ns)   --->   "%weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 722 'load' 'weight_l2_0_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 723 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_11 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 723 'getelementptr' 'weight_l2_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 724 [2/2] (1.15ns)   --->   "%weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 724 'load' 'weight_l2_1_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 725 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_11 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 725 'getelementptr' 'weight_l2_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 726 [2/2] (1.15ns)   --->   "%weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 726 'load' 'weight_l2_2_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 727 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_11 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 727 'getelementptr' 'weight_l2_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 728 [2/2] (1.15ns)   --->   "%weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 728 'load' 'weight_l2_3_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln116_27 = zext i9 %lshr_ln116_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 729 'zext' 'zext_ln116_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 730 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_12 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 730 'getelementptr' 'weight_l2_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 731 [2/2] (1.15ns)   --->   "%weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 731 'load' 'weight_l2_0_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 732 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_12 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 732 'getelementptr' 'weight_l2_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 733 [2/2] (1.15ns)   --->   "%weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 733 'load' 'weight_l2_1_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 734 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_12 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 734 'getelementptr' 'weight_l2_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 735 [2/2] (1.15ns)   --->   "%weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 735 'load' 'weight_l2_2_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_37 : Operation 736 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_12 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 736 'getelementptr' 'weight_l2_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 737 [2/2] (1.15ns)   --->   "%weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 737 'load' 'weight_l2_3_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 38 <SV = 28> <Delay = 1.55>
ST_38 : Operation 738 [1/1] (0.43ns)   --->   "%add_ln116_10 = add i2 %trunc_ln100_10, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 738 'add' 'add_ln116_10' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln116_10 = zext i2 %add_ln116_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 739 'zext' 'zext_ln116_10' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 740 [1/2] (1.15ns)   --->   "%weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 740 'load' 'weight_l2_0_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 741 [1/2] (1.15ns)   --->   "%weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 741 'load' 'weight_l2_1_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 742 [1/2] (1.15ns)   --->   "%weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 742 'load' 'weight_l2_2_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 743 [1/2] (1.15ns)   --->   "%weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 743 'load' 'weight_l2_3_load_10' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 744 [1/1] (0.39ns)   --->   "%tmp_12 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_10, i8 %weight_l2_1_load_10, i8 %weight_l2_2_load_10, i8 %weight_l2_3_load_10, i64 %zext_ln116_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 744 'mux' 'tmp_12' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 745 [1/1] (0.43ns)   --->   "%add_ln116_11 = add i2 %trunc_ln100_11, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 745 'add' 'add_ln116_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln116_11 = zext i2 %add_ln116_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 746 'zext' 'zext_ln116_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 747 [1/2] (1.15ns)   --->   "%weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 747 'load' 'weight_l2_0_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 748 [1/2] (1.15ns)   --->   "%weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 748 'load' 'weight_l2_1_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 749 [1/2] (1.15ns)   --->   "%weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 749 'load' 'weight_l2_2_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 750 [1/2] (1.15ns)   --->   "%weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 750 'load' 'weight_l2_3_load_11' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 751 [1/1] (0.39ns)   --->   "%tmp_13 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_11, i8 %weight_l2_1_load_11, i8 %weight_l2_2_load_11, i8 %weight_l2_3_load_11, i64 %zext_ln116_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 751 'mux' 'tmp_13' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln116_28 = zext i9 %lshr_ln116_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 752 'zext' 'zext_ln116_28' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 753 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_13 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 753 'getelementptr' 'weight_l2_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 754 [2/2] (1.15ns)   --->   "%weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 754 'load' 'weight_l2_0_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 755 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_13 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 755 'getelementptr' 'weight_l2_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 756 [2/2] (1.15ns)   --->   "%weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 756 'load' 'weight_l2_1_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 757 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_13 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 757 'getelementptr' 'weight_l2_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 758 [2/2] (1.15ns)   --->   "%weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 758 'load' 'weight_l2_2_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 759 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_13 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 759 'getelementptr' 'weight_l2_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 760 [2/2] (1.15ns)   --->   "%weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 760 'load' 'weight_l2_3_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln116_29 = zext i9 %lshr_ln116_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 761 'zext' 'zext_ln116_29' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 762 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_14 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 762 'getelementptr' 'weight_l2_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 763 [2/2] (1.15ns)   --->   "%weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 763 'load' 'weight_l2_0_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 764 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_14 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 764 'getelementptr' 'weight_l2_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 765 [2/2] (1.15ns)   --->   "%weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 765 'load' 'weight_l2_1_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 766 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_14 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 766 'getelementptr' 'weight_l2_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 767 [2/2] (1.15ns)   --->   "%weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 767 'load' 'weight_l2_2_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_38 : Operation 768 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_14 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 768 'getelementptr' 'weight_l2_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 769 [2/2] (1.15ns)   --->   "%weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 769 'load' 'weight_l2_3_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 39 <SV = 29> <Delay = 1.55>
ST_39 : Operation 770 [1/1] (0.43ns)   --->   "%add_ln116_12 = add i2 %trunc_ln100_12, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 770 'add' 'add_ln116_12' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 771 [1/1] (0.00ns)   --->   "%zext_ln116_12 = zext i2 %add_ln116_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 771 'zext' 'zext_ln116_12' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 772 [1/2] (1.15ns)   --->   "%weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 772 'load' 'weight_l2_0_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 773 [1/2] (1.15ns)   --->   "%weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 773 'load' 'weight_l2_1_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 774 [1/2] (1.15ns)   --->   "%weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 774 'load' 'weight_l2_2_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 775 [1/2] (1.15ns)   --->   "%weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 775 'load' 'weight_l2_3_load_12' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 776 [1/1] (0.39ns)   --->   "%tmp_14 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_12, i8 %weight_l2_1_load_12, i8 %weight_l2_2_load_12, i8 %weight_l2_3_load_12, i64 %zext_ln116_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 776 'mux' 'tmp_14' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 777 [1/1] (0.43ns)   --->   "%add_ln116_13 = add i2 %trunc_ln100_13, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 777 'add' 'add_ln116_13' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln116_13 = zext i2 %add_ln116_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 778 'zext' 'zext_ln116_13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 779 [1/2] (1.15ns)   --->   "%weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 779 'load' 'weight_l2_0_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 780 [1/2] (1.15ns)   --->   "%weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 780 'load' 'weight_l2_1_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 781 [1/2] (1.15ns)   --->   "%weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 781 'load' 'weight_l2_2_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 782 [1/2] (1.15ns)   --->   "%weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 782 'load' 'weight_l2_3_load_13' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 783 [1/1] (0.39ns)   --->   "%tmp_15 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_13, i8 %weight_l2_1_load_13, i8 %weight_l2_2_load_13, i8 %weight_l2_3_load_13, i64 %zext_ln116_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 783 'mux' 'tmp_15' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln116_30 = zext i9 %lshr_ln116_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 784 'zext' 'zext_ln116_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 785 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_15 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 785 'getelementptr' 'weight_l2_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 786 [2/2] (1.15ns)   --->   "%weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 786 'load' 'weight_l2_0_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 787 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_15 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 787 'getelementptr' 'weight_l2_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 788 [2/2] (1.15ns)   --->   "%weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 788 'load' 'weight_l2_1_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 789 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_15 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 789 'getelementptr' 'weight_l2_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 790 [2/2] (1.15ns)   --->   "%weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 790 'load' 'weight_l2_2_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 791 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_15 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 791 'getelementptr' 'weight_l2_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 792 [2/2] (1.15ns)   --->   "%weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 792 'load' 'weight_l2_3_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln116_31 = zext i9 %lshr_ln116_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 793 'zext' 'zext_ln116_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 794 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_16 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln116_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 794 'getelementptr' 'weight_l2_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 795 [2/2] (1.15ns)   --->   "%weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 795 'load' 'weight_l2_0_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 796 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_16 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln116_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 796 'getelementptr' 'weight_l2_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 797 [2/2] (1.15ns)   --->   "%weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 797 'load' 'weight_l2_1_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 798 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_16 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln116_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 798 'getelementptr' 'weight_l2_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 799 [2/2] (1.15ns)   --->   "%weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 799 'load' 'weight_l2_2_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_39 : Operation 800 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_16 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln116_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 800 'getelementptr' 'weight_l2_3_addr_16' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 801 [2/2] (1.15ns)   --->   "%weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 801 'load' 'weight_l2_3_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 40 <SV = 30> <Delay = 1.55>
ST_40 : Operation 802 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_100_11_VITIS_LOOP_102_12_str"   --->   Operation 802 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 803 [1/1] (0.00ns)   --->   "%empty_55 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 803 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i8 %select_ln100_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 804 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 805 [1/1] (0.00ns)   --->   "%specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 805 'specloopname' 'specloopname_ln102' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 806 [1/1] (0.43ns)   --->   "%add_ln116_14 = add i2 %trunc_ln100_14, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 806 'add' 'add_ln116_14' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln116_14 = zext i2 %add_ln116_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 807 'zext' 'zext_ln116_14' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 808 [1/2] (1.15ns)   --->   "%weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 808 'load' 'weight_l2_0_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 809 [1/2] (1.15ns)   --->   "%weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 809 'load' 'weight_l2_1_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 810 [1/2] (1.15ns)   --->   "%weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 810 'load' 'weight_l2_2_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 811 [1/2] (1.15ns)   --->   "%weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 811 'load' 'weight_l2_3_load_14' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 812 [1/1] (0.39ns)   --->   "%tmp_16 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_14, i8 %weight_l2_1_load_14, i8 %weight_l2_2_load_14, i8 %weight_l2_3_load_14, i64 %zext_ln116_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 812 'mux' 'tmp_16' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 813 [1/1] (0.43ns)   --->   "%add_ln116_15 = add i2 %trunc_ln100_15, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 813 'add' 'add_ln116_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln116_15 = zext i2 %add_ln116_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 814 'zext' 'zext_ln116_15' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 815 [1/2] (1.15ns)   --->   "%weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 815 'load' 'weight_l2_0_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 816 [1/2] (1.15ns)   --->   "%weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 816 'load' 'weight_l2_1_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 817 [1/2] (1.15ns)   --->   "%weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 817 'load' 'weight_l2_2_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 818 [1/2] (1.15ns)   --->   "%weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 818 'load' 'weight_l2_3_load_15' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_40 : Operation 819 [1/1] (0.39ns)   --->   "%tmp_17 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_15, i8 %weight_l2_1_load_15, i8 %weight_l2_2_load_15, i8 %weight_l2_3_load_15, i64 %zext_ln116_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 819 'mux' 'tmp_17' <Predicate = true> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 820 [1/1] (1.55ns)   --->   "%p_mid131 = mul i11 %trunc_ln3_cast48, i11 %zext_ln100_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 820 'mul' 'p_mid131' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 821 [1/1] (0.60ns)   --->   "%br_ln121 = br void %bb975" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 821 'br' 'br_ln121' <Predicate = true> <Delay = 0.60>

State 41 <SV = 31> <Delay = 1.96>
ST_41 : Operation 822 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i18, void %._crit_edge284.loopexit, i18 %add_ln121, void %bb975.split286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 822 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 823 [1/1] (0.00ns)   --->   "%ci = phi i3, void %._crit_edge284.loopexit, i3 %select_ln121_6, void %bb975.split286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 823 'phi' 'ci' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 824 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i16, void %._crit_edge284.loopexit, i16 %select_ln123_4, void %bb975.split286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 824 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 825 [1/1] (0.00ns)   --->   "%wi_1 = phi i8, void %._crit_edge284.loopexit, i8 %add_ln124, void %bb975.split286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 825 'phi' 'wi_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 826 [1/1] (0.00ns)   --->   "%empty_48 = trunc i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 826 'trunc' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln81, i2 %empty_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 827 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 828 [1/1] (0.00ns)   --->   "%p_cast41 = zext i8 %tmp_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 828 'zext' 'p_cast41' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 829 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul136 = mul i11 %tmp5_cast, i11 %p_cast41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 829 'mul' 'mul136' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 830 [1/1] (0.69ns)   --->   "%icmp_ln121 = icmp_eq  i18 %indvar_flatten47, i18 %tmp_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 830 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 831 [1/1] (0.79ns)   --->   "%add_ln121 = add i18, i18 %indvar_flatten47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 831 'add' 'add_ln121' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 832 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %._crit_edge270.loopexit, void %.lr.ph278" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 832 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 833 [1/1] (0.67ns)   --->   "%icmp_ln123_1 = icmp_eq  i16 %indvar_flatten15, i16 %mul152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 833 'icmp' 'icmp_ln123_1' <Predicate = (!icmp_ln121)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 834 [1/1] (0.57ns)   --->   "%add_ln121_1 = add i3, i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 834 'add' 'add_ln121_1' <Predicate = (!icmp_ln121)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 835 [1/1] (0.00ns)   --->   "%empty_52 = trunc i3 %add_ln121_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 835 'trunc' 'empty_52' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_41 : Operation 836 [1/1] (0.27ns)   --->   "%select_ln121_1 = select i1 %icmp_ln123_1, i2 %empty_52, i2 %empty_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 836 'select' 'select_ln121_1' <Predicate = (!icmp_ln121)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_19_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln81, i2 %empty_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 837 'bitconcatenate' 'tmp_19_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_41 : Operation 838 [1/1] (0.00ns)   --->   "%p_cast41_mid1 = zext i8 %tmp_19_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81]   --->   Operation 838 'zext' 'p_cast41_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_41 : Operation 839 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul136_mid1 = mul i11 %tmp5_cast, i11 %p_cast41_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 839 'mul' 'mul136_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 840 [1/1] (0.58ns)   --->   "%icmp_ln124 = icmp_eq  i8 %wi_1, i8 %WH" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 840 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 841 [1/1] (0.27ns)   --->   "%select_ln121_5 = select i1 %icmp_ln123_1, i1 %icmp_ln123, i1 %icmp_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 841 'select' 'select_ln121_5' <Predicate = (!icmp_ln121)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 842 [1/1] (0.27ns)   --->   "%select_ln121_6 = select i1 %icmp_ln123_1, i3 %add_ln121_1, i3 %ci" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 842 'select' 'select_ln121_6' <Predicate = (!icmp_ln121)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln123)   --->   "%or_ln123 = or i1 %select_ln121_5, i1 %icmp_ln123_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 843 'or' 'or_ln123' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 844 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln123 = select i1 %or_ln123, i8, i8 %wi_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 844 'select' 'select_ln123' <Predicate = (!icmp_ln121)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i8 %select_ln123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 845 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_41 : Operation 846 [1/1] (0.65ns)   --->   "%switch_ln128 = switch i2 %select_ln121_1, void %branch15, i2, void %branch12, i2, void %branch13, i2, void %branch14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 846 'switch' 'switch_ln128' <Predicate = (!icmp_ln121)> <Delay = 0.65>
ST_41 : Operation 847 [1/1] (0.70ns)   --->   "%add_ln124 = add i8 %select_ln123, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 847 'add' 'add_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 848 [1/1] (0.78ns)   --->   "%add_ln123_3 = add i16 %indvar_flatten15, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 848 'add' 'add_ln123_3' <Predicate = (!icmp_ln121)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 849 [1/1] (0.24ns)   --->   "%select_ln123_4 = select i1 %icmp_ln123_1, i16, i16 %add_ln123_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 849 'select' 'select_ln123_4' <Predicate = (!icmp_ln121)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 850 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb975"   --->   Operation 850 'br' 'br_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>

State 42 <SV = 32> <Delay = 3.70>
ST_42 : Operation 851 [1/1] (0.00ns)   --->   "%hi_1 = phi i8, void %._crit_edge284.loopexit, i8 %select_ln123_3, void %bb975.split286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 851 'phi' 'hi_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 852 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul136 = mul i11 %tmp5_cast, i11 %p_cast41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 852 'mul' 'mul136' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i8 %hi_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 853 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 854 [1/1] (1.69ns) (grouped into DSP with root node add_ln127)   --->   "%empty_49 = add i9 %zext_ln100, i9 %zext_ln123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 854 'add' 'empty_49' <Predicate = (!icmp_ln123_1 & !select_ln121_5)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 855 [1/1] (0.00ns) (grouped into DSP with root node add_ln127)   --->   "%p_cast47 = zext i9 %empty_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 855 'zext' 'p_cast47' <Predicate = (!icmp_ln123_1 & !select_ln121_5)> <Delay = 0.00>
ST_42 : Operation 856 [3/3] (0.99ns) (grouped into DSP with root node add_ln127)   --->   "%empty_50 = mul i11 %trunc_ln3_cast48, i11 %p_cast47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 856 'mul' 'empty_50' <Predicate = (!icmp_ln123_1 & !select_ln121_5)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 857 [1/1] (1.55ns)   --->   "%mul_ln127 = mul i9 %WH_cast, i9 %zext_ln123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127]   --->   Operation 857 'mul' 'mul_ln127' <Predicate = (!icmp_ln123_1 & !select_ln121_5)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 858 [1/1] (0.30ns)   --->   "%select_ln121 = select i1 %icmp_ln123_1, i8, i8 %hi_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 858 'select' 'select_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 859 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul136_mid1 = mul i11 %tmp5_cast, i11 %p_cast41_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 859 'mul' 'mul136_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node add_ln128)   --->   "%select_ln121_3 = select i1 %icmp_ln123_1, i9, i9 %mul_ln127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 860 'select' 'select_ln121_3' <Predicate = (!icmp_ln121 & !select_ln121_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 861 [1/1] (0.70ns)   --->   "%add_ln123 = add i8, i8 %select_ln121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 861 'add' 'add_ln123' <Predicate = (!icmp_ln121)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i8 %add_ln123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 862 'zext' 'zext_ln123_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_42 : Operation 863 [1/1] (1.69ns) (grouped into DSP with root node add_ln127_2)   --->   "%p_mid19 = add i9 %zext_ln100, i9 %zext_ln123_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 863 'add' 'p_mid19' <Predicate = (!icmp_ln121 & select_ln121_5)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 864 [1/1] (0.00ns) (grouped into DSP with root node add_ln127_2)   --->   "%p_cast47_mid1 = zext i9 %p_mid19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100]   --->   Operation 864 'zext' 'p_cast47_mid1' <Predicate = (!icmp_ln121 & select_ln121_5)> <Delay = 0.00>
ST_42 : Operation 865 [3/3] (0.99ns) (grouped into DSP with root node add_ln127_2)   --->   "%p_mid111 = mul i11 %trunc_ln3_cast48, i11 %p_cast47_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 865 'mul' 'p_mid111' <Predicate = (!icmp_ln121 & select_ln121_5)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 866 [1/1] (1.55ns)   --->   "%mul_ln127_1 = mul i9 %WH_cast, i9 %zext_ln123_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127]   --->   Operation 866 'mul' 'mul_ln127_1' <Predicate = (!icmp_ln121 & select_ln121_5)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node add_ln128)   --->   "%select_ln123_1 = select i1 %select_ln121_5, i9 %mul_ln127_1, i9 %select_ln121_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 867 'select' 'select_ln123_1' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 868 [1/1] (0.30ns)   --->   "%select_ln123_3 = select i1 %select_ln121_5, i8 %add_ln123, i8 %select_ln121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 868 'select' 'select_ln123_3' <Predicate = (!icmp_ln121)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node add_ln128)   --->   "%wi_4_cast56 = zext i8 %select_ln123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 869 'zext' 'wi_4_cast56' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_42 : Operation 870 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln128 = add i9 %select_ln123_1, i9 %wi_4_cast56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 870 'add' 'add_ln128' <Predicate = (!icmp_ln121)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 33> <Delay = 0.99>
ST_43 : Operation 871 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul136 = mul i11 %tmp5_cast, i11 %p_cast41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 871 'mul' 'mul136' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 872 [2/3] (0.99ns) (grouped into DSP with root node add_ln127)   --->   "%empty_50 = mul i11 %trunc_ln3_cast48, i11 %p_cast47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 872 'mul' 'empty_50' <Predicate = (!icmp_ln123_1 & !select_ln121_5)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 873 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul136_mid1 = mul i11 %tmp5_cast, i11 %p_cast41_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 873 'mul' 'mul136_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 874 [2/3] (0.99ns) (grouped into DSP with root node add_ln127_2)   --->   "%p_mid111 = mul i11 %trunc_ln3_cast48, i11 %p_cast47_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 874 'mul' 'p_mid111' <Predicate = (!icmp_ln121 & select_ln121_5)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 34> <Delay = 0.94>
ST_44 : Operation 875 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul136 = mul i11 %tmp5_cast, i11 %p_cast41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 875 'mul' 'mul136' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 876 [1/3] (0.00ns) (grouped into DSP with root node add_ln127)   --->   "%empty_50 = mul i11 %trunc_ln3_cast48, i11 %p_cast47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 876 'mul' 'empty_50' <Predicate = (!icmp_ln123_1 & !select_ln121_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 877 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127 = add i11 %mul136, i11 %empty_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127]   --->   Operation 877 'add' 'add_ln127' <Predicate = (!icmp_ln123_1 & !select_ln121_5)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 878 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul136_mid1 = mul i11 %tmp5_cast, i11 %p_cast41_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 878 'mul' 'mul136_mid1' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 879 [1/1] (0.30ns)   --->   "%select_ln121_2 = select i1 %icmp_ln123_1, i11 %mul136_mid1, i11 %mul136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 879 'select' 'select_ln121_2' <Predicate = (!icmp_ln121 & select_ln121_5)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 880 [1/1] (0.73ns)   --->   "%add_ln127_1 = add i11 %mul136_mid1, i11 %p_mid131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127]   --->   Operation 880 'add' 'add_ln127_1' <Predicate = (!icmp_ln121 & icmp_ln123_1 & !select_ln121_5)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 881 [1/3] (0.00ns) (grouped into DSP with root node add_ln127_2)   --->   "%p_mid111 = mul i11 %trunc_ln3_cast48, i11 %p_cast47_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61]   --->   Operation 881 'mul' 'p_mid111' <Predicate = (!icmp_ln121 & select_ln121_5)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 882 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_2 = add i11 %select_ln121_2, i11 %p_mid111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127]   --->   Operation 882 'add' 'add_ln127_2' <Predicate = (!icmp_ln121 & select_ln121_5)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 35> <Delay = 2.88>
ST_45 : Operation 883 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127 = add i11 %mul136, i11 %empty_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127]   --->   Operation 883 'add' 'add_ln127' <Predicate = (!icmp_ln123_1 & !select_ln121_5)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 884 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 884 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_2)   --->   "%select_ln121_4 = select i1 %icmp_ln123_1, i11 %add_ln127_1, i11 %add_ln127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121]   --->   Operation 885 'select' 'select_ln121_4' <Predicate = (!icmp_ln121 & !select_ln121_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 886 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln127_2 = add i11 %select_ln121_2, i11 %p_mid111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127]   --->   Operation 886 'add' 'add_ln127_2' <Predicate = (!icmp_ln121 & select_ln121_5)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 887 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln123_2 = select i1 %select_ln121_5, i11 %add_ln127_2, i11 %select_ln121_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 887 'select' 'select_ln123_2' <Predicate = (!icmp_ln121)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_1 = add i11 %zext_ln102, i11 %select_ln123_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 888 'add' 'add_ln123_1' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 889 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i11 %select_ln123_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 889 'trunc' 'trunc_ln123' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_45 : Operation 890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln123_2 = add i2 %trunc_ln123, i2 %trunc_ln117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 890 'add' 'add_ln123_2' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 891 [1/1] (0.00ns)   --->   "%wi_4_cast = zext i8 %select_ln123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123]   --->   Operation 891 'zext' 'wi_4_cast' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_45 : Operation 892 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln130 = add i11 %wi_4_cast, i11 %add_ln123_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130]   --->   Operation 892 'add' 'add_ln130' <Predicate = (!icmp_ln121)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 893 [1/1] (0.14ns) (root node of TernaryAdder)   --->   "%add_ln129 = add i2 %add_ln123_2, i2 %trunc_ln130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 893 'add' 'add_ln129' <Predicate = (!icmp_ln121)> <Delay = 0.14> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.07> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 894 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln130, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 894 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_45 : Operation 895 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i9 %lshr_ln4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 895 'zext' 'zext_ln129_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_45 : Operation 896 [1/1] (0.00ns)   --->   "%data_l2_0_addr_1 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln129_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 896 'getelementptr' 'data_l2_0_addr_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_45 : Operation 897 [2/2] (1.15ns)   --->   "%data_l2_0_load = load i9 %data_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 897 'load' 'data_l2_0_load' <Predicate = (!icmp_ln121)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 898 [1/1] (0.00ns)   --->   "%data_l2_1_addr_1 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln129_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 898 'getelementptr' 'data_l2_1_addr_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_45 : Operation 899 [2/2] (1.15ns)   --->   "%data_l2_1_load = load i9 %data_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 899 'load' 'data_l2_1_load' <Predicate = (!icmp_ln121)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 900 [1/1] (0.00ns)   --->   "%data_l2_2_addr_1 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln129_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 900 'getelementptr' 'data_l2_2_addr_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_45 : Operation 901 [2/2] (1.15ns)   --->   "%data_l2_2_load = load i9 %data_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 901 'load' 'data_l2_2_load' <Predicate = (!icmp_ln121)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 902 [1/1] (0.00ns)   --->   "%data_l2_3_addr_1 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln129_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 902 'getelementptr' 'data_l2_3_addr_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_45 : Operation 903 [2/2] (1.15ns)   --->   "%data_l2_3_load = load i9 %data_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 903 'load' 'data_l2_3_load' <Predicate = (!icmp_ln121)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 46 <SV = 36> <Delay = 2.70>
ST_46 : Operation 904 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_121_15_VITIS_LOOP_123_16_VITIS_LOOP_124_17_str"   --->   Operation 904 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 905 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 905 'speclooptripcount' 'empty_51' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 906 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 906 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 907 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_123_16_VITIS_LOOP_124_17_str"   --->   Operation 907 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 908 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 908 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 909 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 909 'specloopname' 'specloopname_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i2 %add_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 910 'zext' 'zext_ln129' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 911 [1/2] (1.15ns)   --->   "%data_l2_0_load = load i9 %data_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 911 'load' 'data_l2_0_load' <Predicate = (!icmp_ln121)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 912 [1/2] (1.15ns)   --->   "%data_l2_1_load = load i9 %data_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 912 'load' 'data_l2_1_load' <Predicate = (!icmp_ln121)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 913 [1/2] (1.15ns)   --->   "%data_l2_2_load = load i9 %data_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 913 'load' 'data_l2_2_load' <Predicate = (!icmp_ln121)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 914 [1/2] (1.15ns)   --->   "%data_l2_3_load = load i9 %data_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 914 'load' 'data_l2_3_load' <Predicate = (!icmp_ln121)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 915 [1/1] (0.39ns)   --->   "%tmp_19 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load, i8 %data_l2_1_load, i8 %data_l2_2_load, i8 %data_l2_3_load, i64 %zext_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129]   --->   Operation 915 'mux' 'tmp_19' <Predicate = (!icmp_ln121)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i9 %add_ln128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 916 'zext' 'zext_ln128' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 917 [1/1] (0.00ns)   --->   "%data_l1_0_0_addr_1 = getelementptr i8 %data_l1_0_0, i64, i64 %zext_ln128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 917 'getelementptr' 'data_l1_0_0_addr_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 918 [1/1] (0.00ns)   --->   "%data_l1_1_0_addr_1 = getelementptr i8 %data_l1_1_0, i64, i64 %zext_ln128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 918 'getelementptr' 'data_l1_1_0_addr_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 919 [1/1] (0.00ns)   --->   "%data_l1_2_0_addr_1 = getelementptr i8 %data_l1_2_0, i64, i64 %zext_ln128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 919 'getelementptr' 'data_l1_2_0_addr_1' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 920 [1/1] (0.00ns)   --->   "%data_l1_3_0_addr = getelementptr i8 %data_l1_3_0, i64, i64 %zext_ln128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 920 'getelementptr' 'data_l1_3_0_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_46 : Operation 921 [1/1] (1.15ns)   --->   "%store_ln128 = store i8 %tmp_19, i9 %data_l1_2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 921 'store' 'store_ln128' <Predicate = (select_ln121_1 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 922 [1/1] (0.00ns)   --->   "%br_ln128 = br void %bb975.split286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 922 'br' 'br_ln128' <Predicate = (select_ln121_1 == 2)> <Delay = 0.00>
ST_46 : Operation 923 [1/1] (1.15ns)   --->   "%store_ln128 = store i8 %tmp_19, i9 %data_l1_1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 923 'store' 'store_ln128' <Predicate = (select_ln121_1 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 924 [1/1] (0.00ns)   --->   "%br_ln128 = br void %bb975.split286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 924 'br' 'br_ln128' <Predicate = (select_ln121_1 == 1)> <Delay = 0.00>
ST_46 : Operation 925 [1/1] (1.15ns)   --->   "%store_ln128 = store i8 %tmp_19, i9 %data_l1_0_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 925 'store' 'store_ln128' <Predicate = (select_ln121_1 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 926 [1/1] (0.00ns)   --->   "%br_ln128 = br void %bb975.split286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 926 'br' 'br_ln128' <Predicate = (select_ln121_1 == 0)> <Delay = 0.00>
ST_46 : Operation 927 [1/1] (1.15ns)   --->   "%store_ln128 = store i8 %tmp_19, i9 %data_l1_3_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 927 'store' 'store_ln128' <Predicate = (select_ln121_1 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 928 [1/1] (0.00ns)   --->   "%br_ln128 = br void %bb975.split286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128]   --->   Operation 928 'br' 'br_ln128' <Predicate = (select_ln121_1 == 3)> <Delay = 0.00>

State 47 <SV = 36> <Delay = 0.60>
ST_47 : Operation 929 [1/1] (0.00ns)   --->   "%p_cast44 = sext i8 %tmp_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 929 'sext' 'p_cast44' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 930 [1/1] (0.00ns)   --->   "%p_cast52 = sext i8 %tmp_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 930 'sext' 'p_cast52' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 931 [1/1] (0.00ns)   --->   "%p_cast54 = sext i8 %tmp_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 931 'sext' 'p_cast54' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 932 [1/1] (0.00ns)   --->   "%p_cast58 = sext i8 %tmp_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 932 'sext' 'p_cast58' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 933 [1/1] (0.00ns)   --->   "%p_cast60 = sext i8 %tmp_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 933 'sext' 'p_cast60' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 934 [1/1] (0.00ns)   --->   "%p_cast62 = sext i8 %tmp_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 934 'sext' 'p_cast62' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 935 [1/1] (0.00ns)   --->   "%p_cast64 = sext i8 %tmp_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 935 'sext' 'p_cast64' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 936 [1/1] (0.00ns)   --->   "%p_cast66 = sext i8 %tmp_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 936 'sext' 'p_cast66' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 937 [1/1] (0.00ns)   --->   "%p_cast68 = sext i8 %tmp_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 937 'sext' 'p_cast68' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 938 [1/1] (0.00ns)   --->   "%p_cast70 = sext i8 %tmp_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 938 'sext' 'p_cast70' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 939 [1/1] (0.00ns)   --->   "%p_cast72 = sext i8 %tmp_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 939 'sext' 'p_cast72' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 940 [1/1] (0.00ns)   --->   "%p_cast74 = sext i8 %tmp_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 940 'sext' 'p_cast74' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 941 [1/1] (0.00ns)   --->   "%p_cast78 = sext i8 %tmp_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 941 'sext' 'p_cast78' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 942 [1/1] (0.00ns)   --->   "%p_cast81 = sext i8 %tmp_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 942 'sext' 'p_cast81' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 943 [1/1] (0.00ns)   --->   "%p_cast84 = sext i8 %tmp_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116]   --->   Operation 943 'sext' 'p_cast84' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i8 %tmp_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 944 'sext' 'sext_ln139' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 945 [1/1] (0.60ns)   --->   "%br_ln139 = br void %bb974" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 945 'br' 'br_ln139' <Predicate = true> <Delay = 0.60>

State 48 <SV = 37> <Delay = 1.95>
ST_48 : Operation 946 [1/1] (0.00ns)   --->   "%i = phi i16, void %.lr.ph278, i16 %i_1, void %bb952._crit_edge"   --->   Operation 946 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 947 [1/1] (0.67ns)   --->   "%icmp_ln139 = icmp_eq  i16 %i, i16 %add_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 947 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 948 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %bb974.split_ifconv, void %._crit_edge279.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 948 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 949 [1/1] (0.00ns)   --->   "%i_cast = zext i16 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 949 'zext' 'i_cast' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 950 [1/1] (0.78ns)   --->   "%add_ln143_1 = add i17, i17 %i_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 950 'add' 'add_ln143_1' <Predicate = (!icmp_ln139)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln143_1 = sext i17 %add_ln143_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 951 'sext' 'sext_ln143_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 952 [36/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 952 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln143_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145]   --->   Operation 953 'bitselect' 'tmp_21' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 954 [1/1] (0.78ns)   --->   "%add_ln143_2 = add i17, i17 %i_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 954 'add' 'add_ln143_2' <Predicate = (!icmp_ln139)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln143_2 = sext i17 %add_ln143_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 955 'sext' 'sext_ln143_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 956 [36/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 956 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln143_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145]   --->   Operation 957 'bitselect' 'tmp_22' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 958 [1/1] (0.12ns)   --->   "%xor_ln145 = xor i1 %tmp_22, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145]   --->   Operation 958 'xor' 'xor_ln145' <Predicate = (!icmp_ln139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 959 [1/1] (0.78ns)   --->   "%sub250 = add i17, i17 %i_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 959 'add' 'sub250' <Predicate = (!icmp_ln139)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 960 [1/1] (0.78ns)   --->   "%add_ln178 = add i17, i17 %i_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178]   --->   Operation 960 'add' 'add_ln178' <Predicate = (!icmp_ln139)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node and_ln179)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln178, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178]   --->   Operation 961 'bitselect' 'tmp_23' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node and_ln179)   --->   "%xor_ln178 = xor i1 %tmp_23, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178]   --->   Operation 962 'xor' 'xor_ln178' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 963 [1/1] (0.68ns)   --->   "%icmp_ln180 = icmp_ult  i17 %add_ln178, i17 %zext_ln81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180]   --->   Operation 963 'icmp' 'icmp_ln180' <Predicate = (!icmp_ln139)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 964 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln179 = and i1 %icmp_ln180, i1 %xor_ln178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 964 'and' 'and_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 965 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179, void %._crit_edge, void %bb970" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 965 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 966 [1/1] (0.78ns)   --->   "%add_ln178_1 = add i17 %i_cast, i17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178]   --->   Operation 966 'add' 'add_ln178_1' <Predicate = (!icmp_ln139)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_1)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln178_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178]   --->   Operation 967 'bitselect' 'tmp_24' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_1)   --->   "%xor_ln178_1 = xor i1 %tmp_24, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178]   --->   Operation 968 'xor' 'xor_ln178_1' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 969 [1/1] (0.68ns)   --->   "%icmp_ln180_1 = icmp_ult  i17 %add_ln178_1, i17 %zext_ln81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180]   --->   Operation 969 'icmp' 'icmp_ln180_1' <Predicate = (!icmp_ln139)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 970 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln179_1 = and i1 %icmp_ln180_1, i1 %xor_ln178_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 970 'and' 'and_ln179_1' <Predicate = (!icmp_ln139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 971 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179_1, void %._crit_edge339, void %bb969" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 971 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_2)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub250, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178]   --->   Operation 972 'bitselect' 'tmp_25' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_2)   --->   "%xor_ln178_2 = xor i1 %tmp_25, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178]   --->   Operation 973 'xor' 'xor_ln178_2' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 974 [1/1] (0.68ns)   --->   "%icmp_ln180_2 = icmp_ult  i17 %sub250, i17 %zext_ln81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180]   --->   Operation 974 'icmp' 'icmp_ln180_2' <Predicate = (!icmp_ln139)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 975 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln179_2 = and i1 %icmp_ln180_2, i1 %xor_ln178_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 975 'and' 'and_ln179_2' <Predicate = (!icmp_ln139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 976 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179_2, void %._crit_edge340, void %bb968" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 976 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 977 [1/1] (0.68ns)   --->   "%icmp_ln180_3 = icmp_ult  i17 %add_ln143_2, i17 %zext_ln81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180]   --->   Operation 977 'icmp' 'icmp_ln180_3' <Predicate = (!icmp_ln139)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 978 [1/1] (0.12ns)   --->   "%and_ln179_3 = and i1 %icmp_ln180_3, i1 %xor_ln145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 978 'and' 'and_ln179_3' <Predicate = (!icmp_ln139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 979 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179_3, void %._crit_edge341, void %bb967" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 979 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 980 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179, void %._crit_edge326, void %bb966" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 980 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 981 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179_1, void %._crit_edge336, void %bb965" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 981 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 982 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179_2, void %._crit_edge337, void %bb964" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 982 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 983 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179_3, void %._crit_edge338, void %bb963" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 983 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 984 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179, void %._crit_edge327, void %bb962" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 984 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 985 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179_1, void %._crit_edge333, void %bb961" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 985 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 986 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179_2, void %._crit_edge334, void %bb960" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 986 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 987 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179_3, void %._crit_edge335_ifconv, void %bb959" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 987 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 988 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179, void %._crit_edge329_ifconv, void %bb957" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 988 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 989 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179_1, void %._crit_edge331_ifconv, void %bb955" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 989 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 990 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179_2, void %bb952, void %bb953" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 990 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_48 : Operation 991 [1/1] (0.00ns)   --->   "%br_ln179 = br i1 %and_ln179_3, void %bb952._crit_edge, void %bb951" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:179]   --->   Operation 991 'br' 'br_ln179' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 49 <SV = 38> <Delay = 1.95>
ST_49 : Operation 992 [1/1] (0.78ns)   --->   "%add_ln143 = add i17, i17 %i_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 992 'add' 'add_ln143' <Predicate = (!icmp_ln139)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i17 %add_ln143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 993 'sext' 'sext_ln143' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_49 : Operation 994 [36/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 994 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 995 [35/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 995 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 996 [35/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 996 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 997 [36/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 997 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 39> <Delay = 1.16>
ST_50 : Operation 998 [35/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 998 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 999 [36/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 999 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1000 [34/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1000 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1001 [36/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1001 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1002 [34/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1002 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1003 [35/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1003 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 40> <Delay = 1.16>
ST_51 : Operation 1004 [1/1] (0.78ns)   --->   "%i_1 = add i16 %i, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1004 'add' 'i_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1005 [34/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1005 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1006 [35/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1006 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1007 [33/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1007 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1008 [35/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1008 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1009 [33/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1009 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1010 [34/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1010 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 41> <Delay = 1.16>
ST_52 : Operation 1011 [33/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1011 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1012 [34/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1012 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1013 [32/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1013 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1014 [34/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1014 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1015 [32/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1015 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1016 [33/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1016 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 42> <Delay = 1.16>
ST_53 : Operation 1017 [32/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1017 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1018 [33/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1018 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1019 [31/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1019 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1020 [33/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1020 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1021 [31/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1021 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1022 [32/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1022 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 43> <Delay = 1.16>
ST_54 : Operation 1023 [31/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1023 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1024 [32/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1024 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1025 [30/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1025 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1026 [32/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1026 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1027 [30/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1027 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1028 [31/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1028 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 44> <Delay = 1.16>
ST_55 : Operation 1029 [30/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1029 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1030 [31/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1030 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1031 [29/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1031 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1032 [31/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1032 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1033 [29/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1033 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1034 [30/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1034 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 45> <Delay = 1.16>
ST_56 : Operation 1035 [29/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1035 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1036 [30/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1036 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1037 [28/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1037 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1038 [30/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1038 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1039 [28/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1039 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1040 [29/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1040 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 46> <Delay = 1.16>
ST_57 : Operation 1041 [28/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1041 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1042 [29/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1042 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1043 [27/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1043 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1044 [29/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1044 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1045 [27/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1045 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1046 [28/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1046 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 47> <Delay = 1.16>
ST_58 : Operation 1047 [27/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1047 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1048 [28/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1048 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1049 [26/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1049 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1050 [28/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1050 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1051 [26/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1051 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1052 [27/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1052 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 48> <Delay = 1.16>
ST_59 : Operation 1053 [26/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1053 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1054 [27/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1054 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1055 [25/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1055 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1056 [27/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1056 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1057 [25/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1057 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1058 [26/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1058 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 49> <Delay = 1.16>
ST_60 : Operation 1059 [25/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1059 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1060 [26/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1060 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1061 [24/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1061 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1062 [26/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1062 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1063 [24/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1063 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1064 [25/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1064 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 50> <Delay = 1.16>
ST_61 : Operation 1065 [24/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1065 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1066 [25/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1066 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1067 [23/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1067 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1068 [25/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1068 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1069 [23/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1069 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1070 [24/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1070 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 51> <Delay = 1.16>
ST_62 : Operation 1071 [23/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1071 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1072 [24/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1072 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1073 [22/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1073 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1074 [24/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1074 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1075 [22/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1075 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1076 [23/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1076 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 52> <Delay = 1.16>
ST_63 : Operation 1077 [22/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1077 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1078 [23/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1078 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1079 [21/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1079 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1080 [23/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1080 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1081 [21/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1081 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1082 [22/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1082 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 53> <Delay = 1.16>
ST_64 : Operation 1083 [21/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1083 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1084 [22/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1084 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1085 [20/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1085 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1086 [22/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1086 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1087 [20/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1087 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1088 [21/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1088 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 54> <Delay = 1.16>
ST_65 : Operation 1089 [20/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1089 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1090 [21/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1090 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1091 [19/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1091 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1092 [21/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1092 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1093 [19/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1093 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1094 [20/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1094 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 55> <Delay = 1.16>
ST_66 : Operation 1095 [19/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1095 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1096 [20/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1096 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1097 [18/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1097 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1098 [20/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1098 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1099 [18/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1099 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1100 [19/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1100 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 56> <Delay = 1.16>
ST_67 : Operation 1101 [18/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1101 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1102 [19/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1102 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1103 [17/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1103 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1104 [19/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1104 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1105 [17/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1105 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1106 [18/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1106 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 57> <Delay = 1.16>
ST_68 : Operation 1107 [17/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1107 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1108 [18/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1108 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1109 [16/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1109 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1110 [18/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1110 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1111 [16/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1111 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1112 [17/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1112 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 58> <Delay = 1.16>
ST_69 : Operation 1113 [16/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1113 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1114 [17/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1114 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1115 [15/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1115 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1116 [17/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1116 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1117 [15/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1117 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1118 [16/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1118 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 59> <Delay = 1.16>
ST_70 : Operation 1119 [15/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1119 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1120 [16/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1120 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1121 [14/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1121 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1122 [16/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1122 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1123 [14/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1123 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1124 [15/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1124 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 60> <Delay = 1.16>
ST_71 : Operation 1125 [14/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1125 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1126 [15/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1126 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1127 [13/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1127 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1128 [15/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1128 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1129 [13/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1129 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 1130 [14/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1130 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 61> <Delay = 1.16>
ST_72 : Operation 1131 [13/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1131 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1132 [14/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1132 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1133 [12/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1133 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1134 [14/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1134 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1135 [12/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1135 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 1136 [13/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1136 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 62> <Delay = 1.16>
ST_73 : Operation 1137 [12/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1137 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1138 [13/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1138 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1139 [11/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1139 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1140 [13/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1140 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1141 [11/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1141 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1142 [12/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1142 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 63> <Delay = 1.16>
ST_74 : Operation 1143 [11/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1143 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1144 [12/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1144 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1145 [10/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1145 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1146 [12/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1146 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1147 [10/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1147 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 1148 [11/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1148 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 64> <Delay = 1.16>
ST_75 : Operation 1149 [10/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1149 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1150 [11/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1150 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1151 [9/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1151 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1152 [11/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1152 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1153 [9/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1153 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1154 [10/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1154 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 65> <Delay = 1.16>
ST_76 : Operation 1155 [9/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1155 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1156 [10/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1156 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1157 [8/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1157 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1158 [10/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1158 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1159 [8/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1159 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1160 [9/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1160 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 66> <Delay = 1.16>
ST_77 : Operation 1161 [8/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1161 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1162 [9/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1162 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1163 [7/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1163 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1164 [9/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1164 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1165 [7/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1165 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1166 [8/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1166 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 67> <Delay = 1.16>
ST_78 : Operation 1167 [7/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1167 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1168 [8/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1168 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1169 [6/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1169 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1170 [8/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1170 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1171 [6/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1171 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1172 [7/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1172 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 68> <Delay = 1.16>
ST_79 : Operation 1173 [1/1] (0.00ns)   --->   "%arrayidx1922_promoted615_load = load i8 %arrayidx1922_promoted615" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1173 'load' 'arrayidx1922_promoted615_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_79 : Operation 1174 [6/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1174 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1175 [7/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1175 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1176 [5/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1176 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1177 [7/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1177 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1178 [5/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1178 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1179 [6/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1179 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln177 = sext i8 %arrayidx1922_promoted615_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1180 'sext' 'sext_ln177' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_79 : Operation 1181 [3/3] (0.99ns) (grouped into DSP with root node add_ln175)   --->   "%mul_ln177 = mul i16 %p_cast44, i16 %sext_ln177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1181 'mul' 'mul_ln177' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 69> <Delay = 1.16>
ST_80 : Operation 1182 [5/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1182 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1183 [6/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1183 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1184 [4/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1184 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1185 [6/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1185 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1186 [4/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1186 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1187 [5/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1187 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1188 [2/3] (0.99ns) (grouped into DSP with root node add_ln175)   --->   "%mul_ln177 = mul i16 %p_cast44, i16 %sext_ln177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1188 'mul' 'mul_ln177' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 70> <Delay = 1.16>
ST_81 : Operation 1189 [1/1] (0.00ns)   --->   "%arrayidx1922_1347_promoted629_load = load i8 %arrayidx1922_1347_promoted629" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1189 'load' 'arrayidx1922_1347_promoted629_load' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1190 [1/1] (0.00ns)   --->   "%arrayidx2284_promoted622_load = load i32 %arrayidx2284_promoted622" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1190 'load' 'arrayidx2284_promoted622_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_81 : Operation 1191 [4/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1191 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1192 [5/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1192 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1193 [3/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1193 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1194 [5/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1194 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1195 [3/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1195 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1196 [4/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1196 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1197 [1/3] (0.00ns) (grouped into DSP with root node add_ln175)   --->   "%mul_ln177 = mul i16 %p_cast44, i16 %sext_ln177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1197 'mul' 'mul_ln177' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1198 [1/1] (0.00ns) (grouped into DSP with root node add_ln175)   --->   "%sext_ln175 = sext i16 %mul_ln177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1198 'sext' 'sext_ln175' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_81 : Operation 1199 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175 = add i32 %arrayidx2284_promoted622_load, i32 %sext_ln175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1199 'add' 'add_ln175' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln177_1 = sext i8 %arrayidx1922_1347_promoted629_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1200 'sext' 'sext_ln177_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_81 : Operation 1201 [3/3] (0.99ns) (grouped into DSP with root node add_ln175_1)   --->   "%mul_ln177_1 = mul i16 %p_cast52, i16 %sext_ln177_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1201 'mul' 'mul_ln177_1' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1202 [1/1] (0.00ns)   --->   "%arrayidx1922_1_promoted664_load = load i8 %arrayidx1922_1_promoted664" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1202 'load' 'arrayidx1922_1_promoted664_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_81 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln177_4 = sext i8 %arrayidx1922_1_promoted664_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1203 'sext' 'sext_ln177_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_81 : Operation 1204 [3/3] (0.99ns) (grouped into DSP with root node add_ln175_4)   --->   "%mul_ln177_4 = mul i16 %sext_ln177_4, i16 %p_cast60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1204 'mul' 'mul_ln177_4' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 1205 [1/1] (0.00ns)   --->   "%store_ln177 = store i8 %arrayidx1922_1347_promoted629_load, i8 %arrayidx1922_promoted615, i8 %arrayidx1922_promoted615_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1205 'store' 'store_ln177' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 82 <SV = 71> <Delay = 1.16>
ST_82 : Operation 1206 [1/1] (0.00ns)   --->   "%arrayidx1922_1_1_promoted678_load = load i8 %arrayidx1922_1_1_promoted678" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1206 'load' 'arrayidx1922_1_1_promoted678_load' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1207 [3/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1207 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1208 [4/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1208 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1209 [2/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1209 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1210 [4/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1210 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1211 [2/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1211 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1212 [3/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1212 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1213 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175 = add i32 %arrayidx2284_promoted622_load, i32 %sext_ln175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1213 'add' 'add_ln175' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1214 [2/3] (0.99ns) (grouped into DSP with root node add_ln175_1)   --->   "%mul_ln177_1 = mul i16 %p_cast52, i16 %sext_ln177_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1214 'mul' 'mul_ln177_1' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1215 [2/3] (0.99ns) (grouped into DSP with root node add_ln175_4)   --->   "%mul_ln177_4 = mul i16 %sext_ln177_4, i16 %p_cast60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1215 'mul' 'mul_ln177_4' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1216 [1/1] (0.00ns)   --->   "%sext_ln177_5 = sext i8 %arrayidx1922_1_1_promoted678_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1216 'sext' 'sext_ln177_5' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_82 : Operation 1217 [3/3] (0.99ns) (grouped into DSP with root node add_ln175_5)   --->   "%mul_ln177_5 = mul i16 %sext_ln177_5, i16 %p_cast62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1217 'mul' 'mul_ln177_5' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 1218 [1/1] (0.00ns)   --->   "%store_ln177 = store i8 %arrayidx1922_1_1_promoted678_load, i8 %arrayidx1922_1_promoted664, i8 %arrayidx1922_1_promoted664_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1218 'store' 'store_ln177' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 83 <SV = 72> <Delay = 3.85>
ST_83 : Operation 1219 [1/1] (0.00ns)   --->   "%empty_54 = trunc i16 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1219 'trunc' 'empty_54' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_83 : Operation 1220 [2/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1220 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1221 [3/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1221 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1222 [1/1] (0.67ns)   --->   "%icmp_ln145 = icmp_ne  i16 %i, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145]   --->   Operation 1222 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln139)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1223 [1/36] (1.16ns)   --->   "%hi_3 = udiv i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1223 'udiv' 'hi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1224 [1/1] (0.00ns)   --->   "%trunc_ln143_1 = trunc i9 %hi_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1224 'trunc' 'trunc_ln143_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_83 : Operation 1225 [3/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1225 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1226 [3/3] (0.99ns) (grouped into DSP with root node add_ln147_1)   --->   "%mul_ln146_1 = mul i9 %WH_cast, i9 %trunc_ln143_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1226 'mul' 'mul_ln146_1' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1227 [1/36] (1.16ns)   --->   "%hi_4 = udiv i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1227 'udiv' 'hi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln143_2 = trunc i9 %hi_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1228 'trunc' 'trunc_ln143_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_83 : Operation 1229 [2/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1229 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1230 [3/3] (0.99ns) (grouped into DSP with root node add_ln147_2)   --->   "%mul_ln146_2 = mul i9 %WH_cast, i9 %trunc_ln143_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1230 'mul' 'mul_ln146_2' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1231 [1/1] (0.71ns)   --->   "%add_ln178_2 = add i9, i9 %empty_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178]   --->   Operation 1231 'add' 'add_ln178_2' <Predicate = (!icmp_ln139)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1232 [1/1] (0.71ns)   --->   "%add_ln187 = add i9 %add_ln178_2, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1232 'add' 'add_ln187' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1233 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i9 %add_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1233 'zext' 'zext_ln186' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.00>
ST_83 : Operation 1234 [1/1] (0.00ns)   --->   "%output_l1_3_addr_1 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1234 'getelementptr' 'output_l1_3_addr_1' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.00>
ST_83 : Operation 1235 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175, i9 %output_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1235 'store' 'store_ln187' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_83 : Operation 1236 [1/1] (0.00ns)   --->   "%br_ln189 = br void %._crit_edge" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1236 'br' 'br_ln189' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.00>
ST_83 : Operation 1237 [1/1] (0.00ns)   --->   "%arrayidx2284_1349_promoted636_load = load i32 %arrayidx2284_1349_promoted636" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1237 'load' 'arrayidx2284_1349_promoted636_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_83 : Operation 1238 [1/3] (0.00ns) (grouped into DSP with root node add_ln175_1)   --->   "%mul_ln177_1 = mul i16 %p_cast52, i16 %sext_ln177_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1238 'mul' 'mul_ln177_1' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1239 [1/1] (0.00ns) (grouped into DSP with root node add_ln175_1)   --->   "%sext_ln175_1 = sext i16 %mul_ln177_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1239 'sext' 'sext_ln175_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_83 : Operation 1240 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_1 = add i32 %arrayidx2284_1349_promoted636_load, i32 %sext_ln175_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1240 'add' 'add_ln175_1' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1241 [1/1] (0.00ns)   --->   "%arrayidx2284_1_promoted671_load = load i32 %arrayidx2284_1_promoted671" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1241 'load' 'arrayidx2284_1_promoted671_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_83 : Operation 1242 [1/3] (0.00ns) (grouped into DSP with root node add_ln175_4)   --->   "%mul_ln177_4 = mul i16 %sext_ln177_4, i16 %p_cast60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1242 'mul' 'mul_ln177_4' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1243 [1/1] (0.00ns) (grouped into DSP with root node add_ln175_4)   --->   "%sext_ln175_4 = sext i16 %mul_ln177_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1243 'sext' 'sext_ln175_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_83 : Operation 1244 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_4 = add i32 %sext_ln175_4, i32 %arrayidx2284_1_promoted671_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1244 'add' 'add_ln175_4' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1245 [2/3] (0.99ns) (grouped into DSP with root node add_ln175_5)   --->   "%mul_ln177_5 = mul i16 %sext_ln177_5, i16 %p_cast62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1245 'mul' 'mul_ln177_5' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1246 [1/1] (0.00ns)   --->   "%arrayidx1922_2_promoted713_load = load i8 %arrayidx1922_2_promoted713" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1246 'load' 'arrayidx1922_2_promoted713_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_83 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln177_8 = sext i8 %arrayidx1922_2_promoted713_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1247 'sext' 'sext_ln177_8' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_83 : Operation 1248 [3/3] (0.99ns) (grouped into DSP with root node add_ln175_8)   --->   "%mul_ln177_8 = mul i16 %sext_ln177_8, i16 %p_cast68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1248 'mul' 'mul_ln177_8' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1249 [1/1] (1.69ns) (grouped into DSP with root node add_ln169_1)   --->   "%add_ln169 = add i9 %trunc_ln143_2, i9 %mul_ln81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1249 'add' 'add_ln169' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1250 [3/3] (0.99ns) (grouped into DSP with root node add_ln169_1)   --->   "%mul_ln169 = mul i9 %add_ln169, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1250 'mul' 'mul_ln169' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1251 [1/1] (1.69ns) (grouped into DSP with root node add_ln169_3)   --->   "%add_ln169_2 = add i9 %trunc_ln143_1, i9 %mul_ln81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1251 'add' 'add_ln169_2' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_83 : Operation 1252 [3/3] (0.99ns) (grouped into DSP with root node add_ln169_3)   --->   "%mul_ln169_1 = mul i9 %add_ln169_2, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1252 'mul' 'mul_ln169_1' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 73> <Delay = 3.85>
ST_84 : Operation 1253 [1/1] (0.00ns)   --->   "%arrayidx1922_2385_promoted643_load = load i8 %arrayidx1922_2385_promoted643" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1253 'load' 'arrayidx1922_2385_promoted643_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1254 [1/1] (0.00ns)   --->   "%arrayidx1922_2_1_promoted727_load = load i8 %arrayidx1922_2_1_promoted727" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1254 'load' 'arrayidx1922_2_1_promoted727_load' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1255 [1/36] (1.16ns)   --->   "%hi_2 = udiv i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1255 'udiv' 'hi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1256 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i9 %hi_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1256 'trunc' 'trunc_ln143' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_84 : Operation 1257 [2/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1257 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1258 [3/3] (0.99ns) (grouped into DSP with root node add_ln147)   --->   "%mul_ln146 = mul i9 %WH_cast, i9 %trunc_ln143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1258 'mul' 'mul_ln146' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1259 [2/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1259 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1260 [2/3] (0.99ns) (grouped into DSP with root node add_ln147_1)   --->   "%mul_ln146_1 = mul i9 %WH_cast, i9 %trunc_ln143_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1260 'mul' 'mul_ln146_1' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1261 [1/36] (1.16ns)   --->   "%wi_4 = urem i32 %sext_ln143_2, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1261 'urem' 'wi_4' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1262 [2/3] (0.99ns) (grouped into DSP with root node add_ln147_2)   --->   "%mul_ln146_2 = mul i9 %WH_cast, i9 %trunc_ln143_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1262 'mul' 'mul_ln146_2' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1263 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_1 = add i32 %arrayidx2284_1349_promoted636_load, i32 %sext_ln175_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1263 'add' 'add_ln175_1' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1264 [1/1] (0.71ns)   --->   "%add_ln178_3 = add i9 %empty_54, i9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:178]   --->   Operation 1264 'add' 'add_ln178_3' <Predicate = (!icmp_ln139)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1265 [1/1] (0.71ns)   --->   "%add_ln187_1 = add i9 %add_ln178_3, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1265 'add' 'add_ln187_1' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1266 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i9 %add_ln187_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1266 'zext' 'zext_ln186_1' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.00>
ST_84 : Operation 1267 [1/1] (0.00ns)   --->   "%output_l1_2_addr_1 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln186_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1267 'getelementptr' 'output_l1_2_addr_1' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.00>
ST_84 : Operation 1268 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175_1, i9 %output_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1268 'store' 'store_ln187' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_84 : Operation 1269 [1/1] (0.00ns)   --->   "%br_ln189 = br void %._crit_edge339" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1269 'br' 'br_ln189' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.00>
ST_84 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln177_2 = sext i8 %arrayidx1922_2385_promoted643_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1270 'sext' 'sext_ln177_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_84 : Operation 1271 [3/3] (0.99ns) (grouped into DSP with root node add_ln175_2)   --->   "%mul_ln177_2 = mul i16 %sext_ln177_2, i16 %p_cast54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1271 'mul' 'mul_ln177_2' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1272 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_4 = add i32 %sext_ln175_4, i32 %arrayidx2284_1_promoted671_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1272 'add' 'add_ln175_4' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1273 [1/1] (0.71ns)   --->   "%add_ln187_4 = add i9 %add_ln178_2, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1273 'add' 'add_ln187_4' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1274 [1/1] (0.00ns)   --->   "%zext_ln186_4 = zext i9 %add_ln187_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1274 'zext' 'zext_ln186_4' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.00>
ST_84 : Operation 1275 [1/1] (0.00ns)   --->   "%output_l1_3_addr_2 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln186_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1275 'getelementptr' 'output_l1_3_addr_2' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.00>
ST_84 : Operation 1276 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175, i9 %output_l1_3_addr_2, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1276 'store' 'store_ln187' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_84 : Operation 1277 [1/1] (0.00ns)   --->   "%br_ln189 = br void %._crit_edge326" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1277 'br' 'br_ln189' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.00>
ST_84 : Operation 1278 [1/1] (0.00ns)   --->   "%arrayidx2284_1_1_promoted685_load = load i32 %arrayidx2284_1_1_promoted685" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1278 'load' 'arrayidx2284_1_1_promoted685_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_84 : Operation 1279 [1/3] (0.00ns) (grouped into DSP with root node add_ln175_5)   --->   "%mul_ln177_5 = mul i16 %sext_ln177_5, i16 %p_cast62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1279 'mul' 'mul_ln177_5' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1280 [1/1] (0.00ns) (grouped into DSP with root node add_ln175_5)   --->   "%sext_ln175_5 = sext i16 %mul_ln177_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1280 'sext' 'sext_ln175_5' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_84 : Operation 1281 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_5 = add i32 %sext_ln175_5, i32 %arrayidx2284_1_1_promoted685_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1281 'add' 'add_ln175_5' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1282 [2/3] (0.99ns) (grouped into DSP with root node add_ln175_8)   --->   "%mul_ln177_8 = mul i16 %sext_ln177_8, i16 %p_cast68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1282 'mul' 'mul_ln177_8' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln177_9 = sext i8 %arrayidx1922_2_1_promoted727_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1283 'sext' 'sext_ln177_9' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_84 : Operation 1284 [3/3] (0.99ns) (grouped into DSP with root node add_ln175_9)   --->   "%mul_ln177_9 = mul i16 %sext_ln177_9, i16 %p_cast70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1284 'mul' 'mul_ln177_9' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1285 [2/3] (0.99ns) (grouped into DSP with root node add_ln169_1)   --->   "%mul_ln169 = mul i9 %add_ln169, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1285 'mul' 'mul_ln169' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1286 [2/3] (0.99ns) (grouped into DSP with root node add_ln169_3)   --->   "%mul_ln169_1 = mul i9 %add_ln169_2, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1286 'mul' 'mul_ln169_1' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1287 [1/1] (1.69ns) (grouped into DSP with root node add_ln169_5)   --->   "%add_ln169_4 = add i9 %trunc_ln143, i9 %mul_ln81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1287 'add' 'add_ln169_4' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1288 [3/3] (0.99ns) (grouped into DSP with root node add_ln169_5)   --->   "%mul_ln169_2 = mul i9 %add_ln169_4, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1288 'mul' 'mul_ln169_2' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 1289 [1/1] (0.00ns)   --->   "%store_ln177 = store i8 %arrayidx1922_2_1_promoted727_load, i8 %arrayidx1922_2_promoted713, i8 %arrayidx1922_2_promoted713_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1289 'store' 'store_ln177' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_84 : Operation 1290 [1/1] (0.00ns)   --->   "%store_ln177 = store i8 %arrayidx1922_2385_promoted643_load, i8 %arrayidx1922_1347_promoted629, i8 %arrayidx1922_1347_promoted629_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1290 'store' 'store_ln177' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_84 : Operation 1291 [1/1] (0.00ns)   --->   "%store_ln175 = store i32 %add_ln175_4, i32 %arrayidx2284_promoted622, i32 %arrayidx2284_promoted622_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1291 'store' 'store_ln175' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 85 <SV = 74> <Delay = 1.87>
ST_85 : Operation 1292 [1/1] (0.00ns)   --->   "%arrayidx1922_1_2_promoted692_load = load i8 %arrayidx1922_1_2_promoted692" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1292 'load' 'arrayidx1922_1_2_promoted692_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1293 [1/36] (1.16ns)   --->   "%wi_2 = urem i32 %sext_ln143, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1293 'urem' 'wi_2' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1294 [2/3] (0.99ns) (grouped into DSP with root node add_ln147)   --->   "%mul_ln146 = mul i9 %WH_cast, i9 %trunc_ln143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1294 'mul' 'mul_ln146' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1295 [1/36] (1.16ns)   --->   "%wi_3 = urem i32 %sext_ln143_1, i32 %zext_ln57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1295 'urem' 'wi_3' <Predicate = (!icmp_ln139)> <Delay = 1.16> <CoreInst = "DivnS">   --->   Core 7 'DivnS' <Latency = 35> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1296 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = trunc i8 %wi_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1296 'trunc' 'trunc_ln144_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_85 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i8 %trunc_ln144_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1297 'zext' 'zext_ln144_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_85 : Operation 1298 [1/3] (0.00ns) (grouped into DSP with root node add_ln147_1)   --->   "%mul_ln146_1 = mul i9 %WH_cast, i9 %trunc_ln143_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1298 'mul' 'mul_ln146_1' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1299 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln147_1 = add i9 %zext_ln144_1, i9 %mul_ln146_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147]   --->   Operation 1299 'add' 'add_ln147_1' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1300 [1/1] (0.00ns)   --->   "%trunc_ln144_2 = trunc i8 %wi_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1300 'trunc' 'trunc_ln144_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_85 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln144_2 = zext i8 %trunc_ln144_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1301 'zext' 'zext_ln144_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_85 : Operation 1302 [1/3] (0.00ns) (grouped into DSP with root node add_ln147_2)   --->   "%mul_ln146_2 = mul i9 %WH_cast, i9 %trunc_ln143_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1302 'mul' 'mul_ln146_2' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1303 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln147_2 = add i9 %zext_ln144_2, i9 %mul_ln146_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147]   --->   Operation 1303 'add' 'add_ln147_2' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1304 [2/3] (0.99ns) (grouped into DSP with root node add_ln175_2)   --->   "%mul_ln177_2 = mul i16 %sext_ln177_2, i16 %p_cast54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1304 'mul' 'mul_ln177_2' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1305 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_5 = add i32 %sext_ln175_5, i32 %arrayidx2284_1_1_promoted685_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1305 'add' 'add_ln175_5' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1306 [1/1] (0.71ns)   --->   "%add_ln187_5 = add i9 %add_ln178_3, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1306 'add' 'add_ln187_5' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln186_5 = zext i9 %add_ln187_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1307 'zext' 'zext_ln186_5' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.00>
ST_85 : Operation 1308 [1/1] (0.00ns)   --->   "%output_l1_2_addr_2 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln186_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1308 'getelementptr' 'output_l1_2_addr_2' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.00>
ST_85 : Operation 1309 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175_1, i9 %output_l1_2_addr_2, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1309 'store' 'store_ln187' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_85 : Operation 1310 [1/1] (0.00ns)   --->   "%br_ln189 = br void %._crit_edge336" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1310 'br' 'br_ln189' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.00>
ST_85 : Operation 1311 [1/1] (0.00ns)   --->   "%sext_ln177_6 = sext i8 %arrayidx1922_1_2_promoted692_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1311 'sext' 'sext_ln177_6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_85 : Operation 1312 [3/3] (0.99ns) (grouped into DSP with root node add_ln175_6)   --->   "%mul_ln177_6 = mul i16 %sext_ln177_6, i16 %p_cast64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1312 'mul' 'mul_ln177_6' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1313 [1/1] (0.00ns)   --->   "%arrayidx2284_2_promoted720_load = load i32 %arrayidx2284_2_promoted720" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1313 'load' 'arrayidx2284_2_promoted720_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_85 : Operation 1314 [1/3] (0.00ns) (grouped into DSP with root node add_ln175_8)   --->   "%mul_ln177_8 = mul i16 %sext_ln177_8, i16 %p_cast68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1314 'mul' 'mul_ln177_8' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1315 [1/1] (0.00ns) (grouped into DSP with root node add_ln175_8)   --->   "%sext_ln175_8 = sext i16 %mul_ln177_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1315 'sext' 'sext_ln175_8' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_85 : Operation 1316 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_8 = add i32 %sext_ln175_8, i32 %arrayidx2284_2_promoted720_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1316 'add' 'add_ln175_8' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1317 [1/1] (0.71ns)   --->   "%add_ln187_8 = add i9 %add_ln178_2, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1317 'add' 'add_ln187_8' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln186_8 = zext i9 %add_ln187_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1318 'zext' 'zext_ln186_8' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.00>
ST_85 : Operation 1319 [1/1] (0.00ns)   --->   "%output_l1_3_addr_3 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln186_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1319 'getelementptr' 'output_l1_3_addr_3' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.00>
ST_85 : Operation 1320 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175, i9 %output_l1_3_addr_3, void %store_ln187, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1320 'store' 'store_ln187' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_85 : Operation 1321 [1/1] (0.00ns)   --->   "%br_ln189 = br void %._crit_edge327" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1321 'br' 'br_ln189' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.00>
ST_85 : Operation 1322 [2/3] (0.99ns) (grouped into DSP with root node add_ln175_9)   --->   "%mul_ln177_9 = mul i16 %sext_ln177_9, i16 %p_cast70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1322 'mul' 'mul_ln177_9' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1323 [1/1] (0.00ns)   --->   "%arrayidx1922_3_promoted762_load = load i8 %arrayidx1922_3_promoted762" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1323 'load' 'arrayidx1922_3_promoted762_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_85 : Operation 1324 [1/3] (0.00ns) (grouped into DSP with root node add_ln169_1)   --->   "%mul_ln169 = mul i9 %add_ln169, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1324 'mul' 'mul_ln169' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1325 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln169_1 = add i9 %mul_ln169, i9 %zext_ln144_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1325 'add' 'add_ln169_1' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln177_12 = sext i8 %arrayidx1922_3_promoted762_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1326 'sext' 'sext_ln177_12' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_85 : Operation 1327 [3/3] (0.99ns) (grouped into DSP with root node add_ln175_12)   --->   "%mul_ln177_12 = mul i16 %sext_ln177_12, i16 %p_cast78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1327 'mul' 'mul_ln177_12' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1328 [1/3] (0.00ns) (grouped into DSP with root node add_ln169_3)   --->   "%mul_ln169_1 = mul i9 %add_ln169_2, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1328 'mul' 'mul_ln169_1' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1329 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln169_3 = add i9 %mul_ln169_1, i9 %zext_ln144_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1329 'add' 'add_ln169_3' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1330 [2/3] (0.99ns) (grouped into DSP with root node add_ln169_5)   --->   "%mul_ln169_2 = mul i9 %add_ln169_4, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1330 'mul' 'mul_ln169_2' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 1331 [1/1] (0.00ns)   --->   "%store_ln177 = store i8 %arrayidx1922_1_2_promoted692_load, i8 %arrayidx1922_1_1_promoted678, i8 %arrayidx1922_1_1_promoted678_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1331 'store' 'store_ln177' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_85 : Operation 1332 [1/1] (0.00ns)   --->   "%store_ln175 = store i32 %add_ln175_5, i32 %arrayidx2284_1349_promoted636, i32 %arrayidx2284_1349_promoted636_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1332 'store' 'store_ln175' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 86 <SV = 75> <Delay = 1.87>
ST_86 : Operation 1333 [1/1] (0.00ns)   --->   "%arrayidx1922_3_1_promoted769_load = load i8 %arrayidx1922_3_1_promoted769" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1333 'load' 'arrayidx1922_3_1_promoted769_load' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1334 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i8 %wi_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1334 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_86 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i8 %trunc_ln144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:144]   --->   Operation 1335 'zext' 'zext_ln144' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_86 : Operation 1336 [1/3] (0.00ns) (grouped into DSP with root node add_ln147)   --->   "%mul_ln146 = mul i9 %WH_cast, i9 %trunc_ln143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1336 'mul' 'mul_ln146' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1337 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln147 = add i9 %zext_ln144, i9 %mul_ln146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147]   --->   Operation 1337 'add' 'add_ln147' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1338 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln147_1 = add i9 %zext_ln144_1, i9 %mul_ln146_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147]   --->   Operation 1338 'add' 'add_ln147_1' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1339 [1/1] (0.00ns)   --->   "%zext_ln146_2 = zext i9 %add_ln147_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1339 'zext' 'zext_ln146_2' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 0.00>
ST_86 : Operation 1340 [1/1] (0.00ns)   --->   "%data_l1_2_0_addr = getelementptr i8 %data_l1_2_0, i64, i64 %zext_ln146_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1340 'getelementptr' 'data_l1_2_0_addr' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 0.00>
ST_86 : Operation 1341 [2/2] (1.15ns)   --->   "%data_l1_2_0_load = load i9 %data_l1_2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1341 'load' 'data_l1_2_0_load' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 1342 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln147_2 = add i9 %zext_ln144_2, i9 %mul_ln146_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147]   --->   Operation 1342 'add' 'add_ln147_2' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1343 [1/1] (0.00ns)   --->   "%zext_ln146_3 = zext i9 %add_ln147_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1343 'zext' 'zext_ln146_3' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 0.00>
ST_86 : Operation 1344 [1/1] (0.00ns)   --->   "%data_l1_3_0_addr_1 = getelementptr i8 %data_l1_3_0, i64, i64 %zext_ln146_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1344 'getelementptr' 'data_l1_3_0_addr_1' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 0.00>
ST_86 : Operation 1345 [2/2] (1.15ns)   --->   "%data_l1_3_0_load = load i9 %data_l1_3_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1345 'load' 'data_l1_3_0_load' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 1346 [1/1] (0.00ns)   --->   "%arrayidx2284_2387_promoted650_load = load i32 %arrayidx2284_2387_promoted650" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1346 'load' 'arrayidx2284_2387_promoted650_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_86 : Operation 1347 [1/3] (0.00ns) (grouped into DSP with root node add_ln175_2)   --->   "%mul_ln177_2 = mul i16 %sext_ln177_2, i16 %p_cast54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1347 'mul' 'mul_ln177_2' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1348 [1/1] (0.00ns) (grouped into DSP with root node add_ln175_2)   --->   "%sext_ln175_2 = sext i16 %mul_ln177_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1348 'sext' 'sext_ln175_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_86 : Operation 1349 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_2 = add i32 %sext_ln175_2, i32 %arrayidx2284_2387_promoted650_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1349 'add' 'add_ln175_2' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1350 [2/3] (0.99ns) (grouped into DSP with root node add_ln175_6)   --->   "%mul_ln177_6 = mul i16 %sext_ln177_6, i16 %p_cast64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1350 'mul' 'mul_ln177_6' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1351 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_8 = add i32 %sext_ln175_8, i32 %arrayidx2284_2_promoted720_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1351 'add' 'add_ln175_8' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1352 [1/1] (0.00ns)   --->   "%arrayidx2284_2_1_promoted734_load = load i32 %arrayidx2284_2_1_promoted734" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1352 'load' 'arrayidx2284_2_1_promoted734_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_86 : Operation 1353 [1/3] (0.00ns) (grouped into DSP with root node add_ln175_9)   --->   "%mul_ln177_9 = mul i16 %sext_ln177_9, i16 %p_cast70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1353 'mul' 'mul_ln177_9' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1354 [1/1] (0.00ns) (grouped into DSP with root node add_ln175_9)   --->   "%sext_ln175_9 = sext i16 %mul_ln177_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1354 'sext' 'sext_ln175_9' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_86 : Operation 1355 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_9 = add i32 %sext_ln175_9, i32 %arrayidx2284_2_1_promoted734_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1355 'add' 'add_ln175_9' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1356 [1/1] (0.71ns)   --->   "%add_ln187_9 = add i9 %add_ln178_3, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1356 'add' 'add_ln187_9' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1357 [1/1] (0.00ns)   --->   "%zext_ln186_9 = zext i9 %add_ln187_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1357 'zext' 'zext_ln186_9' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.00>
ST_86 : Operation 1358 [1/1] (0.00ns)   --->   "%output_l1_2_addr_3 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln186_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1358 'getelementptr' 'output_l1_2_addr_3' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.00>
ST_86 : Operation 1359 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175_1, i9 %output_l1_2_addr_3, void %store_ln187, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1359 'store' 'store_ln187' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_86 : Operation 1360 [1/1] (0.00ns)   --->   "%br_ln189 = br void %._crit_edge333" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1360 'br' 'br_ln189' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.00>
ST_86 : Operation 1361 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln169_1 = add i9 %mul_ln169, i9 %zext_ln144_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1361 'add' 'add_ln169_1' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1362 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i9 %add_ln169_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1362 'zext' 'zext_ln167' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 0.00>
ST_86 : Operation 1363 [1/1] (0.00ns)   --->   "%output_l1_3_addr_4 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1363 'getelementptr' 'output_l1_3_addr_4' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 0.00>
ST_86 : Operation 1364 [2/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr_4, void %store_ln187, void %store_ln187, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1364 'load' 'output_l1_3_load' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_86 : Operation 1365 [2/3] (0.99ns) (grouped into DSP with root node add_ln175_12)   --->   "%mul_ln177_12 = mul i16 %sext_ln177_12, i16 %p_cast78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1365 'mul' 'mul_ln177_12' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1366 [1/1] (0.71ns)   --->   "%add_ln187_12 = add i9 %add_ln178_2, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1366 'add' 'add_ln187_12' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln186_12 = zext i9 %add_ln187_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1367 'zext' 'zext_ln186_12' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.00>
ST_86 : Operation 1368 [1/1] (0.00ns)   --->   "%output_l1_3_addr_5 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln186_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1368 'getelementptr' 'output_l1_3_addr_5' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.00>
ST_86 : Operation 1369 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175, i9 %output_l1_3_addr_5, void %store_ln187, void %store_ln187, void %store_ln187, i32 %output_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1369 'store' 'store_ln187' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_86 : Operation 1370 [1/1] (0.00ns)   --->   "%br_ln189 = br void %._crit_edge329_ifconv" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1370 'br' 'br_ln189' <Predicate = (!icmp_ln139 & and_ln179)> <Delay = 0.00>
ST_86 : Operation 1371 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln169_3 = add i9 %mul_ln169_1, i9 %zext_ln144_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1371 'add' 'add_ln169_3' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln177_13 = sext i8 %arrayidx1922_3_1_promoted769_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1372 'sext' 'sext_ln177_13' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_86 : Operation 1373 [3/3] (0.99ns) (grouped into DSP with root node add_ln175_13)   --->   "%mul_ln177_13 = mul i16 %sext_ln177_13, i16 %p_cast81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1373 'mul' 'mul_ln177_13' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1374 [1/3] (0.00ns) (grouped into DSP with root node add_ln169_5)   --->   "%mul_ln169_2 = mul i9 %add_ln169_4, i9 %WH_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1374 'mul' 'mul_ln169_2' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1375 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln169_5 = add i9 %mul_ln169_2, i9 %zext_ln144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1375 'add' 'add_ln169_5' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 1376 [1/1] (0.00ns)   --->   "%store_ln177 = store i8 %arrayidx1922_3_1_promoted769_load, i8 %arrayidx1922_3_promoted762, i8 %arrayidx1922_3_promoted762_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1376 'store' 'store_ln177' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_86 : Operation 1377 [1/1] (0.00ns)   --->   "%store_ln175 = store i32 %add_ln175_8, i32 %arrayidx2284_1_promoted671, i32 %arrayidx2284_1_promoted671_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1377 'store' 'store_ln175' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 87 <SV = 76> <Delay = 2.58>
ST_87 : Operation 1378 [1/1] (0.00ns)   --->   "%arrayidx1922_2_2_promoted741_load = load i8 %arrayidx1922_2_2_promoted741" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1378 'load' 'arrayidx1922_2_2_promoted741_load' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 1379 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln147 = add i9 %zext_ln144, i9 %mul_ln146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:147]   --->   Operation 1379 'add' 'add_ln147' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1380 [1/1] (0.00ns)   --->   "%zext_ln146_1 = zext i9 %add_ln147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1380 'zext' 'zext_ln146_1' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 0.00>
ST_87 : Operation 1381 [1/1] (0.00ns)   --->   "%data_l1_1_0_addr = getelementptr i8 %data_l1_1_0, i64, i64 %zext_ln146_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1381 'getelementptr' 'data_l1_1_0_addr' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 0.00>
ST_87 : Operation 1382 [2/2] (1.15ns)   --->   "%data_l1_1_0_load = load i9 %data_l1_1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1382 'load' 'data_l1_1_0_load' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 1383 [1/2] (1.15ns)   --->   "%data_l1_2_0_load = load i9 %data_l1_2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1383 'load' 'data_l1_2_0_load' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 1384 [1/2] (1.15ns)   --->   "%data_l1_3_0_load = load i9 %data_l1_3_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1384 'load' 'data_l1_3_0_load' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 1385 [1/1] (0.30ns)   --->   "%select_ln145_2 = select i1 %tmp_22, i8, i8 %data_l1_3_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145]   --->   Operation 1385 'select' 'select_ln145_2' <Predicate = (!icmp_ln139)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1386 [1/1] (0.71ns)   --->   "%add_ln176 = add i9, i9 %empty_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176]   --->   Operation 1386 'add' 'add_ln176' <Predicate = (!icmp_ln139)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1387 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_2 = add i32 %sext_ln175_2, i32 %arrayidx2284_2387_promoted650_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1387 'add' 'add_ln175_2' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1388 [1/1] (0.71ns)   --->   "%add_ln187_2 = add i9 %add_ln176, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1388 'add' 'add_ln187_2' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i9 %add_ln187_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1389 'zext' 'zext_ln186_2' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.00>
ST_87 : Operation 1390 [1/1] (0.00ns)   --->   "%output_l1_1_addr_1 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln186_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1390 'getelementptr' 'output_l1_1_addr_1' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.00>
ST_87 : Operation 1391 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175_2, i9 %output_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1391 'store' 'store_ln187' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_87 : Operation 1392 [1/1] (0.00ns)   --->   "%br_ln189 = br void %._crit_edge340" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1392 'br' 'br_ln189' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.00>
ST_87 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln177_3 = sext i8 %select_ln145_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1393 'sext' 'sext_ln177_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_87 : Operation 1394 [3/3] (0.99ns) (grouped into DSP with root node add_ln175_3)   --->   "%mul_ln177_3 = mul i16 %sext_ln177_3, i16 %p_cast58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1394 'mul' 'mul_ln177_3' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1395 [1/1] (0.00ns)   --->   "%arrayidx2284_1_2_promoted699_load = load i32 %arrayidx2284_1_2_promoted699" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1395 'load' 'arrayidx2284_1_2_promoted699_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_87 : Operation 1396 [1/3] (0.00ns) (grouped into DSP with root node add_ln175_6)   --->   "%mul_ln177_6 = mul i16 %sext_ln177_6, i16 %p_cast64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1396 'mul' 'mul_ln177_6' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1397 [1/1] (0.00ns) (grouped into DSP with root node add_ln175_6)   --->   "%sext_ln175_6 = sext i16 %mul_ln177_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1397 'sext' 'sext_ln175_6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_87 : Operation 1398 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_6 = add i32 %sext_ln175_6, i32 %arrayidx2284_1_2_promoted699_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1398 'add' 'add_ln175_6' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1399 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_9 = add i32 %sext_ln175_9, i32 %arrayidx2284_2_1_promoted734_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1399 'add' 'add_ln175_9' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln177_10 = sext i8 %arrayidx1922_2_2_promoted741_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1400 'sext' 'sext_ln177_10' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_87 : Operation 1401 [3/3] (0.99ns) (grouped into DSP with root node add_ln175_10)   --->   "%mul_ln177_10 = mul i16 %sext_ln177_10, i16 %p_cast72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1401 'mul' 'mul_ln177_10' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1402 [1/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr_4, void %store_ln187, void %store_ln187, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1402 'load' 'output_l1_3_load' <Predicate = (!icmp_ln139 & !tmp_22)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_87 : Operation 1403 [1/1] (0.22ns)   --->   "%select_ln145_3 = select i1 %tmp_22, i32, i32 %output_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145]   --->   Operation 1403 'select' 'select_ln145_3' <Predicate = (!icmp_ln139)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 1404 [1/3] (0.00ns) (grouped into DSP with root node add_ln175_12)   --->   "%mul_ln177_12 = mul i16 %sext_ln177_12, i16 %p_cast78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1404 'mul' 'mul_ln177_12' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1405 [1/1] (0.00ns) (grouped into DSP with root node add_ln175_12)   --->   "%sext_ln175_12 = sext i16 %mul_ln177_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1405 'sext' 'sext_ln175_12' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_87 : Operation 1406 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_12 = add i32 %select_ln145_3, i32 %sext_ln175_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1406 'add' 'add_ln175_12' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln167_1 = zext i9 %add_ln169_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1407 'zext' 'zext_ln167_1' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 0.00>
ST_87 : Operation 1408 [1/1] (0.00ns)   --->   "%output_l1_2_addr_4 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln167_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1408 'getelementptr' 'output_l1_2_addr_4' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 0.00>
ST_87 : Operation 1409 [2/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr_4, void %store_ln187, void %store_ln187, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1409 'load' 'output_l1_2_load' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_87 : Operation 1410 [2/3] (0.99ns) (grouped into DSP with root node add_ln175_13)   --->   "%mul_ln177_13 = mul i16 %sext_ln177_13, i16 %p_cast81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1410 'mul' 'mul_ln177_13' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1411 [1/1] (0.71ns)   --->   "%add_ln187_13 = add i9 %add_ln178_3, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1411 'add' 'add_ln187_13' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1412 [1/1] (0.00ns)   --->   "%zext_ln186_13 = zext i9 %add_ln187_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1412 'zext' 'zext_ln186_13' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.00>
ST_87 : Operation 1413 [1/1] (0.00ns)   --->   "%output_l1_2_addr_5 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln186_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1413 'getelementptr' 'output_l1_2_addr_5' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.00>
ST_87 : Operation 1414 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175_1, i9 %output_l1_2_addr_5, void %store_ln187, void %store_ln187, void %store_ln187, i32 %output_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1414 'store' 'store_ln187' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_87 : Operation 1415 [1/1] (0.00ns)   --->   "%br_ln189 = br void %._crit_edge331_ifconv" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1415 'br' 'br_ln189' <Predicate = (!icmp_ln139 & and_ln179_1)> <Delay = 0.00>
ST_87 : Operation 1416 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln169_5 = add i9 %mul_ln169_2, i9 %zext_ln144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1416 'add' 'add_ln169_5' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 1417 [1/1] (0.00ns)   --->   "%store_ln177 = store i8 %arrayidx1922_2_2_promoted741_load, i8 %arrayidx1922_2_1_promoted727, i8 %arrayidx1922_2_1_promoted727_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1417 'store' 'store_ln177' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_87 : Operation 1418 [1/1] (0.00ns)   --->   "%store_ln175 = store i32 %add_ln175_9, i32 %arrayidx2284_1_1_promoted685, i32 %arrayidx2284_1_1_promoted685_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1418 'store' 'store_ln175' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_87 : Operation 1419 [1/1] (0.00ns)   --->   "%store_ln145 = store i8 %select_ln145_2, i8 %arrayidx1922_2385_promoted643, i8 %arrayidx1922_2385_promoted643_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145]   --->   Operation 1419 'store' 'store_ln145' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 88 <SV = 77> <Delay = 2.03>
ST_88 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i16 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1420 'zext' 'zext_ln146' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_88 : Operation 1421 [1/1] (0.00ns)   --->   "%data_l1_0_0_addr = getelementptr i8 %data_l1_0_0, i64, i64 %zext_ln146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1421 'getelementptr' 'data_l1_0_0_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_88 : Operation 1422 [2/2] (1.15ns)   --->   "%data_l1_0_0_load = load i9 %data_l1_0_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1422 'load' 'data_l1_0_0_load' <Predicate = (!icmp_ln139)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 1423 [1/2] (1.15ns)   --->   "%data_l1_1_0_load = load i9 %data_l1_1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1423 'load' 'data_l1_1_0_load' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 1424 [1/1] (0.30ns)   --->   "%select_ln145_1 = select i1 %tmp_21, i8, i8 %data_l1_2_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145]   --->   Operation 1424 'select' 'select_ln145_1' <Predicate = (!icmp_ln139)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1425 [2/3] (0.99ns) (grouped into DSP with root node add_ln175_3)   --->   "%mul_ln177_3 = mul i16 %sext_ln177_3, i16 %p_cast58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1425 'mul' 'mul_ln177_3' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1426 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_6 = add i32 %sext_ln175_6, i32 %arrayidx2284_1_2_promoted699_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1426 'add' 'add_ln175_6' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1427 [1/1] (0.71ns)   --->   "%add_ln187_6 = add i9 %add_ln176, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1427 'add' 'add_ln187_6' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1428 [1/1] (0.00ns)   --->   "%zext_ln186_6 = zext i9 %add_ln187_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1428 'zext' 'zext_ln186_6' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.00>
ST_88 : Operation 1429 [1/1] (0.00ns)   --->   "%output_l1_1_addr_2 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln186_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1429 'getelementptr' 'output_l1_1_addr_2' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.00>
ST_88 : Operation 1430 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175_2, i9 %output_l1_1_addr_2, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1430 'store' 'store_ln187' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_88 : Operation 1431 [1/1] (0.00ns)   --->   "%br_ln189 = br void %._crit_edge337" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1431 'br' 'br_ln189' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.00>
ST_88 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln177_7 = sext i8 %select_ln145_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1432 'sext' 'sext_ln177_7' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_88 : Operation 1433 [3/3] (0.99ns) (grouped into DSP with root node add_ln175_7)   --->   "%mul_ln177_7 = mul i16 %sext_ln177_7, i16 %p_cast66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1433 'mul' 'mul_ln177_7' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1434 [2/3] (0.99ns) (grouped into DSP with root node add_ln175_10)   --->   "%mul_ln177_10 = mul i16 %sext_ln177_10, i16 %p_cast72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1434 'mul' 'mul_ln177_10' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1435 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_12 = add i32 %select_ln145_3, i32 %sext_ln175_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1435 'add' 'add_ln175_12' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1436 [1/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr_4, void %store_ln187, void %store_ln187, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1436 'load' 'output_l1_2_load' <Predicate = (!icmp_ln139 & !tmp_21)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_88 : Operation 1437 [1/1] (0.22ns)   --->   "%select_ln145_4 = select i1 %tmp_21, i32, i32 %output_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145]   --->   Operation 1437 'select' 'select_ln145_4' <Predicate = (!icmp_ln139)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1438 [1/3] (0.00ns) (grouped into DSP with root node add_ln175_13)   --->   "%mul_ln177_13 = mul i16 %sext_ln177_13, i16 %p_cast81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1438 'mul' 'mul_ln177_13' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1439 [1/1] (0.00ns) (grouped into DSP with root node add_ln175_13)   --->   "%sext_ln175_13 = sext i16 %mul_ln177_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1439 'sext' 'sext_ln175_13' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_88 : Operation 1440 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_13 = add i32 %select_ln145_4, i32 %sext_ln175_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1440 'add' 'add_ln175_13' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 1441 [1/1] (0.00ns)   --->   "%store_ln175 = store i32 %add_ln175_12, i32 %arrayidx2284_2_promoted720, i32 %arrayidx2284_2_promoted720_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1441 'store' 'store_ln175' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_88 : Operation 1442 [1/1] (0.00ns)   --->   "%store_ln145 = store i8 %select_ln145_1, i8 %arrayidx1922_1_2_promoted692, i8 %arrayidx1922_1_2_promoted692_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145]   --->   Operation 1442 'store' 'store_ln145' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_88 : Operation 1443 [1/1] (0.00ns)   --->   "%store_ln175 = store i32 %add_ln175_6, i32 %arrayidx2284_2387_promoted650, i32 %arrayidx2284_2387_promoted650_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1443 'store' 'store_ln175' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 89 <SV = 78> <Delay = 1.87>
ST_89 : Operation 1444 [1/1] (0.00ns)   --->   "%arrayidx1922_3_2_promoted776_load = load i8 %arrayidx1922_3_2_promoted776" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1444 'load' 'arrayidx1922_3_2_promoted776_load' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1445 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1445 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1446 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1446 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1447 [1/2] (1.15ns)   --->   "%data_l1_0_0_load = load i9 %data_l1_0_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1447 'load' 'data_l1_0_0_load' <Predicate = (!icmp_ln139)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 1448 [1/1] (0.00ns)   --->   "%arrayidx2284_3425_promoted657_load = load i32 %arrayidx2284_3425_promoted657" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1448 'load' 'arrayidx2284_3425_promoted657_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_89 : Operation 1449 [1/3] (0.00ns) (grouped into DSP with root node add_ln175_3)   --->   "%mul_ln177_3 = mul i16 %sext_ln177_3, i16 %p_cast58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1449 'mul' 'mul_ln177_3' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1450 [1/1] (0.00ns) (grouped into DSP with root node add_ln175_3)   --->   "%sext_ln175_3 = sext i16 %mul_ln177_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1450 'sext' 'sext_ln175_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_89 : Operation 1451 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_3 = add i32 %sext_ln175_3, i32 %arrayidx2284_3425_promoted657_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1451 'add' 'add_ln175_3' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1452 [2/3] (0.99ns) (grouped into DSP with root node add_ln175_7)   --->   "%mul_ln177_7 = mul i16 %sext_ln177_7, i16 %p_cast66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1452 'mul' 'mul_ln177_7' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1453 [1/1] (0.00ns)   --->   "%arrayidx2284_2_2_promoted748_load = load i32 %arrayidx2284_2_2_promoted748" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1453 'load' 'arrayidx2284_2_2_promoted748_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_89 : Operation 1454 [1/3] (0.00ns) (grouped into DSP with root node add_ln175_10)   --->   "%mul_ln177_10 = mul i16 %sext_ln177_10, i16 %p_cast72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1454 'mul' 'mul_ln177_10' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1455 [1/1] (0.00ns) (grouped into DSP with root node add_ln175_10)   --->   "%sext_ln175_10 = sext i16 %mul_ln177_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1455 'sext' 'sext_ln175_10' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_89 : Operation 1456 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_10 = add i32 %sext_ln175_10, i32 %arrayidx2284_2_2_promoted748_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1456 'add' 'add_ln175_10' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1457 [1/1] (0.71ns)   --->   "%add_ln187_10 = add i9 %add_ln176, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1457 'add' 'add_ln187_10' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln186_10 = zext i9 %add_ln187_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1458 'zext' 'zext_ln186_10' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.00>
ST_89 : Operation 1459 [1/1] (0.00ns)   --->   "%output_l1_1_addr_3 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln186_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1459 'getelementptr' 'output_l1_1_addr_3' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.00>
ST_89 : Operation 1460 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175_2, i9 %output_l1_1_addr_3, void %store_ln187, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1460 'store' 'store_ln187' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_89 : Operation 1461 [1/1] (0.00ns)   --->   "%br_ln189 = br void %._crit_edge334" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1461 'br' 'br_ln189' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.00>
ST_89 : Operation 1462 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_13 = add i32 %select_ln145_4, i32 %sext_ln175_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1462 'add' 'add_ln175_13' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1463 [1/1] (0.00ns)   --->   "%sext_ln177_14 = sext i8 %arrayidx1922_3_2_promoted776_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1463 'sext' 'sext_ln177_14' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_89 : Operation 1464 [3/3] (0.99ns) (grouped into DSP with root node add_ln175_14)   --->   "%mul_ln177_14 = mul i16 %sext_ln177_14, i16 %p_cast84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1464 'mul' 'mul_ln177_14' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 1465 [1/1] (0.00ns)   --->   "%store_ln146 = store i8 %data_l1_0_0_load, i8 %arrayidx1922_3_2_promoted776, i8 %arrayidx1922_3_2_promoted776_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:146]   --->   Operation 1465 'store' 'store_ln146' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_89 : Operation 1466 [1/1] (0.00ns)   --->   "%store_ln177 = store i8 %arrayidx1922_3_2_promoted776_load, i8 %arrayidx1922_3_1_promoted769, i8 %arrayidx1922_3_1_promoted769_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1466 'store' 'store_ln177' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_89 : Operation 1467 [1/1] (0.00ns)   --->   "%store_ln175 = store i32 %add_ln175_13, i32 %arrayidx2284_2_1_promoted734, i32 %arrayidx2284_2_1_promoted734_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1467 'store' 'store_ln175' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 90 <SV = 79> <Delay = 2.58>
ST_90 : Operation 1468 [1/1] (0.00ns)   --->   "%specloopname_ln139 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1468 'specloopname' 'specloopname_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_90 : Operation 1469 [1/1] (0.30ns)   --->   "%select_ln145 = select i1 %icmp_ln145, i8 %data_l1_1_0_load, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145]   --->   Operation 1469 'select' 'select_ln145' <Predicate = (!icmp_ln139)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_90 : Operation 1470 [1/1] (0.71ns)   --->   "%add_ln143_3 = add i9, i9 %empty_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143]   --->   Operation 1470 'add' 'add_ln143_3' <Predicate = (!icmp_ln139)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1471 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_3 = add i32 %sext_ln175_3, i32 %arrayidx2284_3425_promoted657_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1471 'add' 'add_ln175_3' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1472 [1/1] (0.71ns)   --->   "%add_ln187_3 = add i9 %add_ln143_3, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1472 'add' 'add_ln187_3' <Predicate = (!icmp_ln139 & and_ln179_3)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1473 [1/1] (0.00ns)   --->   "%zext_ln186_3 = zext i9 %add_ln187_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1473 'zext' 'zext_ln186_3' <Predicate = (!icmp_ln139 & and_ln179_3)> <Delay = 0.00>
ST_90 : Operation 1474 [1/1] (0.00ns)   --->   "%output_l1_0_addr_1 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln186_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1474 'getelementptr' 'output_l1_0_addr_1' <Predicate = (!icmp_ln139 & and_ln179_3)> <Delay = 0.00>
ST_90 : Operation 1475 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175_3, i9 %output_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1475 'store' 'store_ln187' <Predicate = (!icmp_ln139 & and_ln179_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_90 : Operation 1476 [1/1] (0.00ns)   --->   "%br_ln189 = br void %._crit_edge341" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1476 'br' 'br_ln189' <Predicate = (!icmp_ln139 & and_ln179_3)> <Delay = 0.00>
ST_90 : Operation 1477 [1/1] (0.00ns)   --->   "%arrayidx2284_1_3_promoted706_load = load i32 %arrayidx2284_1_3_promoted706" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1477 'load' 'arrayidx2284_1_3_promoted706_load' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_90 : Operation 1478 [1/3] (0.00ns) (grouped into DSP with root node add_ln175_7)   --->   "%mul_ln177_7 = mul i16 %sext_ln177_7, i16 %p_cast66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1478 'mul' 'mul_ln177_7' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1479 [1/1] (0.00ns) (grouped into DSP with root node add_ln175_7)   --->   "%sext_ln175_7 = sext i16 %mul_ln177_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1479 'sext' 'sext_ln175_7' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_90 : Operation 1480 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_7 = add i32 %sext_ln175_7, i32 %arrayidx2284_1_3_promoted706_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1480 'add' 'add_ln175_7' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1481 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_10 = add i32 %sext_ln175_10, i32 %arrayidx2284_2_2_promoted748_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1481 'add' 'add_ln175_10' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln177_11 = sext i8 %select_ln145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1482 'sext' 'sext_ln177_11' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_90 : Operation 1483 [3/3] (0.99ns) (grouped into DSP with root node add_ln175_11)   --->   "%mul_ln177_11 = mul i16 %sext_ln177_11, i16 %p_cast74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1483 'mul' 'mul_ln177_11' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1484 [1/1] (0.00ns)   --->   "%zext_ln167_2 = zext i9 %add_ln169_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1484 'zext' 'zext_ln167_2' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 0.00>
ST_90 : Operation 1485 [1/1] (0.00ns)   --->   "%output_l1_1_addr_4 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln167_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1485 'getelementptr' 'output_l1_1_addr_4' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 0.00>
ST_90 : Operation 1486 [2/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr_4, void %store_ln187, void %store_ln187, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1486 'load' 'output_l1_1_load' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_90 : Operation 1487 [2/3] (0.99ns) (grouped into DSP with root node add_ln175_14)   --->   "%mul_ln177_14 = mul i16 %sext_ln177_14, i16 %p_cast84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1487 'mul' 'mul_ln177_14' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 1488 [1/1] (0.71ns)   --->   "%add_ln187_14 = add i9 %add_ln176, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1488 'add' 'add_ln187_14' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1489 [1/1] (0.00ns)   --->   "%zext_ln186_14 = zext i9 %add_ln187_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1489 'zext' 'zext_ln186_14' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.00>
ST_90 : Operation 1490 [1/1] (0.00ns)   --->   "%output_l1_1_addr_5 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln186_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1490 'getelementptr' 'output_l1_1_addr_5' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.00>
ST_90 : Operation 1491 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175_2, i9 %output_l1_1_addr_5, void %store_ln187, void %store_ln187, void %store_ln187, i32 %output_l1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1491 'store' 'store_ln187' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_90 : Operation 1492 [1/1] (0.00ns)   --->   "%br_ln189 = br void %bb952" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1492 'br' 'br_ln189' <Predicate = (!icmp_ln139 & and_ln179_2)> <Delay = 0.00>
ST_90 : Operation 1493 [1/1] (0.00ns)   --->   "%store_ln145 = store i8 %select_ln145, i8 %arrayidx1922_2_2_promoted741, i8 %arrayidx1922_2_2_promoted741_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145]   --->   Operation 1493 'store' 'store_ln145' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_90 : Operation 1494 [1/1] (0.00ns)   --->   "%store_ln175 = store i32 %add_ln175_10, i32 %arrayidx2284_1_2_promoted699, i32 %arrayidx2284_1_2_promoted699_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1494 'store' 'store_ln175' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 91 <SV = 80> <Delay = 2.03>
ST_91 : Operation 1495 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_7 = add i32 %sext_ln175_7, i32 %arrayidx2284_1_3_promoted706_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1495 'add' 'add_ln175_7' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1496 [1/1] (0.71ns)   --->   "%add_ln187_7 = add i9 %add_ln143_3, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1496 'add' 'add_ln187_7' <Predicate = (!icmp_ln139 & and_ln179_3)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1497 [1/1] (0.00ns)   --->   "%zext_ln186_7 = zext i9 %add_ln187_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1497 'zext' 'zext_ln186_7' <Predicate = (!icmp_ln139 & and_ln179_3)> <Delay = 0.00>
ST_91 : Operation 1498 [1/1] (0.00ns)   --->   "%output_l1_0_addr_2 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln186_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1498 'getelementptr' 'output_l1_0_addr_2' <Predicate = (!icmp_ln139 & and_ln179_3)> <Delay = 0.00>
ST_91 : Operation 1499 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175_3, i9 %output_l1_0_addr_2, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1499 'store' 'store_ln187' <Predicate = (!icmp_ln139 & and_ln179_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_91 : Operation 1500 [1/1] (0.00ns)   --->   "%br_ln189 = br void %._crit_edge338" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1500 'br' 'br_ln189' <Predicate = (!icmp_ln139 & and_ln179_3)> <Delay = 0.00>
ST_91 : Operation 1501 [2/3] (0.99ns) (grouped into DSP with root node add_ln175_11)   --->   "%mul_ln177_11 = mul i16 %sext_ln177_11, i16 %p_cast74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1501 'mul' 'mul_ln177_11' <Predicate = (!icmp_ln139)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1502 [1/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr_4, void %store_ln187, void %store_ln187, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1502 'load' 'output_l1_1_load' <Predicate = (!icmp_ln139 & icmp_ln145)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_91 : Operation 1503 [1/1] (0.22ns)   --->   "%select_ln145_5 = select i1 %icmp_ln145, i32 %output_l1_1_load, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145]   --->   Operation 1503 'select' 'select_ln145_5' <Predicate = (!icmp_ln139)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 1504 [1/3] (0.00ns) (grouped into DSP with root node add_ln175_14)   --->   "%mul_ln177_14 = mul i16 %sext_ln177_14, i16 %p_cast84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1504 'mul' 'mul_ln177_14' <Predicate = (!icmp_ln139)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1505 [1/1] (0.00ns) (grouped into DSP with root node add_ln175_14)   --->   "%sext_ln175_14 = sext i16 %mul_ln177_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1505 'sext' 'sext_ln175_14' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_91 : Operation 1506 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_14 = add i32 %select_ln145_5, i32 %sext_ln175_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1506 'add' 'add_ln175_14' <Predicate = (!icmp_ln139)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 1507 [1/1] (0.00ns)   --->   "%store_ln175 = store i32 %add_ln175_7, i32 %arrayidx2284_3425_promoted657, i32 %arrayidx2284_3425_promoted657_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1507 'store' 'store_ln175' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 92 <SV = 81> <Delay = 1.87>
ST_92 : Operation 1508 [1/1] (0.00ns)   --->   "%arrayidx2284_2_3_promoted755_load = load i32 %arrayidx2284_2_3_promoted755" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1508 'load' 'arrayidx2284_2_3_promoted755_load' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1509 [1/3] (0.00ns) (grouped into DSP with root node add_ln175_11)   --->   "%mul_ln177_11 = mul i16 %sext_ln177_11, i16 %p_cast74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1509 'mul' 'mul_ln177_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1510 [1/1] (0.00ns) (grouped into DSP with root node add_ln175_11)   --->   "%sext_ln175_11 = sext i16 %mul_ln177_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1510 'sext' 'sext_ln175_11' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1511 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_11 = add i32 %sext_ln175_11, i32 %arrayidx2284_2_3_promoted755_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1511 'add' 'add_ln175_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1512 [1/1] (0.71ns)   --->   "%add_ln187_11 = add i9 %add_ln143_3, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1512 'add' 'add_ln187_11' <Predicate = (and_ln179_3)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1513 [1/1] (0.00ns)   --->   "%zext_ln186_11 = zext i9 %add_ln187_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1513 'zext' 'zext_ln186_11' <Predicate = (and_ln179_3)> <Delay = 0.00>
ST_92 : Operation 1514 [1/1] (0.00ns)   --->   "%output_l1_0_addr_3 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln186_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1514 'getelementptr' 'output_l1_0_addr_3' <Predicate = (and_ln179_3)> <Delay = 0.00>
ST_92 : Operation 1515 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175_3, i9 %output_l1_0_addr_3, void %store_ln187, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1515 'store' 'store_ln187' <Predicate = (and_ln179_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_92 : Operation 1516 [1/1] (0.00ns)   --->   "%br_ln189 = br void %._crit_edge335_ifconv" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1516 'br' 'br_ln189' <Predicate = (and_ln179_3)> <Delay = 0.00>
ST_92 : Operation 1517 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_14 = add i32 %select_ln145_5, i32 %sext_ln175_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1517 'add' 'add_ln175_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1518 [1/1] (0.71ns)   --->   "%add_ln169_6 = add i9 %empty_54, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1518 'add' 'add_ln169_6' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln177_15 = sext i8 %data_l1_0_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1519 'sext' 'sext_ln177_15' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1520 [3/3] (0.99ns) (grouped into DSP with root node add_ln175_15)   --->   "%mul_ln177_15 = mul i16 %sext_ln177_15, i16 %sext_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1520 'mul' 'mul_ln177_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 1521 [1/1] (0.71ns)   --->   "%add_ln187_15 = add i9 %add_ln143_3, i9 %mul_ln81_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1521 'add' 'add_ln187_15' <Predicate = (and_ln179_3)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1522 [1/1] (0.00ns)   --->   "%store_ln175 = store i32 %add_ln175_14, i32 %arrayidx2284_2_2_promoted748, i32 %arrayidx2284_2_2_promoted748_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1522 'store' 'store_ln175' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 93 <SV = 82> <Delay = 1.15>
ST_93 : Operation 1523 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_11 = add i32 %sext_ln175_11, i32 %arrayidx2284_2_3_promoted755_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1523 'add' 'add_ln175_11' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln167_3 = zext i9 %add_ln169_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1524 'zext' 'zext_ln167_3' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1525 [1/1] (0.00ns)   --->   "%output_l1_0_addr_4 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln167_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1525 'getelementptr' 'output_l1_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1526 [2/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr_4, void %store_ln187, void %store_ln187, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1526 'load' 'output_l1_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_93 : Operation 1527 [2/3] (0.99ns) (grouped into DSP with root node add_ln175_15)   --->   "%mul_ln177_15 = mul i16 %sext_ln177_15, i16 %sext_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1527 'mul' 'mul_ln177_15' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 1528 [1/1] (0.00ns)   --->   "%zext_ln186_15 = zext i9 %add_ln187_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1528 'zext' 'zext_ln186_15' <Predicate = (and_ln179_3)> <Delay = 0.00>
ST_93 : Operation 1529 [1/1] (0.00ns)   --->   "%output_l1_0_addr_5 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln186_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 1529 'getelementptr' 'output_l1_0_addr_5' <Predicate = (and_ln179_3)> <Delay = 0.00>
ST_93 : Operation 1530 [1/1] (1.15ns)   --->   "%store_ln187 = store i32 %add_ln175_3, i9 %output_l1_0_addr_5, void %store_ln187, void %store_ln187, void %store_ln187, i32 %output_l1_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187]   --->   Operation 1530 'store' 'store_ln187' <Predicate = (and_ln179_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_93 : Operation 1531 [1/1] (0.00ns)   --->   "%br_ln189 = br void %bb952._crit_edge" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:189]   --->   Operation 1531 'br' 'br_ln189' <Predicate = (and_ln179_3)> <Delay = 0.00>
ST_93 : Operation 1532 [1/1] (0.00ns)   --->   "%store_ln175 = store i32 %add_ln175_11, i32 %arrayidx2284_1_3_promoted706, i32 %arrayidx2284_1_3_promoted706_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1532 'store' 'store_ln175' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 94 <SV = 83> <Delay = 1.80>
ST_94 : Operation 1533 [1/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr_4, void %store_ln187, void %store_ln187, void %store_ln187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167]   --->   Operation 1533 'load' 'output_l1_0_load' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_94 : Operation 1534 [1/3] (0.00ns) (grouped into DSP with root node add_ln175_15)   --->   "%mul_ln177_15 = mul i16 %sext_ln177_15, i16 %sext_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177]   --->   Operation 1534 'mul' 'mul_ln177_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 1535 [1/1] (0.00ns) (grouped into DSP with root node add_ln175_15)   --->   "%sext_ln175_15 = sext i16 %mul_ln177_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1535 'sext' 'sext_ln175_15' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1536 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_15 = add i32 %output_l1_0_load, i32 %sext_ln175_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1536 'add' 'add_ln175_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 95 <SV = 84> <Delay = 0.64>
ST_95 : Operation 1537 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln175_15 = add i32 %output_l1_0_load, i32 %sext_ln175_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1537 'add' 'add_ln175_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 1538 [1/1] (0.00ns)   --->   "%store_ln175 = store i32 %add_ln175_15, i32 %arrayidx2284_2_3_promoted755, i32 %arrayidx2284_2_3_promoted755_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175]   --->   Operation 1538 'store' 'store_ln175' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_95 : Operation 1539 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb974"   --->   Operation 1539 'br' 'br_ln0' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 96 <SV = 79> <Delay = 0.70>
ST_96 : Operation 1540 [1/1] (0.70ns)   --->   "%add_ln102 = add i8 %select_ln100, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1540 'add' 'add_ln102' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1541 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb976"   --->   Operation 1541 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 97 <SV = 18> <Delay = 0.53>
ST_97 : Operation 1542 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln201 = mul i24 %zext_ln201, i24 %zext_ln201_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1542 'mul' 'mul_ln201' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 98 <SV = 19> <Delay = 0.53>
ST_98 : Operation 1543 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln201 = mul i24 %zext_ln201, i24 %zext_ln201_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1543 'mul' 'mul_ln201' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 99 <SV = 20> <Delay = 0.67>
ST_99 : Operation 1544 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln201 = mul i24 %zext_ln201, i24 %zext_ln201_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1544 'mul' 'mul_ln201' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 1545 [1/1] (0.67ns)   --->   "%icmp_ln203 = icmp_eq  i16 %mul152, i16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:203]   --->   Operation 1545 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1546 [1/1] (0.60ns)   --->   "%br_ln201 = br void %bb" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1546 'br' 'br_ln201' <Predicate = true> <Delay = 0.60>

State 100 <SV = 21> <Delay = 1.99>
ST_100 : Operation 1547 [1/1] (0.00ns)   --->   "%indvar_flatten163 = phi i24, void %._crit_edge301.loopexit.preheader, i24 %add_ln201, void %._crit_edge301.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1547 'phi' 'indvar_flatten163' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1548 [1/1] (0.00ns)   --->   "%k_3 = phi i6, void %._crit_edge301.loopexit.preheader, i6 %select_ln201_1, void %._crit_edge301.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1548 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1549 [1/1] (0.00ns)   --->   "%indvar_flatten149 = phi i19, void %._crit_edge301.loopexit.preheader, i19 %select_ln202_3, void %._crit_edge301.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202]   --->   Operation 1549 'phi' 'indvar_flatten149' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1550 [1/1] (0.76ns)   --->   "%icmp_ln201 = icmp_eq  i24 %indvar_flatten163, i24 %mul_ln201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1550 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1551 [1/1] (0.83ns)   --->   "%add_ln201 = add i24 %indvar_flatten163, i24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1551 'add' 'add_ln201' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1552 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %icmp_ln201, void %._crit_edge301.loopexit, void %._crit_edge244.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1552 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1553 [1/1] (0.71ns)   --->   "%icmp_ln202 = icmp_eq  i19 %indvar_flatten149, i19 %bound20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202]   --->   Operation 1553 'icmp' 'icmp_ln202' <Predicate = (!icmp_ln201)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1554 [1/1] (0.70ns)   --->   "%add_ln201_1 = add i6, i6 %k_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1554 'add' 'add_ln201_1' <Predicate = (!icmp_ln201)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1555 [1/1] (0.29ns)   --->   "%select_ln201_1 = select i1 %icmp_ln202, i6 %add_ln201_1, i6 %k_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1555 'select' 'select_ln201_1' <Predicate = (!icmp_ln201)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1556 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i6 %select_ln201_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1556 'zext' 'zext_ln201_2' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_100 : Operation 1557 [3/3] (0.99ns) (grouped into DSP with root node add_ln204)   --->   "%mul_ln201_1 = mul i9 %zext_ln201_2, i9 %trunc_ln202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1557 'mul' 'mul_ln201_1' <Predicate = (!icmp_ln201)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 1558 [1/1] (0.80ns)   --->   "%add_ln202_1 = add i19, i19 %indvar_flatten149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202]   --->   Operation 1558 'add' 'add_ln202_1' <Predicate = (!icmp_ln201)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1559 [1/1] (0.31ns)   --->   "%select_ln202_3 = select i1 %icmp_ln202, i19, i19 %add_ln202_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202]   --->   Operation 1559 'select' 'select_ln202_3' <Predicate = (!icmp_ln201)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 101 <SV = 22> <Delay = 0.99>
ST_101 : Operation 1560 [2/3] (0.99ns) (grouped into DSP with root node add_ln204)   --->   "%mul_ln201_1 = mul i9 %zext_ln201_2, i9 %trunc_ln202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1560 'mul' 'mul_ln201_1' <Predicate = (!icmp_ln201)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 102 <SV = 23> <Delay = 1.98>
ST_102 : Operation 1561 [1/1] (0.00ns)   --->   "%ki = phi i3, void %._crit_edge301.loopexit.preheader, i3 %select_ln202_2, void %._crit_edge301.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202]   --->   Operation 1561 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1562 [1/1] (0.00ns)   --->   "%wh = phi i16, void %._crit_edge301.loopexit.preheader, i16 %add_ln203, void %._crit_edge301.loopexit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:203]   --->   Operation 1562 'phi' 'wh' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1563 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1563 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1564 [1/1] (0.27ns)   --->   "%select_ln201 = select i1 %icmp_ln202, i3, i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1564 'select' 'select_ln201' <Predicate = (!icmp_ln201)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 1565 [1/3] (0.00ns) (grouped into DSP with root node add_ln204)   --->   "%mul_ln201_1 = mul i9 %zext_ln201_2, i9 %trunc_ln202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1565 'mul' 'mul_ln201_1' <Predicate = (!icmp_ln201)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node select_ln202_1)   --->   "%trunc_ln204 = trunc i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1566 'trunc' 'trunc_ln204' <Predicate = (!icmp_ln201 & !icmp_ln202)> <Delay = 0.00>
ST_102 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node select_ln202_1)   --->   "%select_ln201_2 = select i1 %icmp_ln202, i2, i2 %trunc_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1567 'select' 'select_ln201_2' <Predicate = (!icmp_ln201)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 1568 [1/1] (0.67ns)   --->   "%icmp_ln203_1 = icmp_eq  i16 %wh, i16 %mul152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:203]   --->   Operation 1568 'icmp' 'icmp_ln203_1' <Predicate = (!icmp_ln201 & !icmp_ln202)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1569 [1/1] (0.27ns)   --->   "%select_ln201_3 = select i1 %icmp_ln202, i1 %icmp_ln203, i1 %icmp_ln203_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201]   --->   Operation 1569 'select' 'select_ln201_3' <Predicate = (!icmp_ln201)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 1570 [1/1] (0.57ns)   --->   "%add_ln202 = add i3, i3 %select_ln201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202]   --->   Operation 1570 'add' 'add_ln202' <Predicate = (!icmp_ln201)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1571 [1/1] (0.00ns) (grouped into LUT with out node select_ln202)   --->   "%or_ln202 = or i1 %select_ln201_3, i1 %icmp_ln202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202]   --->   Operation 1571 'or' 'or_ln202' <Predicate = (!icmp_ln201)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1572 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln202 = select i1 %or_ln202, i16, i16 %wh" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202]   --->   Operation 1572 'select' 'select_ln202' <Predicate = (!icmp_ln201)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node select_ln202_1)   --->   "%trunc_ln204_1 = trunc i3 %add_ln202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1573 'trunc' 'trunc_ln204_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_102 : Operation 1574 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln202_1 = select i1 %select_ln201_3, i2 %trunc_ln204_1, i2 %select_ln201_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202]   --->   Operation 1574 'select' 'select_ln202_1' <Predicate = (!icmp_ln201)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 1575 [1/1] (0.27ns)   --->   "%select_ln202_2 = select i1 %select_ln201_3, i3 %add_ln202, i3 %select_ln201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202]   --->   Operation 1575 'select' 'select_ln202_2' <Predicate = (!icmp_ln201)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 1576 [1/1] (0.00ns)   --->   "%empty_59 = trunc i16 %select_ln202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202]   --->   Operation 1576 'trunc' 'empty_59' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_102 : Operation 1577 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln204 = add i9 %empty_59, i9 %mul_ln201_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1577 'add' 'add_ln204' <Predicate = (!icmp_ln201)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 1578 [1/1] (0.78ns)   --->   "%add_ln203 = add i16, i16 %select_ln202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:203]   --->   Operation 1578 'add' 'add_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 24> <Delay = 1.80>
ST_103 : Operation 1579 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln204 = add i9 %empty_59, i9 %mul_ln201_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1579 'add' 'add_ln204' <Predicate = (!icmp_ln201)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 1580 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i9 %add_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1580 'zext' 'zext_ln204' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_103 : Operation 1581 [1/1] (0.00ns)   --->   "%output_l1_0_addr_6 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1581 'getelementptr' 'output_l1_0_addr_6' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_103 : Operation 1582 [2/2] (1.15ns)   --->   "%output_l1_0_load_1 = load i9 %output_l1_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1582 'load' 'output_l1_0_load_1' <Predicate = (!icmp_ln201)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_103 : Operation 1583 [1/1] (0.00ns)   --->   "%output_l1_1_addr_6 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1583 'getelementptr' 'output_l1_1_addr_6' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_103 : Operation 1584 [2/2] (1.15ns)   --->   "%output_l1_1_load_1 = load i9 %output_l1_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1584 'load' 'output_l1_1_load_1' <Predicate = (!icmp_ln201)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_103 : Operation 1585 [1/1] (0.00ns)   --->   "%output_l1_2_addr_6 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1585 'getelementptr' 'output_l1_2_addr_6' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_103 : Operation 1586 [2/2] (1.15ns)   --->   "%output_l1_2_load_1 = load i9 %output_l1_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1586 'load' 'output_l1_2_load_1' <Predicate = (!icmp_ln201)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_103 : Operation 1587 [1/1] (0.00ns)   --->   "%output_l1_3_addr_6 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1587 'getelementptr' 'output_l1_3_addr_6' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_103 : Operation 1588 [2/2] (1.15ns)   --->   "%output_l1_3_load_1 = load i9 %output_l1_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1588 'load' 'output_l1_3_load_1' <Predicate = (!icmp_ln201)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 104 <SV = 25> <Delay = 3.14>
ST_104 : Operation 1589 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_201_22_VITIS_LOOP_202_23_VITIS_LOOP_203_24_str"   --->   Operation 1589 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_104 : Operation 1590 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 1590 'speclooptripcount' 'empty_58' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_104 : Operation 1591 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1591 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_104 : Operation 1592 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_202_23_VITIS_LOOP_203_24_str"   --->   Operation 1592 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_104 : Operation 1593 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 1593 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_104 : Operation 1594 [1/1] (0.00ns)   --->   "%specloopname_ln203 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:203]   --->   Operation 1594 'specloopname' 'specloopname_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_104 : Operation 1595 [1/2] (1.15ns)   --->   "%output_l1_0_load_1 = load i9 %output_l1_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1595 'load' 'output_l1_0_load_1' <Predicate = (!icmp_ln201)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_104 : Operation 1596 [1/2] (1.15ns)   --->   "%output_l1_1_load_1 = load i9 %output_l1_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1596 'load' 'output_l1_1_load_1' <Predicate = (!icmp_ln201)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_104 : Operation 1597 [1/2] (1.15ns)   --->   "%output_l1_2_load_1 = load i9 %output_l1_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1597 'load' 'output_l1_2_load_1' <Predicate = (!icmp_ln201)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_104 : Operation 1598 [1/2] (1.15ns)   --->   "%output_l1_3_load_1 = load i9 %output_l1_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1598 'load' 'output_l1_3_load_1' <Predicate = (!icmp_ln201)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_104 : Operation 1599 [1/1] (0.39ns)   --->   "%p_Repl2_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %output_l1_0_load_1, i32 %output_l1_1_load_1, i32 %output_l1_2_load_1, i32 %output_l1_3_load_1, i2 %select_ln202_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1599 'mux' 'p_Repl2_s' <Predicate = (!icmp_ln201)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1600 [1/1] (0.00ns)   --->   "%p_cast89 = zext i32 %p_Repl2_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 1600 'zext' 'p_cast89' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_104 : Operation 1601 [1/1] (1.59ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P, i64 %conv_out_V, i64 %p_cast89"   --->   Operation 1601 'write' 'write_ln543' <Predicate = (!icmp_ln201)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_104 : Operation 1602 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 1602 'br' 'br_ln0' <Predicate = (!icmp_ln201)> <Delay = 0.00>

State 105 <SV = 24> <Delay = 0.00>
ST_105 : Operation 1603 [1/1] (0.00ns)   --->   "%ret_ln211 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:211]   --->   Operation 1603 'ret' 'ret_ln211' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [34]  (1.6 ns)

 <State 2>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [37]  (1.6 ns)

 <State 3>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [41]  (1.6 ns)

 <State 4>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [45]  (1.6 ns)

 <State 5>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [49]  (1.6 ns)

 <State 6>: 0.705ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68) with incoming values : ('add_ln68', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68) [54]  (0 ns)
	'add' operation ('add_ln68', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:68) [58]  (0.705 ns)

 <State 7>: 2.76ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [62]  (1.6 ns)
	'store' operation ('store_ln70', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:70) of variable 'trunc_ln708' on array 'bias_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18 [73]  (1.16 ns)

 <State 8>: 2.08ns
The critical path consists of the following:
	'mul' operation ('tmp', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55) [87]  (1.55 ns)
	'mul' operation of DSP[91] ('mul42', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65) [91]  (0.535 ns)

 <State 9>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[91] ('mul42', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65) [91]  (0.535 ns)

 <State 10>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[91] ('mul42', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:65) [91]  (0.535 ns)

 <State 11>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:72) with incoming values : ('add_ln72', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:72) [94]  (0.603 ns)

 <State 12>: 0.981ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:72) with incoming values : ('add_ln72', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:72) [94]  (0 ns)
	'add' operation ('add_ln72', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:72) [97]  (0.88 ns)
	blocking operation 0.101 ns on control path)

 <State 13>: 2.76ns
The critical path consists of the following:
	fifo read on port 'weight_in_V' [101]  (1.6 ns)
	'store' operation ('store_ln74', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:74) of variable 'trunc_ln708_1' on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [118]  (1.16 ns)

 <State 14>: 2.08ns
The critical path consists of the following:
	'mul' operation ('tmp2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55) [126]  (1.55 ns)
	'mul' operation of DSP[128] ('mul55', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55) [128]  (0.535 ns)

 <State 15>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[128] ('mul55', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55) [128]  (0.535 ns)

 <State 16>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[128] ('mul55', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:55) [128]  (0.535 ns)

 <State 17>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76) with incoming values : ('add_ln76', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76) [131]  (0.603 ns)

 <State 18>: 0.89ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76) with incoming values : ('add_ln76', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76) [131]  (0 ns)
	'add' operation ('add_ln76', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76) [135]  (0.833 ns)
	blocking operation 0.057 ns on control path)

 <State 19>: 2.76ns
The critical path consists of the following:
	fifo read on port 'data_in_V' [139]  (1.6 ns)
	'store' operation ('store_ln78', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78) of variable 'trunc_ln708_2' on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [150]  (1.16 ns)

 <State 20>: 2.33ns
The critical path consists of the following:
	'mul' operation ('mul152', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:57) [188]  (1.55 ns)
	'add' operation ('add_ln81_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81) [194]  (0.785 ns)

 <State 21>: 4.01ns
The critical path consists of the following:
	'phi' operation ('ko', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81) with incoming values : ('select_ln81_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81) [211]  (0 ns)
	'add' operation ('add_ln81_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81) [221]  (0.706 ns)
	'select' operation ('select_ln81_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81) [222]  (0.293 ns)
	'mul' operation ('mul_ln81', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81) [225]  (1.55 ns)
	'mul' operation ('mul_ln81_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81) [226]  (1.46 ns)

 <State 22>: 1.86ns
The critical path consists of the following:
	'phi' operation ('ki', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88) with incoming values : ('add_ln88', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:88) [245]  (0 ns)
	'add' operation ('empty_44', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81) [254]  (0.705 ns)
	'getelementptr' operation ('bias_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81) [258]  (0 ns)
	'load' operation ('bias_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81) on array 'bias_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18 [259]  (1.16 ns)

 <State 23>: 1.55ns
The critical path consists of the following:
	'load' operation ('bias_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81) on array 'bias_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18 [259]  (1.16 ns)
	'mux' operation ('tmp_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81) [266]  (0.393 ns)

 <State 24>: 2ns
The critical path consists of the following:
	'phi' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) with incoming values : ('select_ln89_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [271]  (0 ns)
	'add' operation ('add_ln89_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [282]  (0.705 ns)
	'select' operation ('select_ln89_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [283]  (0.303 ns)
	'mul' operation of DSP[290] ('mul_ln89', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [285]  (0.996 ns)

 <State 25>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[290] ('mul_ln89', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [285]  (0.996 ns)

 <State 26>: 1.36ns
The critical path consists of the following:
	'add' operation ('add_ln94_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94) [289]  (0.715 ns)
	'add' operation of DSP[290] ('add_ln94', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94) [290]  (0.645 ns)

 <State 27>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[290] ('add_ln94', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94) [290]  (0.645 ns)
	'getelementptr' operation ('output_l1_0_addr', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:93) [292]  (0 ns)
	'store' operation ('store_ln94', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:94) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [304]  (1.16 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[320] ('add107_2_cast', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81) [320]  (0.535 ns)

 <State 30>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[320] ('add107_2_cast', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:81) [320]  (0.535 ns)

 <State 31>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten105', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100) with incoming values : ('add_ln100', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100) [353]  (0.603 ns)

 <State 32>: 5.19ns
The critical path consists of the following:
	'phi' operation ('r', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100) with incoming values : ('select_ln100_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100) [354]  (0 ns)
	'add' operation ('add_ln100_17', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100) [364]  (0.705 ns)
	'select' operation ('select_ln100_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100) [365]  (0.303 ns)
	'mul' operation ('mul_ln100', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100) [368]  (1.55 ns)
	'add' operation ('add_ln100_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100) [369]  (0.735 ns)
	'add' operation ('add_ln117', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:117) [404]  (0.735 ns)
	'getelementptr' operation ('weight_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) [409]  (0 ns)
	'load' operation ('weight_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [410]  (1.16 ns)

 <State 33>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [410]  (1.16 ns)
	'mux' operation ('tmp_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) [417]  (0.393 ns)

 <State 34>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [438]  (1.16 ns)
	'mux' operation ('tmp_5', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) [445]  (0.393 ns)

 <State 35>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [466]  (1.16 ns)
	'mux' operation ('tmp_7', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) [473]  (0.393 ns)

 <State 36>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_6', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [494]  (1.16 ns)
	'mux' operation ('tmp_9', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) [501]  (0.393 ns)

 <State 37>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_8', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [522]  (1.16 ns)
	'mux' operation ('tmp_10', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) [529]  (0.393 ns)

 <State 38>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_10', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [550]  (1.16 ns)
	'mux' operation ('tmp_12', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) [557]  (0.393 ns)

 <State 39>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_12', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [578]  (1.16 ns)
	'mux' operation ('tmp_14', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) [585]  (0.393 ns)

 <State 40>: 1.55ns
The critical path consists of the following:
	'load' operation ('weight_l2_0_load_14', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [606]  (1.16 ns)
	'mux' operation ('tmp_16', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:116) [613]  (0.393 ns)

 <State 41>: 1.96ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten15', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123) with incoming values : ('select_ln123_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123) [633]  (0 ns)
	'icmp' operation ('icmp_ln123_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123) [653]  (0.676 ns)
	'select' operation ('select_ln121_5', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121) [667]  (0.278 ns)
	'or' operation ('or_ln123', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123) [671]  (0 ns)
	'select' operation ('select_ln123', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123) [672]  (0.303 ns)
	'add' operation ('add_ln124', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [724]  (0.705 ns)

 <State 42>: 3.7ns
The critical path consists of the following:
	'phi' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123) with incoming values : ('select_ln123_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123) [634]  (0 ns)
	'select' operation ('select_ln121', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121) [654]  (0.303 ns)
	'add' operation ('add_ln123', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123) [669]  (0.705 ns)
	'add' operation of DSP[679] ('p_mid19', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:100) [674]  (1.7 ns)
	'mul' operation of DSP[679] ('p_mid111', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61) [676]  (0.996 ns)

 <State 43>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[645] ('empty_50', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61) [643]  (0.996 ns)

 <State 44>: 0.946ns
The critical path consists of the following:
	'mul' operation of DSP[639] ('mul136', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:61) [639]  (0 ns)
	'select' operation ('select_ln121_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121) [661]  (0.301 ns)
	'add' operation of DSP[679] ('add_ln127_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127) [679]  (0.645 ns)

 <State 45>: 2.88ns
The critical path consists of the following:
	'add' operation of DSP[645] ('add_ln127', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:127) [645]  (0.645 ns)
	'select' operation ('select_ln121_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:121) [664]  (0 ns)
	'select' operation ('select_ln123_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123) [680]  (0.301 ns)
	'add' operation ('add_ln123_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:123) [681]  (0 ns)
	'add' operation ('add_ln130', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:130) [690]  (0.777 ns)
	'getelementptr' operation ('data_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129) [695]  (0 ns)
	'load' operation ('data_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [696]  (1.16 ns)

 <State 46>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [696]  (1.16 ns)
	'mux' operation ('tmp_19', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129) [703]  (0.393 ns)
	'store' operation ('store_ln128', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128) of variable 'tmp_19', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129 on array 'data_l1[2][0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [712]  (1.16 ns)

 <State 47>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) [747]  (0.603 ns)

 <State 48>: 1.95ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) [747]  (0 ns)
	'add' operation ('add_ln143_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [784]  (0.785 ns)
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [786]  (1.17 ns)

 <State 49>: 1.95ns
The critical path consists of the following:
	'add' operation ('add_ln143', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [770]  (0.785 ns)
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 50>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 51>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 52>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 53>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 54>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 55>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 56>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 57>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 58>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 59>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 60>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 61>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 62>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 63>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 64>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 65>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 66>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 67>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 68>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 69>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 70>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 71>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 72>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 73>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 74>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 75>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 76>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 77>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 78>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 79>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 80>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 81>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 82>: 1.17ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)

 <State 83>: 3.86ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [786]  (1.17 ns)
	'add' operation of DSP[1013] ('add_ln169_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169) [1011]  (1.7 ns)
	'mul' operation of DSP[1013] ('mul_ln169_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169) [1012]  (0.996 ns)

 <State 84>: 3.86ns
The critical path consists of the following:
	'udiv' operation ('hi', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [772]  (1.17 ns)
	'add' operation of DSP[1032] ('add_ln169_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169) [1030]  (1.7 ns)
	'mul' operation of DSP[1032] ('mul_ln169_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169) [1031]  (0.996 ns)

 <State 85>: 1.87ns
The critical path consists of the following:
	'add' operation ('add_ln187_5', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) [906]  (0.715 ns)
	'getelementptr' operation ('output_l1_2_addr_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [908]  (0 ns)
	'store' operation ('store_ln187', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) of variable 'add_ln175_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [909]  (1.16 ns)

 <State 86>: 1.87ns
The critical path consists of the following:
	'add' operation ('add_ln187_9', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) [959]  (0.715 ns)
	'getelementptr' operation ('output_l1_2_addr_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [961]  (0 ns)
	'store' operation ('store_ln187', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) of variable 'add_ln175_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [962]  (1.16 ns)

 <State 87>: 2.59ns
The critical path consists of the following:
	'add' operation ('add_ln176', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:176) [815]  (0.715 ns)
	'add' operation ('add_ln187_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) [864]  (0.715 ns)
	'getelementptr' operation ('output_l1_1_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [866]  (0 ns)
	'store' operation ('store_ln187', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) of variable 'add_ln175_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175 on array 'output_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [867]  (1.16 ns)

 <State 88>: 2.03ns
The critical path consists of the following:
	'load' operation ('output_l1_2_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167) on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [1016]  (1.16 ns)
	'select' operation ('select_ln145_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145) [1017]  (0.227 ns)
	'add' operation of DSP[1021] ('add_ln175_13', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175) [1021]  (0.645 ns)

 <State 89>: 1.87ns
The critical path consists of the following:
	'add' operation ('add_ln187_10', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) [972]  (0.715 ns)
	'getelementptr' operation ('output_l1_1_addr_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [974]  (0 ns)
	'store' operation ('store_ln187', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) of variable 'add_ln175_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175 on array 'output_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [975]  (1.16 ns)

 <State 90>: 2.59ns
The critical path consists of the following:
	'add' operation ('add_ln143_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:143) [800]  (0.715 ns)
	'add' operation ('add_ln187_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) [879]  (0.715 ns)
	'getelementptr' operation ('output_l1_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [881]  (0 ns)
	'store' operation ('store_ln187', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) of variable 'add_ln175_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [882]  (1.16 ns)

 <State 91>: 2.03ns
The critical path consists of the following:
	'load' operation ('output_l1_1_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167) on array 'output_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [1035]  (1.16 ns)
	'select' operation ('select_ln145_5', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:145) [1036]  (0.227 ns)
	'add' operation of DSP[1040] ('add_ln175_14', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175) [1040]  (0.645 ns)

 <State 92>: 1.87ns
The critical path consists of the following:
	'add' operation ('add_ln187_11', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) [985]  (0.715 ns)
	'getelementptr' operation ('output_l1_0_addr_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [987]  (0 ns)
	'store' operation ('store_ln187', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:187) of variable 'add_ln175_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [988]  (1.16 ns)

 <State 93>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('output_l1_0_addr_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167) [1051]  (0 ns)
	'load' operation ('output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [1052]  (1.16 ns)

 <State 94>: 1.8ns
The critical path consists of the following:
	'load' operation ('output_l1_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:167) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [1052]  (1.16 ns)
	'add' operation of DSP[1056] ('add_ln175_15', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175) [1056]  (0.645 ns)

 <State 95>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[1056] ('add_ln175_15', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175) [1056]  (0.645 ns)
	'store' operation ('store_ln175', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175) of variable 'add_ln175_15', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:175 on local variable 'arrayidx2284_2_3_promoted755' [1068]  (0 ns)

 <State 96>: 0.705ns
The critical path consists of the following:
	'add' operation ('add_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) [1091]  (0.705 ns)

 <State 97>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[1099] ('mul_ln201', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201) [1099]  (0.535 ns)

 <State 98>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[1099] ('mul_ln201', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201) [1099]  (0.535 ns)

 <State 99>: 0.676ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln203', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:203) [1100]  (0.676 ns)

 <State 100>: 2ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten149', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202) with incoming values : ('select_ln202_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202) [1105]  (0 ns)
	'icmp' operation ('icmp_ln202', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202) [1115]  (0.71 ns)
	'select' operation ('select_ln201_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201) [1118]  (0.293 ns)
	'mul' operation of DSP[1136] ('mul_ln201_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201) [1120]  (0.996 ns)

 <State 101>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[1136] ('mul_ln201_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201) [1120]  (0.996 ns)

 <State 102>: 1.98ns
The critical path consists of the following:
	'phi' operation ('wh', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:203) with incoming values : ('add_ln203', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:203) [1107]  (0 ns)
	'icmp' operation ('icmp_ln203_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:203) [1124]  (0.676 ns)
	'select' operation ('select_ln201_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:201) [1125]  (0.278 ns)
	'or' operation ('or_ln202', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202) [1128]  (0 ns)
	'select' operation ('select_ln202', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:202) [1129]  (0.243 ns)
	'add' operation ('add_ln203', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:203) [1149]  (0.785 ns)

 <State 103>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[1136] ('add_ln204', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204) [1136]  (0.645 ns)
	'getelementptr' operation ('output_l1_0_addr_6', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204) [1138]  (0 ns)
	'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [1139]  (1.16 ns)

 <State 104>: 3.15ns
The critical path consists of the following:
	'load' operation ('output_l1_0_load_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [1139]  (1.16 ns)
	'mux' operation ('__Repl2__', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204) [1146]  (0.393 ns)
	fifo write on port 'conv_out_V' [1148]  (1.6 ns)

 <State 105>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
