$date
	Sun Oct 23 03:13:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#175383
b1110 !
1"
#175386
b1110 &
b1110 %
1$
#175387
0"
#175390
b111 &
b111 %
#175394
b10110 &
b10110 %
#175398
b1011 &
b1011 %
#175402
b100010 &
b100010 %
#175406
b10001 &
b10001 %
#175410
b110100 &
b110100 %
#175414
b11010 &
b11010 %
#175418
b1101 &
b1101 %
#175422
b101000 &
b101000 %
#175426
b10100 &
b10100 %
#175430
b1010 &
b1010 %
#175434
b101 &
b101 %
#175438
b10000 &
b10000 %
#175442
b1000 &
b1000 %
#175446
b100 &
b100 %
#175450
b10 &
b10 %
#175454
b1 &
1#
b1 %
#175458
b0 &
b0 %
0#
0$
#1172435
b10100 !
1"
#1172438
b10100 &
b10100 %
1$
#1172439
0"
#1172442
b1010 &
b1010 %
#1172446
b101 &
b101 %
#1172450
b10000 &
b10000 %
#1172454
b1000 &
b1000 %
#1172458
b100 &
b100 %
#1172462
b10 &
b10 %
#1172466
b1 &
b1 %
1#
#1172470
b0 &
0#
b0 %
0$
#2109255
1"
#2109258
b10100 &
b10100 %
1$
#2109259
0"
#2109262
b1010 &
b1010 %
#2109266
b101 &
b101 %
#2109270
b10000 &
b10000 %
#2109274
b1000 &
b1000 %
#2109278
b100 &
b100 %
#2109282
b10 &
b10 %
#2109286
b1 &
1#
b1 %
#2109290
b0 &
b0 %
0#
0$
#4500012
