#Build: Synplify Pro (R) U-2023.03LR-1, Build 098R, May 29 2023
#install: C:\lscc\radiant\2023.1\synpbase
#OS: Windows 10 or later
#Hostname: H109W18

# Tue Apr 15 19:37:59 2025

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys HDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@N:Can't find top module!
Top entity isn't set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.vhd'.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)


Process completed successfully.
# Tue Apr 15 19:37:59 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Verilog Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@I::"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3267:17:3267:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3274:17:3274:28|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4907:25:4907:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4911:25:4911:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4942:29:4942:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4946:29:4946:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1059:25:1059:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1063:25:1063:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1094:29:1094:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1098:29:1098:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1481:25:1481:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1487:25:1487:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":969:25:969:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":975:25:975:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\camera_read.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\vga.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Process completed successfully.
# Tue Apr 15 19:38:00 2025

###########################################################]
###########################################################[
@I::"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v" (library work)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3267:17:3267:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v":3274:17:3274:28|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4907:25:4907:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4911:25:4911:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4942:29:4942:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v":4946:29:4946:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1059:25:1059:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1063:25:1063:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1094:29:1094:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v":1098:29:1098:40|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1481:25:1481:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v":1487:25:1487:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":969:25:969:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v":975:25:975:36|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v":"C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\camera_read.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\vga.v" (library work)
@I::"Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v":438:7:438:11|Synthesizing module PLL_B in library work.
Running optimization stage 1 on PLL_B .......
Finished optimization stage 1 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 112MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v":105:7:105:26|Synthesizing module mypll_ipgen_lscc_pll in library work.

	DIVR=8'b00110000
	DIVF=16'b0011011000110110
	DIVQ=8'b00110101
	DELAY_PORT_WIDTH=32'b00000000000000000000000000000100
	FEEDBACK_PATH=48'b010100110100100101001101010100000100110001000101
	FILTER_RANGE=8'b00110001
	DELAY_ADJUSTMENT_MODE_FEEDBACK=40'b0100011001001001010110000100010101000100
	FDA_FEEDBACK=8'b00110000
	DELAY_ADJUSTMENT_MODE_RELATIVE=40'b0100011001001001010110000100010101000100
	FDA_RELATIVE=8'b00110000
	SHIFTREG_DIV_MODE=8'b00110000
	PLLOUT_SELECT_PORTA=48'b010001110100010101001110010000110100110001001011
	PLLOUT_SELECT_PORTB=48'b010001110100010101001110010000110100110001001011
	EXTERNAL_DIVIDE_FACTOR=32'b01001110010011110100111001000101
	ENABLE_ICEGATE_PORTA=8'b00110000
	ENABLE_ICEGATE_PORTB=8'b00110000
	FREQUENCY_PIN_REFERENCECLK=72'b001100010011001000101110001100000011000000110000001100000011000000110000
   Generated name = mypll_ipgen_lscc_pll_Z1_layer0
Running optimization stage 1 on mypll_ipgen_lscc_pll_Z1_layer0 .......
Finished optimization stage 1 on mypll_ipgen_lscc_pll_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v":11:7:11:11|Synthesizing module mypll in library work.
@W: CG781 :"Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v":46:23:46:23|Input sclk_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v":47:22:47:22|Input sdi_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on mypll .......
Finished optimization stage 1 on mypll (CPU Time 0h:00m:00s, Memory Used current: 112MB peak: 113MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\camera_read.v":21:7:21:17|Synthesizing module camera_read in library work.
Running optimization stage 1 on camera_read .......
Finished optimization stage 1 on camera_read (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\vga.v":1:7:1:9|Synthesizing module vga in library work.
Running optimization stage 1 on vga .......
Finished optimization stage 1 on vga (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :"C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v":753:7:753:12|Synthesizing module SP256K in library work.
Running optimization stage 1 on SP256K .......
Finished optimization stage 1 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 113MB peak: 113MB)
@N: CG364 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":1:7:1:9|Synthesizing module top in library work.
Running optimization stage 1 on top .......
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on top .......
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@N: CL201 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Trying to extract state machine for register fsm_state.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register WR. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register spram_data_in[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Pruning unused register pixel_accum[15:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on SP256K .......
Finished optimization stage 2 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on vga .......
Finished optimization stage 2 on vga (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on camera_read .......
@N: CL201 :"Z:\senior_design\0v7670_Verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Trying to extract state machine for register FSM_state.
Finished optimization stage 2 on camera_read (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on mypll .......
Finished optimization stage 2 on mypll (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on mypll_ipgen_lscc_pll_Z1_layer0 .......
@N: CL159 :"Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v":130:10:130:19|Input feedback_i is unused.
@N: CL159 :"Z:\senior_design\0v7670_Verilog\full_vga\mypll\rtl\mypll.v":131:37:131:51|Input dynamic_delay_i is unused.
Finished optimization stage 2 on mypll_ipgen_lscc_pll_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
Running optimization stage 2 on PLL_B .......
Finished optimization stage 2 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 114MB)


Process completed successfully.
# Tue Apr 15 19:38:02 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 15 19:38:02 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synwork\full_vga_impl_1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 15 19:38:03 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Apr 15 19:38:04 2025

###########################################################]
Premap Report

# Tue Apr 15 19:38:04 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 138MB)

Reading constraint file: Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1_cpe.ldc
@L: Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1_scck.rpt 
See clock summary report "Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)

NConnInternalConnection caching is on
@W: FX1172 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.FSM_state[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.pixel_data[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.pixel_half is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.frame_done is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|User-specified initial value defined for instance reader.pixel_valid is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|User-specified initial value defined for instance fsm_state[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|User-specified initial value defined for instance pixel_accum[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|User-specified initial value defined for instance bit_count[3:0] is being ignored due to limitations in architecture. 
@W: BN114 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":118:11:118:16|Removing instance SPRAM0 (in view: work.top(verilog)) because it does not drive other instances.
@W: BN114 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":131:8:131:13|Removing instance SPRAM1 (in view: work.top(verilog)) because it does not drive other instances.
@W: BN114 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":144:8:144:13|Removing instance SPRAM2 (in view: work.top(verilog)) because it does not drive other instances.
@W: BN114 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":157:8:157:13|Removing instance SPRAM3 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Removing sequential instance spram_data_in[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Removing sequential instance WR (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 187MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 187MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 187MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 187MB)

@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance frame_done (in view: work.camera_read(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=30 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)



Clock Summary
******************

          Start                                                       Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                      200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                                              
0 -       mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     65   
                                                                                                                                              
0 -       top|CAMERA_PCLOCK                                           200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     20   
==============================================================================================================================================



Clock Load Summary
***********************

                                                            Clock     Source                                          Clock Pin                Non-clock Pin     Non-clock Pin
Clock                                                       Load      Pin                                             Seq Example              Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      0         -                                               -                        -                 -            
                                                                                                                                                                              
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     65        my_pll.lscc_pll_inst.u_PLL_B.OUTCORE(PLL_B)     prev_pixel_valid.C       -                 -            
                                                                                                                                                                              
top|CAMERA_PCLOCK                                           20        CAMERA_PCLOCK(port)                             reader.pixel_valid.C     -                 -            
==============================================================================================================================================================================

@W: MT530 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\vga.v":10:4:10:9|Found inferred clock mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock which controls 65 sequential elements including vga_inst.row[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Found inferred clock top|CAMERA_PCLOCK which controls 20 sequential elements including reader.FSM_state[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 20 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 65 clock pin(s) of sequential element(s)
0 instances converted, 65 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance      
---------------------------------------------------------------------------------------------
@KP:ckid0_2       CAMERA_PCLOCK       port                   20         reader.FSM_state[1:0]
=============================================================================================
=================================================================== Gated/Generated Clocks ====================================================================
Clock Tree ID     Driving Element                          Drive Element Type     Unconverted Fanout     Sample Instance         Explanation                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       my_pll.lscc_pll_inst.u_PLL_B.OUTCORE     PLL_B                  65                     write_address[19:0]     Clock Optimization not enabled
===============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 190MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 190MB peak: 190MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 191MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 102MB peak: 192MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Apr 15 19:38:07 2025

###########################################################]
Map & Optimize Report

# Tue Apr 15 19:38:07 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 185MB)

@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\single_capture.v":186:4:186:9|Removing sequential instance pixel_accum[15:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)

@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance FSM_state[1] (in view: work.camera_read(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 192MB)

@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"z:\senior_design\0v7670_verilog\full_vga\source\impl_1\camera_read.v":38:1:38:6|Removing sequential instance reader.pixel_data[0] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 192MB peak: 192MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   -10.53ns		  94 /        52
   2		0h:00m:01s		   -10.53ns		  94 /        52
   3		0h:00m:01s		    -7.75ns		  94 /        52

   4		0h:00m:01s		    -7.75ns		  94 /        52


   5		0h:00m:01s		    -7.75ns		  94 /        52
   6		0h:00m:01s		    -4.98ns		  97 /        52
   7		0h:00m:01s		    -4.98ns		  98 /        52

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 195MB)

Writing Analyst data base Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synwork\full_vga_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 196MB peak: 196MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 196MB peak: 196MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 196MB peak: 197MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 195MB peak: 197MB)

@W: MT246 :"z:\senior_design\0v7670_verilog\full_vga\mypll\rtl\mypll.v":202:69:202:75|Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net my_pll.lscc_pll_inst.clk_25MHz_c.
@W: MT420 |Found inferred clock top|CAMERA_PCLOCK with period 5.00ns. Please declare a user-defined clock on port CAMERA_PCLOCK.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Apr 15 19:38:10 2025
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1_cpe.ldc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -7.857

                                                            Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                              Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     200.0 MHz     81.1 MHz      5.000         12.332        -7.332     inferred     Inferred_clkgroup_0_1
top|CAMERA_PCLOCK                                           200.0 MHz     NA            5.000         NA            NA         inferred     Inferred_clkgroup_0_2
System                                                      200.0 MHz     110.6 MHz     5.000         9.040         -4.040     system       system_clkgroup      
=================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                   System                                                   |  5.000       -4.040  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                   mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  5.000       -7.857  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  System                                                   |  5.000       -5.461  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock  |  5.000       -7.332  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                                                              Arrival           
Instance              Reference                                                   Type        Pin     Net                   Time        Slack 
                      Clock                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------
write_address[12]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       write_address[12]     0.796       -7.332
write_address[13]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       write_address[13]     0.796       -7.259
write_address[14]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       write_address[14]     0.796       -7.228
write_address[18]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       write_address[18]     0.796       -7.135
write_address[10]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       write_address[10]     0.796       -5.651
write_address[0]      mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       write_address[0]      0.796       -5.578
write_address[11]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       write_address[11]     0.796       -5.578
write_address[4]      mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       write_address[4]      0.796       -5.547
write_address[1]      mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       write_address[1]      0.796       -5.506
write_address[2]      mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       write_address[2]      0.796       -5.475
==============================================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                                                              Required           
Instance              Reference                                                   Type        Pin     Net                                   Time         Slack 
                      Clock                                                                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------
fsm_state[0]          mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       fsm_state_0                           4.845        -7.332
fsm_state[2]          mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       fsm_state                             4.845        -5.651
fsm_state[1]          mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3DZ     D       fsm_state_cnst[1]                     4.845        -5.485
RGB_obuf[2]           mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       row_RNI20A71_0[9]                     5.000        -5.461
RGB_obuf[3]           mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       row_RNI20A71_0[9]                     5.000        -5.461
RGB_obuf[4]           mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       row_RNI20A71[9]                       5.000        -5.461
RGB_obuf[5]           mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       row_RNI20A71[9]                       5.000        -5.461
VGA_VSYNC_obuf        mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     OB          I       VGA_VSYNC_0_i                         5.000        -5.368
write_address[19]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     D       write_address_RNO_S0[19]              4.845        -5.028
write_address[17]     mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock     FD1P3IZ     D       un1_write_address_1_cry_17_c_0_S0     4.845        -4.736
===============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      12.177
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.332

    Number of logic level(s):                5
    Starting point:                          write_address[12] / Q
    Ending point:                            fsm_state[0] / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                             Pin      Pin               Arrival      No. of    
Name                           Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------
write_address[12]              FD1P3IZ     Q        Out     0.796     0.796 f      -         
write_address[12]              Net         -        -       1.599     -            2         
write_address_RNIL6S51[12]     LUT4        A        In      -         2.395 f      -         
write_address_RNIL6S51[12]     LUT4        Z        Out     0.661     3.056 r      -         
write_address_RNIL6S51[12]     Net         -        -       1.371     -            1         
write_address_RNI39BF1[15]     LUT4        C        In      -         4.427 r      -         
write_address_RNI39BF1[15]     LUT4        Z        Out     0.558     4.986 r      -         
un1_write_addresslto19_0_1     Net         -        -       1.371     -            2         
vga_inst.m56_0_N_3L4           LUT4        B        In      -         6.356 r      -         
vga_inst.m56_0_N_3L4           LUT4        Z        Out     0.589     6.946 r      -         
m56_0_N_3L4                    Net         -        -       1.371     -            1         
vga_inst.m56_0                 LUT4        D        In      -         8.317 r      -         
vga_inst.m56_0                 LUT4        Z        Out     0.424     8.741 f      -         
fsm_state_e_1_0[0]             Net         -        -       1.371     -            1         
fsm_state_RNO[0]               LUT4        C        In      -         10.111 f     -         
fsm_state_RNO[0]               LUT4        Z        Out     0.558     10.670 r     -         
fsm_state_0                    Net         -        -       1.507     -            1         
fsm_state[0]                   FD1P3DZ     D        In      -         12.177 r     -         
=============================================================================================
Total path delay (propagation time + setup) of 12.332 is 3.742(30.3%) logic and 8.590(69.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      12.104
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.259

    Number of logic level(s):                5
    Starting point:                          write_address[13] / Q
    Ending point:                            fsm_state[0] / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                             Pin      Pin               Arrival      No. of    
Name                           Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------
write_address[13]              FD1P3IZ     Q        Out     0.796     0.796 f      -         
write_address[13]              Net         -        -       1.599     -            3         
write_address_RNIL6S51[12]     LUT4        B        In      -         2.395 f      -         
write_address_RNIL6S51[12]     LUT4        Z        Out     0.589     2.984 r      -         
write_address_RNIL6S51[12]     Net         -        -       1.371     -            1         
write_address_RNI39BF1[15]     LUT4        C        In      -         4.355 r      -         
write_address_RNI39BF1[15]     LUT4        Z        Out     0.558     4.913 r      -         
un1_write_addresslto19_0_1     Net         -        -       1.371     -            2         
vga_inst.m56_0_N_3L4           LUT4        B        In      -         6.284 r      -         
vga_inst.m56_0_N_3L4           LUT4        Z        Out     0.589     6.873 r      -         
m56_0_N_3L4                    Net         -        -       1.371     -            1         
vga_inst.m56_0                 LUT4        D        In      -         8.244 r      -         
vga_inst.m56_0                 LUT4        Z        Out     0.424     8.668 f      -         
fsm_state_e_1_0[0]             Net         -        -       1.371     -            1         
fsm_state_RNO[0]               LUT4        C        In      -         10.039 f     -         
fsm_state_RNO[0]               LUT4        Z        Out     0.558     10.597 r     -         
fsm_state_0                    Net         -        -       1.507     -            1         
fsm_state[0]                   FD1P3DZ     D        In      -         12.104 r     -         
=============================================================================================
Total path delay (propagation time + setup) of 12.259 is 3.669(29.9%) logic and 8.590(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      12.073
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.228

    Number of logic level(s):                5
    Starting point:                          write_address[14] / Q
    Ending point:                            fsm_state[0] / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                             Pin      Pin               Arrival      No. of    
Name                           Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------
write_address[14]              FD1P3IZ     Q        Out     0.796     0.796 f      -         
write_address[14]              Net         -        -       1.599     -            2         
write_address_RNIL6S51[12]     LUT4        C        In      -         2.395 f      -         
write_address_RNIL6S51[12]     LUT4        Z        Out     0.558     2.953 r      -         
write_address_RNIL6S51[12]     Net         -        -       1.371     -            1         
write_address_RNI39BF1[15]     LUT4        C        In      -         4.324 r      -         
write_address_RNI39BF1[15]     LUT4        Z        Out     0.558     4.882 r      -         
un1_write_addresslto19_0_1     Net         -        -       1.371     -            2         
vga_inst.m56_0_N_3L4           LUT4        B        In      -         6.253 r      -         
vga_inst.m56_0_N_3L4           LUT4        Z        Out     0.589     6.842 r      -         
m56_0_N_3L4                    Net         -        -       1.371     -            1         
vga_inst.m56_0                 LUT4        D        In      -         8.213 r      -         
vga_inst.m56_0                 LUT4        Z        Out     0.424     8.637 f      -         
fsm_state_e_1_0[0]             Net         -        -       1.371     -            1         
fsm_state_RNO[0]               LUT4        C        In      -         10.008 f     -         
fsm_state_RNO[0]               LUT4        Z        Out     0.558     10.566 r     -         
fsm_state_0                    Net         -        -       1.507     -            1         
fsm_state[0]                   FD1P3DZ     D        In      -         12.073 r     -         
=============================================================================================
Total path delay (propagation time + setup) of 12.228 is 3.638(29.8%) logic and 8.590(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      11.980
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.135

    Number of logic level(s):                5
    Starting point:                          write_address[18] / Q
    Ending point:                            fsm_state[0] / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                             Pin      Pin               Arrival      No. of    
Name                           Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------
write_address[18]              FD1P3IZ     Q        Out     0.796     0.796 f      -         
write_address[18]              Net         -        -       1.599     -            4         
write_address_RNIL6S51[12]     LUT4        D        In      -         2.395 f      -         
write_address_RNIL6S51[12]     LUT4        Z        Out     0.465     2.860 r      -         
write_address_RNIL6S51[12]     Net         -        -       1.371     -            1         
write_address_RNI39BF1[15]     LUT4        C        In      -         4.231 r      -         
write_address_RNI39BF1[15]     LUT4        Z        Out     0.558     4.789 r      -         
un1_write_addresslto19_0_1     Net         -        -       1.371     -            2         
vga_inst.m56_0_N_3L4           LUT4        B        In      -         6.160 r      -         
vga_inst.m56_0_N_3L4           LUT4        Z        Out     0.589     6.749 r      -         
m56_0_N_3L4                    Net         -        -       1.371     -            1         
vga_inst.m56_0                 LUT4        D        In      -         8.120 r      -         
vga_inst.m56_0                 LUT4        Z        Out     0.424     8.544 f      -         
fsm_state_e_1_0[0]             Net         -        -       1.371     -            1         
fsm_state_RNO[0]               LUT4        C        In      -         9.915 f      -         
fsm_state_RNO[0]               LUT4        Z        Out     0.558     10.473 r     -         
fsm_state_0                    Net         -        -       1.507     -            1         
fsm_state[0]                   FD1P3DZ     D        In      -         11.980 r     -         
=============================================================================================
Total path delay (propagation time + setup) of 12.135 is 3.545(29.2%) logic and 8.590(70.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      10.496
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.651

    Number of logic level(s):                4
    Starting point:                          write_address[10] / Q
    Ending point:                            fsm_state[2] / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                              Pin      Pin               Arrival      No. of    
Name                            Type        Name     Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------
write_address[10]               FD1P3IZ     Q        Out     0.796     0.796 r      -         
write_address[10]               Net         -        -       1.599     -            2         
write_address_RNI41DS[10]       LUT4        A        In      -         2.395 r      -         
write_address_RNI41DS[10]       LUT4        Z        Out     0.661     3.056 r      -         
un1_write_addresslto19_a0_7     Net         -        -       1.371     -            2         
write_address_RNIR5H94[0]       LUT4        A        In      -         4.427 r      -         
write_address_RNIR5H94[0]       LUT4        Z        Out     0.661     5.089 r      -         
write_address_RNIR5H94[0]       Net         -        -       1.371     -            1         
write_address_RNI03PU6[19]      LUT4        A        In      -         6.460 r      -         
write_address_RNI03PU6[19]      LUT4        Z        Out     0.569     7.028 f      -         
fsm_state_e_1[2]                Net         -        -       1.371     -            2         
fsm_state_RNO[2]                LUT4        B        In      -         8.399 f      -         
fsm_state_RNO[2]                LUT4        Z        Out     0.589     8.989 r      -         
fsm_state                       Net         -        -       1.507     -            1         
fsm_state[2]                    FD1P3DZ     D        In      -         10.496 r     -         
==============================================================================================
Total path delay (propagation time + setup) of 10.651 is 3.432(32.2%) logic and 7.219(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                     Arrival           
Instance                         Reference     Type        Pin          Net                   Time        Slack 
                                 Clock                                                                          
----------------------------------------------------------------------------------------------------------------
CAMERA_VSYNC_IN_ibuf             System        IB          O            CAMERA_VSYNC_IN_c     0.000       -7.857
start_ibuf                       System        IB          O            start_c               0.000       -7.806
reader.pixel_valid               System        FD1P3DZ     Q            pixel_valid           0.796       -4.956
CAMERA_HREF_IN_ibuf              System        IB          O            CAMERA_HREF_IN_c      0.000       -4.040
reader.FSM_state[0]              System        FD1P3DZ     Q            FSM_state[0]          0.796       0.354 
reader.pixel_half                System        FD1P3DZ     Q            pixel_half            0.796       0.354 
clk_12MHz_ibuf                   System        IB          O            clk_12MHz_c           0.000       5.000 
my_pll.lscc_pll_inst.u_PLL_B     System        PLL_B       INTFBOUT     intfbout_w            0.000       5.000 
================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                Required           
Instance                Reference     Type        Pin     Net                                   Time         Slack 
                        Clock                                                                                      
-------------------------------------------------------------------------------------------------------------------
fsm_state[0]            System        FD1P3DZ     D       fsm_state_0                           4.845        -7.857
fsm_state[2]            System        FD1P3DZ     D       fsm_state                             4.845        -5.866
write_address[19]       System        FD1P3IZ     D       write_address_RNO_S0[19]              4.845        -4.956
write_address[17]       System        FD1P3IZ     D       un1_write_address_1_cry_17_c_0_S0     4.845        -4.664
write_address[18]       System        FD1P3IZ     D       un1_write_address_1_cry_17_c_0_S1     4.845        -4.664
write_address[15]       System        FD1P3IZ     D       un1_write_address_1_cry_15_c_0_S0     4.845        -4.372
write_address[16]       System        FD1P3IZ     D       un1_write_address_1_cry_15_c_0_S1     4.845        -4.372
write_address[13]       System        FD1P3IZ     D       un1_write_address_1_cry_13_c_0_S0     4.845        -4.080
write_address[14]       System        FD1P3IZ     D       un1_write_address_1_cry_13_c_0_S1     4.845        -4.080
reader.FSM_state[0]     System        FD1P3DZ     D       CAMERA_VSYNC_IN_c_i                   4.845        -4.040
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      12.702
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     -7.857

    Number of logic level(s):                3
    Starting point:                          CAMERA_VSYNC_IN_ibuf / O
    Ending point:                            fsm_state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                       Pin      Pin               Arrival      No. of    
Name                     Type        Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------
CAMERA_VSYNC_IN_ibuf     IB          O        Out     0.000     0.000 f      -         
CAMERA_VSYNC_IN_c        Net         -        -       6.717     -            2         
vga_inst.m56_0_N_5L8     LUT4        A        In      -         6.717 f      -         
vga_inst.m56_0_N_5L8     LUT4        Z        Out     0.661     7.378 r      -         
m56_0_1                  Net         -        -       1.371     -            1         
vga_inst.m56_0           LUT4        C        In      -         8.749 r      -         
vga_inst.m56_0           LUT4        Z        Out     0.558     9.308 r      -         
fsm_state_e_1_0[0]       Net         -        -       1.371     -            1         
fsm_state_RNO[0]         LUT4        C        In      -         10.679 r     -         
fsm_state_RNO[0]         LUT4        Z        Out     0.517     11.195 f     -         
fsm_state_0              Net         -        -       1.507     -            1         
fsm_state[0]             FD1P3DZ     D        In      -         12.702 f     -         
=======================================================================================
Total path delay (propagation time + setup) of 12.857 is 1.891(14.7%) logic and 10.966(85.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      12.651
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -7.806

    Number of logic level(s):                3
    Starting point:                          start_ibuf / O
    Ending point:                            fsm_state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                     Pin      Pin               Arrival      No. of    
Name                   Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------
start_ibuf             IB          O        Out     0.000     0.000 f      -         
start_c                Net         -        -       6.717     -            4         
fsm_state_RNO_1[0]     LUT4        A        In      -         6.717 f      -         
fsm_state_RNO_1[0]     LUT4        Z        Out     0.661     7.378 r      -         
fsm_state_e_1_1[0]     Net         -        -       1.371     -            1         
fsm_state_RNO_0[0]     LUT4        D        In      -         8.749 r      -         
fsm_state_RNO_0[0]     LUT4        Z        Out     0.465     9.215 r      -         
fsm_state_e_1[0]       Net         -        -       1.371     -            1         
fsm_state_RNO[0]       LUT4        B        In      -         10.586 r     -         
fsm_state_RNO[0]       LUT4        Z        Out     0.558     11.144 f     -         
fsm_state_0            Net         -        -       1.507     -            1         
fsm_state[0]           FD1P3DZ     D        In      -         12.651 f     -         
=====================================================================================
Total path delay (propagation time + setup) of 12.806 is 1.840(14.4%) logic and 10.966(85.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      10.711
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.866

    Number of logic level(s):                2
    Starting point:                          start_ibuf / O
    Ending point:                            fsm_state[2] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                     Pin      Pin               Arrival      No. of    
Name                   Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------
start_ibuf             IB          O        Out     0.000     0.000 f      -         
start_c                Net         -        -       6.717     -            4         
start_ibuf_RNIASAT     LUT4        C        In      -         6.717 f      -         
start_ibuf_RNIASAT     LUT4        Z        Out     0.517     7.234 f      -         
fsm_state_e_1_0[2]     Net         -        -       1.371     -            2         
fsm_state_RNO[2]       LUT4        C        In      -         8.605 f      -         
fsm_state_RNO[2]       LUT4        Z        Out     0.599     9.204 r      -         
fsm_state              Net         -        -       1.507     -            1         
fsm_state[2]           FD1P3DZ     D        In      -         10.711 r     -         
=====================================================================================
Total path delay (propagation time + setup) of 10.866 is 1.271(11.7%) logic and 9.595(88.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      10.618
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -5.773

    Number of logic level(s):                2
    Starting point:                          start_ibuf / O
    Ending point:                            fsm_state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                     Pin      Pin               Arrival      No. of    
Name                   Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------
start_ibuf             IB          O        Out     0.000     0.000 f      -         
start_c                Net         -        -       6.717     -            4         
start_ibuf_RNIASAT     LUT4        C        In      -         6.717 f      -         
start_ibuf_RNIASAT     LUT4        Z        Out     0.517     7.234 f      -         
fsm_state_e_1_0[2]     Net         -        -       1.371     -            2         
fsm_state_RNO[0]       LUT4        D        In      -         8.605 f      -         
fsm_state_RNO[0]       LUT4        Z        Out     0.506     9.111 r      -         
fsm_state_0            Net         -        -       1.507     -            1         
fsm_state[0]           FD1P3DZ     D        In      -         10.618 r     -         
=====================================================================================
Total path delay (propagation time + setup) of 10.773 is 1.178(10.9%) logic and 9.595(89.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      9.801
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.956

    Number of logic level(s):                13
    Starting point:                          reader.pixel_valid / Q
    Ending point:                            write_address[19] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                      Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
reader.pixel_valid                        FD1P3DZ     Q        Out     0.796     0.796 r     -         
pixel_valid                               Net         -        -       1.599     -           2         
vga_inst.m21                              LUT4        B        In      -         2.395 r     -         
vga_inst.m21                              LUT4        Z        Out     0.589     2.984 r     -         
N_66_mux                                  Net         -        -       1.371     -           3         
bit_count_RNIEUIL[2]                      LUT4        A        In      -         4.355 r     -         
bit_count_RNIEUIL[2]                      LUT4        Z        Out     0.661     5.017 r     -         
un1_fsm_state27_2_0                       Net         -        -       0.905     -           2         
un1_write_address_1_cry_0_c_0             CCU2_B      B0       In      -         5.922 r     -         
un1_write_address_1_cry_0_c_0             CCU2_B      COUT     Out     0.358     6.280 r     -         
carry_pack.un1_write_address_1_cry_0      Net         -        -       0.014     -           1         
un1_write_address_1_cry_1_c_0             CCU2_B      CIN      In      -         6.294 r     -         
un1_write_address_1_cry_1_c_0             CCU2_B      COUT     Out     0.278     6.572 r     -         
carry_pack.un1_write_address_1_cry_2      Net         -        -       0.014     -           1         
un1_write_address_1_cry_3_c_0             CCU2_B      CIN      In      -         6.586 r     -         
un1_write_address_1_cry_3_c_0             CCU2_B      COUT     Out     0.278     6.864 r     -         
carry_pack.un1_write_address_1_cry_4      Net         -        -       0.014     -           1         
un1_write_address_1_cry_5_c_0             CCU2_B      CIN      In      -         6.878 r     -         
un1_write_address_1_cry_5_c_0             CCU2_B      COUT     Out     0.278     7.156 r     -         
carry_pack.un1_write_address_1_cry_6      Net         -        -       0.014     -           1         
un1_write_address_1_cry_7_c_0             CCU2_B      CIN      In      -         7.170 r     -         
un1_write_address_1_cry_7_c_0             CCU2_B      COUT     Out     0.278     7.448 r     -         
carry_pack.un1_write_address_1_cry_8      Net         -        -       0.014     -           1         
un1_write_address_1_cry_9_c_0             CCU2_B      CIN      In      -         7.462 r     -         
un1_write_address_1_cry_9_c_0             CCU2_B      COUT     Out     0.278     7.740 r     -         
carry_pack.un1_write_address_1_cry_10     Net         -        -       0.014     -           1         
un1_write_address_1_cry_11_c_0            CCU2_B      CIN      In      -         7.754 r     -         
un1_write_address_1_cry_11_c_0            CCU2_B      COUT     Out     0.278     8.032 r     -         
carry_pack.un1_write_address_1_cry_12     Net         -        -       0.014     -           1         
un1_write_address_1_cry_13_c_0            CCU2_B      CIN      In      -         8.046 r     -         
un1_write_address_1_cry_13_c_0            CCU2_B      COUT     Out     0.278     8.324 r     -         
carry_pack.un1_write_address_1_cry_14     Net         -        -       0.014     -           1         
un1_write_address_1_cry_15_c_0            CCU2_B      CIN      In      -         8.338 r     -         
un1_write_address_1_cry_15_c_0            CCU2_B      COUT     Out     0.278     8.616 r     -         
carry_pack.un1_write_address_1_cry_16     Net         -        -       0.014     -           1         
un1_write_address_1_cry_17_c_0            CCU2_B      CIN      In      -         8.630 r     -         
un1_write_address_1_cry_17_c_0            CCU2_B      COUT     Out     0.278     8.908 r     -         
carry_pack.un1_write_address_1_cry_18     Net         -        -       0.014     -           1         
write_address_RNO[19]                     CCU2_B      CIN      In      -         8.922 r     -         
write_address_RNO[19]                     CCU2_B      S0       Out     0.477     9.399 r     -         
write_address_RNO_S0[19]                  Net         -        -       0.402     -           1         
write_address[19]                         FD1P3IZ     D        In      -         9.801 r     -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.956 is 5.539(55.6%) logic and 4.417(44.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 196MB peak: 197MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 196MB peak: 197MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48i-6
Cell usage:
CCU2_B          21 uses
FD1P3DZ         32 uses
FD1P3IZ         20 uses
PLL_B           1 use
VHI             5 uses
VLO             5 uses
LUT4            57 uses

I/O ports: 24
I/O primitives: 16
IB             5 uses
OB             11 uses

I/O Register bits:                  0
Register bits not including I/Os:   52 of 5280 (0%)
Total load per clock:
   mypll_ipgen_lscc_pll_Z1_layer0|outcore_o_inferred_clock: 50
   top|CAMERA_PCLOCK: 1

@S |Mapping Summary:
Total  LUTs: 57 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed LUTs 57 = 57 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 64MB peak: 197MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Apr 15 19:38:11 2025

###########################################################]
