Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 15 22:19:41 2024
| Host         : DESKTOP-S99FO1K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   775         
LUTAR-1    Warning           LUT drives async reset alert  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (793)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1556)
5. checking no_input_delay (27)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (793)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_ADC_DnB (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_COMM_CLK (HIGH)

 There are 170 register/latch pins with no clock driven by root clock pin: DAC_PRESCALER1/w_CLK_TO_DDS_reg/Q (HIGH)

 There are 534 register/latch pins with no clock driven by root clock pin: IX_MUX1/o_CLK_IMEM_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: IX_MUX1/o_CLK_IVSA_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/o_SET_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: PSC_1/o_SET_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: arm_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: w_ADC_TRIG_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1556)
---------------------------------------------------
 There are 1556 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.220        0.000                      0                  533        0.049        0.000                      0                  533        2.000        0.000                       0                   310  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_XCO                 {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_XCO                                                                                                                                                                  16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.220        0.000                      0                  533        0.049        0.000                      0                  533        2.000        0.000                       0                   306  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_XCO
  To Clock:  i_XCO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_XCO
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_XCO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            countA_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.950ns (45.937%)  route 2.295ns (54.063%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.556    -0.937    clk_out1
    SLICE_X46Y50         FDRE                                         r  SAMPLE_F_u16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  SAMPLE_F_u16_reg[3]/Q
                         net (fo=2, routed)           1.002     0.583    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_0[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.124     0.707 r  logic_resetter/FSM_sequential_s_byte[1]_i_27/O
                         net (fo=1, routed)           0.000     0.707    logic_resetter/FSM_sequential_s_byte[1]_i_27_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.257 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.257    logic_resetter/FSM_sequential_s_byte_reg[1]_i_12_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.371 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.371    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.642 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.400     2.042    p_0_in
    SLICE_X48Y53         LUT3 (Prop_lut3_I0_O)        0.373     2.415 r  countB[15]_i_2/O
                         net (fo=48, routed)          0.892     3.308    s_byte__1[1]
    SLICE_X44Y49         FDRE                                         r  countA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.449     3.473    clk_out1
    SLICE_X44Y49         FDRE                                         r  countA_reg[1]/C
                         clock pessimism              0.483     3.956    
                         clock uncertainty           -0.224     3.732    
    SLICE_X44Y49         FDRE (Setup_fdre_C_CE)      -0.205     3.527    countA_reg[1]
  -------------------------------------------------------------------
                         required time                          3.527    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            countA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.950ns (45.937%)  route 2.295ns (54.063%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.556    -0.937    clk_out1
    SLICE_X46Y50         FDRE                                         r  SAMPLE_F_u16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  SAMPLE_F_u16_reg[3]/Q
                         net (fo=2, routed)           1.002     0.583    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_0[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.124     0.707 r  logic_resetter/FSM_sequential_s_byte[1]_i_27/O
                         net (fo=1, routed)           0.000     0.707    logic_resetter/FSM_sequential_s_byte[1]_i_27_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.257 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.257    logic_resetter/FSM_sequential_s_byte_reg[1]_i_12_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.371 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.371    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.642 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.400     2.042    p_0_in
    SLICE_X48Y53         LUT3 (Prop_lut3_I0_O)        0.373     2.415 r  countB[15]_i_2/O
                         net (fo=48, routed)          0.892     3.308    s_byte__1[1]
    SLICE_X44Y49         FDRE                                         r  countA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.449     3.473    clk_out1
    SLICE_X44Y49         FDRE                                         r  countA_reg[2]/C
                         clock pessimism              0.483     3.956    
                         clock uncertainty           -0.224     3.732    
    SLICE_X44Y49         FDRE (Setup_fdre_C_CE)      -0.205     3.527    countA_reg[2]
  -------------------------------------------------------------------
                         required time                          3.527    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            countA_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.950ns (45.937%)  route 2.295ns (54.063%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.556    -0.937    clk_out1
    SLICE_X46Y50         FDRE                                         r  SAMPLE_F_u16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  SAMPLE_F_u16_reg[3]/Q
                         net (fo=2, routed)           1.002     0.583    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_0[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.124     0.707 r  logic_resetter/FSM_sequential_s_byte[1]_i_27/O
                         net (fo=1, routed)           0.000     0.707    logic_resetter/FSM_sequential_s_byte[1]_i_27_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.257 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.257    logic_resetter/FSM_sequential_s_byte_reg[1]_i_12_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.371 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.371    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.642 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.400     2.042    p_0_in
    SLICE_X48Y53         LUT3 (Prop_lut3_I0_O)        0.373     2.415 r  countB[15]_i_2/O
                         net (fo=48, routed)          0.892     3.308    s_byte__1[1]
    SLICE_X44Y49         FDRE                                         r  countA_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.449     3.473    clk_out1
    SLICE_X44Y49         FDRE                                         r  countA_reg[3]/C
                         clock pessimism              0.483     3.956    
                         clock uncertainty           -0.224     3.732    
    SLICE_X44Y49         FDRE (Setup_fdre_C_CE)      -0.205     3.527    countA_reg[3]
  -------------------------------------------------------------------
                         required time                          3.527    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            countA_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.950ns (45.937%)  route 2.295ns (54.063%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 3.473 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.556    -0.937    clk_out1
    SLICE_X46Y50         FDRE                                         r  SAMPLE_F_u16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  SAMPLE_F_u16_reg[3]/Q
                         net (fo=2, routed)           1.002     0.583    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_0[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.124     0.707 r  logic_resetter/FSM_sequential_s_byte[1]_i_27/O
                         net (fo=1, routed)           0.000     0.707    logic_resetter/FSM_sequential_s_byte[1]_i_27_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.257 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.257    logic_resetter/FSM_sequential_s_byte_reg[1]_i_12_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.371 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.371    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.642 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.400     2.042    p_0_in
    SLICE_X48Y53         LUT3 (Prop_lut3_I0_O)        0.373     2.415 r  countB[15]_i_2/O
                         net (fo=48, routed)          0.892     3.308    s_byte__1[1]
    SLICE_X44Y49         FDRE                                         r  countA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.449     3.473    clk_out1
    SLICE_X44Y49         FDRE                                         r  countA_reg[4]/C
                         clock pessimism              0.483     3.956    
                         clock uncertainty           -0.224     3.732    
    SLICE_X44Y49         FDRE (Setup_fdre_C_CE)      -0.205     3.527    countA_reg[4]
  -------------------------------------------------------------------
                         required time                          3.527    
                         arrival time                          -3.308    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            countB_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.950ns (45.573%)  route 2.329ns (54.427%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 3.462 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.556    -0.937    clk_out1
    SLICE_X46Y50         FDRE                                         r  SAMPLE_F_u16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  SAMPLE_F_u16_reg[3]/Q
                         net (fo=2, routed)           1.002     0.583    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_0[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.124     0.707 r  logic_resetter/FSM_sequential_s_byte[1]_i_27/O
                         net (fo=1, routed)           0.000     0.707    logic_resetter/FSM_sequential_s_byte[1]_i_27_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.257 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.257    logic_resetter/FSM_sequential_s_byte_reg[1]_i_12_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.371 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.371    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.642 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.400     2.042    p_0_in
    SLICE_X48Y53         LUT3 (Prop_lut3_I0_O)        0.373     2.415 r  countB[15]_i_2/O
                         net (fo=48, routed)          0.926     3.342    s_byte__1[1]
    SLICE_X43Y52         FDRE                                         r  countB_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.438     3.462    clk_out1
    SLICE_X43Y52         FDRE                                         r  countB_reg[13]/C
                         clock pessimism              0.561     4.023    
                         clock uncertainty           -0.224     3.799    
    SLICE_X43Y52         FDRE (Setup_fdre_C_CE)      -0.205     3.594    countB_reg[13]
  -------------------------------------------------------------------
                         required time                          3.594    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            countB_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.950ns (45.573%)  route 2.329ns (54.427%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 3.462 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.556    -0.937    clk_out1
    SLICE_X46Y50         FDRE                                         r  SAMPLE_F_u16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  SAMPLE_F_u16_reg[3]/Q
                         net (fo=2, routed)           1.002     0.583    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_0[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.124     0.707 r  logic_resetter/FSM_sequential_s_byte[1]_i_27/O
                         net (fo=1, routed)           0.000     0.707    logic_resetter/FSM_sequential_s_byte[1]_i_27_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.257 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.257    logic_resetter/FSM_sequential_s_byte_reg[1]_i_12_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.371 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.371    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.642 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.400     2.042    p_0_in
    SLICE_X48Y53         LUT3 (Prop_lut3_I0_O)        0.373     2.415 r  countB[15]_i_2/O
                         net (fo=48, routed)          0.926     3.342    s_byte__1[1]
    SLICE_X43Y52         FDSE                                         r  countB_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.438     3.462    clk_out1
    SLICE_X43Y52         FDSE                                         r  countB_reg[14]/C
                         clock pessimism              0.561     4.023    
                         clock uncertainty           -0.224     3.799    
    SLICE_X43Y52         FDSE (Setup_fdse_C_CE)      -0.205     3.594    countB_reg[14]
  -------------------------------------------------------------------
                         required time                          3.594    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            countB_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.950ns (45.573%)  route 2.329ns (54.427%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 3.462 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.556    -0.937    clk_out1
    SLICE_X46Y50         FDRE                                         r  SAMPLE_F_u16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  SAMPLE_F_u16_reg[3]/Q
                         net (fo=2, routed)           1.002     0.583    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_0[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.124     0.707 r  logic_resetter/FSM_sequential_s_byte[1]_i_27/O
                         net (fo=1, routed)           0.000     0.707    logic_resetter/FSM_sequential_s_byte[1]_i_27_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.257 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.257    logic_resetter/FSM_sequential_s_byte_reg[1]_i_12_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.371 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.371    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.642 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.400     2.042    p_0_in
    SLICE_X48Y53         LUT3 (Prop_lut3_I0_O)        0.373     2.415 r  countB[15]_i_2/O
                         net (fo=48, routed)          0.926     3.342    s_byte__1[1]
    SLICE_X43Y52         FDRE                                         r  countB_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.438     3.462    clk_out1
    SLICE_X43Y52         FDRE                                         r  countB_reg[15]/C
                         clock pessimism              0.561     4.023    
                         clock uncertainty           -0.224     3.799    
    SLICE_X43Y52         FDRE (Setup_fdre_C_CE)      -0.205     3.594    countB_reg[15]
  -------------------------------------------------------------------
                         required time                          3.594    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.950ns (45.573%)  route 2.329ns (54.427%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 3.462 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.556    -0.937    clk_out1
    SLICE_X46Y50         FDRE                                         r  SAMPLE_F_u16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  SAMPLE_F_u16_reg[3]/Q
                         net (fo=2, routed)           1.002     0.583    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_0[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.124     0.707 r  logic_resetter/FSM_sequential_s_byte[1]_i_27/O
                         net (fo=1, routed)           0.000     0.707    logic_resetter/FSM_sequential_s_byte[1]_i_27_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.257 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.257    logic_resetter/FSM_sequential_s_byte_reg[1]_i_12_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.371 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.371    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.642 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.400     2.042    p_0_in
    SLICE_X48Y53         LUT3 (Prop_lut3_I0_O)        0.373     2.415 r  countB[15]_i_2/O
                         net (fo=48, routed)          0.926     3.342    s_byte__1[1]
    SLICE_X43Y52         FDRE                                         r  v_TrigCount_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.438     3.462    clk_out1
    SLICE_X43Y52         FDRE                                         r  v_TrigCount_reg[11]/C
                         clock pessimism              0.561     4.023    
                         clock uncertainty           -0.224     3.799    
    SLICE_X43Y52         FDRE (Setup_fdre_C_CE)      -0.205     3.594    v_TrigCount_reg[11]
  -------------------------------------------------------------------
                         required time                          3.594    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            countB_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 1.950ns (46.396%)  route 2.253ns (53.604%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.556    -0.937    clk_out1
    SLICE_X46Y50         FDRE                                         r  SAMPLE_F_u16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  SAMPLE_F_u16_reg[3]/Q
                         net (fo=2, routed)           1.002     0.583    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_0[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.124     0.707 r  logic_resetter/FSM_sequential_s_byte[1]_i_27/O
                         net (fo=1, routed)           0.000     0.707    logic_resetter/FSM_sequential_s_byte[1]_i_27_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.257 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.257    logic_resetter/FSM_sequential_s_byte_reg[1]_i_12_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.371 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.371    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.642 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.400     2.042    p_0_in
    SLICE_X48Y53         LUT3 (Prop_lut3_I0_O)        0.373     2.415 r  countB[15]_i_2/O
                         net (fo=48, routed)          0.850     3.266    s_byte__1[1]
    SLICE_X43Y49         FDRE                                         r  countB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.448     3.472    clk_out1
    SLICE_X43Y49         FDRE                                         r  countB_reg[1]/C
                         clock pessimism              0.483     3.955    
                         clock uncertainty           -0.224     3.731    
    SLICE_X43Y49         FDRE (Setup_fdre_C_CE)      -0.205     3.526    countB_reg[1]
  -------------------------------------------------------------------
                         required time                          3.526    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            countB_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 1.950ns (46.396%)  route 2.253ns (53.604%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.937ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.556    -0.937    clk_out1
    SLICE_X46Y50         FDRE                                         r  SAMPLE_F_u16_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.419 r  SAMPLE_F_u16_reg[3]/Q
                         net (fo=2, routed)           1.002     0.583    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_0[3]
    SLICE_X48Y49         LUT4 (Prop_lut4_I1_O)        0.124     0.707 r  logic_resetter/FSM_sequential_s_byte[1]_i_27/O
                         net (fo=1, routed)           0.000     0.707    logic_resetter/FSM_sequential_s_byte[1]_i_27_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.257 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.001     1.257    logic_resetter/FSM_sequential_s_byte_reg[1]_i_12_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.371 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.371    logic_resetter/FSM_sequential_s_byte_reg[1]_i_5_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.642 r  logic_resetter/FSM_sequential_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.400     2.042    p_0_in
    SLICE_X48Y53         LUT3 (Prop_lut3_I0_O)        0.373     2.415 r  countB[15]_i_2/O
                         net (fo=48, routed)          0.850     3.266    s_byte__1[1]
    SLICE_X43Y49         FDRE                                         r  countB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.448     3.472    clk_out1
    SLICE_X43Y49         FDRE                                         r  countB_reg[2]/C
                         clock pessimism              0.483     3.955    
                         clock uncertainty           -0.224     3.731    
    SLICE_X43Y49         FDRE (Setup_fdre_C_CE)      -0.205     3.526    countB_reg[2]
  -------------------------------------------------------------------
                         required time                          3.526    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                  0.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.774%)  route 0.242ns (63.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.562    -0.602    MEM_DIST1/clk_out1
    SLICE_X37Y51         FDRE                                         r  MEM_DIST1/o_ADDR_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  MEM_DIST1/o_ADDR_reg[16]/Q
                         net (fo=1, routed)           0.242    -0.218    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[16]
    SLICE_X28Y51         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.832    -0.839    ext_memRW/clk_out1
    SLICE_X28Y51         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[16]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.070    -0.267    ext_memRW/o_ADDR_TO_ERAM_reg[16]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.305%)  route 0.215ns (62.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.562    -0.602    ext_memRW/clk_out1
    SLICE_X36Y51         FDRE                                         r  ext_memRW/o_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  ext_memRW/o_DATA_reg[6]/Q
                         net (fo=2, routed)           0.215    -0.259    MEM_DIST1/o_DATA_reg[15]_0[6]
    SLICE_X41Y46         FDRE                                         r  MEM_DIST1/o_DATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.833    -0.838    MEM_DIST1/clk_out1
    SLICE_X41Y46         FDRE                                         r  MEM_DIST1/o_DATA_reg[14]/C
                         clock pessimism              0.507    -0.331    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.013    -0.318    MEM_DIST1/o_DATA_reg[14]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_DATA_EMEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_DATA_TO_ERAM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.764%)  route 0.248ns (60.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.561    -0.603    MEM_DIST1/clk_out1
    SLICE_X38Y53         FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  MEM_DIST1/o_DATA_EMEM_reg[6]/Q
                         net (fo=1, routed)           0.248    -0.190    ext_memRW/D[6]
    SLICE_X36Y49         FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.833    -0.838    ext_memRW/clk_out1
    SLICE_X36Y49         FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[6]/C
                         clock pessimism              0.507    -0.331    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.076    -0.255    ext_memRW/o_DATA_TO_ERAM_reg[6]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 v_TrigCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            countA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.292ns (65.412%)  route 0.154ns (34.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.563    -0.601    clk_out1
    SLICE_X45Y51         FDRE                                         r  v_TrigCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  v_TrigCount_reg[3]/Q
                         net (fo=3, routed)           0.154    -0.318    v_TrigCount_reg[3]
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164    -0.154 r  countA_reg[4]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.154    countA_reg[4]_i_1_n_5
    SLICE_X44Y49         FDRE                                         r  countA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.835    -0.836    clk_out1
    SLICE_X44Y49         FDRE                                         r  countA_reg[3]/C
                         clock pessimism              0.507    -0.329    
    SLICE_X44Y49         FDRE (Hold_fdre_C_D)         0.102    -0.227    countA_reg[3]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_DATA_EMEM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_DATA_TO_ERAM_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.780%)  route 0.259ns (61.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.561    -0.603    MEM_DIST1/clk_out1
    SLICE_X38Y53         FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  MEM_DIST1/o_DATA_EMEM_reg[4]/Q
                         net (fo=1, routed)           0.259    -0.180    ext_memRW/D[4]
    SLICE_X36Y49         FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.833    -0.838    ext_memRW/clk_out1
    SLICE_X36Y49         FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[4]/C
                         clock pessimism              0.507    -0.331    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.075    -0.256    ext_memRW/o_DATA_TO_ERAM_reg[4]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_DATA_EMEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_DATA_TO_ERAM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.228%)  route 0.220ns (59.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.561    -0.603    MEM_DIST1/clk_out1
    SLICE_X38Y53         FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.148    -0.455 r  MEM_DIST1/o_DATA_EMEM_reg[5]/Q
                         net (fo=1, routed)           0.220    -0.235    ext_memRW/D[5]
    SLICE_X36Y49         FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.833    -0.838    ext_memRW/clk_out1
    SLICE_X36Y49         FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[5]/C
                         clock pessimism              0.507    -0.331    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.018    -0.313    ext_memRW/o_DATA_TO_ERAM_reg[5]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_DATA_EMEM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_DATA_TO_ERAM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.585%)  route 0.250ns (60.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.561    -0.603    MEM_DIST1/clk_out1
    SLICE_X38Y53         FDRE                                         r  MEM_DIST1/o_DATA_EMEM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  MEM_DIST1/o_DATA_EMEM_reg[2]/Q
                         net (fo=1, routed)           0.250    -0.188    ext_memRW/D[2]
    SLICE_X36Y49         FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.833    -0.838    ext_memRW/clk_out1
    SLICE_X36Y49         FDRE                                         r  ext_memRW/o_DATA_TO_ERAM_reg[2]/C
                         clock pessimism              0.507    -0.331    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.047    -0.284    ext_memRW/o_DATA_TO_ERAM_reg[2]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.361%)  route 0.256ns (66.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.562    -0.602    ext_memRW/clk_out1
    SLICE_X36Y51         FDRE                                         r  ext_memRW/o_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  ext_memRW/o_DATA_reg[5]/Q
                         net (fo=2, routed)           0.256    -0.218    MEM_DIST1/o_DATA_reg[15]_0[5]
    SLICE_X43Y45         FDRE                                         r  MEM_DIST1/o_DATA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.833    -0.838    MEM_DIST1/clk_out1
    SLICE_X43Y45         FDRE                                         r  MEM_DIST1/o_DATA_reg[13]/C
                         clock pessimism              0.507    -0.331    
    SLICE_X43Y45         FDRE (Hold_fdre_C_D)         0.017    -0.314    MEM_DIST1/o_DATA_reg[13]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.411%)  route 0.274ns (62.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.562    -0.602    ext_memRW/clk_out1
    SLICE_X38Y52         FDRE                                         r  ext_memRW/o_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  ext_memRW/o_DATA_reg[2]/Q
                         net (fo=2, routed)           0.274    -0.163    MEM_DIST1/o_DATA_reg[15]_0[2]
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/o_DATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.833    -0.838    MEM_DIST1/clk_out1
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/o_DATA_reg[10]/C
                         clock pessimism              0.507    -0.331    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.070    -0.261    MEM_DIST1/o_DATA_reg[10]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ext_memRW/o_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_DATA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.370%)  route 0.275ns (62.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.562    -0.602    ext_memRW/clk_out1
    SLICE_X38Y52         FDRE                                         r  ext_memRW/o_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  ext_memRW/o_DATA_reg[4]/Q
                         net (fo=2, routed)           0.275    -0.163    MEM_DIST1/o_DATA_reg[15]_0[4]
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/o_DATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.833    -0.838    MEM_DIST1/clk_out1
    SLICE_X41Y43         FDRE                                         r  MEM_DIST1/o_DATA_reg[12]/C
                         clock pessimism              0.507    -0.331    
    SLICE_X41Y43         FDRE (Hold_fdre_C_D)         0.066    -0.265    MEM_DIST1/o_DATA_reg[12]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y49     CMPLT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y51     FSM_sequential_s_byte_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y51     FSM_sequential_s_byte_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X46Y49     SAMPLE_F_u16_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X47Y51     SAMPLE_F_u16_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X47Y51     SAMPLE_F_u16_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X47Y51     SAMPLE_F_u16_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X47Y50     SAMPLE_F_u16_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y49     CMPLT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y49     CMPLT_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y51     FSM_sequential_s_byte_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y51     FSM_sequential_s_byte_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y51     FSM_sequential_s_byte_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y51     FSM_sequential_s_byte_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y49     SAMPLE_F_u16_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y49     SAMPLE_F_u16_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y51     SAMPLE_F_u16_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y51     SAMPLE_F_u16_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y49     CMPLT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y49     CMPLT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y51     FSM_sequential_s_byte_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y51     FSM_sequential_s_byte_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y51     FSM_sequential_s_byte_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y51     FSM_sequential_s_byte_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y49     SAMPLE_F_u16_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y49     SAMPLE_F_u16_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y51     SAMPLE_F_u16_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X47Y51     SAMPLE_F_u16_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1524 Endpoints
Min Delay          1524 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.116ns  (logic 5.830ns (38.572%)  route 9.285ns (61.428%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.854     7.311    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X45Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.435 r  MEM_DIST1/gen_comm_port[0].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.432    10.866    gen_comm_port[0].IOBUF_inst/I
    U7                   OBUFT (Prop_obuft_I_O)       4.249    15.116 r  gen_comm_port[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.116    io_COMM_BUS[0]
    U7                                                                r  io_COMM_BUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.902ns  (logic 5.803ns (38.944%)  route 9.098ns (61.056%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.835     7.291    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X44Y42         LUT4 (Prop_lut4_I2_O)        0.124     7.415 r  MEM_DIST1/gen_comm_port[6].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.264    10.679    gen_comm_port[6].IOBUF_inst/I
    V5                   OBUFT (Prop_obuft_I_O)       4.222    14.902 r  gen_comm_port[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.902    io_COMM_BUS[6]
    V5                                                                r  io_COMM_BUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.446ns  (logic 5.819ns (40.279%)  route 8.627ns (59.721%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.569     7.026    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X45Y41         LUT4 (Prop_lut4_I2_O)        0.124     7.150 r  MEM_DIST1/gen_comm_port[4].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.059    10.208    gen_comm_port[4].IOBUF_inst/I
    U5                   OBUFT (Prop_obuft_I_O)       4.238    14.446 r  gen_comm_port[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.446    io_COMM_BUS[4]
    U5                                                                r  io_COMM_BUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.422ns  (logic 5.802ns (40.230%)  route 8.620ns (59.770%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.833     7.290    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X44Y42         LUT4 (Prop_lut4_I2_O)        0.124     7.414 r  MEM_DIST1/gen_comm_port[3].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.787    10.201    gen_comm_port[3].IOBUF_inst/I
    U2                   OBUFT (Prop_obuft_I_O)       4.221    14.422 r  gen_comm_port[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.422    io_COMM_BUS[3]
    U2                                                                r  io_COMM_BUS[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.363ns  (logic 5.803ns (40.399%)  route 8.561ns (59.601%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.824     7.281    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X46Y42         LUT4 (Prop_lut4_I2_O)        0.124     7.405 r  MEM_DIST1/gen_comm_port[1].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.737    10.142    gen_comm_port[1].IOBUF_inst/I
    U3                   OBUFT (Prop_obuft_I_O)       4.222    14.363 r  gen_comm_port[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.363    io_COMM_BUS[1]
    U3                                                                r  io_COMM_BUS[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.359ns  (logic 5.828ns (40.587%)  route 8.531ns (59.413%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.468     6.925    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X46Y42         LUT4 (Prop_lut4_I2_O)        0.124     7.049 r  MEM_DIST1/gen_comm_port[2].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.064    10.112    gen_comm_port[2].IOBUF_inst/I
    W6                   OBUFT (Prop_obuft_I_O)       4.247    14.359 r  gen_comm_port[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.359    io_COMM_BUS[2]
    W6                                                                r  io_COMM_BUS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.197ns  (logic 5.807ns (40.904%)  route 8.390ns (59.096%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.675     7.132    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X41Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.256 r  MEM_DIST1/gen_comm_port[10].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.715     9.971    gen_comm_port[10].IOBUF_inst/I
    V3                   OBUFT (Prop_obuft_I_O)       4.226    14.197 r  gen_comm_port[10].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.197    io_COMM_BUS[10]
    V3                                                                r  io_COMM_BUS[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.987ns  (logic 5.822ns (41.623%)  route 8.165ns (58.377%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.318     6.775    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X41Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.899 r  MEM_DIST1/gen_comm_port[8].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.847     9.746    gen_comm_port[8].IOBUF_inst/I
    V4                   OBUFT (Prop_obuft_I_O)       4.241    13.987 r  gen_comm_port[8].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.987    io_COMM_BUS[8]
    V4                                                                r  io_COMM_BUS[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.897ns  (logic 5.809ns (41.802%)  route 8.088ns (58.198%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.087     6.544    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X45Y44         LUT4 (Prop_lut4_I2_O)        0.124     6.668 r  MEM_DIST1/gen_comm_port[5].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.001     9.669    gen_comm_port[5].IOBUF_inst/I
    W4                   OBUFT (Prop_obuft_I_O)       4.228    13.897 r  gen_comm_port[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.897    io_COMM_BUS[5]
    W4                                                                r  io_COMM_BUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.663ns  (logic 5.807ns (42.499%)  route 7.856ns (57.501%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          5.468     6.925    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X43Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.049 r  MEM_DIST1/gen_comm_port[14].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.389     9.437    gen_comm_port[14].IOBUF_inst/I
    U1                   OBUFT (Prop_obuft_I_O)       4.226    13.663 r  gen_comm_port[14].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.663    io_COMM_BUS[14]
    U1                                                                r  io_COMM_BUS[14] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.850%)  route 0.114ns (47.150%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[19]/C
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DAC_DATA_CONVERTER/r_F_OUT_reg[19]/Q
                         net (fo=2, routed)           0.114     0.242    DDS_DAC/U0/i_synth/s_axis_config_tdata[19]
    SLICE_X37Y41         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.792%)  route 0.107ns (43.208%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[16]/C
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/r_F_OUT_reg[16]/Q
                         net (fo=2, routed)           0.107     0.248    DDS_DAC/U0/i_synth/s_axis_config_tdata[16]
    SLICE_X37Y41         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.736%)  route 0.108ns (43.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[24]/C
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/r_F_OUT_reg[24]/Q
                         net (fo=2, routed)           0.108     0.249    DDS_DAC/U0/i_synth/s_axis_config_tdata[24]
    SLICE_X37Y43         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (54.999%)  route 0.115ns (45.001%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[15]/C
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/r_F_OUT_reg[15]/Q
                         net (fo=2, routed)           0.115     0.256    DDS_DAC/U0/i_synth/s_axis_config_tdata[15]
    SLICE_X37Y39         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.164ns (61.069%)  route 0.105ns (38.931%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[11]/C
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DAC_DATA_CONVERTER/r_F_OUT_reg[11]/Q
                         net (fo=2, routed)           0.105     0.269    DDS_DAC/U0/i_synth/s_axis_config_tdata[11]
    SLICE_X37Y38         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.148ns (54.989%)  route 0.121ns (45.011%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[7]/C
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  DAC_DATA_CONVERTER/r_F_OUT_reg[7]/Q
                         net (fo=2, routed)           0.121     0.269    DDS_DAC/U0/i_synth/s_axis_config_tdata[7]
    SLICE_X37Y39         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/r_F_OUT_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/r_F_OUT_reg[12]/C
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DAC_DATA_CONVERTER/r_F_OUT_reg[12]/Q
                         net (fo=2, routed)           0.128     0.269    DDS_DAC/U0/i_synth/s_axis_config_tdata[12]
    SLICE_X39Y39         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE                         0.000     0.000 r  DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[2]/C
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=4, routed)           0.087     0.228    DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[2]
    SLICE_X8Y45          LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_rom_reg_a/opt_has_pipe.first_q[4]_i_1__2/O
                         net (fo=1, routed)           0.000     0.273    DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/D[4]
    SLICE_X8Y45          FDRE                                         r  DDS_DAC/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls/opt_has_pipe.first_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.557%)  route 0.111ns (40.443%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/w_update_F_reg/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DAC_DATA_CONVERTER/w_update_F_reg/Q
                         net (fo=32, routed)          0.111     0.275    DDS_DAC/U0/i_synth/s_axis_config_tvalid
    SLICE_X37Y43         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DAC_DATA_CONVERTER/w_update_F_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.164ns (59.557%)  route 0.111ns (40.443%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE                         0.000     0.000 r  DAC_DATA_CONVERTER/w_update_F_reg/C
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DAC_DATA_CONVERTER/w_update_F_reg/Q
                         net (fo=32, routed)          0.111     0.275    DDS_DAC/U0/i_synth/s_axis_config_tvalid
    SLICE_X37Y43         FDRE                                         r  DDS_DAC/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[25]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.595ns  (logic 4.938ns (51.468%)  route 4.657ns (48.532%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.555    -0.938    MEM_DIST1/clk_out1
    SLICE_X41Y51         FDRE                                         r  MEM_DIST1/o_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.519 r  MEM_DIST1/o_DATA_reg[6]/Q
                         net (fo=1, routed)           1.393     0.874    MEM_DIST1/o_DATA_reg_n_0_[6]
    SLICE_X44Y42         LUT4 (Prop_lut4_I0_O)        0.297     1.171 r  MEM_DIST1/gen_comm_port[6].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.264     4.434    gen_comm_port[6].IOBUF_inst/I
    V5                   OBUFT (Prop_obuft_I_O)       4.222     8.657 r  gen_comm_port[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.657    io_COMM_BUS[6]
    V5                                                                r  io_COMM_BUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.432ns  (logic 4.829ns (51.205%)  route 4.602ns (48.795%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.555    -0.938    MEM_DIST1/clk_out1
    SLICE_X41Y51         FDRE                                         r  MEM_DIST1/o_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.482 r  MEM_DIST1/o_DATA_reg[0]/Q
                         net (fo=1, routed)           1.171     0.688    MEM_DIST1/o_DATA_reg_n_0_[0]
    SLICE_X45Y43         LUT4 (Prop_lut4_I0_O)        0.124     0.812 r  MEM_DIST1/gen_comm_port[0].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.432     4.244    gen_comm_port[0].IOBUF_inst/I
    U7                   OBUFT (Prop_obuft_I_O)       4.249     8.493 r  gen_comm_port[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.493    io_COMM_BUS[0]
    U7                                                                r  io_COMM_BUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_RUN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_MDIST_BUSY
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.413ns  (logic 5.057ns (53.725%)  route 4.356ns (46.275%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.555    -0.938    MEM_DIST1/clk_out1
    SLICE_X40Y50         FDRE                                         r  MEM_DIST1/w_RUN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.482 r  MEM_DIST1/w_RUN_reg/Q
                         net (fo=9, routed)           1.342     0.860    MEM_DIST1/w_RUN_0
    SLICE_X39Y52         LUT2 (Prop_lut2_I1_O)        0.152     1.012 r  MEM_DIST1/o_MDIST_BUSY_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.014     4.026    o_MDIST_BUSY_OBUF
    G17                  OBUF (Prop_obuf_I_O)         4.449     8.475 r  o_MDIST_BUSY_OBUF_inst/O
                         net (fo=0)                   0.000     8.475    o_MDIST_BUSY
    G17                                                               r  o_MDIST_BUSY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.105ns  (logic 4.943ns (54.291%)  route 4.162ns (45.709%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.555    -0.938    MEM_DIST1/clk_out1
    SLICE_X41Y51         FDRE                                         r  MEM_DIST1/o_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.519 r  MEM_DIST1/o_DATA_reg[5]/Q
                         net (fo=1, routed)           1.161     0.642    MEM_DIST1/o_DATA_reg_n_0_[5]
    SLICE_X45Y44         LUT4 (Prop_lut4_I0_O)        0.296     0.938 r  MEM_DIST1/gen_comm_port[5].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.001     3.939    gen_comm_port[5].IOBUF_inst/I
    W4                   OBUFT (Prop_obuft_I_O)       4.228     8.167 r  gen_comm_port[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.167    io_COMM_BUS[5]
    W4                                                                r  io_COMM_BUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.908ns  (logic 4.827ns (54.192%)  route 4.080ns (45.808%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.555    -0.938    MEM_DIST1/clk_out1
    SLICE_X41Y51         FDRE                                         r  MEM_DIST1/o_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.482 r  MEM_DIST1/o_DATA_reg[2]/Q
                         net (fo=1, routed)           1.017     0.534    MEM_DIST1/o_DATA_reg_n_0_[2]
    SLICE_X46Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.658 r  MEM_DIST1/gen_comm_port[2].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.064     3.722    gen_comm_port[2].IOBUF_inst/I
    W6                   OBUFT (Prop_obuft_I_O)       4.247     7.969 r  gen_comm_port[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.969    io_COMM_BUS[2]
    W6                                                                r  io_COMM_BUS[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.871ns  (logic 4.956ns (55.864%)  route 3.915ns (44.136%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.555    -0.938    MEM_DIST1/clk_out1
    SLICE_X41Y51         FDRE                                         r  MEM_DIST1/o_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.519 r  MEM_DIST1/o_DATA_reg[4]/Q
                         net (fo=1, routed)           0.857     0.337    MEM_DIST1/o_DATA_reg_n_0_[4]
    SLICE_X45Y41         LUT4 (Prop_lut4_I0_O)        0.299     0.636 r  MEM_DIST1/gen_comm_port[4].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.059     3.695    gen_comm_port[4].IOBUF_inst/I
    U5                   OBUFT (Prop_obuft_I_O)       4.238     7.933 r  gen_comm_port[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.933    io_COMM_BUS[4]
    U5                                                                r  io_COMM_BUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.739ns  (logic 4.935ns (56.469%)  route 3.804ns (43.531%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.555    -0.938    MEM_DIST1/clk_out1
    SLICE_X41Y51         FDRE                                         r  MEM_DIST1/o_DATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.419    -0.519 r  MEM_DIST1/o_DATA_reg[7]/Q
                         net (fo=1, routed)           0.809     0.289    MEM_DIST1/o_DATA_reg_n_0_[7]
    SLICE_X42Y45         LUT4 (Prop_lut4_I0_O)        0.299     0.588 r  MEM_DIST1/gen_comm_port[7].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.996     3.584    gen_comm_port[7].IOBUF_inst/I
    U4                   OBUFT (Prop_obuft_I_O)       4.217     7.801 r  gen_comm_port[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.801    io_COMM_BUS[7]
    U4                                                                r  io_COMM_BUS[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w_ADC_TRIG_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_ADC_TRIG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.705ns  (logic 4.856ns (55.779%)  route 3.850ns (44.221%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.567    -0.926    clk_out1
    SLICE_X42Y49         FDRE                                         r  w_ADC_TRIG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.408 r  w_ADC_TRIG_reg/Q
                         net (fo=2, routed)           0.909     0.501    o_ADC_TRIG_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.597 r  o_ADC_TRIG_OBUF_BUFG_inst/O
                         net (fo=33, routed)          2.940     3.538    o_ADC_TRIG_OBUF_BUFG
    G19                  OBUF (Prop_obuf_I_O)         4.242     7.779 r  o_ADC_TRIG_OBUF_inst/O
                         net (fo=0)                   0.000     7.779    o_ADC_TRIG
    G19                                                               r  o_ADC_TRIG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.632ns  (logic 4.801ns (55.619%)  route 3.831ns (44.381%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.555    -0.938    MEM_DIST1/clk_out1
    SLICE_X41Y51         FDRE                                         r  MEM_DIST1/o_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456    -0.482 r  MEM_DIST1/o_DATA_reg[3]/Q
                         net (fo=1, routed)           1.044     0.562    MEM_DIST1/o_DATA_reg_n_0_[3]
    SLICE_X44Y42         LUT4 (Prop_lut4_I0_O)        0.124     0.686 r  MEM_DIST1/gen_comm_port[3].IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.787     3.473    gen_comm_port[3].IOBUF_inst/I
    U2                   OBUFT (Prop_obuft_I_O)       4.221     7.694 r  gen_comm_port[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.694    io_COMM_BUS[3]
    U2                                                                r  io_COMM_BUS[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.458ns  (logic 4.811ns (56.885%)  route 3.647ns (43.115%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.566    -0.927    MEM_DIST1/clk_out1
    SLICE_X41Y46         FDRE                                         r  MEM_DIST1/o_DATA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456    -0.471 r  MEM_DIST1/o_DATA_reg[9]/Q
                         net (fo=1, routed)           0.643     0.172    MEM_DIST1/o_DATA_reg_n_0_[9]
    SLICE_X41Y46         LUT4 (Prop_lut4_I0_O)        0.124     0.296 r  MEM_DIST1/gen_comm_port[9].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.003     3.300    gen_comm_port[9].IOBUF_inst/I
    W5                   OBUFT (Prop_obuft_I_O)       4.231     7.531 r  gen_comm_port[9].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.531    io_COMM_BUS[9]
    W5                                                                r  io_COMM_BUS[9] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.600ns  (logic 0.337ns (56.163%)  route 0.263ns (43.837%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.445    -1.531    IMEM/clk_out1
    SLICE_X39Y44         FDRE                                         r  IMEM/o_REGISTER_5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.337    -1.194 r  IMEM/o_REGISTER_5_reg[8]/Q
                         net (fo=2, routed)           0.263    -0.931    DAC_DATA_CONVERTER/D[24]
    SLICE_X39Y42         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.627ns  (logic 0.337ns (53.746%)  route 0.290ns (46.254%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.443    -1.533    IMEM/clk_out1
    SLICE_X39Y40         FDRE                                         r  IMEM/o_REGISTER_4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.337    -1.196 r  IMEM/o_REGISTER_4_reg[4]/Q
                         net (fo=2, routed)           0.290    -0.906    DAC_DATA_CONVERTER/D[4]
    SLICE_X37Y40         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.627ns  (logic 0.337ns (53.778%)  route 0.290ns (46.222%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.445    -1.531    IMEM/clk_out1
    SLICE_X39Y43         FDRE                                         r  IMEM/o_REGISTER_5_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.337    -1.194 r  IMEM/o_REGISTER_5_reg[11]/Q
                         net (fo=2, routed)           0.290    -0.904    DAC_DATA_CONVERTER/D[27]
    SLICE_X39Y42         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.627ns  (logic 0.337ns (53.728%)  route 0.290ns (46.272%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.445    -1.531    IMEM/clk_out1
    SLICE_X39Y44         FDRE                                         r  IMEM/o_REGISTER_5_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.337    -1.194 r  IMEM/o_REGISTER_5_reg[14]/Q
                         net (fo=2, routed)           0.290    -0.903    DAC_DATA_CONVERTER/D[30]
    SLICE_X39Y42         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_4_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.632ns  (logic 0.367ns (58.065%)  route 0.265ns (41.935%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.445    -1.531    IMEM/clk_out1
    SLICE_X39Y43         FDRE                                         r  IMEM/o_REGISTER_4_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.367    -1.164 r  IMEM/o_REGISTER_4_reg[13]/Q
                         net (fo=2, routed)           0.265    -0.899    DAC_DATA_CONVERTER/D[13]
    SLICE_X39Y42         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.635ns  (logic 0.367ns (57.770%)  route 0.268ns (42.230%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.443    -1.533    IMEM/clk_out1
    SLICE_X39Y40         FDRE                                         r  IMEM/o_REGISTER_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.367    -1.166 r  IMEM/o_REGISTER_4_reg[0]/Q
                         net (fo=2, routed)           0.268    -0.897    DAC_DATA_CONVERTER/D[0]
    SLICE_X38Y39         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countB_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PSC_1/r_B_REG_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.643ns  (logic 0.367ns (57.076%)  route 0.276ns (42.924%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.438    -1.538    clk_out1
    SLICE_X43Y52         FDRE                                         r  countB_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.367    -1.171 r  countB_reg[15]/Q
                         net (fo=1, routed)           0.276    -0.895    PSC_1/Q[14]
    SLICE_X42Y53         FDCE                                         r  PSC_1/r_B_REG_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 countB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PSC_1/r_B_REG_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.646ns  (logic 0.367ns (56.790%)  route 0.279ns (43.210%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.438    -1.538    clk_out1
    SLICE_X43Y50         FDRE                                         r  countB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.367    -1.171 r  countB_reg[8]/Q
                         net (fo=1, routed)           0.279    -0.892    PSC_1/Q[7]
    SLICE_X42Y52         FDCE                                         r  PSC_1/r_B_REG_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.655ns  (logic 0.367ns (56.021%)  route 0.288ns (43.979%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.443    -1.533    IMEM/clk_out1
    SLICE_X39Y40         FDRE                                         r  IMEM/o_REGISTER_4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.367    -1.166 r  IMEM/o_REGISTER_4_reg[1]/Q
                         net (fo=2, routed)           0.288    -0.877    DAC_DATA_CONVERTER/D[1]
    SLICE_X38Y39         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/o_REGISTER_5_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC_DATA_CONVERTER/r_F_OUT_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.673ns  (logic 0.337ns (50.088%)  route 0.336ns (49.912%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.445    -1.531    IMEM/clk_out1
    SLICE_X39Y44         FDRE                                         r  IMEM/o_REGISTER_5_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.337    -1.194 r  IMEM/o_REGISTER_5_reg[15]/Q
                         net (fo=2, routed)           0.336    -0.858    DAC_DATA_CONVERTER/D[31]
    SLICE_X38Y43         FDRE                                         r  DAC_DATA_CONVERTER/r_F_OUT_reg[31]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  i_XCO (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           349 Endpoints
Min Delay           349 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            IX_MUX1/o_CLK_IMEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.871ns  (logic 1.581ns (26.926%)  route 4.290ns (73.074%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          4.290     5.747    IX_MUX1/i_COMM_IX_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I1_O)        0.124     5.871 r  IX_MUX1/o_CLK_IMEM_i_1/O
                         net (fo=1, routed)           0.000     5.871    IX_MUX1/o_CLK_IMEM_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  IX_MUX1/o_CLK_IMEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.446    -1.530    IX_MUX1/clk_out1
    SLICE_X37Y48         FDRE                                         r  IX_MUX1/o_CLK_IMEM_reg/C

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            IX_MUX1/o_CLK_IVSA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.865ns  (logic 1.575ns (26.851%)  route 4.290ns (73.149%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=48, routed)          4.290     5.747    IX_MUX1/i_COMM_IX_IBUF
    SLICE_X37Y48         LUT2 (Prop_lut2_I0_O)        0.118     5.865 r  IX_MUX1/o_CLK_IVSA_i_1/O
                         net (fo=1, routed)           0.000     5.865    IX_MUX1/o_CLK_IVSA_i_1_n_0
    SLICE_X37Y48         FDRE                                         r  IX_MUX1/o_CLK_IVSA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.446    -1.530    IX_MUX1/clk_out1
    SLICE_X37Y48         FDRE                                         r  IX_MUX1/o_CLK_IVSA_reg/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[7]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 1.451ns (29.566%)  route 3.458ns (70.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  io_Mem_IO_ext[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[7].IOBUF_inst/IO
    U14                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  gen_io_port_extRam[7].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.458     4.909    ext_memRW/o_DATA_reg[7]_1[7]
    SLICE_X38Y52         FDRE                                         r  ext_memRW/o_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.436    -1.540    ext_memRW/clk_out1
    SLICE_X38Y52         FDRE                                         r  ext_memRW/o_DATA_reg[7]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[4]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.897ns  (logic 1.450ns (29.608%)  route 3.447ns (70.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  io_Mem_IO_ext[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[4].IOBUF_inst/IO
    U16                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  gen_io_port_extRam[4].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.447     4.897    ext_memRW/o_DATA_reg[7]_1[4]
    SLICE_X38Y52         FDRE                                         r  ext_memRW/o_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.436    -1.540    ext_memRW/clk_out1
    SLICE_X38Y52         FDRE                                         r  ext_memRW/o_DATA_reg[4]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[6]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.761ns  (logic 1.446ns (30.369%)  route 3.315ns (69.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  io_Mem_IO_ext[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[6].IOBUF_inst/IO
    V14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  gen_io_port_extRam[6].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.315     4.761    ext_memRW/o_DATA_reg[7]_1[6]
    SLICE_X36Y51         FDRE                                         r  ext_memRW/o_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.436    -1.540    ext_memRW/clk_out1
    SLICE_X36Y51         FDRE                                         r  ext_memRW/o_DATA_reg[6]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[2]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.736ns  (logic 1.450ns (30.609%)  route 3.287ns (69.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  io_Mem_IO_ext[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[2].IOBUF_inst/IO
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  gen_io_port_extRam[2].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.287     4.736    ext_memRW/o_DATA_reg[7]_1[2]
    SLICE_X38Y52         FDRE                                         r  ext_memRW/o_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.436    -1.540    ext_memRW/clk_out1
    SLICE_X38Y52         FDRE                                         r  ext_memRW/o_DATA_reg[2]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[0]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.687ns  (logic 1.451ns (30.954%)  route 3.236ns (69.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_Mem_IO_ext[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[0].IOBUF_inst/IO
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  gen_io_port_extRam[0].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.236     4.687    ext_memRW/o_DATA_reg[7]_1[0]
    SLICE_X36Y51         FDRE                                         r  ext_memRW/o_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.436    -1.540    ext_memRW/clk_out1
    SLICE_X36Y51         FDRE                                         r  ext_memRW/o_DATA_reg[0]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[1]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.670ns  (logic 1.459ns (31.242%)  route 3.211ns (68.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  io_Mem_IO_ext[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[1].IOBUF_inst/IO
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  gen_io_port_extRam[1].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.211     4.670    ext_memRW/o_DATA_reg[7]_1[1]
    SLICE_X36Y51         FDRE                                         r  ext_memRW/o_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.436    -1.540    ext_memRW/clk_out1
    SLICE_X36Y51         FDRE                                         r  ext_memRW/o_DATA_reg[1]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[5]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.662ns  (logic 1.449ns (31.087%)  route 3.213ns (68.913%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  io_Mem_IO_ext[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[5].IOBUF_inst/IO
    V13                  IBUF (Prop_ibuf_I_O)         1.449     1.449 r  gen_io_port_extRam[5].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.213     4.662    ext_memRW/o_DATA_reg[7]_1[5]
    SLICE_X36Y51         FDRE                                         r  ext_memRW/o_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.436    -1.540    ext_memRW/clk_out1
    SLICE_X36Y51         FDRE                                         r  ext_memRW/o_DATA_reg[5]/C

Slack:                    inf
  Source:                 io_Mem_IO_ext[3]
                            (input port)
  Destination:            ext_memRW/o_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.598ns  (logic 1.460ns (31.747%)  route 3.138ns (68.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  io_Mem_IO_ext[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_io_port_extRam[3].IOBUF_inst/IO
    U15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  gen_io_port_extRam[3].IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.138     4.598    ext_memRW/o_DATA_reg[7]_1[3]
    SLICE_X36Y51         FDRE                                         r  ext_memRW/o_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         1.436    -1.540    ext_memRW/clk_out1
    SLICE_X36Y51         FDRE                                         r  ext_memRW/o_DATA_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IMEM/RAM_reg[5][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_5_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  IMEM/RAM_reg[5][4]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IMEM/RAM_reg[5][4]/Q
                         net (fo=2, routed)           0.075     0.203    IMEM/RAM_reg[5][4]
    SLICE_X41Y41         FDRE                                         r  IMEM/o_REGISTER_5_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.832    -0.839    IMEM/clk_out1
    SLICE_X41Y41         FDRE                                         r  IMEM/o_REGISTER_5_reg[4]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[23][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_23_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.494%)  route 0.125ns (49.506%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  IMEM/RAM_reg[23][14]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IMEM/RAM_reg[23][14]/Q
                         net (fo=2, routed)           0.125     0.253    IMEM/RAM_reg[23][14]
    SLICE_X39Y51         FDRE                                         r  IMEM/o_REGISTER_23_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.830    -0.840    IMEM/clk_out1
    SLICE_X39Y51         FDRE                                         r  IMEM/o_REGISTER_23_reg[14]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[23][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_23_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE                         0.000     0.000 r  IMEM/RAM_reg[23][10]/C
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[23][10]/Q
                         net (fo=2, routed)           0.122     0.263    IMEM/RAM_reg[23][10]
    SLICE_X39Y51         FDRE                                         r  IMEM/o_REGISTER_23_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.830    -0.840    IMEM/clk_out1
    SLICE_X39Y51         FDRE                                         r  IMEM/o_REGISTER_23_reg[10]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[5][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_5_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.386%)  route 0.137ns (51.614%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  IMEM/RAM_reg[5][6]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IMEM/RAM_reg[5][6]/Q
                         net (fo=2, routed)           0.137     0.265    IMEM/RAM_reg[5][6]
    SLICE_X39Y40         FDRE                                         r  IMEM/o_REGISTER_5_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.831    -0.840    IMEM/clk_out1
    SLICE_X39Y40         FDRE                                         r  IMEM/o_REGISTER_5_reg[6]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[5][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  IMEM/RAM_reg[5][1]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[5][1]/Q
                         net (fo=2, routed)           0.124     0.265    IMEM/RAM_reg[5][1]
    SLICE_X41Y41         FDRE                                         r  IMEM/o_REGISTER_5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.832    -0.839    IMEM/clk_out1
    SLICE_X41Y41         FDRE                                         r  IMEM/o_REGISTER_5_reg[1]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[4][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_4_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.697%)  route 0.127ns (47.303%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE                         0.000     0.000 r  IMEM/RAM_reg[4][11]/C
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[4][11]/Q
                         net (fo=2, routed)           0.127     0.268    IMEM/RAM_reg[4][11]
    SLICE_X39Y43         FDRE                                         r  IMEM/o_REGISTER_4_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.832    -0.839    IMEM/clk_out1
    SLICE_X39Y43         FDRE                                         r  IMEM/o_REGISTER_4_reg[11]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[5][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.418%)  route 0.128ns (47.582%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  IMEM/RAM_reg[5][2]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[5][2]/Q
                         net (fo=2, routed)           0.128     0.269    IMEM/RAM_reg[5][2]
    SLICE_X41Y41         FDRE                                         r  IMEM/o_REGISTER_5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.832    -0.839    IMEM/clk_out1
    SLICE_X41Y41         FDRE                                         r  IMEM/o_REGISTER_5_reg[2]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[4][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.448%)  route 0.107ns (39.552%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  IMEM/RAM_reg[4][5]/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IMEM/RAM_reg[4][5]/Q
                         net (fo=2, routed)           0.107     0.271    IMEM/RAM_reg[4][5]
    SLICE_X41Y41         FDRE                                         r  IMEM/o_REGISTER_4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.832    -0.839    IMEM/clk_out1
    SLICE_X41Y41         FDRE                                         r  IMEM/o_REGISTER_4_reg[5]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[23][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_23_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.148ns (53.322%)  route 0.130ns (46.678%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE                         0.000     0.000 r  IMEM/RAM_reg[23][7]/C
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  IMEM/RAM_reg[23][7]/Q
                         net (fo=2, routed)           0.130     0.278    IMEM/RAM_reg[23][7]
    SLICE_X47Y48         FDRE                                         r  IMEM/o_REGISTER_23_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.835    -0.836    IMEM/clk_out1
    SLICE_X47Y48         FDRE                                         r  IMEM/o_REGISTER_23_reg[7]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[4][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.267%)  route 0.161ns (55.733%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE                         0.000     0.000 r  IMEM/RAM_reg[4][8]/C
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  IMEM/RAM_reg[4][8]/Q
                         net (fo=2, routed)           0.161     0.289    IMEM/RAM_reg[4][8]
    SLICE_X39Y44         FDRE                                         r  IMEM/o_REGISTER_4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=304, routed)         0.832    -0.839    IMEM/clk_out1
    SLICE_X39Y44         FDRE                                         r  IMEM/o_REGISTER_4_reg[8]/C





