/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [8:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_5z ? celloutsig_0_0z : celloutsig_0_6z[2];
  assign celloutsig_0_18z = celloutsig_0_11z ? celloutsig_0_1z[6] : celloutsig_0_13z;
  assign celloutsig_0_20z = celloutsig_0_3z ? celloutsig_0_7z : celloutsig_0_0z;
  assign celloutsig_0_29z = celloutsig_0_4z[1] ? celloutsig_0_13z : celloutsig_0_24z;
  assign celloutsig_1_4z = ~(celloutsig_1_3z & celloutsig_1_3z);
  assign celloutsig_1_9z = ~(celloutsig_1_7z & celloutsig_1_7z);
  assign celloutsig_1_10z = ~(celloutsig_1_9z & celloutsig_1_0z);
  assign celloutsig_1_16z = ~(celloutsig_1_12z & celloutsig_1_3z);
  assign celloutsig_0_13z = ~(celloutsig_0_9z & celloutsig_0_2z);
  assign celloutsig_0_3z = in_data[74:63] > { in_data[11:1], celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } > { in_data[165:163], celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[37:30], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z } > { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_1z } > in_data[90:83];
  assign celloutsig_1_17z = { celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_0z } && { celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[13:8], celloutsig_0_2z } && { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_10z = celloutsig_0_4z[2:0] && { celloutsig_0_1z[1], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_15z = { in_data[44:43], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_12z } && { in_data[55], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z } && { in_data[37:31], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_12z } && { celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_21z = { in_data[15:8], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z } && { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_0_24z = { celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_20z } && { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_2z } || { celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_1z[12:2], celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_8z } || { celloutsig_1_13z[2:1], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } !== { celloutsig_1_1z[14:1], celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_1z[3:0], celloutsig_1_2z, celloutsig_1_0z } !== { celloutsig_1_1z[7:6], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_2z } !== celloutsig_0_1z[2:1];
  assign celloutsig_0_12z = { celloutsig_0_6z[0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z } !== { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_1z[1:0], celloutsig_0_3z, celloutsig_0_8z } !== in_data[76:73];
  assign celloutsig_1_1z = ~ { in_data[175:162], celloutsig_1_0z };
  assign celloutsig_1_13z = ~ celloutsig_1_1z[14:6];
  assign celloutsig_0_6z = ~ celloutsig_0_1z[2:0];
  assign celloutsig_0_1z = ~ { in_data[17:12], celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[44:42], celloutsig_0_3z } - celloutsig_0_1z[3:0];
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_9z } - { celloutsig_1_1z[5:4], celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_11z = ~((celloutsig_1_0z & celloutsig_1_9z) | celloutsig_1_8z);
  assign celloutsig_1_14z = ~((celloutsig_1_9z & celloutsig_1_0z) | celloutsig_1_9z);
  assign celloutsig_1_15z = ~((celloutsig_1_8z & celloutsig_1_14z) | in_data[155]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_30z = 9'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_30z = { celloutsig_0_4z[3:2], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_29z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_0z = ~((in_data[86] & in_data[23]) | (in_data[17] & in_data[11]));
  assign celloutsig_1_0z = ~((in_data[190] & in_data[151]) | (in_data[159] & in_data[97]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z[6] & celloutsig_1_1z[5]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_12z = ~((celloutsig_1_9z & in_data[130]) | (celloutsig_1_9z & celloutsig_1_10z));
  assign celloutsig_0_9z = ~((celloutsig_0_4z[3] & celloutsig_0_3z) | (celloutsig_0_8z & celloutsig_0_2z));
  assign celloutsig_0_14z = ~((celloutsig_0_8z & celloutsig_0_3z) | (celloutsig_0_12z & celloutsig_0_10z));
  assign { out_data[131:128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
