// Seed: 3508745150
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input wand id_2,
    input wand id_3,
    input supply0 id_4
);
  tri1 id_6 = 1'd0;
  wire id_7;
  assign id_0 = 1;
  wire id_8;
  uwire id_9 = 1;
  shortint id_10;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    output tri0 id_2,
    output wand id_3,
    input uwire id_4,
    input wire id_5,
    output wand id_6,
    output tri0 id_7,
    inout wand id_8,
    input tri1 id_9,
    input supply0 id_10,
    output wand id_11,
    input wor id_12
);
  wire id_14;
  module_0(
      id_8, id_10, id_12, id_9, id_5
  );
endmodule
