// Seed: 2286338424
module module_0;
  bit id_1;
  assign id_2 = id_1;
  always_ff id_1 <= id_2;
  parameter id_3 = 1;
  module_2 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  tri1 id_3 = -1;
  module_0 modCall_1 ();
  wire id_4, id_5;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
endmodule
module module_3 (
    output wand id_0,
    input tri1 id_1,
    output supply1 id_2,
    output logic id_3,
    input supply1 id_4,
    output tri0 id_5,
    output tri id_6
);
  parameter id_8 = 1;
  xnor primCall (id_5, id_4, id_8, id_1);
  assign id_6 = id_4;
  module_2 modCall_1 (
      id_8,
      id_8
  );
  wire id_9, id_10;
  initial id_3 <= 1'b0;
endmodule
