$date
	Sun Oct 23 03:03:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#983875
b110 !
1"
#983878
b110 &
b110 %
1$
#983879
0"
#983882
b11 &
b11 %
#983886
b1010 &
b1010 %
#983890
b101 &
b101 %
#983894
b10000 &
b10000 %
#983898
b1000 &
b1000 %
#983902
b100 &
b100 %
#983906
b10 &
b10 %
#983910
b1 &
1#
b1 %
#983914
b0 &
b0 %
0#
0$
#1997869
b11010 !
1"
#1997870
b11010 &
b11010 %
1$
#1997871
0"
#1997874
b1101 &
b1101 %
#1997878
b101000 &
b101000 %
#1997882
b10100 &
b10100 %
#1997886
b1010 &
b1010 %
#1997890
b101 &
b101 %
#1997894
b10000 &
b10000 %
#1997898
b1000 &
b1000 %
#1997902
b100 &
b100 %
#1997906
b10 &
b10 %
#1997910
b1 &
1#
b1 %
#1997914
b0 &
b0 %
0#
0$
#3050173
b10111 !
1"
#3050174
b10111 &
b10111 %
1$
#3050175
0"
#3050178
b1000110 &
b1000110 %
#3050182
b100011 &
b100011 %
#3050186
b1101010 &
b1101010 %
#3050190
b110101 &
b110101 %
#3050194
b10100000 &
b10100000 %
#3050198
b1010000 &
b1010000 %
#3050202
b101000 &
b101000 %
#3050206
b10100 &
b10100 %
#3050210
b1010 &
b1010 %
#3050214
b101 &
b101 %
#3050218
b10000 &
b10000 %
#3050222
b1000 &
b1000 %
#3050226
b100 &
b100 %
#3050230
b10 &
b10 %
#3050234
b1 &
b1 %
1#
#3050238
b0 &
0#
b0 %
0$
#4500012
