

================================================================
== Vitis HLS Report for 'load_tile_mm_Block_entry38_proc'
================================================================
* Date:           Tue Oct 21 03:22:12 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.838 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      98|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|      38|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      38|     179|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |PH_fu_176_p2            |         +|   0|  0|  16|           9|           4|
    |PW_fu_186_p2            |         +|   0|  0|  16|           9|           4|
    |add_ln529_fu_100_p2     |         +|   0|  0|  16|           9|           5|
    |add_ln532_fu_132_p2     |         +|   0|  0|  16|           9|           5|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |select_ln529_fu_124_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln532_fu_152_p3  |    select|   0|  0|   8|           1|           8|
    |xor_ln529_fu_118_p2     |       xor|   0|  0|   8|           8|           2|
    |xor_ln532_fu_146_p2     |       xor|   0|  0|   8|           8|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  98|          55|          39|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_done         |   9|          2|    1|          2|
    |ap_return_0     |   9|          2|    1|          2|
    |ap_return_1     |   9|          2|    8|         16|
    |ap_return_2     |   9|          2|    9|         18|
    |ap_return_3     |   9|          2|    9|         18|
    |ap_return_4     |   9|          2|    9|         18|
    |h0_c1_blk_n     |   9|          2|    1|          2|
    |phase_c3_blk_n  |   9|          2|    1|          2|
    |w0_c2_blk_n     |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  81|         18|   40|         80|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  1|   0|    1|          0|
    |ap_done_reg       |  1|   0|    1|          0|
    |ap_return_0_preg  |  1|   0|   64|         63|
    |ap_return_1_preg  |  8|   0|   10|          2|
    |ap_return_2_preg  |  9|   0|   10|          1|
    |ap_return_3_preg  |  9|   0|    9|          0|
    |ap_return_4_preg  |  9|   0|    9|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 38|   0|  104|         66|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  load_tile_mm_Block_entry38_proc|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  load_tile_mm_Block_entry38_proc|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  load_tile_mm_Block_entry38_proc|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  load_tile_mm_Block_entry38_proc|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  load_tile_mm_Block_entry38_proc|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  load_tile_mm_Block_entry38_proc|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  load_tile_mm_Block_entry38_proc|  return value|
|ap_return_0              |  out|   64|  ap_ctrl_hs|  load_tile_mm_Block_entry38_proc|  return value|
|ap_return_1              |  out|   10|  ap_ctrl_hs|  load_tile_mm_Block_entry38_proc|  return value|
|ap_return_2              |  out|   10|  ap_ctrl_hs|  load_tile_mm_Block_entry38_proc|  return value|
|ap_return_3              |  out|    9|  ap_ctrl_hs|  load_tile_mm_Block_entry38_proc|  return value|
|ap_return_4              |  out|    9|  ap_ctrl_hs|  load_tile_mm_Block_entry38_proc|  return value|
|phase                    |   in|    1|     ap_none|                            phase|        scalar|
|w0                       |   in|    8|     ap_none|                               w0|        scalar|
|h0                       |   in|    9|     ap_none|                               h0|        scalar|
|h0_c1_din                |  out|    9|     ap_fifo|                            h0_c1|       pointer|
|h0_c1_num_data_valid     |   in|    2|     ap_fifo|                            h0_c1|       pointer|
|h0_c1_fifo_cap           |   in|    2|     ap_fifo|                            h0_c1|       pointer|
|h0_c1_full_n             |   in|    1|     ap_fifo|                            h0_c1|       pointer|
|h0_c1_write              |  out|    1|     ap_fifo|                            h0_c1|       pointer|
|w0_c2_din                |  out|    8|     ap_fifo|                            w0_c2|       pointer|
|w0_c2_num_data_valid     |   in|    2|     ap_fifo|                            w0_c2|       pointer|
|w0_c2_fifo_cap           |   in|    2|     ap_fifo|                            w0_c2|       pointer|
|w0_c2_full_n             |   in|    1|     ap_fifo|                            w0_c2|       pointer|
|w0_c2_write              |  out|    1|     ap_fifo|                            w0_c2|       pointer|
|phase_c3_din             |  out|    1|     ap_fifo|                         phase_c3|       pointer|
|phase_c3_num_data_valid  |   in|    2|     ap_fifo|                         phase_c3|       pointer|
|phase_c3_fifo_cap        |   in|    2|     ap_fifo|                         phase_c3|       pointer|
|phase_c3_full_n          |   in|    1|     ap_fifo|                         phase_c3|       pointer|
|phase_c3_write           |  out|    1|     ap_fifo|                         phase_c3|       pointer|
+-------------------------+-----+-----+------------+---------------------------------+--------------+

