$date
	Sat Oct 22 20:20:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#804789
b1010 !
1"
#804790
b1010 &
b1010 %
1$
#804791
0"
#804794
b101 &
b101 %
#804798
b10000 &
b10000 %
#804802
b1000 &
b1000 %
#804806
b100 &
b100 %
#804810
b10 &
b10 %
#804814
b1 &
1#
b1 %
#804818
b0 &
b0 %
0#
0$
#1830245
b11101 !
1"
#1830246
b11101 &
b11101 %
1$
#1830247
0"
#1830250
b1011000 &
b1011000 %
#1830254
b101100 &
b101100 %
#1830258
b10110 &
b10110 %
#1830262
b1011 &
b1011 %
#1830266
b100010 &
b100010 %
#1830270
b10001 &
b10001 %
#1830274
b110100 &
b110100 %
#1830278
b11010 &
b11010 %
#1830282
b1101 &
b1101 %
#1830286
b101000 &
b101000 %
#1830290
b10100 &
b10100 %
#1830294
b1010 &
b1010 %
#1830298
b101 &
b101 %
#1830302
b10000 &
b10000 %
#1830306
b1000 &
b1000 %
#1830310
b100 &
b100 %
#1830314
b10 &
b10 %
#1830318
b1 &
1#
b1 %
#1830322
b0 &
b0 %
0#
0$
#2821268
b1010 !
1"
#2821270
b1010 &
b1010 %
1$
#2821271
0"
#2821274
b101 &
b101 %
#2821278
b10000 &
b10000 %
#2821282
b1000 &
b1000 %
#2821286
b100 &
b100 %
#2821290
b10 &
b10 %
#2821294
b1 &
1#
b1 %
#2821298
b0 &
b0 %
0#
0$
#4500012
