
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4795 
WARNING: [Synth 8-2611] redeclaration of ansi port outClk is not allowed [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/clockDiv.v:14]
WARNING: [Synth 8-2611] redeclaration of ansi port segment is not allowed [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/decoder.v:13]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1386.191 ; gain = 0.000 ; free physical = 4376 ; free virtual = 7152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:8]
INFO: [Synth 8-6157] synthesizing module 'mux2_1' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/mux2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1' (1#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/mux2_1.v:8]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
INFO: [Synth 8-6157] synthesizing module 'rom' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/rom.v:8]
INFO: [Synth 8-3876] $readmem data file 'prog.mem' is read successfully [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/rom.v:17]
WARNING: [Synth 8-6104] Input port 'data' has an internal driver [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/rom.v:14]
INFO: [Synth 8-6155] done synthesizing module 'rom' (2#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/rom.v:8]
INFO: [Synth 8-6157] synthesizing module 'mem_io' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/mem_io.v:9]
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/clockDiv.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (3#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/clockDiv.v:9]
INFO: [Synth 8-6157] synthesizing module 'ps2_receiver' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/ps2_receiver.v:8]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/debouncer.v:8]
	Parameter COUNT_MAX bound to: 19 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (4#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/debouncer.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/ps2_receiver.v:40]
INFO: [Synth 8-6155] done synthesizing module 'ps2_receiver' (5#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/ps2_receiver.v:8]
INFO: [Synth 8-6157] synthesizing module 'keycode_converter' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/keycode_converter.v:9]
WARNING: [Synth 8-567] referenced signal 'keycodev' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/keycode_converter.v:21]
WARNING: [Synth 8-6014] Unused sequential element start_reg was removed.  [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/keycode_converter.v:35]
INFO: [Synth 8-6155] done synthesizing module 'keycode_converter' (6#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/keycode_converter.v:9]
INFO: [Synth 8-6157] synthesizing module 'quad7seg' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:9]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/decoder.v:8]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (7#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/decoder.v:8]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:49]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:49]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:49]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:49]
INFO: [Synth 8-6155] done synthesizing module 'quad7seg' (8#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/quad7seg.v:9]
WARNING: [Synth 8-567] referenced signal 'mem' should be on the sensitivity list [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/mem_io.v:74]
INFO: [Synth 8-155] case statement is not full and has no default [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/mem_io.v:93]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1023] was removed.  [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/mem_io.v:83]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[1022] was removed.  [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/mem_io.v:83]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[258] was removed.  [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/mem_io.v:83]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[257] was removed.  [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/mem_io.v:83]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[18] was removed.  [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/mem_io.v:83]
WARNING: [Synth 8-6014] Unused sequential element mem_reg[17] was removed.  [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/mem_io.v:83]
WARNING: [Synth 8-3848] Net rgb in module/entity mem_io does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/mem_io.v:13]
WARNING: [Synth 8-3848] Net hsync in module/entity mem_io does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/mem_io.v:14]
WARNING: [Synth 8-3848] Net vsync in module/entity mem_io does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/mem_io.v:15]
INFO: [Synth 8-6155] done synthesizing module 'mem_io' (9#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/mem_io.v:9]
WARNING: [Synth 8-689] width (10) of port connection 'address' does not match port width (2) of module 'mem_io' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:57]
INFO: [Synth 8-6157] synthesizing module 'register' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/register.v:8]
INFO: [Synth 8-6155] done synthesizing module 'register' (10#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/register.v:8]
WARNING: [Synth 8-689] width (6) of port connection 'addrA' does not match port width (5) of module 'register' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:62]
WARNING: [Synth 8-689] width (6) of port connection 'addrB' does not match port width (5) of module 'register' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:62]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/alu.v:8]
INFO: [Synth 8-6155] done synthesizing module 'alu' (11#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/alu.v:8]
WARNING: [Synth 8-3848] Net p_data in module/entity top does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:41]
WARNING: [Synth 8-3848] Net cin in module/entity top does not have driver. [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:68]
INFO: [Synth 8-6155] done synthesizing module 'top' (12#1) [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:8]
WARNING: [Synth 8-3331] design mem_io has unconnected port rgb[11]
WARNING: [Synth 8-3331] design mem_io has unconnected port rgb[10]
WARNING: [Synth 8-3331] design mem_io has unconnected port rgb[9]
WARNING: [Synth 8-3331] design mem_io has unconnected port rgb[8]
WARNING: [Synth 8-3331] design mem_io has unconnected port rgb[7]
WARNING: [Synth 8-3331] design mem_io has unconnected port rgb[6]
WARNING: [Synth 8-3331] design mem_io has unconnected port rgb[5]
WARNING: [Synth 8-3331] design mem_io has unconnected port rgb[4]
WARNING: [Synth 8-3331] design mem_io has unconnected port rgb[3]
WARNING: [Synth 8-3331] design mem_io has unconnected port rgb[2]
WARNING: [Synth 8-3331] design mem_io has unconnected port rgb[1]
WARNING: [Synth 8-3331] design mem_io has unconnected port rgb[0]
WARNING: [Synth 8-3331] design mem_io has unconnected port hsync
WARNING: [Synth 8-3331] design mem_io has unconnected port vsync
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1413.105 ; gain = 26.914 ; free physical = 4394 ; free virtual = 7171
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[23] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[22] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[21] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[20] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[19] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[18] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[17] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[16] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[15] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[14] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[13] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[12] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[11] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[10] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[9] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[8] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[7] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[6] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[5] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[4] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[3] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[2] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[1] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin PROG_ROM:data[0] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:42]
WARNING: [Synth 8-3295] tying undriven pin MEM_IO:address[9] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:57]
WARNING: [Synth 8-3295] tying undriven pin MEM_IO:address[10] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:57]
WARNING: [Synth 8-3295] tying undriven pin REG:addrA[4] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:62]
WARNING: [Synth 8-3295] tying undriven pin REG:addrA[3] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:62]
WARNING: [Synth 8-3295] tying undriven pin REG:addrA[2] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:62]
WARNING: [Synth 8-3295] tying undriven pin REG:addrA[1] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:62]
WARNING: [Synth 8-3295] tying undriven pin REG:addrA[0] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:62]
WARNING: [Synth 8-3295] tying undriven pin REG:addrB[4] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:62]
WARNING: [Synth 8-3295] tying undriven pin REG:addrB[3] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:62]
WARNING: [Synth 8-3295] tying undriven pin REG:addrB[2] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:62]
WARNING: [Synth 8-3295] tying undriven pin REG:addrB[1] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:62]
WARNING: [Synth 8-3295] tying undriven pin REG:addrB[0] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:62]
WARNING: [Synth 8-3295] tying undriven pin ALU:B[7] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin ALU:B[6] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin ALU:B[5] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin ALU:B[4] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin ALU:B[3] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin ALU:B[2] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin ALU:B[1] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin ALU:B[0] to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin ALU:Cin to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:69]
WARNING: [Synth 8-3295] tying undriven pin ALU:alu_op to constant 0 [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/top.v:69]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1413.105 ; gain = 26.914 ; free physical = 4394 ; free virtual = 7171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1413.105 ; gain = 26.914 ; free physical = 4394 ; free virtual = 7171
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1741.512 ; gain = 0.000 ; free physical = 4142 ; free virtual = 6919
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1741.512 ; gain = 0.000 ; free physical = 4143 ; free virtual = 6920
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1741.512 ; gain = 0.000 ; free physical = 4143 ; free virtual = 6920
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1741.512 ; gain = 0.000 ; free physical = 4143 ; free virtual = 6920
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1741.512 ; gain = 355.320 ; free physical = 4219 ; free virtual = 6996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1741.512 ; gain = 355.320 ; free physical = 4219 ; free virtual = 6996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1741.512 ; gain = 355.320 ; free physical = 4221 ; free virtual = 6997
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.srcs/sources_1/new/alu.v:17]
INFO: [Synth 8-5545] ROM "pc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1741.512 ; gain = 355.320 ; free physical = 4211 ; free virtual = 6988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---Muxes : 
	  86 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module mux2_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module rom 
Detailed RTL Component Info : 
+---Muxes : 
	  86 Input     32 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ps2_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module keycode_converter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module quad7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module clockDiv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mem_io 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "pc" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design top has port dp driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port rgb[11]
WARNING: [Synth 8-3331] design top has unconnected port rgb[10]
WARNING: [Synth 8-3331] design top has unconnected port rgb[9]
WARNING: [Synth 8-3331] design top has unconnected port rgb[8]
WARNING: [Synth 8-3331] design top has unconnected port rgb[7]
WARNING: [Synth 8-3331] design top has unconnected port rgb[6]
WARNING: [Synth 8-3331] design top has unconnected port rgb[5]
WARNING: [Synth 8-3331] design top has unconnected port rgb[4]
WARNING: [Synth 8-3331] design top has unconnected port rgb[3]
WARNING: [Synth 8-3331] design top has unconnected port rgb[2]
WARNING: [Synth 8-3331] design top has unconnected port rgb[1]
WARNING: [Synth 8-3331] design top has unconnected port rgb[0]
WARNING: [Synth 8-3331] design top has unconnected port hsync
WARNING: [Synth 8-3331] design top has unconnected port vsync
INFO: [Synth 8-3886] merging instance 'MEM_IO/KB/dataprev_reg[0]' (FDE) to 'MEM_IO/KB/keycode_reg[0]'
INFO: [Synth 8-3886] merging instance 'MEM_IO/KB/dataprev_reg[1]' (FDE) to 'MEM_IO/KB/keycode_reg[1]'
INFO: [Synth 8-3886] merging instance 'MEM_IO/KB/dataprev_reg[2]' (FDE) to 'MEM_IO/KB/keycode_reg[2]'
INFO: [Synth 8-3886] merging instance 'MEM_IO/KB/dataprev_reg[3]' (FDE) to 'MEM_IO/KB/keycode_reg[3]'
INFO: [Synth 8-3886] merging instance 'MEM_IO/KB/dataprev_reg[4]' (FDE) to 'MEM_IO/KB/keycode_reg[4]'
INFO: [Synth 8-3886] merging instance 'MEM_IO/KB/dataprev_reg[5]' (FDE) to 'MEM_IO/KB/keycode_reg[5]'
INFO: [Synth 8-3886] merging instance 'MEM_IO/KB/dataprev_reg[6]' (FDE) to 'MEM_IO/KB/keycode_reg[6]'
INFO: [Synth 8-3886] merging instance 'MEM_IO/KB/dataprev_reg[7]' (FDE) to 'MEM_IO/KB/keycode_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_IO/mem_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_IO/mem_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_IO/mem_reg[3][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_IO/mem_reg[3][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_IO/mem_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_IO/mem_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_IO/mem_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_IO/mem_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_IO/mem_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_IO/mem_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_IO/mem_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_IO/mem_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\MEM_IO/mem_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_IO/mem_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_IO/mem_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_IO/mem_reg[0][3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1741.512 ; gain = 355.320 ; free physical = 4194 ; free virtual = 6973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1741.512 ; gain = 355.320 ; free physical = 4072 ; free virtual = 6851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1741.512 ; gain = 355.320 ; free physical = 4067 ; free virtual = 6846
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1741.512 ; gain = 355.320 ; free physical = 4066 ; free virtual = 6845
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.512 ; gain = 355.320 ; free physical = 4067 ; free virtual = 6846
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.512 ; gain = 355.320 ; free physical = 4067 ; free virtual = 6846
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.512 ; gain = 355.320 ; free physical = 4067 ; free virtual = 6846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.512 ; gain = 355.320 ; free physical = 4067 ; free virtual = 6846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.512 ; gain = 355.320 ; free physical = 4067 ; free virtual = 6846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.512 ; gain = 355.320 ; free physical = 4067 ; free virtual = 6846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |    22|
|4     |LUT2   |    12|
|5     |LUT3   |     3|
|6     |LUT4   |    19|
|7     |LUT5   |     6|
|8     |LUT6   |    25|
|9     |FDRE   |    82|
|10    |IBUF   |     4|
|11    |OBUF   |    14|
|12    |OBUFT  |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+------------------+------+
|      |Instance             |Module            |Cells |
+------+---------------------+------------------+------+
|1     |top                  |                  |   204|
|2     |  MEM_IO             |mem_io            |   171|
|3     |    KB               |ps2_receiver      |    87|
|4     |      db_clk         |debouncer         |    15|
|5     |      db_data        |debouncer_18      |    16|
|6     |    KEY_CONV         |keycode_converter |    38|
|7     |    SEG              |quad7seg          |     8|
|8     |    c2               |clockDiv          |     2|
|9     |    \genblk1[0].c1   |clockDiv_0        |     2|
|10    |    \genblk1[10].c1  |clockDiv_1        |     2|
|11    |    \genblk1[11].c1  |clockDiv_2        |     2|
|12    |    \genblk1[12].c1  |clockDiv_3        |     2|
|13    |    \genblk1[13].c1  |clockDiv_4        |     2|
|14    |    \genblk1[14].c1  |clockDiv_5        |     2|
|15    |    \genblk1[15].c1  |clockDiv_6        |     2|
|16    |    \genblk1[16].c1  |clockDiv_7        |     2|
|17    |    \genblk1[17].c1  |clockDiv_8        |     2|
|18    |    \genblk1[1].c1   |clockDiv_9        |     2|
|19    |    \genblk1[2].c1   |clockDiv_10       |     2|
|20    |    \genblk1[3].c1   |clockDiv_11       |     2|
|21    |    \genblk1[4].c1   |clockDiv_12       |     2|
|22    |    \genblk1[5].c1   |clockDiv_13       |     2|
|23    |    \genblk1[6].c1   |clockDiv_14       |     2|
|24    |    \genblk1[7].c1   |clockDiv_15       |     2|
|25    |    \genblk1[8].c1   |clockDiv_16       |     2|
|26    |    \genblk1[9].c1   |clockDiv_17       |     2|
+------+---------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.512 ; gain = 355.320 ; free physical = 4067 ; free virtual = 6846
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1741.512 ; gain = 26.914 ; free physical = 4118 ; free virtual = 6897
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1741.520 ; gain = 355.320 ; free physical = 4118 ; free virtual = 6897
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1741.520 ; gain = 0.000 ; free physical = 4064 ; free virtual = 6843
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1741.520 ; gain = 355.414 ; free physical = 4121 ; free virtual = 6900
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1741.520 ; gain = 0.000 ; free physical = 4121 ; free virtual = 6900
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 21 01:10:01 2019...
