

================================================================
== Vitis HLS Report for 'wah'
================================================================
* Date:           Thu Apr 25 12:54:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Guitar_Effects
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3738|     3738|  37.380 us|  37.380 us|  3738|  3738|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WAH_LOOP  |     3700|     3700|        37|          -|          -|   100|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 74 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 37 
74 --> 75 
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%temp_result = alloca i32 1"   --->   Operation 76 'alloca' 'temp_result' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 77 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [guitar_effects.cpp:224]   --->   Operation 78 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_read_2 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read" [guitar_effects.cpp:224]   --->   Operation 79 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln226 = trunc i31 %p_read_2" [guitar_effects.cpp:226]   --->   Operation 80 'trunc' 'trunc_ln226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i28.i4, i28 %trunc_ln226, i4 0" [guitar_effects.cpp:226]   --->   Operation 81 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln226_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %p_read_2, i1 0" [guitar_effects.cpp:226]   --->   Operation 82 'bitconcatenate' 'shl_ln226_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (2.55ns)   --->   "%sub_ln226 = sub i32 %shl_ln, i32 %shl_ln226_1" [guitar_effects.cpp:226]   --->   Operation 83 'sub' 'sub_ln226' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_ln226, i32 31" [guitar_effects.cpp:226]   --->   Operation 84 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (2.55ns)   --->   "%add_ln230 = add i32 %p_read_1, i32 1" [guitar_effects.cpp:230]   --->   Operation 85 'add' 'add_ln230' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [36/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 86 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln237 = store i7 0, i7 %i" [guitar_effects.cpp:237]   --->   Operation 87 'store' 'store_ln237' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln237 = store i32 0, i32 %temp_result" [guitar_effects.cpp:237]   --->   Operation 88 'store' 'store_ln237' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln226 = sext i32 %sub_ln226" [guitar_effects.cpp:226]   --->   Operation 89 'sext' 'sext_ln226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (6.91ns)   --->   "%mul_ln226 = mul i65 %sext_ln226, i65 6382652534" [guitar_effects.cpp:226]   --->   Operation 90 'mul' 'mul_ln226' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [35/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 91 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 92 [1/2] (6.91ns)   --->   "%mul_ln226 = mul i65 %sext_ln226, i65 6382652534" [guitar_effects.cpp:226]   --->   Operation 92 'mul' 'mul_ln226' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %mul_ln226, i32 49, i32 64" [guitar_effects.cpp:226]   --->   Operation 93 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [34/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 94 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 95 [1/1] (3.54ns)   --->   "%sub_ln226_1 = sub i65 0, i65 %mul_ln226" [guitar_effects.cpp:226]   --->   Operation 95 'sub' 'sub_ln226_1' <Predicate = (tmp)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node sub_ln226_2)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %sub_ln226_1, i32 49, i32 64" [guitar_effects.cpp:226]   --->   Operation 96 'partselect' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node sub_ln226_2)   --->   "%select_ln226 = select i1 %tmp, i16 %tmp_2, i16 %tmp_3" [guitar_effects.cpp:226]   --->   Operation 97 'select' 'select_ln226' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (2.07ns) (out node of the LUT)   --->   "%sub_ln226_2 = sub i16 0, i16 %select_ln226" [guitar_effects.cpp:226]   --->   Operation 98 'sub' 'sub_ln226_2' <Predicate = (tmp)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.80ns)   --->   "%select_ln226_1 = select i1 %tmp, i16 %sub_ln226_2, i16 %tmp_3" [guitar_effects.cpp:226]   --->   Operation 99 'select' 'select_ln226_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [33/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 100 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 101 [20/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 101 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [32/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 102 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.13>
ST_6 : Operation 103 [19/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 103 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [31/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 104 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.13>
ST_7 : Operation 105 [18/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 105 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [30/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 106 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.13>
ST_8 : Operation 107 [17/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 107 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [29/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 108 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 109 [16/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 109 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [28/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 110 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.13>
ST_10 : Operation 111 [15/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 111 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 112 [27/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 112 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 113 [14/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 113 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [26/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 114 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.13>
ST_12 : Operation 115 [13/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 115 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [25/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 116 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 117 [12/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 117 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 118 [24/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 118 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.13>
ST_14 : Operation 119 [11/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 119 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [23/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 120 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.13>
ST_15 : Operation 121 [10/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 121 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [22/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 122 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.13>
ST_16 : Operation 123 [9/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 123 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 124 [21/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 124 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.13>
ST_17 : Operation 125 [8/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 125 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 126 [20/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 126 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.13>
ST_18 : Operation 127 [7/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 127 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 128 [19/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 128 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.13>
ST_19 : Operation 129 [6/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 129 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 130 [18/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 130 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.13>
ST_20 : Operation 131 [5/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 131 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 132 [17/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 132 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.13>
ST_21 : Operation 133 [4/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 133 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 134 [16/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 134 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.13>
ST_22 : Operation 135 [3/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 135 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 136 [15/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 136 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.13>
ST_23 : Operation 137 [2/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 137 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 138 [14/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 138 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.97>
ST_24 : Operation 139 [1/1] (0.00ns)   --->   "%input_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_r" [guitar_effects.cpp:224]   --->   Operation 139 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i32 %p_read_1" [guitar_effects.cpp:224]   --->   Operation 140 'zext' 'zext_ln224' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 141 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr = getelementptr i32 %wah_values_buffer, i64 0, i64 %zext_ln224" [guitar_effects.cpp:224]   --->   Operation 141 'getelementptr' 'wah_values_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 142 [1/1] (3.25ns)   --->   "%store_ln224 = store i32 %input_read, i7 %wah_values_buffer_addr" [guitar_effects.cpp:224]   --->   Operation 142 'store' 'store_ln224' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_24 : Operation 143 [1/20] (3.64ns)   --->   "%control_signal = srem i16 %select_ln226_1, i16 10" [guitar_effects.cpp:226]   --->   Operation 143 'srem' 'control_signal' <Predicate = true> <Delay = 3.64> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 19> <II = 5> <Delay = 3.64> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln226_1 = trunc i5 %control_signal" [guitar_effects.cpp:226]   --->   Operation 144 'trunc' 'trunc_ln226_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%control_signal_buffer_addr = getelementptr i5 %control_signal_buffer, i64 0, i64 %zext_ln224" [guitar_effects.cpp:228]   --->   Operation 145 'getelementptr' 'control_signal_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (2.32ns)   --->   "%store_ln228 = store i5 %trunc_ln226_1, i7 %control_signal_buffer_addr" [guitar_effects.cpp:228]   --->   Operation 146 'store' 'store_ln228' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_24 : Operation 147 [13/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 147 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.13>
ST_25 : Operation 148 [12/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 148 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.13>
ST_26 : Operation 149 [11/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 149 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.13>
ST_27 : Operation 150 [10/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 150 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.13>
ST_28 : Operation 151 [9/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 151 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.13>
ST_29 : Operation 152 [8/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 152 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.13>
ST_30 : Operation 153 [7/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 153 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 154 [6/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 154 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.13>
ST_32 : Operation 155 [5/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 155 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.13>
ST_33 : Operation 156 [4/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 156 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.13>
ST_34 : Operation 157 [3/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 157 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.13>
ST_35 : Operation 158 [2/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 158 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.05>
ST_36 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1000, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 160 [1/1] (0.00ns)   --->   "%bandpass_coeffs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bandpass_coeffs" [guitar_effects.cpp:224]   --->   Operation 160 'read' 'bandpass_coeffs_read' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 161 [1/36] (4.13ns)   --->   "%srem_ln230 = srem i32 %add_ln230, i32 100" [guitar_effects.cpp:230]   --->   Operation 161 'srem' 'srem_ln230' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln239 = trunc i32 %srem_ln230" [guitar_effects.cpp:239]   --->   Operation 162 'trunc' 'trunc_ln239' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 163 [1/1] (1.91ns)   --->   "%add_ln239 = add i8 %trunc_ln239, i8 100" [guitar_effects.cpp:239]   --->   Operation 163 'add' 'add_ln239' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i8 %add_ln239" [guitar_effects.cpp:237]   --->   Operation 164 'zext' 'zext_ln237' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln237 = br void %for.body" [guitar_effects.cpp:237]   --->   Operation 165 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 5.35>
ST_37 : Operation 166 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [guitar_effects.cpp:237]   --->   Operation 166 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln237_1 = zext i7 %i_1" [guitar_effects.cpp:237]   --->   Operation 167 'zext' 'zext_ln237_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 168 [1/1] (1.48ns)   --->   "%icmp_ln237 = icmp_eq  i7 %i_1, i7 100" [guitar_effects.cpp:237]   --->   Operation 168 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 169 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 169 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 170 [1/1] (1.87ns)   --->   "%add_ln237 = add i7 %i_1, i7 1" [guitar_effects.cpp:237]   --->   Operation 170 'add' 'add_ln237' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %icmp_ln237, void %for.body.split_ifconv, void %for.end" [guitar_effects.cpp:237]   --->   Operation 171 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 172 [1/1] (1.91ns)   --->   "%sub_ln239 = sub i9 %zext_ln237, i9 %zext_ln237_1" [guitar_effects.cpp:239]   --->   Operation 172 'sub' 'sub_ln239' <Predicate = (!icmp_ln237)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 173 [13/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 173 'srem' 'coeff_index' <Predicate = (!icmp_ln237)> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 174 [1/1] (1.58ns)   --->   "%store_ln237 = store i7 %add_ln237, i7 %i" [guitar_effects.cpp:237]   --->   Operation 174 'store' 'store_ln237' <Predicate = (!icmp_ln237)> <Delay = 1.58>
ST_37 : Operation 175 [1/1] (0.00ns)   --->   "%temp_result_load_1 = load i32 %temp_result" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 175 'load' 'temp_result_load_1' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_37 : Operation 176 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %temp_result_load_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 176 'bitcast' 'data_V' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_37 : Operation 177 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 177 'bitselect' 'p_Result_7' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_37 : Operation 178 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 178 'partselect' 'xs_exp_V' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_37 : Operation 179 [1/1] (0.00ns)   --->   "%p_Result_8 = trunc i32 %data_V"   --->   Operation 179 'trunc' 'p_Result_8' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_37 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 180 'zext' 'zext_ln346' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_37 : Operation 181 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 181 'add' 'add_ln346' <Predicate = (icmp_ln237)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 182 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 182 'bitselect' 'isNeg' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_37 : Operation 183 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 183 'sub' 'sub_ln1512' <Predicate = (icmp_ln237)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 184 'sext' 'sext_ln1512' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_37 : Operation 185 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 185 'select' 'ush' <Predicate = (icmp_ln237)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.44>
ST_38 : Operation 186 [12/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 186 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.44>
ST_39 : Operation 187 [11/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 187 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.44>
ST_40 : Operation 188 [10/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 188 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.44>
ST_41 : Operation 189 [9/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 189 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.44>
ST_42 : Operation 190 [8/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 190 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.44>
ST_43 : Operation 191 [7/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 191 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.44>
ST_44 : Operation 192 [6/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 192 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.44>
ST_45 : Operation 193 [5/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 193 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.44>
ST_46 : Operation 194 [4/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 194 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.44>
ST_47 : Operation 195 [3/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 195 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.44>
ST_48 : Operation 196 [2/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 196 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.69>
ST_49 : Operation 197 [1/13] (3.44ns)   --->   "%coeff_index = srem i9 %sub_ln239, i9 100" [guitar_effects.cpp:239]   --->   Operation 197 'srem' 'coeff_index' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 7> <Delay = 3.44> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln240 = trunc i7 %coeff_index" [guitar_effects.cpp:240]   --->   Operation 198 'trunc' 'trunc_ln240' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i7 %trunc_ln240" [guitar_effects.cpp:240]   --->   Operation 199 'zext' 'zext_ln240' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 200 [1/1] (0.00ns)   --->   "%wah_values_buffer_addr_1 = getelementptr i32 %wah_values_buffer, i64 0, i64 %zext_ln240" [guitar_effects.cpp:240]   --->   Operation 200 'getelementptr' 'wah_values_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 201 [2/2] (3.25ns)   --->   "%wah_values_buffer_load = load i7 %wah_values_buffer_addr_1" [guitar_effects.cpp:240]   --->   Operation 201 'load' 'wah_values_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_49 : Operation 202 [1/1] (0.00ns)   --->   "%control_signal_buffer_addr_1 = getelementptr i5 %control_signal_buffer, i64 0, i64 %zext_ln240" [guitar_effects.cpp:240]   --->   Operation 202 'getelementptr' 'control_signal_buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 203 [2/2] (2.32ns)   --->   "%control_signal_buffer_load = load i7 %control_signal_buffer_addr_1" [guitar_effects.cpp:240]   --->   Operation 203 'load' 'control_signal_buffer_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>

State 50 <SV = 49> <Delay = 6.84>
ST_50 : Operation 204 [1/2] (3.25ns)   --->   "%wah_values_buffer_load = load i7 %wah_values_buffer_addr_1" [guitar_effects.cpp:240]   --->   Operation 204 'load' 'wah_values_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_50 : Operation 205 [1/2] (2.32ns)   --->   "%control_signal_buffer_load = load i7 %control_signal_buffer_addr_1" [guitar_effects.cpp:240]   --->   Operation 205 'load' 'control_signal_buffer_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 100> <RAM>
ST_50 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1136_1 = sext i5 %control_signal_buffer_load"   --->   Operation 206 'sext' 'sext_ln1136_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 207 [1/1] (4.52ns)   --->   "%mul_ln1136 = mul i15 %sext_ln1136_1, i15 400"   --->   Operation 207 'mul' 'mul_ln1136' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.30>
ST_51 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln1136_2 = sext i15 %mul_ln1136"   --->   Operation 208 'sext' 'sext_ln1136_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 209 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %i_1, i2 0"   --->   Operation 209 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1136 = zext i9 %shl_ln1"   --->   Operation 210 'zext' 'zext_ln1136' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1136 = add i64 %sext_ln1136_2, i64 %bandpass_coeffs_read"   --->   Operation 211 'add' 'add_ln1136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 212 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln1136_1 = add i64 %add_ln1136, i64 %zext_ln1136"   --->   Operation 212 'add' 'add_ln1136_1' <Predicate = true> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln1136_1, i32 2, i32 63"   --->   Operation 213 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln1136 = sext i62 %trunc_ln1"   --->   Operation 214 'sext' 'sext_ln1136' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 215 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln1136"   --->   Operation 215 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 216 [7/7] (7.30ns)   --->   "%p_Val2_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 216 'readreq' 'p_Val2_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 217 [6/7] (7.30ns)   --->   "%p_Val2_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 217 'readreq' 'p_Val2_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 218 [5/7] (7.30ns)   --->   "%p_Val2_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 218 'readreq' 'p_Val2_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 219 [4/7] (7.30ns)   --->   "%p_Val2_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 219 'readreq' 'p_Val2_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 220 [3/7] (7.30ns)   --->   "%p_Val2_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 220 'readreq' 'p_Val2_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 221 [2/7] (7.30ns)   --->   "%p_Val2_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 221 'readreq' 'p_Val2_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 222 [6/6] (6.41ns)   --->   "%conv = sitofp i32 %wah_values_buffer_load" [guitar_effects.cpp:240]   --->   Operation 222 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 223 [1/7] (7.30ns)   --->   "%p_Val2_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1"   --->   Operation 223 'readreq' 'p_Val2_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 224 [5/6] (6.41ns)   --->   "%conv = sitofp i32 %wah_values_buffer_load" [guitar_effects.cpp:240]   --->   Operation 224 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 225 [1/1] (7.30ns)   --->   "%p_Val2_2 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr"   --->   Operation 225 'read' 'p_Val2_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_2, i32 31"   --->   Operation 226 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>

State 60 <SV = 59> <Delay = 6.41>
ST_60 : Operation 227 [4/6] (6.41ns)   --->   "%conv = sitofp i32 %wah_values_buffer_load" [guitar_effects.cpp:240]   --->   Operation 227 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 228 [1/1] (2.47ns)   --->   "%icmp_ln1136 = icmp_eq  i32 %p_Val2_2, i32 0"   --->   Operation 228 'icmp' 'icmp_ln1136' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 229 [1/1] (2.55ns)   --->   "%tmp_V = sub i32 0, i32 %p_Val2_2"   --->   Operation 229 'sub' 'tmp_V' <Predicate = (p_Result_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 230 [1/1] (0.69ns)   --->   "%tmp_V_2 = select i1 %p_Result_4, i32 %tmp_V, i32 %p_Val2_2"   --->   Operation 230 'select' 'tmp_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 231 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i32 @llvm.part.select.i32, i32 %tmp_V_2, i32 31, i32 0"   --->   Operation 231 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 232 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_5, i1 1"   --->   Operation 232 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 233 [1/1] (2.55ns)   --->   "%sub_ln1145 = sub i32 32, i32 %l"   --->   Operation 233 'sub' 'sub_ln1145' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln1148 = trunc i32 %sub_ln1145"   --->   Operation 234 'trunc' 'trunc_ln1148' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln1144 = trunc i32 %l"   --->   Operation 235 'trunc' 'trunc_ln1144' <Predicate = true> <Delay = 0.00>

State 61 <SV = 60> <Delay = 6.41>
ST_61 : Operation 236 [3/6] (6.41ns)   --->   "%conv = sitofp i32 %wah_values_buffer_load" [guitar_effects.cpp:240]   --->   Operation 236 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 237 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1145, i32 4294967272"   --->   Operation 237 'add' 'lsb_index' <Predicate = (!icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 238 'partselect' 'tmp_10' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_61 : Operation 239 [1/1] (2.47ns)   --->   "%icmp_ln1147 = icmp_sgt  i31 %tmp_10, i31 0"   --->   Operation 239 'icmp' 'icmp_ln1147' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 240 [1/1] (1.82ns)   --->   "%sub_ln1148 = sub i6 57, i6 %trunc_ln1148"   --->   Operation 240 'sub' 'sub_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%zext_ln1148 = zext i6 %sub_ln1148"   --->   Operation 241 'zext' 'zext_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_61 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%lshr_ln1148 = lshr i32 4294967295, i32 %zext_ln1148"   --->   Operation 242 'lshr' 'lshr_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%p_Result_s = and i32 %tmp_V_2, i32 %lshr_ln1148"   --->   Operation 243 'and' 'p_Result_s' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 244 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln1148 = icmp_ne  i32 %p_Result_s, i32 0"   --->   Operation 244 'icmp' 'icmp_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 2.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln1147, i1 %icmp_ln1148"   --->   Operation 245 'and' 'a' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 246 'bitselect' 'tmp_11' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_61 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln1150 = xor i1 %tmp_11, i1 1"   --->   Operation 247 'xor' 'xor_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_2, i32 %lsb_index"   --->   Operation 248 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_61 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln1150 = and i1 %p_Result_1, i1 %xor_ln1150"   --->   Operation 249 'and' 'and_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln1150 = or i1 %and_ln1150, i1 %a"   --->   Operation 250 'or' 'or_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 251 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1150"   --->   Operation 251 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln1136)> <Delay = 0.97>
ST_61 : Operation 252 [1/1] (2.47ns)   --->   "%icmp_ln1159 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 252 'icmp' 'icmp_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.97>
ST_62 : Operation 253 [2/6] (6.41ns)   --->   "%conv = sitofp i32 %wah_values_buffer_load" [guitar_effects.cpp:240]   --->   Operation 253 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln1158 = zext i32 %tmp_V_2"   --->   Operation 254 'zext' 'zext_ln1158' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_62 : Operation 255 [1/1] (2.55ns)   --->   "%add_ln1159 = add i32 %sub_ln1145, i32 4294967271"   --->   Operation 255 'add' 'add_ln1159' <Predicate = (icmp_ln1159 & !icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1159 = zext i32 %add_ln1159"   --->   Operation 256 'zext' 'zext_ln1159' <Predicate = (icmp_ln1159 & !icmp_ln1136)> <Delay = 0.00>
ST_62 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln1159 = lshr i64 %zext_ln1158, i64 %zext_ln1159"   --->   Operation 257 'lshr' 'lshr_ln1159' <Predicate = (icmp_ln1159 & !icmp_ln1136)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 258 [1/1] (2.55ns)   --->   "%sub_ln1160 = sub i32 25, i32 %sub_ln1145"   --->   Operation 258 'sub' 'sub_ln1160' <Predicate = (!icmp_ln1159 & !icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1160 = zext i32 %sub_ln1160"   --->   Operation 259 'zext' 'zext_ln1160' <Predicate = (!icmp_ln1159 & !icmp_ln1136)> <Delay = 0.00>
ST_62 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln1160 = shl i64 %zext_ln1158, i64 %zext_ln1160"   --->   Operation 260 'shl' 'shl_ln1160' <Predicate = (!icmp_ln1159 & !icmp_ln1136)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln1159, i64 %lshr_ln1159, i64 %shl_ln1160"   --->   Operation 261 'select' 'm_2' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1162 = zext i2 %or_ln"   --->   Operation 262 'zext' 'zext_ln1162' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_62 : Operation 263 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_2, i64 %zext_ln1162"   --->   Operation 263 'add' 'm_3' <Predicate = (!icmp_ln1136)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 264 [1/1] (0.00ns)   --->   "%m_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 264 'partselect' 'm_4' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_62 : Operation 265 [1/1] (0.00ns)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 25"   --->   Operation 265 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln1136)> <Delay = 0.00>

State 63 <SV = 62> <Delay = 6.41>
ST_63 : Operation 266 [1/6] (6.41ns)   --->   "%conv = sitofp i32 %wah_values_buffer_load" [guitar_effects.cpp:240]   --->   Operation 266 'sitofp' 'conv' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1163 = zext i63 %m_4"   --->   Operation 267 'zext' 'zext_ln1163' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_63 : Operation 268 [1/1] (1.24ns)   --->   "%select_ln1144 = select i1 %p_Result_2, i8 127, i8 126"   --->   Operation 268 'select' 'select_ln1144' <Predicate = (!icmp_ln1136)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1165 = sub i8 8, i8 %trunc_ln1144"   --->   Operation 269 'sub' 'sub_ln1165' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 270 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1170 = add i8 %sub_ln1165, i8 %select_ln1144"   --->   Operation 270 'add' 'add_ln1170' <Predicate = (!icmp_ln1136)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_4, i8 %add_ln1170"   --->   Operation 271 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_63 : Operation 272 [1/1] (0.00ns)   --->   "%p_Result_6 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1163, i9 %tmp_1, i32 23, i32 31"   --->   Operation 272 'partset' 'p_Result_6' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_63 : Operation 273 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_6"   --->   Operation 273 'trunc' 'LD' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_63 : Operation 274 [1/1] (0.00ns)   --->   "%bitcast_ln810 = bitcast i32 %LD"   --->   Operation 274 'bitcast' 'bitcast_ln810' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_63 : Operation 275 [1/1] (0.69ns)   --->   "%select_ln1136 = select i1 %icmp_ln1136, i32 0, i32 %bitcast_ln810"   --->   Operation 275 'select' 'select_ln1136' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.70>
ST_64 : Operation 276 [4/4] (5.70ns)   --->   "%mul = fmul i32 %conv, i32 %select_ln1136" [guitar_effects.cpp:240]   --->   Operation 276 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.70>
ST_65 : Operation 277 [3/4] (5.70ns)   --->   "%mul = fmul i32 %conv, i32 %select_ln1136" [guitar_effects.cpp:240]   --->   Operation 277 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.70>
ST_66 : Operation 278 [2/4] (5.70ns)   --->   "%mul = fmul i32 %conv, i32 %select_ln1136" [guitar_effects.cpp:240]   --->   Operation 278 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.70>
ST_67 : Operation 279 [1/4] (5.70ns)   --->   "%mul = fmul i32 %conv, i32 %select_ln1136" [guitar_effects.cpp:240]   --->   Operation 279 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 280 [1/1] (0.00ns)   --->   "%temp_result_load = load i32 %temp_result" [guitar_effects.cpp:240]   --->   Operation 280 'load' 'temp_result_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 281 [5/5] (7.25ns)   --->   "%temp_result_1 = fadd i32 %temp_result_load, i32 %mul" [guitar_effects.cpp:240]   --->   Operation 281 'fadd' 'temp_result_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 282 [4/5] (7.25ns)   --->   "%temp_result_1 = fadd i32 %temp_result_load, i32 %mul" [guitar_effects.cpp:240]   --->   Operation 282 'fadd' 'temp_result_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 283 [3/5] (7.25ns)   --->   "%temp_result_1 = fadd i32 %temp_result_load, i32 %mul" [guitar_effects.cpp:240]   --->   Operation 283 'fadd' 'temp_result_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 284 [2/5] (7.25ns)   --->   "%temp_result_1 = fadd i32 %temp_result_load, i32 %mul" [guitar_effects.cpp:240]   --->   Operation 284 'fadd' 'temp_result_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 285 [1/5] (7.25ns)   --->   "%temp_result_1 = fadd i32 %temp_result_load, i32 %mul" [guitar_effects.cpp:240]   --->   Operation 285 'fadd' 'temp_result_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 1.58>
ST_73 : Operation 286 [1/1] (0.00ns)   --->   "%specloopname_ln235 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [guitar_effects.cpp:235]   --->   Operation 286 'specloopname' 'specloopname_ln235' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln237 = store i32 %temp_result_1, i32 %temp_result" [guitar_effects.cpp:237]   --->   Operation 287 'store' 'store_ln237' <Predicate = true> <Delay = 1.58>
ST_73 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln237 = br void %for.body" [guitar_effects.cpp:237]   --->   Operation 288 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>

State 74 <SV = 37> <Delay = 4.42>
ST_74 : Operation 289 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_8, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 289 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 290 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 291 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 292 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 293 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 294 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 295 'bitselect' 'tmp_7' <Predicate = (isNeg)> <Delay = 0.00>
ST_74 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_7"   --->   Operation 296 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_74 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 297 'partselect' 'tmp_8' <Predicate = (!isNeg)> <Delay = 0.00>
ST_74 : Operation 298 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_8"   --->   Operation 298 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 75 <SV = 38> <Delay = 3.25>
ST_75 : Operation 299 [1/1] (2.55ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 299 'sub' 'result_V_2' <Predicate = (p_Result_7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 300 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_7, i32 %result_V_2, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 300 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 301 [1/1] (0.00ns)   --->   "%newret = insertvalue i64 <undef>, i32 %result_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 301 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 302 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i64 %newret, i32 %srem_ln230" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 302 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 303 [1/1] (0.00ns)   --->   "%ret_ln59 = ret i64 %newret2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 303 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.69ns
The critical path consists of the following:
	wire read operation ('p_read_1', guitar_effects.cpp:224) on port 'p_read1' (guitar_effects.cpp:224) [12]  (0 ns)
	'add' operation ('add_ln230', guitar_effects.cpp:230) [35]  (2.55 ns)
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln226', guitar_effects.cpp:226) [23]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln226', guitar_effects.cpp:226) [23]  (6.91 ns)

 <State 4>: 6.43ns
The critical path consists of the following:
	'sub' operation ('sub_ln226_1', guitar_effects.cpp:226) [24]  (3.55 ns)
	'select' operation ('select_ln226', guitar_effects.cpp:226) [28]  (0 ns)
	'sub' operation ('sub_ln226_2', guitar_effects.cpp:226) [29]  (2.08 ns)
	'select' operation ('select_ln226_1', guitar_effects.cpp:226) [30]  (0.805 ns)

 <State 5>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 6>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 7>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 8>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 9>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 10>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 11>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 12>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 13>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 14>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 15>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 16>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 17>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 18>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 19>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 22>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 23>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 24>: 5.97ns
The critical path consists of the following:
	'srem' operation ('control_signal', guitar_effects.cpp:226) [31]  (3.65 ns)
	'store' operation ('store_ln228', guitar_effects.cpp:228) of variable 'trunc_ln226_1', guitar_effects.cpp:226 on array 'control_signal_buffer' [34]  (2.32 ns)

 <State 25>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 31>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 32>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 33>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 34>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 35>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)

 <State 36>: 6.05ns
The critical path consists of the following:
	'srem' operation ('srem_ln230', guitar_effects.cpp:230) [36]  (4.13 ns)
	'add' operation ('add_ln239', guitar_effects.cpp:239) [38]  (1.92 ns)

 <State 37>: 5.36ns
The critical path consists of the following:
	'load' operation ('i', guitar_effects.cpp:237) on local variable 'i' [44]  (0 ns)
	'sub' operation ('sub_ln239', guitar_effects.cpp:239) [53]  (1.92 ns)
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [54]  (3.44 ns)

 <State 38>: 3.44ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [54]  (3.44 ns)

 <State 39>: 3.44ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [54]  (3.44 ns)

 <State 40>: 3.44ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [54]  (3.44 ns)

 <State 41>: 3.44ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [54]  (3.44 ns)

 <State 42>: 3.44ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [54]  (3.44 ns)

 <State 43>: 3.44ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [54]  (3.44 ns)

 <State 44>: 3.44ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [54]  (3.44 ns)

 <State 45>: 3.44ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [54]  (3.44 ns)

 <State 46>: 3.44ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [54]  (3.44 ns)

 <State 47>: 3.44ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [54]  (3.44 ns)

 <State 48>: 3.44ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [54]  (3.44 ns)

 <State 49>: 6.7ns
The critical path consists of the following:
	'srem' operation ('coeff_index', guitar_effects.cpp:239) [54]  (3.44 ns)
	'getelementptr' operation ('wah_values_buffer_addr_1', guitar_effects.cpp:240) [57]  (0 ns)
	'load' operation ('wah_values_buffer_load', guitar_effects.cpp:240) on array 'wah_values_buffer' [58]  (3.25 ns)

 <State 50>: 6.84ns
The critical path consists of the following:
	'load' operation ('control_signal_buffer_load', guitar_effects.cpp:240) on array 'control_signal_buffer' [61]  (2.32 ns)
	'mul' operation ('mul_ln1136') [63]  (4.52 ns)

 <State 51>: 5.31ns
The critical path consists of the following:
	'add' operation ('add_ln1136') [67]  (0 ns)
	'add' operation ('add_ln1136_1') [68]  (5.31 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_2_req') on port 'gmem' [72]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_2_req') on port 'gmem' [72]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_2_req') on port 'gmem' [72]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_2_req') on port 'gmem' [72]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_2_req') on port 'gmem' [72]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_2_req') on port 'gmem' [72]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_Val2_2_req') on port 'gmem' [72]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus read operation ('__Val2__') on port 'gmem' [73]  (7.3 ns)

 <State 60>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', guitar_effects.cpp:240) [59]  (6.41 ns)

 <State 61>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', guitar_effects.cpp:240) [59]  (6.41 ns)

 <State 62>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln1159') [99]  (2.55 ns)
	'lshr' operation ('lshr_ln1159') [101]  (0 ns)
	'select' operation ('m') [105]  (0 ns)
	'add' operation ('m') [107]  (4.42 ns)

 <State 63>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('conv', guitar_effects.cpp:240) [59]  (6.41 ns)

 <State 64>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', guitar_effects.cpp:240) [120]  (5.7 ns)

 <State 65>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', guitar_effects.cpp:240) [120]  (5.7 ns)

 <State 66>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', guitar_effects.cpp:240) [120]  (5.7 ns)

 <State 67>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', guitar_effects.cpp:240) [120]  (5.7 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'load' operation ('temp_result_load', guitar_effects.cpp:240) on local variable 'temp_result' [51]  (0 ns)
	'fadd' operation ('temp_result', guitar_effects.cpp:240) [121]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp_result', guitar_effects.cpp:240) [121]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp_result', guitar_effects.cpp:240) [121]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp_result', guitar_effects.cpp:240) [121]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('temp_result', guitar_effects.cpp:240) [121]  (7.26 ns)

 <State 73>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln237', guitar_effects.cpp:237) of variable 'temp_result', guitar_effects.cpp:240 on local variable 'temp_result' [123]  (1.59 ns)

 <State 74>: 4.42ns
The critical path consists of the following:
	'shl' operation ('r.V') [142]  (0 ns)
	'select' operation ('val') [146]  (4.42 ns)

 <State 75>: 3.25ns
The critical path consists of the following:
	'sub' operation ('result.V') [147]  (2.55 ns)
	'select' operation ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [148]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
