#include	"dc21164.h"	// DECchip 21164 specific definitions
#include	"osf.h"		// OSF/1 specific definitions
#include	"macros.h"	// Global macro definitions
#include	"ev5_impure.h"	// Scratch & logout area data structures
#include	"platform.h"	// Platform specific definitions

	.global	palJToKern
	.text	3
palJToKern:
/* Jump to kernel
args:
	Kernel address	- a0
	PCBB		- a1
	First free PFN	- a3?

	Enable kseg addressing in ICSR
	Enable kseg addressing in MCSR
	Set VTBR -- Set to 1GB as per SRM, or maybe 8GB??
	Set PCBB -- pass pointer in arg
	Set PTBR -- get it out of PCB
	Set KSP  -- get it out of PCB
	
	Jump to kernel address

	Kernel args-
		s0 first free PFN
		s1 ptbr
		s2 argc 0
		s3 argv NULL
		s5 osf_param (sysconfigtab) NULL
 */

	ALIGN_BRANCH

	ldq_p	a0, 0(zero)
	ldq_p	a1, 8(zero)
	ldq_p	a3, 16(zero)

#ifdef undef
	LDLI(t0,0x200000000)		// 8GB, like the Mikasa
	LDLI(t0,0x40000000)		// 1GB, like the SRM
	STALL			// don't dual issue the load with mtpr -pb
#endif
	/* Point the Vptbr at 8GB */
	lda	t0, 0x1(zero)
	sll	t0, 33, t0

	mtpr	t0, mVptBr	// Load Mbox copy
	mtpr	t0, iVptBr	// Load Ibox copy
	STALL			// don't dual issue the load with mtpr -pb

	/* Turn on superpage mapping in the mbox and icsr */
	lda	t0, (2<<MCSR_V_SP)(zero) // Get a '10' (binary) in MCSR<SP>
	STALL			// don't dual issue the load with mtpr -pb
	mtpr	t0, mcsr		// Set the super page mode enable bit
	STALL			// don't dual issue the load with mtpr -pb

	lda	t0, 0(zero)
	mtpr	t0, dtbAsn
	mtpr	t0, itbAsn
	
	LDLI	(t1,0x20000000)
	STALL			// don't dual issue the load with mtpr -pb
	mfpr	t0, icsr		// Enable superpage mapping
	STALL			// don't dual issue the load with mtpr -pb
	bis	t0, t1, t0
	mtpr	t0, icsr

	STALL                           // Required stall to update chip ...
        STALL
	STALL
	STALL
	STALL

	ldq_p	s0, PCB_Q_PTBR(a1)
	sll	s0, VA_S_OFF, s0	// Shift PTBR into position
	STALL			// don't dual issue the load with mtpr -pb
	mtpr	s0, ptPtbr		// PHYSICAL MBOX INST -> MT PT20 IN 0,1
	STALL			// don't dual issue the load with mtpr -pb
	ldq_p	sp, PCB_Q_KSP(a1)
	
	mtpr	a0, excAddr		// Load the dispatch address.
	STALL			// don't dual issue the load with mtpr -pb
	bis	a3, zero, a0		// first free PFN
	ldq_p	a1, PCB_Q_PTBR(a1)	// ptbr
	ldq_p	a2, 24(zero)		// argc
	ldq_p	a3, 32(zero)		// argv
	ldq_p	a4, 40(zero)		// environ
	lda	a5, 0(zero)		// osf_param
	STALL			// don't dual issue the load with mtpr -pb
	mtpr	zero, dtbIa		// Flush all D-stream TB entries
	mtpr	zero, itbIa		// Flush all I-stream TB entries
	br	zero, 2f

	ALIGN_BLOCK

2:	NOP
	mtpr	zero, icFlush		// Flush the icache.
	NOP
	NOP

	NOP				// Required NOPs ... 1-10
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP

	NOP                           // Required NOPs ... 11-20
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP

	NOP                           // Required NOPs ... 21-30
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP

	NOP                           // Required NOPs ... 31-40
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP
	NOP



	NOP				// Required NOPs ... 41-44
	NOP
	NOP
	NOP

	hw_rei_stall				// Dispatch to kernel
	

