

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Mon Jan 22 16:41:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR11
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |       14|       14|         5|          1|          1|    11|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_ans = alloca i32 1" [fir11/fir.cpp:24]   --->   Operation 8 'alloca' 'tmp_ans' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [fir11/fir.cpp:23]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 0, i4 %i" [fir11/fir.cpp:23]   --->   Operation 10 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 0, i32 %tmp_ans" [fir11/fir.cpp:24]   --->   Operation 11 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc10"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [fir11/fir.cpp:28]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%icmp_ln28 = icmp_eq  i4 %i_1, i4 11" [fir11/fir.cpp:28]   --->   Operation 14 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln28 = add i4 %i_1, i4 1" [fir11/fir.cpp:28]   --->   Operation 15 'add' 'add_ln28' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc10.split, void %for.end11.exitStub" [fir11/fir.cpp:28]   --->   Operation 16 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %i_1" [fir11/fir.cpp:28]   --->   Operation 17 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i32 %tmp, i64 0, i64 %zext_ln28" [fir11/fir.cpp:28]   --->   Operation 18 'getelementptr' 'tmp_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%empty = load i4 %tmp_addr" [fir11/fir.cpp:28]   --->   Operation 19 'load' 'empty' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %zext_ln28" [fir11/fir.cpp:28]   --->   Operation 20 'getelementptr' 'fir_int_int_c_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%fir_int_int_c_load = load i4 %fir_int_int_c_addr" [fir11/fir.cpp:28]   --->   Operation 21 'load' 'fir_int_int_c_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln23 = store i4 %add_ln28, i4 %i" [fir11/fir.cpp:23]   --->   Operation 22 'store' 'store_ln23' <Predicate = (!icmp_ln28)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%empty = load i4 %tmp_addr" [fir11/fir.cpp:28]   --->   Operation 23 'load' 'empty' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%fir_int_int_c_load = load i4 %fir_int_int_c_addr" [fir11/fir.cpp:28]   --->   Operation 24 'load' 'fir_int_int_c_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 25 [2/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %fir_int_int_c_load, i32 %empty" [fir11/fir.cpp:28]   --->   Operation 25 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 26 [1/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %fir_int_int_c_load, i32 %empty" [fir11/fir.cpp:28]   --->   Operation 26 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_ans_load_1 = load i32 %tmp_ans"   --->   Operation 34 'load' 'tmp_ans_load_1' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_ans_out, i32 %tmp_ans_load_1"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_ans_load = load i32 %tmp_ans" [fir11/fir.cpp:28]   --->   Operation 27 'load' 'tmp_ans_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fir11/fir.cpp:23]   --->   Operation 28 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11" [fir11/fir.cpp:23]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fir11/fir.cpp:28]   --->   Operation 30 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (2.55ns)   --->   "%tmp_ans_1 = add i32 %mul_ln28, i32 %tmp_ans_load" [fir11/fir.cpp:28]   --->   Operation 31 'add' 'tmp_ans_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln24 = store i32 %tmp_ans_1, i32 %tmp_ans" [fir11/fir.cpp:24]   --->   Operation 32 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc10" [fir11/fir.cpp:28]   --->   Operation 33 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln23', fir11/fir.cpp:23) of constant 0 on local variable 'i', fir11/fir.cpp:23 [6]  (1.588 ns)
	'load' operation 4 bit ('i', fir11/fir.cpp:28) on local variable 'i', fir11/fir.cpp:23 [10]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', fir11/fir.cpp:28) [11]  (1.735 ns)
	'store' operation 0 bit ('store_ln23', fir11/fir.cpp:23) of variable 'add_ln28', fir11/fir.cpp:28 on local variable 'i', fir11/fir.cpp:23 [26]  (1.588 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('empty', fir11/fir.cpp:28) on array 'tmp' [21]  (2.322 ns)

 <State 3>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln28', fir11/fir.cpp:28) [24]  (6.912 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln28', fir11/fir.cpp:28) [24]  (6.912 ns)

 <State 5>: 4.140ns
The critical path consists of the following:
	'load' operation 32 bit ('tmp_ans_load', fir11/fir.cpp:28) on local variable 'tmp_ans', fir11/fir.cpp:24 [15]  (0.000 ns)
	'add' operation 32 bit ('tmp_ans', fir11/fir.cpp:28) [25]  (2.552 ns)
	'store' operation 0 bit ('store_ln24', fir11/fir.cpp:24) of variable 'tmp_ans', fir11/fir.cpp:28 on local variable 'tmp_ans', fir11/fir.cpp:24 [27]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
