### Memory Compiler
- [OpenRAM](https://github.com/mguthaus/OpenRAM) (UCSC)
  - An open-source memory compiler for VLSI circuits.

### Cache Subsystem
- [BYOC Memory System](https://github.com/bring-your-own-core/byoc)
  - A "Bring Your Own Core" framework for heterogeneous-ISA research.
