// Seed: 2922705347
module module_0 (
    id_1
);
  input wire id_1;
  int id_2;
  reg id_3;
  reg id_4 = 1;
  initial begin
    id_3.id_2 <= id_4;
  end
  assign id_2 = 1'b0;
  integer id_5 = id_5;
  wire id_6, id_7;
  wire id_8;
  assign id_5 = 1'b0;
endmodule
module module_1;
  supply1 id_1 = id_1, id_2 = 1'h0 - ^(1);
  assign id_2 = id_1;
  wire id_3, id_4;
  always_latch id_1 = 1;
  module_0(
      id_3
  );
endmodule
