{"vcs1":{"timestamp_begin":1730971190.206601890, "rt":161.43, "ut":0.74, "st":0.28}}
{"vcselab":{"timestamp_begin":1730971351.728319208, "rt":22.69, "ut":0.18, "st":0.05}}
{"link":{"timestamp_begin":1730971374.505329670, "rt":0.44, "ut":0.22, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730971189.472775771}
{"VCS_COMP_START_TIME": 1730971189.472775771}
{"VCS_COMP_END_TIME": 1730971375.621594648}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331308}}
{"stitch_vcselab": {"peak_mem": 215124}}
