Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:33:08 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : LU64PEEng
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 compBlock/PE34/MUL/y_out_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/PE34/mult_result_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.707%)  route 0.124ns (55.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.695     1.529    compBlock/PE34/MUL/clk
    SLICE_X117Y251                                                    r  compBlock/PE34/MUL/y_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y251       FDSE (Prop_fdse_C_Q)         0.100     1.629 r  compBlock/PE34/MUL/y_out_reg[23]/Q
                         net (fo=2, routed)           0.124     1.753    compBlock/PE34/mult_comp_result[23]
    SLICE_X117Y249       FDRE                                         r  compBlock/PE34/mult_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.823     1.893    compBlock/PE34/clk
    SLICE_X117Y249                                                    r  compBlock/PE34/mult_result_reg[23]/C
                         clock pessimism             -0.244     1.649    
    SLICE_X117Y249       FDRE (Hold_fdre_C_D)         0.036     1.685    compBlock/PE34/mult_result_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 compBlock/conBlock/byteEn_reg[219]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay17_reg[219]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.848%)  route 0.105ns (51.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.593     1.427    compBlock/conBlock/clk
    SLICE_X59Y105                                                     r  compBlock/conBlock/byteEn_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDSE (Prop_fdse_C_Q)         0.100     1.527 r  compBlock/conBlock/byteEn_reg[219]/Q
                         net (fo=3, routed)           0.105     1.632    compBlock/conBlock/byteEn[219]
    SLICE_X62Y105        SRL16E                                       r  compBlock/conBlock/writeByteEnDelay17_reg[219]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.816     1.886    compBlock/conBlock/clk
    SLICE_X62Y105                                                     r  compBlock/conBlock/writeByteEnDelay17_reg[219]_srl15/CLK
                         clock pessimism             -0.424     1.462    
    SLICE_X62Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.564    compBlock/conBlock/writeByteEnDelay17_reg[219]_srl15
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 compBlock/conBlock/writeByteEnDelay4_reg[207]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/conBlock/writeByteEnDelay0_reg[207]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.592     1.426    compBlock/conBlock/clk
    SLICE_X63Y110                                                     r  compBlock/conBlock/writeByteEnDelay4_reg[207]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDSE (Prop_fdse_C_Q)         0.100     1.526 r  compBlock/conBlock/writeByteEnDelay4_reg[207]/Q
                         net (fo=1, routed)           0.090     1.617    compBlock/conBlock/writeByteEnDelay4[207]
    SLICE_X62Y111        SRL16E                                       r  compBlock/conBlock/writeByteEnDelay0_reg[207]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.814     1.884    compBlock/conBlock/clk
    SLICE_X62Y111                                                     r  compBlock/conBlock/writeByteEnDelay0_reg[207]_srl4/CLK
                         clock pessimism             -0.444     1.440    
    SLICE_X62Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.542    compBlock/conBlock/writeByteEnDelay0_reg[207]_srl4
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 DTU/ram_addr3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.091ns (50.345%)  route 0.090ns (49.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.582     1.416    DTU/clk
    SLICE_X11Y168                                                     r  DTU/ram_addr3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_fdre_C_Q)         0.091     1.507 r  DTU/ram_addr3_reg[6]/Q
                         net (fo=1, routed)           0.090     1.597    DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_6_7/DIA0
    SLICE_X10Y169        RAMD32                                       r  DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.781     1.851    DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X10Y169                                                     r  DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.424     1.427    
    SLICE_X10Y169        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     1.522    DTU/raddress_store/inst_addr_fifo/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[814]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData1Reg0_reg[1262]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.225%)  route 0.210ns (61.775%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.633     1.467    DTU/rdata_store/clk
    SLICE_X120Y199                                                    r  DTU/rdata_store/q_reg[814]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y199       FDRE (Prop_fdre_C_Q)         0.100     1.567 r  DTU/rdata_store/q_reg[814]/Q
                         net (fo=5, routed)           0.210     1.778    compBlock/PE39/curWriteDataMem[14]
    SLICE_X120Y200                                                    r  compBlock/PE39/curWriteData1Reg0[1262]_i_1/I0
    SLICE_X120Y200       LUT3 (Prop_lut3_I0_O)        0.030     1.808 r  compBlock/PE39/curWriteData1Reg0[1262]_i_1/O
                         net (fo=1, routed)           0.000     1.808    compBlock/curWriteData1Reg0[1262]
    SLICE_X120Y200       FDRE                                         r  compBlock/curWriteData1Reg0_reg[1262]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.823     1.893    compBlock/clk
    SLICE_X120Y200                                                    r  compBlock/curWriteData1Reg0_reg[1262]/C
                         clock pessimism             -0.236     1.657    
    SLICE_X120Y200       FDRE (Hold_fdre_C_D)         0.075     1.732    compBlock/curWriteData1Reg0_reg[1262]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 compBlock/conBlock/nextTopIdxCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/conBlock/topWriteAddrDelay6_reg[10]_srl26/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.806%)  route 0.109ns (52.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.586     1.420    compBlock/conBlock/clk
    SLICE_X11Y162                                                     r  compBlock/conBlock/nextTopIdxCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y162        FDRE (Prop_fdre_C_Q)         0.100     1.520 r  compBlock/conBlock/nextTopIdxCounter_reg[10]/Q
                         net (fo=4, routed)           0.109     1.630    compBlock/conBlock/nextTopIdxCounter[10]
    SLICE_X12Y162        SRLC32E                                      r  compBlock/conBlock/topWriteAddrDelay6_reg[10]_srl26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.786     1.856    compBlock/conBlock/clk
    SLICE_X12Y162                                                     r  compBlock/conBlock/topWriteAddrDelay6_reg[10]_srl26/CLK
                         clock pessimism             -0.404     1.452    
    SLICE_X12Y162        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.554    compBlock/conBlock/topWriteAddrDelay6_reg[10]_srl26
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 compBlock/PE44/MUL/y_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/PE44/mult_result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.307%)  route 0.198ns (62.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.515     1.349    compBlock/PE44/MUL/clk
    SLICE_X50Y228                                                     r  compBlock/PE44/MUL/y_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y228        FDRE (Prop_fdre_C_Q)         0.118     1.467 r  compBlock/PE44/MUL/y_out_reg[14]/Q
                         net (fo=2, routed)           0.198     1.666    compBlock/PE44/mult_comp_result[14]
    SLICE_X59Y228        FDRE                                         r  compBlock/PE44/mult_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.717     1.787    compBlock/PE44/clk
    SLICE_X59Y228                                                     r  compBlock/PE44/mult_result_reg[14]/C
                         clock pessimism             -0.244     1.543    
    SLICE_X59Y228        FDRE (Hold_fdre_C_D)         0.047     1.590    compBlock/PE44/mult_result_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg0_reg[452]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData1Reg1_reg[452]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.168%)  route 0.136ns (59.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.705     1.539    compBlock/clk
    SLICE_X71Y49                                                      r  compBlock/curWriteData1Reg0_reg[452]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         FDRE (Prop_fdre_C_Q)         0.091     1.630 r  compBlock/curWriteData1Reg0_reg[452]/Q
                         net (fo=1, routed)           0.136     1.766    compBlock/n_0_curWriteData1Reg0_reg[452]
    SLICE_X71Y50         FDRE                                         r  compBlock/curWriteData1Reg1_reg[452]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.894     1.964    compBlock/clk
    SLICE_X71Y50                                                      r  compBlock/curWriteData1Reg1_reg[452]/C
                         clock pessimism             -0.284     1.680    
    SLICE_X71Y50         FDRE (Hold_fdre_C_D)         0.007     1.687    compBlock/curWriteData1Reg1_reg[452]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 compBlock/curWriteData0Reg0_reg[597]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData0Reg1_reg[597]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.118ns (44.724%)  route 0.146ns (55.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.636     1.470    compBlock/clk
    SLICE_X96Y147                                                     r  compBlock/curWriteData0Reg0_reg[597]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y147        FDRE (Prop_fdre_C_Q)         0.118     1.588 r  compBlock/curWriteData0Reg0_reg[597]/Q
                         net (fo=1, routed)           0.146     1.734    compBlock/n_0_curWriteData0Reg0_reg[597]
    SLICE_X98Y150        FDRE                                         r  compBlock/curWriteData0Reg1_reg[597]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.787     1.857    compBlock/clk
    SLICE_X98Y150                                                     r  compBlock/curWriteData0Reg1_reg[597]/C
                         clock pessimism             -0.244     1.613    
    SLICE_X98Y150        FDRE (Hold_fdre_C_D)         0.042     1.655    compBlock/curWriteData0Reg1_reg[597]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 DTU/rdata_store/q_reg[1491]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Destination:            compBlock/curWriteData1Reg0_reg[531]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@22.500ns period=45.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.133ns (38.728%)  route 0.210ns (61.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.096     0.096 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.712     0.808    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.588     1.422    DTU/rdata_store/clk
    SLICE_X60Y133                                                     r  DTU/rdata_store/q_reg[1491]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y133        FDRE (Prop_fdre_C_Q)         0.100     1.522 r  DTU/rdata_store/q_reg[1491]/Q
                         net (fo=5, routed)           0.210     1.733    compBlock/PE16/curWriteDataMem[19]
    SLICE_X56Y133                                                     r  compBlock/PE16/curWriteData1Reg0[531]_i_1/I0
    SLICE_X56Y133        LUT3 (Prop_lut3_I0_O)        0.033     1.766 r  compBlock/PE16/curWriteData1Reg0[531]_i_1/O
                         net (fo=1, routed)           0.000     1.766    compBlock/curWriteData1Reg0[531]
    SLICE_X56Y133        FDRE                                         r  compBlock/curWriteData1Reg0_reg[531]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    R31                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    R31                                                               r  clk_IBUF_inst/I
    R31                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.040    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.070 r  clk_IBUF_BUFG_inst/O
                         net (fo=34808, routed)       0.805     1.875    compBlock/clk
    SLICE_X56Y133                                                     r  compBlock/curWriteData1Reg0_reg[531]/C
                         clock pessimism             -0.264     1.611    
    SLICE_X56Y133        FDRE (Hold_fdre_C_D)         0.075     1.686    compBlock/curWriteData1Reg0_reg[531]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.079    




