<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf561 › include › mach › mem_map.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>mem_map.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * BF561 memory map</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2004-2009 Analog Devices Inc.</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __BFIN_MACH_MEM_MAP_H__</span>
<span class="cp">#define __BFIN_MACH_MEM_MAP_H__</span>

<span class="cp">#ifndef __BFIN_MEM_MAP_H__</span>
<span class="cp"># error &quot;do not include mach/mem_map.h directly -- use asm/mem_map.h&quot;</span>
<span class="cp">#endif</span>

<span class="cm">/* Async Memory Banks */</span>
<span class="cp">#define ASYNC_BANK3_BASE	0x2C000000	 </span><span class="cm">/* Async Bank 3 */</span><span class="cp"></span>
<span class="cp">#define ASYNC_BANK3_SIZE	0x04000000	</span><span class="cm">/* 64M */</span><span class="cp"></span>
<span class="cp">#define ASYNC_BANK2_BASE	0x28000000	 </span><span class="cm">/* Async Bank 2 */</span><span class="cp"></span>
<span class="cp">#define ASYNC_BANK2_SIZE	0x04000000	</span><span class="cm">/* 64M */</span><span class="cp"></span>
<span class="cp">#define ASYNC_BANK1_BASE	0x24000000	 </span><span class="cm">/* Async Bank 1 */</span><span class="cp"></span>
<span class="cp">#define ASYNC_BANK1_SIZE	0x04000000	</span><span class="cm">/* 64M */</span><span class="cp"></span>
<span class="cp">#define ASYNC_BANK0_BASE	0x20000000	 </span><span class="cm">/* Async Bank 0 */</span><span class="cp"></span>
<span class="cp">#define ASYNC_BANK0_SIZE	0x04000000	</span><span class="cm">/* 64M */</span><span class="cp"></span>

<span class="cm">/* Boot ROM Memory */</span>

<span class="cp">#define BOOT_ROM_START		0xEF000000</span>
<span class="cp">#define BOOT_ROM_LENGTH		0x800</span>

<span class="cm">/* Level 1 Memory */</span>

<span class="cp">#ifdef CONFIG_BFIN_ICACHE</span>
<span class="cp">#define BFIN_ICACHESIZE	(16*1024)</span>
<span class="cp">#else</span>
<span class="cp">#define BFIN_ICACHESIZE	(0*1024)</span>
<span class="cp">#endif</span>

<span class="cm">/* Memory Map for ADSP-BF561 processors */</span>

<span class="cp">#define COREA_L1_CODE_START       0xFFA00000</span>
<span class="cp">#define COREA_L1_DATA_A_START     0xFF800000</span>
<span class="cp">#define COREA_L1_DATA_B_START     0xFF900000</span>
<span class="cp">#define COREB_L1_CODE_START       0xFF600000</span>
<span class="cp">#define COREB_L1_DATA_A_START     0xFF400000</span>
<span class="cp">#define COREB_L1_DATA_B_START     0xFF500000</span>

<span class="cp">#define L1_CODE_START       COREA_L1_CODE_START</span>
<span class="cp">#define L1_DATA_A_START     COREA_L1_DATA_A_START</span>
<span class="cp">#define L1_DATA_B_START     COREA_L1_DATA_B_START</span>

<span class="cp">#define L1_CODE_LENGTH      0x4000</span>

<span class="cp">#ifdef CONFIG_BFIN_DCACHE</span>

<span class="cp">#ifdef CONFIG_BFIN_DCACHE_BANKA</span>
<span class="cp">#define DMEM_CNTR (ACACHE_BSRAM | ENDCPLB | PORT_PREF0)</span>
<span class="cp">#define L1_DATA_A_LENGTH      (0x8000 - 0x4000)</span>
<span class="cp">#define L1_DATA_B_LENGTH      0x8000</span>
<span class="cp">#define BFIN_DCACHESIZE	(16*1024)</span>
<span class="cp">#define BFIN_DSUPBANKS	1</span>
<span class="cp">#else</span>
<span class="cp">#define DMEM_CNTR (ACACHE_BCACHE | ENDCPLB | PORT_PREF0)</span>
<span class="cp">#define L1_DATA_A_LENGTH      (0x8000 - 0x4000)</span>
<span class="cp">#define L1_DATA_B_LENGTH      (0x8000 - 0x4000)</span>
<span class="cp">#define BFIN_DCACHESIZE	(32*1024)</span>
<span class="cp">#define BFIN_DSUPBANKS	2</span>
<span class="cp">#endif</span>

<span class="cp">#else</span>
<span class="cp">#define DMEM_CNTR (ASRAM_BSRAM | ENDCPLB | PORT_PREF0)</span>
<span class="cp">#define L1_DATA_A_LENGTH      0x8000</span>
<span class="cp">#define L1_DATA_B_LENGTH      0x8000</span>
<span class="cp">#define BFIN_DCACHESIZE	(0*1024)</span>
<span class="cp">#define BFIN_DSUPBANKS	0</span>
<span class="cp">#endif </span><span class="cm">/*CONFIG_BFIN_DCACHE*/</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * If we are in SMP mode, then the cache settings of Core B will match</span>
<span class="cm"> * the settings of Core A.  If we aren&#39;t, then we assume Core B is not</span>
<span class="cm"> * using any cache.  This allows the rest of the kernel to work with</span>
<span class="cm"> * the core in either mode as we are only loading user code into it and</span>
<span class="cm"> * it is the user&#39;s problem to make sure they aren&#39;t doing something</span>
<span class="cm"> * stupid there.</span>
<span class="cm"> *</span>
<span class="cm"> * Note that we treat the L1 code region as a contiguous blob to make</span>
<span class="cm"> * the rest of the kernel simpler.  Easier to check one region than a</span>
<span class="cm"> * bunch of small ones.  Again, possible misbehavior here is the fault</span>
<span class="cm"> * of the user -- don&#39;t try to use memory that doesn&#39;t exist.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_SMP</span>
<span class="cp"># define COREB_L1_CODE_LENGTH     L1_CODE_LENGTH</span>
<span class="cp"># define COREB_L1_DATA_A_LENGTH   L1_DATA_A_LENGTH</span>
<span class="cp"># define COREB_L1_DATA_B_LENGTH   L1_DATA_B_LENGTH</span>
<span class="cp">#else</span>
<span class="cp"># define COREB_L1_CODE_LENGTH     0x14000</span>
<span class="cp"># define COREB_L1_DATA_A_LENGTH   0x8000</span>
<span class="cp"># define COREB_L1_DATA_B_LENGTH   0x8000</span>
<span class="cp">#endif</span>

<span class="cm">/* Level 2 Memory */</span>
<span class="cp">#define L2_START		0xFEB00000</span>
<span class="cp">#define L2_LENGTH		0x20000</span>

<span class="cm">/* Scratch Pad Memory */</span>

<span class="cp">#define COREA_L1_SCRATCH_START	0xFFB00000</span>
<span class="cp">#define COREB_L1_SCRATCH_START	0xFF700000</span>

<span class="cp">#ifdef CONFIG_SMP</span>

<span class="cm">/*</span>
<span class="cm"> * The following macros both return the address of the PDA for the</span>
<span class="cm"> * current core.</span>
<span class="cm"> *</span>
<span class="cm"> * In its first safe (and hairy) form, the macro neither clobbers any</span>
<span class="cm"> * register aside of the output Preg, nor uses the stack, since it</span>
<span class="cm"> * could be called with an invalid stack pointer, or the current stack</span>
<span class="cm"> * space being uncovered by any CPLB (e.g. early exception handling).</span>
<span class="cm"> *</span>
<span class="cm"> * The constraints on the second form are a bit relaxed, and the code</span>
<span class="cm"> * is allowed to use the specified Dreg for determining the PDA</span>
<span class="cm"> * address to be returned into Preg.</span>
<span class="cm"> */</span>
<span class="cp"># define GET_PDA_SAFE(preg)		\</span>
<span class="cp">	preg.l = lo(DSPID);		\</span>
<span class="cp">	preg.h = hi(DSPID);		\</span>
<span class="cp">	preg = [preg];			\</span>
<span class="cp">	preg = preg &lt;&lt; 2;		\</span>
<span class="cp">	preg = preg &lt;&lt; 2;		\</span>
<span class="cp">	preg = preg &lt;&lt; 2;		\</span>
<span class="cp">	preg = preg &lt;&lt; 2;		\</span>
<span class="cp">	preg = preg &lt;&lt; 2;		\</span>
<span class="cp">	preg = preg &lt;&lt; 2;		\</span>
<span class="cp">	preg = preg &lt;&lt; 2;		\</span>
<span class="cp">	preg = preg &lt;&lt; 2;		\</span>
<span class="cp">	preg = preg &lt;&lt; 2;		\</span>
<span class="cp">	preg = preg &lt;&lt; 2;		\</span>
<span class="cp">	preg = preg &lt;&lt; 2;		\</span>
<span class="cp">	preg = preg &lt;&lt; 2;		\</span>
<span class="cp">	if cc jump 2f;			\</span>
<span class="cp">	cc = preg == 0x0;		\</span>
<span class="cp">	preg.l = _cpu_pda;		\</span>
<span class="cp">	preg.h = _cpu_pda;		\</span>
<span class="cp">	if !cc jump 3f;			\</span>
<span class="cp">1:					\</span>
<span class="cp">	</span><span class="cm">/* preg = 0x0; */</span><span class="cp">		\</span>
<span class="cp">	cc = !cc; </span><span class="cm">/* restore cc to 0 */</span><span class="cp">	\</span>
<span class="cp">	jump 4f;			\</span>
<span class="cp">2:					\</span>
<span class="cp">	cc = preg == 0x0;		\</span>
<span class="cp">	preg.l = _cpu_pda;		\</span>
<span class="cp">	preg.h = _cpu_pda;		\</span>
<span class="cp">	if cc jump 4f;			\</span>
<span class="cp">	</span><span class="cm">/* preg = 0x1000000; */</span><span class="cp">		\</span>
<span class="cp">	cc = !cc; </span><span class="cm">/* restore cc to 1 */</span><span class="cp">	\</span>
<span class="cp">3:					\</span>
<span class="cp">	preg = [preg];			\</span>
<span class="cp">4:</span>

<span class="cp"># define GET_PDA(preg, dreg)		\</span>
<span class="cp">	preg.l = lo(DSPID);		\</span>
<span class="cp">	preg.h = hi(DSPID);		\</span>
<span class="cp">	dreg = [preg];			\</span>
<span class="cp">	preg.l = _cpu_pda;		\</span>
<span class="cp">	preg.h = _cpu_pda;		\</span>
<span class="cp">	cc = bittst(dreg, 0);		\</span>
<span class="cp">	if !cc jump 1f;			\</span>
<span class="cp">	preg = [preg];			\</span>
<span class="cp">1:					\</span>

<span class="cp"># define GET_CPUID(preg, dreg)		\</span>
<span class="cp">	preg.l = lo(DSPID);		\</span>
<span class="cp">	preg.h = hi(DSPID);		\</span>
<span class="cp">	dreg = [preg];			\</span>
<span class="cp">	dreg = ROT dreg BY -1;		\</span>
<span class="cp">	dreg = CC;</span>

<span class="cp"># ifndef __ASSEMBLY__</span>

<span class="cp">#  include &lt;asm/processor.h&gt;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">get_l1_scratch_start_cpu</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cpu</span> <span class="o">?</span> <span class="n">COREB_L1_SCRATCH_START</span> <span class="o">:</span> <span class="n">COREA_L1_SCRATCH_START</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">get_l1_code_start_cpu</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cpu</span> <span class="o">?</span> <span class="n">COREB_L1_CODE_START</span> <span class="o">:</span> <span class="n">COREA_L1_CODE_START</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">get_l1_data_a_start_cpu</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cpu</span> <span class="o">?</span> <span class="n">COREB_L1_DATA_A_START</span> <span class="o">:</span> <span class="n">COREA_L1_DATA_A_START</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">get_l1_data_b_start_cpu</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cpu</span> <span class="o">?</span> <span class="n">COREB_L1_DATA_B_START</span> <span class="o">:</span> <span class="n">COREA_L1_DATA_B_START</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">get_l1_scratch_start</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">get_l1_scratch_start_cpu</span><span class="p">(</span><span class="n">blackfin_core_id</span><span class="p">());</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">get_l1_code_start</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">get_l1_code_start_cpu</span><span class="p">(</span><span class="n">blackfin_core_id</span><span class="p">());</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">get_l1_data_a_start</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">get_l1_data_a_start_cpu</span><span class="p">(</span><span class="n">blackfin_core_id</span><span class="p">());</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">get_l1_data_b_start</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">get_l1_data_b_start_cpu</span><span class="p">(</span><span class="n">blackfin_core_id</span><span class="p">());</span>
<span class="p">}</span>

<span class="cp"># endif </span><span class="cm">/* __ASSEMBLY__ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
