$date
	Mon Jun 09 15:29:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pc_tb $end
$var wire 32 ! pc_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # pc_in [31:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 % pc_in [31:0] $end
$var wire 1 $ rst $end
$var reg 32 & pc_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
0$
bx #
0"
bx !
$end
#5
b101111000110000101001110 !
b101111000110000101001110 &
1"
b101111000110000101001110 #
b101111000110000101001110 %
#10
b0 !
b0 &
0"
1$
#15
1"
