/******************************************************************************
 *   COPYRIGHT (C) 2013 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains all register offset and register bit definitions for the
 *     mldprbs_pcbi block
 *****************************************************************************/
#ifndef _MLDPRBS_PCBI_REGS_H
#define _MLDPRBS_PCBI_REGS_H

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */


/*--------------------.
 | register addresses |
 +-------------------*/
#define PMC_MLDPRBS_PCBI_REG_RX_MLDPRBS_MULTIPLEXER_REG( N ) (0x00000c00 + (N) * 0x4)
#define PMC_MLDPRBS_PCBI_REG_TX_MLDPRBS_MULTIPLEXER_REG( N ) (0x00000c30 + (N) * 0x4)
#define PMC_MLDPRBS_PCBI_REG_RX_MLDPRBS_CONFIG_REG( N )      (0x00000c60 + (N) * 0x4)
#define PMC_MLDPRBS_PCBI_REG_TX_MLDPRBS_CONFIG_REG( N )      (0x00000c90 + (N) * 0x4)
#define PMC_MLDPRBS_PCBI_REG_MLD_CONFIG_REGISTER             0x00000cc0
#define PMC_MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0         0x00000cf0
#define PMC_MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1         0x00000cf4
#define PMC_MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2         0x00000cf8
#define PMC_MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3         0x00000cfc
#define PMC_MLDPRBS_PCBI_REG_MLDPRBS_GLOBAL_CONFIG_REG       0x00000d00
#define PMC_MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT            0x00000d10
#define PMC_MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN         0x00000d14
#define PMC_MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL        0x00000d18
#define PMC_MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT            0x00000d1c
#define PMC_MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN         0x00000d20
#define PMC_MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL        0x00000d24
#define PMC_MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT               0x00000d28
#define PMC_MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_E             0x00000d2c
#define PMC_MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_VAL           0x00000d30

/* index definitions for PMC_MLDPRBS_PCBI_REG_RX_MLDPRBS_MULTIPLEXER_REG */
#define PMC_MLDPRBS_PCBI_REG_RX_MLDPRBS_MULTIPLEXER_REG_INDEX_N_MIN            0
#define PMC_MLDPRBS_PCBI_REG_RX_MLDPRBS_MULTIPLEXER_REG_INDEX_N_MAX            11
#define PMC_MLDPRBS_PCBI_REG_RX_MLDPRBS_MULTIPLEXER_REG_INDEX_N_SIZE           12
#define PMC_MLDPRBS_PCBI_REG_RX_MLDPRBS_MULTIPLEXER_REG_INDEX_N_OFFSET         0x4

/*--------------------------------------------------------------.
 | Register (0x00000c00 + (N) * 0x4) RX_MLDPRBS_MULTIPLEXER_REG |
 +--------------------------------------------------------------+
 | bit  2:1 R/W  MLDPRBS_RX_MUX_SEL                             |
 | bit  0   R/W  INGRESS_RX_MUX_SEL                             |
 +-------------------------------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_RX_MLDPRBS_MULTIPLEXER_REG_UNUSED_MASK            0xfffffff8
#define MLDPRBS_PCBI_REG_RX_MLDPRBS_MULTIPLEXER_REG_BIT_MLDPRBS_RX_MUX_SEL_MSK 0x00000006
#define MLDPRBS_PCBI_REG_RX_MLDPRBS_MULTIPLEXER_REG_BIT_MLDPRBS_RX_MUX_SEL_OFF 1
#define MLDPRBS_PCBI_REG_RX_MLDPRBS_MULTIPLEXER_REG_BIT_INGRESS_RX_MUX_SEL_MSK 0x00000001
#define MLDPRBS_PCBI_REG_RX_MLDPRBS_MULTIPLEXER_REG_BIT_INGRESS_RX_MUX_SEL_OFF 0

/* index definitions for PMC_MLDPRBS_PCBI_REG_TX_MLDPRBS_MULTIPLEXER_REG */
#define PMC_MLDPRBS_PCBI_REG_TX_MLDPRBS_MULTIPLEXER_REG_INDEX_N_MIN            0
#define PMC_MLDPRBS_PCBI_REG_TX_MLDPRBS_MULTIPLEXER_REG_INDEX_N_MAX            11
#define PMC_MLDPRBS_PCBI_REG_TX_MLDPRBS_MULTIPLEXER_REG_INDEX_N_SIZE           12
#define PMC_MLDPRBS_PCBI_REG_TX_MLDPRBS_MULTIPLEXER_REG_INDEX_N_OFFSET         0x4

/*--------------------------------------------------------------.
 | Register (0x00000c30 + (N) * 0x4) TX_MLDPRBS_MULTIPLEXER_REG |
 +--------------------------------------------------------------+
 | bit  5:4 R/W  XOFF_TX_MUX_SEL                                |
 | bit  3   R/W  LPBK_TX_MUX_SEL                                |
 | bit  2:1 R/W  EGRESS_TX_MUX_SEL                              |
 | bit  0   R/W  MLDPRBS_TX_MUX_SEL                             |
 +-------------------------------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_TX_MLDPRBS_MULTIPLEXER_REG_UNUSED_MASK            0xffffffc0
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_MULTIPLEXER_REG_BIT_XOFF_TX_MUX_SEL_MSK    0x00000030
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_MULTIPLEXER_REG_BIT_XOFF_TX_MUX_SEL_OFF    4
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_MULTIPLEXER_REG_BIT_LPBK_TX_MUX_SEL_MSK    0x00000008
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_MULTIPLEXER_REG_BIT_LPBK_TX_MUX_SEL_OFF    3
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_MULTIPLEXER_REG_BIT_EGRESS_TX_MUX_SEL_MSK  0x00000006
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_MULTIPLEXER_REG_BIT_EGRESS_TX_MUX_SEL_OFF  1
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_MULTIPLEXER_REG_BIT_MLDPRBS_TX_MUX_SEL_MSK 0x00000001
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_MULTIPLEXER_REG_BIT_MLDPRBS_TX_MUX_SEL_OFF 0

/* index definitions for PMC_MLDPRBS_PCBI_REG_RX_MLDPRBS_CONFIG_REG */
#define PMC_MLDPRBS_PCBI_REG_RX_MLDPRBS_CONFIG_REG_INDEX_N_MIN          0
#define PMC_MLDPRBS_PCBI_REG_RX_MLDPRBS_CONFIG_REG_INDEX_N_MAX          11
#define PMC_MLDPRBS_PCBI_REG_RX_MLDPRBS_CONFIG_REG_INDEX_N_SIZE         12
#define PMC_MLDPRBS_PCBI_REG_RX_MLDPRBS_CONFIG_REG_INDEX_N_OFFSET       0x4

/*---------------------------------------------------------.
 | Register (0x00000c60 + (N) * 0x4) RX_MLDPRBS_CONFIG_REG |
 +---------------------------------------------------------+
 | bit  0 R/W  RX_FIFO_SYNC_RST                            |
 +--------------------------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_RX_MLDPRBS_CONFIG_REG_UNUSED_MASK          0xfffffffe
#define MLDPRBS_PCBI_REG_RX_MLDPRBS_CONFIG_REG_BIT_RX_FIFO_SYNC_RST_MSK 0x00000001
#define MLDPRBS_PCBI_REG_RX_MLDPRBS_CONFIG_REG_BIT_RX_FIFO_SYNC_RST_OFF 0

/* index definitions for PMC_MLDPRBS_PCBI_REG_TX_MLDPRBS_CONFIG_REG */
#define PMC_MLDPRBS_PCBI_REG_TX_MLDPRBS_CONFIG_REG_INDEX_N_MIN                0
#define PMC_MLDPRBS_PCBI_REG_TX_MLDPRBS_CONFIG_REG_INDEX_N_MAX                11
#define PMC_MLDPRBS_PCBI_REG_TX_MLDPRBS_CONFIG_REG_INDEX_N_SIZE               12
#define PMC_MLDPRBS_PCBI_REG_TX_MLDPRBS_CONFIG_REG_INDEX_N_OFFSET             0x4

/*---------------------------------------------------------.
 | Register (0x00000c90 + (N) * 0x4) TX_MLDPRBS_CONFIG_REG |
 +---------------------------------------------------------+
 | bit  8:4 R/W  TX_FIFO_THRSHD_VAL                        |
 | bit  3:2 R/W  TX_FIFO_RAM_ERR_INJECT                    |
 | bit  1   R/W  TX_FIFO_RAM_SD                            |
 | bit  0   R/W  TX_FIFO_SYNC_RST                          |
 +--------------------------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_TX_MLDPRBS_CONFIG_REG_UNUSED_MASK                0xfffffe00
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_CONFIG_REG_BIT_TX_FIFO_THRSHD_VAL_MSK     0x000001f0
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_CONFIG_REG_BIT_TX_FIFO_THRSHD_VAL_OFF     4
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_CONFIG_REG_BIT_TX_FIFO_RAM_ERR_INJECT_MSK 0x0000000c
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_CONFIG_REG_BIT_TX_FIFO_RAM_ERR_INJECT_OFF 2
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_CONFIG_REG_BIT_TX_FIFO_RAM_SD_MSK         0x00000002
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_CONFIG_REG_BIT_TX_FIFO_RAM_SD_OFF         1
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_CONFIG_REG_BIT_TX_FIFO_SYNC_RST_MSK       0x00000001
#define MLDPRBS_PCBI_REG_TX_MLDPRBS_CONFIG_REG_BIT_TX_FIFO_SYNC_RST_OFF       0

/*-----------------------------------------.
 | Register 0x00000cc0 MLD_CONFIG_REGISTER |
 +-----------------------------------------+
 | bit  26:24 R/W  STL256_RAM_SD           |
 | bit  18:16 R/W  STL256_SYNC_RST         |
 | bit  6:4   R/W  STL256_CLK_EN           |
 | bit  3:2   R/W  SFIS_CLK_EN             |
 | bit  1:0   R/W  SFI51_CLK_EN            |
 +----------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_MLD_CONFIG_REGISTER_UNUSED_MASK         0xe8f8ff80
#define MLDPRBS_PCBI_REG_MLD_CONFIG_REGISTER_BIT_STL256_RAM_SD_MSK   0x07000000
#define MLDPRBS_PCBI_REG_MLD_CONFIG_REGISTER_BIT_STL256_RAM_SD_OFF   24
#define MLDPRBS_PCBI_REG_MLD_CONFIG_REGISTER_BIT_STL256_SYNC_RST_MSK 0x00070000
#define MLDPRBS_PCBI_REG_MLD_CONFIG_REGISTER_BIT_STL256_SYNC_RST_OFF 16
#define MLDPRBS_PCBI_REG_MLD_CONFIG_REGISTER_BIT_STL256_CLK_EN_MSK   0x00000070
#define MLDPRBS_PCBI_REG_MLD_CONFIG_REGISTER_BIT_STL256_CLK_EN_OFF   4
#define MLDPRBS_PCBI_REG_MLD_CONFIG_REGISTER_BIT_SFIS_CLK_EN_MSK     0x0000000c
#define MLDPRBS_PCBI_REG_MLD_CONFIG_REGISTER_BIT_SFIS_CLK_EN_OFF     2
#define MLDPRBS_PCBI_REG_MLD_CONFIG_REGISTER_BIT_SFI51_CLK_EN_MSK    0x00000003
#define MLDPRBS_PCBI_REG_MLD_CONFIG_REGISTER_BIT_SFI51_CLK_EN_OFF    0

/*---------------------------------------------.
 | Register 0x00000cf0 MLDPRBS_INT_ENABLE_REG0 |
 +---------------------------------------------+
 | bit  20    R/W  MLDPRBSPCBI_IRQ_EN0         |
 | bit  19    R/W  FCDLVR_IRQ_EN0              |
 | bit  18    R/W  FCILVR_IRQ_EN0              |
 | bit  17    R/W  SDHPMG1_IRQ_EN0             |
 | bit  16    R/W  SDHPMG0_IRQ_EN0             |
 | bit  15    R/W  PRBS_IRQ_EN0                |
 | bit  14:12 R/W  CBRFSGM_IRQ_EN0             |
 | bit  10:8  R/W  STL_IRQ_EN0                 |
 | bit  7:4   R/W  SFIS_IRQ_EN0                |
 | bit  1:0   R/W  SFI51_IRQ_EN0               |
 +--------------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_UNUSED_MASK             0xffe0080c
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_MLDPRBSPCBI_IRQ_EN0_MSK 0x00100000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_MLDPRBSPCBI_IRQ_EN0_OFF 20
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_FCDLVR_IRQ_EN0_MSK      0x00080000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_FCDLVR_IRQ_EN0_OFF      19
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_FCILVR_IRQ_EN0_MSK      0x00040000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_FCILVR_IRQ_EN0_OFF      18
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_SDHPMG1_IRQ_EN0_MSK     0x00020000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_SDHPMG1_IRQ_EN0_OFF     17
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_SDHPMG0_IRQ_EN0_MSK     0x00010000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_SDHPMG0_IRQ_EN0_OFF     16
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_PRBS_IRQ_EN0_MSK        0x00008000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_PRBS_IRQ_EN0_OFF        15
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_CBRFSGM_IRQ_EN0_MSK     0x00007000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_CBRFSGM_IRQ_EN0_OFF     12
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_STL_IRQ_EN0_MSK         0x00000700
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_STL_IRQ_EN0_OFF         8
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_SFIS_IRQ_EN0_MSK        0x000000f0
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_SFIS_IRQ_EN0_OFF        4
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_SFI51_IRQ_EN0_MSK       0x00000003
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG0_BIT_SFI51_IRQ_EN0_OFF       0

/*---------------------------------------------.
 | Register 0x00000cf4 MLDPRBS_INT_ENABLE_REG1 |
 +---------------------------------------------+
 | bit  20    R/W  MLDPRBSPCBI_IRQ_EN1         |
 | bit  19    R/W  FCDLVR_IRQ_EN1              |
 | bit  18    R/W  FCILVR_IRQ_EN1              |
 | bit  17    R/W  SDHPMG1_IRQ_EN1             |
 | bit  16    R/W  SDHPMG0_IRQ_EN1             |
 | bit  15    R/W  PRBS_IRQ_EN1                |
 | bit  14:12 R/W  CBRFSGM_IRQ_EN1             |
 | bit  10:8  R/W  STL_IRQ_EN1                 |
 | bit  7:4   R/W  SFIS_IRQ_EN1                |
 | bit  1:0   R/W  SFI51_IRQ_EN1               |
 +--------------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_UNUSED_MASK             0xffe0080c
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_MLDPRBSPCBI_IRQ_EN1_MSK 0x00100000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_MLDPRBSPCBI_IRQ_EN1_OFF 20
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_FCDLVR_IRQ_EN1_MSK      0x00080000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_FCDLVR_IRQ_EN1_OFF      19
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_FCILVR_IRQ_EN1_MSK      0x00040000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_FCILVR_IRQ_EN1_OFF      18
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_SDHPMG1_IRQ_EN1_MSK     0x00020000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_SDHPMG1_IRQ_EN1_OFF     17
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_SDHPMG0_IRQ_EN1_MSK     0x00010000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_SDHPMG0_IRQ_EN1_OFF     16
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_PRBS_IRQ_EN1_MSK        0x00008000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_PRBS_IRQ_EN1_OFF        15
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_CBRFSGM_IRQ_EN1_MSK     0x00007000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_CBRFSGM_IRQ_EN1_OFF     12
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_STL_IRQ_EN1_MSK         0x00000700
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_STL_IRQ_EN1_OFF         8
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_SFIS_IRQ_EN1_MSK        0x000000f0
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_SFIS_IRQ_EN1_OFF        4
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_SFI51_IRQ_EN1_MSK       0x00000003
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG1_BIT_SFI51_IRQ_EN1_OFF       0

/*---------------------------------------------.
 | Register 0x00000cf8 MLDPRBS_INT_ENABLE_REG2 |
 +---------------------------------------------+
 | bit  20    R/W  MLDPRBSPCBI_IRQ_EN2         |
 | bit  19    R/W  FCDLVR_IRQ_EN2              |
 | bit  18    R/W  FCILVR_IRQ_EN2              |
 | bit  17    R/W  SDHPMG1_IRQ_EN2             |
 | bit  16    R/W  SDHPMG0_IRQ_EN2             |
 | bit  15    R/W  PRBS_IRQ_EN2                |
 | bit  14:12 R/W  CBRFSGM_IRQ_EN2             |
 | bit  10:8  R/W  STL_IRQ_EN2                 |
 | bit  7:4   R/W  SFIS_IRQ_EN2                |
 | bit  1:0   R/W  SFI51_IRQ_EN2               |
 +--------------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_UNUSED_MASK             0xffe0080c
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_MLDPRBSPCBI_IRQ_EN2_MSK 0x00100000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_MLDPRBSPCBI_IRQ_EN2_OFF 20
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_FCDLVR_IRQ_EN2_MSK      0x00080000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_FCDLVR_IRQ_EN2_OFF      19
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_FCILVR_IRQ_EN2_MSK      0x00040000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_FCILVR_IRQ_EN2_OFF      18
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_SDHPMG1_IRQ_EN2_MSK     0x00020000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_SDHPMG1_IRQ_EN2_OFF     17
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_SDHPMG0_IRQ_EN2_MSK     0x00010000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_SDHPMG0_IRQ_EN2_OFF     16
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_PRBS_IRQ_EN2_MSK        0x00008000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_PRBS_IRQ_EN2_OFF        15
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_CBRFSGM_IRQ_EN2_MSK     0x00007000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_CBRFSGM_IRQ_EN2_OFF     12
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_STL_IRQ_EN2_MSK         0x00000700
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_STL_IRQ_EN2_OFF         8
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_SFIS_IRQ_EN2_MSK        0x000000f0
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_SFIS_IRQ_EN2_OFF        4
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_SFI51_IRQ_EN2_MSK       0x00000003
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG2_BIT_SFI51_IRQ_EN2_OFF       0

/*---------------------------------------------.
 | Register 0x00000cfc MLDPRBS_INT_ENABLE_REG3 |
 +---------------------------------------------+
 | bit  20    R/W  MLDPRBSPCBI_IRQ_EN3         |
 | bit  19    R/W  FCDLVR_IRQ_EN3              |
 | bit  18    R/W  FCILVR_IRQ_EN3              |
 | bit  17    R/W  SDHPMG1_IRQ_EN3             |
 | bit  16    R/W  SDHPMG0_IRQ_EN3             |
 | bit  15    R/W  PRBS_IRQ_EN3                |
 | bit  14:12 R/W  CBRFSGM_IRQ_EN3             |
 | bit  10:8  R/W  STL_IRQ_EN3                 |
 | bit  7:4   R/W  SFIS_IRQ_EN3                |
 | bit  1:0   R/W  SFI51_IRQ_EN3               |
 +--------------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_UNUSED_MASK             0xffe0080c
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_MLDPRBSPCBI_IRQ_EN3_MSK 0x00100000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_MLDPRBSPCBI_IRQ_EN3_OFF 20
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_FCDLVR_IRQ_EN3_MSK      0x00080000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_FCDLVR_IRQ_EN3_OFF      19
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_FCILVR_IRQ_EN3_MSK      0x00040000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_FCILVR_IRQ_EN3_OFF      18
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_SDHPMG1_IRQ_EN3_MSK     0x00020000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_SDHPMG1_IRQ_EN3_OFF     17
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_SDHPMG0_IRQ_EN3_MSK     0x00010000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_SDHPMG0_IRQ_EN3_OFF     16
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_PRBS_IRQ_EN3_MSK        0x00008000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_PRBS_IRQ_EN3_OFF        15
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_CBRFSGM_IRQ_EN3_MSK     0x00007000
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_CBRFSGM_IRQ_EN3_OFF     12
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_STL_IRQ_EN3_MSK         0x00000700
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_STL_IRQ_EN3_OFF         8
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_SFIS_IRQ_EN3_MSK        0x000000f0
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_SFIS_IRQ_EN3_OFF        4
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_SFI51_IRQ_EN3_MSK       0x00000003
#define MLDPRBS_PCBI_REG_MLDPRBS_INT_ENABLE_REG3_BIT_SFI51_IRQ_EN3_OFF       0

/*-----------------------------------------------.
 | Register 0x00000d00 MLDPRBS_GLOBAL_CONFIG_REG |
 +-----------------------------------------------+
 | bit  0 R/W  MLDPRBS_SYNC_RST                  |
 +----------------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_MLDPRBS_GLOBAL_CONFIG_REG_UNUSED_MASK          0xfffffffc
#define MLDPRBS_PCBI_REG_MLDPRBS_GLOBAL_CONFIG_REG_BIT_MLDPRBS_SYNC_RST_MSK 0x00000001
#define MLDPRBS_PCBI_REG_MLDPRBS_GLOBAL_CONFIG_REG_BIT_MLDPRBS_SYNC_RST_OFF 0

/*------------------------------------------.
 | Register 0x00000d10 TX_XFI_FIFO_UNFL_INT |
 +------------------------------------------+
 | bit  11 R/W  TX_XFI_FIFO_11_UNFL_INT_I   |
 | bit  10 R/W  TX_XFI_FIFO_10_UNFL_INT_I   |
 | bit  9  R/W  TX_XFI_FIFO_9_UNFL_INT_I    |
 | bit  8  R/W  TX_XFI_FIFO_8_UNFL_INT_I    |
 | bit  7  R/W  TX_XFI_FIFO_7_UNFL_INT_I    |
 | bit  6  R/W  TX_XFI_FIFO_6_UNFL_INT_I    |
 | bit  5  R/W  TX_XFI_FIFO_5_UNFL_INT_I    |
 | bit  4  R/W  TX_XFI_FIFO_4_UNFL_INT_I    |
 | bit  3  R/W  TX_XFI_FIFO_3_UNFL_INT_I    |
 | bit  2  R/W  TX_XFI_FIFO_2_UNFL_INT_I    |
 | bit  1  R/W  TX_XFI_FIFO_1_UNFL_INT_I    |
 | bit  0  R/W  TX_XFI_FIFO_0_UNFL_INT_I    |
 +-----------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_UNUSED_MASK                   0xfffff000
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_11_UNFL_INT_I_MSK 0x00000800
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_11_UNFL_INT_I_OFF 11
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_10_UNFL_INT_I_MSK 0x00000400
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_10_UNFL_INT_I_OFF 10
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_9_UNFL_INT_I_MSK  0x00000200
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_9_UNFL_INT_I_OFF  9
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_8_UNFL_INT_I_MSK  0x00000100
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_8_UNFL_INT_I_OFF  8
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_7_UNFL_INT_I_MSK  0x00000080
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_7_UNFL_INT_I_OFF  7
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_6_UNFL_INT_I_MSK  0x00000040
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_6_UNFL_INT_I_OFF  6
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_5_UNFL_INT_I_MSK  0x00000020
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_5_UNFL_INT_I_OFF  5
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_4_UNFL_INT_I_MSK  0x00000010
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_4_UNFL_INT_I_OFF  4
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_3_UNFL_INT_I_MSK  0x00000008
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_3_UNFL_INT_I_OFF  3
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_2_UNFL_INT_I_MSK  0x00000004
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_2_UNFL_INT_I_OFF  2
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_1_UNFL_INT_I_MSK  0x00000002
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_1_UNFL_INT_I_OFF  1
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_0_UNFL_INT_I_MSK  0x00000001
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_BIT_TX_XFI_FIFO_0_UNFL_INT_I_OFF  0

/*---------------------------------------------.
 | Register 0x00000d14 TX_XFI_FIFO_UNFL_INT_EN |
 +---------------------------------------------+
 | bit  11 R/W  TX_XFI_FIFO_11_UNFL_INT_E      |
 | bit  10 R/W  TX_XFI_FIFO_10_UNFL_INT_E      |
 | bit  9  R/W  TX_XFI_FIFO_9_UNFL_INT_E       |
 | bit  8  R/W  TX_XFI_FIFO_8_UNFL_INT_E       |
 | bit  7  R/W  TX_XFI_FIFO_7_UNFL_INT_E       |
 | bit  6  R/W  TX_XFI_FIFO_6_UNFL_INT_E       |
 | bit  5  R/W  TX_XFI_FIFO_5_UNFL_INT_E       |
 | bit  4  R/W  TX_XFI_FIFO_4_UNFL_INT_E       |
 | bit  3  R/W  TX_XFI_FIFO_3_UNFL_INT_E       |
 | bit  2  R/W  TX_XFI_FIFO_2_UNFL_INT_E       |
 | bit  1  R/W  TX_XFI_FIFO_1_UNFL_INT_E       |
 | bit  0  R/W  TX_XFI_FIFO_0_UNFL_INT_E       |
 +--------------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_UNUSED_MASK                   0xfffff000
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_11_UNFL_INT_E_MSK 0x00000800
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_11_UNFL_INT_E_OFF 11
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_10_UNFL_INT_E_MSK 0x00000400
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_10_UNFL_INT_E_OFF 10
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_9_UNFL_INT_E_MSK  0x00000200
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_9_UNFL_INT_E_OFF  9
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_8_UNFL_INT_E_MSK  0x00000100
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_8_UNFL_INT_E_OFF  8
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_7_UNFL_INT_E_MSK  0x00000080
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_7_UNFL_INT_E_OFF  7
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_6_UNFL_INT_E_MSK  0x00000040
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_6_UNFL_INT_E_OFF  6
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_5_UNFL_INT_E_MSK  0x00000020
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_5_UNFL_INT_E_OFF  5
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_4_UNFL_INT_E_MSK  0x00000010
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_4_UNFL_INT_E_OFF  4
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_3_UNFL_INT_E_MSK  0x00000008
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_3_UNFL_INT_E_OFF  3
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_2_UNFL_INT_E_MSK  0x00000004
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_2_UNFL_INT_E_OFF  2
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_1_UNFL_INT_E_MSK  0x00000002
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_1_UNFL_INT_E_OFF  1
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_0_UNFL_INT_E_MSK  0x00000001
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_EN_BIT_TX_XFI_FIFO_0_UNFL_INT_E_OFF  0

/*----------------------------------------------.
 | Register 0x00000d18 TX_XFI_FIFO_UNFL_INT_VAL |
 +----------------------------------------------+
 | bit  11 R  TX_XFI_FIFO_11_UNFL_INT_V         |
 | bit  10 R  TX_XFI_FIFO_10_UNFL_INT_V         |
 | bit  9  R  TX_XFI_FIFO_9_UNFL_INT_V          |
 | bit  8  R  TX_XFI_FIFO_8_UNFL_INT_V          |
 | bit  7  R  TX_XFI_FIFO_7_UNFL_INT_V          |
 | bit  6  R  TX_XFI_FIFO_6_UNFL_INT_V          |
 | bit  5  R  TX_XFI_FIFO_5_UNFL_INT_V          |
 | bit  4  R  TX_XFI_FIFO_4_UNFL_INT_V          |
 | bit  3  R  TX_XFI_FIFO_3_UNFL_INT_V          |
 | bit  2  R  TX_XFI_FIFO_2_UNFL_INT_V          |
 | bit  1  R  TX_XFI_FIFO_1_UNFL_INT_V          |
 | bit  0  R  TX_XFI_FIFO_0_UNFL_INT_V          |
 +---------------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_UNUSED_MASK                   0xfffff000
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_11_UNFL_INT_V_MSK 0x00000800
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_11_UNFL_INT_V_OFF 11
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_10_UNFL_INT_V_MSK 0x00000400
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_10_UNFL_INT_V_OFF 10
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_9_UNFL_INT_V_MSK  0x00000200
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_9_UNFL_INT_V_OFF  9
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_8_UNFL_INT_V_MSK  0x00000100
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_8_UNFL_INT_V_OFF  8
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_7_UNFL_INT_V_MSK  0x00000080
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_7_UNFL_INT_V_OFF  7
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_6_UNFL_INT_V_MSK  0x00000040
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_6_UNFL_INT_V_OFF  6
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_5_UNFL_INT_V_MSK  0x00000020
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_5_UNFL_INT_V_OFF  5
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_4_UNFL_INT_V_MSK  0x00000010
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_4_UNFL_INT_V_OFF  4
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_3_UNFL_INT_V_MSK  0x00000008
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_3_UNFL_INT_V_OFF  3
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_2_UNFL_INT_V_MSK  0x00000004
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_2_UNFL_INT_V_OFF  2
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_1_UNFL_INT_V_MSK  0x00000002
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_1_UNFL_INT_V_OFF  1
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_0_UNFL_INT_V_MSK  0x00000001
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_UNFL_INT_VAL_BIT_TX_XFI_FIFO_0_UNFL_INT_V_OFF  0

/*------------------------------------------.
 | Register 0x00000d1c TX_XFI_FIFO_OVFL_INT |
 +------------------------------------------+
 | bit  11 R/W  TX_XFI_FIFO_11_OVFL_INT_I   |
 | bit  10 R/W  TX_XFI_FIFO_10_OVFL_INT_I   |
 | bit  9  R/W  TX_XFI_FIFO_9_OVFL_INT_I    |
 | bit  8  R/W  TX_XFI_FIFO_8_OVFL_INT_I    |
 | bit  7  R/W  TX_XFI_FIFO_7_OVFL_INT_I    |
 | bit  6  R/W  TX_XFI_FIFO_6_OVFL_INT_I    |
 | bit  5  R/W  TX_XFI_FIFO_5_OVFL_INT_I    |
 | bit  4  R/W  TX_XFI_FIFO_4_OVFL_INT_I    |
 | bit  3  R/W  TX_XFI_FIFO_3_OVFL_INT_I    |
 | bit  2  R/W  TX_XFI_FIFO_2_OVFL_INT_I    |
 | bit  1  R/W  TX_XFI_FIFO_1_OVFL_INT_I    |
 | bit  0  R/W  TX_XFI_FIFO_0_OVFL_INT_I    |
 +-----------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_UNUSED_MASK                   0xfffff000
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_11_OVFL_INT_I_MSK 0x00000800
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_11_OVFL_INT_I_OFF 11
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_10_OVFL_INT_I_MSK 0x00000400
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_10_OVFL_INT_I_OFF 10
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_9_OVFL_INT_I_MSK  0x00000200
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_9_OVFL_INT_I_OFF  9
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_8_OVFL_INT_I_MSK  0x00000100
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_8_OVFL_INT_I_OFF  8
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_7_OVFL_INT_I_MSK  0x00000080
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_7_OVFL_INT_I_OFF  7
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_6_OVFL_INT_I_MSK  0x00000040
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_6_OVFL_INT_I_OFF  6
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_5_OVFL_INT_I_MSK  0x00000020
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_5_OVFL_INT_I_OFF  5
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_4_OVFL_INT_I_MSK  0x00000010
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_4_OVFL_INT_I_OFF  4
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_3_OVFL_INT_I_MSK  0x00000008
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_3_OVFL_INT_I_OFF  3
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_2_OVFL_INT_I_MSK  0x00000004
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_2_OVFL_INT_I_OFF  2
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_1_OVFL_INT_I_MSK  0x00000002
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_1_OVFL_INT_I_OFF  1
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_0_OVFL_INT_I_MSK  0x00000001
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_BIT_TX_XFI_FIFO_0_OVFL_INT_I_OFF  0

/*---------------------------------------------.
 | Register 0x00000d20 TX_XFI_FIFO_OVFL_INT_EN |
 +---------------------------------------------+
 | bit  11 R/W  TX_XFI_FIFO_11_OVFL_INT_E      |
 | bit  10 R/W  TX_XFI_FIFO_10_OVFL_INT_E      |
 | bit  9  R/W  TX_XFI_FIFO_9_OVFL_INT_E       |
 | bit  8  R/W  TX_XFI_FIFO_8_OVFL_INT_E       |
 | bit  7  R/W  TX_XFI_FIFO_7_OVFL_INT_E       |
 | bit  6  R/W  TX_XFI_FIFO_6_OVFL_INT_E       |
 | bit  5  R/W  TX_XFI_FIFO_5_OVFL_INT_E       |
 | bit  4  R/W  TX_XFI_FIFO_4_OVFL_INT_E       |
 | bit  3  R/W  TX_XFI_FIFO_3_OVFL_INT_E       |
 | bit  2  R/W  TX_XFI_FIFO_2_OVFL_INT_E       |
 | bit  1  R/W  TX_XFI_FIFO_1_OVFL_INT_E       |
 | bit  0  R/W  TX_XFI_FIFO_0_OVFL_INT_E       |
 +--------------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_UNUSED_MASK                   0xfffff000
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_11_OVFL_INT_E_MSK 0x00000800
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_11_OVFL_INT_E_OFF 11
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_10_OVFL_INT_E_MSK 0x00000400
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_10_OVFL_INT_E_OFF 10
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_9_OVFL_INT_E_MSK  0x00000200
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_9_OVFL_INT_E_OFF  9
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_8_OVFL_INT_E_MSK  0x00000100
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_8_OVFL_INT_E_OFF  8
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_7_OVFL_INT_E_MSK  0x00000080
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_7_OVFL_INT_E_OFF  7
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_6_OVFL_INT_E_MSK  0x00000040
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_6_OVFL_INT_E_OFF  6
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_5_OVFL_INT_E_MSK  0x00000020
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_5_OVFL_INT_E_OFF  5
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_4_OVFL_INT_E_MSK  0x00000010
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_4_OVFL_INT_E_OFF  4
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_3_OVFL_INT_E_MSK  0x00000008
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_3_OVFL_INT_E_OFF  3
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_2_OVFL_INT_E_MSK  0x00000004
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_2_OVFL_INT_E_OFF  2
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_1_OVFL_INT_E_MSK  0x00000002
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_1_OVFL_INT_E_OFF  1
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_0_OVFL_INT_E_MSK  0x00000001
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_EN_BIT_TX_XFI_FIFO_0_OVFL_INT_E_OFF  0

/*----------------------------------------------.
 | Register 0x00000d24 TX_XFI_FIFO_OVFL_INT_VAL |
 +----------------------------------------------+
 | bit  11 R  TX_XFI_FIFO_11_OVFL_INT_V         |
 | bit  10 R  TX_XFI_FIFO_10_OVFL_INT_V         |
 | bit  9  R  TX_XFI_FIFO_9_OVFL_INT_V          |
 | bit  8  R  TX_XFI_FIFO_8_OVFL_INT_V          |
 | bit  7  R  TX_XFI_FIFO_7_OVFL_INT_V          |
 | bit  6  R  TX_XFI_FIFO_6_OVFL_INT_V          |
 | bit  5  R  TX_XFI_FIFO_5_OVFL_INT_V          |
 | bit  4  R  TX_XFI_FIFO_4_OVFL_INT_V          |
 | bit  3  R  TX_XFI_FIFO_3_OVFL_INT_V          |
 | bit  2  R  TX_XFI_FIFO_2_OVFL_INT_V          |
 | bit  1  R  TX_XFI_FIFO_1_OVFL_INT_V          |
 | bit  0  R  TX_XFI_FIFO_0_OVFL_INT_V          |
 +---------------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_UNUSED_MASK                   0xfffff000
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_11_OVFL_INT_V_MSK 0x00000800
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_11_OVFL_INT_V_OFF 11
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_10_OVFL_INT_V_MSK 0x00000400
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_10_OVFL_INT_V_OFF 10
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_9_OVFL_INT_V_MSK  0x00000200
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_9_OVFL_INT_V_OFF  9
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_8_OVFL_INT_V_MSK  0x00000100
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_8_OVFL_INT_V_OFF  8
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_7_OVFL_INT_V_MSK  0x00000080
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_7_OVFL_INT_V_OFF  7
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_6_OVFL_INT_V_MSK  0x00000040
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_6_OVFL_INT_V_OFF  6
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_5_OVFL_INT_V_MSK  0x00000020
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_5_OVFL_INT_V_OFF  5
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_4_OVFL_INT_V_MSK  0x00000010
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_4_OVFL_INT_V_OFF  4
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_3_OVFL_INT_V_MSK  0x00000008
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_3_OVFL_INT_V_OFF  3
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_2_OVFL_INT_V_MSK  0x00000004
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_2_OVFL_INT_V_OFF  2
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_1_OVFL_INT_V_MSK  0x00000002
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_1_OVFL_INT_V_OFF  1
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_0_OVFL_INT_V_MSK  0x00000001
#define MLDPRBS_PCBI_REG_TX_XFI_FIFO_OVFL_INT_VAL_BIT_TX_XFI_FIFO_0_OVFL_INT_V_OFF  0

/*---------------------------------------.
 | Register 0x00000d28 CBRC_TIP_EDGE_INT |
 +---------------------------------------+
 | bit  1 R/W  TIP_NEG_EDGE_INT_I        |
 | bit  0 R/W  TIP_POS_EDGE_INT_I        |
 +--------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_UNUSED_MASK            0xfffffffc
#define MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_BIT_TIP_NEG_EDGE_INT_I_MSK 0x00000002
#define MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_BIT_TIP_NEG_EDGE_INT_I_OFF 1
#define MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_BIT_TIP_POS_EDGE_INT_I_MSK 0x00000001
#define MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_BIT_TIP_POS_EDGE_INT_I_OFF 0

/*-----------------------------------------.
 | Register 0x00000d2c CBRC_TIP_EDGE_INT_E |
 +-----------------------------------------+
 | bit  1 R/W  TIP_NEG_EDGE_INT_E          |
 | bit  0 R/W  TIP_POS_EDGE_INT_E          |
 +----------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_E_UNUSED_MASK            0xfffffffc
#define MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_E_BIT_TIP_NEG_EDGE_INT_E_MSK 0x00000002
#define MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_E_BIT_TIP_NEG_EDGE_INT_E_OFF 1
#define MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_E_BIT_TIP_POS_EDGE_INT_E_MSK 0x00000001
#define MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_E_BIT_TIP_POS_EDGE_INT_E_OFF 0

/*-------------------------------------------.
 | Register 0x00000d30 CBRC_TIP_EDGE_INT_VAL |
 +-------------------------------------------+
 | bit  1 R  TIP_NEG_EDGE_INT_V              |
 | bit  0 R  TIP_POS_EDGE_INT_V              |
 +------------------------------------------*/
#define PMC_MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_VAL_UNUSED_MASK            0xfffffffc
#define MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_VAL_BIT_TIP_NEG_EDGE_INT_V_MSK 0x00000002
#define MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_VAL_BIT_TIP_NEG_EDGE_INT_V_OFF 1
#define MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_VAL_BIT_TIP_POS_EDGE_INT_V_MSK 0x00000001
#define MLDPRBS_PCBI_REG_CBRC_TIP_EDGE_INT_VAL_BIT_TIP_POS_EDGE_INT_V_OFF 0

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* _MLDPRBS_PCBI_REGS_H */
