<?xml version='1.0'?>
<island simulinkPath='final_project/txrx_fp/Phase extraction and synchronization' topLevelEntity='final_project_txrx_fp_Phase_extraction_and_synchronization'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_9_v' clock='clk' reset='areset' width='1' dir='in' role='valid' qsys_role='valid_in_9_v' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelIn.stm' highLevelName='v' highLevelIndex='9' vector='0' complex='0'/>
    <port name='in_10_c' clock='clk' reset='areset' width='8' dir='in' role='channel' qsys_role='channel_in_10_c' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelIn.stm' highLevelName='c' highLevelIndex='10' vector='0' complex='0'/>
    <port name='in_1_left_I' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_1_left_I' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelIn.stm' highLevelName='left_I' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_2_left_Q' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_2_left_Q' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelIn.stm' highLevelName='left_Q' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_3_main_I' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_3_main_I' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelIn.stm' highLevelName='main_I' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_4_main_Q' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_4_main_Q' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelIn.stm' highLevelName='main_Q' highLevelIndex='4' vector='0' complex='0'/>
    <port name='in_5_right_I' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_5_right_I' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelIn.stm' highLevelName='right_I' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_6_right_Q' clock='clk' reset='areset' width='12' dir='in' role='data' qsys_role='data_in_6_right_Q' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelIn.stm' highLevelName='right_Q' highLevelIndex='6' vector='0' complex='0'/>
    <port name='in_7_packet_trigger' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_7_packet_trigger' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelIn.stm' highLevelName='packet_trigger' highLevelIndex='7' vector='0' complex='0'/>
    <port name='in_8_sym_sample' clock='clk' reset='areset' width='2' dir='in' role='data' qsys_role='data_in_8_sym_sample' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelIn.stm' highLevelName='sym_sample' highLevelIndex='8' vector='0' complex='0'/>
    <port name='in_11_sample_update' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_11_sample_update' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelIn.stm' highLevelName='sample_update' highLevelIndex='11' vector='0' complex='0'/>
    <port name='out_1_v_sym_update' clock='clk' reset='areset' width='1' dir='out' role='valid' qsys_role='valid_out_1_v_sym_update' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelOut.stm' highLevelName='v_sym_update' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_2_qc' clock='clk' reset='areset' width='8' dir='out' role='channel' qsys_role='channel_out_2_qc' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelOut.stm' highLevelName='qc' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_3_symbols_phase_x' clock='clk' reset='areset' width='18' dir='out' role='data' qsys_role='data_out_3_symbols_phase_x' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelOut.stm' highLevelName='symbols_phase
' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_4_packet_trigger_through' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_4_packet_trigger_through' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelOut.stm' highLevelName='packet_trigger_through' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_5_corrected_phase' clock='clk' reset='areset' width='18' dir='out' role='data' qsys_role='data_out_5_corrected_phase' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelOut.stm' highLevelName='corrected_phase' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_6_offset_phase' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_6_offset_phase' stm='final_project/final_project_txrx_fp_Phase_extraction_and_synchronization_ChannelOut.stm' highLevelName='offset_phase' highLevelIndex='6' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_primitives_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/220pack.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/220model.vhd' base='quartus' type='vhdl' usage='simOnly' lib='lpm'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
</island>
