{"vcs1":{"timestamp_begin":1735306830.055614141, "rt":1.66, "ut":0.59, "st":0.29}}
{"vcselab":{"timestamp_begin":1735306831.794571512, "rt":0.95, "ut":0.26, "st":0.18}}
{"link":{"timestamp_begin":1735306832.820992709, "rt":0.38, "ut":0.13, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735306829.296025687}
{"VCS_COMP_START_TIME": 1735306829.296025687}
{"VCS_COMP_END_TIME": 1735306835.188094374}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks +define+D3"}
{"vcs1": {"peak_mem": 332620}}
{"stitch_vcselab": {"peak_mem": 223372}}
