

================================================================
== Vitis HLS Report for 'dense_and_write'
================================================================
* Date:           Sat Feb 14 12:50:40 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cnn_accl
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4082|     4082|  40.820 us|  40.820 us|  4082|  4082|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                                                                    |                                                                          |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                                      Instance                                      |                                  Module                                  |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_84  |dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3  |     4065|     4065|  40.650 us|  40.650 us|  4059|  4059|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100                                 |dense_and_write_Pipeline_VITIS_LOOP_88_5                                  |       12|       12|   0.120 us|   0.120 us|    11|    11|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    11|    1546|    1555|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      55|    -|
|Register         |        -|     -|       9|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    11|    1555|    1614|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                      Instance                                      |                                  Module                                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_84  |dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3  |        0|  11|  1506|  1414|    0|
    |grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100                                 |dense_and_write_Pipeline_VITIS_LOOP_88_5                                  |        0|   0|    40|   141|    0|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                               |                                                                          |        0|  11|  1546|  1555|    0|
    +------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                             Variable Name                             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                                                        |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                  |          |   0|  0|   4|           2|           2|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  37|          7|    1|          7|
    |ap_done           |   9|          2|    1|          2|
    |pool_stream_read  |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  55|         11|    3|         11|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                               Name                                              | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                        |  6|   0|    6|          0|
    |ap_done_reg                                                                                      |  1|   0|    1|          0|
    |grp_dense_and_write_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3_fu_84_ap_start_reg  |  1|   0|    1|          0|
    |grp_dense_and_write_Pipeline_VITIS_LOOP_88_5_fu_100_ap_start_reg                                 |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                            |  9|   0|    9|          0|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|      dense_and_write|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|      dense_and_write|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|      dense_and_write|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|      dense_and_write|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|      dense_and_write|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|      dense_and_write|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|      dense_and_write|  return value|
|pool_stream_dout            |   in|   32|     ap_fifo|          pool_stream|       pointer|
|pool_stream_num_data_valid  |   in|    3|     ap_fifo|          pool_stream|       pointer|
|pool_stream_fifo_cap        |   in|    3|     ap_fifo|          pool_stream|       pointer|
|pool_stream_empty_n         |   in|    1|     ap_fifo|          pool_stream|       pointer|
|pool_stream_read            |  out|    1|     ap_fifo|          pool_stream|       pointer|
|out_stream_TDATA            |  out|   32|        axis|  out_stream_V_data_V|       pointer|
|out_stream_TVALID           |  out|    1|        axis|  out_stream_V_dest_V|       pointer|
|out_stream_TREADY           |   in|    1|        axis|  out_stream_V_dest_V|       pointer|
|out_stream_TDEST            |  out|    1|        axis|  out_stream_V_dest_V|       pointer|
|out_stream_TKEEP            |  out|    4|        axis|  out_stream_V_keep_V|       pointer|
|out_stream_TSTRB            |  out|    4|        axis|  out_stream_V_strb_V|       pointer|
|out_stream_TUSER            |  out|    1|        axis|  out_stream_V_user_V|       pointer|
|out_stream_TLAST            |  out|    1|        axis|  out_stream_V_last_V|       pointer|
|out_stream_TID              |  out|    1|        axis|    out_stream_V_id_V|       pointer|
+----------------------------+-----+-----+------------+---------------------+--------------+

