{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765283471715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765283471716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  9 07:31:11 2025 " "Processing started: Tue Dec  9 07:31:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765283471716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765283471716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off porta1 -c porta1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off porta1 -c porta1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765283471716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765283471925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765283471925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compt.v 1 1 " "Found 1 design units, including 1 entities, in source file compt.v" { { "Info" "ISGN_ENTITY_NAME" "1 compt " "Found entity 1: compt" {  } { { "compt.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/compt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765283483908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765283483908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_f.v 1 1 " "Found 1 design units, including 1 entities, in source file div_f.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_f " "Found entity 1: div_f" {  } { { "div_f.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/div_f.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765283483908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765283483908 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "swept.v(7) " "Verilog HDL information at swept.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "swept.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/swept.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765283483909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swept.v 1 1 " "Found 1 design units, including 1 entities, in source file swept.v" { { "Info" "ISGN_ENTITY_NAME" "1 swept " "Found entity 1: swept" {  } { { "swept.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/swept.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765283483909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765283483909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tecladoejtop.v 1 1 " "Found 1 design units, including 1 entities, in source file tecladoejtop.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecladoejtop " "Found entity 1: tecladoejtop" {  } { { "tecladoejtop.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/tecladoejtop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765283483910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765283483910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tecladoejtop " "Elaborating entity \"tecladoejtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765283483958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_f div_f:div " "Elaborating entity \"div_f\" for hierarchy \"div_f:div\"" {  } { { "tecladoejtop.v" "div" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/tecladoejtop.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765283483964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swept swept:sp " "Elaborating entity \"swept\" for hierarchy \"swept:sp\"" {  } { { "tecladoejtop.v" "sp" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/tecladoejtop.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765283483970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compt compt:comp " "Elaborating entity \"compt\" for hierarchy \"compt:comp\"" {  } { { "tecladoejtop.v" "comp" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/tecladoejtop.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765283483974 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "compt.v(16) " "Verilog HDL Case Statement information at compt.v(16): all case item expressions in this case statement are onehot" {  } { { "compt.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/compt.v" 16 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765283483974 "|tecladoejtop|compt:comp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "compt.v(29) " "Verilog HDL Case Statement information at compt.v(29): all case item expressions in this case statement are onehot" {  } { { "compt.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/compt.v" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765283483974 "|tecladoejtop|compt:comp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "compt.v(42) " "Verilog HDL Case Statement information at compt.v(42): all case item expressions in this case statement are onehot" {  } { { "compt.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/compt.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765283483975 "|tecladoejtop|compt:comp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "compt.v(55) " "Verilog HDL Case Statement information at compt.v(55): all case item expressions in this case statement are onehot" {  } { { "compt.v" "" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/compt.v" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1765283483975 "|tecladoejtop|compt:comp"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rows\[3\] compt:comp\|rows\[3\] " "Net \"rows\[3\]\", which fans out to \"compt:comp\|rows\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "swept:sp\|rows\[3\] " "Net is fed by \"swept:sp\|rows\[3\]\"" {  } { { "swept.v" "rows\[3\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/swept.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1765283484030 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "rows\[3\] " "Net is fed by \"rows\[3\]\"" {  } { { "tecladoejtop.v" "rows\[3\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/tecladoejtop.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1765283484030 ""}  } { { "tecladoejtop.v" "rows\[3\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/tecladoejtop.v" 4 -1 0 } } { "compt.v" "rows\[3\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/compt.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1765283484030 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rows\[2\] compt:comp\|rows\[2\] " "Net \"rows\[2\]\", which fans out to \"compt:comp\|rows\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "swept:sp\|rows\[2\] " "Net is fed by \"swept:sp\|rows\[2\]\"" {  } { { "swept.v" "rows\[2\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/swept.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1765283484030 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "rows\[2\] " "Net is fed by \"rows\[2\]\"" {  } { { "tecladoejtop.v" "rows\[2\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/tecladoejtop.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1765283484030 ""}  } { { "tecladoejtop.v" "rows\[2\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/tecladoejtop.v" 4 -1 0 } } { "compt.v" "rows\[2\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/compt.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1765283484030 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rows\[1\] compt:comp\|rows\[1\] " "Net \"rows\[1\]\", which fans out to \"compt:comp\|rows\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "swept:sp\|rows\[1\] " "Net is fed by \"swept:sp\|rows\[1\]\"" {  } { { "swept.v" "rows\[1\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/swept.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1765283484030 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "rows\[1\] " "Net is fed by \"rows\[1\]\"" {  } { { "tecladoejtop.v" "rows\[1\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/tecladoejtop.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1765283484030 ""}  } { { "tecladoejtop.v" "rows\[1\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/tecladoejtop.v" 4 -1 0 } } { "compt.v" "rows\[1\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/compt.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1765283484030 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "rows\[0\] compt:comp\|rows\[0\] " "Net \"rows\[0\]\", which fans out to \"compt:comp\|rows\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "swept:sp\|rows\[0\] " "Net is fed by \"swept:sp\|rows\[0\]\"" {  } { { "swept.v" "rows\[0\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/swept.v" 7 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1765283484030 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "rows\[0\] " "Net is fed by \"rows\[0\]\"" {  } { { "tecladoejtop.v" "rows\[0\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/tecladoejtop.v" 4 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1765283484030 ""}  } { { "tecladoejtop.v" "rows\[0\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/tecladoejtop.v" 4 -1 0 } } { "compt.v" "rows\[0\]" { Text "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/compt.v" 5 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1765283484030 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/output_files/porta1.map.smsg " "Generated suppressed messages file /home/alejandro/github-classroom/digital-electronics-UNAL/proyecto-2025-ii-ed-g5-e1/proyecto/output_files/porta1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765283484046 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765283484089 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec  9 07:31:24 2025 " "Processing ended: Tue Dec  9 07:31:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765283484089 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765283484089 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765283484089 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765283484089 ""}
