--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4813 paths analyzed, 612 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.453ns.
--------------------------------------------------------------------------------
Slack:                  12.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          keypad2/keycount/M_ctr_q_16_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.281ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (0.676 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to keypad2/keycount/M_ctr_q_16_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y49.A5      net (fanout=29)       4.532   M_reset_cond_out
    SLICE_X19Y49.A       Tilo                  0.259   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_01
                                                       keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_04
    SLICE_X12Y39.SR      net (fanout=8)        1.511   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_0
    SLICE_X12Y39.CLK     Tsrck                 0.461   M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_4
    -------------------------------------------------  ---------------------------
    Total                                      7.281ns (1.238ns logic, 6.043ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  12.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          keypad2/keycount/M_ctr_q_16_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.270ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (0.676 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to keypad2/keycount/M_ctr_q_16_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y49.A5      net (fanout=29)       4.532   M_reset_cond_out
    SLICE_X19Y49.A       Tilo                  0.259   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_01
                                                       keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_04
    SLICE_X12Y39.SR      net (fanout=8)        1.511   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_0
    SLICE_X12Y39.CLK     Tsrck                 0.450   M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_3
    -------------------------------------------------  ---------------------------
    Total                                      7.270ns (1.227ns logic, 6.043ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  12.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          keypad2/keycount/M_ctr_q_17_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.258ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (0.676 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to keypad2/keycount/M_ctr_q_17_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y49.A5      net (fanout=29)       4.532   M_reset_cond_out
    SLICE_X19Y49.A       Tilo                  0.259   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_01
                                                       keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_04
    SLICE_X13Y39.SR      net (fanout=8)        1.511   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_0
    SLICE_X13Y39.CLK     Tsrck                 0.438   M_ctr_q_17_4
                                                       keypad2/keycount/M_ctr_q_17_4
    -------------------------------------------------  ---------------------------
    Total                                      7.258ns (1.215ns logic, 6.043ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  12.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_17_1 (FF)
  Destination:          reg7/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.377ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.688 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_17_1 to reg7/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AMUX    Tshcko                0.576   keypad2/M_ctr_q_16_1
                                                       keypad2/keycount/M_ctr_q_17_1
    SLICE_X12Y38.A5      net (fanout=2)        0.961   keypad2/M_ctr_q_17_1
    SLICE_X12Y38.A       Tilo                  0.254   M_reg8_out[7]
                                                       keypad2/Mmux_key21
    SLICE_X5Y39.B4       net (fanout=18)       1.625   M_keypad2_key[1]
    SLICE_X5Y39.B        Tilo                  0.259   M_reg3_out[7]_M_keypad2_key[7]_equal_36_o
                                                       M_reg3_out[7]_M_keypad2_key[7]_equal_36_o83
    SLICE_X12Y31.B5      net (fanout=13)       1.718   M_reg3_out[7]_M_keypad2_key[7]_equal_36_o
    SLICE_X12Y31.B       Tilo                  0.254   M_reg7_out[3]
                                                       Mmux_M_reg5_data1111
    SLICE_X12Y31.A4      net (fanout=1)        1.391   M_reg7_data[2]
    SLICE_X12Y31.CLK     Tas                   0.339   M_reg7_out[3]
                                                       reg7/M_regs_q_2_dpot
                                                       reg7/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.377ns (1.682ns logic, 5.695ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  12.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          keypad2/keycount/M_ctr_q_16_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.248ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (0.676 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to keypad2/keycount/M_ctr_q_16_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y49.A5      net (fanout=29)       4.532   M_reset_cond_out
    SLICE_X19Y49.A       Tilo                  0.259   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_01
                                                       keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_04
    SLICE_X12Y39.SR      net (fanout=8)        1.511   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_0
    SLICE_X12Y39.CLK     Tsrck                 0.428   M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_2
    -------------------------------------------------  ---------------------------
    Total                                      7.248ns (1.205ns logic, 6.043ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack:                  12.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_2 (FF)
  Destination:          reg7/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.354ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.688 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_2 to reg7/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_2
    SLICE_X6Y39.B1       net (fanout=3)        1.536   M_ctr_q_16_2
    SLICE_X6Y39.B        Tilo                  0.235   N35
                                                       M_reg2_out[7]_M_keypad2_key[7]_equal_35_o81
    SLICE_X13Y39.A5      net (fanout=6)        1.191   M_reg2_out[7]_M_keypad2_key[7]_equal_35_o8
    SLICE_X13Y39.A       Tilo                  0.259   M_ctr_q_17_4
                                                       M_reg2_out[7]_M_keypad2_key[7]_equal_35_o83_1
    SLICE_X12Y31.B6      net (fanout=15)       1.624   M_reg2_out[7]_M_keypad2_key[7]_equal_35_o83
    SLICE_X12Y31.B       Tilo                  0.254   M_reg7_out[3]
                                                       Mmux_M_reg5_data1111
    SLICE_X12Y31.A4      net (fanout=1)        1.391   M_reg7_data[2]
    SLICE_X12Y31.CLK     Tas                   0.339   M_reg7_out[3]
                                                       reg7/M_regs_q_2_dpot
                                                       reg7/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.354ns (1.612ns logic, 5.742ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  12.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          keypad2/keycount/M_ctr_q_17_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.233ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (0.676 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to keypad2/keycount/M_ctr_q_17_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y49.A5      net (fanout=29)       4.532   M_reset_cond_out
    SLICE_X19Y49.A       Tilo                  0.259   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_01
                                                       keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_04
    SLICE_X13Y39.SR      net (fanout=8)        1.511   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_0
    SLICE_X13Y39.CLK     Tsrck                 0.413   M_ctr_q_17_4
                                                       keypad2/keycount/M_ctr_q_17_3
    -------------------------------------------------  ---------------------------
    Total                                      7.233ns (1.190ns logic, 6.043ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  12.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          keypad2/keycount/M_ctr_q_17_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.230ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (0.676 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to keypad2/keycount/M_ctr_q_17_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y49.A5      net (fanout=29)       4.532   M_reset_cond_out
    SLICE_X19Y49.A       Tilo                  0.259   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_01
                                                       keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_04
    SLICE_X13Y39.SR      net (fanout=8)        1.511   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_0
    SLICE_X13Y39.CLK     Tsrck                 0.410   M_ctr_q_17_4
                                                       keypad2/keycount/M_ctr_q_17_2
    -------------------------------------------------  ---------------------------
    Total                                      7.230ns (1.187ns logic, 6.043ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  12.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_1 (FF)
  Destination:          reg7/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.306ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.688 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_1 to reg7/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   keypad2/M_ctr_q_16_1
                                                       keypad2/keycount/M_ctr_q_16_1
    SLICE_X12Y38.A6      net (fanout=2)        0.941   keypad2/M_ctr_q_16_1
    SLICE_X12Y38.A       Tilo                  0.254   M_reg8_out[7]
                                                       keypad2/Mmux_key21
    SLICE_X5Y39.B4       net (fanout=18)       1.625   M_keypad2_key[1]
    SLICE_X5Y39.B        Tilo                  0.259   M_reg3_out[7]_M_keypad2_key[7]_equal_36_o
                                                       M_reg3_out[7]_M_keypad2_key[7]_equal_36_o83
    SLICE_X12Y31.B5      net (fanout=13)       1.718   M_reg3_out[7]_M_keypad2_key[7]_equal_36_o
    SLICE_X12Y31.B       Tilo                  0.254   M_reg7_out[3]
                                                       Mmux_M_reg5_data1111
    SLICE_X12Y31.A4      net (fanout=1)        1.391   M_reg7_data[2]
    SLICE_X12Y31.CLK     Tas                   0.339   M_reg7_out[3]
                                                       reg7/M_regs_q_2_dpot
                                                       reg7/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.306ns (1.631ns logic, 5.675ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg1/M_regs_q_6 (FF)
  Destination:          reg7/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.224ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.688 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg1/M_regs_q_6 to reg7/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.CQ       Tcko                  0.430   M_reg1_out[7]
                                                       reg1/M_regs_q_6
    SLICE_X7Y40.C1       net (fanout=4)        1.252   M_reg1_out[6]
    SLICE_X7Y40.C        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o82
    SLICE_X12Y38.B3      net (fanout=4)        1.690   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X12Y38.B       Tilo                  0.254   M_reg8_out[7]
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X12Y31.B4      net (fanout=13)       1.355   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X12Y31.B       Tilo                  0.254   M_reg7_out[3]
                                                       Mmux_M_reg5_data1111
    SLICE_X12Y31.A4      net (fanout=1)        1.391   M_reg7_data[2]
    SLICE_X12Y31.CLK     Tas                   0.339   M_reg7_out[3]
                                                       reg7/M_regs_q_2_dpot
                                                       reg7/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.224ns (1.536ns logic, 5.688ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  12.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_2 (FF)
  Destination:          reg7/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.258ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.688 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_2 to reg7/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_2
    SLICE_X7Y40.A6       net (fanout=3)        1.319   M_ctr_q_16_2
    SLICE_X7Y40.A        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X13Y39.C2      net (fanout=4)        1.550   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o8
    SLICE_X13Y39.C       Tilo                  0.259   M_ctr_q_17_4
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_2
    SLICE_X17Y31.B2      net (fanout=11)       2.484   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X17Y31.B       Tilo                  0.259   M_reg7_out[7]
                                                       Mmux_M_reg5_data1151
    SLICE_X17Y31.A5      net (fanout=1)        0.230   M_reg7_data[6]
    SLICE_X17Y31.CLK     Tas                   0.373   M_reg7_out[7]
                                                       reg7/M_regs_q_6_dpot
                                                       reg7/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.258ns (1.675ns logic, 5.583ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  12.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_17_2 (FF)
  Destination:          reg7/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.195ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.688 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_17_2 to reg7/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.AQ      Tcko                  0.430   M_ctr_q_17_4
                                                       keypad2/keycount/M_ctr_q_17_2
    SLICE_X7Y40.A5       net (fanout=3)        1.351   M_ctr_q_17_2
    SLICE_X7Y40.A        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X13Y39.C2      net (fanout=4)        1.550   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o8
    SLICE_X13Y39.C       Tilo                  0.259   M_ctr_q_17_4
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_2
    SLICE_X17Y31.B2      net (fanout=11)       2.484   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X17Y31.B       Tilo                  0.259   M_reg7_out[7]
                                                       Mmux_M_reg5_data1151
    SLICE_X17Y31.A5      net (fanout=1)        0.230   M_reg7_data[6]
    SLICE_X17Y31.CLK     Tas                   0.373   M_reg7_out[7]
                                                       reg7/M_regs_q_6_dpot
                                                       reg7/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.195ns (1.580ns logic, 5.615ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  12.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_2 (FF)
  Destination:          reg7/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.153ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.688 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_2 to reg7/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_2
    SLICE_X7Y40.A6       net (fanout=3)        1.319   M_ctr_q_16_2
    SLICE_X7Y40.A        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X13Y39.C2      net (fanout=4)        1.550   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o8
    SLICE_X13Y39.C       Tilo                  0.259   M_ctr_q_17_4
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_2
    SLICE_X17Y31.D6      net (fanout=11)       2.084   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X17Y31.D       Tilo                  0.259   M_reg7_out[7]
                                                       Mmux_M_reg5_data1161
    SLICE_X17Y31.C4      net (fanout=1)        0.525   M_reg7_data[7]
    SLICE_X17Y31.CLK     Tas                   0.373   M_reg7_out[7]
                                                       reg7/M_regs_q_7_dpot
                                                       reg7/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.153ns (1.675ns logic, 5.478ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  12.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          keypad2/keycount/M_ctr_q_17_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.026ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (0.676 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to keypad2/keycount/M_ctr_q_17_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y49.A5      net (fanout=29)       4.532   M_reset_cond_out
    SLICE_X19Y49.A       Tilo                  0.259   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_01
                                                       keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_04
    SLICE_X12Y40.SR      net (fanout=8)        1.283   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_0
    SLICE_X12Y40.CLK     Tsrck                 0.434   keypad2/M_ctr_q_16_1
                                                       keypad2/keycount/M_ctr_q_17_1
    -------------------------------------------------  ---------------------------
    Total                                      7.026ns (1.211ns logic, 5.815ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  12.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          keypad2/keycount/M_ctr_q_16_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.020ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (0.676 - 0.813)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to keypad2/keycount/M_ctr_q_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y9.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y49.A5      net (fanout=29)       4.532   M_reset_cond_out
    SLICE_X19Y49.A       Tilo                  0.259   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_01
                                                       keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_04
    SLICE_X12Y40.SR      net (fanout=8)        1.283   keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_0
    SLICE_X12Y40.CLK     Tsrck                 0.428   keypad2/M_ctr_q_16_1
                                                       keypad2/keycount/M_ctr_q_16_1
    -------------------------------------------------  ---------------------------
    Total                                      7.020ns (1.205ns logic, 5.815ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  12.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg1/M_regs_q_2 (FF)
  Destination:          reg7/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.082ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.688 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg1/M_regs_q_2 to reg7/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.BQ       Tcko                  0.430   M_reg1_out[3]
                                                       reg1/M_regs_q_2
    SLICE_X7Y40.A1       net (fanout=4)        1.238   M_reg1_out[2]
    SLICE_X7Y40.A        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X13Y39.C2      net (fanout=4)        1.550   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o8
    SLICE_X13Y39.C       Tilo                  0.259   M_ctr_q_17_4
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_2
    SLICE_X17Y31.B2      net (fanout=11)       2.484   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X17Y31.B       Tilo                  0.259   M_reg7_out[7]
                                                       Mmux_M_reg5_data1151
    SLICE_X17Y31.A5      net (fanout=1)        0.230   M_reg7_data[6]
    SLICE_X17Y31.CLK     Tas                   0.373   M_reg7_out[7]
                                                       reg7/M_regs_q_6_dpot
                                                       reg7/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.082ns (1.580ns logic, 5.502ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg1/M_regs_q_6 (FF)
  Destination:          reg8/M_regs_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.055ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.596 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg1/M_regs_q_6 to reg8/M_regs_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.CQ       Tcko                  0.430   M_reg1_out[7]
                                                       reg1/M_regs_q_6
    SLICE_X7Y40.C1       net (fanout=4)        1.252   M_reg1_out[6]
    SLICE_X7Y40.C        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o82
    SLICE_X12Y38.B3      net (fanout=4)        1.690   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X12Y38.B       Tilo                  0.254   M_reg8_out[7]
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X6Y38.B1       net (fanout=13)       1.210   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X6Y38.B        Tilo                  0.235   M_reg4_out[7]_M_keypad2_key[7]_equal_37_o8
                                                       Mmux_M_reg5_data1181
    SLICE_X12Y36.C2      net (fanout=1)        1.386   M_reg8_data[1]
    SLICE_X12Y36.CLK     Tas                   0.339   M_reg8_out[2]
                                                       reg8/M_regs_q_1_dpot
                                                       reg8/M_regs_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.055ns (1.517ns logic, 5.538ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  12.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_17_2 (FF)
  Destination:          reg7/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.090ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.688 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_17_2 to reg7/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.AQ      Tcko                  0.430   M_ctr_q_17_4
                                                       keypad2/keycount/M_ctr_q_17_2
    SLICE_X7Y40.A5       net (fanout=3)        1.351   M_ctr_q_17_2
    SLICE_X7Y40.A        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X13Y39.C2      net (fanout=4)        1.550   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o8
    SLICE_X13Y39.C       Tilo                  0.259   M_ctr_q_17_4
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_2
    SLICE_X17Y31.D6      net (fanout=11)       2.084   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X17Y31.D       Tilo                  0.259   M_reg7_out[7]
                                                       Mmux_M_reg5_data1161
    SLICE_X17Y31.C4      net (fanout=1)        0.525   M_reg7_data[7]
    SLICE_X17Y31.CLK     Tas                   0.373   M_reg7_out[7]
                                                       reg7/M_regs_q_7_dpot
                                                       reg7/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.090ns (1.580ns logic, 5.510ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg1/M_regs_q_2 (FF)
  Destination:          reg7/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.977ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.688 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg1/M_regs_q_2 to reg7/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.BQ       Tcko                  0.430   M_reg1_out[3]
                                                       reg1/M_regs_q_2
    SLICE_X7Y40.A1       net (fanout=4)        1.238   M_reg1_out[2]
    SLICE_X7Y40.A        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X13Y39.C2      net (fanout=4)        1.550   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o8
    SLICE_X13Y39.C       Tilo                  0.259   M_ctr_q_17_4
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_2
    SLICE_X17Y31.D6      net (fanout=11)       2.084   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X17Y31.D       Tilo                  0.259   M_reg7_out[7]
                                                       Mmux_M_reg5_data1161
    SLICE_X17Y31.C4      net (fanout=1)        0.525   M_reg7_data[7]
    SLICE_X17Y31.CLK     Tas                   0.373   M_reg7_out[7]
                                                       reg7/M_regs_q_7_dpot
                                                       reg7/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.977ns (1.580ns logic, 5.397ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  12.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_2 (FF)
  Destination:          reg7/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.987ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_2 to reg7/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_2
    SLICE_X7Y40.A6       net (fanout=3)        1.319   M_ctr_q_16_2
    SLICE_X7Y40.A        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X13Y39.C2      net (fanout=4)        1.550   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o8
    SLICE_X13Y39.C       Tilo                  0.259   M_ctr_q_17_4
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_2
    SLICE_X16Y32.D6      net (fanout=11)       2.339   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X16Y32.D       Tilo                  0.254   M_reg7_out[5]
                                                       Mmux_M_reg5_data1141
    SLICE_X16Y32.C6      net (fanout=1)        0.143   M_reg7_data[5]
    SLICE_X16Y32.CLK     Tas                   0.339   M_reg7_out[5]
                                                       reg7/M_regs_q_5_dpot
                                                       reg7/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (1.636ns logic, 5.351ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  13.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg1/M_regs_q_3 (FF)
  Destination:          reg7/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.899ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.688 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg1/M_regs_q_3 to reg7/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.DQ       Tcko                  0.430   M_reg1_out[3]
                                                       reg1/M_regs_q_3
    SLICE_X7Y40.A3       net (fanout=4)        1.055   M_reg1_out[3]
    SLICE_X7Y40.A        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X13Y39.C2      net (fanout=4)        1.550   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o8
    SLICE_X13Y39.C       Tilo                  0.259   M_ctr_q_17_4
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_2
    SLICE_X17Y31.B2      net (fanout=11)       2.484   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X17Y31.B       Tilo                  0.259   M_reg7_out[7]
                                                       Mmux_M_reg5_data1151
    SLICE_X17Y31.A5      net (fanout=1)        0.230   M_reg7_data[6]
    SLICE_X17Y31.CLK     Tas                   0.373   M_reg7_out[7]
                                                       reg7/M_regs_q_6_dpot
                                                       reg7/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      6.899ns (1.580ns logic, 5.319ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  13.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_1 (FF)
  Destination:          reg8/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.938ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.291 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_1 to reg8/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   keypad2/M_ctr_q_16_1
                                                       keypad2/keycount/M_ctr_q_16_1
    SLICE_X15Y37.D3      net (fanout=2)        1.154   keypad2/M_ctr_q_16_1
    SLICE_X15Y37.D       Tilo                  0.259   Mmux_key21
                                                       keypad2/Mmux_key21_1
    SLICE_X7Y39.A4       net (fanout=5)        1.220   Mmux_key21
    SLICE_X7Y39.A        Tilo                  0.259   M_reg8_data[6]
                                                       M_reg3_out[7]_M_keypad2_key[7]_equal_36_o83_1
    SLICE_X13Y39.D1      net (fanout=14)       1.960   M_reg3_out[7]_M_keypad2_key[7]_equal_36_o83
    SLICE_X13Y39.D       Tilo                  0.259   M_ctr_q_17_4
                                                       Mmux_M_reg5_data1191
    SLICE_X12Y36.D4      net (fanout=1)        0.963   M_reg8_data[2]
    SLICE_X12Y36.CLK     Tas                   0.339   M_reg8_out[2]
                                                       reg8/M_regs_q_2_dpot
                                                       reg8/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.938ns (1.641ns logic, 5.297ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  13.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_17_2 (FF)
  Destination:          reg7/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.924ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_17_2 to reg7/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.AQ      Tcko                  0.430   M_ctr_q_17_4
                                                       keypad2/keycount/M_ctr_q_17_2
    SLICE_X7Y40.A5       net (fanout=3)        1.351   M_ctr_q_17_2
    SLICE_X7Y40.A        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X13Y39.C2      net (fanout=4)        1.550   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o8
    SLICE_X13Y39.C       Tilo                  0.259   M_ctr_q_17_4
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_2
    SLICE_X16Y32.D6      net (fanout=11)       2.339   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X16Y32.D       Tilo                  0.254   M_reg7_out[5]
                                                       Mmux_M_reg5_data1141
    SLICE_X16Y32.C6      net (fanout=1)        0.143   M_reg7_data[5]
    SLICE_X16Y32.CLK     Tas                   0.339   M_reg7_out[5]
                                                       reg7/M_regs_q_5_dpot
                                                       reg7/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.924ns (1.541ns logic, 5.383ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  13.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_2 (FF)
  Destination:          reg8/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.877ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_2 to reg8/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_2
    SLICE_X7Y40.A6       net (fanout=3)        1.319   M_ctr_q_16_2
    SLICE_X7Y40.A        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X13Y39.C2      net (fanout=4)        1.550   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o8
    SLICE_X13Y39.C       Tilo                  0.259   M_ctr_q_17_4
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_2
    SLICE_X7Y39.D5       net (fanout=11)       1.088   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X7Y39.D        Tilo                  0.259   M_reg8_data[6]
                                                       Mmux_M_reg5_data1231
    SLICE_X13Y36.D3      net (fanout=1)        1.245   M_reg8_data[6]
    SLICE_X13Y36.CLK     Tas                   0.373   M_reg8_out[6]
                                                       reg8/M_regs_q_6_dpot
                                                       reg8/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      6.877ns (1.675ns logic, 5.202ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  13.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_17_2 (FF)
  Destination:          reg7/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.860ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.688 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_17_2 to reg7/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.AQ      Tcko                  0.430   M_ctr_q_17_4
                                                       keypad2/keycount/M_ctr_q_17_2
    SLICE_X6Y39.B5       net (fanout=3)        1.137   M_ctr_q_17_2
    SLICE_X6Y39.B        Tilo                  0.235   N35
                                                       M_reg2_out[7]_M_keypad2_key[7]_equal_35_o81
    SLICE_X13Y39.A5      net (fanout=6)        1.191   M_reg2_out[7]_M_keypad2_key[7]_equal_35_o8
    SLICE_X13Y39.A       Tilo                  0.259   M_ctr_q_17_4
                                                       M_reg2_out[7]_M_keypad2_key[7]_equal_35_o83_1
    SLICE_X12Y31.B6      net (fanout=15)       1.624   M_reg2_out[7]_M_keypad2_key[7]_equal_35_o83
    SLICE_X12Y31.B       Tilo                  0.254   M_reg7_out[3]
                                                       Mmux_M_reg5_data1111
    SLICE_X12Y31.A4      net (fanout=1)        1.391   M_reg7_data[2]
    SLICE_X12Y31.CLK     Tas                   0.339   M_reg7_out[3]
                                                       reg7/M_regs_q_2_dpot
                                                       reg7/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.860ns (1.517ns logic, 5.343ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  13.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_2 (FF)
  Destination:          reg8/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.873ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.191 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_2 to reg8/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_2
    SLICE_X6Y39.B1       net (fanout=3)        1.536   M_ctr_q_16_2
    SLICE_X6Y39.B        Tilo                  0.235   N35
                                                       M_reg2_out[7]_M_keypad2_key[7]_equal_35_o81
    SLICE_X13Y39.A5      net (fanout=6)        1.191   M_reg2_out[7]_M_keypad2_key[7]_equal_35_o8
    SLICE_X13Y39.A       Tilo                  0.259   M_ctr_q_17_4
                                                       M_reg2_out[7]_M_keypad2_key[7]_equal_35_o83_1
    SLICE_X7Y39.D3       net (fanout=15)       1.250   M_reg2_out[7]_M_keypad2_key[7]_equal_35_o83
    SLICE_X7Y39.D        Tilo                  0.259   M_reg8_data[6]
                                                       Mmux_M_reg5_data1231
    SLICE_X13Y36.D3      net (fanout=1)        1.245   M_reg8_data[6]
    SLICE_X13Y36.CLK     Tas                   0.373   M_reg8_out[6]
                                                       reg8/M_regs_q_6_dpot
                                                       reg8/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      6.873ns (1.651ns logic, 5.222ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  13.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg1/M_regs_q_4 (FF)
  Destination:          reg7/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.806ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.688 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg1/M_regs_q_4 to reg7/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AQ       Tcko                  0.430   M_reg1_out[7]
                                                       reg1/M_regs_q_4
    SLICE_X7Y40.C3       net (fanout=4)        0.834   M_reg1_out[4]
    SLICE_X7Y40.C        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o82
    SLICE_X12Y38.B3      net (fanout=4)        1.690   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X12Y38.B       Tilo                  0.254   M_reg8_out[7]
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X12Y31.B4      net (fanout=13)       1.355   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X12Y31.B       Tilo                  0.254   M_reg7_out[3]
                                                       Mmux_M_reg5_data1111
    SLICE_X12Y31.A4      net (fanout=1)        1.391   M_reg7_data[2]
    SLICE_X12Y31.CLK     Tas                   0.339   M_reg7_out[3]
                                                       reg7/M_regs_q_2_dpot
                                                       reg7/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.806ns (1.536ns logic, 5.270ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  13.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg1/M_regs_q_2 (FF)
  Destination:          reg7/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.811ns (Levels of Logic = 4)
  Clock Path Skew:      -0.056ns (0.602 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg1/M_regs_q_2 to reg7/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.BQ       Tcko                  0.430   M_reg1_out[3]
                                                       reg1/M_regs_q_2
    SLICE_X7Y40.A1       net (fanout=4)        1.238   M_reg1_out[2]
    SLICE_X7Y40.A        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X13Y39.C2      net (fanout=4)        1.550   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o8
    SLICE_X13Y39.C       Tilo                  0.259   M_ctr_q_17_4
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_2
    SLICE_X16Y32.D6      net (fanout=11)       2.339   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X16Y32.D       Tilo                  0.254   M_reg7_out[5]
                                                       Mmux_M_reg5_data1141
    SLICE_X16Y32.C6      net (fanout=1)        0.143   M_reg7_data[5]
    SLICE_X16Y32.CLK     Tas                   0.339   M_reg7_out[5]
                                                       reg7/M_regs_q_5_dpot
                                                       reg7/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (1.541ns logic, 5.270ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  13.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg1/M_regs_q_3 (FF)
  Destination:          reg7/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.794ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.688 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg1/M_regs_q_3 to reg7/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y41.DQ       Tcko                  0.430   M_reg1_out[3]
                                                       reg1/M_regs_q_3
    SLICE_X7Y40.A3       net (fanout=4)        1.055   M_reg1_out[3]
    SLICE_X7Y40.A        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X13Y39.C2      net (fanout=4)        1.550   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o8
    SLICE_X13Y39.C       Tilo                  0.259   M_ctr_q_17_4
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_2
    SLICE_X17Y31.D6      net (fanout=11)       2.084   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X17Y31.D       Tilo                  0.259   M_reg7_out[7]
                                                       Mmux_M_reg5_data1161
    SLICE_X17Y31.C4      net (fanout=1)        0.525   M_reg7_data[7]
    SLICE_X17Y31.CLK     Tas                   0.373   M_reg7_out[7]
                                                       reg7/M_regs_q_7_dpot
                                                       reg7/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.794ns (1.580ns logic, 5.214ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  13.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg1/M_regs_q_5 (FF)
  Destination:          reg7/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.762ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.688 - 0.750)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg1/M_regs_q_5 to reg7/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.BQ       Tcko                  0.430   M_reg1_out[7]
                                                       reg1/M_regs_q_5
    SLICE_X7Y40.C4       net (fanout=4)        0.790   M_reg1_out[5]
    SLICE_X7Y40.C        Tilo                  0.259   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o82
    SLICE_X12Y38.B3      net (fanout=4)        1.690   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X12Y38.B       Tilo                  0.254   M_reg8_out[7]
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X12Y31.B4      net (fanout=13)       1.355   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X12Y31.B       Tilo                  0.254   M_reg7_out[3]
                                                       Mmux_M_reg5_data1111
    SLICE_X12Y31.A4      net (fanout=1)        1.391   M_reg7_data[2]
    SLICE_X12Y31.CLK     Tas                   0.339   M_reg7_out[3]
                                                       reg7/M_regs_q_2_dpot
                                                       reg7/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.762ns (1.536ns logic, 5.226ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_regcounter_q_FSM_FFd1_1/CLK
  Logical resource: M_regcounter_q_FSM_FFd1/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_regcounter_q_FSM_FFd1_1/CLK
  Logical resource: M_regcounter_q_FSM_FFd2/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_regcounter_q_FSM_FFd1_1/CLK
  Logical resource: M_regcounter_q_FSM_FFd3/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_regcounter_q_FSM_FFd1_1/CLK
  Logical resource: M_regcounter_q_FSM_FFd1_1/CK
  Location pin: SLICE_X4Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg3_out[0]/CLK
  Logical resource: reg3/M_regs_q_0/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg3_out[3]/CLK
  Logical resource: reg3/M_regs_q_1/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg3_out[3]/CLK
  Logical resource: reg3/M_regs_q_2/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg3_out[3]/CLK
  Logical resource: reg3/M_regs_q_3/CK
  Location pin: SLICE_X4Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg2_out[3]/CLK
  Logical resource: reg2/M_regs_q_1/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg2_out[3]/CLK
  Logical resource: reg2/M_regs_q_2/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg2_out[3]/CLK
  Logical resource: reg2/M_regs_q_3/CK
  Location pin: SLICE_X4Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg2_out[0]/CLK
  Logical resource: reg2/M_regs_q_0/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg7_out[3]/CLK
  Logical resource: reg7/M_regs_q_2/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg7_out[3]/CLK
  Logical resource: reg7/M_regs_q_3/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg6_out[1]/CLK
  Logical resource: reg6/M_regs_q_0/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg6_out[1]/CLK
  Logical resource: reg6/M_regs_q_1/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg8_out[2]/CLK
  Logical resource: reg8/M_regs_q_0/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg8_out[2]/CLK
  Logical resource: reg8/M_regs_q_1/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg8_out[2]/CLK
  Logical resource: reg8/M_regs_q_2/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg8_out[7]/CLK
  Logical resource: reg8/M_regs_q_7/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_16_4/CLK
  Logical resource: keypad2/keycount/M_ctr_q_16_2/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_16_4/CLK
  Logical resource: keypad2/keycount/M_ctr_q_16_3/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_16_4/CLK
  Logical resource: keypad2/keycount/M_ctr_q_16_4/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: keypad2/M_ctr_q_16_1/CLK
  Logical resource: keypad2/keycount/M_ctr_q_17_1/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: keypad2/M_ctr_q_16_1/SR
  Logical resource: keypad2/keycount/M_ctr_q_17_1/SR
  Location pin: SLICE_X12Y40.SR
  Clock network: keypad2/keycount/M_ctr_q[17]_PWR_8_o_equal_2_o_0
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: keypad2/M_ctr_q_16_1/CLK
  Logical resource: keypad2/keycount/M_ctr_q_16_1/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg7_out[5]/CLK
  Logical resource: reg7/M_regs_q_4/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg7_out[5]/CLK
  Logical resource: reg7/M_regs_q_5/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_key_q[4]/SR
  Logical resource: M_key_q_6/SR
  Location pin: SLICE_X14Y37.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.453|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4813 paths, 0 nets, and 914 connections

Design statistics:
   Minimum period:   7.453ns{1}   (Maximum frequency: 134.174MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 09 09:22:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



