Record=SubProject|ProjectPath=Digital IO\DigitalIO.PrjEmb
Record=TopLevelDocument|FileName=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc|LibraryReference=TSK165B_D|SubProjectPath=Digital IO\DigitalIO.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=MRYEDYUC|Description=TSK165B OCD Microprocessor|ChildCore1=M1|ChildModel1=TSK165B_D_RAM128x8|Comment=TSK165B_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK165B_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=1/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U1|BaseComponentDesignator=U1|DocumentName=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc|LibraryReference=CLKGEN|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=JVLJNVHF|Description=Frequency Generator|Comment=CLKGEN|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=CLKGEN.SCHLIB|Library Reference=CLKGEN|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U2|BaseComponentDesignator=U2|DocumentName=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc|LibraryReference=FRQCNT2|SubProjectPath= |NEXUS_JTAG_INDEX=2|ComponentUniqueID=QRVSKDVB|Description=Frequency Counter|Comment=FRQCNT2|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FRQCNT.SCHLIB|Library Reference=FRQCNT2|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U8|BaseComponentDesignator=U8|DocumentName=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc|LibraryReference=IOB_1X16|SubProjectPath= |NEXUS_JTAG_INDEX=3|ComponentUniqueID=MKOTEMJJ|Description=1 Ch x 16 Bit Digital IO|Comment=IOB_1X16|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Instruments.IntLib|Library Reference=IOB_1X16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc|LibraryReference=RAMS_12x2K|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=DPVMADQY|Description=Single Port Random Access Memory|Comment=RAMS_12x2K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_12x2K|Memory_ClockEdge=Rising|Memory_Depth=2048|Memory_Type=RAM_SinglePortBlock|Memory_Width=12|Nexus_Core=Memory_Program|PCB3D= |Published=13/01/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc|LibraryReference=RAMS_12x2K|SubProjectPath= |Configuration= |Description=Single Port Random Access Memory|SubPartUniqueId1=DPVMADQY|SubPartDocPath1=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc|Comment=RAMS_12x2K|Component Kind=Standard|Footprint= |Library Name=FPGA Memories.IntLib|Library Reference=RAMS_12x2K|Memory_ClockEdge=Rising|Memory_Depth=2048|Memory_Type=RAM_SinglePortBlock|Memory_Width=12|Nexus_Core=Memory_Program|PCB3D= |Published=13/01/2004|Publisher=Altium Hobart Technology Center|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc|LibraryReference=TSK165B_D|SubProjectPath=Digital IO\DigitalIO.PrjEmb|Configuration= |Description=TSK165B OCD Microprocessor|SubPartUniqueId1=MRYEDYUC|SubPartDocPath1=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc|ChildCore1=M1|ChildModel1=TSK165B_D_RAM128x8|Comment=TSK165B_D|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Processors.IntLib|Library Reference=TSK165B_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=1/12/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U1|DocumentName=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc|LibraryReference=CLKGEN|SubProjectPath= |Configuration= |Description=Frequency Generator|SubPartUniqueId1=JVLJNVHF|SubPartDocPath1=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc|Comment=CLKGEN|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=CLKGEN.SCHLIB|Library Reference=CLKGEN|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U2|DocumentName=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc|LibraryReference=FRQCNT2|SubProjectPath= |Configuration= |Description=Frequency Counter|SubPartUniqueId1=QRVSKDVB|SubPartDocPath1=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc|Comment=FRQCNT2|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FRQCNT.SCHLIB|Library Reference=FRQCNT2|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U8|DocumentName=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc|LibraryReference=IOB_1X16|SubProjectPath= |Configuration= |Description=1 Ch x 16 Bit Digital IO|SubPartUniqueId1=MKOTEMJJ|SubPartDocPath1=FPGA_Altera_Stratix10_Nios_Dev_Board.SchDoc|Comment=IOB_1X16|Component Kind=Standard|Core Revision=1.00.00|Footprint= |Library Name=FPGA Instruments.IntLib|Library Reference=IOB_1X16|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=30/09/2003|Publisher=Altium Hobart Technology Centre|Signal Integrity= |Simulation= 
Record=Configuration|Name=EP1S10F780C6ES|DeviceName=Altera Stratix10 Nios Dev Board
