Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 14:34:43 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     72.598        0.000                      0                 1531        0.034        0.000                      0                 1531       48.750        0.000                       0                   574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              72.598        0.000                      0                 1527        0.034        0.000                      0                 1527       48.750        0.000                       0                   574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   93.118        0.000                      0                    4        1.043        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       72.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.598ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.085ns  (logic 6.300ns (23.260%)  route 20.785ns (76.740%))
  Logic Levels:           25  (LUT2=1 LUT5=12 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     5.661 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.367    10.028    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.146    10.174 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           0.838    11.012    sm/ram_reg_i_120_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I0_O)        0.328    11.340 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.739    12.079    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X49Y74         MUXF7 (Prop_muxf7_S_O)       0.276    12.355 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.516    13.871    sm/M_sm_bsel[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.299    14.170 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=7, routed)           0.615    14.785    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X44Y67         LUT5 (Prop_lut5_I4_O)        0.150    14.935 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.314    15.249    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.326    15.575 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.593    16.168    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y67         LUT5 (Prop_lut5_I4_O)        0.150    16.318 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.617    16.935    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.326    17.261 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.458    17.719    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124    17.843 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.824    18.668    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I4_O)        0.152    18.820 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.331    19.151    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.332    19.483 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.613    20.096    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    20.220 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.673    20.892    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    21.016 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.639    21.655    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.118    21.773 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.484    22.257    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.320    22.577 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.558    23.135    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.320    23.455 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.572    24.028    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.320    24.348 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.419    24.766    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.321    25.087 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.595    25.682    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    26.008 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.635    26.643    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.326    26.969 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.713    27.682    sm/D_states_q[7]_i_76_n_0
    SLICE_X47Y71         LUT5 (Prop_lut5_I0_O)        0.150    27.832 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.649    28.481    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I1_O)        0.326    28.807 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.441    30.248    sm/D_states_q[7]_i_39_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.372 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.983    31.355    sm/D_states_q[1]_i_4_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    31.479 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    31.479    sm/D_states_q[1]_i_2_n_0
    SLICE_X58Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    31.691 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.599    32.290    sm/D_states_d__0[1]
    SLICE_X58Y64         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X58Y64         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.272   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X58Y64         FDSE (Setup_fdse_C_D)       -0.256   104.888    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.888    
                         arrival time                         -32.290    
  -------------------------------------------------------------------
                         slack                                 72.598    

Slack (MET) :             72.618ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.088ns  (logic 6.300ns (23.258%)  route 20.788ns (76.742%))
  Logic Levels:           25  (LUT2=1 LUT5=12 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     5.661 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.367    10.028    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.146    10.174 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           0.838    11.012    sm/ram_reg_i_120_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I0_O)        0.328    11.340 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.739    12.079    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X49Y74         MUXF7 (Prop_muxf7_S_O)       0.276    12.355 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.516    13.871    sm/M_sm_bsel[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.299    14.170 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=7, routed)           0.615    14.785    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X44Y67         LUT5 (Prop_lut5_I4_O)        0.150    14.935 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.314    15.249    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.326    15.575 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.593    16.168    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y67         LUT5 (Prop_lut5_I4_O)        0.150    16.318 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.617    16.935    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.326    17.261 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.458    17.719    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124    17.843 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.824    18.668    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I4_O)        0.152    18.820 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.331    19.151    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.332    19.483 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.613    20.096    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    20.220 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.673    20.892    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    21.016 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.639    21.655    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.118    21.773 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.484    22.257    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.320    22.577 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.558    23.135    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.320    23.455 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.572    24.028    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.320    24.348 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.419    24.766    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.321    25.087 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.595    25.682    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    26.008 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.635    26.643    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.326    26.969 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.713    27.682    sm/D_states_q[7]_i_76_n_0
    SLICE_X47Y71         LUT5 (Prop_lut5_I0_O)        0.150    27.832 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.649    28.481    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I1_O)        0.326    28.807 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.441    30.248    sm/D_states_q[7]_i_39_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.372 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.983    31.355    sm/D_states_q[1]_i_4_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    31.479 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    31.479    sm/D_states_q[1]_i_2_n_0
    SLICE_X58Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    31.691 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.602    32.293    sm/D_states_d__0[1]
    SLICE_X58Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X58Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.272   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X58Y64         FDSE (Setup_fdse_C_D)       -0.233   104.911    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        104.911    
                         arrival time                         -32.293    
  -------------------------------------------------------------------
                         slack                                 72.618    

Slack (MET) :             72.807ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.895ns  (logic 6.300ns (23.424%)  route 20.595ns (76.576%))
  Logic Levels:           25  (LUT2=1 LUT5=12 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     5.661 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.367    10.028    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.146    10.174 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           0.838    11.012    sm/ram_reg_i_120_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I0_O)        0.328    11.340 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.739    12.079    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X49Y74         MUXF7 (Prop_muxf7_S_O)       0.276    12.355 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.516    13.871    sm/M_sm_bsel[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.299    14.170 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=7, routed)           0.615    14.785    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X44Y67         LUT5 (Prop_lut5_I4_O)        0.150    14.935 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.314    15.249    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.326    15.575 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.593    16.168    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y67         LUT5 (Prop_lut5_I4_O)        0.150    16.318 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.617    16.935    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.326    17.261 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.458    17.719    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124    17.843 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.824    18.668    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I4_O)        0.152    18.820 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.331    19.151    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.332    19.483 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.613    20.096    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    20.220 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.673    20.892    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    21.016 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.639    21.655    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.118    21.773 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.484    22.257    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.320    22.577 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.558    23.135    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.320    23.455 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.572    24.028    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.320    24.348 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.419    24.766    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.321    25.087 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.595    25.682    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    26.008 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.635    26.643    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.326    26.969 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.713    27.682    sm/D_states_q[7]_i_76_n_0
    SLICE_X47Y71         LUT5 (Prop_lut5_I0_O)        0.150    27.832 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.649    28.481    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I1_O)        0.326    28.807 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.441    30.248    sm/D_states_q[7]_i_39_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.372 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.983    31.355    sm/D_states_q[1]_i_4_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    31.479 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    31.479    sm/D_states_q[1]_i_2_n_0
    SLICE_X58Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    31.691 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.409    32.100    sm/D_states_d__0[1]
    SLICE_X58Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X58Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.272   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X58Y64         FDSE (Setup_fdse_C_D)       -0.236   104.908    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.908    
                         arrival time                         -32.100    
  -------------------------------------------------------------------
                         slack                                 72.807    

Slack (MET) :             72.853ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.844ns  (logic 6.300ns (23.469%)  route 20.544ns (76.531%))
  Logic Levels:           25  (LUT2=1 LUT5=12 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     5.661 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.367    10.028    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.146    10.174 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           0.838    11.012    sm/ram_reg_i_120_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I0_O)        0.328    11.340 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.739    12.079    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X49Y74         MUXF7 (Prop_muxf7_S_O)       0.276    12.355 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.516    13.871    sm/M_sm_bsel[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.299    14.170 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=7, routed)           0.615    14.785    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X44Y67         LUT5 (Prop_lut5_I4_O)        0.150    14.935 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.314    15.249    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.326    15.575 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.593    16.168    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y67         LUT5 (Prop_lut5_I4_O)        0.150    16.318 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.617    16.935    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.326    17.261 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.458    17.719    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124    17.843 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.824    18.668    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I4_O)        0.152    18.820 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.331    19.151    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.332    19.483 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.613    20.096    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    20.220 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.673    20.892    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    21.016 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.639    21.655    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.118    21.773 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.484    22.257    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.320    22.577 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.558    23.135    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.320    23.455 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.572    24.028    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.320    24.348 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.419    24.766    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.321    25.087 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.595    25.682    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    26.008 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.635    26.643    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.326    26.969 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.713    27.682    sm/D_states_q[7]_i_76_n_0
    SLICE_X47Y71         LUT5 (Prop_lut5_I0_O)        0.150    27.832 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.649    28.481    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I1_O)        0.326    28.807 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.441    30.248    sm/D_states_q[7]_i_39_n_0
    SLICE_X60Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.372 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.983    31.355    sm/D_states_q[1]_i_4_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I0_O)        0.124    31.479 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    31.479    sm/D_states_q[1]_i_2_n_0
    SLICE_X58Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    31.691 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.358    32.049    sm/D_states_d__0[1]
    SLICE_X59Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X59Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.272   105.179    
                         clock uncertainty           -0.035   105.144    
    SLICE_X59Y64         FDSE (Setup_fdse_C_D)       -0.242   104.902    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        104.902    
                         arrival time                         -32.049    
  -------------------------------------------------------------------
                         slack                                 72.853    

Slack (MET) :             73.334ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.540ns  (logic 6.088ns (22.939%)  route 20.452ns (77.061%))
  Logic Levels:           24  (LUT2=1 LUT5=12 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 104.903 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     5.661 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.367    10.028    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.146    10.174 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           0.838    11.012    sm/ram_reg_i_120_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I0_O)        0.328    11.340 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.739    12.079    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X49Y74         MUXF7 (Prop_muxf7_S_O)       0.276    12.355 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.516    13.871    sm/M_sm_bsel[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.299    14.170 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=7, routed)           0.615    14.785    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X44Y67         LUT5 (Prop_lut5_I4_O)        0.150    14.935 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.314    15.249    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.326    15.575 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.593    16.168    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y67         LUT5 (Prop_lut5_I4_O)        0.150    16.318 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.617    16.935    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.326    17.261 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.458    17.719    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124    17.843 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.824    18.668    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I4_O)        0.152    18.820 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.331    19.151    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.332    19.483 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.613    20.096    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    20.220 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.673    20.892    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    21.016 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.639    21.655    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.118    21.773 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.484    22.257    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.320    22.577 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.558    23.135    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.320    23.455 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.572    24.028    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.320    24.348 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.419    24.766    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.321    25.087 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.595    25.682    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    26.008 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.635    26.643    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.326    26.969 f  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.713    27.682    sm/D_states_q[7]_i_76_n_0
    SLICE_X47Y71         LUT5 (Prop_lut5_I0_O)        0.150    27.832 f  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.649    28.481    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I1_O)        0.326    28.807 f  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.936    30.743    sm/D_states_q[7]_i_39_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I5_O)        0.124    30.867 r  sm/D_states_q[7]_i_10/O
                         net (fo=6, routed)           0.375    31.242    sm/D_states_q[7]_i_10_n_0
    SLICE_X65Y68         LUT6 (Prop_lut6_I3_O)        0.124    31.366 r  sm/D_states_q[7]_rep_i_1/O
                         net (fo=1, routed)           0.379    31.745    sm/D_states_q[7]_rep_i_1_n_0
    SLICE_X65Y68         FDSE                                         r  sm/D_states_q_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.499   104.903    sm/clk_IBUF_BUFG
    SLICE_X65Y68         FDSE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.258   105.161    
                         clock uncertainty           -0.035   105.126    
    SLICE_X65Y68         FDSE (Setup_fdse_C_D)       -0.047   105.079    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                        105.079    
                         arrival time                         -31.745    
  -------------------------------------------------------------------
                         slack                                 73.334    

Slack (MET) :             73.416ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.457ns  (logic 6.088ns (23.011%)  route 20.369ns (76.989%))
  Logic Levels:           24  (LUT2=1 LUT5=12 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     5.661 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.367    10.028    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.146    10.174 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           0.838    11.012    sm/ram_reg_i_120_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I0_O)        0.328    11.340 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.739    12.079    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X49Y74         MUXF7 (Prop_muxf7_S_O)       0.276    12.355 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.516    13.871    sm/M_sm_bsel[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.299    14.170 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=7, routed)           0.615    14.785    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X44Y67         LUT5 (Prop_lut5_I4_O)        0.150    14.935 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.314    15.249    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.326    15.575 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.593    16.168    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y67         LUT5 (Prop_lut5_I4_O)        0.150    16.318 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.617    16.935    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.326    17.261 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.458    17.719    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124    17.843 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.824    18.668    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I4_O)        0.152    18.820 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.331    19.151    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.332    19.483 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.613    20.096    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    20.220 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.673    20.892    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    21.016 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.639    21.655    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.118    21.773 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.484    22.257    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.320    22.577 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.558    23.135    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.320    23.455 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.572    24.028    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.320    24.348 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.419    24.766    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.321    25.087 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.595    25.682    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    26.008 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.635    26.643    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.326    26.969 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.713    27.682    sm/D_states_q[7]_i_76_n_0
    SLICE_X47Y71         LUT5 (Prop_lut5_I0_O)        0.150    27.832 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.649    28.481    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I1_O)        0.326    28.807 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.936    30.743    sm/D_states_q[7]_i_39_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I5_O)        0.124    30.867 f  sm/D_states_q[7]_i_10/O
                         net (fo=6, routed)           0.331    31.198    sm/D_states_q[7]_i_10_n_0
    SLICE_X65Y69         LUT6 (Prop_lut6_I0_O)        0.124    31.322 r  sm/D_states_q[6]_rep_i_1/O
                         net (fo=1, routed)           0.340    31.662    sm/D_states_q[6]_rep_i_1_n_0
    SLICE_X65Y69         FDRE                                         r  sm/D_states_q_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X65Y69         FDRE (Setup_fdre_C_D)       -0.047   105.078    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                        105.078    
                         arrival time                         -31.662    
  -------------------------------------------------------------------
                         slack                                 73.416    

Slack (MET) :             73.548ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.401ns  (logic 6.088ns (23.060%)  route 20.313ns (76.940%))
  Logic Levels:           24  (LUT2=1 LUT5=12 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     5.661 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.367    10.028    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.146    10.174 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           0.838    11.012    sm/ram_reg_i_120_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I0_O)        0.328    11.340 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.739    12.079    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X49Y74         MUXF7 (Prop_muxf7_S_O)       0.276    12.355 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.516    13.871    sm/M_sm_bsel[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.299    14.170 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=7, routed)           0.615    14.785    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X44Y67         LUT5 (Prop_lut5_I4_O)        0.150    14.935 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.314    15.249    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.326    15.575 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.593    16.168    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y67         LUT5 (Prop_lut5_I4_O)        0.150    16.318 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.617    16.935    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.326    17.261 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.458    17.719    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124    17.843 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.824    18.668    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I4_O)        0.152    18.820 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.331    19.151    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.332    19.483 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.613    20.096    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    20.220 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.673    20.892    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    21.016 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.639    21.655    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.118    21.773 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.484    22.257    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.320    22.577 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.558    23.135    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.320    23.455 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.572    24.028    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.320    24.348 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.419    24.766    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.321    25.087 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.595    25.682    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    26.008 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.635    26.643    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.326    26.969 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.713    27.682    sm/D_states_q[7]_i_76_n_0
    SLICE_X47Y71         LUT5 (Prop_lut5_I0_O)        0.150    27.832 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.649    28.481    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I1_O)        0.326    28.807 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.936    30.743    sm/D_states_q[7]_i_39_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I5_O)        0.124    30.867 f  sm/D_states_q[7]_i_10/O
                         net (fo=6, routed)           0.615    31.482    sm/D_states_q[7]_i_10_n_0
    SLICE_X65Y69         LUT6 (Prop_lut6_I0_O)        0.124    31.606 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.000    31.606    sm/D_states_d__0[6]
    SLICE_X65Y69         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X65Y69         FDRE (Setup_fdre_C_D)        0.029   105.154    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        105.154    
                         arrival time                         -31.606    
  -------------------------------------------------------------------
                         slack                                 73.548    

Slack (MET) :             73.552ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[6]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.399ns  (logic 6.088ns (23.062%)  route 20.311ns (76.938%))
  Logic Levels:           24  (LUT2=1 LUT5=12 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 104.902 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     5.661 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.367    10.028    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.146    10.174 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           0.838    11.012    sm/ram_reg_i_120_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I0_O)        0.328    11.340 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.739    12.079    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X49Y74         MUXF7 (Prop_muxf7_S_O)       0.276    12.355 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.516    13.871    sm/M_sm_bsel[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.299    14.170 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=7, routed)           0.615    14.785    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X44Y67         LUT5 (Prop_lut5_I4_O)        0.150    14.935 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.314    15.249    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.326    15.575 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.593    16.168    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y67         LUT5 (Prop_lut5_I4_O)        0.150    16.318 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.617    16.935    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.326    17.261 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.458    17.719    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124    17.843 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.824    18.668    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I4_O)        0.152    18.820 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.331    19.151    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.332    19.483 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.613    20.096    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    20.220 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.673    20.892    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    21.016 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.639    21.655    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.118    21.773 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.484    22.257    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.320    22.577 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.558    23.135    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.320    23.455 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.572    24.028    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.320    24.348 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.419    24.766    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.321    25.087 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.595    25.682    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    26.008 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.635    26.643    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.326    26.969 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.713    27.682    sm/D_states_q[7]_i_76_n_0
    SLICE_X47Y71         LUT5 (Prop_lut5_I0_O)        0.150    27.832 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.649    28.481    sm/D_states_q[7]_i_58_n_0
    SLICE_X47Y70         LUT6 (Prop_lut6_I1_O)        0.326    28.807 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.936    30.743    sm/D_states_q[7]_i_39_n_0
    SLICE_X64Y68         LUT6 (Prop_lut6_I5_O)        0.124    30.867 f  sm/D_states_q[7]_i_10/O
                         net (fo=6, routed)           0.613    31.480    sm/D_states_q[7]_i_10_n_0
    SLICE_X65Y69         LUT6 (Prop_lut6_I0_O)        0.124    31.604 r  sm/D_states_q[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    31.604    sm/D_states_q[6]_rep__0_i_1_n_0
    SLICE_X65Y69         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.498   104.902    sm/clk_IBUF_BUFG
    SLICE_X65Y69         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
                         clock pessimism              0.258   105.160    
                         clock uncertainty           -0.035   105.125    
    SLICE_X65Y69         FDRE (Setup_fdre_C_D)        0.031   105.156    sm/D_states_q_reg[6]_rep__0
  -------------------------------------------------------------------
                         required time                        105.156    
                         arrival time                         -31.604    
  -------------------------------------------------------------------
                         slack                                 73.552    

Slack (MET) :             73.604ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.116ns  (logic 5.860ns (22.438%)  route 20.256ns (77.562%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     5.661 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.367    10.028    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.146    10.174 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           0.838    11.012    sm/ram_reg_i_120_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I0_O)        0.328    11.340 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.739    12.079    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X49Y74         MUXF7 (Prop_muxf7_S_O)       0.276    12.355 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.516    13.871    sm/M_sm_bsel[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.299    14.170 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=7, routed)           0.615    14.785    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X44Y67         LUT5 (Prop_lut5_I4_O)        0.150    14.935 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.314    15.249    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.326    15.575 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.593    16.168    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y67         LUT5 (Prop_lut5_I4_O)        0.150    16.318 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.617    16.935    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.326    17.261 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.458    17.719    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124    17.843 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.824    18.668    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I4_O)        0.152    18.820 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.331    19.151    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.332    19.483 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.613    20.096    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    20.220 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.673    20.892    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    21.016 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.639    21.655    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.118    21.773 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.484    22.257    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.320    22.577 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.558    23.135    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.320    23.455 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.572    24.028    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.320    24.348 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.419    24.766    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.321    25.087 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.595    25.682    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    26.008 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.434    26.442    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I3_O)        0.326    26.768 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.707    27.475    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    27.599 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.610    28.208    sm/M_alum_out[31]
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.124    28.332 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           0.781    29.113    sm/D_states_q[7]_i_25_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I1_O)        0.124    29.237 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.844    30.081    sm/accel_edge/D_states_q_reg[4]_rep__1_1
    SLICE_X55Y68         LUT6 (Prop_lut6_I3_O)        0.124    30.205 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=26, routed)          1.116    31.321    sm/accel_edge_n_0
    SLICE_X65Y64         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.504   104.908    sm/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258   105.166    
                         clock uncertainty           -0.035   105.131    
    SLICE_X65Y64         FDRE (Setup_fdre_C_CE)      -0.205   104.926    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        104.926    
                         arrival time                         -31.321    
  -------------------------------------------------------------------
                         slack                                 73.604    

Slack (MET) :             73.604ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.116ns  (logic 5.860ns (22.438%)  route 20.256ns (77.562%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.456     5.661 f  sm/D_states_q_reg[3]_rep__0/Q
                         net (fo=99, routed)          4.367    10.028    sm/D_states_q_reg[3]_rep__0_0
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.146    10.174 f  sm/ram_reg_i_120/O
                         net (fo=3, routed)           0.838    11.012    sm/ram_reg_i_120_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I0_O)        0.328    11.340 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.739    12.079    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X49Y74         MUXF7 (Prop_muxf7_S_O)       0.276    12.355 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.516    13.871    sm/M_sm_bsel[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I3_O)        0.299    14.170 r  sm/D_registers_q[7][1]_i_6/O
                         net (fo=7, routed)           0.615    14.785    sm/D_states_q_reg[7]_rep_0[1]
    SLICE_X44Y67         LUT5 (Prop_lut5_I4_O)        0.150    14.935 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.314    15.249    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X45Y66         LUT6 (Prop_lut6_I5_O)        0.326    15.575 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.593    16.168    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X45Y67         LUT5 (Prop_lut5_I4_O)        0.150    16.318 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.617    16.935    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.326    17.261 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.458    17.719    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.124    17.843 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.824    18.668    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X44Y68         LUT5 (Prop_lut5_I4_O)        0.152    18.820 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.331    19.151    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.332    19.483 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.613    20.096    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I5_O)        0.124    20.220 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.673    20.892    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X46Y70         LUT6 (Prop_lut6_I5_O)        0.124    21.016 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.639    21.655    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.118    21.773 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.484    22.257    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X44Y73         LUT5 (Prop_lut5_I4_O)        0.320    22.577 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.558    23.135    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.320    23.455 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.572    24.028    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X41Y73         LUT5 (Prop_lut5_I4_O)        0.320    24.348 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.419    24.766    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X43Y73         LUT5 (Prop_lut5_I4_O)        0.321    25.087 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.595    25.682    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X45Y72         LUT5 (Prop_lut5_I4_O)        0.326    26.008 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.434    26.442    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X46Y72         LUT6 (Prop_lut6_I3_O)        0.326    26.768 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.707    27.475    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    27.599 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.610    28.208    sm/M_alum_out[31]
    SLICE_X45Y71         LUT6 (Prop_lut6_I4_O)        0.124    28.332 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           0.781    29.113    sm/D_states_q[7]_i_25_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I1_O)        0.124    29.237 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.844    30.081    sm/accel_edge/D_states_q_reg[4]_rep__1_1
    SLICE_X55Y68         LUT6 (Prop_lut6_I3_O)        0.124    30.205 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=26, routed)          1.116    31.321    sm/accel_edge_n_0
    SLICE_X65Y64         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.504   104.908    sm/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
                         clock pessimism              0.258   105.166    
                         clock uncertainty           -0.035   105.131    
    SLICE_X65Y64         FDRE (Setup_fdre_C_CE)      -0.205   104.926    sm/D_states_q_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                        104.926    
                         arrival time                         -31.321    
  -------------------------------------------------------------------
                         slack                                 73.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.582     1.526    sr2/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.883    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.039    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.539    
    SLICE_X60Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.582     1.526    sr2/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.883    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.039    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.539    
    SLICE_X60Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.582     1.526    sr2/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.883    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.039    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.539    
    SLICE_X60Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.484%)  route 0.216ns (60.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.582     1.526    sr2/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.216     1.883    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.850     2.039    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y71         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.539    
    SLICE_X60Y71         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.849    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.213%)  route 0.259ns (64.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.259     1.927    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X64Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.213%)  route 0.259ns (64.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.259     1.927    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X64Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.213%)  route 0.259ns (64.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.259     1.927    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X64Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.213%)  route 0.259ns (64.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.583     1.527    sr1/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.259     1.927    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.852     2.042    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y70         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X64Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.825%)  route 0.289ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.586     1.530    sr3/clk_IBUF_BUFG
    SLICE_X62Y68         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.959    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.853     2.042    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.873    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.825%)  route 0.289ns (67.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.586     1.530    sr3/clk_IBUF_BUFG
    SLICE_X62Y68         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.959    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.853     2.042    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y68         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.563    
    SLICE_X60Y68         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.873    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y25   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y64   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X45Y65   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y69   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y71   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y71   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y70   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y71   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y71   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       93.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.118ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 0.704ns (10.934%)  route 5.735ns (89.066%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=98, routed)          3.580     9.241    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.124     9.365 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.526    10.891    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.015 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.629    11.644    fifo_reset_cond/AS[0]
    SLICE_X61Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494   104.898    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.156    
                         clock uncertainty           -0.035   105.121    
    SLICE_X61Y72         FDPE (Recov_fdpe_C_PRE)     -0.359   104.762    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.762    
                         arrival time                         -11.644    
  -------------------------------------------------------------------
                         slack                                 93.118    

Slack (MET) :             93.118ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 0.704ns (10.934%)  route 5.735ns (89.066%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=98, routed)          3.580     9.241    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.124     9.365 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.526    10.891    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.015 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.629    11.644    fifo_reset_cond/AS[0]
    SLICE_X61Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494   104.898    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.156    
                         clock uncertainty           -0.035   105.121    
    SLICE_X61Y72         FDPE (Recov_fdpe_C_PRE)     -0.359   104.762    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.762    
                         arrival time                         -11.644    
  -------------------------------------------------------------------
                         slack                                 93.118    

Slack (MET) :             93.118ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 0.704ns (10.934%)  route 5.735ns (89.066%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=98, routed)          3.580     9.241    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.124     9.365 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.526    10.891    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.015 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.629    11.644    fifo_reset_cond/AS[0]
    SLICE_X61Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494   104.898    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.156    
                         clock uncertainty           -0.035   105.121    
    SLICE_X61Y72         FDPE (Recov_fdpe_C_PRE)     -0.359   104.762    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.762    
                         arrival time                         -11.644    
  -------------------------------------------------------------------
                         slack                                 93.118    

Slack (MET) :             93.118ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 0.704ns (10.934%)  route 5.735ns (89.066%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.621     5.205    sm/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  sm/D_states_q_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  sm/D_states_q_reg[4]_rep__1/Q
                         net (fo=98, routed)          3.580     9.241    sm/D_states_q_reg[4]_rep__1_n_0
    SLICE_X49Y73         LUT2 (Prop_lut2_I0_O)        0.124     9.365 r  sm/D_stage_q[3]_i_2/O
                         net (fo=5, routed)           1.526    10.891    sm/D_stage_q[3]_i_2_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    11.015 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.629    11.644    fifo_reset_cond/AS[0]
    SLICE_X61Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494   104.898    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.156    
                         clock uncertainty           -0.035   105.121    
    SLICE_X61Y72         FDPE (Recov_fdpe_C_PRE)     -0.359   104.762    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.762    
                         arrival time                         -11.644    
  -------------------------------------------------------------------
                         slack                                 93.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.209ns (21.386%)  route 0.768ns (78.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X64Y68         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.164     1.694 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=96, routed)          0.544     2.238    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.283 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.224     2.507    fifo_reset_cond/AS[0]
    SLICE_X61Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X61Y72         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.209ns (21.386%)  route 0.768ns (78.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X64Y68         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.164     1.694 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=96, routed)          0.544     2.238    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.283 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.224     2.507    fifo_reset_cond/AS[0]
    SLICE_X61Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X61Y72         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.209ns (21.386%)  route 0.768ns (78.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X64Y68         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.164     1.694 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=96, routed)          0.544     2.238    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.283 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.224     2.507    fifo_reset_cond/AS[0]
    SLICE_X61Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X61Y72         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.209ns (21.386%)  route 0.768ns (78.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.586     1.530    sm/clk_IBUF_BUFG
    SLICE_X64Y68         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDSE (Prop_fdse_C_Q)         0.164     1.694 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=96, routed)          0.544     2.238    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.045     2.283 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.224     2.507    fifo_reset_cond/AS[0]
    SLICE_X61Y72         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.849     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X61Y72         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X61Y72         FDPE (Remov_fdpe_C_PRE)     -0.095     1.464    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  1.043    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.213ns  (logic 11.194ns (30.912%)  route 25.018ns (69.088%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.518     5.648 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.757     7.405    L_reg/M_sm_pac[4]
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.555 f  L_reg/L_5e31d348_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.958     8.513    L_reg/L_5e31d348_remainder0_carry_i_25_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.326     8.839 f  L_reg/L_5e31d348_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.814     9.652    L_reg/L_5e31d348_remainder0_carry_i_12_n_0
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.150     9.802 f  L_reg/L_5e31d348_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.851    10.654    L_reg/L_5e31d348_remainder0_carry_i_20_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.326    10.980 r  L_reg/L_5e31d348_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.956    11.935    L_reg/L_5e31d348_remainder0_carry_i_10_n_0
    SLICE_X34Y59         LUT4 (Prop_lut4_I1_O)        0.124    12.059 r  L_reg/L_5e31d348_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.059    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.702 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_carry/O[3]
                         net (fo=1, routed)           0.688    13.390    L_reg/L_5e31d348_remainder0[3]
    SLICE_X35Y59         LUT4 (Prop_lut4_I1_O)        0.307    13.697 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.151    14.848    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    14.972 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           1.026    15.998    L_reg/i__carry__1_i_15_n_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I3_O)        0.152    16.150 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.848    16.998    L_reg/i__carry__1_i_9_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.326    17.324 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.802    18.126    L_reg/i__carry_i_19_n_0
    SLICE_X30Y60         LUT3 (Prop_lut3_I0_O)        0.146    18.272 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.124    19.395    L_reg/i__carry_i_11_n_0
    SLICE_X31Y56         LUT2 (Prop_lut2_I1_O)        0.328    19.723 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.607    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X32Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.285 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.941    22.227    L_reg/L_5e31d348_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.530 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.963    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X33Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.087 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.130    24.217    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_0
    SLICE_X28Y59         LUT2 (Prop_lut2_I0_O)        0.124    24.341 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.850    25.191    L_reg/i__carry_i_13_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I1_O)        0.124    25.315 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.817    26.132    L_reg/i__carry_i_18_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.256 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.975    27.231    L_reg/i__carry_i_13_n_0
    SLICE_X31Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.383 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    28.240    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.572 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.572    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.105 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.105    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.222 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.222    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.537 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.395    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y58         LUT6 (Prop_lut6_I0_O)        0.307    30.702 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.854    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.978 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.754    31.731    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.855 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.806    32.661    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.124    32.785 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.985    33.770    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X34Y56         LUT4 (Prop_lut4_I3_O)        0.124    33.894 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.881    37.774    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.343 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.343    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.048ns  (logic 11.199ns (31.068%)  route 24.848ns (68.932%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.518     5.648 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.757     7.405    L_reg/M_sm_pac[4]
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.555 f  L_reg/L_5e31d348_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.958     8.513    L_reg/L_5e31d348_remainder0_carry_i_25_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.326     8.839 f  L_reg/L_5e31d348_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.814     9.652    L_reg/L_5e31d348_remainder0_carry_i_12_n_0
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.150     9.802 f  L_reg/L_5e31d348_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.851    10.654    L_reg/L_5e31d348_remainder0_carry_i_20_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.326    10.980 r  L_reg/L_5e31d348_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.956    11.935    L_reg/L_5e31d348_remainder0_carry_i_10_n_0
    SLICE_X34Y59         LUT4 (Prop_lut4_I1_O)        0.124    12.059 r  L_reg/L_5e31d348_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.059    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.702 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_carry/O[3]
                         net (fo=1, routed)           0.688    13.390    L_reg/L_5e31d348_remainder0[3]
    SLICE_X35Y59         LUT4 (Prop_lut4_I1_O)        0.307    13.697 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.151    14.848    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    14.972 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           1.026    15.998    L_reg/i__carry__1_i_15_n_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I3_O)        0.152    16.150 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.848    16.998    L_reg/i__carry__1_i_9_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.326    17.324 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.802    18.126    L_reg/i__carry_i_19_n_0
    SLICE_X30Y60         LUT3 (Prop_lut3_I0_O)        0.146    18.272 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.124    19.395    L_reg/i__carry_i_11_n_0
    SLICE_X31Y56         LUT2 (Prop_lut2_I1_O)        0.328    19.723 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.607    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X32Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.285 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.941    22.227    L_reg/L_5e31d348_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.530 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.963    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X33Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.087 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.130    24.217    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_0
    SLICE_X28Y59         LUT2 (Prop_lut2_I0_O)        0.124    24.341 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.850    25.191    L_reg/i__carry_i_13_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I1_O)        0.124    25.315 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.817    26.132    L_reg/i__carry_i_18_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.256 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.975    27.231    L_reg/i__carry_i_13_n_0
    SLICE_X31Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.383 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    28.240    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.572 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.572    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.105 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.105    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.222 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.222    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.537 f  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.395    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y58         LUT6 (Prop_lut6_I0_O)        0.307    30.702 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.854    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.978 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.754    31.731    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.855 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.806    32.661    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.124    32.785 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.975    33.760    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X34Y56         LUT3 (Prop_lut3_I2_O)        0.124    33.884 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.720    37.604    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.178 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.178    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.033ns  (logic 12.213ns (33.892%)  route 23.821ns (66.108%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.419     5.549 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.470     7.019    L_reg/M_sm_pbc[8]
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.327     7.346 r  L_reg/L_5e31d348_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.806     8.151    L_reg/L_5e31d348_remainder0_carry_i_26__0_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.326     8.477 f  L_reg/L_5e31d348_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.825     9.302    L_reg/L_5e31d348_remainder0_carry_i_13__0_n_0
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.152     9.454 f  L_reg/L_5e31d348_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.682    10.136    L_reg/L_5e31d348_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.360    10.496 r  L_reg/L_5e31d348_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.832    11.329    L_reg/L_5e31d348_remainder0_carry_i_10__0_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I1_O)        0.326    11.655 r  L_reg/L_5e31d348_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.655    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.188 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.188    bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.305 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.305    bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.544 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.151    13.695    L_reg/L_5e31d348_remainder0_1[10]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.301    13.996 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.863    14.859    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I0_O)        0.124    14.983 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.847    15.830    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.954 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.844    16.798    L_reg/i__carry_i_16__2_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.152    16.950 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.713    17.663    L_reg/i__carry_i_20__2_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.374    18.037 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.120    19.157    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.328    19.485 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.467    19.952    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.459 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.459    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.573 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.573    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.886 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.829    21.715    L_reg/L_5e31d348_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.021 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.636    22.657    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124    22.781 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.156    23.937    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I0_O)        0.124    24.061 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.144    25.206    L_reg/i__carry_i_13__1_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.150    25.356 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.997    26.353    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.328    26.681 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.668    27.348    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.500 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.864    28.364    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.696 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.696    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.246 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.246    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.360 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.360    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.673 f  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.860    30.533    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.306    30.839 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    31.291    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.415 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    32.231    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.124    32.355 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.612    32.968    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124    33.092 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.160    34.251    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I2_O)        0.152    34.403 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.006    37.410    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    41.163 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.163    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.938ns  (logic 12.168ns (33.857%)  route 23.771ns (66.143%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.419     5.549 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.470     7.019    L_reg/M_sm_pbc[8]
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.327     7.346 r  L_reg/L_5e31d348_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.806     8.151    L_reg/L_5e31d348_remainder0_carry_i_26__0_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.326     8.477 f  L_reg/L_5e31d348_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.825     9.302    L_reg/L_5e31d348_remainder0_carry_i_13__0_n_0
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.152     9.454 f  L_reg/L_5e31d348_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.682    10.136    L_reg/L_5e31d348_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.360    10.496 r  L_reg/L_5e31d348_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.832    11.329    L_reg/L_5e31d348_remainder0_carry_i_10__0_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I1_O)        0.326    11.655 r  L_reg/L_5e31d348_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.655    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.188 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.188    bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.305 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.305    bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.544 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.151    13.695    L_reg/L_5e31d348_remainder0_1[10]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.301    13.996 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.863    14.859    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I0_O)        0.124    14.983 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.847    15.830    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.954 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.844    16.798    L_reg/i__carry_i_16__2_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.152    16.950 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.713    17.663    L_reg/i__carry_i_20__2_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.374    18.037 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.120    19.157    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.328    19.485 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.467    19.952    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.459 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.459    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.573 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.573    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.886 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.829    21.715    L_reg/L_5e31d348_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.021 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.636    22.657    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124    22.781 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.156    23.937    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I0_O)        0.124    24.061 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.144    25.206    L_reg/i__carry_i_13__1_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.150    25.356 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.997    26.353    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.328    26.681 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.668    27.348    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.500 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.864    28.364    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.696 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.696    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.246 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.246    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.360 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.360    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.673 f  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.860    30.533    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.306    30.839 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    31.291    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.415 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    32.231    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.124    32.355 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.612    32.968    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124    33.092 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.167    34.259    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I2_O)        0.152    34.411 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.949    37.360    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    41.068 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.068    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.821ns  (logic 11.975ns (33.429%)  route 23.847ns (66.571%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.419     5.549 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.470     7.019    L_reg/M_sm_pbc[8]
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.327     7.346 r  L_reg/L_5e31d348_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.806     8.151    L_reg/L_5e31d348_remainder0_carry_i_26__0_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.326     8.477 f  L_reg/L_5e31d348_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.825     9.302    L_reg/L_5e31d348_remainder0_carry_i_13__0_n_0
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.152     9.454 f  L_reg/L_5e31d348_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.682    10.136    L_reg/L_5e31d348_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.360    10.496 r  L_reg/L_5e31d348_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.832    11.329    L_reg/L_5e31d348_remainder0_carry_i_10__0_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I1_O)        0.326    11.655 r  L_reg/L_5e31d348_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.655    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.188 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.188    bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.305 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.305    bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.544 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.151    13.695    L_reg/L_5e31d348_remainder0_1[10]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.301    13.996 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.863    14.859    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I0_O)        0.124    14.983 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.847    15.830    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.954 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.844    16.798    L_reg/i__carry_i_16__2_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.152    16.950 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.713    17.663    L_reg/i__carry_i_20__2_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.374    18.037 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.120    19.157    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.328    19.485 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.467    19.952    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.459 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.459    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.573 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.573    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.886 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.829    21.715    L_reg/L_5e31d348_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.021 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.636    22.657    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124    22.781 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.156    23.937    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I0_O)        0.124    24.061 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.144    25.206    L_reg/i__carry_i_13__1_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.150    25.356 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.997    26.353    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.328    26.681 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.668    27.348    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.500 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.864    28.364    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.696 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.696    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.246 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.246    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.360 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.360    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.673 f  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.860    30.533    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.306    30.839 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    31.291    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.415 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    32.231    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.124    32.355 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.612    32.968    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I3_O)        0.124    33.092 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.167    34.259    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I3_O)        0.124    34.383 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.025    37.408    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.951 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.951    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.817ns  (logic 11.391ns (31.803%)  route 24.426ns (68.197%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.518     5.648 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.757     7.405    L_reg/M_sm_pac[4]
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.555 f  L_reg/L_5e31d348_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.958     8.513    L_reg/L_5e31d348_remainder0_carry_i_25_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.326     8.839 f  L_reg/L_5e31d348_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.814     9.652    L_reg/L_5e31d348_remainder0_carry_i_12_n_0
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.150     9.802 f  L_reg/L_5e31d348_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.851    10.654    L_reg/L_5e31d348_remainder0_carry_i_20_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.326    10.980 r  L_reg/L_5e31d348_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.956    11.935    L_reg/L_5e31d348_remainder0_carry_i_10_n_0
    SLICE_X34Y59         LUT4 (Prop_lut4_I1_O)        0.124    12.059 r  L_reg/L_5e31d348_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.059    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.702 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_carry/O[3]
                         net (fo=1, routed)           0.688    13.390    L_reg/L_5e31d348_remainder0[3]
    SLICE_X35Y59         LUT4 (Prop_lut4_I1_O)        0.307    13.697 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.151    14.848    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    14.972 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           1.026    15.998    L_reg/i__carry__1_i_15_n_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I3_O)        0.152    16.150 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.848    16.998    L_reg/i__carry__1_i_9_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.326    17.324 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.802    18.126    L_reg/i__carry_i_19_n_0
    SLICE_X30Y60         LUT3 (Prop_lut3_I0_O)        0.146    18.272 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.124    19.395    L_reg/i__carry_i_11_n_0
    SLICE_X31Y56         LUT2 (Prop_lut2_I1_O)        0.328    19.723 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.607    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X32Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.285 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.941    22.227    L_reg/L_5e31d348_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.530 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.963    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X33Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.087 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.130    24.217    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_0
    SLICE_X28Y59         LUT2 (Prop_lut2_I0_O)        0.124    24.341 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.850    25.191    L_reg/i__carry_i_13_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I1_O)        0.124    25.315 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.817    26.132    L_reg/i__carry_i_18_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.256 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.975    27.231    L_reg/i__carry_i_13_n_0
    SLICE_X31Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.383 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    28.240    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.572 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.572    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.105 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.105    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.222 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.222    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.537 f  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.395    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y58         LUT6 (Prop_lut6_I0_O)        0.307    30.702 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.854    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.978 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.754    31.731    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.855 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.806    32.661    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.124    32.785 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.125    33.910    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X39Y56         LUT4 (Prop_lut4_I3_O)        0.152    34.062 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.148    37.210    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.737    40.947 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.947    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.762ns  (logic 11.432ns (31.966%)  route 24.330ns (68.034%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.518     5.648 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.757     7.405    L_reg/M_sm_pac[4]
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.555 f  L_reg/L_5e31d348_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.958     8.513    L_reg/L_5e31d348_remainder0_carry_i_25_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.326     8.839 f  L_reg/L_5e31d348_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.814     9.652    L_reg/L_5e31d348_remainder0_carry_i_12_n_0
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.150     9.802 f  L_reg/L_5e31d348_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.851    10.654    L_reg/L_5e31d348_remainder0_carry_i_20_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.326    10.980 r  L_reg/L_5e31d348_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.956    11.935    L_reg/L_5e31d348_remainder0_carry_i_10_n_0
    SLICE_X34Y59         LUT4 (Prop_lut4_I1_O)        0.124    12.059 r  L_reg/L_5e31d348_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.059    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.702 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_carry/O[3]
                         net (fo=1, routed)           0.688    13.390    L_reg/L_5e31d348_remainder0[3]
    SLICE_X35Y59         LUT4 (Prop_lut4_I1_O)        0.307    13.697 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.151    14.848    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    14.972 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           1.026    15.998    L_reg/i__carry__1_i_15_n_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I3_O)        0.152    16.150 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.848    16.998    L_reg/i__carry__1_i_9_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.326    17.324 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.802    18.126    L_reg/i__carry_i_19_n_0
    SLICE_X30Y60         LUT3 (Prop_lut3_I0_O)        0.146    18.272 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.124    19.395    L_reg/i__carry_i_11_n_0
    SLICE_X31Y56         LUT2 (Prop_lut2_I1_O)        0.328    19.723 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.607    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X32Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.285 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.941    22.227    L_reg/L_5e31d348_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.530 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.963    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X33Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.087 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.130    24.217    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_0
    SLICE_X28Y59         LUT2 (Prop_lut2_I0_O)        0.124    24.341 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.850    25.191    L_reg/i__carry_i_13_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I1_O)        0.124    25.315 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.817    26.132    L_reg/i__carry_i_18_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.256 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.975    27.231    L_reg/i__carry_i_13_n_0
    SLICE_X31Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.383 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    28.240    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.572 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.572    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.105 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.105    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.222 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.222    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.537 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.395    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y58         LUT6 (Prop_lut6_I0_O)        0.307    30.702 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.854    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.978 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.754    31.731    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.855 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.806    32.661    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.124    32.785 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.985    33.770    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X34Y56         LUT4 (Prop_lut4_I3_O)        0.150    33.920 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.193    37.112    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    40.892 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.892    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.690ns  (logic 11.976ns (33.556%)  route 23.714ns (66.444%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.419     5.549 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.470     7.019    L_reg/M_sm_pbc[8]
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.327     7.346 r  L_reg/L_5e31d348_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.806     8.151    L_reg/L_5e31d348_remainder0_carry_i_26__0_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.326     8.477 f  L_reg/L_5e31d348_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.825     9.302    L_reg/L_5e31d348_remainder0_carry_i_13__0_n_0
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.152     9.454 f  L_reg/L_5e31d348_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.682    10.136    L_reg/L_5e31d348_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.360    10.496 r  L_reg/L_5e31d348_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.832    11.329    L_reg/L_5e31d348_remainder0_carry_i_10__0_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I1_O)        0.326    11.655 r  L_reg/L_5e31d348_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.655    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.188 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.188    bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.305 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.305    bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.544 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.151    13.695    L_reg/L_5e31d348_remainder0_1[10]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.301    13.996 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.863    14.859    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I0_O)        0.124    14.983 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.847    15.830    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.954 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.844    16.798    L_reg/i__carry_i_16__2_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.152    16.950 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.713    17.663    L_reg/i__carry_i_20__2_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.374    18.037 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.120    19.157    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.328    19.485 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.467    19.952    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.459 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.459    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.573 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.573    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.886 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.829    21.715    L_reg/L_5e31d348_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.021 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.636    22.657    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124    22.781 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.156    23.937    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I0_O)        0.124    24.061 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.144    25.206    L_reg/i__carry_i_13__1_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.150    25.356 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.997    26.353    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.328    26.681 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.668    27.348    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.500 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.864    28.364    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.696 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.696    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.246 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.246    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.360 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.360    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.673 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.860    30.533    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.306    30.839 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    31.291    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.415 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    32.231    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.124    32.355 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.333    32.689    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I4_O)        0.124    32.813 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.324    34.137    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.124    34.261 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.014    37.275    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    40.820 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.820    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.645ns  (logic 11.392ns (31.961%)  route 24.252ns (68.039%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.518     5.648 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=20, routed)          1.757     7.405    L_reg/M_sm_pac[4]
    SLICE_X31Y61         LUT2 (Prop_lut2_I1_O)        0.150     7.555 f  L_reg/L_5e31d348_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.958     8.513    L_reg/L_5e31d348_remainder0_carry_i_25_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.326     8.839 f  L_reg/L_5e31d348_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.814     9.652    L_reg/L_5e31d348_remainder0_carry_i_12_n_0
    SLICE_X36Y60         LUT3 (Prop_lut3_I0_O)        0.150     9.802 f  L_reg/L_5e31d348_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.851    10.654    L_reg/L_5e31d348_remainder0_carry_i_20_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.326    10.980 r  L_reg/L_5e31d348_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.956    11.935    L_reg/L_5e31d348_remainder0_carry_i_10_n_0
    SLICE_X34Y59         LUT4 (Prop_lut4_I1_O)        0.124    12.059 r  L_reg/L_5e31d348_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.059    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X34Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.702 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_carry/O[3]
                         net (fo=1, routed)           0.688    13.390    L_reg/L_5e31d348_remainder0[3]
    SLICE_X35Y59         LUT4 (Prop_lut4_I1_O)        0.307    13.697 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=12, routed)          1.151    14.848    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I3_O)        0.124    14.972 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           1.026    15.998    L_reg/i__carry__1_i_15_n_0
    SLICE_X35Y61         LUT5 (Prop_lut5_I3_O)        0.152    16.150 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.848    16.998    L_reg/i__carry__1_i_9_n_0
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.326    17.324 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.802    18.126    L_reg/i__carry_i_19_n_0
    SLICE_X30Y60         LUT3 (Prop_lut3_I0_O)        0.146    18.272 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.124    19.395    L_reg/i__carry_i_11_n_0
    SLICE_X31Y56         LUT2 (Prop_lut2_I1_O)        0.328    19.723 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.607    20.330    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X32Y59         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.837 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.837    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.951 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.951    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.285 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.941    22.227    L_reg/L_5e31d348_remainder0_inferred__1/i__carry__2[1]
    SLICE_X33Y58         LUT5 (Prop_lut5_I4_O)        0.303    22.530 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    22.963    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X33Y58         LUT5 (Prop_lut5_I0_O)        0.124    23.087 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.130    24.217    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_0
    SLICE_X28Y59         LUT2 (Prop_lut2_I0_O)        0.124    24.341 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.850    25.191    L_reg/i__carry_i_13_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I1_O)        0.124    25.315 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.817    26.132    L_reg/i__carry_i_18_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I5_O)        0.124    26.256 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.975    27.231    L_reg/i__carry_i_13_n_0
    SLICE_X31Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.383 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.857    28.240    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.572 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.572    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.105 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.105    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.222 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.222    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.537 r  aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.395    aseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y58         LUT6 (Prop_lut6_I0_O)        0.307    30.702 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    30.854    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y58         LUT6 (Prop_lut6_I1_O)        0.124    30.978 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.754    31.731    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y58         LUT6 (Prop_lut6_I1_O)        0.124    31.855 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.806    32.661    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.124    32.785 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.123    33.908    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X39Y56         LUT4 (Prop_lut4_I2_O)        0.152    34.060 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.976    37.036    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.738    40.775 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.775    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.397ns  (logic 12.158ns (34.348%)  route 23.239ns (65.652%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X43Y66         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.419     5.549 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.470     7.019    L_reg/M_sm_pbc[8]
    SLICE_X43Y61         LUT2 (Prop_lut2_I0_O)        0.327     7.346 r  L_reg/L_5e31d348_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.806     8.151    L_reg/L_5e31d348_remainder0_carry_i_26__0_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I4_O)        0.326     8.477 f  L_reg/L_5e31d348_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.825     9.302    L_reg/L_5e31d348_remainder0_carry_i_13__0_n_0
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.152     9.454 f  L_reg/L_5e31d348_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.682    10.136    L_reg/L_5e31d348_remainder0_carry_i_19__0_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I3_O)        0.360    10.496 r  L_reg/L_5e31d348_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.832    11.329    L_reg/L_5e31d348_remainder0_carry_i_10__0_n_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I1_O)        0.326    11.655 r  L_reg/L_5e31d348_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.655    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.188 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.188    bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.305 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.305    bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry__0_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.544 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.151    13.695    L_reg/L_5e31d348_remainder0_1[10]
    SLICE_X40Y60         LUT5 (Prop_lut5_I0_O)        0.301    13.996 r  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.863    14.859    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X39Y59         LUT4 (Prop_lut4_I0_O)        0.124    14.983 f  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.847    15.830    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I0_O)        0.124    15.954 f  L_reg/i__carry_i_16__2/O
                         net (fo=5, routed)           0.844    16.798    L_reg/i__carry_i_16__2_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I0_O)        0.152    16.950 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.713    17.663    L_reg/i__carry_i_20__2_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.374    18.037 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.120    19.157    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y56         LUT2 (Prop_lut2_I1_O)        0.328    19.485 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.467    19.952    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X40Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.459 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.459    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.573 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.573    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.886 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.829    21.715    L_reg/L_5e31d348_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X39Y59         LUT5 (Prop_lut5_I0_O)        0.306    22.021 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.636    22.657    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X39Y57         LUT5 (Prop_lut5_I0_O)        0.124    22.781 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.156    23.937    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__0/i__carry__0_0
    SLICE_X40Y55         LUT2 (Prop_lut2_I0_O)        0.124    24.061 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.144    25.206    L_reg/i__carry_i_13__1_0
    SLICE_X38Y57         LUT5 (Prop_lut5_I1_O)        0.150    25.356 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.997    26.353    L_reg/i__carry_i_18__1_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.328    26.681 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.668    27.348    L_reg/i__carry_i_13__1_n_0
    SLICE_X40Y56         LUT3 (Prop_lut3_I1_O)        0.152    27.500 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.864    28.364    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X41Y56         LUT5 (Prop_lut5_I0_O)        0.332    28.696 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.696    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.246 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.246    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.360 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.360    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.673 r  bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.860    30.533    bseg_driver/decimal_renderer/L_5e31d348_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.306    30.839 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.452    31.291    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I1_O)        0.124    31.415 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.817    32.231    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y56         LUT3 (Prop_lut3_I1_O)        0.124    32.355 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.333    32.689    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I4_O)        0.124    32.813 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.324    34.137    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X44Y53         LUT4 (Prop_lut4_I1_O)        0.154    34.291 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.539    36.830    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    40.527 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.527    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.363ns (79.765%)  route 0.346ns (20.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.346     2.022    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.244 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.244    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_button_state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.773ns  (logic 1.371ns (77.328%)  route 0.402ns (22.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.592     1.536    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  cond_butt_next_play/D_button_state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  cond_butt_next_play/D_button_state_q_reg/Q
                         net (fo=10, routed)          0.402     2.079    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.309 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.309    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.409ns (79.082%)  route 0.373ns (20.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.373     2.035    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.316 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.316    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.367ns (75.696%)  route 0.439ns (24.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.439     2.115    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.340 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.340    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.404ns (77.222%)  route 0.414ns (22.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.414     2.077    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.353 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.353    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_171305014[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.415ns (73.973%)  route 0.498ns (26.027%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.593     1.537    forLoop_idx_0_171305014[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_171305014[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_171305014[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.146     1.824    forLoop_idx_0_171305014[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.869 r  forLoop_idx_0_171305014[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.352     2.221    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.450 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.450    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.373ns (68.370%)  route 0.635ns (31.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X51Y60         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.635     2.282    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.514 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.514    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_171305014[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.421ns (71.734%)  route 0.560ns (28.266%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.593     1.537    forLoop_idx_0_171305014[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  forLoop_idx_0_171305014[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_171305014[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.157     1.835    forLoop_idx_0_171305014[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X62Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.880 r  forLoop_idx_0_171305014[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.402     2.283    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.517 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.517    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.373ns (68.133%)  route 0.642ns (31.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X52Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.642     2.313    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.521 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.521    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.406ns (68.449%)  route 0.648ns (31.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X52Y61         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.648     2.318    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.560 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.560    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_883703984[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.435ns  (logic 1.502ns (27.641%)  route 3.933ns (72.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.933     5.435    forLoop_idx_0_883703984[0].cond_butt_dirs/sync/D[0]
    SLICE_X60Y72         FDRE                                         r  forLoop_idx_0_883703984[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494     4.898    forLoop_idx_0_883703984[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  forLoop_idx_0_883703984[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_883703984[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.172ns  (logic 1.500ns (29.001%)  route 3.672ns (70.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.672     5.172    forLoop_idx_0_883703984[1].cond_butt_dirs/sync/D[0]
    SLICE_X60Y72         FDRE                                         r  forLoop_idx_0_883703984[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494     4.898    forLoop_idx_0_883703984[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  forLoop_idx_0_883703984[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_883703984[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.883ns  (logic 1.488ns (30.463%)  route 3.396ns (69.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.396     4.883    forLoop_idx_0_883703984[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y52         FDRE                                         r  forLoop_idx_0_883703984[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.509     4.913    forLoop_idx_0_883703984[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  forLoop_idx_0_883703984[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_883703984[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.649ns  (logic 1.490ns (32.041%)  route 3.160ns (67.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.160     4.649    forLoop_idx_0_883703984[2].cond_butt_dirs/sync/D[0]
    SLICE_X59Y52         FDRE                                         r  forLoop_idx_0_883703984[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.509     4.913    forLoop_idx_0_883703984[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  forLoop_idx_0_883703984[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.593ns  (logic 1.617ns (45.020%)  route 1.975ns (54.980%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.975     3.469    cond_butt_next_play/butt_next_play_IBUF
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.124     3.593 r  cond_butt_next_play/D_button_state_q_i_1/O
                         net (fo=1, routed)           0.000     3.593    cond_butt_next_play/D_button_state_q_i_1_n_0
    SLICE_X62Y58         FDRE                                         r  cond_butt_next_play/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.508     4.912    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  cond_butt_next_play/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.216ns  (logic 1.496ns (46.505%)  route 1.720ns (53.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.720     3.216    reset_cond/AS[0]
    SLICE_X65Y75         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y75         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.216ns  (logic 1.496ns (46.505%)  route 1.720ns (53.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.720     3.216    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.216ns  (logic 1.496ns (46.505%)  route 1.720ns (53.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.720     3.216    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.216ns  (logic 1.496ns (46.505%)  route 1.720ns (53.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.720     3.216    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.216ns  (logic 1.496ns (46.505%)  route 1.720ns (53.495%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.720     3.216    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_171305014[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.236ns (34.062%)  route 0.457ns (65.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.457     0.693    forLoop_idx_0_171305014[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y57         FDRE                                         r  forLoop_idx_0_171305014[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.862     2.052    forLoop_idx_0_171305014[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  forLoop_idx_0_171305014[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_171305014[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.230ns (30.909%)  route 0.514ns (69.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.514     0.744    forLoop_idx_0_171305014[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_171305014[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.862     2.052    forLoop_idx_0_171305014[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_171305014[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.263ns (26.654%)  route 0.724ns (73.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.724     0.988    reset_cond/AS[0]
    SLICE_X65Y75         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y75         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.263ns (26.654%)  route 0.724ns (73.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.724     0.988    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.263ns (26.654%)  route 0.724ns (73.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.724     0.988    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.263ns (26.654%)  route 0.724ns (73.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.724     0.988    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.263ns (26.654%)  route 0.724ns (73.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.724     0.988    reset_cond/AS[0]
    SLICE_X64Y75         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y75         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/D_button_state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.306ns (28.335%)  route 0.774ns (71.665%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.774     1.035    cond_butt_next_play/butt_next_play_IBUF
    SLICE_X62Y58         LUT5 (Prop_lut5_I3_O)        0.045     1.080 r  cond_butt_next_play/D_button_state_q_i_1/O
                         net (fo=1, routed)           0.000     1.080    cond_butt_next_play/D_button_state_q_i_1_n_0
    SLICE_X62Y58         FDRE                                         r  cond_butt_next_play/D_button_state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.862     2.052    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y58         FDRE                                         r  cond_butt_next_play/D_button_state_q_reg/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_883703984[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.619%)  route 1.504ns (85.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.504     1.761    forLoop_idx_0_883703984[2].cond_butt_dirs/sync/D[0]
    SLICE_X59Y52         FDRE                                         r  forLoop_idx_0_883703984[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.863     2.052    forLoop_idx_0_883703984[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  forLoop_idx_0_883703984[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_883703984[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.842ns  (logic 0.255ns (13.860%)  route 1.587ns (86.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.587     1.842    forLoop_idx_0_883703984[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y52         FDRE                                         r  forLoop_idx_0_883703984[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.863     2.052    forLoop_idx_0_883703984[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  forLoop_idx_0_883703984[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





