
*** Running vivado
    with args -log design_1_StreamingDataflowPar_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_StreamingDataflowPar_0_0.tcl


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Apr  6 18:13:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_StreamingDataflowPar_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/Documents/zynq_ai'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/emre/Documents/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_StreamingDataflowPar_0_0
Command: synth_design -top design_1_StreamingDataflowPar_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 121284
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1890.305 ; gain = 418.828 ; free physical = 7304 ; free virtual = 10866
---------------------------------------------------------------------------------
WARNING: [Synth 8-10636] default field of an assignment pattern cannot contain another assignment pattern [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:73]
WARNING: [Synth 8-10592] closing label :memstream_axi_wrapper is only allowed in SystemVerilog mode [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:123]
WARNING: [Synth 8-10592] closing label :memstream_axi_wrapper is only allowed in SystemVerilog mode [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:123]
INFO: [Synth 8-6157] synthesizing module 'design_1_StreamingDataflowPar_0_0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/synth/design_1_StreamingDataflowPar_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0_flow_control_loop_pipe_sequential_init' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0_regslice_both' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0_regslice_both' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_LabelSelect_hls_0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_imp_BWPU8W' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/project_StreamingDataflowPartition_1_MVAU_hls_0/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_sparsemux_1569_10_8_1_1' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_sparsemux_1569_10_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_sparsemux_1569_10_8_1_1' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_sparsemux_1569_10_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_flow_control_loop_pipe_sequential_init' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_regslice_both' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_regslice_both' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi_wrapper' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_if' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:31]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_if' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'ip_addr' does not match port width (18) of module 'axi4lite_if' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:105]
INFO: [Synth 8-6157] synthesizing module 'memstream' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:33]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_0_vpjpp7ae/memblock.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'memstream' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi_wrapper' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0.v:53]
WARNING: [Synth 8-7071] port 'awready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:130]
WARNING: [Synth 8-7071] port 'wready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:130]
WARNING: [Synth 8-7071] port 'bvalid' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:130]
WARNING: [Synth 8-7071] port 'bresp' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:130]
WARNING: [Synth 8-7071] port 'arready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:130]
WARNING: [Synth 8-7071] port 'rvalid' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:130]
WARNING: [Synth 8-7071] port 'rresp' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:130]
WARNING: [Synth 8-7071] port 'rdata' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:130]
WARNING: [Synth 8-7023] instance 'StreamingDataflowPartition_1_MVAU_hls_0_wstrm' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0' has 24 connections declared, but only 16 given [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:130]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_0_imp_BWPU8W' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_imp_KIE98K' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:149]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/project_StreamingDataflowPartition_1_MVAU_hls_1/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_sparsemux_129_6_4_1_1' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_sparsemux_129_6_4_1_1.v:9]
INFO: [Synth 8-226] default block is never used [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_sparsemux_129_6_4_1_1.v:415]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_sparsemux_129_6_4_1_1' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_sparsemux_129_6_4_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_flow_control_loop_pipe_sequential_init' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_flow_control_loop_pipe_sequential_init' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_regslice_both' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_regslice_both' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi_wrapper__parameterized0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi__parameterized0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_if__parameterized0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:31]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_if__parameterized0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'ip_addr' does not match port width (14) of module 'axi4lite_if__parameterized0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:105]
INFO: [Synth 8-6157] synthesizing module 'memstream__parameterized0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:33]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_1_2hlhfuts/memblock.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'memstream__parameterized0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi__parameterized0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi_wrapper__parameterized0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0.v:53]
WARNING: [Synth 8-7071] port 'awready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:191]
WARNING: [Synth 8-7071] port 'wready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:191]
WARNING: [Synth 8-7071] port 'bvalid' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:191]
WARNING: [Synth 8-7071] port 'bresp' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:191]
WARNING: [Synth 8-7071] port 'arready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:191]
WARNING: [Synth 8-7071] port 'rvalid' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:191]
WARNING: [Synth 8-7071] port 'rresp' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:191]
WARNING: [Synth 8-7071] port 'rdata' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:191]
WARNING: [Synth 8-7023] instance 'StreamingDataflowPartition_1_MVAU_hls_1_wstrm' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0' has 24 connections declared, but only 16 given [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:191]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_1_imp_KIE98K' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:149]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_imp_1TQ8MQW' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:210]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/project_StreamingDataflowPartition_1_MVAU_hls_2/sol1/impl/ip/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1.v:9]
INFO: [Synth 8-226] default block is never used [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1.v:415]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_sparsemux_129_6_4_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1.v:54]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_flow_control_loop_pipe_sequential_init' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_flow_control_loop_pipe_sequential_init' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v:9]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_regslice_both' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_regslice_both' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi_wrapper__parameterized1' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6157] synthesizing module 'memstream_axi__parameterized1' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6157] synthesizing module 'axi4lite_if__parameterized1' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:31]
INFO: [Synth 8-6155] done synthesizing module 'axi4lite_if__parameterized1' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:31]
WARNING: [Synth 8-689] width (32) of port connection 'ip_addr' does not match port width (12) of module 'axi4lite_if__parameterized1' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:105]
INFO: [Synth 8-6157] synthesizing module 'memstream__parameterized1' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:33]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '/tmp/finn_dev_emre/code_gen_ipgen_StreamingDataflowPartition_1_MVAU_hls_2_738qp6bw/memblock.dat'; please make sure the file is added to project and has read permission, ignoring [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'memstream__parameterized1' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi__parameterized1' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'memstream_axi_wrapper__parameterized1' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream_axi_wrapper.v:33]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0.v:53]
WARNING: [Synth 8-7071] port 'awready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:252]
WARNING: [Synth 8-7071] port 'wready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:252]
WARNING: [Synth 8-7071] port 'bvalid' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:252]
WARNING: [Synth 8-7071] port 'bresp' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:252]
WARNING: [Synth 8-7071] port 'arready' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:252]
WARNING: [Synth 8-7071] port 'rvalid' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:252]
WARNING: [Synth 8-7071] port 'rresp' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:252]
WARNING: [Synth 8-7071] port 'rdata' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' is unconnected for instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:252]
WARNING: [Synth 8-7023] instance 'StreamingDataflowPartition_1_MVAU_hls_2_wstrm' of module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0' has 24 connections declared, but only 16 given [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:252]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_MVAU_hls_2_imp_1TQ8MQW' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:210]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ipshared/bfe2/src/StreamingDataflowPartition_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_StreamingDataflowPar_0_0' (0#1) [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/synth/design_1_StreamingDataflowPar_0_0.v:53]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:23]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element wready_reg was removed.  [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:135]
WARNING: [Synth 8-6014] Unused sequential element internal_wack_reg was removed.  [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'no_fold.ip_wdata_wide_reg' and it is trimmed from '32' to '8' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'internal_wdata_reg' and it is trimmed from '32' to '8' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:129]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:23]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element wready_reg was removed.  [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:135]
WARNING: [Synth 8-6014] Unused sequential element internal_wack_reg was removed.  [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'no_fold.ip_wdata_wide_reg' and it is trimmed from '32' to '8' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'internal_wdata_reg' and it is trimmed from '32' to '8' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:129]
WARNING: [Synth 8-6014] Unused sequential element blkStage1.Ptr_reg[0][lst] was removed.  [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:86]
WARNING: [Synth 8-6014] Unused sequential element blkStage1.Ptr_reg[1][lst] was removed.  [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:106]
WARNING: [Synth 8-6014] Unused sequential element blkStage2.Ptr_reg[2][lst] was removed.  [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/memstream.sv:141]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-3848] Net rom0 in module/entity StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R does not have driver. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v:23]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element wready_reg was removed.  [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:135]
WARNING: [Synth 8-6014] Unused sequential element internal_wack_reg was removed.  [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'no_fold.ip_wdata_wide_reg' and it is trimmed from '32' to '8' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:164]
WARNING: [Synth 8-3936] Found unconnected internal register 'internal_wdata_reg' and it is trimmed from '32' to '8' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:129]
WARNING: [Synth 8-7129] Port config_address[31] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[30] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[29] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[28] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[27] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[26] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[25] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[24] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[23] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[22] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[21] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[20] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[19] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[18] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[17] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[16] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[15] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[14] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[13] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[12] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[11] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port config_address[10] in module memstream__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[2] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[1] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[0] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[31] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[30] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[29] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[28] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[27] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[26] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[25] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[24] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[23] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[22] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[21] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[20] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[19] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[18] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[17] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[16] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[15] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[14] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[13] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[12] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[11] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[10] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[9] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wdata[8] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[3] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[2] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[1] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wstrb[0] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[2] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[1] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[0] in module axi4lite_if__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[3] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[2] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[1] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[0] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[3] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[2] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[1] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[0] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[3] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[2] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[1] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[0] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[3] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[2] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[1] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[0] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[3] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[2] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[1] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[0] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[3] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[2] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[1] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[0] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[3] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[2] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[1] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[0] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[3] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[2] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[1] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[0] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[3] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[2] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port address0[1] in module StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.086 ; gain = 668.609 ; free physical = 7026 ; free virtual = 10592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.086 ; gain = 668.609 ; free physical = 7026 ; free virtual = 10592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2140.086 ; gain = 668.609 ; free physical = 7026 ; free virtual = 10592
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2182.141 ; gain = 14.055 ; free physical = 7027 ; free virtual = 10593
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/design_1_StreamingDataflowPar_0_0_ooc.xdc] for cell 'inst'
WARNING: [Constraints 18-619] A clock with name 'ap_clk' already exists, overwriting the previous clock with the same name. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/design_1_StreamingDataflowPar_0_0_ooc.xdc:55]
Finished Parsing XDC File [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/design_1_StreamingDataflowPar_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/emre/projectZed/projectZed.runs/design_1_StreamingDataflowPar_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/emre/projectZed/projectZed.runs/design_1_StreamingDataflowPar_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.789 ; gain = 0.000 ; free physical = 6561 ; free virtual = 10127
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2778.727 ; gain = 5.938 ; free physical = 6561 ; free virtual = 10127
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2778.727 ; gain = 1307.250 ; free physical = 6531 ; free virtual = 10097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2786.730 ; gain = 1315.254 ; free physical = 6531 ; free virtual = 10097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/emre/projectZed/projectZed.runs/design_1_StreamingDataflowPar_0_0_synth_1/dont_touch.xdc, line 32).
Applied set_property KEEP_HIERARCHY = SOFT for inst/StreamingDataflowPartition_1_LabelSelect_hls_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/StreamingDataflowPartition_1_MVAU_hls_2/StreamingDataflowPartition_1_MVAU_hls_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/StreamingDataflowPartition_1_MVAU_hls_1/StreamingDataflowPartition_1_MVAU_hls_1_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/StreamingDataflowPartition_1_MVAU_hls_1/StreamingDataflowPartition_1_MVAU_hls_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0_wstrm. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/StreamingDataflowPartition_1_MVAU_hls_0/StreamingDataflowPartition_1_MVAU_hls_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2786.730 ; gain = 1315.254 ; free physical = 6531 ; free virtual = 10097
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'StreamingDataflowPartition_1_LabelSelect_hls_0_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_19757_pp0_iter2_reg_reg' and it is trimmed from '32' to '6' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:5390]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_19757_pp0_iter1_reg_reg' and it is trimmed from '32' to '6' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:5380]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_19757_reg' and it is trimmed from '32' to '6' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v:5360]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4lite_if'
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_2607_pp0_iter2_reg_reg' and it is trimmed from '32' to '6' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v:1068]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_2607_pp0_iter1_reg_reg' and it is trimmed from '32' to '6' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v:1058]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_2607_reg' and it is trimmed from '32' to '6' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v:1048]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4lite_if__parameterized0'
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_2633_pp0_iter2_reg_reg' and it is trimmed from '32' to '4' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v:1074]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_2633_pp0_iter1_reg_reg' and it is trimmed from '32' to '4' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v:1064]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_2_reg_2633_reg' and it is trimmed from '32' to '4' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v:1054]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter3_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter4_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter5_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_regslice_both'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi4lite_if__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'StreamingDataflowPartition_1_LabelSelect_hls_0_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'StreamingDataflowPartition_1_MVAU_hls_0_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_WRITE |                               01 |                               10
              STATE_READ |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi4lite_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'StreamingDataflowPartition_1_MVAU_hls_1_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_WRITE |                               01 |                               10
              STATE_READ |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi4lite_if__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter2_fsm_state0 |                               01 |                               01
  ap_ST_iter2_fsm_state3 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter2_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter3_fsm_state0 |                               01 |                               01
  ap_ST_iter3_fsm_state4 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter3_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter4_fsm_state0 |                               01 |                               01
  ap_ST_iter4_fsm_state5 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter4_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter5_fsm_state0 |                               01 |                               01
  ap_ST_iter5_fsm_state6 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter5_fsm_reg' in module 'StreamingDataflowPartition_1_MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'StreamingDataflowPartition_1_MVAU_hls_2_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_WRITE |                               01 |                               10
              STATE_READ |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi4lite_if__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2786.730 ; gain = 1315.254 ; free physical = 6521 ; free virtual = 10091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
	  15 Input    4 Bit       Adders := 2     
	   4 Input    3 Bit       Adders := 2     
	   7 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 45    
+---Registers : 
	               32 Bit    Registers := 12    
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 827   
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 143   
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 122   
+---RAMs : 
	             392K Bit	(50176 X 8 bit)          RAMs := 1     
	              32K Bit	(4096 X 8 bit)          RAMs := 1     
	               5K Bit	(640 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 4     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 24    
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 8     
	   6 Input    4 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 155   
	   4 Input    2 Bit        Muxes := 44    
	   3 Input    2 Bit        Muxes := 18    
	   2 Input    1 Bit        Muxes := 94    
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/regslice_both_in0_V_U/data_p1_reg' and it is trimmed from '8' to '4' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_regslice_both.v:41]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/regslice_both_in0_V_U/data_p2_reg' and it is trimmed from '8' to '4' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_LabelSelect_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_LabelSelect_hls_0_regslice_both.v:63]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_0_mac_muladd_8ns_4s_32s_32_4_1.v:36]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/core/config_if/ip_addr_reg' and it is trimmed from '18' to '16' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_1_mac_muladd_4ns_4s_32s_32_4_1.v:36]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/core/config_if/ip_addr_reg' and it is trimmed from '14' to '12' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1.v:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_4ns_4s_32s_32_4_1_U2/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_0/hdl/verilog/StreamingDataflowPartition_1_MVAU_hls_2_mac_muladd_4ns_4s_32s_32_4_1.v:36]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/core/config_if/ip_addr_reg' and it is trimmed from '12' to '10' bits. [/home/emre/projectZed/projectZed.gen/sources_1/bd/design_1/ip/design_1_StreamingDataflowPar_0_0/src/StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0/hdl/axilite_if.v:153]
INFO: [Synth 8-3332] Sequential element (inst/core/config_if/FSM_sequential_state_reg[1]) is unused and will be removed from module StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0.
INFO: [Synth 8-3332] Sequential element (inst/core/config_if/FSM_sequential_state_reg[0]) is unused and will be removed from module StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_0_wstrm_0.
INFO: [Synth 8-3332] Sequential element (inst/core/config_if/FSM_sequential_state_reg[1]) is unused and will be removed from module StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0.
INFO: [Synth 8-3332] Sequential element (inst/core/config_if/FSM_sequential_state_reg[0]) is unused and will be removed from module StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_1_wstrm_0.
INFO: [Synth 8-3332] Sequential element (inst/core/config_if/FSM_sequential_state_reg[1]) is unused and will be removed from module StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0.
INFO: [Synth 8-3332] Sequential element (inst/core/config_if/FSM_sequential_state_reg[0]) is unused and will be removed from module StreamingDataflowPartition_1_StreamingDataflowPartition_1_MVAU_hls_2_wstrm_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2786.730 ; gain = 1315.254 ; free physical = 6529 ; free virtual = 10099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'ap_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2786.730 ; gain = 1315.254 ; free physical = 6536 ; free virtual = 10106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2786.730 ; gain = 1315.254 ; free physical = 6539 ; free virtual = 10109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2786.730 ; gain = 1315.254 ; free physical = 6539 ; free virtual = 10109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2786.730 ; gain = 1315.254 ; free physical = 6546 ; free virtual = 10116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2786.730 ; gain = 1315.254 ; free physical = 6546 ; free virtual = 10116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2786.730 ; gain = 1315.254 ; free physical = 6546 ; free virtual = 10116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2786.730 ; gain = 1315.254 ; free physical = 6546 ; free virtual = 10116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2786.730 ; gain = 1315.254 ; free physical = 6546 ; free virtual = 10116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2786.730 ; gain = 1315.254 ; free physical = 6546 ; free virtual = 10116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    56|
|2     |LUT1   |     6|
|3     |LUT2   |    19|
|4     |LUT3   |   274|
|5     |LUT4   |   109|
|6     |LUT5   |    73|
|7     |LUT6   |   114|
|8     |FDRE   |   407|
|9     |FDSE   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2786.730 ; gain = 1315.254 ; free physical = 6546 ; free virtual = 10116
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 155 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2786.730 ; gain = 676.613 ; free physical = 6546 ; free virtual = 10116
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2786.738 ; gain = 1315.254 ; free physical = 6546 ; free virtual = 10116
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2786.738 ; gain = 0.000 ; free physical = 6709 ; free virtual = 10279
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2842.758 ; gain = 0.000 ; free physical = 6713 ; free virtual = 10283
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 9bcf4d80
INFO: [Common 17-83] Releasing license: Synthesis
282 Infos, 211 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:30 . Memory (MB): peak = 2842.758 ; gain = 1402.066 ; free physical = 6714 ; free virtual = 10284
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2359.059; main = 2190.567; forked = 309.011
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3729.133; main = 2842.762; forked = 942.398
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2866.770 ; gain = 0.000 ; free physical = 6714 ; free virtual = 10284
INFO: [Common 17-1381] The checkpoint '/home/emre/projectZed/projectZed.runs/design_1_StreamingDataflowPar_0_0_synth_1/design_1_StreamingDataflowPar_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 45 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2866.770 ; gain = 0.000 ; free physical = 6710 ; free virtual = 10281
INFO: [Common 17-1381] The checkpoint '/home/emre/projectZed/projectZed.runs/design_1_StreamingDataflowPar_0_0_synth_1/design_1_StreamingDataflowPar_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_StreamingDataflowPar_0_0_utilization_synth.rpt -pb design_1_StreamingDataflowPar_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr  6 18:14:22 2025...
