timestamp 1677592792
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use STAGE2_INV_27873531_PG0_0_0_1677466713 STAGE2_INV_27873531_PG0_0_0_1677466713_0 -1 0 1548 0 1 0
use INV_21850877_PG0_0_0_1677466712 INV_21850877_PG0_0_0_1677466712_0 -1 0 516 0 1 0
parameters sky130_fd_pr__cap_mim_m3_1 w=w l=l
port "Y" 3 948 526 948 526 m1
port "VP" 2 1758 642 1758 642 m4
port "VN" 1 -76 836 -76 836 m4
node "m1_1088_404#" 4 12896.9 1088 404 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 127176 3844 23320 764 34151760 23532 0 0 0 0 0 0
node "Y" 8 14420.3 948 526 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 287956 7476 106920 2944 34145848 23476 0 0 0 0 0 0
node "m1_412_n438#" 5 13660.9 412 -438 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 114992 3896 24200 824 34137840 23372 0 0 0 0 0 0
node "VP" 8 1078.11 1758 642 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 25200 1236 107016 4494 307520 4164 472000 4472 0 0 0 0
node "li_1093_1495#" 20 360.825 1093 1495 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1700 168 13328 588 8288 520 120640 1828 0 0 0 0 0 0
node "li_405_1495#" 20 22.6144 405 1495 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1700 168 22960 932 3584 240 0 0 0 0 0 0 0 0
node "VN" 958 4305.67 -76 836 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 179800 7392 37856 1912 122920 5062 307520 4164 4590580 26300 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_412_n438#" "Y" 2396.14
cap "VP" "m1_1088_404#" 159.163
cap "m1_1088_404#" "m1_412_n438#" 6.28056
cap "VP" "m1_412_n438#" 16.2463
cap "li_1093_1495#" "li_405_1495#" 152.184
cap "li_1093_1495#" "VN" 219.512
cap "VN" "li_405_1495#" 119.83
cap "Y" "li_1093_1495#" 6.22725
cap "m1_1088_404#" "li_1093_1495#" 4.58069
cap "VP" "li_1093_1495#" 685.211
cap "m1_412_n438#" "li_1093_1495#" 1.28899
cap "VP" "li_405_1495#" 193.393
cap "m1_412_n438#" "li_405_1495#" 3.90083
cap "Y" "VN" 4519.76
cap "m1_1088_404#" "VN" 4570.81
cap "VP" "VN" 1806.36
cap "m1_412_n438#" "VN" 7350.17
cap "m1_1088_404#" "Y" 2038.32
cap "VP" "Y" 23.3822
device csubckt sky130_fd_pr__cap_mim_m3_1 2898 -6368 2899 -6367 w=5794 l=5648 "None" "VN" 3740 0 "Y" 168 0
device csubckt sky130_fd_pr__cap_mim_m3_1 -3146 -6396 -3145 -6395 w=5794 l=5648 "None" "VN" 3740 0 "m1_412_n438#" 168 0
device csubckt sky130_fd_pr__cap_mim_m3_1 2798 -310 2799 -309 w=5794 l=5648 "None" "VN" 3740 0 "m1_1088_404#" 168 0
cap "VN" "INV_21850877_PG0_0_0_1677466712_0/NMOS_S_25628869_X1_Y1_1677466711_1677466712_0/a_147_483#" 1.97569
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "VN" -0.0933909
cap "INV_21850877_PG0_0_0_1677466712_0/NMOS_S_25628869_X1_Y1_1677466711_1677466712_0/a_147_483#" "VN" 1.73957
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" 0.698308
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 329.055
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 65.4595
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" -0.530466
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 96.3996
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 8.63287
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" 32.5416
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 1.36089
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" 36.5731
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" -2.98857
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" -37.0134
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" 188.028
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" 211.156
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 0.343201
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 2.33648
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 6.12378
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" 1.71743
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 1.89293
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" -14.5775
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 108.477
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" 57.5248
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_0/w_0_0#" -1.82927
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_0/a_147_483#" 2.87724
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 1310.17
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 180.1
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" 56.4575
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 337.892
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" 393.895
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 373.819
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" 217.438
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 89.6769
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 142.83
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" 100.931
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" -3.4003
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 7.20849
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" 24.4239
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" 21.2316
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 145.885
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 156.225
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 183.93
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 513.474
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" -4.75083
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" -0.362393
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_0/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" 0.777078
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_0/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" 4.19339
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" 1.22001
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 2.60341
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" 0.762561
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" 15.618
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 29.1478
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 18.595
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 97.4249
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" 1.80249
cap "VN" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" 6.84504
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" 3.28011
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 3.43444
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 1.54695
cap "VN" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" 6.63107
cap "VN" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 17.9238
cap "VN" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 174.066
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 0.262419
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "VN" 2.0231
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" 37.431
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" 7.30975
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" 0.605788
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" 2.29564
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "VN" 0.347885
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_0/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" 12.7983
cap "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" 0.544949
merge "INV_21850877_PG0_0_0_1677466712_0/VSUBS" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "STAGE2_INV_27873531_PG0_0_0_1677466713_0/VSUBS" "VSUBS"
merge "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_0/w_0_0#" "INV_21850877_PG0_0_0_1677466712_0/PMOS_S_89421238_X1_Y1_1677466712_1677466712_0/w_0_0#" -4078.1 0 0 0 0 0 -3024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10752 -720 0 0 -249688 -2352 0 0 0 0
merge "INV_21850877_PG0_0_0_1677466712_0/PMOS_S_89421238_X1_Y1_1677466712_1677466712_0/w_0_0#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#"
merge "STAGE2_INV_27873531_PG0_0_0_1677466713_0/PMOS_S_89421238_X1_Y1_1677466712_1677466713_1/w_0_0#" "VN"
merge "INV_21850877_PG0_0_0_1677466712_0/m1_226_560#" "m1_412_n438#" -1058.28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1700 -168 -2600 -204 -4144 -260 -56240 -486 0 0 0 0 0 0
merge "m1_412_n438#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#"
merge "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_1411#" "li_1093_1495#"
merge "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_0/a_147_483#" "INV_21850877_PG0_0_0_1677466712_0/NMOS_S_25628869_X1_Y1_1677466711_1677466712_0/a_147_483#" -2039.69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10752 -720 0 0 0 0 0 0 0 0
merge "INV_21850877_PG0_0_0_1677466712_0/NMOS_S_25628869_X1_Y1_1677466711_1677466712_0/a_147_483#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#"
merge "STAGE2_INV_27873531_PG0_0_0_1677466713_0/NMOS_S_25628869_X1_Y1_1677466711_1677466713_1/a_147_483#" "VP"
merge "INV_21850877_PG0_0_0_1677466712_0/li_61_1411#" "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" -1309.5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1700 -168 -4928 -288 -3584 -240 -293281 -2500 0 0 0 0 0 0
merge "STAGE2_INV_27873531_PG0_0_0_1677466713_0/m1_742_560#" "li_405_1495#"
merge "li_405_1495#" "Y"
merge "STAGE2_INV_27873531_PG0_0_0_1677466713_0/li_405_571#" "m1_1088_404#" -1629.3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3472 -236 0 0 -504859 -2919 0 0 0 0 0 0
