// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition"

// DATE "11/11/2017 17:02:46"

// 
// Device: Altera EP4CE15F23C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module mips32 (
	rst,
	clk,
	\instr.func ,
	\instr.shamt ,
	\instr.rd ,
	\instr.rt ,
	\instr.rs ,
	\instr.opCode ,
	zero,
	branch,
	branchTargetAddr,
	memToReg,
	regDst,
	regWrite,
	aluResult,
	readMemData,
	aluSrc,
	aluOp,
	pc,
	signExtend,
	readRegData1,
	readRegData2,
	memRead,
	memWrite);
input 	rst;
input 	clk;
output 	[5:0] \instr.func ;
output 	[4:0] \instr.shamt ;
output 	[4:0] \instr.rd ;
output 	[4:0] \instr.rt ;
output 	[4:0] \instr.rs ;
output 	[5:0] \instr.opCode ;
output 	zero;
output 	branch;
output 	[31:0] branchTargetAddr;
output 	memToReg;
output 	regDst;
output 	regWrite;
output 	[31:0] aluResult;
output 	[31:0] readMemData;
output 	aluSrc;
output 	[1:0] aluOp;
output 	[31:0] pc;
output 	[31:0] signExtend;
output 	[31:0] readRegData1;
output 	[31:0] readRegData2;
output 	memRead;
output 	memWrite;

// Design Ports Information
// instr.func[0]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.func[1]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.func[2]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.func[3]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.func[4]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.func[5]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.shamt[0]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.shamt[1]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.shamt[2]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.shamt[3]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.shamt[4]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.rd[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.rd[1]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.rd[2]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.rd[3]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.rd[4]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.rt[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.rt[1]	=>  Location: PIN_N22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.rt[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.rt[3]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.rt[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.rs[0]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.rs[1]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.rs[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.rs[3]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.rs[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.opCode[0]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.opCode[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.opCode[2]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.opCode[3]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.opCode[4]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instr.opCode[5]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[1]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[2]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[3]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[5]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[6]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[7]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[8]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[9]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[10]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[11]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[12]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[13]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[14]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[15]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[16]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[17]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[18]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[19]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[20]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[21]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[22]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[23]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[24]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[25]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[26]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[27]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[28]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[29]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[30]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branchTargetAddr[31]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memToReg	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regDst	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// regWrite	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[0]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[1]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[2]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[3]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[4]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[5]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[6]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[7]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[8]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[9]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[10]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[11]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[12]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[13]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[14]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[15]	=>  Location: PIN_H9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[16]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[17]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[18]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[19]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[20]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[21]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[22]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[23]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[24]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[25]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[26]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[27]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[28]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[29]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[30]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluResult[31]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[0]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[2]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[3]	=>  Location: PIN_H20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[4]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[5]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[6]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[7]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[8]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[9]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[10]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[11]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[12]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[13]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[14]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[15]	=>  Location: PIN_R18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[16]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[17]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[18]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[19]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[20]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[21]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[22]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[23]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[24]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[25]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[26]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[27]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[28]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[29]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[30]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readMemData[31]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluSrc	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOp[0]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// aluOp[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[8]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[9]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[10]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[11]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[12]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[13]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[14]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[15]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[16]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[17]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[18]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[19]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[20]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[21]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[22]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[23]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[24]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[25]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[26]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[27]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[28]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[29]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[30]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[31]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[0]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[1]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[2]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[3]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[4]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[5]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[7]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[8]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[9]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[10]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[11]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[12]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[13]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[14]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[15]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[16]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[17]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[18]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[19]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[20]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[21]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[22]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[23]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[24]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[25]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[26]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[27]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[28]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[29]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[30]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// signExtend[31]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[0]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[1]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[2]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[3]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[5]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[6]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[7]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[8]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[9]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[10]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[11]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[12]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[13]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[14]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[15]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[16]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[17]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[18]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[19]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[20]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[21]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[22]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[23]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[24]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[25]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[26]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[27]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[28]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[29]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[30]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData1[31]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[0]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[2]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[3]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[4]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[5]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[6]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[7]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[8]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[9]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[10]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[11]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[12]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[13]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[14]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[15]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[16]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[17]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[18]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[19]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[20]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[21]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[22]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[23]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[24]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[25]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[26]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[27]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[28]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[29]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[30]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readRegData2[31]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memRead	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memWrite	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mips_05_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \readMemData[0]~output_o ;
wire \readMemData[1]~output_o ;
wire \readMemData[2]~output_o ;
wire \readMemData[3]~output_o ;
wire \readMemData[4]~output_o ;
wire \readMemData[5]~output_o ;
wire \readMemData[6]~output_o ;
wire \readMemData[7]~output_o ;
wire \readMemData[8]~output_o ;
wire \readMemData[9]~output_o ;
wire \readMemData[10]~output_o ;
wire \readMemData[11]~output_o ;
wire \readMemData[12]~output_o ;
wire \readMemData[13]~output_o ;
wire \readMemData[14]~output_o ;
wire \readMemData[15]~output_o ;
wire \readMemData[16]~output_o ;
wire \readMemData[17]~output_o ;
wire \readMemData[18]~output_o ;
wire \readMemData[19]~output_o ;
wire \readMemData[20]~output_o ;
wire \readMemData[21]~output_o ;
wire \readMemData[22]~output_o ;
wire \readMemData[23]~output_o ;
wire \readMemData[24]~output_o ;
wire \readMemData[25]~output_o ;
wire \readMemData[26]~output_o ;
wire \readMemData[27]~output_o ;
wire \readMemData[28]~output_o ;
wire \readMemData[29]~output_o ;
wire \readMemData[30]~output_o ;
wire \readMemData[31]~output_o ;
wire \instr.func[0]~output_o ;
wire \instr.func[1]~output_o ;
wire \instr.func[2]~output_o ;
wire \instr.func[3]~output_o ;
wire \instr.func[4]~output_o ;
wire \instr.func[5]~output_o ;
wire \instr.shamt[0]~output_o ;
wire \instr.shamt[1]~output_o ;
wire \instr.shamt[2]~output_o ;
wire \instr.shamt[3]~output_o ;
wire \instr.shamt[4]~output_o ;
wire \instr.rd[0]~output_o ;
wire \instr.rd[1]~output_o ;
wire \instr.rd[2]~output_o ;
wire \instr.rd[3]~output_o ;
wire \instr.rd[4]~output_o ;
wire \instr.rt[0]~output_o ;
wire \instr.rt[1]~output_o ;
wire \instr.rt[2]~output_o ;
wire \instr.rt[3]~output_o ;
wire \instr.rt[4]~output_o ;
wire \instr.rs[0]~output_o ;
wire \instr.rs[1]~output_o ;
wire \instr.rs[2]~output_o ;
wire \instr.rs[3]~output_o ;
wire \instr.rs[4]~output_o ;
wire \instr.opCode[0]~output_o ;
wire \instr.opCode[1]~output_o ;
wire \instr.opCode[2]~output_o ;
wire \instr.opCode[3]~output_o ;
wire \instr.opCode[4]~output_o ;
wire \instr.opCode[5]~output_o ;
wire \zero~output_o ;
wire \branch~output_o ;
wire \branchTargetAddr[0]~output_o ;
wire \branchTargetAddr[1]~output_o ;
wire \branchTargetAddr[2]~output_o ;
wire \branchTargetAddr[3]~output_o ;
wire \branchTargetAddr[4]~output_o ;
wire \branchTargetAddr[5]~output_o ;
wire \branchTargetAddr[6]~output_o ;
wire \branchTargetAddr[7]~output_o ;
wire \branchTargetAddr[8]~output_o ;
wire \branchTargetAddr[9]~output_o ;
wire \branchTargetAddr[10]~output_o ;
wire \branchTargetAddr[11]~output_o ;
wire \branchTargetAddr[12]~output_o ;
wire \branchTargetAddr[13]~output_o ;
wire \branchTargetAddr[14]~output_o ;
wire \branchTargetAddr[15]~output_o ;
wire \branchTargetAddr[16]~output_o ;
wire \branchTargetAddr[17]~output_o ;
wire \branchTargetAddr[18]~output_o ;
wire \branchTargetAddr[19]~output_o ;
wire \branchTargetAddr[20]~output_o ;
wire \branchTargetAddr[21]~output_o ;
wire \branchTargetAddr[22]~output_o ;
wire \branchTargetAddr[23]~output_o ;
wire \branchTargetAddr[24]~output_o ;
wire \branchTargetAddr[25]~output_o ;
wire \branchTargetAddr[26]~output_o ;
wire \branchTargetAddr[27]~output_o ;
wire \branchTargetAddr[28]~output_o ;
wire \branchTargetAddr[29]~output_o ;
wire \branchTargetAddr[30]~output_o ;
wire \branchTargetAddr[31]~output_o ;
wire \memToReg~output_o ;
wire \regDst~output_o ;
wire \regWrite~output_o ;
wire \aluResult[0]~output_o ;
wire \aluResult[1]~output_o ;
wire \aluResult[2]~output_o ;
wire \aluResult[3]~output_o ;
wire \aluResult[4]~output_o ;
wire \aluResult[5]~output_o ;
wire \aluResult[6]~output_o ;
wire \aluResult[7]~output_o ;
wire \aluResult[8]~output_o ;
wire \aluResult[9]~output_o ;
wire \aluResult[10]~output_o ;
wire \aluResult[11]~output_o ;
wire \aluResult[12]~output_o ;
wire \aluResult[13]~output_o ;
wire \aluResult[14]~output_o ;
wire \aluResult[15]~output_o ;
wire \aluResult[16]~output_o ;
wire \aluResult[17]~output_o ;
wire \aluResult[18]~output_o ;
wire \aluResult[19]~output_o ;
wire \aluResult[20]~output_o ;
wire \aluResult[21]~output_o ;
wire \aluResult[22]~output_o ;
wire \aluResult[23]~output_o ;
wire \aluResult[24]~output_o ;
wire \aluResult[25]~output_o ;
wire \aluResult[26]~output_o ;
wire \aluResult[27]~output_o ;
wire \aluResult[28]~output_o ;
wire \aluResult[29]~output_o ;
wire \aluResult[30]~output_o ;
wire \aluResult[31]~output_o ;
wire \aluSrc~output_o ;
wire \aluOp[0]~output_o ;
wire \aluOp[1]~output_o ;
wire \pc[0]~output_o ;
wire \pc[1]~output_o ;
wire \pc[2]~output_o ;
wire \pc[3]~output_o ;
wire \pc[4]~output_o ;
wire \pc[5]~output_o ;
wire \pc[6]~output_o ;
wire \pc[7]~output_o ;
wire \pc[8]~output_o ;
wire \pc[9]~output_o ;
wire \pc[10]~output_o ;
wire \pc[11]~output_o ;
wire \pc[12]~output_o ;
wire \pc[13]~output_o ;
wire \pc[14]~output_o ;
wire \pc[15]~output_o ;
wire \pc[16]~output_o ;
wire \pc[17]~output_o ;
wire \pc[18]~output_o ;
wire \pc[19]~output_o ;
wire \pc[20]~output_o ;
wire \pc[21]~output_o ;
wire \pc[22]~output_o ;
wire \pc[23]~output_o ;
wire \pc[24]~output_o ;
wire \pc[25]~output_o ;
wire \pc[26]~output_o ;
wire \pc[27]~output_o ;
wire \pc[28]~output_o ;
wire \pc[29]~output_o ;
wire \pc[30]~output_o ;
wire \pc[31]~output_o ;
wire \signExtend[0]~output_o ;
wire \signExtend[1]~output_o ;
wire \signExtend[2]~output_o ;
wire \signExtend[3]~output_o ;
wire \signExtend[4]~output_o ;
wire \signExtend[5]~output_o ;
wire \signExtend[6]~output_o ;
wire \signExtend[7]~output_o ;
wire \signExtend[8]~output_o ;
wire \signExtend[9]~output_o ;
wire \signExtend[10]~output_o ;
wire \signExtend[11]~output_o ;
wire \signExtend[12]~output_o ;
wire \signExtend[13]~output_o ;
wire \signExtend[14]~output_o ;
wire \signExtend[15]~output_o ;
wire \signExtend[16]~output_o ;
wire \signExtend[17]~output_o ;
wire \signExtend[18]~output_o ;
wire \signExtend[19]~output_o ;
wire \signExtend[20]~output_o ;
wire \signExtend[21]~output_o ;
wire \signExtend[22]~output_o ;
wire \signExtend[23]~output_o ;
wire \signExtend[24]~output_o ;
wire \signExtend[25]~output_o ;
wire \signExtend[26]~output_o ;
wire \signExtend[27]~output_o ;
wire \signExtend[28]~output_o ;
wire \signExtend[29]~output_o ;
wire \signExtend[30]~output_o ;
wire \signExtend[31]~output_o ;
wire \readRegData1[0]~output_o ;
wire \readRegData1[1]~output_o ;
wire \readRegData1[2]~output_o ;
wire \readRegData1[3]~output_o ;
wire \readRegData1[4]~output_o ;
wire \readRegData1[5]~output_o ;
wire \readRegData1[6]~output_o ;
wire \readRegData1[7]~output_o ;
wire \readRegData1[8]~output_o ;
wire \readRegData1[9]~output_o ;
wire \readRegData1[10]~output_o ;
wire \readRegData1[11]~output_o ;
wire \readRegData1[12]~output_o ;
wire \readRegData1[13]~output_o ;
wire \readRegData1[14]~output_o ;
wire \readRegData1[15]~output_o ;
wire \readRegData1[16]~output_o ;
wire \readRegData1[17]~output_o ;
wire \readRegData1[18]~output_o ;
wire \readRegData1[19]~output_o ;
wire \readRegData1[20]~output_o ;
wire \readRegData1[21]~output_o ;
wire \readRegData1[22]~output_o ;
wire \readRegData1[23]~output_o ;
wire \readRegData1[24]~output_o ;
wire \readRegData1[25]~output_o ;
wire \readRegData1[26]~output_o ;
wire \readRegData1[27]~output_o ;
wire \readRegData1[28]~output_o ;
wire \readRegData1[29]~output_o ;
wire \readRegData1[30]~output_o ;
wire \readRegData1[31]~output_o ;
wire \readRegData2[0]~output_o ;
wire \readRegData2[1]~output_o ;
wire \readRegData2[2]~output_o ;
wire \readRegData2[3]~output_o ;
wire \readRegData2[4]~output_o ;
wire \readRegData2[5]~output_o ;
wire \readRegData2[6]~output_o ;
wire \readRegData2[7]~output_o ;
wire \readRegData2[8]~output_o ;
wire \readRegData2[9]~output_o ;
wire \readRegData2[10]~output_o ;
wire \readRegData2[11]~output_o ;
wire \readRegData2[12]~output_o ;
wire \readRegData2[13]~output_o ;
wire \readRegData2[14]~output_o ;
wire \readRegData2[15]~output_o ;
wire \readRegData2[16]~output_o ;
wire \readRegData2[17]~output_o ;
wire \readRegData2[18]~output_o ;
wire \readRegData2[19]~output_o ;
wire \readRegData2[20]~output_o ;
wire \readRegData2[21]~output_o ;
wire \readRegData2[22]~output_o ;
wire \readRegData2[23]~output_o ;
wire \readRegData2[24]~output_o ;
wire \readRegData2[25]~output_o ;
wire \readRegData2[26]~output_o ;
wire \readRegData2[27]~output_o ;
wire \readRegData2[28]~output_o ;
wire \readRegData2[29]~output_o ;
wire \readRegData2[30]~output_o ;
wire \readRegData2[31]~output_o ;
wire \memRead~output_o ;
wire \memWrite~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \fetch_instance|pc[0]~93_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \fetch_instance|pc[1]~31_combout ;
wire \fetch_instance|pc[1]~32 ;
wire \fetch_instance|pc[2]~33_combout ;
wire \d_mem_instance|dataMem[2][0]~0_combout ;
wire \d_mem_instance|dataMem[2][0]~q ;
wire \d_mem_instance|Mux31~0_combout ;
wire \decode_instance|reg_filenstance|registerArray[9][2]~0_combout ;
wire \decode_instance|reg_filenstance|registerArray[9][2]~q ;
wire \decode_instance|reg_filenstance|Mux61~0_combout ;
wire \fetch_instance|i_mem_instance|instrMem~0_combout ;
wire \d_mem_instance|dataMem[2][2]~1_combout ;
wire \d_mem_instance|dataMem[2][2]~q ;
wire \d_mem_instance|Mux29~0_combout ;
wire \d_mem_instance|dataMem[2][3]~2_combout ;
wire \d_mem_instance|dataMem[2][3]~q ;
wire \d_mem_instance|Mux28~0_combout ;
wire \execute_instance|Add0~0_combout ;
wire \fetch_instance|pc[2]~34 ;
wire \fetch_instance|pc[3]~35_combout ;
wire \execute_instance|Add0~1 ;
wire \execute_instance|Add0~2_combout ;
wire \fetch_instance|pc[3]~36 ;
wire \fetch_instance|pc[4]~37_combout ;
wire \execute_instance|Add0~3 ;
wire \execute_instance|Add0~4_combout ;
wire \fetch_instance|pc[4]~38 ;
wire \fetch_instance|pc[5]~39_combout ;
wire \execute_instance|Add0~5 ;
wire \execute_instance|Add0~6_combout ;
wire \fetch_instance|pc[5]~40 ;
wire \fetch_instance|pc[6]~41_combout ;
wire \execute_instance|Add0~7 ;
wire \execute_instance|Add0~8_combout ;
wire \fetch_instance|pc[6]~42 ;
wire \fetch_instance|pc[7]~43_combout ;
wire \execute_instance|Add0~9 ;
wire \execute_instance|Add0~10_combout ;
wire \fetch_instance|pc[7]~44 ;
wire \fetch_instance|pc[8]~45_combout ;
wire \execute_instance|Add0~11 ;
wire \execute_instance|Add0~12_combout ;
wire \fetch_instance|pc[8]~46 ;
wire \fetch_instance|pc[9]~47_combout ;
wire \execute_instance|Add0~13 ;
wire \execute_instance|Add0~14_combout ;
wire \fetch_instance|pc[9]~48 ;
wire \fetch_instance|pc[10]~49_combout ;
wire \fetch_instance|pc[10]~50 ;
wire \fetch_instance|pc[11]~51_combout ;
wire \fetch_instance|pc[11]~52 ;
wire \fetch_instance|pc[12]~53_combout ;
wire \fetch_instance|pc[12]~54 ;
wire \fetch_instance|pc[13]~55_combout ;
wire \fetch_instance|pc[13]~56 ;
wire \fetch_instance|pc[14]~57_combout ;
wire \fetch_instance|pc[14]~58 ;
wire \fetch_instance|pc[15]~59_combout ;
wire \fetch_instance|pc[15]~60 ;
wire \fetch_instance|pc[16]~61_combout ;
wire \fetch_instance|pc[16]~62 ;
wire \fetch_instance|pc[17]~63_combout ;
wire \fetch_instance|pc[17]~64 ;
wire \fetch_instance|pc[18]~65_combout ;
wire \fetch_instance|pc[18]~66 ;
wire \fetch_instance|pc[19]~67_combout ;
wire \fetch_instance|pc[19]~68 ;
wire \fetch_instance|pc[20]~69_combout ;
wire \fetch_instance|pc[20]~70 ;
wire \fetch_instance|pc[21]~71_combout ;
wire \fetch_instance|pc[21]~72 ;
wire \fetch_instance|pc[22]~73_combout ;
wire \fetch_instance|pc[22]~74 ;
wire \fetch_instance|pc[23]~75_combout ;
wire \fetch_instance|pc[23]~76 ;
wire \fetch_instance|pc[24]~77_combout ;
wire \fetch_instance|pc[24]~78 ;
wire \fetch_instance|pc[25]~79_combout ;
wire \fetch_instance|pc[25]~80 ;
wire \fetch_instance|pc[26]~81_combout ;
wire \fetch_instance|pc[26]~82 ;
wire \fetch_instance|pc[27]~83_combout ;
wire \fetch_instance|pc[27]~84 ;
wire \fetch_instance|pc[28]~85_combout ;
wire \fetch_instance|pc[28]~86 ;
wire \fetch_instance|pc[29]~87_combout ;
wire \fetch_instance|pc[29]~88 ;
wire \fetch_instance|pc[30]~89_combout ;
wire \fetch_instance|pc[30]~90 ;
wire \fetch_instance|pc[31]~91_combout ;
wire [31:0] \fetch_instance|pc ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X41_Y22_N23
cycloneive_io_obuf \readMemData[0]~output (
	.i(\d_mem_instance|Mux31~0_combout ),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[0]~output .bus_hold = "false";
defparam \readMemData[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N30
cycloneive_io_obuf \readMemData[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[1]~output .bus_hold = "false";
defparam \readMemData[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N23
cycloneive_io_obuf \readMemData[2]~output (
	.i(\d_mem_instance|Mux29~0_combout ),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[2]~output .bus_hold = "false";
defparam \readMemData[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N2
cycloneive_io_obuf \readMemData[3]~output (
	.i(\d_mem_instance|Mux28~0_combout ),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[3]~output .bus_hold = "false";
defparam \readMemData[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N9
cycloneive_io_obuf \readMemData[4]~output (
	.i(\d_mem_instance|Mux29~0_combout ),
	.oe(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[4]~output .bus_hold = "false";
defparam \readMemData[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \readMemData[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[5]~output .bus_hold = "false";
defparam \readMemData[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N2
cycloneive_io_obuf \readMemData[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[6]~output .bus_hold = "false";
defparam \readMemData[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N9
cycloneive_io_obuf \readMemData[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[7]~output .bus_hold = "false";
defparam \readMemData[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \readMemData[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[8]~output .bus_hold = "false";
defparam \readMemData[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneive_io_obuf \readMemData[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[9]~output .bus_hold = "false";
defparam \readMemData[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N23
cycloneive_io_obuf \readMemData[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[10]~output .bus_hold = "false";
defparam \readMemData[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N2
cycloneive_io_obuf \readMemData[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[11]~output .bus_hold = "false";
defparam \readMemData[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N9
cycloneive_io_obuf \readMemData[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[12]~output .bus_hold = "false";
defparam \readMemData[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cycloneive_io_obuf \readMemData[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[13]~output .bus_hold = "false";
defparam \readMemData[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N2
cycloneive_io_obuf \readMemData[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[14]~output .bus_hold = "false";
defparam \readMemData[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X41_Y9_N23
cycloneive_io_obuf \readMemData[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[15]~output .bus_hold = "false";
defparam \readMemData[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N30
cycloneive_io_obuf \readMemData[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[16]~output .bus_hold = "false";
defparam \readMemData[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N9
cycloneive_io_obuf \readMemData[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[17]~output .bus_hold = "false";
defparam \readMemData[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N30
cycloneive_io_obuf \readMemData[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[18]~output .bus_hold = "false";
defparam \readMemData[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \readMemData[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[19]~output .bus_hold = "false";
defparam \readMemData[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneive_io_obuf \readMemData[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[20]~output .bus_hold = "false";
defparam \readMemData[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cycloneive_io_obuf \readMemData[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[21]~output .bus_hold = "false";
defparam \readMemData[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \readMemData[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[22]~output .bus_hold = "false";
defparam \readMemData[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \readMemData[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[23]~output .bus_hold = "false";
defparam \readMemData[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N16
cycloneive_io_obuf \readMemData[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[24]~output .bus_hold = "false";
defparam \readMemData[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N16
cycloneive_io_obuf \readMemData[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[25]~output .bus_hold = "false";
defparam \readMemData[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \readMemData[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[26]~output .bus_hold = "false";
defparam \readMemData[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N23
cycloneive_io_obuf \readMemData[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[27]~output .bus_hold = "false";
defparam \readMemData[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N30
cycloneive_io_obuf \readMemData[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[28]~output .bus_hold = "false";
defparam \readMemData[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N2
cycloneive_io_obuf \readMemData[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[29]~output .bus_hold = "false";
defparam \readMemData[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N23
cycloneive_io_obuf \readMemData[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[30]~output .bus_hold = "false";
defparam \readMemData[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X19_Y29_N30
cycloneive_io_obuf \readMemData[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readMemData[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \readMemData[31]~output .bus_hold = "false";
defparam \readMemData[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N9
cycloneive_io_obuf \instr.func[0]~output (
	.i(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.func[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.func[0]~output .bus_hold = "false";
defparam \instr.func[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \instr.func[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.func[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.func[1]~output .bus_hold = "false";
defparam \instr.func[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y2_N16
cycloneive_io_obuf \instr.func[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.func[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.func[2]~output .bus_hold = "false";
defparam \instr.func[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \instr.func[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.func[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.func[3]~output .bus_hold = "false";
defparam \instr.func[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \instr.func[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.func[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.func[4]~output .bus_hold = "false";
defparam \instr.func[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N30
cycloneive_io_obuf \instr.func[5]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.func[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.func[5]~output .bus_hold = "false";
defparam \instr.func[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneive_io_obuf \instr.shamt[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.shamt[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.shamt[0]~output .bus_hold = "false";
defparam \instr.shamt[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \instr.shamt[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.shamt[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.shamt[1]~output .bus_hold = "false";
defparam \instr.shamt[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y17_N9
cycloneive_io_obuf \instr.shamt[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.shamt[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.shamt[2]~output .bus_hold = "false";
defparam \instr.shamt[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \instr.shamt[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.shamt[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.shamt[3]~output .bus_hold = "false";
defparam \instr.shamt[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N9
cycloneive_io_obuf \instr.shamt[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.shamt[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.shamt[4]~output .bus_hold = "false";
defparam \instr.shamt[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cycloneive_io_obuf \instr.rd[0]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.rd[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.rd[0]~output .bus_hold = "false";
defparam \instr.rd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneive_io_obuf \instr.rd[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.rd[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.rd[1]~output .bus_hold = "false";
defparam \instr.rd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N30
cycloneive_io_obuf \instr.rd[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.rd[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.rd[2]~output .bus_hold = "false";
defparam \instr.rd[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N2
cycloneive_io_obuf \instr.rd[3]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.rd[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.rd[3]~output .bus_hold = "false";
defparam \instr.rd[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \instr.rd[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.rd[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.rd[4]~output .bus_hold = "false";
defparam \instr.rd[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N30
cycloneive_io_obuf \instr.rt[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.rt[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.rt[0]~output .bus_hold = "false";
defparam \instr.rt[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N16
cycloneive_io_obuf \instr.rt[1]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.rt[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.rt[1]~output .bus_hold = "false";
defparam \instr.rt[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N23
cycloneive_io_obuf \instr.rt[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.rt[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.rt[2]~output .bus_hold = "false";
defparam \instr.rt[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N2
cycloneive_io_obuf \instr.rt[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.rt[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.rt[3]~output .bus_hold = "false";
defparam \instr.rt[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N16
cycloneive_io_obuf \instr.rt[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.rt[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.rt[4]~output .bus_hold = "false";
defparam \instr.rt[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N9
cycloneive_io_obuf \instr.rs[0]~output (
	.i(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.rs[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.rs[0]~output .bus_hold = "false";
defparam \instr.rs[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneive_io_obuf \instr.rs[1]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.rs[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.rs[1]~output .bus_hold = "false";
defparam \instr.rs[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N2
cycloneive_io_obuf \instr.rs[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.rs[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.rs[2]~output .bus_hold = "false";
defparam \instr.rs[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N9
cycloneive_io_obuf \instr.rs[3]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.rs[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.rs[3]~output .bus_hold = "false";
defparam \instr.rs[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N16
cycloneive_io_obuf \instr.rs[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.rs[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.rs[4]~output .bus_hold = "false";
defparam \instr.rs[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N16
cycloneive_io_obuf \instr.opCode[0]~output (
	.i(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.opCode[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.opCode[0]~output .bus_hold = "false";
defparam \instr.opCode[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneive_io_obuf \instr.opCode[1]~output (
	.i(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.opCode[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.opCode[1]~output .bus_hold = "false";
defparam \instr.opCode[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N30
cycloneive_io_obuf \instr.opCode[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.opCode[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.opCode[2]~output .bus_hold = "false";
defparam \instr.opCode[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N23
cycloneive_io_obuf \instr.opCode[3]~output (
	.i(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.opCode[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.opCode[3]~output .bus_hold = "false";
defparam \instr.opCode[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y29_N9
cycloneive_io_obuf \instr.opCode[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.opCode[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.opCode[4]~output .bus_hold = "false";
defparam \instr.opCode[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y13_N2
cycloneive_io_obuf \instr.opCode[5]~output (
	.i(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instr.opCode[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instr.opCode[5]~output .bus_hold = "false";
defparam \instr.opCode[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N23
cycloneive_io_obuf \zero~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zero~output_o ),
	.obar());
// synopsys translate_off
defparam \zero~output .bus_hold = "false";
defparam \zero~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \branch~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch~output_o ),
	.obar());
// synopsys translate_off
defparam \branch~output .bus_hold = "false";
defparam \branch~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N9
cycloneive_io_obuf \branchTargetAddr[0]~output (
	.i(\execute_instance|Add0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[0]~output .bus_hold = "false";
defparam \branchTargetAddr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N23
cycloneive_io_obuf \branchTargetAddr[1]~output (
	.i(\execute_instance|Add0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[1]~output .bus_hold = "false";
defparam \branchTargetAddr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneive_io_obuf \branchTargetAddr[2]~output (
	.i(\execute_instance|Add0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[2]~output .bus_hold = "false";
defparam \branchTargetAddr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N30
cycloneive_io_obuf \branchTargetAddr[3]~output (
	.i(\execute_instance|Add0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[3]~output .bus_hold = "false";
defparam \branchTargetAddr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N23
cycloneive_io_obuf \branchTargetAddr[4]~output (
	.i(\execute_instance|Add0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[4]~output .bus_hold = "false";
defparam \branchTargetAddr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N16
cycloneive_io_obuf \branchTargetAddr[5]~output (
	.i(\execute_instance|Add0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[5]~output .bus_hold = "false";
defparam \branchTargetAddr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N2
cycloneive_io_obuf \branchTargetAddr[6]~output (
	.i(\execute_instance|Add0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[6]~output .bus_hold = "false";
defparam \branchTargetAddr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N9
cycloneive_io_obuf \branchTargetAddr[7]~output (
	.i(\execute_instance|Add0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[7]~output .bus_hold = "false";
defparam \branchTargetAddr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneive_io_obuf \branchTargetAddr[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[8]~output .bus_hold = "false";
defparam \branchTargetAddr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneive_io_obuf \branchTargetAddr[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[9]~output .bus_hold = "false";
defparam \branchTargetAddr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \branchTargetAddr[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[10]~output .bus_hold = "false";
defparam \branchTargetAddr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N9
cycloneive_io_obuf \branchTargetAddr[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[11]~output .bus_hold = "false";
defparam \branchTargetAddr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \branchTargetAddr[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[12]~output .bus_hold = "false";
defparam \branchTargetAddr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneive_io_obuf \branchTargetAddr[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[13]~output .bus_hold = "false";
defparam \branchTargetAddr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \branchTargetAddr[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[14]~output .bus_hold = "false";
defparam \branchTargetAddr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N23
cycloneive_io_obuf \branchTargetAddr[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[15]~output .bus_hold = "false";
defparam \branchTargetAddr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneive_io_obuf \branchTargetAddr[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[16]~output .bus_hold = "false";
defparam \branchTargetAddr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N30
cycloneive_io_obuf \branchTargetAddr[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[17]~output .bus_hold = "false";
defparam \branchTargetAddr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N9
cycloneive_io_obuf \branchTargetAddr[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[18]~output .bus_hold = "false";
defparam \branchTargetAddr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneive_io_obuf \branchTargetAddr[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[19]~output .bus_hold = "false";
defparam \branchTargetAddr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneive_io_obuf \branchTargetAddr[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[20]~output .bus_hold = "false";
defparam \branchTargetAddr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N9
cycloneive_io_obuf \branchTargetAddr[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[21]~output .bus_hold = "false";
defparam \branchTargetAddr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \branchTargetAddr[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[22]~output .bus_hold = "false";
defparam \branchTargetAddr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N30
cycloneive_io_obuf \branchTargetAddr[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[23]~output .bus_hold = "false";
defparam \branchTargetAddr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N16
cycloneive_io_obuf \branchTargetAddr[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[24]~output .bus_hold = "false";
defparam \branchTargetAddr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N23
cycloneive_io_obuf \branchTargetAddr[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[25]~output .bus_hold = "false";
defparam \branchTargetAddr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \branchTargetAddr[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[26]~output .bus_hold = "false";
defparam \branchTargetAddr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneive_io_obuf \branchTargetAddr[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[27]~output .bus_hold = "false";
defparam \branchTargetAddr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneive_io_obuf \branchTargetAddr[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[28]~output .bus_hold = "false";
defparam \branchTargetAddr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y18_N2
cycloneive_io_obuf \branchTargetAddr[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[29]~output .bus_hold = "false";
defparam \branchTargetAddr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N16
cycloneive_io_obuf \branchTargetAddr[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[30]~output .bus_hold = "false";
defparam \branchTargetAddr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \branchTargetAddr[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchTargetAddr[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \branchTargetAddr[31]~output .bus_hold = "false";
defparam \branchTargetAddr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N9
cycloneive_io_obuf \memToReg~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memToReg~output_o ),
	.obar());
// synopsys translate_off
defparam \memToReg~output .bus_hold = "false";
defparam \memToReg~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N23
cycloneive_io_obuf \regDst~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regDst~output_o ),
	.obar());
// synopsys translate_off
defparam \regDst~output .bus_hold = "false";
defparam \regDst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N2
cycloneive_io_obuf \regWrite~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \regWrite~output .bus_hold = "false";
defparam \regWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y9_N16
cycloneive_io_obuf \aluResult[0]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[0]~output .bus_hold = "false";
defparam \aluResult[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y10_N2
cycloneive_io_obuf \aluResult[1]~output (
	.i(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[1]~output .bus_hold = "false";
defparam \aluResult[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneive_io_obuf \aluResult[2]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[2]~output .bus_hold = "false";
defparam \aluResult[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N16
cycloneive_io_obuf \aluResult[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[3]~output .bus_hold = "false";
defparam \aluResult[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N16
cycloneive_io_obuf \aluResult[4]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[4]~output .bus_hold = "false";
defparam \aluResult[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N30
cycloneive_io_obuf \aluResult[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[5]~output .bus_hold = "false";
defparam \aluResult[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \aluResult[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[6]~output .bus_hold = "false";
defparam \aluResult[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N23
cycloneive_io_obuf \aluResult[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[7]~output .bus_hold = "false";
defparam \aluResult[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N2
cycloneive_io_obuf \aluResult[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[8]~output .bus_hold = "false";
defparam \aluResult[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N9
cycloneive_io_obuf \aluResult[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[9]~output .bus_hold = "false";
defparam \aluResult[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \aluResult[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[10]~output .bus_hold = "false";
defparam \aluResult[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N23
cycloneive_io_obuf \aluResult[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[11]~output .bus_hold = "false";
defparam \aluResult[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N16
cycloneive_io_obuf \aluResult[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[12]~output .bus_hold = "false";
defparam \aluResult[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \aluResult[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[13]~output .bus_hold = "false";
defparam \aluResult[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \aluResult[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[14]~output .bus_hold = "false";
defparam \aluResult[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N2
cycloneive_io_obuf \aluResult[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[15]~output .bus_hold = "false";
defparam \aluResult[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N9
cycloneive_io_obuf \aluResult[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[16]~output .bus_hold = "false";
defparam \aluResult[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \aluResult[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[17]~output .bus_hold = "false";
defparam \aluResult[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N30
cycloneive_io_obuf \aluResult[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[18]~output .bus_hold = "false";
defparam \aluResult[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N9
cycloneive_io_obuf \aluResult[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[19]~output .bus_hold = "false";
defparam \aluResult[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneive_io_obuf \aluResult[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[20]~output .bus_hold = "false";
defparam \aluResult[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N23
cycloneive_io_obuf \aluResult[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[21]~output .bus_hold = "false";
defparam \aluResult[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \aluResult[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[22]~output .bus_hold = "false";
defparam \aluResult[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N30
cycloneive_io_obuf \aluResult[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[23]~output .bus_hold = "false";
defparam \aluResult[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cycloneive_io_obuf \aluResult[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[24]~output .bus_hold = "false";
defparam \aluResult[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneive_io_obuf \aluResult[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[25]~output .bus_hold = "false";
defparam \aluResult[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cycloneive_io_obuf \aluResult[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[26]~output .bus_hold = "false";
defparam \aluResult[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneive_io_obuf \aluResult[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[27]~output .bus_hold = "false";
defparam \aluResult[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N16
cycloneive_io_obuf \aluResult[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[28]~output .bus_hold = "false";
defparam \aluResult[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \aluResult[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[29]~output .bus_hold = "false";
defparam \aluResult[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \aluResult[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[30]~output .bus_hold = "false";
defparam \aluResult[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y29_N2
cycloneive_io_obuf \aluResult[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluResult[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluResult[31]~output .bus_hold = "false";
defparam \aluResult[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N9
cycloneive_io_obuf \aluSrc~output (
	.i(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluSrc~output_o ),
	.obar());
// synopsys translate_off
defparam \aluSrc~output .bus_hold = "false";
defparam \aluSrc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \aluOp[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOp[0]~output .bus_hold = "false";
defparam \aluOp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N23
cycloneive_io_obuf \aluOp[1]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluOp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \aluOp[1]~output .bus_hold = "false";
defparam \aluOp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y22_N16
cycloneive_io_obuf \pc[0]~output (
	.i(\fetch_instance|pc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N16
cycloneive_io_obuf \pc[1]~output (
	.i(\fetch_instance|pc [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N16
cycloneive_io_obuf \pc[2]~output (
	.i(\fetch_instance|pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N9
cycloneive_io_obuf \pc[3]~output (
	.i(\fetch_instance|pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N9
cycloneive_io_obuf \pc[4]~output (
	.i(\fetch_instance|pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N16
cycloneive_io_obuf \pc[5]~output (
	.i(\fetch_instance|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneive_io_obuf \pc[6]~output (
	.i(\fetch_instance|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N2
cycloneive_io_obuf \pc[7]~output (
	.i(\fetch_instance|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N23
cycloneive_io_obuf \pc[8]~output (
	.i(\fetch_instance|pc [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[8]~output .bus_hold = "false";
defparam \pc[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N16
cycloneive_io_obuf \pc[9]~output (
	.i(\fetch_instance|pc [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[9]~output .bus_hold = "false";
defparam \pc[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N23
cycloneive_io_obuf \pc[10]~output (
	.i(\fetch_instance|pc [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[10]~output .bus_hold = "false";
defparam \pc[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N16
cycloneive_io_obuf \pc[11]~output (
	.i(\fetch_instance|pc [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[11]~output .bus_hold = "false";
defparam \pc[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N9
cycloneive_io_obuf \pc[12]~output (
	.i(\fetch_instance|pc [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[12]~output .bus_hold = "false";
defparam \pc[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y26_N2
cycloneive_io_obuf \pc[13]~output (
	.i(\fetch_instance|pc [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[13]~output .bus_hold = "false";
defparam \pc[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N23
cycloneive_io_obuf \pc[14]~output (
	.i(\fetch_instance|pc [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[14]~output .bus_hold = "false";
defparam \pc[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N9
cycloneive_io_obuf \pc[15]~output (
	.i(\fetch_instance|pc [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[15]~output .bus_hold = "false";
defparam \pc[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N16
cycloneive_io_obuf \pc[16]~output (
	.i(\fetch_instance|pc [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[16]~output .bus_hold = "false";
defparam \pc[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N16
cycloneive_io_obuf \pc[17]~output (
	.i(\fetch_instance|pc [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[17]~output .bus_hold = "false";
defparam \pc[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N2
cycloneive_io_obuf \pc[18]~output (
	.i(\fetch_instance|pc [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[18]~output .bus_hold = "false";
defparam \pc[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y23_N2
cycloneive_io_obuf \pc[19]~output (
	.i(\fetch_instance|pc [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[19]~output .bus_hold = "false";
defparam \pc[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N16
cycloneive_io_obuf \pc[20]~output (
	.i(\fetch_instance|pc [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[20]~output .bus_hold = "false";
defparam \pc[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N9
cycloneive_io_obuf \pc[21]~output (
	.i(\fetch_instance|pc [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[21]~output .bus_hold = "false";
defparam \pc[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneive_io_obuf \pc[22]~output (
	.i(\fetch_instance|pc [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[22]~output .bus_hold = "false";
defparam \pc[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N16
cycloneive_io_obuf \pc[23]~output (
	.i(\fetch_instance|pc [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[23]~output .bus_hold = "false";
defparam \pc[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N23
cycloneive_io_obuf \pc[24]~output (
	.i(\fetch_instance|pc [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[24]~output .bus_hold = "false";
defparam \pc[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N9
cycloneive_io_obuf \pc[25]~output (
	.i(\fetch_instance|pc [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[25]~output .bus_hold = "false";
defparam \pc[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y25_N2
cycloneive_io_obuf \pc[26]~output (
	.i(\fetch_instance|pc [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[26]~output .bus_hold = "false";
defparam \pc[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N23
cycloneive_io_obuf \pc[27]~output (
	.i(\fetch_instance|pc [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[27]~output .bus_hold = "false";
defparam \pc[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N2
cycloneive_io_obuf \pc[28]~output (
	.i(\fetch_instance|pc [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[28]~output .bus_hold = "false";
defparam \pc[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneive_io_obuf \pc[29]~output (
	.i(\fetch_instance|pc [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[29]~output .bus_hold = "false";
defparam \pc[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y21_N23
cycloneive_io_obuf \pc[30]~output (
	.i(\fetch_instance|pc [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[30]~output .bus_hold = "false";
defparam \pc[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y24_N9
cycloneive_io_obuf \pc[31]~output (
	.i(\fetch_instance|pc [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[31]~output .bus_hold = "false";
defparam \pc[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N30
cycloneive_io_obuf \signExtend[0]~output (
	.i(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[0]~output .bus_hold = "false";
defparam \signExtend[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y4_N9
cycloneive_io_obuf \signExtend[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[1]~output .bus_hold = "false";
defparam \signExtend[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneive_io_obuf \signExtend[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[2]~output .bus_hold = "false";
defparam \signExtend[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N9
cycloneive_io_obuf \signExtend[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[3]~output .bus_hold = "false";
defparam \signExtend[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y0_N16
cycloneive_io_obuf \signExtend[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[4]~output .bus_hold = "false";
defparam \signExtend[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y7_N2
cycloneive_io_obuf \signExtend[5]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[5]~output .bus_hold = "false";
defparam \signExtend[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneive_io_obuf \signExtend[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[6]~output .bus_hold = "false";
defparam \signExtend[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N23
cycloneive_io_obuf \signExtend[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[7]~output .bus_hold = "false";
defparam \signExtend[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N16
cycloneive_io_obuf \signExtend[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[8]~output .bus_hold = "false";
defparam \signExtend[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N9
cycloneive_io_obuf \signExtend[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[9]~output .bus_hold = "false";
defparam \signExtend[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \signExtend[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[10]~output .bus_hold = "false";
defparam \signExtend[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneive_io_obuf \signExtend[11]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[11]~output .bus_hold = "false";
defparam \signExtend[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \signExtend[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[12]~output .bus_hold = "false";
defparam \signExtend[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N16
cycloneive_io_obuf \signExtend[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[13]~output .bus_hold = "false";
defparam \signExtend[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y3_N9
cycloneive_io_obuf \signExtend[14]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[14]~output .bus_hold = "false";
defparam \signExtend[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N23
cycloneive_io_obuf \signExtend[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[15]~output .bus_hold = "false";
defparam \signExtend[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \signExtend[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[16]~output .bus_hold = "false";
defparam \signExtend[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N23
cycloneive_io_obuf \signExtend[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[17]~output .bus_hold = "false";
defparam \signExtend[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf \signExtend[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[18]~output .bus_hold = "false";
defparam \signExtend[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \signExtend[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[19]~output .bus_hold = "false";
defparam \signExtend[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \signExtend[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[20]~output .bus_hold = "false";
defparam \signExtend[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \signExtend[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[21]~output .bus_hold = "false";
defparam \signExtend[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N16
cycloneive_io_obuf \signExtend[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[22]~output .bus_hold = "false";
defparam \signExtend[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \signExtend[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[23]~output .bus_hold = "false";
defparam \signExtend[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N30
cycloneive_io_obuf \signExtend[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[24]~output .bus_hold = "false";
defparam \signExtend[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \signExtend[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[25]~output .bus_hold = "false";
defparam \signExtend[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N2
cycloneive_io_obuf \signExtend[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[26]~output .bus_hold = "false";
defparam \signExtend[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N16
cycloneive_io_obuf \signExtend[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[27]~output .bus_hold = "false";
defparam \signExtend[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N16
cycloneive_io_obuf \signExtend[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[28]~output .bus_hold = "false";
defparam \signExtend[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
cycloneive_io_obuf \signExtend[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[29]~output .bus_hold = "false";
defparam \signExtend[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \signExtend[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[30]~output .bus_hold = "false";
defparam \signExtend[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneive_io_obuf \signExtend[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\signExtend[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \signExtend[31]~output .bus_hold = "false";
defparam \signExtend[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y12_N16
cycloneive_io_obuf \readRegData1[0]~output (
	.i(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[0]~output .bus_hold = "false";
defparam \readRegData1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N16
cycloneive_io_obuf \readRegData1[1]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[1]~output .bus_hold = "false";
defparam \readRegData1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \readRegData1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[2]~output .bus_hold = "false";
defparam \readRegData1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N2
cycloneive_io_obuf \readRegData1[3]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[3]~output .bus_hold = "false";
defparam \readRegData1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N23
cycloneive_io_obuf \readRegData1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[4]~output .bus_hold = "false";
defparam \readRegData1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \readRegData1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[5]~output .bus_hold = "false";
defparam \readRegData1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y29_N23
cycloneive_io_obuf \readRegData1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[6]~output .bus_hold = "false";
defparam \readRegData1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N9
cycloneive_io_obuf \readRegData1[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[7]~output .bus_hold = "false";
defparam \readRegData1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \readRegData1[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[8]~output .bus_hold = "false";
defparam \readRegData1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \readRegData1[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[9]~output .bus_hold = "false";
defparam \readRegData1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y29_N30
cycloneive_io_obuf \readRegData1[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[10]~output .bus_hold = "false";
defparam \readRegData1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N2
cycloneive_io_obuf \readRegData1[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[11]~output .bus_hold = "false";
defparam \readRegData1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \readRegData1[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[12]~output .bus_hold = "false";
defparam \readRegData1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \readRegData1[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[13]~output .bus_hold = "false";
defparam \readRegData1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N9
cycloneive_io_obuf \readRegData1[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[14]~output .bus_hold = "false";
defparam \readRegData1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N16
cycloneive_io_obuf \readRegData1[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[15]~output .bus_hold = "false";
defparam \readRegData1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneive_io_obuf \readRegData1[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[16]~output .bus_hold = "false";
defparam \readRegData1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N9
cycloneive_io_obuf \readRegData1[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[17]~output .bus_hold = "false";
defparam \readRegData1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneive_io_obuf \readRegData1[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[18]~output .bus_hold = "false";
defparam \readRegData1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y6_N2
cycloneive_io_obuf \readRegData1[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[19]~output .bus_hold = "false";
defparam \readRegData1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneive_io_obuf \readRegData1[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[20]~output .bus_hold = "false";
defparam \readRegData1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \readRegData1[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[21]~output .bus_hold = "false";
defparam \readRegData1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y14_N2
cycloneive_io_obuf \readRegData1[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[22]~output .bus_hold = "false";
defparam \readRegData1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \readRegData1[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[23]~output .bus_hold = "false";
defparam \readRegData1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \readRegData1[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[24]~output .bus_hold = "false";
defparam \readRegData1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N16
cycloneive_io_obuf \readRegData1[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[25]~output .bus_hold = "false";
defparam \readRegData1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \readRegData1[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[26]~output .bus_hold = "false";
defparam \readRegData1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \readRegData1[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[27]~output .bus_hold = "false";
defparam \readRegData1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \readRegData1[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[28]~output .bus_hold = "false";
defparam \readRegData1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \readRegData1[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[29]~output .bus_hold = "false";
defparam \readRegData1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N16
cycloneive_io_obuf \readRegData1[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[30]~output .bus_hold = "false";
defparam \readRegData1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \readRegData1[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData1[31]~output .bus_hold = "false";
defparam \readRegData1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \readRegData2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[0]~output .bus_hold = "false";
defparam \readRegData2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N2
cycloneive_io_obuf \readRegData2[1]~output (
	.i(!\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[1]~output .bus_hold = "false";
defparam \readRegData2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N23
cycloneive_io_obuf \readRegData2[2]~output (
	.i(\decode_instance|reg_filenstance|Mux61~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[2]~output .bus_hold = "false";
defparam \readRegData2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y20_N2
cycloneive_io_obuf \readRegData2[3]~output (
	.i(!\decode_instance|reg_filenstance|Mux61~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[3]~output .bus_hold = "false";
defparam \readRegData2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y19_N9
cycloneive_io_obuf \readRegData2[4]~output (
	.i(\decode_instance|reg_filenstance|Mux61~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[4]~output .bus_hold = "false";
defparam \readRegData2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
cycloneive_io_obuf \readRegData2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[5]~output .bus_hold = "false";
defparam \readRegData2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \readRegData2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[6]~output .bus_hold = "false";
defparam \readRegData2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \readRegData2[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[7]~output .bus_hold = "false";
defparam \readRegData2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \readRegData2[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[8]~output .bus_hold = "false";
defparam \readRegData2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \readRegData2[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[9]~output .bus_hold = "false";
defparam \readRegData2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \readRegData2[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[10]~output .bus_hold = "false";
defparam \readRegData2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N2
cycloneive_io_obuf \readRegData2[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[11]~output .bus_hold = "false";
defparam \readRegData2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \readRegData2[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[12]~output .bus_hold = "false";
defparam \readRegData2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y5_N9
cycloneive_io_obuf \readRegData2[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[13]~output .bus_hold = "false";
defparam \readRegData2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \readRegData2[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[14]~output .bus_hold = "false";
defparam \readRegData2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N2
cycloneive_io_obuf \readRegData2[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[15]~output .bus_hold = "false";
defparam \readRegData2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N9
cycloneive_io_obuf \readRegData2[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[16]~output .bus_hold = "false";
defparam \readRegData2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \readRegData2[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[17]~output .bus_hold = "false";
defparam \readRegData2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \readRegData2[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[18]~output .bus_hold = "false";
defparam \readRegData2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \readRegData2[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[19]~output .bus_hold = "false";
defparam \readRegData2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \readRegData2[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[20]~output .bus_hold = "false";
defparam \readRegData2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
cycloneive_io_obuf \readRegData2[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[21]~output .bus_hold = "false";
defparam \readRegData2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneive_io_obuf \readRegData2[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[22]~output .bus_hold = "false";
defparam \readRegData2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N16
cycloneive_io_obuf \readRegData2[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[23]~output .bus_hold = "false";
defparam \readRegData2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneive_io_obuf \readRegData2[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[24]~output .bus_hold = "false";
defparam \readRegData2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \readRegData2[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[25]~output .bus_hold = "false";
defparam \readRegData2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \readRegData2[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[26]~output .bus_hold = "false";
defparam \readRegData2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
cycloneive_io_obuf \readRegData2[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[27]~output .bus_hold = "false";
defparam \readRegData2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y29_N30
cycloneive_io_obuf \readRegData2[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[28]~output .bus_hold = "false";
defparam \readRegData2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \readRegData2[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[29]~output .bus_hold = "false";
defparam \readRegData2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N2
cycloneive_io_obuf \readRegData2[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[30]~output .bus_hold = "false";
defparam \readRegData2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \readRegData2[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readRegData2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \readRegData2[31]~output .bus_hold = "false";
defparam \readRegData2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N9
cycloneive_io_obuf \memRead~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memRead~output_o ),
	.obar());
// synopsys translate_off
defparam \memRead~output .bus_hold = "false";
defparam \memRead~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y8_N23
cycloneive_io_obuf \memWrite~output (
	.i(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \memWrite~output .bus_hold = "false";
defparam \memWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N0
cycloneive_lcell_comb \fetch_instance|pc[0]~93 (
// Equation(s):
// \fetch_instance|pc[0]~93_combout  = !\fetch_instance|pc [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch_instance|pc [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\fetch_instance|pc[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_instance|pc[0]~93 .lut_mask = 16'h0F0F;
defparam \fetch_instance|pc[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X40_Y26_N1
dffeas \fetch_instance|pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[0]~93_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[0] .is_wysiwyg = "true";
defparam \fetch_instance|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N2
cycloneive_lcell_comb \fetch_instance|pc[1]~31 (
// Equation(s):
// \fetch_instance|pc[1]~31_combout  = (\fetch_instance|pc [1] & (\fetch_instance|pc [0] $ (VCC))) # (!\fetch_instance|pc [1] & (\fetch_instance|pc [0] & VCC))
// \fetch_instance|pc[1]~32  = CARRY((\fetch_instance|pc [1] & \fetch_instance|pc [0]))

	.dataa(\fetch_instance|pc [1]),
	.datab(\fetch_instance|pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fetch_instance|pc[1]~31_combout ),
	.cout(\fetch_instance|pc[1]~32 ));
// synopsys translate_off
defparam \fetch_instance|pc[1]~31 .lut_mask = 16'h6688;
defparam \fetch_instance|pc[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y26_N3
dffeas \fetch_instance|pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[1]~31_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[1] .is_wysiwyg = "true";
defparam \fetch_instance|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N4
cycloneive_lcell_comb \fetch_instance|pc[2]~33 (
// Equation(s):
// \fetch_instance|pc[2]~33_combout  = (\fetch_instance|pc [2] & (!\fetch_instance|pc[1]~32 )) # (!\fetch_instance|pc [2] & ((\fetch_instance|pc[1]~32 ) # (GND)))
// \fetch_instance|pc[2]~34  = CARRY((!\fetch_instance|pc[1]~32 ) # (!\fetch_instance|pc [2]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[1]~32 ),
	.combout(\fetch_instance|pc[2]~33_combout ),
	.cout(\fetch_instance|pc[2]~34 ));
// synopsys translate_off
defparam \fetch_instance|pc[2]~33 .lut_mask = 16'h3C3F;
defparam \fetch_instance|pc[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y26_N5
dffeas \fetch_instance|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[2]~33_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[2] .is_wysiwyg = "true";
defparam \fetch_instance|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cycloneive_lcell_comb \d_mem_instance|dataMem[2][0]~0 (
// Equation(s):
// \d_mem_instance|dataMem[2][0]~0_combout  = (\d_mem_instance|dataMem[2][0]~q ) # ((!\fetch_instance|pc [2] & (!\fetch_instance|pc [0] & \fetch_instance|pc [1])))

	.dataa(\fetch_instance|pc [2]),
	.datab(\fetch_instance|pc [0]),
	.datac(\d_mem_instance|dataMem[2][0]~q ),
	.datad(\fetch_instance|pc [1]),
	.cin(gnd),
	.combout(\d_mem_instance|dataMem[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_mem_instance|dataMem[2][0]~0 .lut_mask = 16'hF1F0;
defparam \d_mem_instance|dataMem[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N11
dffeas \d_mem_instance|dataMem[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d_mem_instance|dataMem[2][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem_instance|dataMem[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem_instance|dataMem[2][0] .is_wysiwyg = "true";
defparam \d_mem_instance|dataMem[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N4
cycloneive_lcell_comb \d_mem_instance|Mux31~0 (
// Equation(s):
// \d_mem_instance|Mux31~0_combout  = (\d_mem_instance|dataMem[2][0]~q  & (!\fetch_instance|pc [2] & (!\fetch_instance|pc [0] & \fetch_instance|pc [1])))

	.dataa(\d_mem_instance|dataMem[2][0]~q ),
	.datab(\fetch_instance|pc [2]),
	.datac(\fetch_instance|pc [0]),
	.datad(\fetch_instance|pc [1]),
	.cin(gnd),
	.combout(\d_mem_instance|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_mem_instance|Mux31~0 .lut_mask = 16'h0200;
defparam \d_mem_instance|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N22
cycloneive_lcell_comb \decode_instance|reg_filenstance|registerArray[9][2]~0 (
// Equation(s):
// \decode_instance|reg_filenstance|registerArray[9][2]~0_combout  = (\fetch_instance|pc [2]) # ((\fetch_instance|pc [0]) # ((\decode_instance|reg_filenstance|registerArray[9][2]~q ) # (!\fetch_instance|pc [1])))

	.dataa(\fetch_instance|pc [2]),
	.datab(\fetch_instance|pc [0]),
	.datac(\decode_instance|reg_filenstance|registerArray[9][2]~q ),
	.datad(\fetch_instance|pc [1]),
	.cin(gnd),
	.combout(\decode_instance|reg_filenstance|registerArray[9][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_instance|reg_filenstance|registerArray[9][2]~0 .lut_mask = 16'hFEFF;
defparam \decode_instance|reg_filenstance|registerArray[9][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N23
dffeas \decode_instance|reg_filenstance|registerArray[9][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\decode_instance|reg_filenstance|registerArray[9][2]~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_instance|reg_filenstance|registerArray[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \decode_instance|reg_filenstance|registerArray[9][2] .is_wysiwyg = "true";
defparam \decode_instance|reg_filenstance|registerArray[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
cycloneive_lcell_comb \decode_instance|reg_filenstance|Mux61~0 (
// Equation(s):
// \decode_instance|reg_filenstance|Mux61~0_combout  = (\decode_instance|reg_filenstance|registerArray[9][2]~q  & (\fetch_instance|pc [1] & (!\fetch_instance|pc [0] & !\fetch_instance|pc [2])))

	.dataa(\decode_instance|reg_filenstance|registerArray[9][2]~q ),
	.datab(\fetch_instance|pc [1]),
	.datac(\fetch_instance|pc [0]),
	.datad(\fetch_instance|pc [2]),
	.cin(gnd),
	.combout(\decode_instance|reg_filenstance|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_instance|reg_filenstance|Mux61~0 .lut_mask = 16'h0008;
defparam \decode_instance|reg_filenstance|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cycloneive_lcell_comb \fetch_instance|i_mem_instance|instrMem~0 (
// Equation(s):
// \fetch_instance|i_mem_instance|instrMem~0_combout  = (\fetch_instance|pc [1] & (!\fetch_instance|pc [0] & !\fetch_instance|pc [2]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [1]),
	.datac(\fetch_instance|pc [0]),
	.datad(\fetch_instance|pc [2]),
	.cin(gnd),
	.combout(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_instance|i_mem_instance|instrMem~0 .lut_mask = 16'h000C;
defparam \fetch_instance|i_mem_instance|instrMem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneive_lcell_comb \d_mem_instance|dataMem[2][2]~1 (
// Equation(s):
// \d_mem_instance|dataMem[2][2]~1_combout  = (\fetch_instance|i_mem_instance|instrMem~0_combout  & (\decode_instance|reg_filenstance|Mux61~0_combout )) # (!\fetch_instance|i_mem_instance|instrMem~0_combout  & ((\d_mem_instance|dataMem[2][2]~q )))

	.dataa(\decode_instance|reg_filenstance|Mux61~0_combout ),
	.datab(gnd),
	.datac(\d_mem_instance|dataMem[2][2]~q ),
	.datad(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.cin(gnd),
	.combout(\d_mem_instance|dataMem[2][2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \d_mem_instance|dataMem[2][2]~1 .lut_mask = 16'hAAF0;
defparam \d_mem_instance|dataMem[2][2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N3
dffeas \d_mem_instance|dataMem[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d_mem_instance|dataMem[2][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem_instance|dataMem[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem_instance|dataMem[2][2] .is_wysiwyg = "true";
defparam \d_mem_instance|dataMem[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cycloneive_lcell_comb \d_mem_instance|Mux29~0 (
// Equation(s):
// \d_mem_instance|Mux29~0_combout  = (!\fetch_instance|pc [2] & (\fetch_instance|pc [1] & (!\fetch_instance|pc [0] & \d_mem_instance|dataMem[2][2]~q )))

	.dataa(\fetch_instance|pc [2]),
	.datab(\fetch_instance|pc [1]),
	.datac(\fetch_instance|pc [0]),
	.datad(\d_mem_instance|dataMem[2][2]~q ),
	.cin(gnd),
	.combout(\d_mem_instance|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_mem_instance|Mux29~0 .lut_mask = 16'h0400;
defparam \d_mem_instance|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneive_lcell_comb \d_mem_instance|dataMem[2][3]~2 (
// Equation(s):
// \d_mem_instance|dataMem[2][3]~2_combout  = (\fetch_instance|i_mem_instance|instrMem~0_combout  & (!\decode_instance|reg_filenstance|Mux61~0_combout )) # (!\fetch_instance|i_mem_instance|instrMem~0_combout  & ((\d_mem_instance|dataMem[2][3]~q )))

	.dataa(\decode_instance|reg_filenstance|Mux61~0_combout ),
	.datab(gnd),
	.datac(\d_mem_instance|dataMem[2][3]~q ),
	.datad(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.cin(gnd),
	.combout(\d_mem_instance|dataMem[2][3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \d_mem_instance|dataMem[2][3]~2 .lut_mask = 16'h55F0;
defparam \d_mem_instance|dataMem[2][3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y22_N19
dffeas \d_mem_instance|dataMem[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\d_mem_instance|dataMem[2][3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d_mem_instance|dataMem[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \d_mem_instance|dataMem[2][3] .is_wysiwyg = "true";
defparam \d_mem_instance|dataMem[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
cycloneive_lcell_comb \d_mem_instance|Mux28~0 (
// Equation(s):
// \d_mem_instance|Mux28~0_combout  = (!\fetch_instance|pc [2] & (\fetch_instance|pc [1] & (!\fetch_instance|pc [0] & \d_mem_instance|dataMem[2][3]~q )))

	.dataa(\fetch_instance|pc [2]),
	.datab(\fetch_instance|pc [1]),
	.datac(\fetch_instance|pc [0]),
	.datad(\d_mem_instance|dataMem[2][3]~q ),
	.cin(gnd),
	.combout(\d_mem_instance|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \d_mem_instance|Mux28~0 .lut_mask = 16'h0400;
defparam \d_mem_instance|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N10
cycloneive_lcell_comb \execute_instance|Add0~0 (
// Equation(s):
// \execute_instance|Add0~0_combout  = (\fetch_instance|pc [2] & (\fetch_instance|i_mem_instance|instrMem~0_combout  $ (VCC))) # (!\fetch_instance|pc [2] & (\fetch_instance|i_mem_instance|instrMem~0_combout  & VCC))
// \execute_instance|Add0~1  = CARRY((\fetch_instance|pc [2] & \fetch_instance|i_mem_instance|instrMem~0_combout ))

	.dataa(\fetch_instance|pc [2]),
	.datab(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\execute_instance|Add0~0_combout ),
	.cout(\execute_instance|Add0~1 ));
// synopsys translate_off
defparam \execute_instance|Add0~0 .lut_mask = 16'h6688;
defparam \execute_instance|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N6
cycloneive_lcell_comb \fetch_instance|pc[3]~35 (
// Equation(s):
// \fetch_instance|pc[3]~35_combout  = (\fetch_instance|pc [3] & (\fetch_instance|pc[2]~34  $ (GND))) # (!\fetch_instance|pc [3] & (!\fetch_instance|pc[2]~34  & VCC))
// \fetch_instance|pc[3]~36  = CARRY((\fetch_instance|pc [3] & !\fetch_instance|pc[2]~34 ))

	.dataa(\fetch_instance|pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[2]~34 ),
	.combout(\fetch_instance|pc[3]~35_combout ),
	.cout(\fetch_instance|pc[3]~36 ));
// synopsys translate_off
defparam \fetch_instance|pc[3]~35 .lut_mask = 16'hA50A;
defparam \fetch_instance|pc[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y26_N7
dffeas \fetch_instance|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[3]~35_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[3] .is_wysiwyg = "true";
defparam \fetch_instance|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N12
cycloneive_lcell_comb \execute_instance|Add0~2 (
// Equation(s):
// \execute_instance|Add0~2_combout  = (\fetch_instance|pc [3] & (!\execute_instance|Add0~1 )) # (!\fetch_instance|pc [3] & ((\execute_instance|Add0~1 ) # (GND)))
// \execute_instance|Add0~3  = CARRY((!\execute_instance|Add0~1 ) # (!\fetch_instance|pc [3]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_instance|Add0~1 ),
	.combout(\execute_instance|Add0~2_combout ),
	.cout(\execute_instance|Add0~3 ));
// synopsys translate_off
defparam \execute_instance|Add0~2 .lut_mask = 16'h3C3F;
defparam \execute_instance|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N8
cycloneive_lcell_comb \fetch_instance|pc[4]~37 (
// Equation(s):
// \fetch_instance|pc[4]~37_combout  = (\fetch_instance|pc [4] & (!\fetch_instance|pc[3]~36 )) # (!\fetch_instance|pc [4] & ((\fetch_instance|pc[3]~36 ) # (GND)))
// \fetch_instance|pc[4]~38  = CARRY((!\fetch_instance|pc[3]~36 ) # (!\fetch_instance|pc [4]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[3]~36 ),
	.combout(\fetch_instance|pc[4]~37_combout ),
	.cout(\fetch_instance|pc[4]~38 ));
// synopsys translate_off
defparam \fetch_instance|pc[4]~37 .lut_mask = 16'h3C3F;
defparam \fetch_instance|pc[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y26_N9
dffeas \fetch_instance|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[4]~37_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[4] .is_wysiwyg = "true";
defparam \fetch_instance|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N14
cycloneive_lcell_comb \execute_instance|Add0~4 (
// Equation(s):
// \execute_instance|Add0~4_combout  = (\fetch_instance|pc [4] & (\execute_instance|Add0~3  $ (GND))) # (!\fetch_instance|pc [4] & (!\execute_instance|Add0~3  & VCC))
// \execute_instance|Add0~5  = CARRY((\fetch_instance|pc [4] & !\execute_instance|Add0~3 ))

	.dataa(\fetch_instance|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_instance|Add0~3 ),
	.combout(\execute_instance|Add0~4_combout ),
	.cout(\execute_instance|Add0~5 ));
// synopsys translate_off
defparam \execute_instance|Add0~4 .lut_mask = 16'hA50A;
defparam \execute_instance|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N10
cycloneive_lcell_comb \fetch_instance|pc[5]~39 (
// Equation(s):
// \fetch_instance|pc[5]~39_combout  = (\fetch_instance|pc [5] & (\fetch_instance|pc[4]~38  $ (GND))) # (!\fetch_instance|pc [5] & (!\fetch_instance|pc[4]~38  & VCC))
// \fetch_instance|pc[5]~40  = CARRY((\fetch_instance|pc [5] & !\fetch_instance|pc[4]~38 ))

	.dataa(\fetch_instance|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[4]~38 ),
	.combout(\fetch_instance|pc[5]~39_combout ),
	.cout(\fetch_instance|pc[5]~40 ));
// synopsys translate_off
defparam \fetch_instance|pc[5]~39 .lut_mask = 16'hA50A;
defparam \fetch_instance|pc[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y26_N11
dffeas \fetch_instance|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[5]~39_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[5] .is_wysiwyg = "true";
defparam \fetch_instance|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N16
cycloneive_lcell_comb \execute_instance|Add0~6 (
// Equation(s):
// \execute_instance|Add0~6_combout  = (\fetch_instance|pc [5] & (!\execute_instance|Add0~5 )) # (!\fetch_instance|pc [5] & ((\execute_instance|Add0~5 ) # (GND)))
// \execute_instance|Add0~7  = CARRY((!\execute_instance|Add0~5 ) # (!\fetch_instance|pc [5]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_instance|Add0~5 ),
	.combout(\execute_instance|Add0~6_combout ),
	.cout(\execute_instance|Add0~7 ));
// synopsys translate_off
defparam \execute_instance|Add0~6 .lut_mask = 16'h3C3F;
defparam \execute_instance|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N12
cycloneive_lcell_comb \fetch_instance|pc[6]~41 (
// Equation(s):
// \fetch_instance|pc[6]~41_combout  = (\fetch_instance|pc [6] & (!\fetch_instance|pc[5]~40 )) # (!\fetch_instance|pc [6] & ((\fetch_instance|pc[5]~40 ) # (GND)))
// \fetch_instance|pc[6]~42  = CARRY((!\fetch_instance|pc[5]~40 ) # (!\fetch_instance|pc [6]))

	.dataa(\fetch_instance|pc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[5]~40 ),
	.combout(\fetch_instance|pc[6]~41_combout ),
	.cout(\fetch_instance|pc[6]~42 ));
// synopsys translate_off
defparam \fetch_instance|pc[6]~41 .lut_mask = 16'h5A5F;
defparam \fetch_instance|pc[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y26_N13
dffeas \fetch_instance|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[6]~41_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[6] .is_wysiwyg = "true";
defparam \fetch_instance|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N18
cycloneive_lcell_comb \execute_instance|Add0~8 (
// Equation(s):
// \execute_instance|Add0~8_combout  = (\fetch_instance|pc [6] & (\execute_instance|Add0~7  $ (GND))) # (!\fetch_instance|pc [6] & (!\execute_instance|Add0~7  & VCC))
// \execute_instance|Add0~9  = CARRY((\fetch_instance|pc [6] & !\execute_instance|Add0~7 ))

	.dataa(gnd),
	.datab(\fetch_instance|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_instance|Add0~7 ),
	.combout(\execute_instance|Add0~8_combout ),
	.cout(\execute_instance|Add0~9 ));
// synopsys translate_off
defparam \execute_instance|Add0~8 .lut_mask = 16'hC30C;
defparam \execute_instance|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N14
cycloneive_lcell_comb \fetch_instance|pc[7]~43 (
// Equation(s):
// \fetch_instance|pc[7]~43_combout  = (\fetch_instance|pc [7] & (\fetch_instance|pc[6]~42  $ (GND))) # (!\fetch_instance|pc [7] & (!\fetch_instance|pc[6]~42  & VCC))
// \fetch_instance|pc[7]~44  = CARRY((\fetch_instance|pc [7] & !\fetch_instance|pc[6]~42 ))

	.dataa(gnd),
	.datab(\fetch_instance|pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[6]~42 ),
	.combout(\fetch_instance|pc[7]~43_combout ),
	.cout(\fetch_instance|pc[7]~44 ));
// synopsys translate_off
defparam \fetch_instance|pc[7]~43 .lut_mask = 16'hC30C;
defparam \fetch_instance|pc[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y26_N15
dffeas \fetch_instance|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[7]~43_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[7] .is_wysiwyg = "true";
defparam \fetch_instance|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N20
cycloneive_lcell_comb \execute_instance|Add0~10 (
// Equation(s):
// \execute_instance|Add0~10_combout  = (\fetch_instance|pc [7] & ((\fetch_instance|i_mem_instance|instrMem~0_combout  & (!\execute_instance|Add0~9 )) # (!\fetch_instance|i_mem_instance|instrMem~0_combout  & (\execute_instance|Add0~9  & VCC)))) # 
// (!\fetch_instance|pc [7] & ((\fetch_instance|i_mem_instance|instrMem~0_combout  & ((\execute_instance|Add0~9 ) # (GND))) # (!\fetch_instance|i_mem_instance|instrMem~0_combout  & (!\execute_instance|Add0~9 ))))
// \execute_instance|Add0~11  = CARRY((\fetch_instance|pc [7] & (\fetch_instance|i_mem_instance|instrMem~0_combout  & !\execute_instance|Add0~9 )) # (!\fetch_instance|pc [7] & ((\fetch_instance|i_mem_instance|instrMem~0_combout ) # (!\execute_instance|Add0~9 
// ))))

	.dataa(\fetch_instance|pc [7]),
	.datab(\fetch_instance|i_mem_instance|instrMem~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_instance|Add0~9 ),
	.combout(\execute_instance|Add0~10_combout ),
	.cout(\execute_instance|Add0~11 ));
// synopsys translate_off
defparam \execute_instance|Add0~10 .lut_mask = 16'h694D;
defparam \execute_instance|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N16
cycloneive_lcell_comb \fetch_instance|pc[8]~45 (
// Equation(s):
// \fetch_instance|pc[8]~45_combout  = (\fetch_instance|pc [8] & (!\fetch_instance|pc[7]~44 )) # (!\fetch_instance|pc [8] & ((\fetch_instance|pc[7]~44 ) # (GND)))
// \fetch_instance|pc[8]~46  = CARRY((!\fetch_instance|pc[7]~44 ) # (!\fetch_instance|pc [8]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[7]~44 ),
	.combout(\fetch_instance|pc[8]~45_combout ),
	.cout(\fetch_instance|pc[8]~46 ));
// synopsys translate_off
defparam \fetch_instance|pc[8]~45 .lut_mask = 16'h3C3F;
defparam \fetch_instance|pc[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y26_N17
dffeas \fetch_instance|pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[8]~45_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[8] .is_wysiwyg = "true";
defparam \fetch_instance|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N22
cycloneive_lcell_comb \execute_instance|Add0~12 (
// Equation(s):
// \execute_instance|Add0~12_combout  = (\fetch_instance|pc [8] & (\execute_instance|Add0~11  $ (GND))) # (!\fetch_instance|pc [8] & (!\execute_instance|Add0~11  & VCC))
// \execute_instance|Add0~13  = CARRY((\fetch_instance|pc [8] & !\execute_instance|Add0~11 ))

	.dataa(\fetch_instance|pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_instance|Add0~11 ),
	.combout(\execute_instance|Add0~12_combout ),
	.cout(\execute_instance|Add0~13 ));
// synopsys translate_off
defparam \execute_instance|Add0~12 .lut_mask = 16'hA50A;
defparam \execute_instance|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N18
cycloneive_lcell_comb \fetch_instance|pc[9]~47 (
// Equation(s):
// \fetch_instance|pc[9]~47_combout  = (\fetch_instance|pc [9] & (\fetch_instance|pc[8]~46  $ (GND))) # (!\fetch_instance|pc [9] & (!\fetch_instance|pc[8]~46  & VCC))
// \fetch_instance|pc[9]~48  = CARRY((\fetch_instance|pc [9] & !\fetch_instance|pc[8]~46 ))

	.dataa(gnd),
	.datab(\fetch_instance|pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[8]~46 ),
	.combout(\fetch_instance|pc[9]~47_combout ),
	.cout(\fetch_instance|pc[9]~48 ));
// synopsys translate_off
defparam \fetch_instance|pc[9]~47 .lut_mask = 16'hC30C;
defparam \fetch_instance|pc[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y26_N19
dffeas \fetch_instance|pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[9]~47_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[9] .is_wysiwyg = "true";
defparam \fetch_instance|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N24
cycloneive_lcell_comb \execute_instance|Add0~14 (
// Equation(s):
// \execute_instance|Add0~14_combout  = \execute_instance|Add0~13  $ (\fetch_instance|pc [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_instance|pc [9]),
	.cin(\execute_instance|Add0~13 ),
	.combout(\execute_instance|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \execute_instance|Add0~14 .lut_mask = 16'h0FF0;
defparam \execute_instance|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N20
cycloneive_lcell_comb \fetch_instance|pc[10]~49 (
// Equation(s):
// \fetch_instance|pc[10]~49_combout  = (\fetch_instance|pc [10] & (!\fetch_instance|pc[9]~48 )) # (!\fetch_instance|pc [10] & ((\fetch_instance|pc[9]~48 ) # (GND)))
// \fetch_instance|pc[10]~50  = CARRY((!\fetch_instance|pc[9]~48 ) # (!\fetch_instance|pc [10]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[9]~48 ),
	.combout(\fetch_instance|pc[10]~49_combout ),
	.cout(\fetch_instance|pc[10]~50 ));
// synopsys translate_off
defparam \fetch_instance|pc[10]~49 .lut_mask = 16'h3C3F;
defparam \fetch_instance|pc[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y26_N21
dffeas \fetch_instance|pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[10]~49_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[10] .is_wysiwyg = "true";
defparam \fetch_instance|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N22
cycloneive_lcell_comb \fetch_instance|pc[11]~51 (
// Equation(s):
// \fetch_instance|pc[11]~51_combout  = (\fetch_instance|pc [11] & (\fetch_instance|pc[10]~50  $ (GND))) # (!\fetch_instance|pc [11] & (!\fetch_instance|pc[10]~50  & VCC))
// \fetch_instance|pc[11]~52  = CARRY((\fetch_instance|pc [11] & !\fetch_instance|pc[10]~50 ))

	.dataa(\fetch_instance|pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[10]~50 ),
	.combout(\fetch_instance|pc[11]~51_combout ),
	.cout(\fetch_instance|pc[11]~52 ));
// synopsys translate_off
defparam \fetch_instance|pc[11]~51 .lut_mask = 16'hA50A;
defparam \fetch_instance|pc[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y26_N23
dffeas \fetch_instance|pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[11]~51_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[11] .is_wysiwyg = "true";
defparam \fetch_instance|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N24
cycloneive_lcell_comb \fetch_instance|pc[12]~53 (
// Equation(s):
// \fetch_instance|pc[12]~53_combout  = (\fetch_instance|pc [12] & (!\fetch_instance|pc[11]~52 )) # (!\fetch_instance|pc [12] & ((\fetch_instance|pc[11]~52 ) # (GND)))
// \fetch_instance|pc[12]~54  = CARRY((!\fetch_instance|pc[11]~52 ) # (!\fetch_instance|pc [12]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[11]~52 ),
	.combout(\fetch_instance|pc[12]~53_combout ),
	.cout(\fetch_instance|pc[12]~54 ));
// synopsys translate_off
defparam \fetch_instance|pc[12]~53 .lut_mask = 16'h3C3F;
defparam \fetch_instance|pc[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y26_N25
dffeas \fetch_instance|pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[12]~53_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[12] .is_wysiwyg = "true";
defparam \fetch_instance|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N26
cycloneive_lcell_comb \fetch_instance|pc[13]~55 (
// Equation(s):
// \fetch_instance|pc[13]~55_combout  = (\fetch_instance|pc [13] & (\fetch_instance|pc[12]~54  $ (GND))) # (!\fetch_instance|pc [13] & (!\fetch_instance|pc[12]~54  & VCC))
// \fetch_instance|pc[13]~56  = CARRY((\fetch_instance|pc [13] & !\fetch_instance|pc[12]~54 ))

	.dataa(\fetch_instance|pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[12]~54 ),
	.combout(\fetch_instance|pc[13]~55_combout ),
	.cout(\fetch_instance|pc[13]~56 ));
// synopsys translate_off
defparam \fetch_instance|pc[13]~55 .lut_mask = 16'hA50A;
defparam \fetch_instance|pc[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y26_N27
dffeas \fetch_instance|pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[13]~55_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[13] .is_wysiwyg = "true";
defparam \fetch_instance|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N28
cycloneive_lcell_comb \fetch_instance|pc[14]~57 (
// Equation(s):
// \fetch_instance|pc[14]~57_combout  = (\fetch_instance|pc [14] & (!\fetch_instance|pc[13]~56 )) # (!\fetch_instance|pc [14] & ((\fetch_instance|pc[13]~56 ) # (GND)))
// \fetch_instance|pc[14]~58  = CARRY((!\fetch_instance|pc[13]~56 ) # (!\fetch_instance|pc [14]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[13]~56 ),
	.combout(\fetch_instance|pc[14]~57_combout ),
	.cout(\fetch_instance|pc[14]~58 ));
// synopsys translate_off
defparam \fetch_instance|pc[14]~57 .lut_mask = 16'h3C3F;
defparam \fetch_instance|pc[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y26_N29
dffeas \fetch_instance|pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[14]~57_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[14] .is_wysiwyg = "true";
defparam \fetch_instance|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N30
cycloneive_lcell_comb \fetch_instance|pc[15]~59 (
// Equation(s):
// \fetch_instance|pc[15]~59_combout  = (\fetch_instance|pc [15] & (\fetch_instance|pc[14]~58  $ (GND))) # (!\fetch_instance|pc [15] & (!\fetch_instance|pc[14]~58  & VCC))
// \fetch_instance|pc[15]~60  = CARRY((\fetch_instance|pc [15] & !\fetch_instance|pc[14]~58 ))

	.dataa(\fetch_instance|pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[14]~58 ),
	.combout(\fetch_instance|pc[15]~59_combout ),
	.cout(\fetch_instance|pc[15]~60 ));
// synopsys translate_off
defparam \fetch_instance|pc[15]~59 .lut_mask = 16'hA50A;
defparam \fetch_instance|pc[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y26_N31
dffeas \fetch_instance|pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[15]~59_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[15] .is_wysiwyg = "true";
defparam \fetch_instance|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N0
cycloneive_lcell_comb \fetch_instance|pc[16]~61 (
// Equation(s):
// \fetch_instance|pc[16]~61_combout  = (\fetch_instance|pc [16] & (!\fetch_instance|pc[15]~60 )) # (!\fetch_instance|pc [16] & ((\fetch_instance|pc[15]~60 ) # (GND)))
// \fetch_instance|pc[16]~62  = CARRY((!\fetch_instance|pc[15]~60 ) # (!\fetch_instance|pc [16]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[15]~60 ),
	.combout(\fetch_instance|pc[16]~61_combout ),
	.cout(\fetch_instance|pc[16]~62 ));
// synopsys translate_off
defparam \fetch_instance|pc[16]~61 .lut_mask = 16'h3C3F;
defparam \fetch_instance|pc[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N1
dffeas \fetch_instance|pc[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[16]~61_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[16] .is_wysiwyg = "true";
defparam \fetch_instance|pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N2
cycloneive_lcell_comb \fetch_instance|pc[17]~63 (
// Equation(s):
// \fetch_instance|pc[17]~63_combout  = (\fetch_instance|pc [17] & (\fetch_instance|pc[16]~62  $ (GND))) # (!\fetch_instance|pc [17] & (!\fetch_instance|pc[16]~62  & VCC))
// \fetch_instance|pc[17]~64  = CARRY((\fetch_instance|pc [17] & !\fetch_instance|pc[16]~62 ))

	.dataa(gnd),
	.datab(\fetch_instance|pc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[16]~62 ),
	.combout(\fetch_instance|pc[17]~63_combout ),
	.cout(\fetch_instance|pc[17]~64 ));
// synopsys translate_off
defparam \fetch_instance|pc[17]~63 .lut_mask = 16'hC30C;
defparam \fetch_instance|pc[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N3
dffeas \fetch_instance|pc[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[17]~63_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[17] .is_wysiwyg = "true";
defparam \fetch_instance|pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N4
cycloneive_lcell_comb \fetch_instance|pc[18]~65 (
// Equation(s):
// \fetch_instance|pc[18]~65_combout  = (\fetch_instance|pc [18] & (!\fetch_instance|pc[17]~64 )) # (!\fetch_instance|pc [18] & ((\fetch_instance|pc[17]~64 ) # (GND)))
// \fetch_instance|pc[18]~66  = CARRY((!\fetch_instance|pc[17]~64 ) # (!\fetch_instance|pc [18]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[17]~64 ),
	.combout(\fetch_instance|pc[18]~65_combout ),
	.cout(\fetch_instance|pc[18]~66 ));
// synopsys translate_off
defparam \fetch_instance|pc[18]~65 .lut_mask = 16'h3C3F;
defparam \fetch_instance|pc[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N5
dffeas \fetch_instance|pc[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[18]~65_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[18] .is_wysiwyg = "true";
defparam \fetch_instance|pc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N6
cycloneive_lcell_comb \fetch_instance|pc[19]~67 (
// Equation(s):
// \fetch_instance|pc[19]~67_combout  = (\fetch_instance|pc [19] & (\fetch_instance|pc[18]~66  $ (GND))) # (!\fetch_instance|pc [19] & (!\fetch_instance|pc[18]~66  & VCC))
// \fetch_instance|pc[19]~68  = CARRY((\fetch_instance|pc [19] & !\fetch_instance|pc[18]~66 ))

	.dataa(\fetch_instance|pc [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[18]~66 ),
	.combout(\fetch_instance|pc[19]~67_combout ),
	.cout(\fetch_instance|pc[19]~68 ));
// synopsys translate_off
defparam \fetch_instance|pc[19]~67 .lut_mask = 16'hA50A;
defparam \fetch_instance|pc[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N7
dffeas \fetch_instance|pc[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[19]~67_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[19] .is_wysiwyg = "true";
defparam \fetch_instance|pc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N8
cycloneive_lcell_comb \fetch_instance|pc[20]~69 (
// Equation(s):
// \fetch_instance|pc[20]~69_combout  = (\fetch_instance|pc [20] & (!\fetch_instance|pc[19]~68 )) # (!\fetch_instance|pc [20] & ((\fetch_instance|pc[19]~68 ) # (GND)))
// \fetch_instance|pc[20]~70  = CARRY((!\fetch_instance|pc[19]~68 ) # (!\fetch_instance|pc [20]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[19]~68 ),
	.combout(\fetch_instance|pc[20]~69_combout ),
	.cout(\fetch_instance|pc[20]~70 ));
// synopsys translate_off
defparam \fetch_instance|pc[20]~69 .lut_mask = 16'h3C3F;
defparam \fetch_instance|pc[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N9
dffeas \fetch_instance|pc[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[20]~69_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[20] .is_wysiwyg = "true";
defparam \fetch_instance|pc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N10
cycloneive_lcell_comb \fetch_instance|pc[21]~71 (
// Equation(s):
// \fetch_instance|pc[21]~71_combout  = (\fetch_instance|pc [21] & (\fetch_instance|pc[20]~70  $ (GND))) # (!\fetch_instance|pc [21] & (!\fetch_instance|pc[20]~70  & VCC))
// \fetch_instance|pc[21]~72  = CARRY((\fetch_instance|pc [21] & !\fetch_instance|pc[20]~70 ))

	.dataa(\fetch_instance|pc [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[20]~70 ),
	.combout(\fetch_instance|pc[21]~71_combout ),
	.cout(\fetch_instance|pc[21]~72 ));
// synopsys translate_off
defparam \fetch_instance|pc[21]~71 .lut_mask = 16'hA50A;
defparam \fetch_instance|pc[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N11
dffeas \fetch_instance|pc[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[21]~71_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[21] .is_wysiwyg = "true";
defparam \fetch_instance|pc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N12
cycloneive_lcell_comb \fetch_instance|pc[22]~73 (
// Equation(s):
// \fetch_instance|pc[22]~73_combout  = (\fetch_instance|pc [22] & (!\fetch_instance|pc[21]~72 )) # (!\fetch_instance|pc [22] & ((\fetch_instance|pc[21]~72 ) # (GND)))
// \fetch_instance|pc[22]~74  = CARRY((!\fetch_instance|pc[21]~72 ) # (!\fetch_instance|pc [22]))

	.dataa(\fetch_instance|pc [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[21]~72 ),
	.combout(\fetch_instance|pc[22]~73_combout ),
	.cout(\fetch_instance|pc[22]~74 ));
// synopsys translate_off
defparam \fetch_instance|pc[22]~73 .lut_mask = 16'h5A5F;
defparam \fetch_instance|pc[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N13
dffeas \fetch_instance|pc[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[22]~73_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[22] .is_wysiwyg = "true";
defparam \fetch_instance|pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N14
cycloneive_lcell_comb \fetch_instance|pc[23]~75 (
// Equation(s):
// \fetch_instance|pc[23]~75_combout  = (\fetch_instance|pc [23] & (\fetch_instance|pc[22]~74  $ (GND))) # (!\fetch_instance|pc [23] & (!\fetch_instance|pc[22]~74  & VCC))
// \fetch_instance|pc[23]~76  = CARRY((\fetch_instance|pc [23] & !\fetch_instance|pc[22]~74 ))

	.dataa(gnd),
	.datab(\fetch_instance|pc [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[22]~74 ),
	.combout(\fetch_instance|pc[23]~75_combout ),
	.cout(\fetch_instance|pc[23]~76 ));
// synopsys translate_off
defparam \fetch_instance|pc[23]~75 .lut_mask = 16'hC30C;
defparam \fetch_instance|pc[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N15
dffeas \fetch_instance|pc[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[23]~75_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[23] .is_wysiwyg = "true";
defparam \fetch_instance|pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N16
cycloneive_lcell_comb \fetch_instance|pc[24]~77 (
// Equation(s):
// \fetch_instance|pc[24]~77_combout  = (\fetch_instance|pc [24] & (!\fetch_instance|pc[23]~76 )) # (!\fetch_instance|pc [24] & ((\fetch_instance|pc[23]~76 ) # (GND)))
// \fetch_instance|pc[24]~78  = CARRY((!\fetch_instance|pc[23]~76 ) # (!\fetch_instance|pc [24]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[23]~76 ),
	.combout(\fetch_instance|pc[24]~77_combout ),
	.cout(\fetch_instance|pc[24]~78 ));
// synopsys translate_off
defparam \fetch_instance|pc[24]~77 .lut_mask = 16'h3C3F;
defparam \fetch_instance|pc[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N17
dffeas \fetch_instance|pc[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[24]~77_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[24] .is_wysiwyg = "true";
defparam \fetch_instance|pc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N18
cycloneive_lcell_comb \fetch_instance|pc[25]~79 (
// Equation(s):
// \fetch_instance|pc[25]~79_combout  = (\fetch_instance|pc [25] & (\fetch_instance|pc[24]~78  $ (GND))) # (!\fetch_instance|pc [25] & (!\fetch_instance|pc[24]~78  & VCC))
// \fetch_instance|pc[25]~80  = CARRY((\fetch_instance|pc [25] & !\fetch_instance|pc[24]~78 ))

	.dataa(gnd),
	.datab(\fetch_instance|pc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[24]~78 ),
	.combout(\fetch_instance|pc[25]~79_combout ),
	.cout(\fetch_instance|pc[25]~80 ));
// synopsys translate_off
defparam \fetch_instance|pc[25]~79 .lut_mask = 16'hC30C;
defparam \fetch_instance|pc[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N19
dffeas \fetch_instance|pc[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[25]~79_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[25] .is_wysiwyg = "true";
defparam \fetch_instance|pc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N20
cycloneive_lcell_comb \fetch_instance|pc[26]~81 (
// Equation(s):
// \fetch_instance|pc[26]~81_combout  = (\fetch_instance|pc [26] & (!\fetch_instance|pc[25]~80 )) # (!\fetch_instance|pc [26] & ((\fetch_instance|pc[25]~80 ) # (GND)))
// \fetch_instance|pc[26]~82  = CARRY((!\fetch_instance|pc[25]~80 ) # (!\fetch_instance|pc [26]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[25]~80 ),
	.combout(\fetch_instance|pc[26]~81_combout ),
	.cout(\fetch_instance|pc[26]~82 ));
// synopsys translate_off
defparam \fetch_instance|pc[26]~81 .lut_mask = 16'h3C3F;
defparam \fetch_instance|pc[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N21
dffeas \fetch_instance|pc[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[26]~81_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[26] .is_wysiwyg = "true";
defparam \fetch_instance|pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
cycloneive_lcell_comb \fetch_instance|pc[27]~83 (
// Equation(s):
// \fetch_instance|pc[27]~83_combout  = (\fetch_instance|pc [27] & (\fetch_instance|pc[26]~82  $ (GND))) # (!\fetch_instance|pc [27] & (!\fetch_instance|pc[26]~82  & VCC))
// \fetch_instance|pc[27]~84  = CARRY((\fetch_instance|pc [27] & !\fetch_instance|pc[26]~82 ))

	.dataa(\fetch_instance|pc [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[26]~82 ),
	.combout(\fetch_instance|pc[27]~83_combout ),
	.cout(\fetch_instance|pc[27]~84 ));
// synopsys translate_off
defparam \fetch_instance|pc[27]~83 .lut_mask = 16'hA50A;
defparam \fetch_instance|pc[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N23
dffeas \fetch_instance|pc[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[27]~83_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[27] .is_wysiwyg = "true";
defparam \fetch_instance|pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
cycloneive_lcell_comb \fetch_instance|pc[28]~85 (
// Equation(s):
// \fetch_instance|pc[28]~85_combout  = (\fetch_instance|pc [28] & (!\fetch_instance|pc[27]~84 )) # (!\fetch_instance|pc [28] & ((\fetch_instance|pc[27]~84 ) # (GND)))
// \fetch_instance|pc[28]~86  = CARRY((!\fetch_instance|pc[27]~84 ) # (!\fetch_instance|pc [28]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[27]~84 ),
	.combout(\fetch_instance|pc[28]~85_combout ),
	.cout(\fetch_instance|pc[28]~86 ));
// synopsys translate_off
defparam \fetch_instance|pc[28]~85 .lut_mask = 16'h3C3F;
defparam \fetch_instance|pc[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N25
dffeas \fetch_instance|pc[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[28]~85_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[28] .is_wysiwyg = "true";
defparam \fetch_instance|pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N26
cycloneive_lcell_comb \fetch_instance|pc[29]~87 (
// Equation(s):
// \fetch_instance|pc[29]~87_combout  = (\fetch_instance|pc [29] & (\fetch_instance|pc[28]~86  $ (GND))) # (!\fetch_instance|pc [29] & (!\fetch_instance|pc[28]~86  & VCC))
// \fetch_instance|pc[29]~88  = CARRY((\fetch_instance|pc [29] & !\fetch_instance|pc[28]~86 ))

	.dataa(\fetch_instance|pc [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[28]~86 ),
	.combout(\fetch_instance|pc[29]~87_combout ),
	.cout(\fetch_instance|pc[29]~88 ));
// synopsys translate_off
defparam \fetch_instance|pc[29]~87 .lut_mask = 16'hA50A;
defparam \fetch_instance|pc[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N27
dffeas \fetch_instance|pc[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[29]~87_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[29] .is_wysiwyg = "true";
defparam \fetch_instance|pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
cycloneive_lcell_comb \fetch_instance|pc[30]~89 (
// Equation(s):
// \fetch_instance|pc[30]~89_combout  = (\fetch_instance|pc [30] & (!\fetch_instance|pc[29]~88 )) # (!\fetch_instance|pc [30] & ((\fetch_instance|pc[29]~88 ) # (GND)))
// \fetch_instance|pc[30]~90  = CARRY((!\fetch_instance|pc[29]~88 ) # (!\fetch_instance|pc [30]))

	.dataa(gnd),
	.datab(\fetch_instance|pc [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_instance|pc[29]~88 ),
	.combout(\fetch_instance|pc[30]~89_combout ),
	.cout(\fetch_instance|pc[30]~90 ));
// synopsys translate_off
defparam \fetch_instance|pc[30]~89 .lut_mask = 16'h3C3F;
defparam \fetch_instance|pc[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N29
dffeas \fetch_instance|pc[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[30]~89_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[30] .is_wysiwyg = "true";
defparam \fetch_instance|pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
cycloneive_lcell_comb \fetch_instance|pc[31]~91 (
// Equation(s):
// \fetch_instance|pc[31]~91_combout  = \fetch_instance|pc [31] $ (!\fetch_instance|pc[30]~90 )

	.dataa(\fetch_instance|pc [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\fetch_instance|pc[30]~90 ),
	.combout(\fetch_instance|pc[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_instance|pc[31]~91 .lut_mask = 16'hA5A5;
defparam \fetch_instance|pc[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y25_N31
dffeas \fetch_instance|pc[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fetch_instance|pc[31]~91_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_instance|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_instance|pc[31] .is_wysiwyg = "true";
defparam \fetch_instance|pc[31] .power_up = "low";
// synopsys translate_on

assign \instr.func [0] = \instr.func[0]~output_o ;

assign \instr.func [1] = \instr.func[1]~output_o ;

assign \instr.func [2] = \instr.func[2]~output_o ;

assign \instr.func [3] = \instr.func[3]~output_o ;

assign \instr.func [4] = \instr.func[4]~output_o ;

assign \instr.func [5] = \instr.func[5]~output_o ;

assign \instr.shamt [0] = \instr.shamt[0]~output_o ;

assign \instr.shamt [1] = \instr.shamt[1]~output_o ;

assign \instr.shamt [2] = \instr.shamt[2]~output_o ;

assign \instr.shamt [3] = \instr.shamt[3]~output_o ;

assign \instr.shamt [4] = \instr.shamt[4]~output_o ;

assign \instr.rd [0] = \instr.rd[0]~output_o ;

assign \instr.rd [1] = \instr.rd[1]~output_o ;

assign \instr.rd [2] = \instr.rd[2]~output_o ;

assign \instr.rd [3] = \instr.rd[3]~output_o ;

assign \instr.rd [4] = \instr.rd[4]~output_o ;

assign \instr.rt [0] = \instr.rt[0]~output_o ;

assign \instr.rt [1] = \instr.rt[1]~output_o ;

assign \instr.rt [2] = \instr.rt[2]~output_o ;

assign \instr.rt [3] = \instr.rt[3]~output_o ;

assign \instr.rt [4] = \instr.rt[4]~output_o ;

assign \instr.rs [0] = \instr.rs[0]~output_o ;

assign \instr.rs [1] = \instr.rs[1]~output_o ;

assign \instr.rs [2] = \instr.rs[2]~output_o ;

assign \instr.rs [3] = \instr.rs[3]~output_o ;

assign \instr.rs [4] = \instr.rs[4]~output_o ;

assign \instr.opCode [0] = \instr.opCode[0]~output_o ;

assign \instr.opCode [1] = \instr.opCode[1]~output_o ;

assign \instr.opCode [2] = \instr.opCode[2]~output_o ;

assign \instr.opCode [3] = \instr.opCode[3]~output_o ;

assign \instr.opCode [4] = \instr.opCode[4]~output_o ;

assign \instr.opCode [5] = \instr.opCode[5]~output_o ;

assign zero = \zero~output_o ;

assign branch = \branch~output_o ;

assign branchTargetAddr[0] = \branchTargetAddr[0]~output_o ;

assign branchTargetAddr[1] = \branchTargetAddr[1]~output_o ;

assign branchTargetAddr[2] = \branchTargetAddr[2]~output_o ;

assign branchTargetAddr[3] = \branchTargetAddr[3]~output_o ;

assign branchTargetAddr[4] = \branchTargetAddr[4]~output_o ;

assign branchTargetAddr[5] = \branchTargetAddr[5]~output_o ;

assign branchTargetAddr[6] = \branchTargetAddr[6]~output_o ;

assign branchTargetAddr[7] = \branchTargetAddr[7]~output_o ;

assign branchTargetAddr[8] = \branchTargetAddr[8]~output_o ;

assign branchTargetAddr[9] = \branchTargetAddr[9]~output_o ;

assign branchTargetAddr[10] = \branchTargetAddr[10]~output_o ;

assign branchTargetAddr[11] = \branchTargetAddr[11]~output_o ;

assign branchTargetAddr[12] = \branchTargetAddr[12]~output_o ;

assign branchTargetAddr[13] = \branchTargetAddr[13]~output_o ;

assign branchTargetAddr[14] = \branchTargetAddr[14]~output_o ;

assign branchTargetAddr[15] = \branchTargetAddr[15]~output_o ;

assign branchTargetAddr[16] = \branchTargetAddr[16]~output_o ;

assign branchTargetAddr[17] = \branchTargetAddr[17]~output_o ;

assign branchTargetAddr[18] = \branchTargetAddr[18]~output_o ;

assign branchTargetAddr[19] = \branchTargetAddr[19]~output_o ;

assign branchTargetAddr[20] = \branchTargetAddr[20]~output_o ;

assign branchTargetAddr[21] = \branchTargetAddr[21]~output_o ;

assign branchTargetAddr[22] = \branchTargetAddr[22]~output_o ;

assign branchTargetAddr[23] = \branchTargetAddr[23]~output_o ;

assign branchTargetAddr[24] = \branchTargetAddr[24]~output_o ;

assign branchTargetAddr[25] = \branchTargetAddr[25]~output_o ;

assign branchTargetAddr[26] = \branchTargetAddr[26]~output_o ;

assign branchTargetAddr[27] = \branchTargetAddr[27]~output_o ;

assign branchTargetAddr[28] = \branchTargetAddr[28]~output_o ;

assign branchTargetAddr[29] = \branchTargetAddr[29]~output_o ;

assign branchTargetAddr[30] = \branchTargetAddr[30]~output_o ;

assign branchTargetAddr[31] = \branchTargetAddr[31]~output_o ;

assign memToReg = \memToReg~output_o ;

assign regDst = \regDst~output_o ;

assign regWrite = \regWrite~output_o ;

assign aluResult[0] = \aluResult[0]~output_o ;

assign aluResult[1] = \aluResult[1]~output_o ;

assign aluResult[2] = \aluResult[2]~output_o ;

assign aluResult[3] = \aluResult[3]~output_o ;

assign aluResult[4] = \aluResult[4]~output_o ;

assign aluResult[5] = \aluResult[5]~output_o ;

assign aluResult[6] = \aluResult[6]~output_o ;

assign aluResult[7] = \aluResult[7]~output_o ;

assign aluResult[8] = \aluResult[8]~output_o ;

assign aluResult[9] = \aluResult[9]~output_o ;

assign aluResult[10] = \aluResult[10]~output_o ;

assign aluResult[11] = \aluResult[11]~output_o ;

assign aluResult[12] = \aluResult[12]~output_o ;

assign aluResult[13] = \aluResult[13]~output_o ;

assign aluResult[14] = \aluResult[14]~output_o ;

assign aluResult[15] = \aluResult[15]~output_o ;

assign aluResult[16] = \aluResult[16]~output_o ;

assign aluResult[17] = \aluResult[17]~output_o ;

assign aluResult[18] = \aluResult[18]~output_o ;

assign aluResult[19] = \aluResult[19]~output_o ;

assign aluResult[20] = \aluResult[20]~output_o ;

assign aluResult[21] = \aluResult[21]~output_o ;

assign aluResult[22] = \aluResult[22]~output_o ;

assign aluResult[23] = \aluResult[23]~output_o ;

assign aluResult[24] = \aluResult[24]~output_o ;

assign aluResult[25] = \aluResult[25]~output_o ;

assign aluResult[26] = \aluResult[26]~output_o ;

assign aluResult[27] = \aluResult[27]~output_o ;

assign aluResult[28] = \aluResult[28]~output_o ;

assign aluResult[29] = \aluResult[29]~output_o ;

assign aluResult[30] = \aluResult[30]~output_o ;

assign aluResult[31] = \aluResult[31]~output_o ;

assign readMemData[0] = \readMemData[0]~output_o ;

assign readMemData[1] = \readMemData[1]~output_o ;

assign readMemData[2] = \readMemData[2]~output_o ;

assign readMemData[3] = \readMemData[3]~output_o ;

assign readMemData[4] = \readMemData[4]~output_o ;

assign readMemData[5] = \readMemData[5]~output_o ;

assign readMemData[6] = \readMemData[6]~output_o ;

assign readMemData[7] = \readMemData[7]~output_o ;

assign readMemData[8] = \readMemData[8]~output_o ;

assign readMemData[9] = \readMemData[9]~output_o ;

assign readMemData[10] = \readMemData[10]~output_o ;

assign readMemData[11] = \readMemData[11]~output_o ;

assign readMemData[12] = \readMemData[12]~output_o ;

assign readMemData[13] = \readMemData[13]~output_o ;

assign readMemData[14] = \readMemData[14]~output_o ;

assign readMemData[15] = \readMemData[15]~output_o ;

assign readMemData[16] = \readMemData[16]~output_o ;

assign readMemData[17] = \readMemData[17]~output_o ;

assign readMemData[18] = \readMemData[18]~output_o ;

assign readMemData[19] = \readMemData[19]~output_o ;

assign readMemData[20] = \readMemData[20]~output_o ;

assign readMemData[21] = \readMemData[21]~output_o ;

assign readMemData[22] = \readMemData[22]~output_o ;

assign readMemData[23] = \readMemData[23]~output_o ;

assign readMemData[24] = \readMemData[24]~output_o ;

assign readMemData[25] = \readMemData[25]~output_o ;

assign readMemData[26] = \readMemData[26]~output_o ;

assign readMemData[27] = \readMemData[27]~output_o ;

assign readMemData[28] = \readMemData[28]~output_o ;

assign readMemData[29] = \readMemData[29]~output_o ;

assign readMemData[30] = \readMemData[30]~output_o ;

assign readMemData[31] = \readMemData[31]~output_o ;

assign aluSrc = \aluSrc~output_o ;

assign aluOp[0] = \aluOp[0]~output_o ;

assign aluOp[1] = \aluOp[1]~output_o ;

assign pc[0] = \pc[0]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign pc[8] = \pc[8]~output_o ;

assign pc[9] = \pc[9]~output_o ;

assign pc[10] = \pc[10]~output_o ;

assign pc[11] = \pc[11]~output_o ;

assign pc[12] = \pc[12]~output_o ;

assign pc[13] = \pc[13]~output_o ;

assign pc[14] = \pc[14]~output_o ;

assign pc[15] = \pc[15]~output_o ;

assign pc[16] = \pc[16]~output_o ;

assign pc[17] = \pc[17]~output_o ;

assign pc[18] = \pc[18]~output_o ;

assign pc[19] = \pc[19]~output_o ;

assign pc[20] = \pc[20]~output_o ;

assign pc[21] = \pc[21]~output_o ;

assign pc[22] = \pc[22]~output_o ;

assign pc[23] = \pc[23]~output_o ;

assign pc[24] = \pc[24]~output_o ;

assign pc[25] = \pc[25]~output_o ;

assign pc[26] = \pc[26]~output_o ;

assign pc[27] = \pc[27]~output_o ;

assign pc[28] = \pc[28]~output_o ;

assign pc[29] = \pc[29]~output_o ;

assign pc[30] = \pc[30]~output_o ;

assign pc[31] = \pc[31]~output_o ;

assign signExtend[0] = \signExtend[0]~output_o ;

assign signExtend[1] = \signExtend[1]~output_o ;

assign signExtend[2] = \signExtend[2]~output_o ;

assign signExtend[3] = \signExtend[3]~output_o ;

assign signExtend[4] = \signExtend[4]~output_o ;

assign signExtend[5] = \signExtend[5]~output_o ;

assign signExtend[6] = \signExtend[6]~output_o ;

assign signExtend[7] = \signExtend[7]~output_o ;

assign signExtend[8] = \signExtend[8]~output_o ;

assign signExtend[9] = \signExtend[9]~output_o ;

assign signExtend[10] = \signExtend[10]~output_o ;

assign signExtend[11] = \signExtend[11]~output_o ;

assign signExtend[12] = \signExtend[12]~output_o ;

assign signExtend[13] = \signExtend[13]~output_o ;

assign signExtend[14] = \signExtend[14]~output_o ;

assign signExtend[15] = \signExtend[15]~output_o ;

assign signExtend[16] = \signExtend[16]~output_o ;

assign signExtend[17] = \signExtend[17]~output_o ;

assign signExtend[18] = \signExtend[18]~output_o ;

assign signExtend[19] = \signExtend[19]~output_o ;

assign signExtend[20] = \signExtend[20]~output_o ;

assign signExtend[21] = \signExtend[21]~output_o ;

assign signExtend[22] = \signExtend[22]~output_o ;

assign signExtend[23] = \signExtend[23]~output_o ;

assign signExtend[24] = \signExtend[24]~output_o ;

assign signExtend[25] = \signExtend[25]~output_o ;

assign signExtend[26] = \signExtend[26]~output_o ;

assign signExtend[27] = \signExtend[27]~output_o ;

assign signExtend[28] = \signExtend[28]~output_o ;

assign signExtend[29] = \signExtend[29]~output_o ;

assign signExtend[30] = \signExtend[30]~output_o ;

assign signExtend[31] = \signExtend[31]~output_o ;

assign readRegData1[0] = \readRegData1[0]~output_o ;

assign readRegData1[1] = \readRegData1[1]~output_o ;

assign readRegData1[2] = \readRegData1[2]~output_o ;

assign readRegData1[3] = \readRegData1[3]~output_o ;

assign readRegData1[4] = \readRegData1[4]~output_o ;

assign readRegData1[5] = \readRegData1[5]~output_o ;

assign readRegData1[6] = \readRegData1[6]~output_o ;

assign readRegData1[7] = \readRegData1[7]~output_o ;

assign readRegData1[8] = \readRegData1[8]~output_o ;

assign readRegData1[9] = \readRegData1[9]~output_o ;

assign readRegData1[10] = \readRegData1[10]~output_o ;

assign readRegData1[11] = \readRegData1[11]~output_o ;

assign readRegData1[12] = \readRegData1[12]~output_o ;

assign readRegData1[13] = \readRegData1[13]~output_o ;

assign readRegData1[14] = \readRegData1[14]~output_o ;

assign readRegData1[15] = \readRegData1[15]~output_o ;

assign readRegData1[16] = \readRegData1[16]~output_o ;

assign readRegData1[17] = \readRegData1[17]~output_o ;

assign readRegData1[18] = \readRegData1[18]~output_o ;

assign readRegData1[19] = \readRegData1[19]~output_o ;

assign readRegData1[20] = \readRegData1[20]~output_o ;

assign readRegData1[21] = \readRegData1[21]~output_o ;

assign readRegData1[22] = \readRegData1[22]~output_o ;

assign readRegData1[23] = \readRegData1[23]~output_o ;

assign readRegData1[24] = \readRegData1[24]~output_o ;

assign readRegData1[25] = \readRegData1[25]~output_o ;

assign readRegData1[26] = \readRegData1[26]~output_o ;

assign readRegData1[27] = \readRegData1[27]~output_o ;

assign readRegData1[28] = \readRegData1[28]~output_o ;

assign readRegData1[29] = \readRegData1[29]~output_o ;

assign readRegData1[30] = \readRegData1[30]~output_o ;

assign readRegData1[31] = \readRegData1[31]~output_o ;

assign readRegData2[0] = \readRegData2[0]~output_o ;

assign readRegData2[1] = \readRegData2[1]~output_o ;

assign readRegData2[2] = \readRegData2[2]~output_o ;

assign readRegData2[3] = \readRegData2[3]~output_o ;

assign readRegData2[4] = \readRegData2[4]~output_o ;

assign readRegData2[5] = \readRegData2[5]~output_o ;

assign readRegData2[6] = \readRegData2[6]~output_o ;

assign readRegData2[7] = \readRegData2[7]~output_o ;

assign readRegData2[8] = \readRegData2[8]~output_o ;

assign readRegData2[9] = \readRegData2[9]~output_o ;

assign readRegData2[10] = \readRegData2[10]~output_o ;

assign readRegData2[11] = \readRegData2[11]~output_o ;

assign readRegData2[12] = \readRegData2[12]~output_o ;

assign readRegData2[13] = \readRegData2[13]~output_o ;

assign readRegData2[14] = \readRegData2[14]~output_o ;

assign readRegData2[15] = \readRegData2[15]~output_o ;

assign readRegData2[16] = \readRegData2[16]~output_o ;

assign readRegData2[17] = \readRegData2[17]~output_o ;

assign readRegData2[18] = \readRegData2[18]~output_o ;

assign readRegData2[19] = \readRegData2[19]~output_o ;

assign readRegData2[20] = \readRegData2[20]~output_o ;

assign readRegData2[21] = \readRegData2[21]~output_o ;

assign readRegData2[22] = \readRegData2[22]~output_o ;

assign readRegData2[23] = \readRegData2[23]~output_o ;

assign readRegData2[24] = \readRegData2[24]~output_o ;

assign readRegData2[25] = \readRegData2[25]~output_o ;

assign readRegData2[26] = \readRegData2[26]~output_o ;

assign readRegData2[27] = \readRegData2[27]~output_o ;

assign readRegData2[28] = \readRegData2[28]~output_o ;

assign readRegData2[29] = \readRegData2[29]~output_o ;

assign readRegData2[30] = \readRegData2[30]~output_o ;

assign readRegData2[31] = \readRegData2[31]~output_o ;

assign memRead = \memRead~output_o ;

assign memWrite = \memWrite~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
