

================================================================
== Vitis HLS Report for 'hard_tanh_array_array_ap_fixed_8_1_4_0_0_16u_hard_tanh_config8_s'
================================================================
* Date:           Tue Nov  4 16:13:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.551 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.340 us|  0.340 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- HardSigmoidActLoop  |       66|       66|         4|          1|          1|    64|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer8_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i400 %layer6_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln476 = store i7 0, i7 %i" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 10 'store' 'store_ln476' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln476 = br void %HardSigmoidPackLoop" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 11 'br' 'br_ln476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 12 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.77ns)   --->   "%icmp_ln476 = icmp_eq  i7 %i_3, i7 64" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 13 'icmp' 'icmp_ln476' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%i_4 = add i7 %i_3, i7 1" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 14 'add' 'i_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln476 = br i1 %icmp_ln476, void %HardSigmoidPackLoop.split_ifconv, void %for.end17" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 15 'br' 'br_ln476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln476 = store i7 %i_4, i7 %i" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 16 'store' 'store_ln476' <Predicate = (!icmp_ln476)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 17 [1/1] (1.55ns)   --->   "%layer6_out_read = read i400 @_ssdm_op_Read.ap_fifo.volatile.i400P0A, i400 %layer6_out" [firmware/nnet_utils/nnet_activation_stream.h:479]   --->   Operation 17 'read' 'layer6_out_read' <Predicate = true> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 400> <Depth = 64> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln486 = trunc i400 %layer6_out_read" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 18 'trunc' 'trunc_ln486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 25, i32 49" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 19 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 50, i32 74" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 20 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 75, i32 99" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 21 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 100, i32 124" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 22 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 125, i32 149" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 23 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 150, i32 174" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 24 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 175, i32 199" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 25 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 200, i32 224" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 26 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 225, i32 249" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 27 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 250, i32 274" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 28 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 275, i32 299" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 29 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 300, i32 324" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 30 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 325, i32 349" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 31 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 350, i32 374" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 32 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i25 @_ssdm_op_PartSelect.i25.i400.i32.i32, i400 %layer6_out_read, i32 375, i32 399" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 33 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.55>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln486, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln486 = sext i26 %shl_ln" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 35 'sext' 'sext_ln486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.95ns)   --->   "%sigmoid = add i27 %sext_ln486, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 36 'add' 'sigmoid' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.96ns)   --->   "%icmp_ln487 = icmp_sgt  i27 %sigmoid, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 37 'icmp' 'icmp_ln487' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 38 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%or_ln487 = or i1 %icmp_ln487, i1 %tmp" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 39 'or' 'or_ln487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%select_ln487 = select i1 %icmp_ln487, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 40 'select' 'select_ln487' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%trunc_ln491 = trunc i27 %sigmoid" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 41 'trunc' 'trunc_ln491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%select_ln487_12 = select i1 %or_ln487, i14 %select_ln487, i14 %trunc_ln491" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 42 'select' 'select_ln487_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln491)   --->   "%shl_ln2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_12, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 43 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491 = add i15 %shl_ln2, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 44 'add' 'add_ln491' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 45 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln491_16 = trunc i15 %add_ln491" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 46 'trunc' 'trunc_ln491_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.78ns)   --->   "%icmp_ln491 = icmp_ne  i5 %trunc_ln491_16, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 47 'icmp' 'icmp_ln491' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 48 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_s, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 49 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln486_6 = sext i26 %and_ln" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 50 'sext' 'sext_ln486_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.95ns)   --->   "%sigmoid_6 = add i27 %sext_ln486_6, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 51 'add' 'sigmoid_6' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.96ns)   --->   "%icmp_ln487_6 = icmp_sgt  i27 %sigmoid_6, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 52 'icmp' 'icmp_ln487_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_13)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_6, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 53 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_13)   --->   "%or_ln487_6 = or i1 %icmp_ln487_6, i1 %tmp_86" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 54 'or' 'or_ln487_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_13)   --->   "%select_ln487_13 = select i1 %icmp_ln487_6, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 55 'select' 'select_ln487_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_13)   --->   "%trunc_ln491_17 = trunc i27 %sigmoid_6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 56 'trunc' 'trunc_ln491_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_13)   --->   "%select_ln487_14 = select i1 %or_ln487_6, i14 %select_ln487_13, i14 %trunc_ln491_17" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 57 'select' 'select_ln487_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_13)   --->   "%shl_ln491_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_14, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 58 'bitconcatenate' 'shl_ln491_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491_13 = add i15 %shl_ln491_s, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 59 'add' 'add_ln491_13' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_13, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 60 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln491_18 = trunc i15 %add_ln491_13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 61 'trunc' 'trunc_ln491_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.78ns)   --->   "%icmp_ln491_6 = icmp_ne  i5 %trunc_ln491_18, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 62 'icmp' 'icmp_ln491_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_13, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 63 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%and_ln486_s = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_15, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 64 'bitconcatenate' 'and_ln486_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln486_7 = sext i26 %and_ln486_s" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 65 'sext' 'sext_ln486_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.95ns)   --->   "%sigmoid_7 = add i27 %sext_ln486_7, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 66 'add' 'sigmoid_7' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.96ns)   --->   "%icmp_ln487_7 = icmp_sgt  i27 %sigmoid_7, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 67 'icmp' 'icmp_ln487_7' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_15)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_7, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 68 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_15)   --->   "%or_ln487_7 = or i1 %icmp_ln487_7, i1 %tmp_92" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 69 'or' 'or_ln487_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_15)   --->   "%select_ln487_15 = select i1 %icmp_ln487_7, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 70 'select' 'select_ln487_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_15)   --->   "%trunc_ln491_19 = trunc i27 %sigmoid_7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 71 'trunc' 'trunc_ln491_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_15)   --->   "%select_ln487_16 = select i1 %or_ln487_7, i14 %select_ln487_15, i14 %trunc_ln491_19" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 72 'select' 'select_ln487_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_15)   --->   "%shl_ln491_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_16, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 73 'bitconcatenate' 'shl_ln491_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491_15 = add i15 %shl_ln491_5, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 74 'add' 'add_ln491_15' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_15, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 75 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln491_20 = trunc i15 %add_ln491_15" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 76 'trunc' 'trunc_ln491_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.78ns)   --->   "%icmp_ln491_7 = icmp_ne  i5 %trunc_ln491_20, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 77 'icmp' 'icmp_ln491_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_15, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 78 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%and_ln486_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_16, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 79 'bitconcatenate' 'and_ln486_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln486_8 = sext i26 %and_ln486_4" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 80 'sext' 'sext_ln486_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.95ns)   --->   "%sigmoid_8 = add i27 %sext_ln486_8, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 81 'add' 'sigmoid_8' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.96ns)   --->   "%icmp_ln487_8 = icmp_sgt  i27 %sigmoid_8, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 82 'icmp' 'icmp_ln487_8' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_17)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_8, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 83 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_17)   --->   "%or_ln487_8 = or i1 %icmp_ln487_8, i1 %tmp_98" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 84 'or' 'or_ln487_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_17)   --->   "%select_ln487_17 = select i1 %icmp_ln487_8, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 85 'select' 'select_ln487_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_17)   --->   "%trunc_ln491_21 = trunc i27 %sigmoid_8" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 86 'trunc' 'trunc_ln491_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_17)   --->   "%select_ln487_18 = select i1 %or_ln487_8, i14 %select_ln487_17, i14 %trunc_ln491_21" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 87 'select' 'select_ln487_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_17)   --->   "%shl_ln491_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_18, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 88 'bitconcatenate' 'shl_ln491_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491_17 = add i15 %shl_ln491_6, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 89 'add' 'add_ln491_17' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_17, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 90 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln491_23 = trunc i15 %add_ln491_17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 91 'trunc' 'trunc_ln491_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.78ns)   --->   "%icmp_ln491_8 = icmp_ne  i5 %trunc_ln491_23, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 92 'icmp' 'icmp_ln491_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_17, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 93 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%and_ln486_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_17, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 94 'bitconcatenate' 'and_ln486_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln486_9 = sext i26 %and_ln486_5" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 95 'sext' 'sext_ln486_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.95ns)   --->   "%sigmoid_9 = add i27 %sext_ln486_9, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 96 'add' 'sigmoid_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.96ns)   --->   "%icmp_ln487_9 = icmp_sgt  i27 %sigmoid_9, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 97 'icmp' 'icmp_ln487_9' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_19)   --->   "%tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_9, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 98 'bitselect' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_19)   --->   "%or_ln487_9 = or i1 %icmp_ln487_9, i1 %tmp_104" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 99 'or' 'or_ln487_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_19)   --->   "%select_ln487_19 = select i1 %icmp_ln487_9, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 100 'select' 'select_ln487_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_19)   --->   "%trunc_ln491_24 = trunc i27 %sigmoid_9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 101 'trunc' 'trunc_ln491_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_19)   --->   "%select_ln487_20 = select i1 %or_ln487_9, i14 %select_ln487_19, i14 %trunc_ln491_24" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 102 'select' 'select_ln487_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_19)   --->   "%shl_ln491_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_20, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 103 'bitconcatenate' 'shl_ln491_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491_19 = add i15 %shl_ln491_7, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 104 'add' 'add_ln491_19' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_19, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 105 'bitselect' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln491_26 = trunc i15 %add_ln491_19" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 106 'trunc' 'trunc_ln491_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.78ns)   --->   "%icmp_ln491_9 = icmp_ne  i5 %trunc_ln491_26, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 107 'icmp' 'icmp_ln491_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_19, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 108 'bitselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%and_ln486_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_18, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 109 'bitconcatenate' 'and_ln486_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln486_10 = sext i26 %and_ln486_6" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 110 'sext' 'sext_ln486_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.95ns)   --->   "%sigmoid_10 = add i27 %sext_ln486_10, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 111 'add' 'sigmoid_10' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.96ns)   --->   "%icmp_ln487_10 = icmp_sgt  i27 %sigmoid_10, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 112 'icmp' 'icmp_ln487_10' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_21)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_10, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 113 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_21)   --->   "%or_ln487_10 = or i1 %icmp_ln487_10, i1 %tmp_110" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 114 'or' 'or_ln487_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_21)   --->   "%select_ln487_21 = select i1 %icmp_ln487_10, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 115 'select' 'select_ln487_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_21)   --->   "%trunc_ln491_27 = trunc i27 %sigmoid_10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 116 'trunc' 'trunc_ln491_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_21)   --->   "%select_ln487_22 = select i1 %or_ln487_10, i14 %select_ln487_21, i14 %trunc_ln491_27" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 117 'select' 'select_ln487_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_21)   --->   "%shl_ln491_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_22, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 118 'bitconcatenate' 'shl_ln491_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491_21 = add i15 %shl_ln491_8, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 119 'add' 'add_ln491_21' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_21, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 120 'bitselect' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln491_29 = trunc i15 %add_ln491_21" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 121 'trunc' 'trunc_ln491_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.78ns)   --->   "%icmp_ln491_10 = icmp_ne  i5 %trunc_ln491_29, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 122 'icmp' 'icmp_ln491_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_21, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 123 'bitselect' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%and_ln486_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_19, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 124 'bitconcatenate' 'and_ln486_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln486_11 = sext i26 %and_ln486_7" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 125 'sext' 'sext_ln486_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.95ns)   --->   "%sigmoid_11 = add i27 %sext_ln486_11, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 126 'add' 'sigmoid_11' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.96ns)   --->   "%icmp_ln487_11 = icmp_sgt  i27 %sigmoid_11, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 127 'icmp' 'icmp_ln487_11' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_23)   --->   "%tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_11, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 128 'bitselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_23)   --->   "%or_ln487_11 = or i1 %icmp_ln487_11, i1 %tmp_116" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 129 'or' 'or_ln487_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_23)   --->   "%select_ln487_23 = select i1 %icmp_ln487_11, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 130 'select' 'select_ln487_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_23)   --->   "%trunc_ln491_30 = trunc i27 %sigmoid_11" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 131 'trunc' 'trunc_ln491_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_23)   --->   "%select_ln487_24 = select i1 %or_ln487_11, i14 %select_ln487_23, i14 %trunc_ln491_30" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 132 'select' 'select_ln487_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_23)   --->   "%shl_ln491_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_24, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 133 'bitconcatenate' 'shl_ln491_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491_23 = add i15 %shl_ln491_9, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 134 'add' 'add_ln491_23' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_23, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 135 'bitselect' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln491_32 = trunc i15 %add_ln491_23" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 136 'trunc' 'trunc_ln491_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.78ns)   --->   "%icmp_ln491_11 = icmp_ne  i5 %trunc_ln491_32, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 137 'icmp' 'icmp_ln491_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_23, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 138 'bitselect' 'tmp_120' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%and_ln486_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_20, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 139 'bitconcatenate' 'and_ln486_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln486_12 = sext i26 %and_ln486_8" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 140 'sext' 'sext_ln486_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.95ns)   --->   "%sigmoid_12 = add i27 %sext_ln486_12, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 141 'add' 'sigmoid_12' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.96ns)   --->   "%icmp_ln487_12 = icmp_sgt  i27 %sigmoid_12, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 142 'icmp' 'icmp_ln487_12' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_25)   --->   "%tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_12, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 143 'bitselect' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_25)   --->   "%or_ln487_12 = or i1 %icmp_ln487_12, i1 %tmp_122" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 144 'or' 'or_ln487_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_25)   --->   "%select_ln487_25 = select i1 %icmp_ln487_12, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 145 'select' 'select_ln487_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_25)   --->   "%trunc_ln491_33 = trunc i27 %sigmoid_12" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 146 'trunc' 'trunc_ln491_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_25)   --->   "%select_ln487_26 = select i1 %or_ln487_12, i14 %select_ln487_25, i14 %trunc_ln491_33" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 147 'select' 'select_ln487_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_25)   --->   "%shl_ln491_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_26, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 148 'bitconcatenate' 'shl_ln491_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491_25 = add i15 %shl_ln491_1, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 149 'add' 'add_ln491_25' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_25, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 150 'bitselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln491_35 = trunc i15 %add_ln491_25" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 151 'trunc' 'trunc_ln491_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.78ns)   --->   "%icmp_ln491_12 = icmp_ne  i5 %trunc_ln491_35, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 152 'icmp' 'icmp_ln491_12' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_25, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 153 'bitselect' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%and_ln486_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_21, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 154 'bitconcatenate' 'and_ln486_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln486_13 = sext i26 %and_ln486_9" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 155 'sext' 'sext_ln486_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.95ns)   --->   "%sigmoid_13 = add i27 %sext_ln486_13, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 156 'add' 'sigmoid_13' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.96ns)   --->   "%icmp_ln487_13 = icmp_sgt  i27 %sigmoid_13, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 157 'icmp' 'icmp_ln487_13' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_27)   --->   "%tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_13, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 158 'bitselect' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_27)   --->   "%or_ln487_13 = or i1 %icmp_ln487_13, i1 %tmp_128" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 159 'or' 'or_ln487_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_27)   --->   "%select_ln487_27 = select i1 %icmp_ln487_13, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 160 'select' 'select_ln487_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_27)   --->   "%trunc_ln491_36 = trunc i27 %sigmoid_13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 161 'trunc' 'trunc_ln491_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_27)   --->   "%select_ln487_28 = select i1 %or_ln487_13, i14 %select_ln487_27, i14 %trunc_ln491_36" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 162 'select' 'select_ln487_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_27)   --->   "%shl_ln491_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_28, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 163 'bitconcatenate' 'shl_ln491_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491_27 = add i15 %shl_ln491_2, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 164 'add' 'add_ln491_27' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_27, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 165 'bitselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln491_38 = trunc i15 %add_ln491_27" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 166 'trunc' 'trunc_ln491_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.78ns)   --->   "%icmp_ln491_13 = icmp_ne  i5 %trunc_ln491_38, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 167 'icmp' 'icmp_ln491_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_27, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 168 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%and_ln486_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_22, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 169 'bitconcatenate' 'and_ln486_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln486_14 = sext i26 %and_ln486_1" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 170 'sext' 'sext_ln486_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.95ns)   --->   "%sigmoid_14 = add i27 %sext_ln486_14, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 171 'add' 'sigmoid_14' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.96ns)   --->   "%icmp_ln487_14 = icmp_sgt  i27 %sigmoid_14, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 172 'icmp' 'icmp_ln487_14' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_29)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_14, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 173 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_29)   --->   "%or_ln487_14 = or i1 %icmp_ln487_14, i1 %tmp_134" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 174 'or' 'or_ln487_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_29)   --->   "%select_ln487_29 = select i1 %icmp_ln487_14, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 175 'select' 'select_ln487_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_29)   --->   "%trunc_ln491_46 = trunc i27 %sigmoid_14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 176 'trunc' 'trunc_ln491_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_29)   --->   "%select_ln487_30 = select i1 %or_ln487_14, i14 %select_ln487_29, i14 %trunc_ln491_46" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 177 'select' 'select_ln487_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_29)   --->   "%shl_ln491_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_30, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 178 'bitconcatenate' 'shl_ln491_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491_29 = add i15 %shl_ln491_3, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 179 'add' 'add_ln491_29' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_29, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 180 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln491_47 = trunc i15 %add_ln491_29" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 181 'trunc' 'trunc_ln491_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.78ns)   --->   "%icmp_ln491_14 = icmp_ne  i5 %trunc_ln491_47, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 182 'icmp' 'icmp_ln491_14' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_29, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 183 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%and_ln486_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_23, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 184 'bitconcatenate' 'and_ln486_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln486_15 = sext i26 %and_ln486_2" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 185 'sext' 'sext_ln486_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.95ns)   --->   "%sigmoid_15 = add i27 %sext_ln486_15, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 186 'add' 'sigmoid_15' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.96ns)   --->   "%icmp_ln487_15 = icmp_sgt  i27 %sigmoid_15, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 187 'icmp' 'icmp_ln487_15' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_31)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_15, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 188 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_31)   --->   "%or_ln487_15 = or i1 %icmp_ln487_15, i1 %tmp_140" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 189 'or' 'or_ln487_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_31)   --->   "%select_ln487_31 = select i1 %icmp_ln487_15, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 190 'select' 'select_ln487_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_31)   --->   "%trunc_ln491_48 = trunc i27 %sigmoid_15" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 191 'trunc' 'trunc_ln491_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_31)   --->   "%select_ln487_32 = select i1 %or_ln487_15, i14 %select_ln487_31, i14 %trunc_ln491_48" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 192 'select' 'select_ln487_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_31)   --->   "%shl_ln491_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_32, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 193 'bitconcatenate' 'shl_ln491_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491_31 = add i15 %shl_ln491_4, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 194 'add' 'add_ln491_31' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_31, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 195 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln491_49 = trunc i15 %add_ln491_31" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 196 'trunc' 'trunc_ln491_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.78ns)   --->   "%icmp_ln491_15 = icmp_ne  i5 %trunc_ln491_49, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 197 'icmp' 'icmp_ln491_15' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_31, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 198 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%and_ln486_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_24, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 199 'bitconcatenate' 'and_ln486_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln486_16 = sext i26 %and_ln486_3" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 200 'sext' 'sext_ln486_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.95ns)   --->   "%sigmoid_16 = add i27 %sext_ln486_16, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 201 'add' 'sigmoid_16' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.96ns)   --->   "%icmp_ln487_16 = icmp_sgt  i27 %sigmoid_16, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 202 'icmp' 'icmp_ln487_16' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_33)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_16, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 203 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_33)   --->   "%or_ln487_16 = or i1 %icmp_ln487_16, i1 %tmp_146" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 204 'or' 'or_ln487_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_33)   --->   "%select_ln487_33 = select i1 %icmp_ln487_16, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 205 'select' 'select_ln487_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_33)   --->   "%trunc_ln491_50 = trunc i27 %sigmoid_16" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 206 'trunc' 'trunc_ln491_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_33)   --->   "%select_ln487_34 = select i1 %or_ln487_16, i14 %select_ln487_33, i14 %trunc_ln491_50" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 207 'select' 'select_ln487_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_33)   --->   "%shl_ln491_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_34, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 208 'bitconcatenate' 'shl_ln491_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491_33 = add i15 %shl_ln491_10, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 209 'add' 'add_ln491_33' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_33, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 210 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln491_51 = trunc i15 %add_ln491_33" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 211 'trunc' 'trunc_ln491_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.78ns)   --->   "%icmp_ln491_16 = icmp_ne  i5 %trunc_ln491_51, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 212 'icmp' 'icmp_ln491_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_33, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 213 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%and_ln486_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_25, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 214 'bitconcatenate' 'and_ln486_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln486_17 = sext i26 %and_ln486_10" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 215 'sext' 'sext_ln486_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.95ns)   --->   "%sigmoid_17 = add i27 %sext_ln486_17, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 216 'add' 'sigmoid_17' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.96ns)   --->   "%icmp_ln487_17 = icmp_sgt  i27 %sigmoid_17, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 217 'icmp' 'icmp_ln487_17' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_35)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_17, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 218 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_35)   --->   "%or_ln487_17 = or i1 %icmp_ln487_17, i1 %tmp_152" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 219 'or' 'or_ln487_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_35)   --->   "%select_ln487_35 = select i1 %icmp_ln487_17, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 220 'select' 'select_ln487_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_35)   --->   "%trunc_ln491_52 = trunc i27 %sigmoid_17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 221 'trunc' 'trunc_ln491_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_35)   --->   "%select_ln487_36 = select i1 %or_ln487_17, i14 %select_ln487_35, i14 %trunc_ln491_52" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 222 'select' 'select_ln487_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_35)   --->   "%shl_ln491_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_36, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 223 'bitconcatenate' 'shl_ln491_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491_35 = add i15 %shl_ln491_11, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 224 'add' 'add_ln491_35' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_35, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 225 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln491_53 = trunc i15 %add_ln491_35" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 226 'trunc' 'trunc_ln491_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.78ns)   --->   "%icmp_ln491_17 = icmp_ne  i5 %trunc_ln491_53, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 227 'icmp' 'icmp_ln491_17' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_35, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 228 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%and_ln486_11 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_26, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 229 'bitconcatenate' 'and_ln486_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln486_18 = sext i26 %and_ln486_11" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 230 'sext' 'sext_ln486_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.95ns)   --->   "%sigmoid_18 = add i27 %sext_ln486_18, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 231 'add' 'sigmoid_18' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.96ns)   --->   "%icmp_ln487_18 = icmp_sgt  i27 %sigmoid_18, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 232 'icmp' 'icmp_ln487_18' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_37)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_18, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 233 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_37)   --->   "%or_ln487_18 = or i1 %icmp_ln487_18, i1 %tmp_158" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 234 'or' 'or_ln487_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_37)   --->   "%select_ln487_37 = select i1 %icmp_ln487_18, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 235 'select' 'select_ln487_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_37)   --->   "%trunc_ln491_54 = trunc i27 %sigmoid_18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 236 'trunc' 'trunc_ln491_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_37)   --->   "%select_ln487_38 = select i1 %or_ln487_18, i14 %select_ln487_37, i14 %trunc_ln491_54" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 237 'select' 'select_ln487_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_37)   --->   "%shl_ln491_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_38, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 238 'bitconcatenate' 'shl_ln491_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491_37 = add i15 %shl_ln491_12, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 239 'add' 'add_ln491_37' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_37, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 240 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln491_55 = trunc i15 %add_ln491_37" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 241 'trunc' 'trunc_ln491_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.78ns)   --->   "%icmp_ln491_18 = icmp_ne  i5 %trunc_ln491_55, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 242 'icmp' 'icmp_ln491_18' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_37, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 243 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%and_ln486_12 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_27, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 244 'bitconcatenate' 'and_ln486_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln486_19 = sext i26 %and_ln486_12" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 245 'sext' 'sext_ln486_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.95ns)   --->   "%sigmoid_19 = add i27 %sext_ln486_19, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 246 'add' 'sigmoid_19' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (0.96ns)   --->   "%icmp_ln487_19 = icmp_sgt  i27 %sigmoid_19, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 247 'icmp' 'icmp_ln487_19' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_39)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_19, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 248 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_39)   --->   "%or_ln487_19 = or i1 %icmp_ln487_19, i1 %tmp_164" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 249 'or' 'or_ln487_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_39)   --->   "%select_ln487_39 = select i1 %icmp_ln487_19, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 250 'select' 'select_ln487_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_39)   --->   "%trunc_ln491_56 = trunc i27 %sigmoid_19" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 251 'trunc' 'trunc_ln491_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_39)   --->   "%select_ln487_40 = select i1 %or_ln487_19, i14 %select_ln487_39, i14 %trunc_ln491_56" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 252 'select' 'select_ln487_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_39)   --->   "%shl_ln491_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_40, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 253 'bitconcatenate' 'shl_ln491_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491_39 = add i15 %shl_ln491_13, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 254 'add' 'add_ln491_39' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_39, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 255 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln491_57 = trunc i15 %add_ln491_39" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 256 'trunc' 'trunc_ln491_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.78ns)   --->   "%icmp_ln491_19 = icmp_ne  i5 %trunc_ln491_57, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 257 'icmp' 'icmp_ln491_19' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_39, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 258 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%and_ln486_13 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_28, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 259 'bitconcatenate' 'and_ln486_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln486_20 = sext i26 %and_ln486_13" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 260 'sext' 'sext_ln486_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.95ns)   --->   "%sigmoid_20 = add i27 %sext_ln486_20, i27 4096" [firmware/nnet_utils/nnet_activation_stream.h:486]   --->   Operation 261 'add' 'sigmoid_20' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (0.96ns)   --->   "%icmp_ln487_20 = icmp_sgt  i27 %sigmoid_20, i27 8192" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 262 'icmp' 'icmp_ln487_20' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_41)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sigmoid_20, i32 26" [firmware/nnet_utils/nnet_activation_stream.h:489]   --->   Operation 263 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_41)   --->   "%or_ln487_20 = or i1 %icmp_ln487_20, i1 %tmp_170" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 264 'or' 'or_ln487_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_41)   --->   "%select_ln487_41 = select i1 %icmp_ln487_20, i14 8192, i14 0" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 265 'select' 'select_ln487_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_41)   --->   "%trunc_ln491_58 = trunc i27 %sigmoid_20" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 266 'trunc' 'trunc_ln491_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_41)   --->   "%select_ln487_42 = select i1 %or_ln487_20, i14 %select_ln487_41, i14 %trunc_ln491_58" [firmware/nnet_utils/nnet_activation_stream.h:487]   --->   Operation 267 'select' 'select_ln487_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_41)   --->   "%shl_ln491_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %select_ln487_42, i1 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 268 'bitconcatenate' 'shl_ln491_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln491_41 = add i15 %shl_ln491_14, i15 24576" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 269 'add' 'add_ln491_41' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_41, i32 14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 270 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln491_59 = trunc i15 %add_ln491_41" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 271 'trunc' 'trunc_ln491_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.78ns)   --->   "%icmp_ln491_20 = icmp_ne  i5 %trunc_ln491_59, i5 0" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 272 'icmp' 'icmp_ln491_20' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_41, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 273 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 664 [1/1] (0.00ns)   --->   "%ret_ln496 = ret" [firmware/nnet_utils/nnet_activation_stream.h:496]   --->   Operation 664 'ret' 'ret_ln496' <Predicate = (icmp_ln476)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%specpipeline_ln477 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:477]   --->   Operation 274 'specpipeline' 'specpipeline_ln477' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%speclooptripcount_ln476 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 275 'speclooptripcount' 'speclooptripcount_ln476' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%specloopname_ln476 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 276 'specloopname' 'specloopname_ln476' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_12)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 277 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_12)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 278 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_12)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 279 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_12)   --->   "%or_ln491 = or i1 %tmp_82, i1 %icmp_ln491" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 280 'or' 'or_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_12)   --->   "%and_ln491 = and i1 %or_ln491, i1 %tmp_83" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 281 'and' 'and_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_12)   --->   "%zext_ln491 = zext i1 %and_ln491" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 282 'zext' 'zext_ln491' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_12 = add i8 %trunc_ln, i8 %zext_ln491" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 283 'add' 'add_ln491_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_12, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 284 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_40)   --->   "%xor_ln491 = xor i1 %tmp_85, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 285 'xor' 'xor_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_32)   --->   "%xor_ln491_36 = xor i1 %tmp_84, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 286 'xor' 'xor_ln491_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_32)   --->   "%or_ln491_30 = or i1 %tmp_85, i1 %xor_ln491_36" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 287 'or' 'or_ln491_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_40)   --->   "%and_ln491_30 = and i1 %tmp_81, i1 %xor_ln491" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 288 'and' 'and_ln491_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_40)   --->   "%and_ln491_31 = and i1 %and_ln491_30, i1 %tmp_84" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 289 'and' 'and_ln491_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_32)   --->   "%xor_ln491_37 = xor i1 %tmp_81, i1 %or_ln491_30" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 290 'xor' 'xor_ln491_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_32)   --->   "%xor_ln491_38 = xor i1 %xor_ln491_37, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 291 'xor' 'xor_ln491_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_32)   --->   "%or_ln491_31 = or i1 %tmp_85, i1 %xor_ln491_38" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 292 'or' 'or_ln491_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_32)   --->   "%xor_ln491_39 = xor i1 %tmp_81, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 293 'xor' 'xor_ln491_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_32 = and i1 %or_ln491_31, i1 %xor_ln491_39" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 294 'and' 'and_ln491_32' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_40)   --->   "%and_ln491_33 = and i1 %tmp_85, i1 %tmp_81" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 295 'and' 'and_ln491_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_40)   --->   "%or_ln491_32 = or i1 %and_ln491_31, i1 %and_ln491_33" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 296 'or' 'or_ln491_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 297 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_40 = xor i1 %or_ln491_32, i1 %tmp_81" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 297 'xor' 'xor_ln491_40' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%select_ln491 = select i1 %and_ln491_32, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 298 'select' 'select_ln491' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node out_data)   --->   "%or_ln491_33 = or i1 %and_ln491_32, i1 %xor_ln491_40" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 299 'or' 'or_ln491_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 300 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data = select i1 %or_ln491_33, i8 %select_ln491, i8 %add_ln491_12" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 300 'select' 'out_data' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_14)   --->   "%trunc_ln491_s = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_13, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 301 'partselect' 'trunc_ln491_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_14)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_13, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 302 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_14)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_13, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 303 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_14)   --->   "%or_ln491_34 = or i1 %tmp_88, i1 %icmp_ln491_6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 304 'or' 'or_ln491_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_14)   --->   "%and_ln491_34 = and i1 %or_ln491_34, i1 %tmp_89" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 305 'and' 'and_ln491_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_14)   --->   "%zext_ln491_6 = zext i1 %and_ln491_34" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 306 'zext' 'zext_ln491_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_14 = add i8 %trunc_ln491_s, i8 %zext_ln491_6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 307 'add' 'add_ln491_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_14, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 308 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_46)   --->   "%xor_ln491_41 = xor i1 %tmp_91, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 309 'xor' 'xor_ln491_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_37)   --->   "%xor_ln491_42 = xor i1 %tmp_90, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 310 'xor' 'xor_ln491_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_37)   --->   "%or_ln491_35 = or i1 %tmp_91, i1 %xor_ln491_42" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 311 'or' 'or_ln491_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_46)   --->   "%and_ln491_35 = and i1 %tmp_87, i1 %xor_ln491_41" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 312 'and' 'and_ln491_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_46)   --->   "%and_ln491_36 = and i1 %and_ln491_35, i1 %tmp_90" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 313 'and' 'and_ln491_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_37)   --->   "%xor_ln491_43 = xor i1 %tmp_87, i1 %or_ln491_35" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 314 'xor' 'xor_ln491_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_37)   --->   "%xor_ln491_44 = xor i1 %xor_ln491_43, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 315 'xor' 'xor_ln491_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_37)   --->   "%or_ln491_36 = or i1 %tmp_91, i1 %xor_ln491_44" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 316 'or' 'or_ln491_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_37)   --->   "%xor_ln491_45 = xor i1 %tmp_87, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 317 'xor' 'xor_ln491_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_37 = and i1 %or_ln491_36, i1 %xor_ln491_45" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 318 'and' 'and_ln491_37' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_46)   --->   "%and_ln491_38 = and i1 %tmp_91, i1 %tmp_87" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 319 'and' 'and_ln491_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_46)   --->   "%or_ln491_37 = or i1 %and_ln491_36, i1 %and_ln491_38" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 320 'or' 'or_ln491_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_46 = xor i1 %or_ln491_37, i1 %tmp_87" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 321 'xor' 'xor_ln491_46' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node out_data_5)   --->   "%select_ln491_13 = select i1 %and_ln491_37, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 322 'select' 'select_ln491_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node out_data_5)   --->   "%or_ln491_38 = or i1 %and_ln491_37, i1 %xor_ln491_46" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 323 'or' 'or_ln491_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_5 = select i1 %or_ln491_38, i8 %select_ln491_13, i8 %add_ln491_14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 324 'select' 'out_data_5' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_16)   --->   "%trunc_ln491_15 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_15, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 325 'partselect' 'trunc_ln491_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_16)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_15, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 326 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_16)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_15, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 327 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_16)   --->   "%or_ln491_39 = or i1 %tmp_94, i1 %icmp_ln491_7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 328 'or' 'or_ln491_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_16)   --->   "%and_ln491_39 = and i1 %or_ln491_39, i1 %tmp_95" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 329 'and' 'and_ln491_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_16)   --->   "%zext_ln491_7 = zext i1 %and_ln491_39" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 330 'zext' 'zext_ln491_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_16 = add i8 %trunc_ln491_15, i8 %zext_ln491_7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 331 'add' 'add_ln491_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_16, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 332 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_52)   --->   "%xor_ln491_47 = xor i1 %tmp_97, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 333 'xor' 'xor_ln491_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_42)   --->   "%xor_ln491_48 = xor i1 %tmp_96, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 334 'xor' 'xor_ln491_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_42)   --->   "%or_ln491_40 = or i1 %tmp_97, i1 %xor_ln491_48" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 335 'or' 'or_ln491_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_52)   --->   "%and_ln491_40 = and i1 %tmp_93, i1 %xor_ln491_47" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 336 'and' 'and_ln491_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_52)   --->   "%and_ln491_41 = and i1 %and_ln491_40, i1 %tmp_96" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 337 'and' 'and_ln491_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_42)   --->   "%xor_ln491_49 = xor i1 %tmp_93, i1 %or_ln491_40" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 338 'xor' 'xor_ln491_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_42)   --->   "%xor_ln491_50 = xor i1 %xor_ln491_49, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 339 'xor' 'xor_ln491_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_42)   --->   "%or_ln491_41 = or i1 %tmp_97, i1 %xor_ln491_50" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 340 'or' 'or_ln491_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_42)   --->   "%xor_ln491_51 = xor i1 %tmp_93, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 341 'xor' 'xor_ln491_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_42 = and i1 %or_ln491_41, i1 %xor_ln491_51" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 342 'and' 'and_ln491_42' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_52)   --->   "%and_ln491_43 = and i1 %tmp_97, i1 %tmp_93" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 343 'and' 'and_ln491_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_52)   --->   "%or_ln491_42 = or i1 %and_ln491_41, i1 %and_ln491_43" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 344 'or' 'or_ln491_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_52 = xor i1 %or_ln491_42, i1 %tmp_93" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 345 'xor' 'xor_ln491_52' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node out_data_6)   --->   "%select_ln491_15 = select i1 %and_ln491_42, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 346 'select' 'select_ln491_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node out_data_6)   --->   "%or_ln491_43 = or i1 %and_ln491_42, i1 %xor_ln491_52" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 347 'or' 'or_ln491_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_6 = select i1 %or_ln491_43, i8 %select_ln491_15, i8 %add_ln491_16" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 348 'select' 'out_data_6' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_18)   --->   "%trunc_ln491_22 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_17, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 349 'partselect' 'trunc_ln491_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_18)   --->   "%tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_17, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 350 'bitselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_18)   --->   "%tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_17, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 351 'bitselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_18)   --->   "%or_ln491_44 = or i1 %tmp_100, i1 %icmp_ln491_8" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 352 'or' 'or_ln491_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_18)   --->   "%and_ln491_44 = and i1 %or_ln491_44, i1 %tmp_101" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 353 'and' 'and_ln491_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_18)   --->   "%zext_ln491_8 = zext i1 %and_ln491_44" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 354 'zext' 'zext_ln491_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 355 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_18 = add i8 %trunc_ln491_22, i8 %zext_ln491_8" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 355 'add' 'add_ln491_18' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_18, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 356 'bitselect' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_58)   --->   "%xor_ln491_53 = xor i1 %tmp_103, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 357 'xor' 'xor_ln491_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_47)   --->   "%xor_ln491_54 = xor i1 %tmp_102, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 358 'xor' 'xor_ln491_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_47)   --->   "%or_ln491_45 = or i1 %tmp_103, i1 %xor_ln491_54" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 359 'or' 'or_ln491_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_58)   --->   "%and_ln491_45 = and i1 %tmp_99, i1 %xor_ln491_53" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 360 'and' 'and_ln491_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_58)   --->   "%and_ln491_46 = and i1 %and_ln491_45, i1 %tmp_102" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 361 'and' 'and_ln491_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_47)   --->   "%xor_ln491_55 = xor i1 %tmp_99, i1 %or_ln491_45" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 362 'xor' 'xor_ln491_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_47)   --->   "%xor_ln491_56 = xor i1 %xor_ln491_55, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 363 'xor' 'xor_ln491_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_47)   --->   "%or_ln491_46 = or i1 %tmp_103, i1 %xor_ln491_56" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 364 'or' 'or_ln491_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_47)   --->   "%xor_ln491_57 = xor i1 %tmp_99, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 365 'xor' 'xor_ln491_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 366 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_47 = and i1 %or_ln491_46, i1 %xor_ln491_57" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 366 'and' 'and_ln491_47' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_58)   --->   "%and_ln491_48 = and i1 %tmp_103, i1 %tmp_99" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 367 'and' 'and_ln491_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_58)   --->   "%or_ln491_47 = or i1 %and_ln491_46, i1 %and_ln491_48" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 368 'or' 'or_ln491_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_58 = xor i1 %or_ln491_47, i1 %tmp_99" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 369 'xor' 'xor_ln491_58' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node out_data_7)   --->   "%select_ln491_17 = select i1 %and_ln491_47, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 370 'select' 'select_ln491_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node out_data_7)   --->   "%or_ln491_48 = or i1 %and_ln491_47, i1 %xor_ln491_58" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 371 'or' 'or_ln491_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_7 = select i1 %or_ln491_48, i8 %select_ln491_17, i8 %add_ln491_18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 372 'select' 'out_data_7' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_20)   --->   "%trunc_ln491_25 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_19, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 373 'partselect' 'trunc_ln491_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_20)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_19, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 374 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_20)   --->   "%tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_19, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 375 'bitselect' 'tmp_107' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_20)   --->   "%or_ln491_49 = or i1 %tmp_106, i1 %icmp_ln491_9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 376 'or' 'or_ln491_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_20)   --->   "%and_ln491_49 = and i1 %or_ln491_49, i1 %tmp_107" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 377 'and' 'and_ln491_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_20)   --->   "%zext_ln491_9 = zext i1 %and_ln491_49" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 378 'zext' 'zext_ln491_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_20 = add i8 %trunc_ln491_25, i8 %zext_ln491_9" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 379 'add' 'add_ln491_20' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_20, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 380 'bitselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_64)   --->   "%xor_ln491_59 = xor i1 %tmp_109, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 381 'xor' 'xor_ln491_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_52)   --->   "%xor_ln491_60 = xor i1 %tmp_108, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 382 'xor' 'xor_ln491_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_52)   --->   "%or_ln491_50 = or i1 %tmp_109, i1 %xor_ln491_60" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 383 'or' 'or_ln491_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_64)   --->   "%and_ln491_50 = and i1 %tmp_105, i1 %xor_ln491_59" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 384 'and' 'and_ln491_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_64)   --->   "%and_ln491_51 = and i1 %and_ln491_50, i1 %tmp_108" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 385 'and' 'and_ln491_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_52)   --->   "%xor_ln491_61 = xor i1 %tmp_105, i1 %or_ln491_50" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 386 'xor' 'xor_ln491_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_52)   --->   "%xor_ln491_62 = xor i1 %xor_ln491_61, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 387 'xor' 'xor_ln491_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_52)   --->   "%or_ln491_51 = or i1 %tmp_109, i1 %xor_ln491_62" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 388 'or' 'or_ln491_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_52)   --->   "%xor_ln491_63 = xor i1 %tmp_105, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 389 'xor' 'xor_ln491_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_52 = and i1 %or_ln491_51, i1 %xor_ln491_63" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 390 'and' 'and_ln491_52' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_64)   --->   "%and_ln491_53 = and i1 %tmp_109, i1 %tmp_105" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 391 'and' 'and_ln491_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_64)   --->   "%or_ln491_52 = or i1 %and_ln491_51, i1 %and_ln491_53" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 392 'or' 'or_ln491_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_64 = xor i1 %or_ln491_52, i1 %tmp_105" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 393 'xor' 'xor_ln491_64' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node out_data_8)   --->   "%select_ln491_19 = select i1 %and_ln491_52, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 394 'select' 'select_ln491_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node out_data_8)   --->   "%or_ln491_53 = or i1 %and_ln491_52, i1 %xor_ln491_64" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 395 'or' 'or_ln491_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_8 = select i1 %or_ln491_53, i8 %select_ln491_19, i8 %add_ln491_20" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 396 'select' 'out_data_8' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_22)   --->   "%trunc_ln491_28 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_21, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 397 'partselect' 'trunc_ln491_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_22)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_21, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 398 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_22)   --->   "%tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_21, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 399 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_22)   --->   "%or_ln491_54 = or i1 %tmp_112, i1 %icmp_ln491_10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 400 'or' 'or_ln491_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_22)   --->   "%and_ln491_54 = and i1 %or_ln491_54, i1 %tmp_113" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 401 'and' 'and_ln491_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_22)   --->   "%zext_ln491_10 = zext i1 %and_ln491_54" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 402 'zext' 'zext_ln491_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_22 = add i8 %trunc_ln491_28, i8 %zext_ln491_10" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 403 'add' 'add_ln491_22' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_22, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 404 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_70)   --->   "%xor_ln491_65 = xor i1 %tmp_115, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 405 'xor' 'xor_ln491_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_57)   --->   "%xor_ln491_66 = xor i1 %tmp_114, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 406 'xor' 'xor_ln491_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_57)   --->   "%or_ln491_55 = or i1 %tmp_115, i1 %xor_ln491_66" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 407 'or' 'or_ln491_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_70)   --->   "%and_ln491_55 = and i1 %tmp_111, i1 %xor_ln491_65" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 408 'and' 'and_ln491_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_70)   --->   "%and_ln491_56 = and i1 %and_ln491_55, i1 %tmp_114" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 409 'and' 'and_ln491_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_57)   --->   "%xor_ln491_67 = xor i1 %tmp_111, i1 %or_ln491_55" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 410 'xor' 'xor_ln491_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_57)   --->   "%xor_ln491_68 = xor i1 %xor_ln491_67, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 411 'xor' 'xor_ln491_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_57)   --->   "%or_ln491_56 = or i1 %tmp_115, i1 %xor_ln491_68" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 412 'or' 'or_ln491_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_57)   --->   "%xor_ln491_69 = xor i1 %tmp_111, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 413 'xor' 'xor_ln491_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_57 = and i1 %or_ln491_56, i1 %xor_ln491_69" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 414 'and' 'and_ln491_57' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_70)   --->   "%and_ln491_58 = and i1 %tmp_115, i1 %tmp_111" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 415 'and' 'and_ln491_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_70)   --->   "%or_ln491_57 = or i1 %and_ln491_56, i1 %and_ln491_58" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 416 'or' 'or_ln491_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_70 = xor i1 %or_ln491_57, i1 %tmp_111" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 417 'xor' 'xor_ln491_70' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node out_data_9)   --->   "%select_ln491_21 = select i1 %and_ln491_57, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 418 'select' 'select_ln491_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node out_data_9)   --->   "%or_ln491_58 = or i1 %and_ln491_57, i1 %xor_ln491_70" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 419 'or' 'or_ln491_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_9 = select i1 %or_ln491_58, i8 %select_ln491_21, i8 %add_ln491_22" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 420 'select' 'out_data_9' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_24)   --->   "%trunc_ln491_31 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_23, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 421 'partselect' 'trunc_ln491_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_24)   --->   "%tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_23, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 422 'bitselect' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_24)   --->   "%tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_23, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 423 'bitselect' 'tmp_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_24)   --->   "%or_ln491_59 = or i1 %tmp_118, i1 %icmp_ln491_11" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 424 'or' 'or_ln491_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_24)   --->   "%and_ln491_59 = and i1 %or_ln491_59, i1 %tmp_119" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 425 'and' 'and_ln491_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_24)   --->   "%zext_ln491_11 = zext i1 %and_ln491_59" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 426 'zext' 'zext_ln491_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_24 = add i8 %trunc_ln491_31, i8 %zext_ln491_11" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 427 'add' 'add_ln491_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_24, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 428 'bitselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_76)   --->   "%xor_ln491_71 = xor i1 %tmp_121, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 429 'xor' 'xor_ln491_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_62)   --->   "%xor_ln491_72 = xor i1 %tmp_120, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 430 'xor' 'xor_ln491_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_62)   --->   "%or_ln491_60 = or i1 %tmp_121, i1 %xor_ln491_72" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 431 'or' 'or_ln491_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_76)   --->   "%and_ln491_60 = and i1 %tmp_117, i1 %xor_ln491_71" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 432 'and' 'and_ln491_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_76)   --->   "%and_ln491_61 = and i1 %and_ln491_60, i1 %tmp_120" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 433 'and' 'and_ln491_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_62)   --->   "%xor_ln491_73 = xor i1 %tmp_117, i1 %or_ln491_60" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 434 'xor' 'xor_ln491_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_62)   --->   "%xor_ln491_74 = xor i1 %xor_ln491_73, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 435 'xor' 'xor_ln491_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_62)   --->   "%or_ln491_61 = or i1 %tmp_121, i1 %xor_ln491_74" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 436 'or' 'or_ln491_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_62)   --->   "%xor_ln491_75 = xor i1 %tmp_117, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 437 'xor' 'xor_ln491_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_62 = and i1 %or_ln491_61, i1 %xor_ln491_75" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 438 'and' 'and_ln491_62' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_76)   --->   "%and_ln491_63 = and i1 %tmp_121, i1 %tmp_117" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 439 'and' 'and_ln491_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_76)   --->   "%or_ln491_62 = or i1 %and_ln491_61, i1 %and_ln491_63" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 440 'or' 'or_ln491_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_76 = xor i1 %or_ln491_62, i1 %tmp_117" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 441 'xor' 'xor_ln491_76' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node out_data_10)   --->   "%select_ln491_23 = select i1 %and_ln491_62, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 442 'select' 'select_ln491_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node out_data_10)   --->   "%or_ln491_63 = or i1 %and_ln491_62, i1 %xor_ln491_76" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 443 'or' 'or_ln491_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_10 = select i1 %or_ln491_63, i8 %select_ln491_23, i8 %add_ln491_24" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 444 'select' 'out_data_10' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_26)   --->   "%trunc_ln491_34 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_25, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 445 'partselect' 'trunc_ln491_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_26)   --->   "%tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_25, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 446 'bitselect' 'tmp_124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_26)   --->   "%tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_25, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 447 'bitselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_26)   --->   "%or_ln491_64 = or i1 %tmp_124, i1 %icmp_ln491_12" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 448 'or' 'or_ln491_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_26)   --->   "%and_ln491_64 = and i1 %or_ln491_64, i1 %tmp_125" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 449 'and' 'and_ln491_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_26)   --->   "%zext_ln491_12 = zext i1 %and_ln491_64" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 450 'zext' 'zext_ln491_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_26 = add i8 %trunc_ln491_34, i8 %zext_ln491_12" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 451 'add' 'add_ln491_26' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_26, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 452 'bitselect' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_82)   --->   "%xor_ln491_77 = xor i1 %tmp_127, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 453 'xor' 'xor_ln491_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_67)   --->   "%xor_ln491_78 = xor i1 %tmp_126, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 454 'xor' 'xor_ln491_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_67)   --->   "%or_ln491_65 = or i1 %tmp_127, i1 %xor_ln491_78" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 455 'or' 'or_ln491_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_82)   --->   "%and_ln491_65 = and i1 %tmp_123, i1 %xor_ln491_77" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 456 'and' 'and_ln491_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_82)   --->   "%and_ln491_66 = and i1 %and_ln491_65, i1 %tmp_126" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 457 'and' 'and_ln491_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_67)   --->   "%xor_ln491_79 = xor i1 %tmp_123, i1 %or_ln491_65" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 458 'xor' 'xor_ln491_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_67)   --->   "%xor_ln491_80 = xor i1 %xor_ln491_79, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 459 'xor' 'xor_ln491_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_67)   --->   "%or_ln491_66 = or i1 %tmp_127, i1 %xor_ln491_80" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 460 'or' 'or_ln491_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_67)   --->   "%xor_ln491_81 = xor i1 %tmp_123, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 461 'xor' 'xor_ln491_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 462 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_67 = and i1 %or_ln491_66, i1 %xor_ln491_81" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 462 'and' 'and_ln491_67' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_82)   --->   "%and_ln491_68 = and i1 %tmp_127, i1 %tmp_123" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 463 'and' 'and_ln491_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_82)   --->   "%or_ln491_67 = or i1 %and_ln491_66, i1 %and_ln491_68" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 464 'or' 'or_ln491_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_82 = xor i1 %or_ln491_67, i1 %tmp_123" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 465 'xor' 'xor_ln491_82' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node out_data_11)   --->   "%select_ln491_25 = select i1 %and_ln491_67, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 466 'select' 'select_ln491_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node out_data_11)   --->   "%or_ln491_68 = or i1 %and_ln491_67, i1 %xor_ln491_82" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 467 'or' 'or_ln491_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [1/1] (0.39ns) (out node of the LUT)   --->   "%out_data_11 = select i1 %or_ln491_68, i8 %select_ln491_25, i8 %add_ln491_26" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 468 'select' 'out_data_11' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_28)   --->   "%trunc_ln491_37 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_27, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 469 'partselect' 'trunc_ln491_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_28)   --->   "%tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_27, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 470 'bitselect' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_28)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_27, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 471 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_28)   --->   "%or_ln491_69 = or i1 %tmp_130, i1 %icmp_ln491_13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 472 'or' 'or_ln491_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_28)   --->   "%and_ln491_69 = and i1 %or_ln491_69, i1 %tmp_131" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 473 'and' 'and_ln491_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_28)   --->   "%zext_ln491_13 = zext i1 %and_ln491_69" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 474 'zext' 'zext_ln491_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_28 = add i8 %trunc_ln491_37, i8 %zext_ln491_13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 475 'add' 'add_ln491_28' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_28, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 476 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_88)   --->   "%xor_ln491_83 = xor i1 %tmp_133, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 477 'xor' 'xor_ln491_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_72)   --->   "%xor_ln491_84 = xor i1 %tmp_132, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 478 'xor' 'xor_ln491_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_72)   --->   "%or_ln491_70 = or i1 %tmp_133, i1 %xor_ln491_84" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 479 'or' 'or_ln491_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_88)   --->   "%and_ln491_70 = and i1 %tmp_129, i1 %xor_ln491_83" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 480 'and' 'and_ln491_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_88)   --->   "%and_ln491_71 = and i1 %and_ln491_70, i1 %tmp_132" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 481 'and' 'and_ln491_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_72)   --->   "%xor_ln491_85 = xor i1 %tmp_129, i1 %or_ln491_70" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 482 'xor' 'xor_ln491_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_72)   --->   "%xor_ln491_86 = xor i1 %xor_ln491_85, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 483 'xor' 'xor_ln491_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_72)   --->   "%or_ln491_71 = or i1 %tmp_133, i1 %xor_ln491_86" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 484 'or' 'or_ln491_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_72)   --->   "%xor_ln491_87 = xor i1 %tmp_129, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 485 'xor' 'xor_ln491_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 486 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_72 = and i1 %or_ln491_71, i1 %xor_ln491_87" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 486 'and' 'and_ln491_72' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_88)   --->   "%and_ln491_73 = and i1 %tmp_133, i1 %tmp_129" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 487 'and' 'and_ln491_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_88)   --->   "%or_ln491_72 = or i1 %and_ln491_71, i1 %and_ln491_73" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 488 'or' 'or_ln491_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 489 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_88 = xor i1 %or_ln491_72, i1 %tmp_129" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 489 'xor' 'xor_ln491_88' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_28)   --->   "%select_ln491_27 = select i1 %and_ln491_72, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 490 'select' 'select_ln491_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_28)   --->   "%or_ln491_73 = or i1 %and_ln491_72, i1 %xor_ln491_88" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 491 'or' 'or_ln491_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_28 = select i1 %or_ln491_73, i8 %select_ln491_27, i8 %add_ln491_28" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 492 'select' 'select_ln491_28' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_30)   --->   "%trunc_ln491_39 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_29, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 493 'partselect' 'trunc_ln491_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_30)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_29, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 494 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_30)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_29, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 495 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_30)   --->   "%or_ln491_74 = or i1 %tmp_136, i1 %icmp_ln491_14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 496 'or' 'or_ln491_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_30)   --->   "%and_ln491_74 = and i1 %or_ln491_74, i1 %tmp_137" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 497 'and' 'and_ln491_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_30)   --->   "%zext_ln491_14 = zext i1 %and_ln491_74" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 498 'zext' 'zext_ln491_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 499 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_30 = add i8 %trunc_ln491_39, i8 %zext_ln491_14" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 499 'add' 'add_ln491_30' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_30, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 500 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_94)   --->   "%xor_ln491_89 = xor i1 %tmp_139, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 501 'xor' 'xor_ln491_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_77)   --->   "%xor_ln491_90 = xor i1 %tmp_138, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 502 'xor' 'xor_ln491_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_77)   --->   "%or_ln491_75 = or i1 %tmp_139, i1 %xor_ln491_90" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 503 'or' 'or_ln491_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_94)   --->   "%and_ln491_75 = and i1 %tmp_135, i1 %xor_ln491_89" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 504 'and' 'and_ln491_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_94)   --->   "%and_ln491_76 = and i1 %and_ln491_75, i1 %tmp_138" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 505 'and' 'and_ln491_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_77)   --->   "%xor_ln491_91 = xor i1 %tmp_135, i1 %or_ln491_75" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 506 'xor' 'xor_ln491_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_77)   --->   "%xor_ln491_92 = xor i1 %xor_ln491_91, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 507 'xor' 'xor_ln491_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_77)   --->   "%or_ln491_76 = or i1 %tmp_139, i1 %xor_ln491_92" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 508 'or' 'or_ln491_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_77)   --->   "%xor_ln491_93 = xor i1 %tmp_135, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 509 'xor' 'xor_ln491_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 510 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_77 = and i1 %or_ln491_76, i1 %xor_ln491_93" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 510 'and' 'and_ln491_77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_94)   --->   "%and_ln491_78 = and i1 %tmp_139, i1 %tmp_135" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 511 'and' 'and_ln491_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_94)   --->   "%or_ln491_77 = or i1 %and_ln491_76, i1 %and_ln491_78" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 512 'or' 'or_ln491_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 513 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_94 = xor i1 %or_ln491_77, i1 %tmp_135" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 513 'xor' 'xor_ln491_94' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_30)   --->   "%select_ln491_29 = select i1 %and_ln491_77, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 514 'select' 'select_ln491_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_30)   --->   "%or_ln491_78 = or i1 %and_ln491_77, i1 %xor_ln491_94" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 515 'or' 'or_ln491_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 516 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_30 = select i1 %or_ln491_78, i8 %select_ln491_29, i8 %add_ln491_30" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 516 'select' 'select_ln491_30' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_32)   --->   "%trunc_ln491_40 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_31, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 517 'partselect' 'trunc_ln491_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_32)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_31, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 518 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_32)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_31, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 519 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_32)   --->   "%or_ln491_79 = or i1 %tmp_142, i1 %icmp_ln491_15" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 520 'or' 'or_ln491_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_32)   --->   "%and_ln491_79 = and i1 %or_ln491_79, i1 %tmp_143" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 521 'and' 'and_ln491_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_32)   --->   "%zext_ln491_15 = zext i1 %and_ln491_79" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 522 'zext' 'zext_ln491_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_32 = add i8 %trunc_ln491_40, i8 %zext_ln491_15" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 523 'add' 'add_ln491_32' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_32, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 524 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_100)   --->   "%xor_ln491_95 = xor i1 %tmp_145, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 525 'xor' 'xor_ln491_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_82)   --->   "%xor_ln491_96 = xor i1 %tmp_144, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 526 'xor' 'xor_ln491_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_82)   --->   "%or_ln491_80 = or i1 %tmp_145, i1 %xor_ln491_96" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 527 'or' 'or_ln491_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_100)   --->   "%and_ln491_80 = and i1 %tmp_141, i1 %xor_ln491_95" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 528 'and' 'and_ln491_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_100)   --->   "%and_ln491_81 = and i1 %and_ln491_80, i1 %tmp_144" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 529 'and' 'and_ln491_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_82)   --->   "%xor_ln491_97 = xor i1 %tmp_141, i1 %or_ln491_80" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 530 'xor' 'xor_ln491_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_82)   --->   "%xor_ln491_98 = xor i1 %xor_ln491_97, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 531 'xor' 'xor_ln491_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_82)   --->   "%or_ln491_81 = or i1 %tmp_145, i1 %xor_ln491_98" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 532 'or' 'or_ln491_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_82)   --->   "%xor_ln491_99 = xor i1 %tmp_141, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 533 'xor' 'xor_ln491_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 534 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_82 = and i1 %or_ln491_81, i1 %xor_ln491_99" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 534 'and' 'and_ln491_82' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_100)   --->   "%and_ln491_83 = and i1 %tmp_145, i1 %tmp_141" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 535 'and' 'and_ln491_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_100)   --->   "%or_ln491_82 = or i1 %and_ln491_81, i1 %and_ln491_83" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 536 'or' 'or_ln491_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 537 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_100 = xor i1 %or_ln491_82, i1 %tmp_141" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 537 'xor' 'xor_ln491_100' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_32)   --->   "%select_ln491_31 = select i1 %and_ln491_82, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 538 'select' 'select_ln491_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_32)   --->   "%or_ln491_83 = or i1 %and_ln491_82, i1 %xor_ln491_100" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 539 'or' 'or_ln491_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 540 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_32 = select i1 %or_ln491_83, i8 %select_ln491_31, i8 %add_ln491_32" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 540 'select' 'select_ln491_32' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_34)   --->   "%trunc_ln491_41 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_33, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 541 'partselect' 'trunc_ln491_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_34)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_33, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 542 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_34)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_33, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 543 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_34)   --->   "%or_ln491_84 = or i1 %tmp_148, i1 %icmp_ln491_16" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 544 'or' 'or_ln491_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_34)   --->   "%and_ln491_84 = and i1 %or_ln491_84, i1 %tmp_149" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 545 'and' 'and_ln491_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_34)   --->   "%zext_ln491_16 = zext i1 %and_ln491_84" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 546 'zext' 'zext_ln491_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 547 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_34 = add i8 %trunc_ln491_41, i8 %zext_ln491_16" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 547 'add' 'add_ln491_34' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_34, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 548 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_106)   --->   "%xor_ln491_101 = xor i1 %tmp_151, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 549 'xor' 'xor_ln491_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_87)   --->   "%xor_ln491_102 = xor i1 %tmp_150, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 550 'xor' 'xor_ln491_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_87)   --->   "%or_ln491_85 = or i1 %tmp_151, i1 %xor_ln491_102" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 551 'or' 'or_ln491_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_106)   --->   "%and_ln491_85 = and i1 %tmp_147, i1 %xor_ln491_101" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 552 'and' 'and_ln491_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_106)   --->   "%and_ln491_86 = and i1 %and_ln491_85, i1 %tmp_150" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 553 'and' 'and_ln491_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_87)   --->   "%xor_ln491_103 = xor i1 %tmp_147, i1 %or_ln491_85" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 554 'xor' 'xor_ln491_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_87)   --->   "%xor_ln491_104 = xor i1 %xor_ln491_103, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 555 'xor' 'xor_ln491_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_87)   --->   "%or_ln491_86 = or i1 %tmp_151, i1 %xor_ln491_104" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 556 'or' 'or_ln491_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_87)   --->   "%xor_ln491_105 = xor i1 %tmp_147, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 557 'xor' 'xor_ln491_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 558 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_87 = and i1 %or_ln491_86, i1 %xor_ln491_105" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 558 'and' 'and_ln491_87' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_106)   --->   "%and_ln491_88 = and i1 %tmp_151, i1 %tmp_147" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 559 'and' 'and_ln491_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_106)   --->   "%or_ln491_87 = or i1 %and_ln491_86, i1 %and_ln491_88" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 560 'or' 'or_ln491_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 561 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_106 = xor i1 %or_ln491_87, i1 %tmp_147" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 561 'xor' 'xor_ln491_106' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_34)   --->   "%select_ln491_33 = select i1 %and_ln491_87, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 562 'select' 'select_ln491_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_34)   --->   "%or_ln491_88 = or i1 %and_ln491_87, i1 %xor_ln491_106" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 563 'or' 'or_ln491_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 564 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_34 = select i1 %or_ln491_88, i8 %select_ln491_33, i8 %add_ln491_34" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 564 'select' 'select_ln491_34' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_36)   --->   "%trunc_ln491_42 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_35, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 565 'partselect' 'trunc_ln491_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_36)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_35, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 566 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_36)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_35, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 567 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_36)   --->   "%or_ln491_89 = or i1 %tmp_154, i1 %icmp_ln491_17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 568 'or' 'or_ln491_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_36)   --->   "%and_ln491_89 = and i1 %or_ln491_89, i1 %tmp_155" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 569 'and' 'and_ln491_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_36)   --->   "%zext_ln491_17 = zext i1 %and_ln491_89" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 570 'zext' 'zext_ln491_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 571 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_36 = add i8 %trunc_ln491_42, i8 %zext_ln491_17" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 571 'add' 'add_ln491_36' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_36, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 572 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_112)   --->   "%xor_ln491_107 = xor i1 %tmp_157, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 573 'xor' 'xor_ln491_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_92)   --->   "%xor_ln491_108 = xor i1 %tmp_156, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 574 'xor' 'xor_ln491_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_92)   --->   "%or_ln491_90 = or i1 %tmp_157, i1 %xor_ln491_108" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 575 'or' 'or_ln491_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_112)   --->   "%and_ln491_90 = and i1 %tmp_153, i1 %xor_ln491_107" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 576 'and' 'and_ln491_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_112)   --->   "%and_ln491_91 = and i1 %and_ln491_90, i1 %tmp_156" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 577 'and' 'and_ln491_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_92)   --->   "%xor_ln491_109 = xor i1 %tmp_153, i1 %or_ln491_90" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 578 'xor' 'xor_ln491_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_92)   --->   "%xor_ln491_110 = xor i1 %xor_ln491_109, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 579 'xor' 'xor_ln491_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_92)   --->   "%or_ln491_91 = or i1 %tmp_157, i1 %xor_ln491_110" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 580 'or' 'or_ln491_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_92)   --->   "%xor_ln491_111 = xor i1 %tmp_153, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 581 'xor' 'xor_ln491_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 582 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_92 = and i1 %or_ln491_91, i1 %xor_ln491_111" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 582 'and' 'and_ln491_92' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_112)   --->   "%and_ln491_93 = and i1 %tmp_157, i1 %tmp_153" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 583 'and' 'and_ln491_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_112)   --->   "%or_ln491_92 = or i1 %and_ln491_91, i1 %and_ln491_93" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 584 'or' 'or_ln491_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 585 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_112 = xor i1 %or_ln491_92, i1 %tmp_153" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 585 'xor' 'xor_ln491_112' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_36)   --->   "%select_ln491_35 = select i1 %and_ln491_92, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 586 'select' 'select_ln491_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_36)   --->   "%or_ln491_93 = or i1 %and_ln491_92, i1 %xor_ln491_112" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 587 'or' 'or_ln491_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 588 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_36 = select i1 %or_ln491_93, i8 %select_ln491_35, i8 %add_ln491_36" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 588 'select' 'select_ln491_36' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_38)   --->   "%trunc_ln491_43 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_37, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 589 'partselect' 'trunc_ln491_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_38)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_37, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 590 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_38)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_37, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 591 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_38)   --->   "%or_ln491_94 = or i1 %tmp_160, i1 %icmp_ln491_18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 592 'or' 'or_ln491_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_38)   --->   "%and_ln491_94 = and i1 %or_ln491_94, i1 %tmp_161" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 593 'and' 'and_ln491_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_38)   --->   "%zext_ln491_18 = zext i1 %and_ln491_94" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 594 'zext' 'zext_ln491_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 595 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_38 = add i8 %trunc_ln491_43, i8 %zext_ln491_18" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 595 'add' 'add_ln491_38' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_38, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 596 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_118)   --->   "%xor_ln491_113 = xor i1 %tmp_163, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 597 'xor' 'xor_ln491_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_97)   --->   "%xor_ln491_114 = xor i1 %tmp_162, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 598 'xor' 'xor_ln491_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_97)   --->   "%or_ln491_95 = or i1 %tmp_163, i1 %xor_ln491_114" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 599 'or' 'or_ln491_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_118)   --->   "%and_ln491_95 = and i1 %tmp_159, i1 %xor_ln491_113" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 600 'and' 'and_ln491_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_118)   --->   "%and_ln491_96 = and i1 %and_ln491_95, i1 %tmp_162" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 601 'and' 'and_ln491_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_97)   --->   "%xor_ln491_115 = xor i1 %tmp_159, i1 %or_ln491_95" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 602 'xor' 'xor_ln491_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_97)   --->   "%xor_ln491_116 = xor i1 %xor_ln491_115, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 603 'xor' 'xor_ln491_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_97)   --->   "%or_ln491_96 = or i1 %tmp_163, i1 %xor_ln491_116" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 604 'or' 'or_ln491_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_97)   --->   "%xor_ln491_117 = xor i1 %tmp_159, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 605 'xor' 'xor_ln491_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 606 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_97 = and i1 %or_ln491_96, i1 %xor_ln491_117" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 606 'and' 'and_ln491_97' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_118)   --->   "%and_ln491_98 = and i1 %tmp_163, i1 %tmp_159" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 607 'and' 'and_ln491_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_118)   --->   "%or_ln491_97 = or i1 %and_ln491_96, i1 %and_ln491_98" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 608 'or' 'or_ln491_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 609 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_118 = xor i1 %or_ln491_97, i1 %tmp_159" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 609 'xor' 'xor_ln491_118' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_38)   --->   "%select_ln491_37 = select i1 %and_ln491_97, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 610 'select' 'select_ln491_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_38)   --->   "%or_ln491_98 = or i1 %and_ln491_97, i1 %xor_ln491_118" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 611 'or' 'or_ln491_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 612 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_38 = select i1 %or_ln491_98, i8 %select_ln491_37, i8 %add_ln491_38" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 612 'select' 'select_ln491_38' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_40)   --->   "%trunc_ln491_44 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_39, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 613 'partselect' 'trunc_ln491_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_40)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_39, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 614 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_40)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_39, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 615 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_40)   --->   "%or_ln491_99 = or i1 %tmp_166, i1 %icmp_ln491_19" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 616 'or' 'or_ln491_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_40)   --->   "%and_ln491_99 = and i1 %or_ln491_99, i1 %tmp_167" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 617 'and' 'and_ln491_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_40)   --->   "%zext_ln491_19 = zext i1 %and_ln491_99" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 618 'zext' 'zext_ln491_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 619 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_40 = add i8 %trunc_ln491_44, i8 %zext_ln491_19" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 619 'add' 'add_ln491_40' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_40, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 620 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_124)   --->   "%xor_ln491_119 = xor i1 %tmp_169, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 621 'xor' 'xor_ln491_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_102)   --->   "%xor_ln491_120 = xor i1 %tmp_168, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 622 'xor' 'xor_ln491_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_102)   --->   "%or_ln491_100 = or i1 %tmp_169, i1 %xor_ln491_120" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 623 'or' 'or_ln491_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_124)   --->   "%and_ln491_100 = and i1 %tmp_165, i1 %xor_ln491_119" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 624 'and' 'and_ln491_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_124)   --->   "%and_ln491_101 = and i1 %and_ln491_100, i1 %tmp_168" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 625 'and' 'and_ln491_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_102)   --->   "%xor_ln491_121 = xor i1 %tmp_165, i1 %or_ln491_100" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 626 'xor' 'xor_ln491_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_102)   --->   "%xor_ln491_122 = xor i1 %xor_ln491_121, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 627 'xor' 'xor_ln491_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_102)   --->   "%or_ln491_101 = or i1 %tmp_169, i1 %xor_ln491_122" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 628 'or' 'or_ln491_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_102)   --->   "%xor_ln491_123 = xor i1 %tmp_165, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 629 'xor' 'xor_ln491_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 630 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_102 = and i1 %or_ln491_101, i1 %xor_ln491_123" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 630 'and' 'and_ln491_102' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_124)   --->   "%and_ln491_103 = and i1 %tmp_169, i1 %tmp_165" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 631 'and' 'and_ln491_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_124)   --->   "%or_ln491_102 = or i1 %and_ln491_101, i1 %and_ln491_103" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 632 'or' 'or_ln491_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 633 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_124 = xor i1 %or_ln491_102, i1 %tmp_165" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 633 'xor' 'xor_ln491_124' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_40)   --->   "%select_ln491_39 = select i1 %and_ln491_102, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 634 'select' 'select_ln491_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_40)   --->   "%or_ln491_103 = or i1 %and_ln491_102, i1 %xor_ln491_124" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 635 'or' 'or_ln491_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 636 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_40 = select i1 %or_ln491_103, i8 %select_ln491_39, i8 %add_ln491_40" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 636 'select' 'select_ln491_40' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_42)   --->   "%trunc_ln491_45 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %add_ln491_41, i32 6, i32 13" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 637 'partselect' 'trunc_ln491_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_42)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_41, i32 6" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 638 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_42)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %add_ln491_41, i32 5" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 639 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_42)   --->   "%or_ln491_104 = or i1 %tmp_172, i1 %icmp_ln491_20" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 640 'or' 'or_ln491_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_42)   --->   "%and_ln491_104 = and i1 %or_ln491_104, i1 %tmp_173" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 641 'and' 'and_ln491_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node add_ln491_42)   --->   "%zext_ln491_20 = zext i1 %and_ln491_104" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 642 'zext' 'zext_ln491_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 643 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln491_42 = add i8 %trunc_ln491_45, i8 %zext_ln491_20" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 643 'add' 'add_ln491_42' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln491_42, i32 7" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 644 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_130)   --->   "%xor_ln491_125 = xor i1 %tmp_175, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 645 'xor' 'xor_ln491_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_107)   --->   "%xor_ln491_126 = xor i1 %tmp_174, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 646 'xor' 'xor_ln491_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_107)   --->   "%or_ln491_105 = or i1 %tmp_175, i1 %xor_ln491_126" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 647 'or' 'or_ln491_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_130)   --->   "%and_ln491_105 = and i1 %tmp_171, i1 %xor_ln491_125" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 648 'and' 'and_ln491_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_130)   --->   "%and_ln491_106 = and i1 %and_ln491_105, i1 %tmp_174" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 649 'and' 'and_ln491_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_107)   --->   "%xor_ln491_127 = xor i1 %tmp_171, i1 %or_ln491_105" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 650 'xor' 'xor_ln491_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_107)   --->   "%xor_ln491_128 = xor i1 %xor_ln491_127, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 651 'xor' 'xor_ln491_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_107)   --->   "%or_ln491_106 = or i1 %tmp_175, i1 %xor_ln491_128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 652 'or' 'or_ln491_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node and_ln491_107)   --->   "%xor_ln491_129 = xor i1 %tmp_171, i1 1" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 653 'xor' 'xor_ln491_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 654 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln491_107 = and i1 %or_ln491_106, i1 %xor_ln491_129" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 654 'and' 'and_ln491_107' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_130)   --->   "%and_ln491_108 = and i1 %tmp_175, i1 %tmp_171" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 655 'and' 'and_ln491_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node xor_ln491_130)   --->   "%or_ln491_107 = or i1 %and_ln491_106, i1 %and_ln491_108" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 656 'or' 'or_ln491_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 657 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln491_130 = xor i1 %or_ln491_107, i1 %tmp_171" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 657 'xor' 'xor_ln491_130' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_42)   --->   "%select_ln491_41 = select i1 %and_ln491_107, i8 127, i8 128" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 658 'select' 'select_ln491_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln491_42)   --->   "%or_ln491_108 = or i1 %and_ln491_107, i1 %xor_ln491_130" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 659 'or' 'or_ln491_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 660 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln491_42 = select i1 %or_ln491_108, i8 %select_ln491_41, i8 %add_ln491_42" [firmware/nnet_utils/nnet_activation_stream.h:491]   --->   Operation 660 'select' 'select_ln491_42' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 661 [1/1] (0.00ns)   --->   "%or_ln494_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %select_ln491_42, i8 %select_ln491_40, i8 %select_ln491_38, i8 %select_ln491_36, i8 %select_ln491_34, i8 %select_ln491_32, i8 %select_ln491_30, i8 %select_ln491_28, i8 %out_data_11, i8 %out_data_10, i8 %out_data_9, i8 %out_data_8, i8 %out_data_7, i8 %out_data_6, i8 %out_data_5, i8 %out_data" [firmware/nnet_utils/nnet_activation_stream.h:494]   --->   Operation 661 'bitconcatenate' 'or_ln494_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 662 [1/1] (1.55ns)   --->   "%write_ln494 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer8_out, i128 %or_ln494_s" [firmware/nnet_utils/nnet_activation_stream.h:494]   --->   Operation 662 'write' 'write_ln494' <Predicate = true> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 64> <FIFO>
ST_4 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln476 = br void %HardSigmoidPackLoop" [firmware/nnet_utils/nnet_activation_stream.h:476]   --->   Operation 663 'br' 'br_ln476' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.627ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln476', firmware/nnet_utils/nnet_activation_stream.h:476) of constant 0 on local variable 'i', firmware/nnet_utils/nnet_activation_stream.h:476 [6]  (0.427 ns)
	'load' operation 7 bit ('i', firmware/nnet_utils/nnet_activation_stream.h:476) on local variable 'i', firmware/nnet_utils/nnet_activation_stream.h:476 [9]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln476', firmware/nnet_utils/nnet_activation_stream.h:476) [10]  (0.773 ns)
	'store' operation 0 bit ('store_ln476', firmware/nnet_utils/nnet_activation_stream.h:476) of variable 'i', firmware/nnet_utils/nnet_activation_stream.h:476 on local variable 'i', firmware/nnet_utils/nnet_activation_stream.h:476 [660]  (0.427 ns)

 <State 2>: 1.557ns
The critical path consists of the following:
	fifo read operation ('layer6_out_read', firmware/nnet_utils/nnet_activation_stream.h:479) on port 'layer6_out' (firmware/nnet_utils/nnet_activation_stream.h:479) [17]  (1.557 ns)

 <State 3>: 3.551ns
The critical path consists of the following:
	'add' operation 27 bit ('sigmoid', firmware/nnet_utils/nnet_activation_stream.h:486) [21]  (0.955 ns)
	'icmp' operation 1 bit ('icmp_ln487', firmware/nnet_utils/nnet_activation_stream.h:487) [22]  (0.965 ns)
	'or' operation 1 bit ('or_ln487', firmware/nnet_utils/nnet_activation_stream.h:487) [24]  (0.000 ns)
	'select' operation 14 bit ('select_ln487_12', firmware/nnet_utils/nnet_activation_stream.h:487) [27]  (0.000 ns)
	'add' operation 15 bit ('add_ln491', firmware/nnet_utils/nnet_activation_stream.h:491) [29]  (0.842 ns)
	'icmp' operation 1 bit ('icmp_ln491', firmware/nnet_utils/nnet_activation_stream.h:491) [35]  (0.789 ns)

 <State 4>: 3.002ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln491_12', firmware/nnet_utils/nnet_activation_stream.h:491) [40]  (0.765 ns)
	'or' operation 1 bit ('or_ln491_31', firmware/nnet_utils/nnet_activation_stream.h:491) [49]  (0.000 ns)
	'and' operation 1 bit ('and_ln491_32', firmware/nnet_utils/nnet_activation_stream.h:491) [51]  (0.287 ns)
	'or' operation 1 bit ('or_ln491_33', firmware/nnet_utils/nnet_activation_stream.h:491) [56]  (0.000 ns)
	'select' operation 8 bit ('out_data', firmware/nnet_utils/nnet_activation_stream.h:491) [57]  (0.393 ns)
	fifo write operation ('write_ln494', firmware/nnet_utils/nnet_activation_stream.h:494) on port 'layer8_out' (firmware/nnet_utils/nnet_activation_stream.h:494) [659]  (1.557 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
