#Verilog


##--------------------------------Makefile------------------------------------
##
##				 Copyright (C) 2020 by
##				 Belinda Brown Ram√≠rez
##				 timna.brown@ucr.ac.cr
##
##-----------------------------------------------------------------------------


#******************************************************************************
#				TARGETS
#******************************************************************************

#******************************************************************************
HERE = ./
A_SRC = ./source/

#******************************************************************************
qflow:
	qflow synthesize place route arbiter.v
#******************************************************************************

.PHONY: sta
sta:
	qflow sta arbiter


#******************************************************************************
############ CLEAN FOR ALL
.PHONY: clean 
clean:
	rm -rf $(A_SRC)*.par $(A_SRC)*.sh $(A_SRC)*.ys $(HERE)*.sh $(HERE)*.log ./layout/* ./synthesis/* $(A_SRC)*.blif


#******************************************************************************

