{add_element cpu_inst0 -kind component -pointer 1 -associated_unit schematics:CPU_HIER -class CPU_HIER -include CPU_HIER.h} { add_bind cpu_inst0->master0 L2Cache->Slave1 } { add_bind cpu_inst0->master1 L2Cache->Slave0 } {add_element axi_inst0 -kind component -pointer 1 -associated_unit zynq_models:axi_bus -class axi_bus_pvt -include zynq_models/axi_bus_model.h} { add_bind axi_inst0->bus_master08 trustzone_inst->host } { add_bind axi_inst0->bus_master00 axi2apb_bus_bridge00->slave_1 } { add_bind axi_inst0->bus_master01 ddrc_sf0->AXI_Slave1 } { add_bind axi_inst0->bus_master02 ocm_sf0->AXI_Slave0 } { add_bind axi_inst0->bus_master03 slcr_inst->host } { add_bind axi_inst0->bus_master04 PS_apb->slave_1 } { add_bind axi_inst0->bus_master05 axi_bus_SI_inst00->axi_slave } { add_bind axi_inst0->bus_master06 M_AXI_GP_inst0->AXI_slave } { add_bind axi_inst0->bus_master07 M_AXI_GP_inst1->AXI_slave } {add_element PS_inst -kind component -pointer 1 -associated_unit zynq_models:MEM -class MEM_pvt -include zynq_models/MEM_model.h} {add_element uart_inst0 -kind component -pointer 1 -associated_unit zynq_models:Cadence_UART -class Cadence_UART_pvt -include zynq_models/Cadence_UART_model.h} { add_bind uart_inst0->irq cpu_inst0->uart0_irq } { add_bind uart_inst0->TX console_inst0->RX } {add_element console_inst0 -kind component -pointer 1 -associated_unit zynq_models:Console -class Console_pvt -include zynq_models/Console_model.h} { add_bind console_inst0->TX uart_inst0->RX } {add_element uart_inst1 -kind component -pointer 1 -associated_unit zynq_models:Cadence_UART -class Cadence_UART_pvt -include zynq_models/Cadence_UART_model.h} { add_bind uart_inst1->irq cpu_inst0->uart1_irq } { add_bind uart_inst1->TX console_inst1->RX } {add_element console_inst1 -kind component -pointer 1 -associated_unit zynq_models:Console -class Console_pvt -include zynq_models/Console_model.h} { add_bind console_inst1->TX uart_inst1->RX } {add_element ttc0_inst -kind component -pointer 1 -associated_unit zynq_models:Cadence_TTC -class Cadence_TTC_pvt -include zynq_models/Cadence_TTC_model.h} { add_bind ttc0_inst->irq1 cpu_inst0->ttc0_irq1 } { add_bind ttc0_inst->irq2 cpu_inst0->ttc0_irq2 } { add_bind ttc0_inst->irq3 cpu_inst0->ttc0_irq3 } {add_element ttc1_inst -kind component -pointer 1 -associated_unit zynq_models:Cadence_TTC -class Cadence_TTC_pvt -include zynq_models/Cadence_TTC_model.h} { add_bind ttc1_inst->irq1 cpu_inst0->ttc1_irq1 } { add_bind ttc1_inst->irq2 cpu_inst0->ttc1_irq2 } { add_bind ttc1_inst->irq3 cpu_inst0->ttc1_irq3 } {add_element slcr_inst -kind component -pointer 1 -associated_unit zynq_models:zynq_slcr -class zynq_slcr_pvt -include zynq_models/zynq_slcr_model.h} { add_bind slcr_inst->n_reset_1 cpu_inst0->n_reset_1 } { add_bind slcr_inst->TZ_DMA_NS_s dmac_inst0->boot_manager_ns } { add_bind slcr_inst->TZ_DMA_IRQ_NS_s dmac_inst0->boot_irq_ns } { add_bind slcr_inst->TZ_DMA_PERIPH_NS_s dmac_inst0->boot_periph_ns } { add_bind slcr_inst->out_ddrc_adapter ddrc_sf0->in_ddrc } { add_bind slcr_inst->out_ocm_ram_adapter ocm_sf0->in_ocm_ram } {add_element Eth_inst0 -kind component -pointer 1 -associated_unit zynq_models:Zynq_GEM -class Zynq_GEM_pvt -include zynq_models/Zynq_GEM_model.h} { add_bind Eth_inst0->Master ahb_bus_CI_inst00->ahb_slave00 } { add_bind Eth_inst0->Ethernet_irq cpu_inst0->Ethernet0_irq } {add_element ahb_bus_CI_inst00 -kind component -pointer 1 -associated_unit zynq_models:ahb_bus_CI -class ahb_bus_CI_pvt -include zynq_models/ahb_bus_CI_model.h} { add_bind ahb_bus_CI_inst00->ahb_master ahb2axi_bridge_inst00->slave_1 } {add_element ahb2axi_bridge_inst00 -kind component -pointer 1 -associated_unit zynq_models:AHB2AXI32 -class AHB2AXI32_pvt -include zynq_models/AHB2AXI32_model.h} { add_bind ahb2axi_bridge_inst00->master_1 axi_inst0->bus_slave03 } {add_element Eth_inst1 -kind component -pointer 1 -associated_unit zynq_models:Zynq_GEM -class Zynq_GEM_pvt -include zynq_models/Zynq_GEM_model.h} { add_bind Eth_inst1->Master ahb_bus_CI_inst00->ahb_slave01 } { add_bind Eth_inst1->Ethernet_irq cpu_inst0->Ethernet1_irq } {add_element spi_inst0 -kind component -pointer 1 -associated_unit zynq_models:Zynq_SPI -class Zynq_SPI_pvt -include zynq_models/Zynq_SPI_model.h} { add_bind spi_inst0->IRQ cpu_inst0->spi0_irq } {add_element spi_inst1 -kind component -pointer 1 -associated_unit zynq_models:Zynq_SPI -class Zynq_SPI_pvt -include zynq_models/Zynq_SPI_model.h} { add_bind spi_inst1->IRQ cpu_inst0->spi1_irq } {add_element axi_bus_SI_inst00 -kind component -pointer 1 -associated_unit zynq_models:AXI_bus_SI -class AXI_bus_SI_pvt -include zynq_models/AXI_bus_SI_model.h} { add_bind axi_bus_SI_inst00->axi_master00 axi2ahb_bridge_inst00->slave_1 } { add_bind axi_bus_SI_inst00->axi_master01 axi2ahb_bridge_inst01->slave_1 } { add_bind axi_bus_SI_inst00->axi_master02 qspi_inst0->AXI } { add_bind axi_bus_SI_inst00->axi_master03 axi32toaxi64_bridge_inst00->slave_1 } {add_element axi2ahb_bridge_inst00 -kind component -pointer 1 -associated_unit zynq_models:AXI2AHB32 -class AXI2AHB32_pvt -include zynq_models/AXI2AHB32_model.h} { add_bind axi2ahb_bridge_inst00->master_1 sdhc_inst0->AHB_Slave } {add_element axi2ahb_bridge_inst01 -kind component -pointer 1 -associated_unit zynq_models:AXI2AHB32 -class AXI2AHB32_pvt -include zynq_models/AXI2AHB32_model.h} { add_bind axi2ahb_bridge_inst01->master_1 sdhc_inst1->AHB_Slave } {add_element sdhc_inst0 -kind component -pointer 1 -associated_unit zynq_models:Zynq_SDHC -class Zynq_SDHC_pvt -include zynq_models/Zynq_SDHC_model.h} { add_bind sdhc_inst0->AHB_Master ahb_bus_CI_inst00->ahb_slave02 } { add_bind sdhc_inst0->IRQ cpu_inst0->sdhc0_irq } {add_element sdhc_inst1 -kind component -pointer 1 -associated_unit zynq_models:Zynq_SDHC -class Zynq_SDHC_pvt -include zynq_models/Zynq_SDHC_model.h} { add_bind sdhc_inst1->AHB_Master ahb_bus_CI_inst00->ahb_slave03 } { add_bind sdhc_inst1->IRQ cpu_inst0->sdhc1_irq } {add_element qspi_inst0 -kind component -pointer 1 -associated_unit zynq_models:Zynq_QSPI -class Zynq_QSPI_pvt -include zynq_models/Zynq_QSPI_model.h} { add_bind qspi_inst0->IRQ cpu_inst0->qspi0_irq } {add_element dmac0_irq_split -kind component -pointer 1 -associated_unit zynq_models:dma_irq_splitter -class dma_irq_splitter_pvt -include zynq_models/dma_irq_splitter_model.h} { add_bind dmac0_irq_split->output0 cpu_inst0->dmac_irq0 } { add_bind dmac0_irq_split->output1 cpu_inst0->dmac_irq1 } { add_bind dmac0_irq_split->output2 cpu_inst0->dmac_irq2 } { add_bind dmac0_irq_split->output3 cpu_inst0->dmac_irq3 } { add_bind dmac0_irq_split->output4 cpu_inst0->dmac_irq4 } { add_bind dmac0_irq_split->output5 cpu_inst0->dmac_irq5 } { add_bind dmac0_irq_split->output6 cpu_inst0->dmac_irq6 } { add_bind dmac0_irq_split->output7 cpu_inst0->dmac_irq7 } {add_element gpio_inst0 -kind component -pointer 1 -associated_unit zynq_models:Zynq_GPIO -class Zynq_GPIO_pvt -include zynq_models/Zynq_GPIO_model.h} { add_bind gpio_inst0->IRQ cpu_inst0->gpio_irq } {add_element ddrc_inst0 -kind component -pointer 1 -associated_unit zynq_models:Zynq_DDRC -class Zynq_DDRC_pvt -include zynq_models/Zynq_DDRC_model.h} {add_element i2c_inst0 -kind component -pointer 1 -associated_unit zynq_models:Zynq_I2C -class Zynq_I2C_pvt -include zynq_models/Zynq_I2C_model.h} { add_bind i2c_inst0->IRQ cpu_inst0->i2c0_irq } {add_element i2c_inst1 -kind component -pointer 1 -associated_unit zynq_models:Zynq_I2C -class Zynq_I2C_pvt -include zynq_models/Zynq_I2C_model.h} { add_bind i2c_inst1->IRQ cpu_inst0->i2c1_irq } {add_element APB32toAPB16_bridge_inst00 -kind component -pointer 1 -associated_unit zynq_models:APB32toAPB16 -class APB32toAPB16_pvt -include zynq_models/APB32toAPB16_model.h} { add_bind APB32toAPB16_bridge_inst00->master_1 i2c_inst0->APB_Slave } {add_element APB32toAPB16_bridge_inst01 -kind component -pointer 1 -associated_unit zynq_models:APB32toAPB16 -class APB32toAPB16_pvt -include zynq_models/APB32toAPB16_model.h} { add_bind APB32toAPB16_bridge_inst01->master_1 i2c_inst1->APB_Slave } {add_element L2Cache -kind component -pointer 1 -associated_unit zynq_models:PL310 -class PL310_pvt -include zynq_models/PL310_model.h} { add_bind L2Cache->Master0 axi_inst0->cpu_slave01 } { add_bind L2Cache->Master1 axi_inst0->cpu_slave00 } { add_bind L2Cache->L2CCINTR cpu_inst0->l2cache_irq } {add_element PS_apb -kind component -pointer 1 -associated_unit zynq_models:AXI2APB32 -class AXI2APB32_pvt -include zynq_models/AXI2APB32_model.h} { add_bind PS_apb->master_1 apb_bus_inst01->apb_slave } {add_element apb_bus_inst01 -kind component -pointer 1 -associated_unit zynq_models:apb_bus -class apb_bus_pvt -include zynq_models/apb_bus_model.h} { add_bind apb_bus_inst01->apb_master00 ttc0_inst->apb } { add_bind apb_bus_inst01->apb_master01 ttc1_inst->apb } { add_bind apb_bus_inst01->apb_master02 dmac_inst0->APB_slave } { add_bind apb_bus_inst01->apb_master03 ddrc_inst0->AMBA_APB } { add_bind apb_bus_inst01->apb_master04 AXI_HP_controllers->APB_slave0 } { add_bind apb_bus_inst01->apb_master05 AXI_HP_controllers->APB_slave1 } { add_bind apb_bus_inst01->apb_master06 AXI_HP_controllers->APB_slave2 } { add_bind apb_bus_inst01->apb_master07 AXI_HP_controllers->APB_slave3 } { add_bind apb_bus_inst01->apb_master08 ocm_inst0->APB_slave } { add_bind apb_bus_inst01->apb_master10 PS_inst->slave } { add_bind apb_bus_inst01->apb_master11 dmac_inst0->APB_NonSecure_slave } {add_element ocm_inst0 -kind component -pointer 1 -associated_unit zynq_models:Zynq_OCM -class Zynq_OCM_pvt -include zynq_models/Zynq_OCM_model.h} { add_bind ocm_inst0->IRQ cpu_inst0->ocm_irq } {add_element HP_memory_interconnect -kind component -pointer 1 -associated_unit zynq_models:Memory_Interconnect -class Memory_Interconnect_pvt -include zynq_models/Memory_Interconnect_model.h} { add_bind HP_memory_interconnect->AXI_master0 ddrc_sf0->AXI_Slave3 } { add_bind HP_memory_interconnect->AXI_master1 ddrc_sf0->AXI_Slave2 } { add_bind HP_memory_interconnect->AXI_master2 ocm_sf0->AXI_Slave1 } {add_element AXI_HP_controllers -kind component -pointer 1 -associated_unit zynq_schematics:AXI_HP_Controllers -class AXI_HP_Controllers -include zynq_schematics/AXI_HP_Controllers.h} { add_bind AXI_HP_controllers->AXI_master1 HP_memory_interconnect->AXI_slave1 } { add_bind AXI_HP_controllers->AXI_master2 HP_memory_interconnect->AXI_slave2 } { add_bind AXI_HP_controllers->AXI_master3 HP_memory_interconnect->AXI_slave3 } { add_bind AXI_HP_controllers->AXI_master0 HP_memory_interconnect->AXI_slave0 } {add_element M_AXI_GP_inst0 -kind component -pointer 1 -associated_unit zynq_models:Zynq_AXI_GP -class Zynq_AXI_GP_pvt -include zynq_models/Zynq_AXI_GP_model.h} {add_element M_AXI_GP_inst1 -kind component -pointer 1 -associated_unit zynq_models:Zynq_AXI_GP -class Zynq_AXI_GP_pvt -include zynq_models/Zynq_AXI_GP_model.h} {add_element S_AXI_GP_inst0 -kind component -pointer 1 -associated_unit zynq_models:Zynq_AXI_GP -class Zynq_AXI_GP_pvt -include zynq_models/Zynq_AXI_GP_model.h} { add_bind S_AXI_GP_inst0->AXI_master SlaveInterconnect0->bus_slave0 } {add_element S_AXI_GP_inst1 -kind component -pointer 1 -associated_unit zynq_models:Zynq_AXI_GP -class Zynq_AXI_GP_pvt -include zynq_models/Zynq_AXI_GP_model.h} { add_bind S_AXI_GP_inst1->AXI_master SlaveInterconnect0->bus_slave1 } {add_element SlaveInterconnect0 -kind component -pointer 1 -associated_unit zynq_models:Slave_Interconnect -class Slave_Interconnect_pvt -include zynq_models/Slave_Interconnect_model.h} { add_bind SlaveInterconnect0->bus_master axi_inst0->bus_slave04 } {add_element dmac_inst0 -kind component -pointer 1 -associated_unit Models_Catalogue:DMA330 -class DMA330_pvt -include models_catalogue.h} { add_bind dmac_inst0->AXI_master axi_inst0->dma_slave02 } { add_bind dmac_inst0->irq dmac0_irq_split->input } { add_bind dmac_inst0->irq_abort cpu_inst0->dmac_abort } {add_element smc -kind component -pointer 1 -associated_unit Models_Catalogue:SMC_PL350 -class SMC_PL350_pvt -include models_catalogue.h} { add_bind smc->smc_int_0 cpu_inst0->smc_irq } {add_element axi32toaxi64_bridge_inst00 -kind component -pointer 1 -associated_unit zynq_models:AXI32toAXI64 -class AXI32toAXI64_pvt -include zynq_models/AXI32toAXI64_model.h} { add_bind axi32toaxi64_bridge_inst00->master_1 smc->AMBA_AXI } {add_element trustzone_inst -kind component -pointer 1 -associated_unit zynq_models:Zynq_trustzone -class Zynq_trustzone_pvt -include zynq_models/Zynq_trustzone_model.h} { add_bind trustzone_inst->out_peripheral_axi axi_bus_SI_inst00->in_trustzone } { add_bind trustzone_inst->out_peripheral_apb apb_bus_inst00->in_trustzone } {add_element apb_bus_inst00 -kind component -pointer 1 -associated_unit zynq_models:apb_bus -class apb_bus_pvt -include zynq_models/apb_bus_model.h} { add_bind apb_bus_inst00->apb_master00 uart_inst0->host } { add_bind apb_bus_inst00->apb_master01 uart_inst1->host } { add_bind apb_bus_inst00->apb_master02 Eth_inst0->Slave } { add_bind apb_bus_inst00->apb_master03 Eth_inst1->Slave } { add_bind apb_bus_inst00->apb_master04 spi_inst0->APB } { add_bind apb_bus_inst00->apb_master05 spi_inst1->APB } { add_bind apb_bus_inst00->apb_master06 qspi_inst0->APB } { add_bind apb_bus_inst00->apb_master07 smc->AMBA_APB } { add_bind apb_bus_inst00->apb_master08 gpio_inst0->APB } { add_bind apb_bus_inst00->apb_master09 APB32toAPB16_bridge_inst00->slave_1 } { add_bind apb_bus_inst00->apb_master10 APB32toAPB16_bridge_inst01->slave_1 } { add_bind apb_bus_inst00->apb_master11 apb_bus_usb->bus_slave } {add_element axi2apb_bus_bridge00 -kind component -pointer 1 -associated_unit zynq_models:AXI2APB32 -class AXI2APB32_pvt -include zynq_models/AXI2APB32_model.h} { add_bind axi2apb_bus_bridge00->master_1 apb_bus_inst00->apb_slave } {add_element ddrc_sf0 -kind component -pointer 1 -associated_unit zynq_models:Zynq_DDRC_sf -class Zynq_DDRC_sf_pvt -include zynq_models/Zynq_DDRC_sf_model.h} { add_bind ddrc_sf0->AXI_Master0 ddrc_inst0->AMBA_AXI0 } { add_bind ddrc_sf0->AXI_Master1 ddrc_inst0->AMBA_AXI1 } { add_bind ddrc_sf0->AXI_Master2 ddrc_inst0->AMBA_AXI2 } { add_bind ddrc_sf0->AXI_Master3 ddrc_inst0->AMBA_AXI3 } {add_element ocm_sf0 -kind component -pointer 1 -associated_unit zynq_models:Zynq_OCM_sf -class Zynq_OCM_sf_pvt -include zynq_models/Zynq_OCM_sf_model.h} { add_bind ocm_sf0->AXI_Master0 ocm_inst0->AXI_slave0 } { add_bind ocm_sf0->AXI_Master1 ocm_inst0->AXI_slave1 } {add_element apb_axi_usb0 -kind component -pointer 1 -associated_unit models:APB_AXI -class APB_AXI_pvt -include ../models/APB_AXI_model.h} { add_bind apb_axi_usb0->master USB0->host } {add_element USB0 -kind component -pointer 1 -associated_unit models:USB_EHCI -class USB_EHCI_pvt -include ../models/USB_EHCI_model.h} { add_bind USB0->dma_port ahb_bus_CI_inst00->ahb_slave04 } { add_bind USB0->irq cpu_inst0->usb0_irq } {add_element apb_axi_usb1 -kind component -pointer 1 -associated_unit models:APB_AXI -class APB_AXI_pvt -include ../models/APB_AXI_model.h} { add_bind apb_axi_usb1->master USB1->host } {add_element USB1 -kind component -pointer 1 -associated_unit models:USB_EHCI -class USB_EHCI_pvt -include ../models/USB_EHCI_model.h} { add_bind USB1->dma_port ahb_bus_CI_inst00->ahb_slave05 } { add_bind USB1->irq cpu_inst0->usb1_irq } {add_element apb_bus_usb -kind component -pointer 1 -associated_unit models:APB_BUS_USB -class APB_BUS_USB_pvt -include ../models/APB_BUS_USB_model.h} { add_bind apb_bus_usb->bus_master_0 apb_axi_usb0->slave } { add_bind apb_bus_usb->bus_master_1 apb_axi_usb1->slave } { add_element PL1_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL1_IRQ cpu_inst0->PL1_irq } { add_element PL0_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL0_IRQ cpu_inst0->PL0_irq } { add_element PL2_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL2_IRQ cpu_inst0->PL2_irq } { add_element PL3_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL3_IRQ cpu_inst0->PL3_irq } { add_element PL4_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL4_IRQ cpu_inst0->PL4_irq } { add_element PL5_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL5_IRQ cpu_inst0->PL5_irq } { add_element PL6_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL6_IRQ cpu_inst0->PL6_irq } { add_element PL7_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL7_IRQ cpu_inst0->PL7_irq } { add_element PL8_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL8_IRQ cpu_inst0->PL8_irq } { add_element PL9_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL9_IRQ cpu_inst0->PL9_irq } { add_element S_AXI_ACP -kind target_socket -class tlm::tlm_target_socket<\ 64U,axi_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind S_AXI_ACP cpu_inst0->ACP_slave } { add_element PL15_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL15_IRQ cpu_inst0->PL15_irq } { add_element PL13_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL13_IRQ cpu_inst0->PL13_irq } { add_element M_AXI_GP0 -kind initiator_socket -class tlm::tlm_initiator_socket<\ 32U,axi_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind M_AXI_GP_inst0->AXI_master M_AXI_GP0 } { add_element M_AXI_GP1 -kind initiator_socket -class tlm::tlm_initiator_socket<\ 32U,axi_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind M_AXI_GP_inst1->AXI_master M_AXI_GP1 } { add_element S_AXI_GP1 -kind target_socket -class tlm::tlm_target_socket<\ 32U,axi_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind S_AXI_GP1 S_AXI_GP_inst1->AXI_slave } { add_element GPOUT1 -kind initiator_socket -class tlm::tlm_initiator_socket<\ 32U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind gpio_inst0->GPOUT1 GPOUT1 } { add_element GPOUT2 -kind initiator_socket -class tlm::tlm_initiator_socket<\ 32U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind gpio_inst0->GPOUT2 GPOUT2 } { add_element GPOUT3 -kind initiator_socket -class tlm::tlm_initiator_socket<\ 32U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind gpio_inst0->GPOUT3 GPOUT3 } { add_element GPIN0 -kind target_socket -class tlm::tlm_target_socket<\ 32U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind GPIN0 gpio_inst0->GPIN0 } { add_element GPIN1 -kind target_socket -class tlm::tlm_target_socket<\ 32U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind GPIN1 gpio_inst0->GPIN1 } { add_element GPIN2 -kind target_socket -class tlm::tlm_target_socket<\ 32U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind GPIN2 gpio_inst0->GPIN2 } { add_element GPIN3 -kind target_socket -class tlm::tlm_target_socket<\ 32U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind GPIN3 gpio_inst0->GPIN3 } { add_element GPOUT0 -kind initiator_socket -class tlm::tlm_initiator_socket<\ 32U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind gpio_inst0->GPOUT0 GPOUT0 } { add_element S_AXI_HP0 -kind target_socket -class tlm::tlm_target_socket<\ 64U,axi_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind S_AXI_HP0 AXI_HP_controllers->AXI_slave0 } { add_element S_AXI_HP1 -kind target_socket -class tlm::tlm_target_socket<\ 64U,axi_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind S_AXI_HP1 AXI_HP_controllers->AXI_slave1 } { add_element S_AXI_HP2 -kind target_socket -class tlm::tlm_target_socket<\ 64U,axi_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind S_AXI_HP2 AXI_HP_controllers->AXI_slave2 } { add_element S_AXI_HP3 -kind target_socket -class tlm::tlm_target_socket<\ 64U,axi_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind S_AXI_HP3 AXI_HP_controllers->AXI_slave3 } { add_element S_AXI_GP0 -kind target_socket -class tlm::tlm_target_socket<\ 32U,axi_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind S_AXI_GP0 S_AXI_GP_inst0->AXI_slave } { add_element PL10_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL10_IRQ cpu_inst0->PL10_irq } { add_element PL11_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL11_IRQ cpu_inst0->PL11_irq } { add_element PL12_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL12_IRQ cpu_inst0->PL12_irq } { add_element PL14_IRQ -kind target_socket -class tlm::tlm_target_socket<\ 1U,tlm::tlm_base_protocol_types,1,sc_core::SC_ZERO_OR_MORE_BOUND\ > } { add_bind PL14_IRQ cpu_inst0->PL14_irq } { rename c95 apb_axi_usb1 } { rename c96 USB1 }