Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Mini Project/FourBitPISORegister/testBench_pisoRegister_isim_beh.exe -prj D:/Mini Project/FourBitPISORegister/testBench_pisoRegister_beh.prj work.testBench_pisoRegister 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Mini Project/FourBitPISORegister/Multiplexer.vhd" into library work
Parsing VHDL file "D:/Mini Project/FourBitPISORegister/D_flipFlop.vhd" into library work
Parsing VHDL file "D:/Mini Project/FourBitPISORegister/fourBit_PISO_register.vhd" into library work
Parsing VHDL file "D:/Mini Project/FourBitPISORegister/testBench_pisoRegister.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Multiplexer [multiplexer_default]
Compiling architecture behavioral of entity D_flipFlop [d_flipflop_default]
Compiling architecture behavioral of entity fourBit_PISO_register [fourbit_piso_register_default]
Compiling architecture behavior of entity testbench_pisoregister
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable D:/Mini Project/FourBitPISORegister/testBench_pisoRegister_isim_beh.exe
Fuse Memory Usage: 29432 KB
Fuse CPU Usage: 452 ms
