/**
 * @file
 * @author Ceyhun Şen
 * @brief Configure timer.
 *
 * To use both timer modules, sleep modes need to be disabled. Use
 * #hal_power_set_module_power to disable sleep mode.
 *
 * \see hal_power_set_module_power
 * \see hal_power_modules
 * */

// SPDX-FileCopyrightText: 2026 Ceyhun Şen <ceyhuusen@gmail.com>
// SPDX-License-Identifier: MIT

#include <stdint.h>

/// @brief Available return types for timer0 functions.
enum hal_result_timer0 {
    hal_result_timer0_ok = 0,                      ///< Operation was successful
    hal_result_timer0_invalid_output_compare_mode, ///< Invalid setting for
                                                   ///< either non-PWM, fast PWM
                                                   ///< or phase correct PWM
                                                   ///< modes
    hal_result_timer0_invalid_output_compare_register, ///< An invalid output
                                                       ///< compare register is
                                                       ///< specified
    hal_result_timer0_invalid_operation_mode, ///< An invalid operation mode is
                                              ///< specified
    hal_result_timer0_cant_set_output_compare_io_pin, ///< Error while setting
                                                      ///< matching IO pin to
                                                      ///< output
    hal_result_timer0_invalid_clock_source, ///< An invalid clock source is
                                            ///< specified
};

/// @brief Two of the output compare registers, that are available to timer0.
enum hal_timer0_output_compare_register {
    hal_timer0_output_compare_register_a = 0, ///< Output compare register A
    hal_timer0_output_compare_register_b = 1  ///< Output compare register B
};

/// @brief Define operation mode with output compare bit. Works for non-PWM,
/// fast PWM or phase correct modes.
enum hal_timer0_output_compare_mode {
    hal_timer0_compare_output_mode_normal =
        0, ///< Normal port operation, OC0A disconnected
    hal_timer0_compare_output_mode_toggle, ///< Toggle OC0A on compare match
    hal_timer0_compare_output_mode_clear,  ///< Clear OC0A on compare match
    hal_timer0_compare_output_mode_set     ///< Set OC0A on compare match
};

/// @brief Possible operation modes of the timer0 module.
enum hal_timer0_operation_modes {
    hal_timer0_mode_normal = 0,                   ///< Counts to the top (0xFF)
    hal_timer0_mode_phase_correct_pwm = 1,        ///< High resolution PWM
    hal_timer0_mode_ctc = 2,                      ///< Counts to the OCR0A
    hal_timer0_mode_fast_pwm = 3,                 ///< High frequency PWM
    hal_timer0_mode_phase_correct_pwm_to_top = 5, ///< High resolution PWM with
                                                  ///< custom top value (see
                                                  ///< \ref hal_timer0_set_top).
    hal_timer0_mode_fast_pwm_to_top =
        7, ///< High frequency PWM with custom top value
           ///< (see \ref hal_timer0_set_top).
};

/// @brief Possible clock sources of the timer0.
enum hal_timer0_clock_source {
    hal_timer0_stop = 0,              ///< Stop timer0
    hal_timer0_prescaler_1,           ///< No prescaler
    hal_timer0_prescaler_8,           ///< Divide clock by 8
    hal_timer0_prescaler_64,          ///< Divide clock by 64
    hal_timer0_prescaler_256,         ///< Divide clock by 256
    hal_timer0_prescaler_1024,        ///< Divide clock by 1024
    hal_timer0_external_falling_edge, ///< External clock source on T0 pin.
                                      ///< Clock on falling edge.
    hal_timer0_external_rising_edge, ///< External clock source on T0 pin. Clock
                                     ///< on rising edge.
};

uint8_t hal_timer0_get_counter();
void hal_timer0_set_counter(uint8_t val);
void hal_timer0_set_top(uint8_t val);

enum hal_result_timer0
hal_timer0_set_operation_mode(enum hal_timer0_operation_modes mode);
enum hal_result_timer0
hal_timer0_set_output_compare_mode(enum hal_timer0_output_compare_register reg,
                                   enum hal_timer0_output_compare_mode mode);
enum hal_result_timer0
hal_timer0_set_clock_source(enum hal_timer0_clock_source source);
