circuit and layout techniques for soft error resilient digital cmos circuits stanford vlf group search this site home research people faculty and research associates students staff former students publications papers theses books presentations awards data useful links contact stanford vlf group navigation log in recent papers lehtinen ng a waveguide model of the return stroke channel cotts brt longitudinal dependence of lightning induced el lemdani mazouz f asymmetric v shaped streaks recorded on board graf kl transmitter induced modulation of subionospheric spasojevic m correspondence between a plasma based emic wave see all recent theses lee hhk circuit and layout techniques for soft error barth c subsampling gps receiver front end gemelos e s global assessment of precipitation of radiation cotts brt global quantification of lighting induced see all circuit and layout techniques for soft error resilient digital cmos circuits by helen posted on 13 september 2011 pdf online viewing kelin_thesis pdf title circuit and layout techniques for soft error resilient digital cmos circuits publication type thesis year 2011 author lee hhk advisor inan us date published 09 2011 tagged xml bibtex google scholar
