

================================================================
== Vitis HLS Report for 'compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4'
================================================================
* Date:           Sat Dec 11 19:29:41 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.263 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |        2|  4294836231|  8.000 ns|  17.179 sec|    2|  4294836231|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                                     |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |              Loop Name              |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-------------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_432_3_VITIS_LOOP_433_4  |        0|  4294836229|         6|          1|          1|  0 ~ 4294836225|       yes|
        +-------------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mul_ln432_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln432"   --->   Operation 14 'read' 'mul_ln432_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln"   --->   Operation 15 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %j"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j_3 = load i16 %j"   --->   Operation 20 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [GAT_compute.cpp:432]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_cast13 = zext i16 %j_3"   --->   Operation 22 'zext' 'j_cast13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.84ns)   --->   "%icmp_ln433 = icmp_eq  i31 %j_cast13, i31 %trunc_ln_read" [GAT_compute.cpp:433]   --->   Operation 24 'icmp' 'icmp_ln433' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.05ns)   --->   "%icmp_ln432 = icmp_eq  i62 %indvar_flatten_load, i62 %mul_ln432_read" [GAT_compute.cpp:432]   --->   Operation 25 'icmp' 'icmp_ln432' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 4294836225, i64 0"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.12ns)   --->   "%add_ln432_1 = add i62 %indvar_flatten_load, i62 1" [GAT_compute.cpp:432]   --->   Operation 27 'add' 'add_ln432_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln432 = br i1 %icmp_ln432, void %._crit_edge, void %._crit_edge16.loopexit.exitStub" [GAT_compute.cpp:432]   --->   Operation 28 'br' 'br_ln432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i16 %i" [GAT_compute.cpp:432]   --->   Operation 29 'load' 'i_load' <Predicate = (!icmp_ln432)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln432 = add i16 %i_load, i16 1" [GAT_compute.cpp:432]   --->   Operation 30 'add' 'add_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.24ns)   --->   "%select_ln432 = select i1 %icmp_ln433, i16 0, i16 %j_3" [GAT_compute.cpp:432]   --->   Operation 31 'select' 'select_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.24ns)   --->   "%select_ln432_1 = select i1 %icmp_ln433, i16 %add_ln432, i16 %i_load" [GAT_compute.cpp:432]   --->   Operation 32 'select' 'select_ln432_1' <Predicate = (!icmp_ln432)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [3/3] (0.99ns) (grouped into DSP with root node add_ln434)   --->   "%mul_ln434 = mul i16 %select_ln432_1, i16 200" [GAT_compute.cpp:432]   --->   Operation 33 'mul' 'mul_ln434' <Predicate = (!icmp_ln432)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.78ns)   --->   "%add_ln433 = add i16 %select_ln432, i16 1" [GAT_compute.cpp:433]   --->   Operation 34 'add' 'add_ln433' <Predicate = (!icmp_ln432)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln432 = store i62 %add_ln432_1, i62 %indvar_flatten" [GAT_compute.cpp:432]   --->   Operation 35 'store' 'store_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln432 = store i16 %select_ln432_1, i16 %i" [GAT_compute.cpp:432]   --->   Operation 36 'store' 'store_ln432' <Predicate = (!icmp_ln432)> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln433 = store i16 %add_ln433, i16 %j" [GAT_compute.cpp:433]   --->   Operation 37 'store' 'store_ln433' <Predicate = (!icmp_ln432)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln432)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 39 [2/3] (0.99ns) (grouped into DSP with root node add_ln434)   --->   "%mul_ln434 = mul i16 %select_ln432_1, i16 200" [GAT_compute.cpp:432]   --->   Operation 39 'mul' 'mul_ln434' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 40 [1/3] (0.00ns) (grouped into DSP with root node add_ln434)   --->   "%mul_ln434 = mul i16 %select_ln432_1, i16 200" [GAT_compute.cpp:432]   --->   Operation 40 'mul' 'mul_ln434' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 41 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln434 = add i16 %mul_ln434, i16 %select_ln432" [GAT_compute.cpp:434]   --->   Operation 41 'add' 'add_ln434' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.89>
ST_5 : Operation 42 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln434 = add i16 %mul_ln434, i16 %select_ln432" [GAT_compute.cpp:434]   --->   Operation 42 'add' 'add_ln434' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln434 = zext i16 %add_ln434" [GAT_compute.cpp:434]   --->   Operation 43 'zext' 'zext_ln434' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%connectivity_mask_addr = getelementptr i32 %connectivity_mask, i64 0, i64 %zext_ln434" [GAT_compute.cpp:434]   --->   Operation 44 'getelementptr' 'connectivity_mask_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%connectivity_mask_final_addr = getelementptr i32 %connectivity_mask_final, i64 0, i64 %zext_ln434" [GAT_compute.cpp:435]   --->   Operation 45 'getelementptr' 'connectivity_mask_final_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (1.24ns)   --->   "%connectivity_mask_load = load i16 %connectivity_mask_addr" [GAT_compute.cpp:434]   --->   Operation 46 'load' 'connectivity_mask_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>

State 6 <SV = 5> <Delay = 2.10>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_432_3_VITIS_LOOP_433_4_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln433 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49" [GAT_compute.cpp:433]   --->   Operation 49 'specloopname' 'specloopname_ln433' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/2] (1.24ns)   --->   "%connectivity_mask_load = load i16 %connectivity_mask_addr" [GAT_compute.cpp:434]   --->   Operation 50 'load' 'connectivity_mask_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_6 : Operation 51 [1/1] (0.85ns)   --->   "%icmp_ln434 = icmp_eq  i32 %connectivity_mask_load, i32 0" [GAT_compute.cpp:434]   --->   Operation 51 'icmp' 'icmp_ln434' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln434 = br i1 %icmp_ln434, void, void" [GAT_compute.cpp:434]   --->   Operation 52 'br' 'br_ln434' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln436 = icmp_sgt  i32 %connectivity_mask_load, i32 0" [GAT_compute.cpp:436]   --->   Operation 53 'icmp' 'icmp_ln436' <Predicate = (!icmp_ln434)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln436 = br i1 %icmp_ln436, void %._crit_edge1, void" [GAT_compute.cpp:436]   --->   Operation 54 'br' 'br_ln436' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln434)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln432)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.24>
ST_7 : Operation 56 [1/1] (1.24ns)   --->   "%store_ln437 = store i32 0, i16 %connectivity_mask_final_addr" [GAT_compute.cpp:437]   --->   Operation 56 'store' 'store_ln437' <Predicate = (!icmp_ln434 & icmp_ln436)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln438 = br void %._crit_edge1" [GAT_compute.cpp:438]   --->   Operation 57 'br' 'br_ln438' <Predicate = (!icmp_ln434 & icmp_ln436)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (1.24ns)   --->   "%store_ln435 = store i32 2147483648, i16 %connectivity_mask_final_addr" [GAT_compute.cpp:435]   --->   Operation 58 'store' 'store_ln435' <Predicate = (icmp_ln434)> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 40000> <RAM>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln436 = br void" [GAT_compute.cpp:436]   --->   Operation 59 'br' 'br_ln436' <Predicate = (icmp_ln434)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [7]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [12]  (0.387 ns)

 <State 2>: 2.26ns
The critical path consists of the following:
	'load' operation ('j') on local variable 'j' [17]  (0 ns)
	'icmp' operation ('icmp_ln433', GAT_compute.cpp:433) [21]  (0.848 ns)
	'select' operation ('select_ln432', GAT_compute.cpp:432) [30]  (0.243 ns)
	'add' operation ('add_ln433', GAT_compute.cpp:433) [54]  (0.785 ns)
	'store' operation ('store_ln433', GAT_compute.cpp:433) of variable 'add_ln433', GAT_compute.cpp:433 on local variable 'j' [57]  (0.387 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[34] ('mul_ln434', GAT_compute.cpp:432) [32]  (0.996 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[34] ('mul_ln434', GAT_compute.cpp:432) [32]  (0 ns)
	'add' operation of DSP[34] ('add_ln434', GAT_compute.cpp:434) [34]  (0.645 ns)

 <State 5>: 1.89ns
The critical path consists of the following:
	'add' operation of DSP[34] ('add_ln434', GAT_compute.cpp:434) [34]  (0.645 ns)
	'getelementptr' operation ('connectivity_mask_addr', GAT_compute.cpp:434) [36]  (0 ns)
	'load' operation ('connectivity_mask_load', GAT_compute.cpp:434) on array 'connectivity_mask' [39]  (1.25 ns)

 <State 6>: 2.11ns
The critical path consists of the following:
	'load' operation ('connectivity_mask_load', GAT_compute.cpp:434) on array 'connectivity_mask' [39]  (1.25 ns)
	'icmp' operation ('icmp_ln436', GAT_compute.cpp:436) [43]  (0.859 ns)

 <State 7>: 1.25ns
The critical path consists of the following:
	'store' operation ('store_ln435', GAT_compute.cpp:435) of constant 2147483648 on array 'connectivity_mask_final' [51]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
