Running: xsim.dir/Single_cycle_core_TB_VHDL_behav/xsimk -simmode gui -wdb Single_cycle_core_TB_VHDL_behav.wdb -simrunnum 0 -socket 53255
Design successfully loaded
Design Loading Memory Usage: 20388 KB (Peak: 20684 KB)
Design Loading CPU Usage: 20 ms
Simulation completed
Simulation Memory Usage: 110324 KB (Peak: 159656 KB)
Simulation CPU Usage: 20 ms
