/********************************************************************************/
/*   The  Software  is  proprietary,  confidential,  and  valuable to Realtek   */
/*   Semiconductor  Corporation  ("Realtek").  All  rights, including but not   */
/*   limited  to  copyrights,  patents,  trademarks, trade secrets, mask work   */
/*   rights, and other similar rights and interests, are reserved to Realtek.   */
/*   Without  prior  written  consent  from  Realtek,  copying, reproduction,   */
/*   modification,  distribution,  or  otherwise  is strictly prohibited. The   */
/*   Software  shall  be  kept  strictly  in  confidence,  and  shall  not be   */
/*   disclosed to or otherwise accessed by any third party.                     */
/*   c<2003> - <2011>                                                           */
/*   The Software is provided "AS IS" without any warranty of any kind,         */
/*   express, implied, statutory or otherwise.                                  */
/********************************************************************************/

//----------------------------------------------------------------------------------------------------
// ID Code      : RL6449_Series_Common_RegCommonInclude.h No.0000
// Update Note  :
//----------------------------------------------------------------------------------------------------


//****************************************************************************
// LAYER DEFINITIONS / MACROS
//****************************************************************************

//--------------------------------------------------
// M1 Scaling Down Control Port Register Part1 (Page 0)
//--------------------------------------------------
#define _P0_25_PT_00_V_SD_INIT_M1                                   0x00
#define _P0_25_PT_01_V_SD_FACTOR_H_M1                               0x01
#define _P0_25_PT_02_V_SD_FACTOR_M_M1                               0x02
#define _P0_25_PT_03_V_SD_FACTOR_L_M1                               0x03
#define _P0_25_PT_04_H_SD_INIT_M1                                   0x04
#define _P0_25_PT_05_H_SD_FACTOR_H_M1                               0x05
#define _P0_25_PT_06_H_SD_FACTOR_M_M1                               0x06
#define _P0_25_PT_07_H_SD_FACTOR_L_M1                               0x07
#define _P0_25_PT_08_H_SD_ACC_H_M1                                  0x08
#define _P0_25_PT_09_H_SD_ACC_M_M1                                  0x09
#define _P0_25_PT_0A_H_SD_ACC_WIDTH_H_M1                            0x0A
#define _P0_25_PT_0B_H_SD_ACC_WIDTH_L_M1                            0x0B
#define _P0_25_PT_0C_SD_FLAT_WIDTH_H_M1                             0x0C
#define _P0_25_PT_0D_SD_FLAT_WIDTH_L_M1                             0x0D
#define _P0_25_PT_0E_H_SD_ACC_L_M1                                  0x0E


//--------------------------------------------------
// M1 I Domain Pattern Generator (Page 0)
//--------------------------------------------------
#define _P0_25_PT_10_I_PG_CTRL_0_M1                                 0x10
#define _P0_25_PT_11_I_PG_CTRL_1_M1                                 0x11
#define _P0_25_PT_12_INITIAL_R_L_M1                                 0x12
#define _P0_25_PT_13_INITIAL_G_L_M1                                 0x13
#define _P0_25_PT_14_INITIAL_B_L_M1                                 0x14
#define _P0_25_PT_15_INITIAL_RGB_M_M1                               0x15
#define _P0_25_PT_16_INITIAL_RGB_H_M1                               0x16
#define _P0_25_PT_17_PATTERN_RESET_M1                               0x17


//--------------------------------------------------
// M1 Scaling Down Control Port Register Part2 (Page 0)
//--------------------------------------------------
#define _P0_25_PT_36_SD_OUT_WID_M_M1                                0x36
#define _P0_25_PT_37_SD_OUT_WID_L_M1                                0x37
#define _P0_25_PT_38_SD_OUT_LEN_M_M1                                0x38
#define _P0_25_PT_39_SD_OUT_LEN_L_M1                                0x39
#define _P0_25_PT_40_V_SD_INIT_M_M1                                 0x40
#define _P0_25_PT_41_V_SD_INIT_L_M1                                 0x41
#define _P0_25_PT_42_V_SD_FACTOR_L1_M1                              0x42
#define _P0_25_PT_43_H_SD_INIT_M_M1                                 0x43
#define _P0_25_PT_44_H_SD_INIT_L_M_M1                               0x44
#define _P0_25_PT_45_H_SD_INIT_H_M1                                 0x45
#define _P0_25_PT_46_DUMMY_REGISTER1_M1                             0x46
#define _P0_25_PT_47_DUMMY_REGISTER2_M1                             0x47
#define _P0_25_PT_50_SD_BIST_CTRL0_M1                               0x50
#define _P0_25_PT_51_SD_BIST_CTRL1_M1                               0x51


//--------------------------------------------------
// M1 I Domain Pattern Generator Part2 (Page 0)
//--------------------------------------------------
#define _P0_25_PT_62_I_PG_R_CTRL_M1                                 0x62
#define _P0_25_PT_63_I_PG_G_CTRL_M1                                 0x63
#define _P0_25_PT_64_I_PG_B_CTRL_M1                                 0x64
#define _P0_25_PT_65_I_PG_R_INITIAL_M1                              0x65
#define _P0_25_PT_66_I_PG_G_INITIAL_M1                              0x66
#define _P0_25_PT_67_I_PG_B_INITIAL_M1                              0x67
#define _P0_25_PT_68_I_PG_PIXEL_DELTA_H_M1                          0x68
#define _P0_25_PT_69_I_PG_LINE_DELTA_H_M1                           0x69
#define _P0_25_PT_6A_I_PG_PIXEL_STEP_H_M1                           0x6A
#define _P0_25_PT_6B_I_PG_LINE_STEP_H_M1                            0x6B
#define _P0_25_PT_6C_I_PG_DELTA_H_STEP_M_M1                         0x6C
#define _P0_25_PT_6D_I_PG_STEP_L_M1                                 0x6D
#define _P0_25_PT_6E_I_PG_INITIAL_M_STEP_L_M1                       0x6E
#define _P0_25_PT_6F_I_PG_INITIAL_L_CTRL_M1                         0x6F
#define _P0_25_PT_70_I_PG_DELTA_L_M1                                0x70
#define _P0_25_PT_71_I_PG_RESERVED                                  0x71
#define _P0_25_PT_72_I_PG_DDR_TOGGLE_CONTROL_M1                     0x72
#define _P0_25_PT_73_I_PG_DDR_INITIAL_VALUE0_M1                     0x73
#define _P0_25_PT_74_I_PG_DDR_INITIAL_VALUE1_M1                     0x74
#define _P0_25_PT_75_I_PG_DDR_INITIAL_VALUE2_M1                     0x75
#define _P0_25_PT_76_I_PG_DDR_INITIAL_VALUE3_M1                     0x76


//--------------------------------------------------
// Display Format Port Register (Page 0)
//--------------------------------------------------
#define _P0_2B_PT_00_DISPLAY_HOR_TOTAL_H                            0x00
#define _P0_2B_PT_01_DISPLAY_HOR_TOTAL_L                            0x01
#define _P0_2B_PT_02_DISPLAY_HOR_SYNC_END                           0x02
#define _P0_2B_PT_03_DISPLAY_HOR_BG_STA_H                           0x03
#define _P0_2B_PT_04_DISPLAY_HOR_BG_STA_L                           0x04
#define _P0_2B_PT_05_DISPLAY_HOR_ACT_STA_H                          0x05
#define _P0_2B_PT_06_DISPLAY_HOR_ACT_STA_L                          0x06
#define _P0_2B_PT_07_DISPLAY_HOR_ACT_END_H                          0x07
#define _P0_2B_PT_08_DISPLAY_HOR_ACT_END_L                          0x08
#define _P0_2B_PT_09_DISPLAY_HOR_BG_END_H                           0x09
#define _P0_2B_PT_0A_DISPLAY_HOR_BG_END_L                           0x0A
#define _P0_2B_PT_0B_DISPLAY_VER_TOTAL_H                            0x0B
#define _P0_2B_PT_0C_DISPLAY_VER_TOTAL_L                            0x0C
#define _P0_2B_PT_0D_DISPLAY_VER_SYNC_END                           0x0D
#define _P0_2B_PT_0E_DISPLAY_VER_BG_STA_H                           0x0E
#define _P0_2B_PT_0F_DISPLAY_VER_BG_STA_L                           0x0F
#define _P0_2B_PT_10_DISPLAY_VER_ACT_STA_H                          0x10
#define _P0_2B_PT_11_DISPLAY_VER_ACT_STA_L                          0x11
#define _P0_2B_PT_12_DISPLAY_VER_ACT_END_H                          0x12
#define _P0_2B_PT_13_DISPLAY_VER_ACT_END_L                          0x13
#define _P0_2B_PT_14_DISPLAY_VER_BG_END_H                           0x14
#define _P0_2B_PT_15_DISPLAY_VER_BG_END_L                           0x15


//--------------------------------------------------
// Display Fine Tune (Page 0)
//--------------------------------------------------
#define _P0_2B_PT_20_DISPLAY_CLOCK_FINE_TUNE                        0x20
#define _P0_2B_PT_21_OSD_REF_DEN                                    0x21
#define _P0_2B_PT_22_DUMMY_REGISTER1                                0x22
#define _P0_2B_PT_23_DUMMY_REGISTER2                                0x23
#define _P0_2B_PT_25_MN_FRAME_RATE_EN                               0x25
#define _P0_2B_PT_26_M_FOR_MN_FRAME_RATE                            0x26
#define _P0_2B_PT_27_N_FOR_MN_FRAME_RATE                            0x27
#define _P0_2B_PT_28_FREE_RUN_DVS_CNT                               0x28
#define _P0_2B_PT_29_FRAME_SYNC_DVS_FLAG                            0x29
#define _P0_2B_PT_30_FIXED_DVTOTAL_MSB                              0x30
#define _P0_2B_PT_31_FIXED_DVTOTAL_LSB                              0x31
#define _P0_2B_PT_32_FIXED_LAST_LINE_MSB                            0x32
#define _P0_2B_PT_33_FIXED_LAST_LINE_LSB                            0x33
#define _P0_2B_PT_34_TRANSIENT_DVTOTAL_MSB                          0x34
#define _P0_2B_PT_35_TRANSIENT_DVTOTAL_LSB                          0x35
#define _P0_2B_PT_36_DVS_DIFF_LOBD_MSB                              0x36
#define _P0_2B_PT_37_DVS_DIFF_LOBD_LSB                              0x37
#define _P0_2B_PT_38_DVS_DIFF_UPBD_MSB                              0x38
#define _P0_2B_PT_39_DVS_DIFF_UPBD_LSB                              0x39
#define _P0_2B_PT_3A_REQUEST_START_SET                              0x3A
#define _P0_2B_PT_40_EVEN_BIST_CTRL                                 0x40
#define _P0_2B_PT_41_EVEN_BIST_RESULT                               0x41
#define _P0_2B_PT_42_ODD_BIST_CTRL                                  0x42
#define _P0_2B_PT_43_ODD_BIST_RESULT                                0x43
#define _P0_2B_PT_48_D_DOMAIN_TESTOUT                               0x48
#define _P0_2B_PT_4B_BIST_CLK_RST_EN                                0x4B


//--------------------------------------------------
// FIFO Window Port Register (Page 0)
//--------------------------------------------------
#define _P0_31_PT_00_DISPLAY_READ_WID_BSU_H                         0x00
#define _P0_31_PT_01_DISPLAY_READ_WID_BSU_L                         0x01
#define _P0_31_PT_02_DISPLAY_READ_LEN_BSU_L                         0x02
#define _P0_31_PT_03_DISPLAY_READ_WID_LEN_BSU_H                     0x03


//--------------------------------------------------
// Scaling Up Function Port Register (Page 0)
//--------------------------------------------------
#define _P0_34_PT_00_HOR_SCALE_FACTOR_H                             0x00
#define _P0_34_PT_01_HOR_SCALE_FACTOR_M                             0x01
#define _P0_34_PT_02_HOR_SCALE_FACTOR_L                             0x02
#define _P0_34_PT_03_VER_SCALE_FACTOR_H                             0x03
#define _P0_34_PT_04_VER_SCALE_FACTOR_M                             0x04
#define _P0_34_PT_05_VER_SCALE_FACTOR_L                             0x05
#define _P0_34_PT_06_HOR_SCALE_FACTOR_SEG1_H                        0x06
#define _P0_34_PT_07_HOR_SCALE_FACTOR_SEG1_L                        0x07
#define _P0_34_PT_08_HOR_SCALE_FACTOR_SEG2_H                        0x08
#define _P0_34_PT_09_HOR_SCALE_FACTOR_SEG2_L                        0x09
#define _P0_34_PT_0A_HOR_SCALE_FACTOR_SEG3_H                        0x0A
#define _P0_34_PT_0B_HOR_SCALE_FACTOR_SEG3_L                        0x0B
#define _P0_34_PT_0C_HOR_SCALE_FACTOR_DELTA1_H                      0x0C
#define _P0_34_PT_0D_HOR_SCALE_FACTOR_DELTA1_L                      0x0D
#define _P0_34_PT_0E_HOR_SCALE_FACTOR_DELTA2_H                      0x0E
#define _P0_34_PT_0F_HOR_SCALE_FACTOR_DELTA2_L                      0x0F
#define _P0_34_PT_10_HOR_FILTER_COEF_INI                            0x10
#define _P0_34_PT_11_VER_FILTER_COEF_INI                            0x11
#define _P0_34_PT_14_HOR_FILTER_COEF_INI_M                          0x14
#define _P0_34_PT_15_HOR_FILTER_COEF_INI_L                          0x15
#define _P0_34_PT_16_VER_FILTER_COEF_INI_M                          0x16
#define _P0_34_PT_17_VER_FILTER_COEF_INI_L                          0x17
#define _P0_34_PT_18_DUMMY                                          0x18


//--------------------------------------------------
// Sync Processor Port Register Overview (Page 0)
//--------------------------------------------------
#define _P0_5D_PT_00_G_CLAMP_START                                  0x00
#define _P0_5D_PT_01_G_CLAMP_END                                    0x01
#define _P0_5D_PT_02_BR_CLAMP_START                                 0x02
#define _P0_5D_PT_03_BR_CLAMP_END                                   0x03
#define _P0_5D_PT_04_CLAMP_CTRL0                                    0x04
#define _P0_5D_PT_05_CLAMP_CTRL1                                    0x05
#define _P0_5D_PT_06_CLAMP_CTRL2                                    0x06
#define _P0_5D_PT_07_COAST_CTRL                                     0x07
#define _P0_5D_PT_08_CAPTURE_WINDOW_SETTING                         0x08
#define _P0_5D_PT_09_DETECTION_TOLERANCE_SETTING                    0x09
#define _P0_5D_PT_0A_DEVS_CAP_NUM_H                                 0x0A
#define _P0_5D_PT_0B_DEVS_CAP_NUM_L                                 0x0B
#define _P0_5D_PT_0C_HSYNC_GLITCH_COUNTER_CTRL                      0x0C
#define _P0_5D_PT_0D_G_CLAMP_START_H                                0x0D
#define _P0_5D_PT_0E_BR_CLAMP_START_H                               0x0E
#define _P0_5D_PT_0F_CLAMP_POS_H                                    0x0F
#define _P0_5D_PT_10_MACROVISIONCONTROL                             0x10
#define _P0_5D_PT_11_MACROVISIONSTARTLINEINEVENFIELD                0x11
#define _P0_5D_PT_12_MACROVISIONENDLINEINEVENFIELD                  0x12
#define _P0_5D_PT_13_MACROVISIONSTARTLINEINODDFIELD                 0x13
#define _P0_5D_PT_14_MACROVISIONENDLINEINODDFIELD                   0x14
#define _P0_5D_PT_15_MACROVISIONETECTDEBOUNCE                       0x15
#define _P0_5D_PT_18_SYNC_PROCESSOR_TEST_MODE                       0x18
#define _P0_5D_PT_19_HS_DETECT_SETTING                              0x19


//--------------------------------------------------
// Highlight window Port Register (Page 0)
//--------------------------------------------------
#define _P0_61_PT_00_HLW_HOR_START_H                                0x00
#define _P0_61_PT_01_HLW_HOR_START_L                                0x01
#define _P0_61_PT_02_HLW_HOR_END_H                                  0x02
#define _P0_61_PT_03_HLW_HOR_END_L                                  0x03
#define _P0_61_PT_04_HLW_VER_START_H                                0x04
#define _P0_61_PT_05_HLW_VER_START_L                                0x05
#define _P0_61_PT_06_HLW_VER_END_H                                  0x06
#define _P0_61_PT_07_HLW_VER_END_L                                  0x07
#define _P0_61_PT_08_HLW_BORDER_WIDTH                               0x08
#define _P0_61_PT_09_HLW_BORDER_RED                                 0x09
#define _P0_61_PT_0A_HLW_BORDER_GRN                                 0x0A
#define _P0_61_PT_0B_HLW_BORDER_BLU                                 0x0B
#define _P0_61_PT_0C_HLW_BORDER_EN                                  0x0C
#define _P0_61_PT_0D_HLW_CONTROL1                                   0x0D
#define _P0_61_PT_0E_HLW_CONTROL0                                   0x0E
#define _P0_61_PT_0F_HLW_CONTROL2                                   0x0F
#define _P0_61_PT_10_HLW_CONTROL3                                   0x10


//--------------------------------------------------
// Contrast & Brightness Port Register (Page 0)
//--------------------------------------------------
#define _P0_65_PT_00_BRI_RED_COE_SETA_H                             0x00
#define _P0_65_PT_01_BRI_GRN_COE_SETA_H                             0x01
#define _P0_65_PT_02_BRI_BLU_COE_SETA_H                             0x02
#define _P0_65_PT_03_CTS_RED_COE_SETA_H                             0x03
#define _P0_65_PT_04_CTS_GRN_COE_SETA_H                             0x04
#define _P0_65_PT_05_CTS_BLU_COE_SETA_H                             0x05
#define _P0_65_PT_06_BRI_RED_COE_SETB_H                             0x06
#define _P0_65_PT_07_BRI_GRN_COE_SETB_H                             0x07
#define _P0_65_PT_08_BRI_BLU_COE_SETB_H                             0x08
#define _P0_65_PT_09_CTS_RED_COE_SETB_H                             0x09
#define _P0_65_PT_0A_CTS_GRN_COE_SETB_H                             0x0A
#define _P0_65_PT_0B_CTS_BLU_COE_SETB_H                             0x0B
#define _P0_65_PT_20_BRI_COE_SETA_L                                 0x20
#define _P0_65_PT_21_CTS_COE_SETA_RG_L                              0x21
#define _P0_65_PT_22_CTS_COE_SETA_B_L                               0x22
#define _P0_65_PT_23_BRI_COE_SETB_L                                 0x23
#define _P0_65_PT_24_CTS_COE_SETB_RG_L                              0x24
#define _P0_65_PT_25_CTS_COE_SETB_B_L                               0x25
#define _P0_65_PT_26_CTS_BRI_SWAP                                   0x26
#define _P0_65_PT_27_CTS_BRI_SET                                    0x27


//--------------------------------------------------
// DDither Control Port Register (Page 0)
//--------------------------------------------------
#define _P0_69_PT_00_D_DITHER_COMMON_SET0                           0x00
#define _P0_69_PT_01_D_DITHER_COMMON_SET1                           0x01
#define _P0_69_PT_02_D_DITHER_COMMON_SET2                           0x02
#define _P0_69_PT_03_D_DITHER_COMMON_SET3                           0x03
#define _P0_69_PT_0D_D_DITHER_COMMON_CTRL2                          0x0D
#define _P0_69_PT_10_THDSET1_MIN_VALUE_THD_H                        0x10
#define _P0_69_PT_11_THDSET1_MIN_VALUE_THD_L                        0x11
#define _P0_69_PT_12_THDSET1_MAX_VALUE_THD_H                        0x12
#define _P0_69_PT_13_THDSET1_MAX_VALUE_THD_L                        0x13
#define _P0_69_PT_16_D_DITHER_THDSET1_CTRL1                         0x16
#define _P0_69_PT_17_D_DITHER_THDSET1_CTRL2                         0x17
#define _P0_69_PT_1A_THDSET2_MIN_VALUE_THD_H                        0x1A
#define _P0_69_PT_1B_THDSET2_MIN_VALUE_THD_L                        0x1B
#define _P0_69_PT_1C_THDSET2_MAX_VALUE_THD_H                        0x1C
#define _P0_69_PT_1D_THDSET2_MAX_VALUE_THD_L                        0x1D
#define _P0_69_PT_20_D_DITHER_THDSET2_CTRL1                         0x20
#define _P0_69_PT_21_D_DITHER_THDSET2_CTRL2                         0x21
#define _P0_69_PT_24_THDSET3_MIN_VALUE_THD_H                        0x24
#define _P0_69_PT_25_THDSET3_MIN_VALUE_THD_L                        0x25
#define _P0_69_PT_26_THDSET3_MAX_VALUE_THD_H                        0x26
#define _P0_69_PT_27_THDSET3_MAX_VALUE_THD_L                        0x27
#define _P0_69_PT_2A_D_DITHER_THDSET3_CTRL1                         0x2A
#define _P0_69_PT_2B_D_DITHER_THDSET3_CTRL2                         0x2B
#define _P0_69_PT_80_D_DITHER_REALIGN_SET_R0                        0x80
#define _P0_69_PT_81_D_DITHER_REALIGN_SET_R1                        0x81
#define _P0_69_PT_82_D_DITHER_REALIGN_SET_R2                        0x82
#define _P0_69_PT_83_D_DITHER_REALIGN_SET_R3                        0x83
#define _P0_69_PT_84_D_DITHER_REALIGN_SET_R4                        0x84
#define _P0_69_PT_85_D_DITHER_REALIGN_SET_R5                        0x85
#define _P0_69_PT_86_D_DITHER_REALIGN_SET_R6                        0x86
#define _P0_69_PT_87_D_DITHER_REALIGN_SET_R7                        0x87
#define _P0_69_PT_88_D_DITHER_REALIGN_SET_R8                        0x88
#define _P0_69_PT_89_D_DITHER_REALIGN_SET_R9                        0x89
#define _P0_69_PT_8A_D_DITHER_REALIGN_SET_R10                       0x8A
#define _P0_69_PT_8B_D_DITHER_REALIGN_SET_R11                       0x8B
#define _P0_69_PT_8C_D_DITHER_REALIGN_SET_R12                       0x8C
#define _P0_69_PT_8D_D_DITHER_REALIGN_SET_R13                       0x8D
#define _P0_69_PT_8E_D_DITHER_REALIGN_SET_R14                       0x8E
#define _P0_69_PT_8F_D_DITHER_REALIGN_SET_R15                       0x8F
#define _P0_69_PT_90_D_DITHER_REALIGN_SET_G0                        0x90
#define _P0_69_PT_91_D_DITHER_REALIGN_SET_G1                        0x91
#define _P0_69_PT_92_D_DITHER_REALIGN_SET_G2                        0x92
#define _P0_69_PT_93_D_DITHER_REALIGN_SET_G3                        0x93
#define _P0_69_PT_94_D_DITHER_REALIGN_SET_G4                        0x94
#define _P0_69_PT_95_D_DITHER_REALIGN_SET_G5                        0x95
#define _P0_69_PT_96_D_DITHER_REALIGN_SET_G6                        0x96
#define _P0_69_PT_97_D_DITHER_REALIGN_SET_G7                        0x97
#define _P0_69_PT_98_D_DITHER_REALIGN_SET_G8                        0x98
#define _P0_69_PT_99_D_DITHER_REALIGN_SET_G9                        0x99
#define _P0_69_PT_9A_D_DITHER_REALIGN_SET_G10                       0x9A
#define _P0_69_PT_9B_D_DITHER_REALIGN_SET_G11                       0x9B
#define _P0_69_PT_9C_D_DITHER_REALIGN_SET_G12                       0x9C
#define _P0_69_PT_9D_D_DITHER_REALIGN_SET_G13                       0x9D
#define _P0_69_PT_9E_D_DITHER_REALIGN_SET_G14                       0x9E
#define _P0_69_PT_9F_D_DITHER_REALIGN_SET_G15                       0x9F
#define _P0_69_PT_A0_D_DITHER_REALIGN_SET_B0                        0xA0
#define _P0_69_PT_A1_D_DITHER_REALIGN_SET_B1                        0xA1
#define _P0_69_PT_A2_D_DITHER_REALIGN_SET_B2                        0xA2
#define _P0_69_PT_A3_D_DITHER_REALIGN_SET_B3                        0xA3
#define _P0_69_PT_A4_D_DITHER_REALIGN_SET_B4                        0xA4
#define _P0_69_PT_A5_D_DITHER_REALIGN_SET_B5                        0xA5
#define _P0_69_PT_A6_D_DITHER_REALIGN_SET_B6                        0xA6
#define _P0_69_PT_A7_D_DITHER_REALIGN_SET_B7                        0xA7
#define _P0_69_PT_A8_D_DITHER_REALIGN_SET_B8                        0xA8
#define _P0_69_PT_A9_D_DITHER_REALIGN_SET_B9                        0xA9
#define _P0_69_PT_AA_D_DITHER_REALIGN_SET_B10                       0xAA
#define _P0_69_PT_AB_D_DITHER_REALIGN_SET_B11                       0xAB
#define _P0_69_PT_AC_D_DITHER_REALIGN_SET_B12                       0xAC
#define _P0_69_PT_AD_D_DITHER_REALIGN_SET_B13                       0xAD
#define _P0_69_PT_AE_D_DITHER_REALIGN_SET_B14                       0xAE
#define _P0_69_PT_AF_D_DITHER_REALIGN_SET_B15                       0xAF
#define _P0_69_PT_B0_D_DITHER_REALIGN_OFFSET0                       0xB0
#define _P0_69_PT_B1_D_DITHER_REALIGN_OFFSET1                       0xB1
#define _P0_69_PT_B2_D_DITHER_REALIGN_OFFSET2                       0xB2
#define _P0_69_PT_B3_D_DITHER_REALIGN_OFFSET3                       0xB3
#define _P0_69_PT_B4_D_DITHER_REALIGN_OFFSET4                       0xB4
#define _P0_69_PT_B5_D_DITHER_REALIGN_OFFSET5                       0xB5
#define _P0_69_PT_B6_D_DITHER_REALIGN_OFFSET6                       0xB6
#define _P0_69_PT_B7_D_DITHER_REALIGN_OFFSET7                       0xB7
#define _P0_69_PT_C0_D_DITHER_LSB_TABLE0                            0xC0
#define _P0_69_PT_C1_D_DITHER_LSB_TABLE1                            0xC1
#define _P0_69_PT_C2_D_DITHER_LSB_TABLE2                            0xC2
#define _P0_69_PT_C3_D_DITHER_LSB_TABLE3                            0xC3
#define _P0_69_PT_C4_D_DITHER_LSB_TABLE4                            0xC4
#define _P0_69_PT_C5_D_DITHER_LSB_TABLE5                            0xC5
#define _P0_69_PT_C6_D_DITHER_LSB_TABLE6                            0xC6
#define _P0_69_PT_C7_D_DITHER_LSB_TABLE7                            0xC7
#define _P0_69_PT_C8_D_DITHER_LSB_TABLE8                            0xC8
#define _P0_69_PT_C9_D_DITHER_LSB_TABLE9                            0xC9
#define _P0_69_PT_CA_D_DITHER_LSB_TABLE10                           0xCA
#define _P0_69_PT_CB_D_DITHER_LSB_TABLE11                           0xCB
#define _P0_69_PT_CC_D_DITHER_LSB_TABLE12                           0xCC
#define _P0_69_PT_CD_D_DITHER_LSB_TABLE13                           0xCD
#define _P0_69_PT_CE_D_DITHER_LSB_TABLE14                           0xCE
#define _P0_69_PT_CF_D_DITHER_LSB_TABLE15                           0xCF


//--------------------------------------------------
// DDither DitherTbl Port Register (Page 0)
//--------------------------------------------------
#define _P0_69_PT_00_D_ITHER_TABLE_SET_00                           0x00
#define _P0_69_PT_01_D_DITHER_TABLE_SET_01                          0x01
#define _P0_69_PT_02_D_DITHER_TABLE_SET_02                          0x02
#define _P0_69_PT_03_D_DITHER_TABLE_SET_03                          0x03
#define _P0_69_PT_04_D_DITHER_TABLE_SET_04                          0x04
#define _P0_69_PT_05_D_DITHER_TABLE_SET_05                          0x05
#define _P0_69_PT_06_D_DITHER_TABLE_SET_06                          0x06
#define _P0_69_PT_07_D_DITHER_TABLE_SET_07                          0x07
#define _P0_69_PT_08_D_DITHER_TABLE_SET_08                          0x08
#define _P0_69_PT_09_D_DITHER_TABLE_SET_09                          0x09
#define _P0_69_PT_0A_D_DITHER_TABLE_SET_0A                          0x0A
#define _P0_69_PT_0B_D_DITHER_TABLE_SET_0B                          0x0B
#define _P0_69_PT_0C_D_DITHER_TABLE_SET_0C                          0x0C
#define _P0_69_PT_0D_D_DITHER_TABLE_SET_0D                          0x0D
#define _P0_69_PT_0E_D_DITHER_TABLE_SET_0E                          0x0E
#define _P0_69_PT_0F_D_DITHER_TABLE_SET_0F                          0x0F
#define _P0_69_PT_10_D_DITHER_TABLE_SET_10                          0x10
#define _P0_69_PT_11_D_DITHER_TABLE_SET_11                          0x11
#define _P0_69_PT_12_D_DITHER_TABLE_SET_12                          0x12
#define _P0_69_PT_13_D_DITHER_TABLE_SET_13                          0x13
#define _P0_69_PT_14_D_DITHER_TABLE_SET_14                          0x14
#define _P0_69_PT_15_D_DITHER_TABLE_SET_15                          0x15
#define _P0_69_PT_16_D_DITHER_TABLE_SET_16                          0x16
#define _P0_69_PT_17_D_DITHER_TABLE_SET_17                          0x17
#define _P0_69_PT_18_D_DITHER_TABLE_SET_18                          0x18
#define _P0_69_PT_19_D_DITHER_TABLE_SET_19                          0x19
#define _P0_69_PT_1A_D_DITHER_TABLE_SET_1A                          0x1A
#define _P0_69_PT_1B_D_DITHER_TABLE_SET_1B                          0x1B
#define _P0_69_PT_1C_D_DITHER_TABLE_SET_1C                          0x1C
#define _P0_69_PT_1D_D_DITHER_TABLE_SET_1D                          0x1D
#define _P0_69_PT_1E_D_DITHER_TABLE_SET_1E                          0x1E
#define _P0_69_PT_1F_D_DITHER_TABLE_SET_1F                          0x1F
#define _P0_69_PT_20_D_DITHER_TABLE_SET_20                          0x20
#define _P0_69_PT_21_D_DITHER_TABLE_SET_21                          0x21
#define _P0_69_PT_22_D_DITHER_TABLE_SET_22                          0x22
#define _P0_69_PT_23_D_DITHER_TABLE_SET_23                          0x23
#define _P0_69_PT_24_D_DITHER_TABLE_SET_24                          0x24
#define _P0_69_PT_25_D_DITHER_TABLE_SET_25                          0x25
#define _P0_69_PT_26_D_DITHER_TABLE_SET_26                          0x26
#define _P0_69_PT_27_D_DITHER_TABLE_SET_27                          0x27
#define _P0_69_PT_28_D_DITHER_TABLE_SET_28                          0x28
#define _P0_69_PT_29_D_DITHER_TABLE_SET_29                          0x29
#define _P0_69_PT_2A_D_DITHER_TABLE_SET_2A                          0x2A
#define _P0_69_PT_2B_D_DITHER_TABLE_SET_2B                          0x2B
#define _P0_69_PT_2C_D_DITHER_TABLE_SET_2C                          0x2C
#define _P0_69_PT_2D_D_DITHER_TABLE_SET_2D                          0x2D
#define _P0_69_PT_2E_D_DITHER_TABLE_SET_2E                          0x2E
#define _P0_69_PT_2F_D_DITHER_TABLE_SET_2F                          0x2F


//--------------------------------------------------
// DDither SeqTbl Port Register (Page 0)
//--------------------------------------------------
#define _P0_69_PT_00_D_DITHER_SEQ_SET_0                             0x00
#define _P0_69_PT_01_D_DITHER_SEQ_SET_1                             0x01
#define _P0_69_PT_02_D_DITHER_SEQ_SET_2                             0x02
#define _P0_69_PT_03_D_DITHER_SEQ_SET_3                             0x03
#define _P0_69_PT_04_D_DITHER_SEQ_SET_4                             0x04
#define _P0_69_PT_05_D_DITHER_SEQ_SET_5                             0x05
#define _P0_69_PT_06_D_DITHER_SEQ_SET_6                             0x06
#define _P0_69_PT_07_D_DITHER_SEQ_SET_7                             0x07
#define _P0_69_PT_08_D_DITHER_SEQ_SET_8                             0x08
#define _P0_69_PT_09_D_DITHER_SEQ_SET_9                             0x09
#define _P0_69_PT_0A_D_DITHER_SEQ_SET_A                             0x0A
#define _P0_69_PT_0B_D_DITHER_SEQ_SET_B                             0x0B
#define _P0_69_PT_0C_D_DITHER_SEQ_SET_C                             0x0C
#define _P0_69_PT_0D_D_DITHER_SEQ_SET_D                             0x0D
#define _P0_69_PT_0E_D_DITHER_SEQ_SET_E                             0x0E
#define _P0_69_PT_0F_D_DITHER_SEQ_SET_F                             0x0F


//--------------------------------------------------
// DDither TemporalTbl Port Register (Page 0)
//--------------------------------------------------
#define _P0_69_PT_00_D_DITHER_TEMPO_SET_00                          0x00
#define _P0_69_PT_01_D_DITHER_TEMPO_SET_01                          0x01
#define _P0_69_PT_02_D_DITHER_TEMPO_SET_02                          0x02
#define _P0_69_PT_03_D_DITHER_TEMPO_SET_03                          0x03
#define _P0_69_PT_04_D_DITHER_TEMPO_SET_04                          0x04
#define _P0_69_PT_05_D_DITHER_TEMPO_SET_05                          0x05
#define _P0_69_PT_06_D_DITHER_TEMPO_SET_06                          0x06
#define _P0_69_PT_07_D_DITHER_TEMPO_SET_07                          0x07
#define _P0_69_PT_08_D_DITHER_TEMPO_SET_08                          0x08
#define _P0_69_PT_09_D_DITHER_TEMPO_SET_09                          0x09
#define _P0_69_PT_0A_D_DITHER_TEMPO_SET_0A                          0x0A
#define _P0_69_PT_0B_D_DITHER_TEMPO_SET_0B                          0x0B
#define _P0_69_PT_0C_D_DITHER_TEMPO_SET_0C                          0x0C
#define _P0_69_PT_0D_D_DITHER_TEMPO_SET_0D                          0x0D
#define _P0_69_PT_0E_D_DITHER_TEMPO_SET_0E                          0x0E
#define _P0_69_PT_0F_D_DITHER_TEMPO_SET_0F                          0x0F
#define _P0_69_PT_10_D_DITHER_TEMPO_SET_10                          0x10
#define _P0_69_PT_11_D_DITHER_TEMPO_SET_11                          0x11
#define _P0_69_PT_12_D_DITHER_TEMPO_SET_12                          0x12
#define _P0_69_PT_13_D_DITHER_TEMPO_SET_13                          0x13
#define _P0_69_PT_14_D_DITHER_TEMPO_SET_14                          0x14
#define _P0_69_PT_15_D_DITHER_TEMPO_SET_15                          0x15
#define _P0_69_PT_16_D_DITHER_TEMPO_SET_16                          0x16
#define _P0_69_PT_17_D_DITHER_TEMPO_SET_17                          0x17
#define _P0_69_PT_18_D_DITHER_TEMPO_SET_18                          0x18
#define _P0_69_PT_19_D_DITHER_TEMPO_SET_19                          0x19
#define _P0_69_PT_1A_D_DITHER_TEMPO_SET_1A                          0x1A
#define _P0_69_PT_1B_D_DITHER_TEMPO_SET_1B                          0x1B
#define _P0_69_PT_1C_D_DITHER_TEMPO_SET_1C                          0x1C
#define _P0_69_PT_1D_D_DITHER_TEMPO_SET_1D                          0x1D
#define _P0_69_PT_1E_D_DITHER_TEMPO_SET_1E                          0x1E
#define _P0_69_PT_1F_D_DITHER_TEMPO_SET_1F                          0x1F


//--------------------------------------------------
// Back ground color Port Register (Page 0)
//--------------------------------------------------
#define _P0_6D_PT_00_BG_COLOR_VALUE_R_M1                            0x00
#define _P0_6D_PT_01_BG_COLOR_VALUE_G_M1                            0x01
#define _P0_6D_PT_02_BG_COLOR_VALUE_B_M1                            0x02
#define _P0_6D_PT_03_BG_COLOR_VALUE_RGB_M1                          0x03


//--------------------------------------------------
// IDither DitherTbl Port Register (Page 0)
//--------------------------------------------------
#define _P0_88_PT_00_I_DITHER_TABLE_SET_0                           0x00
#define _P0_88_PT_01_I_DITHER_TABLE_SET_1                           0x01
#define _P0_88_PT_02_I_DITHER_TABLE_SET_2                           0x02
#define _P0_88_PT_03_I_DITHER_TABLE_SET_3                           0x03
#define _P0_88_PT_04_I_DITHER_TABLE_SET_4                           0x04
#define _P0_88_PT_05_I_DITHER_TABLE_SET_5                           0x05
#define _P0_88_PT_06_I_DITHER_TABLE_SET_6                           0x06
#define _P0_88_PT_07_I_DITHER_TABLE_SET_7                           0x07


//--------------------------------------------------
// IDither SeqTbl Port Register (Page 0)
//--------------------------------------------------
#define _P0_88_PT_00_I_DITHER_SEQ_SET_0                             0x00
#define _P0_88_PT_01_I_DITHER_SEQ_SET_1                             0x01
#define _P0_88_PT_02_I_DITHER_SEQ_SET_2                             0x02
#define _P0_88_PT_03_I_DITHER_SEQ_SET_3                             0x03
#define _P0_88_PT_04_I_DITHER_SEQ_SET_4                             0x04
#define _P0_88_PT_05_I_DITHER_SEQ_SET_5                             0x05
#define _P0_88_PT_06_I_DITHER_SEQ_SET_6                             0x06
#define _P0_88_PT_07_I_DITHER_SEQ_SET_7                             0x07


//--------------------------------------------------
// IDither TemporalTbl Port Register (Page 0)
//--------------------------------------------------
#define _P0_88_PT_00_I_DITHER_TEMPO_SET0                            0x00
#define _P0_88_PT_01_I_DITHER_TEMPO_SET1                            0x01
#define _P0_88_PT_02_I_DITHER_TEMPO_SET2                            0x02
#define _P0_88_PT_03_I_DITHER_TEMPO_SET3                            0x03


//--------------------------------------------------
// Test Function Port Register (Page 0)
//--------------------------------------------------
#define _P0_8E_PT_00_TEST_MODE                                      0x00
#define _P0_8E_PT_01_TEST_MODE_CTRL                                 0x01
#define _P0_8E_PT_02_TST_CLK_CTRL0                                  0x02
#define _P0_8E_PT_03_TST_CLK_CTRL2                                  0x03
#define _P0_8E_PT_04_TST_CLK_CTRL3                                  0x04
#define _P0_8E_PT_05_TST_CLK_CTRL4                                  0x05
#define _P0_8E_PT_06_TST_CLK_CTRL5                                  0x06
#define _P0_8E_PT_07_TST_CLK_CTRL6                                  0x07
#define _P0_8E_PT_08_TST_CLK_CTRL7                                  0x08
#define _P0_8E_PT_09_TST_CLK_CTRL8                                  0x09
#define _P0_8E_PT_0A_TST_CLK_CTRL9                                  0x0A
#define _P0_8E_PT_0B_TST_CLK_CTRLA                                  0x0B
#define _P0_8E_PT_0C_TST_CLK_CTRLB                                  0x0C
#define _P0_8E_PT_10_SELECT_TSTINCLOCK                              0x10
#define _P0_8E_PT_20_TESTOUT_SEL0                                   0x20
#define _P0_8E_PT_21_TESTOUT_SEL1                                   0x21
#define _P0_8E_PT_22_TESTOUT_SEL2                                   0x22
#define _P0_8E_PT_23_TESTOUT_SEL3                                   0x23
#define _P0_8E_PT_27_ADC_TEST_MODE                                  0x27
#define _P0_8E_PT_28_ADC_TEST_MODE_ADDR_MSB                         0x28
#define _P0_8E_PT_29_ADC_TEST_MODE_ADDR_LSB                         0x29
#define _P0_8E_PT_30_EMCU_EN                                        0x30


//--------------------------------------------------
// OSD Access Port (Page 0)
//--------------------------------------------------
#define _P0_92_PT_100_WIN0_ADR0_LSB                                 0x1000
#define _P0_92_PT_100_WIN0_ADR0_MSB                                 0x1001
#define _P0_92_PT_100_WIN0_ADR0_HSB                                 0x1002
#define _P0_92_PT_101_WIN0_ADR1_LSB                                 0x1010
#define _P0_92_PT_101_WIN0_ADR1_MSB                                 0x1011
#define _P0_92_PT_101_WIN0_ADR1_HSB                                 0x1012
#define _P0_92_PT_102_WIN0_ADR2_LSB                                 0x1020
#define _P0_92_PT_102_WIN0_ADR2_MSB                                 0x1021
#define _P0_92_PT_102_WIN0_ADR2_HSB                                 0x1022
#define _P0_92_PT_103_WIN0_ADR3_LSB                                 0x1030
#define _P0_92_PT_103_WIN0_ADR3_MSB                                 0x1031
#define _P0_92_PT_103_WIN0_ADR3_HSB                                 0x1032
#define _P0_92_PT_104_WIN1_ADR0_LSB                                 0x1040
#define _P0_92_PT_104_WIN1_ADR0_MSB                                 0x1041
#define _P0_92_PT_104_WIN1_ADR0_HSB                                 0x1042
#define _P0_92_PT_105_WIN1_ADR1_LSB                                 0x1050
#define _P0_92_PT_105_WIN1_ADR1_MSB                                 0x1051
#define _P0_92_PT_105_WIN1_ADR1_HSB                                 0x1052
#define _P0_92_PT_106_WIN1_ADR2_LSB                                 0x1060
#define _P0_92_PT_106_WIN1_ADR2_MSB                                 0x1061
#define _P0_92_PT_106_WIN1_ADR2_HSB                                 0x1062
#define _P0_92_PT_107_WIN1_ADR3_LSB                                 0x1070
#define _P0_92_PT_107_WIN1_ADR3_MSB                                 0x1071
#define _P0_92_PT_107_WIN1_ADR3_HSB                                 0x1072
#define _P0_92_PT_108_WIN2_ADR0_LSB                                 0x1080
#define _P0_92_PT_108_WIN2_ADR0_MSB                                 0x1081
#define _P0_92_PT_108_WIN2_ADR0_HSB                                 0x1082
#define _P0_92_PT_109_WIN2_ADR1_LSB                                 0x1090
#define _P0_92_PT_109_WIN2_ADR1_MSB                                 0x1091
#define _P0_92_PT_109_WIN2_ADR1_HSB                                 0x1092
#define _P0_92_PT_10A_WIN2_ADR2_LSB                                 0x10A0
#define _P0_92_PT_10A_WIN2_ADR2_MSB                                 0x10A1
#define _P0_92_PT_10A_WIN2_ADR2_HSB                                 0x10A2
#define _P0_92_PT_10B_WIN2_ADR3_LSB                                 0x10B0
#define _P0_92_PT_10B_WIN2_ADR3_MSB                                 0x10B1
#define _P0_92_PT_10B_WIN2_ADR3_HSB                                 0x10B2
#define _P0_92_PT_10C_WIN3_ADR0_LSB                                 0x10C0
#define _P0_92_PT_10C_WIN3_ADR0_MSB                                 0x10C1
#define _P0_92_PT_10C_WIN3_ADR0_HSB                                 0x10C2
#define _P0_92_PT_10D_WIN3_ADR1_LSB                                 0x10D0
#define _P0_92_PT_10D_WIN3_ADR1_MSB                                 0x10D1
#define _P0_92_PT_10D_WIN3_ADR1_HSB                                 0x10D2
#define _P0_92_PT_10E_WIN3_ADR2_LSB                                 0x10E0
#define _P0_92_PT_10E_WIN3_ADR2_MSB                                 0x10E1
#define _P0_92_PT_10E_WIN3_ADR2_HSB                                 0x10E2
#define _P0_92_PT_10F_WIN3_ADR3_LSB                                 0x10F0
#define _P0_92_PT_10F_WIN3_ADR3_MSB                                 0x10F1
#define _P0_92_PT_10F_WIN3_ADR3_HSB                                 0x10F2
#define _P0_92_PT_110_WIN4_ADR0_LSB                                 0x1100
#define _P0_92_PT_110_WIN4_ADR0_MSB                                 0x1101
#define _P0_92_PT_110_WIN4_ADR0_HSB                                 0x1102
#define _P0_92_PT_111_WIN4_ADR1_LSB                                 0x1110
#define _P0_92_PT_111_WIN4_ADR1_MSB                                 0x1111
#define _P0_92_PT_111_WIN4_ADR1_HSB                                 0x1112
#define _P0_92_PT_112_WIN4_ADR2_LSB                                 0x1120
#define _P0_92_PT_112_WIN4_ADR2_MSB                                 0x1121
#define _P0_92_PT_112_WIN4_ADR2_HSB                                 0x1122
#define _P0_92_PT_113_WIN4_ADR3_LSB                                 0x1130
#define _P0_92_PT_113_WIN4_ADR3_MSB                                 0x1131
#define _P0_92_PT_113_WIN4_ADR3_HSB                                 0x1132
#define _P0_92_PT_114_WIN5_ADR0_LSB                                 0x1140
#define _P0_92_PT_114_WIN5_ADR0_MSB                                 0x1141
#define _P0_92_PT_114_WIN5_ADR0_HSB                                 0x1142
#define _P0_92_PT_115_WIN5_ADR1_LSB                                 0x1150
#define _P0_92_PT_115_WIN5_ADR1_MSB                                 0x1151
#define _P0_92_PT_115_WIN5_ADR1_HSB                                 0x1152
#define _P0_92_PT_116_WIN5_ADR2_LSB                                 0x1160
#define _P0_92_PT_116_WIN5_ADR2_MSB                                 0x1161
#define _P0_92_PT_116_WIN5_ADR2_HSB                                 0x1162
#define _P0_92_PT_117_WIN5_ADR3_LSB                                 0x1170
#define _P0_92_PT_117_WIN5_ADR3_MSB                                 0x1171
#define _P0_92_PT_117_WIN5_ADR3_HSB                                 0x1172
#define _P0_92_PT_118_WIN6_ADR0_LSB                                 0x1180
#define _P0_92_PT_118_WIN6_ADR0_MSB                                 0x1181
#define _P0_92_PT_118_WIN6_ADR0_HSB                                 0x1182
#define _P0_92_PT_119_WIN6_ADR1_LSB                                 0x1190
#define _P0_92_PT_119_WIN6_ADR1_MSB                                 0x1191
#define _P0_92_PT_119_WIN6_ADR1_HSB                                 0x1192
#define _P0_92_PT_11A_WIN6_ADR2_LSB                                 0x11A0
#define _P0_92_PT_11A_WIN6_ADR2_MSB                                 0x11A1
#define _P0_92_PT_11A_WIN6_ADR2_HSB                                 0x11A2
#define _P0_92_PT_11B_WIN6_ADR3_LSB                                 0x11B0
#define _P0_92_PT_11B_WIN6_ADR3_MSB                                 0x11B1
#define _P0_92_PT_11B_WIN6_ADR3_HSB                                 0x11B2
#define _P0_92_PT_11C_WIN7_ADR0_LSB                                 0x11C0
#define _P0_92_PT_11C_WIN7_ADR0_MSB                                 0x11C1
#define _P0_92_PT_11C_WIN7_ADR0_HSB                                 0x11C2
#define _P0_92_PT_11D_WIN7_ADR1_LSB                                 0x11D0
#define _P0_92_PT_11D_WIN7_ADR1_MSB                                 0x11D1
#define _P0_92_PT_11D_WIN7_ADR1_HSB                                 0x11D2
#define _P0_92_PT_11E_WIN7_ADR2_LSB                                 0x11E0
#define _P0_92_PT_11E_WIN7_ADR2_MSB                                 0x11E1
#define _P0_92_PT_11E_WIN7_ADR2_HSB                                 0x11E2
#define _P0_92_PT_11F_WIN7_ADR3_LSB                                 0x11F0
#define _P0_92_PT_11F_WIN7_ADR3_MSB                                 0x11F1
#define _P0_92_PT_11F_WIN7_ADR3_HSB                                 0x11F2
#define _P0_92_PT_120_WIN8_ADR0_LSB                                 0x1200
#define _P0_92_PT_120_WIN8_ADR0_MSB                                 0x1201
#define _P0_92_PT_120_WIN8_ADR0_HSB                                 0x1202
#define _P0_92_PT_121_WIN8_ADR1_LSB                                 0x1210
#define _P0_92_PT_121_WIN8_ADR1_MSB                                 0x1211
#define _P0_92_PT_121_WIN8_ADR1_HSB                                 0x1212
#define _P0_92_PT_122_WIN8_ADR2_LSB                                 0x1220
#define _P0_92_PT_122_WIN8_ADR2_MSB                                 0x1221
#define _P0_92_PT_122_WIN8_ADR2_HSB                                 0x1222
#define _P0_92_PT_123_WIN8_ADR3_LSB                                 0x1230
#define _P0_92_PT_123_WIN8_ADR3_MSB                                 0x1231
#define _P0_92_PT_123_WIN8_ADR3_HSB                                 0x1232
#define _P0_92_PT_124_WIN9_ADR0_LSB                                 0x1240
#define _P0_92_PT_124_WIN9_ADR0_MSB                                 0x1241
#define _P0_92_PT_124_WIN9_ADR0_HSB                                 0x1242
#define _P0_92_PT_125_WIN9_ADR1_LSB                                 0x1250
#define _P0_92_PT_125_WIN9_ADR1_MSB                                 0x1251
#define _P0_92_PT_125_WIN9_ADR1_HSB                                 0x1252
#define _P0_92_PT_126_WIN9_ADR2_LSB                                 0x1260
#define _P0_92_PT_126_WIN9_ADR2_MSB                                 0x1261
#define _P0_92_PT_126_WIN9_ADR2_HSB                                 0x1262
#define _P0_92_PT_127_WIN9_ADR3_LSB                                 0x1270
#define _P0_92_PT_127_WIN9_ADR3_MSB                                 0x1271
#define _P0_92_PT_127_WIN9_ADR3_HSB                                 0x1272
#define _P0_92_PT_200_WIN4_1_ADR0_LSB                               0x2000
#define _P0_92_PT_200_WIN4_1_ADR0_MSB                               0x2001
#define _P0_92_PT_200_WIN4_1_ADR0_HSB                               0x2002
#define _P0_92_PT_201_WIN4_1_ADR1_LSB                               0x2010
#define _P0_92_PT_201_WIN4_1_ADR1_MSB                               0x2011
#define _P0_92_PT_201_WIN4_1_ADR1_HSB                               0x2012
#define _P0_92_PT_202_WIN4_1_ADR2_LSB                               0x2020
#define _P0_92_PT_202_WIN4_1_ADR2_MSB                               0x2021
#define _P0_92_PT_202_WIN4_1_ADR2_HSB                               0x2022
#define _P0_92_PT_203_WIN4_1_ADR3_LSB                               0x2030
#define _P0_92_PT_203_WIN4_1_ADR3_MSB                               0x2031
#define _P0_92_PT_203_WIN4_1_ADR3_HSB                               0x2032
#define _P0_92_PT_204_WIN4_2_ADR0_LSB                               0x2040
#define _P0_92_PT_204_WIN4_2_ADR0_MSB                               0x2041
#define _P0_92_PT_204_WIN4_2_ADR0_HSB                               0x2042
#define _P0_92_PT_205_WIN4_2_ADR1_LSB                               0x2050
#define _P0_92_PT_205_WIN4_2_ADR1_MSB                               0x2051
#define _P0_92_PT_205_WIN4_2_ADR1_HSB                               0x2052
#define _P0_92_PT_206_WIN4_2_ADR2_LSB                               0x2060
#define _P0_92_PT_206_WIN4_2_ADR2_MSB                               0x2061
#define _P0_92_PT_206_WIN4_2_ADR2_HSB                               0x2062
#define _P0_92_PT_207_WIN4_2_ADR3_LSB                               0x2070
#define _P0_92_PT_207_WIN4_2_ADR3_MSB                               0x2071
#define _P0_92_PT_207_WIN4_2_ADR3_HSB                               0x2072
#define _P0_92_PT_208_WIN4_3_ADR0_LSB                               0x2080
#define _P0_92_PT_208_WIN4_3_ADR0_MSB                               0x2081
#define _P0_92_PT_208_WIN4_3_ADR0_HSB                               0x2082
#define _P0_92_PT_209_WIN4_3_ADR1_LSB                               0x2090
#define _P0_92_PT_209_WIN4_3_ADR1_MSB                               0x2091
#define _P0_92_PT_209_WIN4_3_ADR1_HSB                               0x2092
#define _P0_92_PT_20A_WIN4_3_ADR2_LSB                               0x20A0
#define _P0_92_PT_20A_WIN4_3_ADR2_MSB                               0x20A1
#define _P0_92_PT_20A_WIN4_3_ADR2_HSB                               0x20A2
#define _P0_92_PT_20B_WIN4_3_ADR3_LSB                               0x20B0
#define _P0_92_PT_20B_WIN4_3_ADR3_MSB                               0x20B1
#define _P0_92_PT_20B_WIN4_3_ADR3_HSB                               0x20B2
#define _P0_92_PT_20C_WIN4_4_ADR0_LSB                               0x20C0
#define _P0_92_PT_20C_WIN4_4_ADR0_MSB                               0x20C1
#define _P0_92_PT_20C_WIN4_4_ADR0_HSB                               0x20C2
#define _P0_92_PT_20D_WIN4_4_ADR1_LSB                               0x20D0
#define _P0_92_PT_20D_WIN4_4_ADR1_MSB                               0x20D1
#define _P0_92_PT_20D_WIN4_4_ADR1_HSB                               0x20D2
#define _P0_92_PT_20E_WIN4_4_ADR2_LSB                               0x20E0
#define _P0_92_PT_20E_WIN4_4_ADR2_MSB                               0x20E1
#define _P0_92_PT_20E_WIN4_4_ADR2_HSB                               0x20E2
#define _P0_92_PT_20F_WIN4_4_ADR3_LSB                               0x20F0
#define _P0_92_PT_20F_WIN4_4_ADR3_MSB                               0x20F1
#define _P0_92_PT_20F_WIN4_4_ADR3_HSB                               0x20F2
#define _P0_92_PT_210_WIN4_5_ADR0_LSB                               0x2100
#define _P0_92_PT_210_WIN4_5_ADR0_MSB                               0x2101
#define _P0_92_PT_210_WIN4_5_ADR0_HSB                               0x2102
#define _P0_92_PT_211_WIN4_5_ADR1_LSB                               0x2110
#define _P0_92_PT_211_WIN4_5_ADR1_MSB                               0x2111
#define _P0_92_PT_211_WIN4_5_ADR1_HSB                               0x2112
#define _P0_92_PT_212_WIN4_5_ADR2_LSB                               0x2120
#define _P0_92_PT_212_WIN4_5_ADR2_MSB                               0x2121
#define _P0_92_PT_212_WIN4_5_ADR2_HSB                               0x2122
#define _P0_92_PT_213_WIN4_5_ADR3_LSB                               0x2130
#define _P0_92_PT_213_WIN4_5_ADR3_MSB                               0x2131
#define _P0_92_PT_213_WIN4_5_ADR3_HSB                               0x2132
#define _P0_92_PT_214_WIN4_6_ADR0_LSB                               0x2140
#define _P0_92_PT_214_WIN4_6_ADR0_MSB                               0x2141
#define _P0_92_PT_214_WIN4_6_ADR0_HSB                               0x2142
#define _P0_92_PT_215_WIN4_6_ADR1_LSB                               0x2150
#define _P0_92_PT_215_WIN4_6_ADR1_MSB                               0x2151
#define _P0_92_PT_215_WIN4_6_ADR1_HSB                               0x2152
#define _P0_92_PT_216_WIN4_6_ADR2_LSB                               0x2160
#define _P0_92_PT_216_WIN4_6_ADR2_MSB                               0x2161
#define _P0_92_PT_216_WIN4_6_ADR2_HSB                               0x2162
#define _P0_92_PT_217_WIN4_6_ADR3_LSB                               0x2170
#define _P0_92_PT_217_WIN4_6_ADR3_MSB                               0x2171
#define _P0_92_PT_217_WIN4_6_ADR3_HSB                               0x2172
#define _P0_92_PT_218_WIN4_7_ADR0_LSB                               0x2180
#define _P0_92_PT_218_WIN4_7_ADR0_MSB                               0x2181
#define _P0_92_PT_218_WIN4_7_ADR0_HSB                               0x2182
#define _P0_92_PT_219_WIN4_7_ADR1_LSB                               0x2190
#define _P0_92_PT_219_WIN4_7_ADR1_MSB                               0x2191
#define _P0_92_PT_219_WIN4_7_ADR1_HSB                               0x2192
#define _P0_92_PT_21A_WIN4_7_ADR2_LSB                               0x21A0
#define _P0_92_PT_21A_WIN4_7_ADR2_MSB                               0x21A1
#define _P0_92_PT_21A_WIN4_7_ADR2_HSB                               0x21A2
#define _P0_92_PT_21B_WIN4_7_ADR3_LSB                               0x21B0
#define _P0_92_PT_21B_WIN4_7_ADR3_MSB                               0x21B1
#define _P0_92_PT_21B_WIN4_7_ADR3_HSB                               0x21B2
#define _P0_92_PT_21C_WIN4_8_ADR0_LSB                               0x21C0
#define _P0_92_PT_21C_WIN4_8_ADR0_MSB                               0x21C1
#define _P0_92_PT_21C_WIN4_8_ADR0_HSB                               0x21C2
#define _P0_92_PT_21D_WIN4_8_ADR1_LSB                               0x21D0
#define _P0_92_PT_21D_WIN4_8_ADR1_MSB                               0x21D1
#define _P0_92_PT_21D_WIN4_8_ADR1_HSB                               0x21D2
#define _P0_92_PT_21E_WIN4_8_ADR2_LSB                               0x21E0
#define _P0_92_PT_21E_WIN4_8_ADR2_MSB                               0x21E1
#define _P0_92_PT_21E_WIN4_8_ADR2_HSB                               0x21E2
#define _P0_92_PT_21F_WIN4_8_ADR3_LSB                               0x21F0
#define _P0_92_PT_21F_WIN4_8_ADR3_MSB                               0x21F1
#define _P0_92_PT_21F_WIN4_8_ADR3_HSB                               0x21F2
#define _P0_92_PT_220_WIN5_1_ADR0_LSB                               0x2200
#define _P0_92_PT_220_WIN5_1_ADR0_MSB                               0x2201
#define _P0_92_PT_220_WIN5_1_ADR0_HSB                               0x2202
#define _P0_92_PT_221_WIN5_1_ADR1_LSB                               0x2210
#define _P0_92_PT_221_WIN5_1_ADR1_MSB                               0x2211
#define _P0_92_PT_221_WIN5_1_ADR1_HSB                               0x2212
#define _P0_92_PT_222_WIN5_1_ADR2_LSB                               0x2220
#define _P0_92_PT_222_WIN5_1_ADR2_MSB                               0x2221
#define _P0_92_PT_222_WIN5_1_ADR2_HSB                               0x2222
#define _P0_92_PT_223_WIN5_1_ADR3_LSB                               0x2230
#define _P0_92_PT_223_WIN5_1_ADR3_MSB                               0x2231
#define _P0_92_PT_223_WIN5_1_ADR3_HSB                               0x2232
#define _P0_92_PT_224_WIN5_2_ADR0_LSB                               0x2240
#define _P0_92_PT_224_WIN5_2_ADR0_MSB                               0x2241
#define _P0_92_PT_224_WIN5_2_ADR0_HSB                               0x2242
#define _P0_92_PT_225_WIN5_2_ADR1_LSB                               0x2250
#define _P0_92_PT_225_WIN5_2_ADR1_MSB                               0x2251
#define _P0_92_PT_225_WIN5_2_ADR1_HSB                               0x2252
#define _P0_92_PT_226_WIN5_2_ADR2_LSB                               0x2260
#define _P0_92_PT_226_WIN5_2_ADR2_MSB                               0x2261
#define _P0_92_PT_226_WIN5_2_ADR2_HSB                               0x2262
#define _P0_92_PT_227_WIN5_2_ADR3_LSB                               0x2270
#define _P0_92_PT_227_WIN5_2_ADR3_MSB                               0x2271
#define _P0_92_PT_227_WIN5_2_ADR3_HSB                               0x2272
#define _P0_92_PT_228_WIN5_3_ADR0_LSB                               0x2280
#define _P0_92_PT_228_WIN5_3_ADR0_MSB                               0x2281
#define _P0_92_PT_228_WIN5_3_ADR0_HSB                               0x2282
#define _P0_92_PT_229_WIN5_3_ADR1_LSB                               0x2290
#define _P0_92_PT_229_WIN5_3_ADR1_MSB                               0x2291
#define _P0_92_PT_229_WIN5_3_ADR1_HSB                               0x2292
#define _P0_92_PT_22A_WIN5_3_ADR2_LSB                               0x22A0
#define _P0_92_PT_22A_WIN5_3_ADR2_MSB                               0x22A1
#define _P0_92_PT_22A_WIN5_3_ADR2_HSB                               0x22A2
#define _P0_92_PT_22B_WIN5_3_ADR3_LSB                               0x22B0
#define _P0_92_PT_22B_WIN5_3_ADR3_MSB                               0x22B1
#define _P0_92_PT_22B_WIN5_3_ADR3_HSB                               0x22B2
#define _P0_92_PT_22C_WIN5_4_ADR0_LSB                               0x22C0
#define _P0_92_PT_22C_WIN5_4_ADR0_MSB                               0x22C1
#define _P0_92_PT_22C_WIN5_4_ADR0_HSB                               0x22C2
#define _P0_92_PT_22D_WIN5_4_ADR1_LSB                               0x22D0
#define _P0_92_PT_22D_WIN5_4_ADR1_MSB                               0x22D1
#define _P0_92_PT_22D_WIN5_4_ADR1_HSB                               0x22D2
#define _P0_92_PT_22E_WIN5_4_ADR2_LSB                               0x22E0
#define _P0_92_PT_22E_WIN5_4_ADR2_MSB                               0x22E1
#define _P0_92_PT_22E_WIN5_4_ADR2_HSB                               0x22E2
#define _P0_92_PT_22F_WIN5_4_ADR3_LSB                               0x22F0
#define _P0_92_PT_22F_WIN5_4_ADR3_MSB                               0x22F1
#define _P0_92_PT_22F_WIN5_4_ADR3_HSB                               0x22F2
#define _P0_92_PT_230_WIN5_5_ADR0_LSB                               0x2300
#define _P0_92_PT_230_WIN5_5_ADR0_MSB                               0x2301
#define _P0_92_PT_230_WIN5_5_ADR0_HSB                               0x2302
#define _P0_92_PT_231_WIN5_5_ADR1_LSB                               0x2310
#define _P0_92_PT_231_WIN5_5_ADR1_MSB                               0x2311
#define _P0_92_PT_231_WIN5_5_ADR1_HSB                               0x2312
#define _P0_92_PT_232_WIN5_5_ADR2_LSB                               0x2320
#define _P0_92_PT_232_WIN5_5_ADR2_MSB                               0x2321
#define _P0_92_PT_232_WIN5_5_ADR2_HSB                               0x2322
#define _P0_92_PT_233_WIN5_5_ADR3_LSB                               0x2330
#define _P0_92_PT_233_WIN5_5_ADR3_MSB                               0x2331
#define _P0_92_PT_233_WIN5_5_ADR3_HSB                               0x2332
#define _P0_92_PT_234_WIN5_6_ADR0_LSB                               0x2340
#define _P0_92_PT_234_WIN5_6_ADR0_MSB                               0x2341
#define _P0_92_PT_234_WIN5_6_ADR0_HSB                               0x2342
#define _P0_92_PT_235_WIN5_6_ADR1_LSB                               0x2350
#define _P0_92_PT_235_WIN5_6_ADR1_MSB                               0x2351
#define _P0_92_PT_235_WIN5_6_ADR1_HSB                               0x2352
#define _P0_92_PT_236_WIN5_6_ADR2_LSB                               0x2360
#define _P0_92_PT_236_WIN5_6_ADR2_MSB                               0x2361
#define _P0_92_PT_236_WIN5_6_ADR2_HSB                               0x2362
#define _P0_92_PT_237_WIN5_6_ADR3_LSB                               0x2370
#define _P0_92_PT_237_WIN5_6_ADR3_MSB                               0x2371
#define _P0_92_PT_237_WIN5_6_ADR3_HSB                               0x2372
#define _P0_92_PT_238_WIN5_7_ADR0_LSB                               0x2380
#define _P0_92_PT_238_WIN5_7_ADR0_MSB                               0x2381
#define _P0_92_PT_238_WIN5_7_ADR0_HSB                               0x2382
#define _P0_92_PT_239_WIN5_7_ADR1_LSB                               0x2390
#define _P0_92_PT_239_WIN5_7_ADR1_MSB                               0x2391
#define _P0_92_PT_239_WIN5_7_ADR1_HSB                               0x2392
#define _P0_92_PT_23A_WIN5_7_ADR2_LSB                               0x23A0
#define _P0_92_PT_23A_WIN5_7_ADR2_MSB                               0x23A1
#define _P0_92_PT_23A_WIN5_7_ADR2_HSB                               0x23A2
#define _P0_92_PT_23B_WIN5_7_ADR3_LSB                               0x23B0
#define _P0_92_PT_23B_WIN5_7_ADR3_MSB                               0x23B1
#define _P0_92_PT_23B_WIN5_7_ADR3_HSB                               0x23B2
#define _P0_92_PT_23C_WIN5_8_ADR0_LSB                               0x23C0
#define _P0_92_PT_23C_WIN5_8_ADR0_MSB                               0x23C1
#define _P0_92_PT_23C_WIN5_8_ADR0_HSB                               0x23C2
#define _P0_92_PT_23D_WIN5_8_ADR1_LSB                               0x23D0
#define _P0_92_PT_23D_WIN5_8_ADR1_MSB                               0x23D1
#define _P0_92_PT_23D_WIN5_8_ADR1_HSB                               0x23D2
#define _P0_92_PT_23E_WIN5_8_ADR2_LSB                               0x23E0
#define _P0_92_PT_23E_WIN5_8_ADR2_MSB                               0x23E1
#define _P0_92_PT_23E_WIN5_8_ADR2_HSB                               0x23E2
#define _P0_92_PT_23F_WIN5_8_ADR3_LSB                               0x23F0
#define _P0_92_PT_23F_WIN5_8_ADR3_MSB                               0x23F1
#define _P0_92_PT_23F_WIN5_8_ADR3_HSB                               0x23F2
#define _P0_92_PT_150_WIN0_ADR4_LSB                                 0x1500
#define _P0_92_PT_150_WIN0_ADR4_MSB                                 0x1501
#define _P0_92_PT_150_WIN0_ADR4_HSB                                 0x1502
#define _P0_92_PT_15A_WIN5_ADR4_LSB                                 0x15A0
#define _P0_92_PT_15A_WIN5_ADR4_MSB                                 0x15A1
#define _P0_92_PT_15A_WIN5_ADR4_HSB                                 0x15A2
#define _P0_92_PT_15C_WIN6_ADR4_LSB                                 0x15C0
#define _P0_92_PT_15C_WIN6_ADR4_MSB                                 0x15C1
#define _P0_92_PT_15C_WIN6_ADR4_HSB                                 0x15C2
#define _P0_92_PT_15E_WIN7_ADR4_LSB                                 0x15E0
#define _P0_92_PT_15E_WIN7_ADR4_MSB                                 0x15E1
#define _P0_92_PT_15E_WIN7_ADR4_HSB                                 0x15E2
#define _P0_92_PT_160_WIN8_ADR4_LSB                                 0x1600
#define _P0_92_PT_160_WIN8_ADR4_MSB                                 0x1601
#define _P0_92_PT_160_WIN8_ADR4_HSB                                 0x1602
#define _P0_92_PT_162_WIN9_ADR4_LSB                                 0x1620
#define _P0_92_PT_162_WIN9_ADR4_MSB                                 0x1621
#define _P0_92_PT_162_WIN9_ADR4_HSB                                 0x1622
#define _P0_92_PT_164_WIN4_1_ADR4_LSB                               0x1640
#define _P0_92_PT_164_WIN4_1_ADR4_MSB                               0x1641
#define _P0_92_PT_164_WIN4_1_ADR4_HSB                               0x1642
#define _P0_92_PT_166_WIN4_2_ADR4_LSB                               0x1660
#define _P0_92_PT_166_WIN4_2_ADR4_MSB                               0x1661
#define _P0_92_PT_166_WIN4_2_ADR4_HSB                               0x1662
#define _P0_92_PT_168_WIN4_3_ADR4_LSB                               0x1680
#define _P0_92_PT_168_WIN4_3_ADR4_MSB                               0x1681
#define _P0_92_PT_168_WIN4_3_ADR4_HSB                               0x1682
#define _P0_92_PT_16A_WIN4_4_ADR4_LSB                               0x16A0
#define _P0_92_PT_16A_WIN4_4_ADR4_MSB                               0x16A1
#define _P0_92_PT_16A_WIN4_4_ADR4_HSB                               0x16A2
#define _P0_92_PT_16C_WIN4_5_ADR4_LSB                               0x16C0
#define _P0_92_PT_16C_WIN4_5_ADR4_MSB                               0x16C1
#define _P0_92_PT_16C_WIN4_5_ADR4_HSB                               0x16C2
#define _P0_92_PT_16E_WIN4_6_ADR4_LSB                               0x16E0
#define _P0_92_PT_16E_WIN4_6_ADR4_MSB                               0x16E1
#define _P0_92_PT_16E_WIN4_6_ADR4_HSB                               0x16E2
#define _P0_92_PT_170_WIN4_7_ADR4_LSB                               0x1700
#define _P0_92_PT_170_WIN4_7_ADR4_MSB                               0x1701
#define _P0_92_PT_170_WIN4_7_ADR4_HSB                               0x1702
#define _P0_92_PT_172_WIN4_8_ADR4_LSB                               0x1720
#define _P0_92_PT_172_WIN4_8_ADR4_MSB                               0x1721
#define _P0_92_PT_172_WIN4_8_ADR4_HSB                               0x1722
#define _P0_92_PT_2A0_WIN5_1_ADR4_LSB                               0x2A00
#define _P0_92_PT_2A0_WIN5_1_ADR4_MSB                               0x2A01
#define _P0_92_PT_2A0_WIN5_1_ADR4_HSB                               0x2A02
#define _P0_92_PT_2AA_WIN5_2_ADR4_LSB                               0x2AA0
#define _P0_92_PT_2AA_WIN5_2_ADR4_MSB                               0x2AA1
#define _P0_92_PT_2AA_WIN5_2_ADR4_HSB                               0x2AA2
#define _P0_92_PT_2B4_WIN5_3_ADR4_LSB                               0x2B40
#define _P0_92_PT_2B4_WIN5_3_ADR4_MSB                               0x2B41
#define _P0_92_PT_2B4_WIN5_3_ADR4_HSB                               0x2B42
#define _P0_92_PT_2BE_WIN5_4_ADR4_LSB                               0x2BE0
#define _P0_92_PT_2BE_WIN5_4_ADR4_MSB                               0x2BE1
#define _P0_92_PT_2BE_WIN5_4_ADR4_HSB                               0x2BE2
#define _P0_92_PT_2C8_WIN5_5_ADR4_LSB                               0x2C80
#define _P0_92_PT_2C8_WIN5_5_ADR4_MSB                               0x2C81
#define _P0_92_PT_2C8_WIN5_5_ADR4_HSB                               0x2C82
#define _P0_92_PT_2D2_WIN5_6_ADR4_LSB                               0x2D20
#define _P0_92_PT_2D2_WIN5_6_ADR4_MSB                               0x2D21
#define _P0_92_PT_2D2_WIN5_6_ADR4_HSB                               0x2D22
#define _P0_92_PT_2DC_WIN5_7_ADR4_LSB                               0x2DC0
#define _P0_92_PT_2DC_WIN5_7_ADR4_MSB                               0x2DC1
#define _P0_92_PT_2DC_WIN5_7_ADR4_HSB                               0x2DC2
#define _P0_92_PT_2E6_WIN5_8_ADR4_LSB                               0x2E60
#define _P0_92_PT_2E6_WIN5_8_ADR4_MSB                               0x2E61
#define _P0_92_PT_2E6_WIN5_8_ADR4_HSB                               0x2E62
#define _P0_92_PT_161_WIN8_ADR5_LSB                                 0x1610
#define _P0_92_PT_161_WIN8_ADR5_MSB                                 0x1611
#define _P0_92_PT_161_WIN8_ADR5_HSB                                 0x1612
#define _P0_92_PT_163_WIN9_ADR5_LSB                                 0x1630
#define _P0_92_PT_163_WIN9_ADR5_MSB                                 0x1631
#define _P0_92_PT_163_WIN9_ADR5_HSB                                 0x1632
#define _P0_92_PT_174_WIN0_ADR6_LSB                                 0x1740
#define _P0_92_PT_174_WIN0_ADR6_MSB                                 0x1741
#define _P0_92_PT_174_WIN0_ADR6_HSB                                 0x1742
#define _P0_92_PT_197_WIN5_ADR6_LSB                                 0x1970
#define _P0_92_PT_197_WIN5_ADR6_MSB                                 0x1971
#define _P0_92_PT_197_WIN5_ADR6_HSB                                 0x1972
#define _P0_92_PT_19E_WIN6_ADR6_LSB                                 0x19E0
#define _P0_92_PT_19E_WIN6_ADR6_MSB                                 0x19E1
#define _P0_92_PT_19E_WIN6_ADR6_HSB                                 0x19E2
#define _P0_92_PT_1A5_WIN7_ADR6_LSB                                 0x1A50
#define _P0_92_PT_1A5_WIN7_ADR6_MSB                                 0x1A51
#define _P0_92_PT_1A5_WIN7_ADR6_HSB                                 0x1A52
#define _P0_92_PT_1AC_WIN8_ADR6_LSB                                 0x1AC0
#define _P0_92_PT_1AC_WIN8_ADR6_MSB                                 0x1AC1
#define _P0_92_PT_1AC_WIN8_ADR6_HSB                                 0x1AC2
#define _P0_92_PT_1B3_WIN9_ADR6_LSB                                 0x1B30
#define _P0_92_PT_1B3_WIN9_ADR6_MSB                                 0x1B31
#define _P0_92_PT_1B3_WIN9_ADR6_HSB                                 0x1B32
#define _P0_92_PT_183_WIN2_ADR7_LSB                                 0x1830
#define _P0_92_PT_183_WIN2_ADR7_MSB                                 0x1831
#define _P0_92_PT_183_WIN2_ADR7_HSB                                 0x1832
#define _P0_92_PT_184_WIN2_ADR8_LSB                                 0x1840
#define _P0_92_PT_184_WIN2_ADR8_MSB                                 0x1841
#define _P0_92_PT_184_WIN2_ADR8_HSB                                 0x1842
#define _P0_92_PT_18A_WIN3_ADR7_LSB                                 0x18A0
#define _P0_92_PT_18A_WIN3_ADR7_MSB                                 0x18A1
#define _P0_92_PT_18A_WIN3_ADR7_HSB                                 0x18A2
#define _P0_92_PT_18B_WIN3_ADR8_LSB                                 0x18B0
#define _P0_92_PT_18B_WIN3_ADR8_MSB                                 0x18B1
#define _P0_92_PT_18B_WIN3_ADR8_HSB                                 0x18B2
#define _P0_92_PT_191_WIN4_ADR7_LSB                                 0x1910
#define _P0_92_PT_191_WIN4_ADR7_MSB                                 0x1911
#define _P0_92_PT_191_WIN4_ADR7_HSB                                 0x1912
#define _P0_92_PT_192_WIN4_ADR8_LSB                                 0x1920
#define _P0_92_PT_192_WIN4_ADR8_MSB                                 0x1921
#define _P0_92_PT_192_WIN4_ADR8_HSB                                 0x1922
#define _P0_92_PT_176_WIN0_ADR8_LSB                                 0x1760
#define _P0_92_PT_176_WIN0_ADR8_MSB                                 0x1761
#define _P0_92_PT_176_WIN0_ADR8_HSB                                 0x1762
#define _P0_92_PT_199_WIN5_ADR8_LSB                                 0x1990
#define _P0_92_PT_199_WIN5_ADR8_MSB                                 0x1991
#define _P0_92_PT_199_WIN5_ADR8_HSB                                 0x1992
#define _P0_92_PT_1A0_WIN6_ADR8_LSB                                 0x1A00
#define _P0_92_PT_1A0_WIN6_ADR8_MSB                                 0x1A01
#define _P0_92_PT_1A0_WIN6_ADR8_HSB                                 0x1A02
#define _P0_92_PT_1A7_WIN7_ADR8_LSB                                 0x1A70
#define _P0_92_PT_1A7_WIN7_ADR8_MSB                                 0x1A71
#define _P0_92_PT_1A7_WIN7_ADR8_HSB                                 0x1A72
#define _P0_92_PT_1AE_WIN8_ADR8_LSB                                 0x1AE0
#define _P0_92_PT_1AE_WIN8_ADR8_MSB                                 0x1AE1
#define _P0_92_PT_1AE_WIN8_ADR8_HSB                                 0x1AE2
#define _P0_92_PT_1B5_WIN9_ADR8_LSB                                 0x1B50
#define _P0_92_PT_1B5_WIN9_ADR8_MSB                                 0x1B51
#define _P0_92_PT_1B5_WIN9_ADR8_HSB                                 0x1B52
#define _P0_92_PT_177_WIN0_ADR9_LSB                                 0x1770
#define _P0_92_PT_177_WIN0_ADR9_MSB                                 0x1771
#define _P0_92_PT_177_WIN0_ADR9_HSB                                 0x1772
#define _P0_92_PT_17E_WIN1_ADR9_LSB                                 0x17E0
#define _P0_92_PT_17E_WIN1_ADR9_MSB                                 0x17E1
#define _P0_92_PT_17E_WIN1_ADR9_HSB                                 0x17E2
#define _P0_92_PT_185_WIN2_ADR9_LSB                                 0x1850
#define _P0_92_PT_185_WIN2_ADR9_MSB                                 0x1851
#define _P0_92_PT_185_WIN2_ADR9_HSB                                 0x1852
#define _P0_92_PT_18C_WIN3_ADR9_LSB                                 0x18C0
#define _P0_92_PT_18C_WIN3_ADR9_MSB                                 0x18C1
#define _P0_92_PT_18C_WIN3_ADR9_HSB                                 0x18C2
#define _P0_92_PT_193_WIN4_ADR9_LSB                                 0x1930
#define _P0_92_PT_193_WIN4_ADR9_MSB                                 0x1931
#define _P0_92_PT_193_WIN4_ADR9_HSB                                 0x1932
#define _P0_92_PT_19A_WIN5_ADR9_LSB                                 0x19A0
#define _P0_92_PT_19A_WIN5_ADR9_MSB                                 0x19A1
#define _P0_92_PT_19A_WIN5_ADR9_HSB                                 0x19A2
#define _P0_92_PT_1A1_WIN6_ADR9_LSB                                 0x1A10
#define _P0_92_PT_1A1_WIN6_ADR9_MSB                                 0x1A11
#define _P0_92_PT_1A1_WIN6_ADR9_HSB                                 0x1A12
#define _P0_92_PT_1A8_WIN7_ADR9_LSB                                 0x1A80
#define _P0_92_PT_1A8_WIN7_ADR9_MSB                                 0x1A81
#define _P0_92_PT_1A8_WIN7_ADR9_HSB                                 0x1A82
#define _P0_92_PT_1AF_WIN8_ADR9_LSB                                 0x1AF0
#define _P0_92_PT_1AF_WIN8_ADR9_MSB                                 0x1AF1
#define _P0_92_PT_1AF_WIN8_ADR9_HSB                                 0x1AF2
#define _P0_92_PT_1B6_WIN9_ADR9_LSB                                 0x1B60
#define _P0_92_PT_1B6_WIN9_ADR9_MSB                                 0x1B61
#define _P0_92_PT_1B6_WIN9_ADR9_HSB                                 0x1B62
#define _P0_92_PT_1BD_WIN4_1_ADR9_LSB                               0x1BD0
#define _P0_92_PT_1BD_WIN4_1_ADR9_MSB                               0x1BD1
#define _P0_92_PT_1BD_WIN4_1_ADR9_HSB                               0x1BD2
#define _P0_92_PT_1C4_WIN4_2_ADR9_LSB                               0x1C40
#define _P0_92_PT_1C4_WIN4_2_ADR9_MSB                               0x1C41
#define _P0_92_PT_1C4_WIN4_2_ADR9_HSB                               0x1C42
#define _P0_92_PT_1CB_WIN4_3_ADR9_LSB                               0x1CB0
#define _P0_92_PT_1CB_WIN4_3_ADR9_MSB                               0x1CB1
#define _P0_92_PT_1CB_WIN4_3_ADR9_HSB                               0x1CB2
#define _P0_92_PT_1D2_WIN4_4_ADR9_LSB                               0x1D20
#define _P0_92_PT_1D2_WIN4_4_ADR9_MSB                               0x1D21
#define _P0_92_PT_1D2_WIN4_4_ADR9_HSB                               0x1D22
#define _P0_92_PT_1D9_WIN4_5_ADR9_LSB                               0x1D90
#define _P0_92_PT_1D9_WIN4_5_ADR9_MSB                               0x1D91
#define _P0_92_PT_1D9_WIN4_5_ADR9_HSB                               0x1D92
#define _P0_92_PT_1E0_WIN4_6_ADR9_LSB                               0x1E00
#define _P0_92_PT_1E0_WIN4_6_ADR9_MSB                               0x1E01
#define _P0_92_PT_1E0_WIN4_6_ADR9_HSB                               0x1E02
#define _P0_92_PT_1E7_WIN4_7_ADR9_LSB                               0x1E70
#define _P0_92_PT_1E7_WIN4_7_ADR9_MSB                               0x1E71
#define _P0_92_PT_1E7_WIN4_7_ADR9_HSB                               0x1E72
#define _P0_92_PT_1EE_WIN4_8_ADR9_LSB                               0x1EE0
#define _P0_92_PT_1EE_WIN4_8_ADR9_MSB                               0x1EE1
#define _P0_92_PT_1EE_WIN4_8_ADR9_HSB                               0x1EE2
#define _P0_92_PT_2A5_WIN5_1_ADR9_LSB                               0x2A50
#define _P0_92_PT_2A5_WIN5_1_ADR9_MSB                               0x2A51
#define _P0_92_PT_2A5_WIN5_1_ADR9_HSB                               0x2A52
#define _P0_92_PT_2AF_WIN5_2_ADR9_LSB                               0x2AF0
#define _P0_92_PT_2AF_WIN5_2_ADR9_MSB                               0x2AF1
#define _P0_92_PT_2AF_WIN5_2_ADR9_HSB                               0x2AF2
#define _P0_92_PT_2B9_WIN5_3_ADR9_LSB                               0x2B90
#define _P0_92_PT_2B9_WIN5_3_ADR9_MSB                               0x2B91
#define _P0_92_PT_2B9_WIN5_3_ADR9_HSB                               0x2B92
#define _P0_92_PT_2C3_WIN5_4_ADR9_LSB                               0x2C30
#define _P0_92_PT_2C3_WIN5_4_ADR9_MSB                               0x2C31
#define _P0_92_PT_2C3_WIN5_4_ADR9_HSB                               0x2C32
#define _P0_92_PT_2CD_WIN5_5_ADR9_LSB                               0x2CD0
#define _P0_92_PT_2CD_WIN5_5_ADR9_MSB                               0x2CD1
#define _P0_92_PT_2CD_WIN5_5_ADR9_HSB                               0x2CD2
#define _P0_92_PT_2D7_WIN5_6_ADR9_LSB                               0x2D70
#define _P0_92_PT_2D7_WIN5_6_ADR9_MSB                               0x2D71
#define _P0_92_PT_2D7_WIN5_6_ADR9_HSB                               0x2D72
#define _P0_92_PT_2E1_WIN5_7_ADR9_LSB                               0x2E10
#define _P0_92_PT_2E1_WIN5_7_ADR9_MSB                               0x2E11
#define _P0_92_PT_2E1_WIN5_7_ADR9_HSB                               0x2E12
#define _P0_92_PT_2EB_WIN5_8_ADR9_LSB                               0x2EB0
#define _P0_92_PT_2EB_WIN5_8_ADR9_MSB                               0x2EB1
#define _P0_92_PT_2EB_WIN5_8_ADR9_HSB                               0x2EB2
#define _P0_92_PT_178_WIN0_ADR10_LSB                                0x1780
#define _P0_92_PT_178_WIN0_ADR10_MSB                                0x1781
#define _P0_92_PT_178_WIN0_ADR10_HSB                                0x1782
#define _P0_92_PT_19B_WIN5_ADR10_LSB                                0x19B0
#define _P0_92_PT_19B_WIN5_ADR10_MSB                                0x19B1
#define _P0_92_PT_19B_WIN5_ADR10_HSB                                0x19B2
#define _P0_92_PT_1BE_WIN4_1_ADR10_LSB                              0x1BE0
#define _P0_92_PT_1BE_WIN4_1_ADR10_MSB                              0x1BE1
#define _P0_92_PT_1BE_WIN4_1_ADR10_HSB                              0x1BE2
#define _P0_92_PT_1C5_WIN4_2_ADR10_LSB                              0x1C50
#define _P0_92_PT_1C5_WIN4_2_ADR10_MSB                              0x1C51
#define _P0_92_PT_1C5_WIN4_2_ADR10_HSB                              0x1C52
#define _P0_92_PT_1CC_WIN4_3_ADR10_LSB                              0x1CC0
#define _P0_92_PT_1CC_WIN4_3_ADR10_MSB                              0x1CC1
#define _P0_92_PT_1CC_WIN4_3_ADR10_HSB                              0x1CC2
#define _P0_92_PT_1D3_WIN4_4_ADR10_LSB                              0x1D30
#define _P0_92_PT_1D3_WIN4_4_ADR10_MSB                              0x1D31
#define _P0_92_PT_1D3_WIN4_4_ADR10_HSB                              0x1D32
#define _P0_92_PT_1DA_WIN4_5_ADR10_LSB                              0x1DA0
#define _P0_92_PT_1DA_WIN4_5_ADR10_MSB                              0x1DA1
#define _P0_92_PT_1DA_WIN4_5_ADR10_HSB                              0x1DA2
#define _P0_92_PT_1E1_WIN4_6_ADR10_LSB                              0x1E10
#define _P0_92_PT_1E1_WIN4_6_ADR10_MSB                              0x1E11
#define _P0_92_PT_1E1_WIN4_6_ADR10_HSB                              0x1E12
#define _P0_92_PT_1E8_WIN4_7_ADR10_LSB                              0x1E80
#define _P0_92_PT_1E8_WIN4_7_ADR10_MSB                              0x1E81
#define _P0_92_PT_1E8_WIN4_7_ADR10_HSB                              0x1E82
#define _P0_92_PT_1EF_WIN4_8_ADR10_LSB                              0x1EF0
#define _P0_92_PT_1EF_WIN4_8_ADR10_MSB                              0x1EF1
#define _P0_92_PT_1EF_WIN4_8_ADR10_HSB                              0x1EF2
#define _P0_92_PT_2A6_WIN5_1_ADR10_LSB                              0x2A60
#define _P0_92_PT_2A6_WIN5_1_ADR10_MSB                              0x2A61
#define _P0_92_PT_2A6_WIN5_1_ADR10_HSB                              0x2A62
#define _P0_92_PT_2B0_WIN5_2_ADR10_LSB                              0x2B00
#define _P0_92_PT_2B0_WIN5_2_ADR10_MSB                              0x2B01
#define _P0_92_PT_2B0_WIN5_2_ADR10_HSB                              0x2B02
#define _P0_92_PT_2BA_WIN5_3_ADR10_LSB                              0x2BA0
#define _P0_92_PT_2BA_WIN5_3_ADR10_MSB                              0x2BA1
#define _P0_92_PT_2BA_WIN5_3_ADR10_HSB                              0x2BA2
#define _P0_92_PT_2C4_WIN5_4_ADR10_LSB                              0x2C40
#define _P0_92_PT_2C4_WIN5_4_ADR10_MSB                              0x2C41
#define _P0_92_PT_2C4_WIN5_4_ADR10_HSB                              0x2C42
#define _P0_92_PT_2CE_WIN5_5_ADR10_LSB                              0x2CE0
#define _P0_92_PT_2CE_WIN5_5_ADR10_MSB                              0x2CE1
#define _P0_92_PT_2CE_WIN5_5_ADR10_HSB                              0x2CE2
#define _P0_92_PT_2D8_WIN5_6_ADR10_LSB                              0x2D80
#define _P0_92_PT_2D8_WIN5_6_ADR10_MSB                              0x2D81
#define _P0_92_PT_2D8_WIN5_6_ADR10_HSB                              0x2D82
#define _P0_92_PT_2E2_WIN5_7_ADR10_LSB                              0x2E20
#define _P0_92_PT_2E2_WIN5_7_ADR10_MSB                              0x2E21
#define _P0_92_PT_2E2_WIN5_7_ADR10_HSB                              0x2E22
#define _P0_92_PT_2EC_WIN5_8_ADR10_LSB                              0x2EC0
#define _P0_92_PT_2EC_WIN5_8_ADR10_MSB                              0x2EC1
#define _P0_92_PT_2EC_WIN5_8_ADR10_HSB                              0x2EC2


//--------------------------------------------------
// Digital Filter Port Register Part1 (Page 0)
//--------------------------------------------------
#define _P0_99_PT_01_DIGITAL_PHASE_CTRL                             0x01
#define _P0_99_PT_02_DIGITAL_NEGATIVE_SMEAR_CTRL                    0x02
#define _P0_99_PT_03_DIGITAL_POSITIVE_SMEAR_CTRL                    0x03
#define _P0_99_PT_04_DIGITAL_NEGATIVE_RINGING_CTRL                  0x04
#define _P0_99_PT_05_DIGITAL_POSITIVE_RINGING_CTRL                  0x05
#define _P0_99_PT_06_DIGITAL_MISMATCH_CTRL                          0x06
#define _P0_99_PT_07_DIGITAL_COLOR_CTRL                             0x07
#define _P0_99_PT_08_DIGITAL_NOISE_CTRL                             0x08
#define _P0_99_PT_09_DIGITAL_OLD_PHASE_THD                          0x09


//--------------------------------------------------
// Digital Filter Port Register Part2 (Page 0)
//--------------------------------------------------
#define _P0_99_PT_01_DIGITAL_NEW_PHASE_CTRL                         0x01
#define _P0_99_PT_02_DIGITAL_NEW_PHASE_THD1_R                       0x02
#define _P0_99_PT_03_DIGITAL_NEW_PHASE_THD_OFF_R                    0x03
#define _P0_99_PT_04_DIGITAL_NEW_PHASE_GAIN_R                       0x04
#define _P0_99_PT_05_DIGITAL_NEW_PHASE_THD1_G                       0x05
#define _P0_99_PT_06_DIGITAL_NEW_PHASE_THD_OFF_G                    0x06
#define _P0_99_PT_07_DIGITAL_NEW_PHASE_GAIN_G                       0x07
#define _P0_99_PT_08_DIGITAL_NEW_PHASE_THD1_B                       0x08
#define _P0_99_PT_09_DIGITAL_NEW_PHASE_THD_OFF_B                    0x09
#define _P0_99_PT_0A_DIGITAL_NEW_PHASE_GAIN_B                       0x0A
#define _P0_99_PT_0B_DIGITAL_DUMMY                                  0x0B


//--------------------------------------------------
// I-Domain Color Conversion Port Register (Page 0)
//--------------------------------------------------
#define _P0_9D_PT_00_H00_HIGH_BYTE                                  0x00
#define _P0_9D_PT_01_H00_MIDDLE_BYTE                                0x01
#define _P0_9D_PT_02_H01_HIGH_BYTE                                  0x02
#define _P0_9D_PT_03_H01_MIDDLE_BYTE                                0x03
#define _P0_9D_PT_04_H02_HIGH_BYTE                                  0x04
#define _P0_9D_PT_05_H02_MIDDLE_BYTE                                0x05
#define _P0_9D_PT_06_H10_HIGH_BYTE                                  0x06
#define _P0_9D_PT_07_H10_MIDDLE_BYTE                                0x07
#define _P0_9D_PT_08_H11_HIGH_BYTE                                  0x08
#define _P0_9D_PT_09_H11_MIDDLE_BYTE                                0x09
#define _P0_9D_PT_0A_H12_HIGH_BYTE                                  0x0A
#define _P0_9D_PT_0B_H12_MIDDLE_BYTE                                0x0B
#define _P0_9D_PT_0C_H20_HIGH_BYTE                                  0x0C
#define _P0_9D_PT_0D_H20_MIDDLE_BYTE                                0x0D
#define _P0_9D_PT_0E_H21_HIGH_BYTE                                  0x0E
#define _P0_9D_PT_0F_H21_MIDDLE_BYTE                                0x0F
#define _P0_9D_PT_10_H22_HIGH_BYTE                                  0x10
#define _P0_9D_PT_11_H22_MIDDLE_BYTE                                0x11
#define _P0_9D_PT_12_H00_H01_LOW_BYTE                               0x12
#define _P0_9D_PT_13_H02_H10_LOW_BYTE                               0x13
#define _P0_9D_PT_14_H11_H12_LOW_BYTE                               0x14
#define _P0_9D_PT_15_H20_H21_LOW_BYTE                               0x15
#define _P0_9D_PT_16_H22_LOW_BYTE                                   0x16


//--------------------------------------------------
// DCC Port1 Register (Page 7)
//--------------------------------------------------
#define _P7_CA_PT_00_PORT_PAGE0_NOR_FACTOR_H                        0x00
#define _P7_CA_PT_01_PORT_PAGE0_NOR_FACTOR_M                        0x01
#define _P7_CA_PT_02_PORT_PAGE0_NOR_FACTOR_L                        0x02
#define _P7_CA_PT_03_PORT_PAGE0_BBE_CTRL                            0x03
#define _P7_CA_PT_04_PORT_PAGE0_NFLT_CTRL                           0x04
#define _P7_CA_PT_05_PORT_PAGE0_HIST_CTRL                           0x05
#define _P7_CA_PT_06_PORT_PAGE0_SOFT_CLAMP                          0x06
#define _P7_CA_PT_07_PORT_PAGE0_Y_MAX_LB_H                          0x07
#define _P7_CA_PT_08_PORT_PAGE0_Y_MIN_HB_H                          0x08
#define _P7_CA_PT_09_PORT_PAGE0_SCG_PERIOD                          0x09
#define _P7_CA_PT_0A_PORT_PAGE0_SCG_LB                              0x0A
#define _P7_CA_PT_0B_PORT_PAGE0_SCG_HB                              0x0B
#define _P7_CA_PT_0C_PORT_PAGE0_POPUP_CTRL                          0x0C
#define _P7_CA_PT_0D_PORT_PAGE0_SCG_DIFF                            0x0D
#define _P7_CA_PT_0E_PORT_PAGE0_Y_MAX_VAL_H                         0x0E
#define _P7_CA_PT_0F_PORT_PAGE0_Y_MIN_VAL_H                         0x0F
#define _P7_CA_PT_10_PORT_PAGE0_S0_VALUE                            0x10
#define _P7_CA_PT_11_PORT_PAGE0_S1_VALUE                            0x11
#define _P7_CA_PT_12_PORT_PAGE0_S2_VALUE                            0x12
#define _P7_CA_PT_13_PORT_PAGE0_S3_VALUE                            0x13
#define _P7_CA_PT_14_PORT_PAGE0_S4_VALUE                            0x14
#define _P7_CA_PT_15_PORT_PAGE0_S5_VALUE                            0x15
#define _P7_CA_PT_16_PORT_PAGE0_S6_VALUE                            0x16
#define _P7_CA_PT_17_PORT_PAGE0_YHL_THD                             0x17
#define _P7_CA_PT_18_PORT_PAGE0_BBE_THD_L                           0x18
#define _P7_CA_PT_19_PORT_PAGE0_YNFLT_THD_L                         0x19
#define _P7_CA_PT_1A_PORT_PAGE0_Y_MAX_LB_L                          0x1A
#define _P7_CA_PT_1B_PORT_PAGE0_Y_MIN_HB_L                          0x1B
#define _P7_CA_PT_1C_PORT_PAGE0_Y_MAX_VAL_L                         0x1C
#define _P7_CA_PT_1D_PORT_PAGE0_Y_MIN_VAL_L                         0x1D
#define _P7_CA_PT_1E_PORT_PAGE0_READY_TO_READ                       0x1E


//--------------------------------------------------
// DCC Port2 Register (Page 7)
//--------------------------------------------------
#define _P7_CA_PT_00_PORT_PAGE1_DEF_CRV01_H                         0x00
#define _P7_CA_PT_01_PORT_PAGE1_DEF_CRV02_H                         0x01
#define _P7_CA_PT_02_PORT_PAGE1_DEF_CRV03_H                         0x02
#define _P7_CA_PT_03_PORT_PAGE1_DEF_CRV04_H                         0x03
#define _P7_CA_PT_04_PORT_PAGE1_DEF_CRV05_H                         0x04
#define _P7_CA_PT_05_PORT_PAGE1_DEF_CRV06_H                         0x05
#define _P7_CA_PT_06_PORT_PAGE1_DEF_CRV07_H                         0x06
#define _P7_CA_PT_07_PORT_PAGE1_DEF_CRV08_H                         0x07
#define _P7_CA_PT_08_PORT_PAGE1_DEF_CRV09_H                         0x08
#define _P7_CA_PT_09_PORT_PAGE1_DEF_CRV10_H                         0x09
#define _P7_CA_PT_0A_PORT_PAGE1_DEF_CRV11_H                         0x0A
#define _P7_CA_PT_0B_PORT_PAGE1_DEF_CRV12_H                         0x0B
#define _P7_CA_PT_0C_PORT_PAGE1_DEF_CRV13_H                         0x0C
#define _P7_CA_PT_0D_PORT_PAGE1_DEF_CRV14_H                         0x0D
#define _P7_CA_PT_0E_PORT_PAGE1_DEF_CRV15_H                         0x0E
#define _P7_CA_PT_0F_PORT_PAGE1_DEF_CRV16_H                         0x0F
#define _P7_CA_PT_10_PORT_PAGE1_Y_BL_BIAS_H                         0x10
#define _P7_CA_PT_11_PORT_PAGE1_Y_WL_BIAS_H                         0x11
#define _P7_CA_PT_12_PORT_PAGE1_SAT_FACTOR                          0x12
#define _P7_CA_PT_13_PORT_PAGE1_BLD_UB_H                            0x13
#define _P7_CA_PT_14_PORT_PAGE1_BLD_LB_H                            0x14
#define _P7_CA_PT_15_PORT_PAGE1_DEV_FACTOR_H                        0x15
#define _P7_CA_PT_16_PORT_PAGE1_BLD_VAL_SEL                         0x16
#define _P7_CA_PT_17_PORT_PAGE1_BLD_VAL_H                           0x17
#define _P7_CA_PT_18_PORT_PAGE1_DEV_VAL_HI                          0x18
#define _P7_CA_PT_19_PORT_PAGE1_DEV_VAL_LO                          0x19
#define _P7_CA_PT_1A_PORT_PAGE1_BLD_VAL_L                           0x1A
#define _P7_CA_PT_1B_PORT_PAGE1_DEF_CRV00_HALF_H                    0x1B
#define _P7_CA_PT_1C_PORT_PAGE1_DEF_CRV00_HALF_L                    0x1C
#define _P7_CA_PT_1D_PORT_PAGE1_DEF_CRV01_L                         0x1D
#define _P7_CA_PT_1E_PORT_PAGE1_DEF_CRV01_HALF_H                    0x1E
#define _P7_CA_PT_1F_PORT_PAGE1_DEF_CRV01_HALF_L                    0x1F
#define _P7_CA_PT_20_PORT_PAGE1_DEF_CRV02_L                         0x20
#define _P7_CA_PT_21_PORT_PAGE1_DEF_CRV02_HALF_H                    0x21
#define _P7_CA_PT_22_PORT_PAGE1_DEF_CRV02_HALF_L                    0x22
#define _P7_CA_PT_23_PORT_PAGE1_DEF_CRV03_L                         0x23
#define _P7_CA_PT_24_PORT_PAGE1_DEF_CRV03_HALF_H                    0x24
#define _P7_CA_PT_25_PORT_PAGE1_DEF_CRV03_HALF_L                    0x25
#define _P7_CA_PT_26_PORT_PAGE1_DEF_CRV04_L                         0x26
#define _P7_CA_PT_27_PORT_PAGE1_DEF_CRV04_HALF_H                    0x27
#define _P7_CA_PT_28_PORT_PAGE1_DEF_CRV04_HALF_L                    0x28
#define _P7_CA_PT_29_PORT_PAGE1_DEF_CRV05_L                         0x29
#define _P7_CA_PT_2A_PORT_PAGE1_DEF_CRV05_HALF_H                    0x2A
#define _P7_CA_PT_2B_PORT_PAGE1_DEF_CRV05_HALF_L                    0x2B
#define _P7_CA_PT_2C_PORT_PAGE1_DEF_CRV06_L                         0x2C
#define _P7_CA_PT_2D_PORT_PAGE1_DEF_CRV06_HALF_H                    0x2D
#define _P7_CA_PT_2E_PORT_PAGE1_DEF_CRV06_HALF_L                    0x2E
#define _P7_CA_PT_2F_PORT_PAGE1_DEF_CRV07_L                         0x2F
#define _P7_CA_PT_30_PORT_PAGE1_DEF_CRV07_HALF_H                    0x30
#define _P7_CA_PT_31_PORT_PAGE1_DEF_CRV07_HALF_L                    0x31
#define _P7_CA_PT_32_PORT_PAGE1_DEF_CRV08_L                         0x32
#define _P7_CA_PT_33_PORT_PAGE1_DEF_CRV08_HALF_H                    0x33
#define _P7_CA_PT_34_PORT_PAGE1_DEF_CRV08_HALF_L                    0x34
#define _P7_CA_PT_35_PORT_PAGE1_DEF_CRV09_L                         0x35
#define _P7_CA_PT_36_PORT_PAGE1_DEF_CRV09_HALF_H                    0x36
#define _P7_CA_PT_37_PORT_PAGE1_DEF_CRV09_HALF_L                    0x37
#define _P7_CA_PT_38_PORT_PAGE1_DEF_CRV10_L                         0x38
#define _P7_CA_PT_39_PORT_PAGE1_DEF_CRV10_HALF_H                    0x39
#define _P7_CA_PT_3A_PORT_PAGE1_DEF_CRV10_HALF_L                    0x3A
#define _P7_CA_PT_3B_PORT_PAGE1_DEF_CRV11_L                         0x3B
#define _P7_CA_PT_3C_PORT_PAGE1_DEF_CRV11_HALF_H                    0x3C
#define _P7_CA_PT_3D_PORT_PAGE1_DEF_CRV11_HALF_L                    0x3D
#define _P7_CA_PT_3E_PORT_PAGE1_DEF_CRV12_L                         0x3E
#define _P7_CA_PT_3F_PORT_PAGE1_DEF_CRV12_HALF_H                    0x3F
#define _P7_CA_PT_40_PORT_PAGE1_DEF_CRV12_HALF_L                    0x40
#define _P7_CA_PT_41_PORT_PAGE1_DEF_CRV13_L                         0x41
#define _P7_CA_PT_42_PORT_PAGE1_DEF_CRV13_HALF_H                    0x42
#define _P7_CA_PT_43_PORT_PAGE1_DEF_CRV13_HALF_L                    0x43
#define _P7_CA_PT_44_PORT_PAGE1_DEF_CRV14_L                         0x44
#define _P7_CA_PT_45_PORT_PAGE1_DEF_CRV14_HALF_H                    0x45
#define _P7_CA_PT_46_PORT_PAGE1_DEF_CRV14_HALF_L                    0x46
#define _P7_CA_PT_47_PORT_PAGE1_DEF_CRV15_L                         0x47
#define _P7_CA_PT_48_PORT_PAGE1_DEF_CRV15_HALF_H                    0x48
#define _P7_CA_PT_49_PORT_PAGE1_DEF_CRV15_HALF_L                    0x49
#define _P7_CA_PT_4A_PORT_PAGE1_DEF_CRV16_L                         0x4A
#define _P7_CA_PT_4B_PORT_PAGE1_Y_BL_BIAS_L                         0x4B
#define _P7_CA_PT_4C_PORT_PAGE1_Y_WL_BIAS_L                         0x4C
#define _P7_CA_PT_4D_PORT_PAGE1_BLD_UB_L                            0x4D
#define _P7_CA_PT_4E_PORT_PAGE1_BLD_LB_L                            0x4E
#define _P7_CA_PT_4F_PORT_PAGE1_DEV_FACTOR_L                        0x4F
#define _P7_CA_PT_50_PORT_PAGE1_BLD_RANGE_L                         0x50
#define _P7_CA_PT_51_PORT_PAGE1_DUMMY                               0x51


//--------------------------------------------------
// DCC Port3 Register (Page 7)
//--------------------------------------------------
#define _P7_CA_PT_8F_PORT_PAGE2_SRAM_INITIAL_VAL                    0x8F


//--------------------------------------------------
// DCC Port4 Register (Page 7)
//--------------------------------------------------
#define _P7_CA_PT_00_PORT_PAGE3_SRAM_BIST                           0x00
#define _P7_CA_PT_01_PORT_PAGE3_SRAM_DRF_BIST                       0x01


//--------------------------------------------------
// ICM Port1 Register (Page 7)
//--------------------------------------------------
#define _P7_CF_PT_00_PORT_SCMN_SATURATION_SET_1                     0x00
#define _P7_CF_PT_01_PORT_SCMN_SATURATION_SET_2                     0x01
#define _P7_CF_PT_02_PORT_SCMN_SATURATION_SET_3                     0x02
#define _P7_CF_PT_03_PORT_SCMN_RBUF_HUE_H                           0x03
#define _P7_CF_PT_04_PORT_SCMN_RBUF_HUE_M                           0x04
#define _P7_CF_PT_05_PORT_SCMN_RWID_RANGE_H                         0x05
#define _P7_CF_PT_06_PORT_SCMN_RWID_RANGE_M                         0x06
#define _P7_CF_PT_07_PORT_SCMN_LWID_RANGE_H                         0x07
#define _P7_CF_PT_08_PORT_SCMN_LWID_RANGE_M                         0x08
#define _P7_CF_PT_09_PORT_SCMN_LBUF_RANGE_H                         0x09
#define _P7_CF_PT_0A_PORT_SCMN_LBUF_RANGE_M                         0x0A
#define _P7_CF_PT_0B_PORT_SCMN_MST_D_DU_H                           0x0B
#define _P7_CF_PT_0C_PORT_SCMN_MST_D_DV_H                           0x0C
#define _P7_CF_PT_0D_PORT_SCMN_MST_C_DU_H                           0x0D
#define _P7_CF_PT_0E_PORT_SCMN_MST_C_DV_H                           0x0E
#define _P7_CF_PT_0F_PORT_SCMN_MST_B_DU_H                           0x0F
#define _P7_CF_PT_10_PORT_SCMN_MST_B_DV_H                           0x10
#define _P7_CF_PT_11_PORT_SCMN_MST_A_DU_H                           0x11
#define _P7_CF_PT_12_PORT_SCMN_MST_A_DV_H                           0x12
#define _P7_CF_PT_13_PORT_SCMN_RWID_D_DU_H                          0x13
#define _P7_CF_PT_14_PORT_SCMN_RWID_D_DV_H                          0x14
#define _P7_CF_PT_15_PORT_SCMN_RWID_C_DU_H                          0x15
#define _P7_CF_PT_16_PORT_SCMN_RWID_C_DV_H                          0x16
#define _P7_CF_PT_17_PORT_SCMN_RWID_B_DU_H                          0x17
#define _P7_CF_PT_18_PORT_SCMN_RWID_B_DV_H                          0x18
#define _P7_CF_PT_19_PORT_SCMN_RWID_A_DU_H                          0x19
#define _P7_CF_PT_1A_PORT_SCMN_RWID_A_DV_H                          0x1A
#define _P7_CF_PT_1B_PORT_SCMN_LWID_D_DU_H                          0x1B
#define _P7_CF_PT_1C_PORT_SCMN_LWID_D_DV_H                          0x1C
#define _P7_CF_PT_1D_PORT_SCMN_LWID_C_DU_H                          0x1D
#define _P7_CF_PT_1E_PORT_SCMN_LWID_C_DV_H                          0x1E
#define _P7_CF_PT_1F_PORT_SCMN_LWID_B_DU_H                          0x1F
#define _P7_CF_PT_20_PORT_SCMN_LWID_B_DV_H                          0x20
#define _P7_CF_PT_21_PORT_SCMN_LWID_A_DU_H                          0x21
#define _P7_CF_PT_22_PORT_SCMN_LWID_A_DV_H                          0x22
#define _P7_CF_PT_23_PORT_SCMN_RBUF_D_DU_H                          0x23
#define _P7_CF_PT_24_PORT_SCMN_RBUF_D_DV_H                          0x24
#define _P7_CF_PT_25_PORT_SCMN_RBUF_C_DU_H                          0x25
#define _P7_CF_PT_26_PORT_SCMN_RBUF_C_DV_H                          0x26
#define _P7_CF_PT_27_PORT_SCMN_RBUF_B_DU_H                          0x27
#define _P7_CF_PT_28_PORT_SCMN_RBUF_B_DV_H                          0x28
#define _P7_CF_PT_29_PORT_SCMN_RBUF_A_DU_H                          0x29
#define _P7_CF_PT_2A_PORT_SCMN_RBUF_A_DV_H                          0x2A
#define _P7_CF_PT_2B_PORT_SCMN_LBUF_D_DU_H                          0x2B
#define _P7_CF_PT_2C_PORT_SCMN_LBUF_D_DV_H                          0x2C
#define _P7_CF_PT_2D_PORT_SCMN_LBUF_C_DU_H                          0x2D
#define _P7_CF_PT_2E_PORT_SCMN_LBUF_C_DV_H                          0x2E
#define _P7_CF_PT_2F_PORT_SCMN_LBUF_B_DU_H                          0x2F
#define _P7_CF_PT_30_PORT_SCMN_LBUF_B_DV_H                          0x30
#define _P7_CF_PT_31_PORT_SCMN_LBUF_A_DU_H                          0x31
#define _P7_CF_PT_32_PORT_SCMN_LBUF_A_DV_H                          0x32
#define _P7_CF_PT_33_PORT_SCMN_BRI_ENABLE                           0x33
#define _P7_CF_PT_34_PORT_SCMN_M_AXIS_DELY_H                        0x34
#define _P7_CF_PT_35_PORT_SCMN_M_AXIS_DELY_M                        0x35
#define _P7_CF_PT_36_PORT_SCMN_R_AXIS_DELY_H                        0x36
#define _P7_CF_PT_37_PORT_SCMN_R_AXIS_DELY_M                        0x37
#define _P7_CF_PT_38_PORT_SCMN_L_AXIS_DELY_H                        0x38
#define _P7_CF_PT_39_PORT_SCMN_L_AXIS_DELY_M                        0x39
#define _P7_CF_PT_3A_PORT_SCMN_RBUF_AXIS_DELY_H                     0x3A
#define _P7_CF_PT_3B_PORT_SCMN_RBUF_AXIS_DELY_M                     0x3B
#define _P7_CF_PT_3C_PORT_SCMN_LBUF_AXIS_DELY_H                     0x3C
#define _P7_CF_PT_3D_PORT_SCMN_LBUF_AXIS_DELY_M                     0x3D
#define _P7_CF_PT_3E_PORT_SCMN_BLOCK_DELY_H                         0x3E
#define _P7_CF_PT_3F_PORT_SCMN_BLOCK_DELY_M                         0x3F
#define _P7_CF_PT_40_PORT_SCMN_MST_DC_DUDV_L                        0x40
#define _P7_CF_PT_41_PORT_SCMN_MST_BA_DUDV_L                        0x41
#define _P7_CF_PT_42_PORT_SCMN_RWID_DC_DUDV_L                       0x42
#define _P7_CF_PT_43_PORT_SCMN_RWID_BA_DUDV_L                       0x43
#define _P7_CF_PT_44_PORT_SCMN_LWID_DC_DUDV_L                       0x44
#define _P7_CF_PT_45_PORT_SCMN_LWID_BA_DUDV_L                       0x45
#define _P7_CF_PT_46_PORT_SCMN_RBUF_DC_DUDV_L                       0x46
#define _P7_CF_PT_47_PORT_SCMN_RBUF_BA_DUDV_L                       0x47
#define _P7_CF_PT_48_PORT_SCMN_LBUF_DC_DUDV_L                       0x48
#define _P7_CF_PT_49_PORT_SCMN_LBUF_BA_DUDV_L                       0x49
#define _P7_CF_PT_4A_PORT_SCMN_SATURATION_SET_4                     0x4A
#define _P7_CF_PT_4B_PORT_SCMN_RBUF_HUE_L                           0x4B
#define _P7_CF_PT_4C_PORT_SCMN_AXIS_DELY1_L                         0x4C
#define _P7_CF_PT_4D_PORT_SCMN_AXIS_DELY0_L                         0x4D


//--------------------------------------------------
// ICM Port2 Register (Page 7)
//--------------------------------------------------
#define _P7_D3_PT_03_PORT_CMN_MST_00_DU_H                           0x03
#define _P7_D3_PT_04_PORT_CMN_MST_00_DV_H                           0x04
#define _P7_D3_PT_05_PORT_CMN_MST_01_DU_H                           0x05
#define _P7_D3_PT_06_PORT_CMN_MST_01_DV_H                           0x06
#define _P7_D3_PT_07_PORT_CMN_MST_02_DU_H                           0x07
#define _P7_D3_PT_08_PORT_CMN_MST_02_DV_H                           0x08
#define _P7_D3_PT_09_PORT_CMN_MST_03_DU_H                           0x09
#define _P7_D3_PT_0A_PORT_CMN_MST_03_DV_H                           0x0A
#define _P7_D3_PT_0B_PORT_CMN_MST_04_DU_H                           0x0B
#define _P7_D3_PT_0C_PORT_CMN_MST_04_DV_H                           0x0C
#define _P7_D3_PT_0D_PORT_CMN_MST_05_DU_H                           0x0D
#define _P7_D3_PT_0E_PORT_CMN_MST_05_DV_H                           0x0E
#define _P7_D3_PT_0F_PORT_CMN_MST_06_DU_H                           0x0F
#define _P7_D3_PT_10_PORT_CMN_MST_06_DV_H                           0x10
#define _P7_D3_PT_11_PORT_CMN_MST_07_DU_H                           0x11
#define _P7_D3_PT_12_PORT_CMN_MST_07_DV_H                           0x12
#define _P7_D3_PT_13_PORT_CMN_RWID_00_DU_H                          0x13
#define _P7_D3_PT_14_PORT_CMN_RWID_00_DV_H                          0x14
#define _P7_D3_PT_15_PORT_CMN_RWID_01_DU_H                          0x15
#define _P7_D3_PT_16_PORT_CMN_RWID_01_DV_H                          0x16
#define _P7_D3_PT_17_PORT_CMN_RWID_02_DU_H                          0x17
#define _P7_D3_PT_18_PORT_CMN_RWID_02_DV_H                          0x18
#define _P7_D3_PT_19_PORT_CMN_RWID_03_DU_H                          0x19
#define _P7_D3_PT_1A_PORT_CMN_RWID_03_DV_H                          0x1A
#define _P7_D3_PT_1B_PORT_CMN_RWID_04_DU_H                          0x1B
#define _P7_D3_PT_1C_PORT_CMN_RWID_04_DV_H                          0x1C
#define _P7_D3_PT_1D_PORT_CMN_RWID_05_DU_H                          0x1D
#define _P7_D3_PT_1E_PORT_CMN_RWID_05_DV_H                          0x1E
#define _P7_D3_PT_1F_PORT_CMN_RWID_06_DU_H                          0x1F
#define _P7_D3_PT_20_PORT_CMN_RWID_06_DV_H                          0x20
#define _P7_D3_PT_21_PORT_CMN_RWID_07_DU_H                          0x21
#define _P7_D3_PT_22_PORT_CMN_RWID_07_DV_H                          0x22
#define _P7_D3_PT_23_PORT_CMN_LWID_00_DU_H                          0x23
#define _P7_D3_PT_24_PORT_CMN_LWID_00_DV_H                          0x24
#define _P7_D3_PT_25_PORT_CMN_LWID_01_DU_H                          0x25
#define _P7_D3_PT_26_PORT_CMN_LWID_01_DV_H                          0x26
#define _P7_D3_PT_27_PORT_CMN_LWID_02_DU_H                          0x27
#define _P7_D3_PT_28_PORT_CMN_LWID_02_DV_H                          0x28
#define _P7_D3_PT_29_PORT_CMN_LWID_03_DU_H                          0x29
#define _P7_D3_PT_2A_PORT_CMN_LWID_03_DV_H                          0x2A
#define _P7_D3_PT_2B_PORT_CMN_LWID_04_DU_H                          0x2B
#define _P7_D3_PT_2C_PORT_CMN_LWID_04_DV_H                          0x2C
#define _P7_D3_PT_2D_PORT_CMN_LWID_05_DU_H                          0x2D
#define _P7_D3_PT_2E_PORT_CMN_LWID_05_DV_H                          0x2E
#define _P7_D3_PT_2F_PORT_CMN_LWID_06_DU_H                          0x2F
#define _P7_D3_PT_30_PORT_CMN_LWID_06_DV_H                          0x30
#define _P7_D3_PT_31_PORT_CMN_LWID_07_DU_H                          0x31
#define _P7_D3_PT_32_PORT_CMN_LWID_07_DV_H                          0x32
#define _P7_D3_PT_33_PORT_CMN_RBUF_00_DU_H                          0x33
#define _P7_D3_PT_34_PORT_CMN_RBUF_00_DV_H                          0x34
#define _P7_D3_PT_35_PORT_CMN_RBUF_01_DU_H                          0x35
#define _P7_D3_PT_36_PORT_CMN_RBUF_01_DV_H                          0x36
#define _P7_D3_PT_37_PORT_CMN_RBUF_02_DU_H                          0x37
#define _P7_D3_PT_38_PORT_CMN_RBUF_02_DV_H                          0x38
#define _P7_D3_PT_39_PORT_CMN_RBUF_03_DU_H                          0x39
#define _P7_D3_PT_3A_PORT_CMN_RBUF_03_DV_H                          0x3A
#define _P7_D3_PT_3B_PORT_CMN_RBUF_04_DU_H                          0x3B
#define _P7_D3_PT_3C_PORT_CMN_RBUF_04_DV_H                          0x3C
#define _P7_D3_PT_3D_PORT_CMN_RBUF_05_DU_H                          0x3D
#define _P7_D3_PT_3E_PORT_CMN_RBUF_05_DV_H                          0x3E
#define _P7_D3_PT_3F_PORT_CMN_RBUF_06_DU_H                          0x3F
#define _P7_D3_PT_40_PORT_CMN_RBUF_06_DV_H                          0x40
#define _P7_D3_PT_41_PORT_CMN_RBUF_07_DU_H                          0x41
#define _P7_D3_PT_42_PORT_CMN_RBUF_07_DV_H                          0x42
#define _P7_D3_PT_43_PORT_CMN_LBUF_00_DU_H                          0x43
#define _P7_D3_PT_44_PORT_CMN_LBUF_00_DV_H                          0x44
#define _P7_D3_PT_45_PORT_CMN_LBUF_01_DU_H                          0x45
#define _P7_D3_PT_46_PORT_CMN_LBUF_01_DV_H                          0x46
#define _P7_D3_PT_47_PORT_CMN_LBUF_02_DU_H                          0x47
#define _P7_D3_PT_48_PORT_CMN_LBUF_02_DV_H                          0x48
#define _P7_D3_PT_49_PORT_CMN_LBUF_03_DU_H                          0x49
#define _P7_D3_PT_4A_PORT_CMN_LBUF_03_DV_H                          0x4A
#define _P7_D3_PT_4B_PORT_CMN_LBUF_04_DU_H                          0x4B
#define _P7_D3_PT_4C_PORT_CMN_LBUF_04_DV_H                          0x4C
#define _P7_D3_PT_4D_PORT_CMN_LBUF_05_DU_H                          0x4D
#define _P7_D3_PT_4E_PORT_CMN_LBUF_05_DV_H                          0x4E
#define _P7_D3_PT_4F_PORT_CMN_LBUF_06_DU_H                          0x4F
#define _P7_D3_PT_50_PORT_CMN_LBUF_06_DV_H                          0x50
#define _P7_D3_PT_51_PORT_CMN_LBUF_07_DU_H                          0x51
#define _P7_D3_PT_52_PORT_CMN_LBUF_07_DV_H                          0x52
#define _P7_D3_PT_53_PORT_CMN_MST_UMAX_H                            0x53
#define _P7_D3_PT_54_PORT_CMN_MST_UMAX_M                            0x54
#define _P7_D3_PT_55_PORT_CMN_RWID_UMAX_H                           0x55
#define _P7_D3_PT_56_PORT_CMN_RWID_UMAX_M                           0x56
#define _P7_D3_PT_57_PORT_CMN_LWID_UMAX_H                           0x57
#define _P7_D3_PT_58_PORT_CMN_LWID_UMAX_M                           0x58
#define _P7_D3_PT_59_PORT_CMN_RBUF_UMAX_H                           0x59
#define _P7_D3_PT_5A_PORT_CMN_RBUF_UMAX_M                           0x5A
#define _P7_D3_PT_5B_PORT_CMN_LBUF_UMAX_H                           0x5B
#define _P7_D3_PT_5C_PORT_CMN_LBUF_UMAX_M                           0x5C
#define _P7_D3_PT_5D_PORT_CMN_RBUF_HUE_H                            0x5D
#define _P7_D3_PT_5E_PORT_CMN_RBUF_HUE_M                            0x5E
#define _P7_D3_PT_5F_PORT_CMN_RWID_RANGE_H                          0x5F
#define _P7_D3_PT_60_PORT_CMN_RWID_RANGE_M                          0x60
#define _P7_D3_PT_61_PORT_CMN_MST_RANGE_H                           0x61
#define _P7_D3_PT_62_PORT_CMN_MST_RANGE_M                           0x62
#define _P7_D3_PT_63_PORT_CMN_LWID_RANGE_H                          0x63
#define _P7_D3_PT_64_PORT_CMN_LWID_RANGE_M                          0x64
#define _P7_D3_PT_65_PORT_CMN_LBUF_RANGE_H                          0x65
#define _P7_D3_PT_66_PORT_CMN_LBUF_RANGE_M                          0x66
#define _P7_D3_PT_67_PORT_CMN_BRI_RANGE                             0x67
#define _P7_D3_PT_68_PORT_CMN_BRI_BUF_EN                            0x68
#define _P7_D3_PT_69_PORT_CMN_M_AXIS_DELY_H                         0x69
#define _P7_D3_PT_6A_PORT_CMN_M_AXIS_DELY_L                         0x6A
#define _P7_D3_PT_6B_PORT_CMN_R_AXIS_DELY_H                         0x6B
#define _P7_D3_PT_6C_PORT_CMN_R_AXIS_DELY_L                         0x6C
#define _P7_D3_PT_6D_PORT_CMN_L_AXIS_DELY_H                         0x6D
#define _P7_D3_PT_6E_PORT_CMN_L_AXIS_DELY_L                         0x6E
#define _P7_D3_PT_6F_PORT_CMN_MST_00_01_UV_OFFSET_L                 0x6F
#define _P7_D3_PT_70_PORT_CMN_MST_02_03_UV_OFFSET_L                 0x70
#define _P7_D3_PT_71_PORT_CMN_MST_04_05_UV_OFFSET_L                 0x71
#define _P7_D3_PT_72_PORT_CMN_MST_06_07_UV_OFFSET_L                 0x72
#define _P7_D3_PT_73_PORT_CMN_RWID_00_01_UV_OFFSET_L                0x73
#define _P7_D3_PT_74_PORT_CMN_RWID_02_03_UV_OFFSET_L                0x74
#define _P7_D3_PT_75_PORT_CMN_RWID_04_05_UV_OFFSET_L                0x75
#define _P7_D3_PT_76_PORT_CMN_RWID_06_07_UV_OFFSET_L                0x76
#define _P7_D3_PT_77_PORT_CMN_LWID_00_01_UV_OFFSET_L                0x77
#define _P7_D3_PT_78_PORT_CMN_LWID_02_03_UV_OFFSET_L                0x78
#define _P7_D3_PT_79_PORT_CMN_LWID_04_05_UV_OFFSET_L                0x79
#define _P7_D3_PT_7A_PORT_CMN_LWID_06_07_UV_OFFSET_L                0x7A
#define _P7_D3_PT_7B_PORT_CMN_RBUF_00_01_UV_OFFSET_L                0x7B
#define _P7_D3_PT_7C_PORT_CMN_RBUF_02_03_UV_OFFSET_L                0x7C
#define _P7_D3_PT_7D_PORT_CMN_RBUF_04_05_UV_OFFSET_L                0x7D
#define _P7_D3_PT_7E_PORT_CMN_RBUF_06_07_UV_OFFSET_L                0x7E
#define _P7_D3_PT_7F_PORT_CMN_LBUF_00_01_UV_OFFSET_L                0x7F
#define _P7_D3_PT_80_PORT_CMN_LBUF_02_03_UV_OFFSET_L                0x80
#define _P7_D3_PT_81_PORT_CMN_LBUF_04_05_UV_OFFSET_L                0x81
#define _P7_D3_PT_82_PORT_CMN_LBUF_06_07_UV_OFFSET_L                0x82
#define _P7_D3_PT_83_PORT_CMN_MST_WID_UMAX_L                        0x83
#define _P7_D3_PT_84_PORT_CMN_BUFFER_UMAX_L                         0x84
#define _P7_D3_PT_85_PORT_CMN_HUE_SET1_L                            0x85
#define _P7_D3_PT_86_PORT_CMN_HUE_SET0_L                            0x86
#define _P7_D3_PT_87_PORT_CMN_AXIS_DELY_L                           0x87


//--------------------------------------------------
// DCR Port Register (Page 7)
//--------------------------------------------------
#define _P7_D9_PT_00_DCR_THESHOLD1_1                                0x00
#define _P7_D9_PT_01_DCR_THESHOLD2_1                                0x01
#define _P7_D9_PT_02_DCR_ABOVE_TH1_NUM_2                            0x02
#define _P7_D9_PT_03_DCR_ABOVE_TH1_NUM_1                            0x03
#define _P7_D9_PT_04_DCR_ABOVE_TH1_NUM_0                            0x04
#define _P7_D9_PT_05_DCR_ABOVE_TH1_VAL_4                            0x05
#define _P7_D9_PT_06_DCR_ABOVE_TH1_VAL_3                            0x06
#define _P7_D9_PT_07_DCR_ABOVE_TH1_VAL_2                            0x07
#define _P7_D9_PT_08_DCR_ABOVE_TH1_VAL_1                            0x08
#define _P7_D9_PT_09_DCR_ABOVE_TH2_NUM_2                            0x09
#define _P7_D9_PT_0A_DCR_ABOVE_TH2_NUM_1                            0x0A
#define _P7_D9_PT_0B_DCR_ABOVE_TH2_NUM_0                            0x0B
#define _P7_D9_PT_0C_DCR_ABOVE_TH2_VAL_4                            0x0C
#define _P7_D9_PT_0D_DCR_ABOVE_TH2_VAL_3                            0x0D
#define _P7_D9_PT_0E_DCR_ABOVE_TH2_VAL_2                            0x0E
#define _P7_D9_PT_0F_DCR_ABOVE_TH2_VAL_1                            0x0F
#define _P7_D9_PT_10_DCR_HIGH_LV_NUM_R_1                            0x10
#define _P7_D9_PT_11_DCR_HIGH_LV_NUM_R_0                            0x11
#define _P7_D9_PT_12_DCR_LOW_LV_NUM_R_1                             0x12
#define _P7_D9_PT_13_DCR_LOW_LV_NUM_R_0                             0x13
#define _P7_D9_PT_14_DCR_HIGH_LV_VAL_R_1                            0x14
#define _P7_D9_PT_15_DCR_LOW_LV_VAL_R_1                             0x15
#define _P7_D9_PT_16_DCR_HIGH_LV_NUM_G_1                            0x16
#define _P7_D9_PT_17_DCR_HIGH_LV_NUM_G_0                            0x17
#define _P7_D9_PT_18_DCR_LOW_LV_NUM_G_1                             0x18
#define _P7_D9_PT_19_DCR_LOW_LV_NUM_G_0                             0x19
#define _P7_D9_PT_1A_DCR_HIGH_LV_VAL_G_1                            0x1A
#define _P7_D9_PT_1B_DCR_LOW_LV_VAL_G_1                             0x1B
#define _P7_D9_PT_1C_DCR_HIGH_LV_NUM_B_1                            0x1C
#define _P7_D9_PT_1D_DCR_HIGH_LV_NUM_B_0                            0x1D
#define _P7_D9_PT_1E_DCR_LOW_LV_NUM_B_1                             0x1E
#define _P7_D9_PT_1F_DCR_LOW_LV_NUM_B_0                             0x1F
#define _P7_D9_PT_20_DCR_HIGH_LV_VAL_B_1                            0x20
#define _P7_D9_PT_21_DCR_LOW_LV_VAL_B_1                             0x21
#define _P7_D9_PT_22_DCR_HIGH_LV_NUM_R_2                            0x22
#define _P7_D9_PT_23_DCR_LOW_LV_NUM_R_2                             0x23
#define _P7_D9_PT_24_DCR_HIGH_LV_NUM_G_2                            0x24
#define _P7_D9_PT_25_DCR_LOW_LV_NUM_G_2                             0x25
#define _P7_D9_PT_26_DCR_HIGH_LV_NUM_B_2                            0x26
#define _P7_D9_PT_27_DCR_LOW_LV_NUM_B_2                             0x27
#define _P7_D9_PT_28_DCR_Y_MAX_1                                    0x28
#define _P7_D9_PT_29_DCR_Y_MIN_1                                    0x29
#define _P7_D9_PT_2A_DCR_ABOVE_TH_VAL_5                             0x2A
#define _P7_D9_PT_2B_DCR_ABOVE_TH_VAL_0                             0x2B
#define _P7_D9_PT_2C_DCR_HIGH_LV_VAL_R_0                            0x2C
#define _P7_D9_PT_2D_DCR_LOW_LV_VAL_R_0                             0x2D
#define _P7_D9_PT_2E_DCR_HIGH_LV_VAL_G_0                            0x2E
#define _P7_D9_PT_2F_DCR_LOW_LV_VAL_G_0                             0x2F
#define _P7_D9_PT_30_DCR_HIGH_LV_VAL_B_0                            0x30
#define _P7_D9_PT_31_DCR_LOW_LV_VAL_B_0                             0x31
#define _P7_D9_PT_32_DCR_Y_MAX_0                                    0x32
#define _P7_D9_PT_33_DCR_Y_MIN_0                                    0x33
#define _P7_D9_PT_38_DCR_THESHOLD1_0                                0x38
#define _P7_D9_PT_39_DCR_THESHOLD2_0                                0x39


//--------------------------------------------------
// Embedded Timing Controller Port Register (Page 15)
//--------------------------------------------------
#define _P15_A4_PT_00_TC_CTRL0                                      0x00
#define _P15_A4_PT_01_TC_CTRL1                                      0x01
#define _P15_A4_PT_02_FLICK_CTRL0                                   0x02
#define _P15_A4_PT_03_FLICK_CTRL1                                   0x03
#define _P15_A4_PT_04_FLICK_CTRL2                                   0x04
#define _P15_A4_PT_05_FLICK_CTRL3                                   0x05
#define _P15_A4_PT_06_TC_CTRL2                                      0x06
#define _P15_A4_PT_07_TC_CTRL3                                      0x07
#define _P15_A4_PT_08_TC_CTRL4                                      0x08
#define _P15_A4_PT_09_TC_CTRL5                                      0x09
#define _P15_A4_PT_10_TC0_VS_MSB                                    0x10
#define _P15_A4_PT_11_TC0_VS_LSB                                    0x11
#define _P15_A4_PT_12_TC0_VE_MSB                                    0x12
#define _P15_A4_PT_13_TC0_VE_LSB                                    0x13
#define _P15_A4_PT_14_TC0_HS_MSB                                    0x14
#define _P15_A4_PT_15_TC0_HS_LSB                                    0x15
#define _P15_A4_PT_16_TC0_HE_MSB                                    0x16
#define _P15_A4_PT_17_TC0_HE_LSB                                    0x17
#define _P15_A4_PT_18_TC0_CTRL                                      0x18
#define _P15_A4_PT_19_TC0_RESERVE                                   0x19
#define _P15_A4_PT_20_TC1_VS_MSB                                    0x20
#define _P15_A4_PT_21_TC1_VS_LSB                                    0x21
#define _P15_A4_PT_22_TC1_VE_MSB                                    0x22
#define _P15_A4_PT_23_TC1_VE_LSB                                    0x23
#define _P15_A4_PT_24_TC1_HS_MSB                                    0x24
#define _P15_A4_PT_25_TC1_HS_LSB                                    0x25
#define _P15_A4_PT_26_TC1_HE_MSB                                    0x26
#define _P15_A4_PT_27_TC1_HE_LSB                                    0x27
#define _P15_A4_PT_28_TC1_CTRL                                      0x28
#define _P15_A4_PT_29_TC1_RESERVE                                   0x29
#define _P15_A4_PT_30_TC2_VS_MSB                                    0x30
#define _P15_A4_PT_31_TC2_VS_LSB                                    0x31
#define _P15_A4_PT_32_TC2_VE_MSB                                    0x32
#define _P15_A4_PT_33_TC2_VE_LSB                                    0x33
#define _P15_A4_PT_34_TC2_HS_MSB                                    0x34
#define _P15_A4_PT_35_TC2_HS_LSB                                    0x35
#define _P15_A4_PT_36_TC2_HE_MSB                                    0x36
#define _P15_A4_PT_37_TC2_HE_LSB                                    0x37
#define _P15_A4_PT_38_TC2_CTRL                                      0x38
#define _P15_A4_PT_39_TC2_RESERVE                                   0x39
#define _P15_A4_PT_40_TC3_VS_MSB                                    0x40
#define _P15_A4_PT_41_TC3_VS_LSB                                    0x41
#define _P15_A4_PT_42_TC3_VE_MSB                                    0x42
#define _P15_A4_PT_43_TC3_VE_LSB                                    0x43
#define _P15_A4_PT_44_TC3_HS_MSB                                    0x44
#define _P15_A4_PT_45_TC3_HS_LSB                                    0x45
#define _P15_A4_PT_46_TC3_HE_MSB                                    0x46
#define _P15_A4_PT_47_TC3_HE_LSB                                    0x47
#define _P15_A4_PT_48_TC3_CTRL                                      0x48
#define _P15_A4_PT_49_TC3_RESERVE                                   0x49
#define _P15_A4_PT_50_TC4_VS_MSB                                    0x50
#define _P15_A4_PT_51_TC4_VS_LSB                                    0x51
#define _P15_A4_PT_52_TC4_VE_MSB                                    0x52
#define _P15_A4_PT_53_TC4_VE_LSB                                    0x53
#define _P15_A4_PT_54_TC4_HS_MSB                                    0x54
#define _P15_A4_PT_55_TC4_HS_LSB                                    0x55
#define _P15_A4_PT_56_TC4_HE_MSB                                    0x56
#define _P15_A4_PT_57_TC4_HE_LSB                                    0x57
#define _P15_A4_PT_58_TC4_CTRL                                      0x58
#define _P15_A4_PT_59_TC4_RESERVE                                   0x59
#define _P15_A4_PT_60_TC5_VS_MSB                                    0x60
#define _P15_A4_PT_61_TC5_VS_LSB                                    0x61
#define _P15_A4_PT_62_TC5_VE_MSB                                    0x62
#define _P15_A4_PT_63_TC5_VE_LSB                                    0x63
#define _P15_A4_PT_64_TC5_HS_MSB                                    0x64
#define _P15_A4_PT_65_TC5_HS_LSB                                    0x65
#define _P15_A4_PT_66_TC5_HE_MSB                                    0x66
#define _P15_A4_PT_67_TC5_HE_LSB                                    0x67
#define _P15_A4_PT_68_TC5_CTRL                                      0x68
#define _P15_A4_PT_69_TC5_RESERVE                                   0x69
#define _P15_A4_PT_70_TC6_VS_MSB                                    0x70
#define _P15_A4_PT_71_TC6_VS_LSB                                    0x71
#define _P15_A4_PT_72_TC6_VE_MSB                                    0x72
#define _P15_A4_PT_73_TC6_VE_LSB                                    0x73
#define _P15_A4_PT_74_TC6_HS_MSB                                    0x74
#define _P15_A4_PT_75_TC6_HS_LSB                                    0x75
#define _P15_A4_PT_76_TC6_HE_MSB                                    0x76
#define _P15_A4_PT_77_TC6_HE_LSB                                    0x77
#define _P15_A4_PT_78_TC6_CTRL                                      0x78
#define _P15_A4_PT_79_TC6_RESERVE                                   0x79
#define _P15_A4_PT_80_TC7_VS_MSB                                    0x80
#define _P15_A4_PT_81_TC7_VS_LSB                                    0x81
#define _P15_A4_PT_82_TC7_VE_MSB                                    0x82
#define _P15_A4_PT_83_TC7_VE_LSB                                    0x83
#define _P15_A4_PT_84_TC7_HS_MSB                                    0x84
#define _P15_A4_PT_85_TC7_HS_LSB                                    0x85
#define _P15_A4_PT_86_TC7_HE_MSB                                    0x86
#define _P15_A4_PT_87_TC7_HE_LSB                                    0x87
#define _P15_A4_PT_88_TC7_CTRL                                      0x88
#define _P15_A4_PT_89_TC7_RESERVE                                   0x89
#define _P15_A4_PT_90_TC8_VS_MSB                                    0x90
#define _P15_A4_PT_91_TC8_VS_LSB                                    0x91
#define _P15_A4_PT_92_TC8_VE_MSB                                    0x92
#define _P15_A4_PT_93_TC8_VE_LSB                                    0x93
#define _P15_A4_PT_94_TC8_HS_MSB                                    0x94
#define _P15_A4_PT_95_TC8_HS_LSB                                    0x95
#define _P15_A4_PT_96_TC8_HE_MSB                                    0x96
#define _P15_A4_PT_97_TC8_HE_LSB                                    0x97
#define _P15_A4_PT_98_TC8_CTRL                                      0x98
#define _P15_A4_PT_99_TC8_RESERVE                                   0x99
#define _P15_A4_PT_A0_TC9_VS_MSB                                    0xA0
#define _P15_A4_PT_A1_TC9_VS_LSB                                    0xA1
#define _P15_A4_PT_A2_TC9_VE_MSB                                    0xA2
#define _P15_A4_PT_A3_TC9_VE_LSB                                    0xA3
#define _P15_A4_PT_A4_TC9_HS_MSB                                    0xA4
#define _P15_A4_PT_A5_TC9_HS_LSB                                    0xA5
#define _P15_A4_PT_A6_TC9_HE_MSB                                    0xA6
#define _P15_A4_PT_A7_TC9_HE_LSB                                    0xA7
#define _P15_A4_PT_A8_TC9_CTRL                                      0xA8
#define _P15_A4_PT_A9_TC9_RESERVE                                   0xA9
#define _P15_A4_PT_B0_TC10_VS_MSB                                   0xB0
#define _P15_A4_PT_B1_TC10_VS_LSB                                   0xB1
#define _P15_A4_PT_B2_TC10_VE_MSB                                   0xB2
#define _P15_A4_PT_B3_TC10_VE_LSB                                   0xB3
#define _P15_A4_PT_B4_TC10_HS_MSB                                   0xB4
#define _P15_A4_PT_B5_TC10_HS_LSB                                   0xB5
#define _P15_A4_PT_B6_TC10_HE_MSB                                   0xB6
#define _P15_A4_PT_B7_TC10_HE_LSB                                   0xB7
#define _P15_A4_PT_B8_TC10_CTRL                                     0xB8
#define _P15_A4_PT_B9_TC10_DOT_MASK                                 0xB9
#define _P15_A4_PT_BA_TC10_RESERVE                                  0xBA
#define _P15_A4_PT_C0_TC11_VS_MSB                                   0xC0
#define _P15_A4_PT_C1_TC11_VS_LSB                                   0xC1
#define _P15_A4_PT_C2_TC11_VE_MSB                                   0xC2
#define _P15_A4_PT_C3_TC11_VE_LSB                                   0xC3
#define _P15_A4_PT_C4_TC11_HS_MSB                                   0xC4
#define _P15_A4_PT_C5_TC11_HS_LSB                                   0xC5
#define _P15_A4_PT_C6_TC11_HE_MSB                                   0xC6
#define _P15_A4_PT_C7_TC11_HE_LSB                                   0xC7
#define _P15_A4_PT_C8_TC11_CTRL                                     0xC8
#define _P15_A4_PT_C9_TC11_DOT_MASK                                 0xC9
#define _P15_A4_PT_CA_TC11_RESERVE                                  0xCA
#define _P15_A4_PT_D0_TC12_VS_MSB                                   0xD0
#define _P15_A4_PT_D1_TC12_VS_LSB                                   0xD1
#define _P15_A4_PT_D2_TC12_VE_MSB                                   0xD2
#define _P15_A4_PT_D3_TC12_VE_LSB                                   0xD3
#define _P15_A4_PT_D4_TC12_HS_MSB                                   0xD4
#define _P15_A4_PT_D5_TC12_HS_LSB                                   0xD5
#define _P15_A4_PT_D6_TC12_HE_MSB                                   0xD6
#define _P15_A4_PT_D7_TC12_HE_LSB                                   0xD7
#define _P15_A4_PT_D8_TC12_CTRL                                     0xD8
#define _P15_A4_PT_D9_TC12_DOT_MASK                                 0xD9
#define _P15_A4_PT_DA_TC12_RESERVE                                  0xDA
#define _P15_A4_PT_E0_TC13_VS_MSB                                   0xE0
#define _P15_A4_PT_E1_TC13_VS_LSB                                   0xE1
#define _P15_A4_PT_E2_TC13_VE_MSB                                   0xE2
#define _P15_A4_PT_E3_TC13_VE_LSB                                   0xE3
#define _P15_A4_PT_E4_TC13_HS_MSB                                   0xE4
#define _P15_A4_PT_E5_TC13_HS_LSB                                   0xE5
#define _P15_A4_PT_E6_TC13_HE_MSB                                   0xE6
#define _P15_A4_PT_E7_TC13_HE_LSB                                   0xE7
#define _P15_A4_PT_E8_TC13_CTRL                                     0xE8
#define _P15_A4_PT_E9_TC13_DOT_MASK                                 0xE9
#define _P15_A4_PT_EA_TC13_RESERVE                                  0xEA


//--------------------------------------------------
// D2 CBUS MAC AD Port (Page 2A)
//--------------------------------------------------
#define _P2A_AD_PT_00_MSC_REG_00                                    0x00
#define _P2A_AD_PT_01_MSC_REG_01                                    0x01
#define _P2A_AD_PT_02_MSC_REG_02                                    0x02
#define _P2A_AD_PT_03_MSC_REG_03                                    0x03
#define _P2A_AD_PT_04_MSC_REG_04                                    0x04
#define _P2A_AD_PT_05_MSC_REG_05                                    0x05
#define _P2A_AD_PT_06_MSC_REG_06                                    0x06
#define _P2A_AD_PT_07_MSC_REG_07                                    0x07
#define _P2A_AD_PT_08_MSC_REG_08                                    0x08
#define _P2A_AD_PT_09_MSC_REG_09                                    0x09
#define _P2A_AD_PT_0A_MSC_REG_0A                                    0x0A
#define _P2A_AD_PT_0B_MSC_REG_0B                                    0x0B
#define _P2A_AD_PT_0C_MSC_REG_0C                                    0x0C
#define _P2A_AD_PT_0D_MSC_REG_0D                                    0x0D
#define _P2A_AD_PT_0E_MSC_REG_0E                                    0x0E
#define _P2A_AD_PT_0F_MSC_REG_0F                                    0x0F
#define _P2A_AD_PT_20_MSC_REG_20                                    0x20
#define _P2A_AD_PT_21_MSC_REG_21                                    0x21
#define _P2A_AD_PT_22_MSC_REG_22                                    0x22
#define _P2A_AD_PT_23_MSC_REG_23                                    0x23
#define _P2A_AD_PT_24_MSC_REG_24                                    0x24
#define _P2A_AD_PT_25_MSC_REG_25                                    0x25
#define _P2A_AD_PT_26_MSC_REG_26                                    0x26
#define _P2A_AD_PT_27_MSC_REG_27                                    0x27
#define _P2A_AD_PT_30_MSC_REG_30                                    0x30
#define _P2A_AD_PT_31_MSC_REG_31                                    0x31
#define _P2A_AD_PT_32_MSC_REG_32                                    0x32
#define _P2A_AD_PT_33_MSC_REG_33                                    0x33
#define _P2A_AD_PT_34_MSC_REG_34                                    0x34
#define _P2A_AD_PT_35_MSC_REG_35                                    0x35
#define _P2A_AD_PT_36_MSC_REG_36                                    0x36
#define _P2A_AD_PT_37_MSC_REG_37                                    0x37
#define _P2A_AD_PT_40_MSC_REG_40                                    0x40
#define _P2A_AD_PT_41_MSC_REG_41                                    0x41
#define _P2A_AD_PT_42_MSC_REG_42                                    0x42
#define _P2A_AD_PT_43_MSC_REG_43                                    0x43
#define _P2A_AD_PT_44_MSC_REG_44                                    0x44
#define _P2A_AD_PT_45_MSC_REG_45                                    0x45
#define _P2A_AD_PT_46_MSC_REG_46                                    0x46
#define _P2A_AD_PT_47_MSC_REG_47                                    0x47
#define _P2A_AD_PT_48_MSC_REG_48                                    0x48
#define _P2A_AD_PT_49_MSC_REG_49                                    0x49
#define _P2A_AD_PT_4A_MSC_REG_4A                                    0x4A
#define _P2A_AD_PT_4B_MSC_REG_4B                                    0x4B
#define _P2A_AD_PT_4C_MSC_REG_4C                                    0x4C
#define _P2A_AD_PT_4D_MSC_REG_4D                                    0x4D
#define _P2A_AD_PT_4E_MSC_REG_4E                                    0x4E
#define _P2A_AD_PT_4F_MSC_REG_4F                                    0x4F
#define _P2A_AD_PT_50_MSC_REG_50                                    0x50
#define _P2A_AD_PT_51_MSC_REG_51                                    0x51
#define _P2A_AD_PT_52_MSC_REG_52                                    0x52
#define _P2A_AD_PT_53_MSC_REG_53                                    0x53
#define _P2A_AD_PT_54_MSC_REG_54                                    0x54
#define _P2A_AD_PT_55_MSC_REG_55                                    0x55
#define _P2A_AD_PT_56_MSC_REG_56                                    0x56
#define _P2A_AD_PT_57_MSC_REG_57                                    0x57
#define _P2A_AD_PT_58_MSC_REG_58                                    0x58
#define _P2A_AD_PT_59_MSC_REG_59                                    0x59
#define _P2A_AD_PT_5A_MSC_REG_5A                                    0x5A
#define _P2A_AD_PT_5B_MSC_REG_5B                                    0x5B
#define _P2A_AD_PT_5C_MSC_REG_5C                                    0x5C
#define _P2A_AD_PT_5D_MSC_REG_5D                                    0x5D
#define _P2A_AD_PT_5E_MSC_REG_5E                                    0x5E
#define _P2A_AD_PT_5F_MSC_REG_5F                                    0x5F
#define _P2A_AD_PT_80_MSC_REG_80                                    0x80
#define _P2A_AD_PT_81_MSC_REG_81                                    0x81
#define _P2A_AD_PT_82_MSC_REG_82                                    0x82
#define _P2A_AD_PT_83_MSC_REG_83                                    0x83
#define _P2A_AD_PT_84_MSC_REG_84                                    0x84
#define _P2A_AD_PT_85_MSC_REG_85                                    0x85
#define _P2A_AD_PT_86_MSC_REG_86                                    0x86
#define _P2A_AD_PT_87_MSC_REG_87                                    0x87
#define _P2A_AD_PT_88_MSC_REG_88                                    0x88
#define _P2A_AD_PT_89_MSC_REG_89                                    0x89
#define _P2A_AD_PT_8A_MSC_REG_8A                                    0x8A
#define _P2A_AD_PT_8B_MSC_REG_8B                                    0x8B
#define _P2A_AD_PT_8C_MSC_REG_8C                                    0x8C
#define _P2A_AD_PT_8D_MSC_REG_8D                                    0x8D
#define _P2A_AD_PT_8E_MSC_REG_8E                                    0x8E
#define _P2A_AD_PT_8F_MSC_REG_8F                                    0x8F
#define _P2A_AD_PT_90_MSC_REG_90                                    0x90
#define _P2A_AD_PT_91_MSC_REG_91                                    0x91
#define _P2A_AD_PT_92_MSC_REG_92                                    0x92
#define _P2A_AD_PT_93_MSC_REG_93                                    0x93
#define _P2A_AD_PT_94_MSC_REG_94                                    0x94
#define _P2A_AD_PT_95_MSC_REG_95                                    0x95
#define _P2A_AD_PT_96_MSC_REG_96                                    0x96
#define _P2A_AD_PT_97_MSC_REG_97                                    0x97
#define _P2A_AD_PT_98_MSC_REG_98                                    0x98
#define _P2A_AD_PT_99_MSC_REG_99                                    0x99
#define _P2A_AD_PT_9A_MSC_REG_9A                                    0x9A
#define _P2A_AD_PT_9B_MSC_REG_9B                                    0x9B
#define _P2A_AD_PT_9C_MSC_REG_9C                                    0x9C
#define _P2A_AD_PT_9D_MSC_REG_9D                                    0x9D
#define _P2A_AD_PT_9E_MSC_REG_9E                                    0x9E
#define _P2A_AD_PT_9F_MSC_REG_9F                                    0x9F
#define _P2A_AD_PT_A0_MSC_REG_A0                                    0xA0
#define _P2A_AD_PT_A1_MSC_REG_A1                                    0xA1
#define _P2A_AD_PT_A2_MSC_REG_A2                                    0xA2
#define _P2A_AD_PT_A3_MSC_REG_A3                                    0xA3
#define _P2A_AD_PT_A4_MSC_REG_A4                                    0xA4
#define _P2A_AD_PT_A5_MSC_REG_A5                                    0xA5
#define _P2A_AD_PT_A6_MSC_REG_A6                                    0xA6
#define _P2A_AD_PT_A7_MSC_REG_A7                                    0xA7
#define _P2A_AD_PT_A8_MSC_REG_A8                                    0xA8
#define _P2A_AD_PT_A9_MSC_REG_A9                                    0xA9
#define _P2A_AD_PT_AA_MSC_REG_AA                                    0xAA
#define _P2A_AD_PT_AB_MSC_REG_AB                                    0xAB
#define _P2A_AD_PT_AC_MSC_REG_AC                                    0xAC
#define _P2A_AD_PT_AD_MSC_REG_AD                                    0xAD
#define _P2A_AD_PT_AE_MSC_REG_AE                                    0xAE
#define _P2A_AD_PT_AF_MSC_REG_AF                                    0xAF


//--------------------------------------------------
// D2 CBUS MAC FC Port (Page 2A)
//--------------------------------------------------
#define _P2A_FC_PT_00_MISC_CTRL_00                                  0x00
#define _P2A_FC_PT_01_MISC_CTRL_01                                  0x01
#define _P2A_FC_PT_02_MISC_CTRL_02                                  0x02
#define _P2A_FC_PT_03_MISC_CTRL_03                                  0x03
#define _P2A_FC_PT_04_MISC_CTRL_04                                  0x04
#define _P2A_FC_PT_08_MISC_CTRL_08                                  0x08
#define _P2A_FC_PT_09_MISC_CTRL_09                                  0x09
#define _P2A_FC_PT_0A_MISC_CTRL_0A                                  0x0A
#define _P2A_FC_PT_0B_MISC_CTRL_0B                                  0x0B
#define _P2A_FC_PT_0C_MISC_CTRL_0C                                  0x0C
#define _P2A_FC_PT_0D_MISC_CTRL_0D                                  0x0D
#define _P2A_FC_PT_0E_MISC_CTRL_0E                                  0x0E
#define _P2A_FC_PT_10_MISC_CTRL_10                                  0x10
#define _P2A_FC_PT_11_MISC_CTRL_11                                  0x11
#define _P2A_FC_PT_12_MISC_CTRL_12                                  0x12
#define _P2A_FC_PT_13_MISC_CTRL_13                                  0x13
#define _P2A_FC_PT_14_MISC_CTRL_14                                  0x14
#define _P2A_FC_PT_15_MISC_CTRL_15                                  0x15
#define _P2A_FC_PT_16_MISC_CTRL_16                                  0x16
#define _P2A_FC_PT_17_MISC_CTRL_17                                  0x17
#define _P2A_FC_PT_18_MISC_CTRL_18                                  0x18
#define _P2A_FC_PT_20_MISC_CTRL_20                                  0x20
#define _P2A_FC_PT_21_MISC_CTRL_21                                  0x21
#define _P2A_FC_PT_22_MISC_CTRL_22                                  0x22
#define _P2A_FC_PT_23_MISC_CTRL_23                                  0x23
#define _P2A_FC_PT_24_MISC_CTRL_24                                  0x24
#define _P2A_FC_PT_25_MISC_CTRL_25                                  0x25
#define _P2A_FC_PT_26_MISC_CTRL_26                                  0x26
#define _P2A_FC_PT_27_MISC_CTRL_27                                  0x27
#define _P2A_FC_PT_30_MISC_CTRL_30                                  0x30
#define _P2A_FC_PT_31_MISC_CTRL_31                                  0x31
#define _P2A_FC_PT_32_MISC_CTRL_32                                  0x32
#define _P2A_FC_PT_40_MISC_CTRL_40                                  0x40
#define _P2A_FC_PT_41_MISC_CTRL_41                                  0x41
#define _P2A_FC_PT_42_MISC_CTRL_42                                  0x42
#define _P2A_FC_PT_45_MISC_CTRL_43                                  0x45
#define _P2A_FC_PT_46_MISC_CTRL_44                                  0x46
#define _P2A_FC_PT_47_MISC_CTRL_45                                  0x47
#define _P2A_FC_PT_48_MISC_CTRL_46                                  0x48
#define _P2A_FC_PT_49_MISC_CTRL_47                                  0x49
#define _P2A_FC_PT_4A_MISC_CTRL_48                                  0x4A
#define _P2A_FC_PT_4B_MISC_CTRL_49                                  0x4B


//--------------------------------------------------
// M2 Scaling Down Control Port Register Part1 (Page 40)
//--------------------------------------------------
#define _P40_25_PT_00_V_SD_INIT_M2                                  0x00
#define _P40_25_PT_01_V_SD_FACTOR_H_M2                              0x01
#define _P40_25_PT_02_V_SD_FACTOR_M_M2                              0x02
#define _P40_25_PT_03_V_SD_FACTOR_L_M2                              0x03
#define _P40_25_PT_04_H_SD_INIT_M2                                  0x04
#define _P40_25_PT_05_H_SD_FACTOR_H_M2                              0x05
#define _P40_25_PT_06_H_SD_FACTOR_M_M2                              0x06
#define _P40_25_PT_07_H_SD_FACTOR_L_M2                              0x07
#define _P40_25_PT_08_H_SD_ACC_H_M2                                 0x08
#define _P40_25_PT_09_H_SD_ACC_M_M2                                 0x09
#define _P40_25_PT_0A_H_SD_ACC_WIDTH_H_M2                           0x0A
#define _P40_25_PT_0B_H_SD_ACC_WIDTH_L_M2                           0x0B
#define _P40_25_PT_0C_SD_FLAT_WIDTH_H_M2                            0x0C
#define _P40_25_PT_0D_SD_FLAT_WIDTH_L_M2                            0x0D
#define _P40_25_PT_0E_H_SD_ACC_L_M2                                 0x0E


//--------------------------------------------------
// M2 I Domain Pattern Generator (Page 40)
//--------------------------------------------------
#define _P40_25_PT_10_I_PG_CTRL_0_M2                                0x10
#define _P40_25_PT_11_I_PG_CTRL_1_M2                                0x11
#define _P40_25_PT_12_INITIAL_R_L_M2                                0x12
#define _P40_25_PT_13_INITIAL_G_L_M2                                0x13
#define _P40_25_PT_14_INITIAL_B_L_M2                                0x14
#define _P40_25_PT_15_INITIAL_RGB_M_M2                              0x15
#define _P40_25_PT_16_INITIAL_RGB_H_M2                              0x16
#define _P40_25_PT_17_PATTERN_RESET_M2                              0x17


//--------------------------------------------------
// M2 Scaling Down Control Port Register Part2 (Page 40)
//--------------------------------------------------
#define _P40_25_PT_36_SD_OUT_WID_M_M2                               0x36
#define _P40_25_PT_37_SD_OUT_WID_L_M2                               0x37
#define _P40_25_PT_38_SD_OUT_LEN_M_M2                               0x38
#define _P40_25_PT_39_SD_OUT_LEN_L_M2                               0x39
#define _P40_25_PT_40_V_SD_INIT_M_M2                                0x40
#define _P40_25_PT_41_V_SD_INIT_L_M2                                0x41
#define _P40_25_PT_42_V_SD_FACTOR_L1_M2                             0x42
#define _P40_25_PT_43_H_SD_INIT_M_M2                                0x43
#define _P40_25_PT_44_H_SD_INIT_L_M2                                0x44
#define _P40_25_PT_45_H_SD_INIT_H_M2                                0x45
#define _P40_25_PT_46_DUMMY_REGISTER1_M2                            0x46
#define _P40_25_PT_47_DUMMY_REGISTER2_M2                            0x47
#define _P40_25_PT_50_SD_BIST_CTRL0_M2                              0x50
#define _P40_25_PT_51_SD_BIST_CTRL1_M2                              0x51


//--------------------------------------------------
// M2 I Domain Pattern Generator Part2 (Page 40)
//--------------------------------------------------
#define _P40_25_PT_62_I_PG_R_CTRL_M2                                0x62
#define _P40_25_PT_63_I_PG_G_CTRL_M2                                0x63
#define _P40_25_PT_64_I_PG_B_CTRL_M2                                0x64
#define _P40_25_PT_65_I_PG_R_INITIAL_M2                             0x65
#define _P40_25_PT_66_I_PG_G_INITIAL_M2                             0x66
#define _P40_25_PT_67_I_PG_B_INITIAL_M2                             0x67
#define _P40_25_PT_68_I_PG_PIXEL_DELTA_H_M2                         0x68
#define _P40_25_PT_69_I_PG_LINE_DELTA_H_M2                          0x69
#define _P40_25_PT_6A_I_PG_PIXEL_STEP_H_M2                          0x6A
#define _P40_25_PT_6B_I_PG_LINE_STEP_H_M2                           0x6B
#define _P40_25_PT_6C_I_PG_DELTA_H_STEP_M_M2                        0x6C
#define _P40_25_PT_6D_I_PG_STEP_L_M2                                0x6D
#define _P40_25_PT_6E_I_PG_INITIAL_M_STEP_L_M2                      0x6E
#define _P40_25_PT_6F_I_PG_INITIAL_L_CTRL_M2                        0x6F
#define _P40_25_PT_70_I_PG_DELTA_L_M2                               0x70
#define _P40_25_PT_71_I_PG_RESERVED                                 0x71
#define _P40_25_PT_72_I_PG_DDR_TOGGLE_CONTROL_M2                    0x72
#define _P40_25_PT_73_I_PG_DDR_INITIAL_VALUE0_M2                    0x73
#define _P40_25_PT_74_I_PG_DDR_INITIAL_VALUE1_M2                    0x74
#define _P40_25_PT_75_I_PG_DDR_INITIAL_VALUE2_M2                    0x75
#define _P40_25_PT_76_I_PG_DDR_INITIAL_VALUE3_M2                    0x76


//--------------------------------------------------
// D3 CBUS MAC AD Port (Page 68)
//--------------------------------------------------
#define _P68_AD_PT_00_MSC_REG_00                                    0x00
#define _P68_AD_PT_01_MSC_REG_01                                    0x01
#define _P68_AD_PT_02_MSC_REG_02                                    0x02
#define _P68_AD_PT_03_MSC_REG_03                                    0x03
#define _P68_AD_PT_04_MSC_REG_04                                    0x04
#define _P68_AD_PT_05_MSC_REG_05                                    0x05
#define _P68_AD_PT_06_MSC_REG_06                                    0x06
#define _P68_AD_PT_07_MSC_REG_07                                    0x07
#define _P68_AD_PT_08_MSC_REG_08                                    0x08
#define _P68_AD_PT_09_MSC_REG_09                                    0x09
#define _P68_AD_PT_0A_MSC_REG_0A                                    0x0A
#define _P68_AD_PT_0B_MSC_REG_0B                                    0x0B
#define _P68_AD_PT_0C_MSC_REG_0C                                    0x0C
#define _P68_AD_PT_0D_MSC_REG_0D                                    0x0D
#define _P68_AD_PT_0E_MSC_REG_0E                                    0x0E
#define _P68_AD_PT_0F_MSC_REG_0F                                    0x0F
#define _P68_AD_PT_20_MSC_REG_20                                    0x20
#define _P68_AD_PT_21_MSC_REG_21                                    0x21
#define _P68_AD_PT_22_MSC_REG_22                                    0x22
#define _P68_AD_PT_23_MSC_REG_23                                    0x23
#define _P68_AD_PT_24_MSC_REG_24                                    0x24
#define _P68_AD_PT_25_MSC_REG_25                                    0x25
#define _P68_AD_PT_26_MSC_REG_26                                    0x26
#define _P68_AD_PT_27_MSC_REG_27                                    0x27
#define _P68_AD_PT_30_MSC_REG_30                                    0x30
#define _P68_AD_PT_31_MSC_REG_31                                    0x31
#define _P68_AD_PT_32_MSC_REG_32                                    0x32
#define _P68_AD_PT_33_MSC_REG_33                                    0x33
#define _P68_AD_PT_34_MSC_REG_34                                    0x34
#define _P68_AD_PT_35_MSC_REG_35                                    0x35
#define _P68_AD_PT_36_MSC_REG_36                                    0x36
#define _P68_AD_PT_37_MSC_REG_37                                    0x37
#define _P68_AD_PT_40_MSC_REG_40                                    0x40
#define _P68_AD_PT_41_MSC_REG_41                                    0x41
#define _P68_AD_PT_42_MSC_REG_42                                    0x42
#define _P68_AD_PT_43_MSC_REG_43                                    0x43
#define _P68_AD_PT_44_MSC_REG_44                                    0x44
#define _P68_AD_PT_45_MSC_REG_45                                    0x45
#define _P68_AD_PT_46_MSC_REG_46                                    0x46
#define _P68_AD_PT_47_MSC_REG_47                                    0x47
#define _P68_AD_PT_48_MSC_REG_48                                    0x48
#define _P68_AD_PT_49_MSC_REG_49                                    0x49
#define _P68_AD_PT_4A_MSC_REG_4A                                    0x4A
#define _P68_AD_PT_4B_MSC_REG_4B                                    0x4B
#define _P68_AD_PT_4C_MSC_REG_4C                                    0x4C
#define _P68_AD_PT_4D_MSC_REG_4D                                    0x4D
#define _P68_AD_PT_4E_MSC_REG_4E                                    0x4E
#define _P68_AD_PT_4F_MSC_REG_4F                                    0x4F
#define _P68_AD_PT_50_MSC_REG_50                                    0x50
#define _P68_AD_PT_51_MSC_REG_51                                    0x51
#define _P68_AD_PT_52_MSC_REG_52                                    0x52
#define _P68_AD_PT_53_MSC_REG_53                                    0x53
#define _P68_AD_PT_54_MSC_REG_54                                    0x54
#define _P68_AD_PT_55_MSC_REG_55                                    0x55
#define _P68_AD_PT_56_MSC_REG_56                                    0x56
#define _P68_AD_PT_57_MSC_REG_57                                    0x57
#define _P68_AD_PT_58_MSC_REG_58                                    0x58
#define _P68_AD_PT_59_MSC_REG_59                                    0x59
#define _P68_AD_PT_5A_MSC_REG_5A                                    0x5A
#define _P68_AD_PT_5B_MSC_REG_5B                                    0x5B
#define _P68_AD_PT_5C_MSC_REG_5C                                    0x5C
#define _P68_AD_PT_5D_MSC_REG_5D                                    0x5D
#define _P68_AD_PT_5E_MSC_REG_5E                                    0x5E
#define _P68_AD_PT_5F_MSC_REG_5F                                    0x5F
#define _P68_AD_PT_80_MSC_REG_80                                    0x80
#define _P68_AD_PT_81_MSC_REG_81                                    0x81
#define _P68_AD_PT_82_MSC_REG_82                                    0x82
#define _P68_AD_PT_83_MSC_REG_83                                    0x83
#define _P68_AD_PT_84_MSC_REG_84                                    0x84
#define _P68_AD_PT_85_MSC_REG_85                                    0x85
#define _P68_AD_PT_86_MSC_REG_86                                    0x86
#define _P68_AD_PT_87_MSC_REG_87                                    0x87
#define _P68_AD_PT_88_MSC_REG_88                                    0x88
#define _P68_AD_PT_89_MSC_REG_89                                    0x89
#define _P68_AD_PT_8A_MSC_REG_8A                                    0x8A
#define _P68_AD_PT_8B_MSC_REG_8B                                    0x8B
#define _P68_AD_PT_8C_MSC_REG_8C                                    0x8C
#define _P68_AD_PT_8D_MSC_REG_8D                                    0x8D
#define _P68_AD_PT_8E_MSC_REG_8E                                    0x8E
#define _P68_AD_PT_8F_MSC_REG_8F                                    0x8F
#define _P68_AD_PT_90_MSC_REG_90                                    0x90
#define _P68_AD_PT_91_MSC_REG_91                                    0x91
#define _P68_AD_PT_92_MSC_REG_92                                    0x92
#define _P68_AD_PT_93_MSC_REG_93                                    0x93
#define _P68_AD_PT_94_MSC_REG_94                                    0x94
#define _P68_AD_PT_95_MSC_REG_95                                    0x95
#define _P68_AD_PT_96_MSC_REG_96                                    0x96
#define _P68_AD_PT_97_MSC_REG_97                                    0x97
#define _P68_AD_PT_98_MSC_REG_98                                    0x98
#define _P68_AD_PT_99_MSC_REG_99                                    0x99
#define _P68_AD_PT_9A_MSC_REG_9A                                    0x9A
#define _P68_AD_PT_9B_MSC_REG_9B                                    0x9B
#define _P68_AD_PT_9C_MSC_REG_9C                                    0x9C
#define _P68_AD_PT_9D_MSC_REG_9D                                    0x9D
#define _P68_AD_PT_9E_MSC_REG_9E                                    0x9E
#define _P68_AD_PT_9F_MSC_REG_9F                                    0x9F
#define _P68_AD_PT_A0_MSC_REG_A0                                    0xA0
#define _P68_AD_PT_A1_MSC_REG_A1                                    0xA1
#define _P68_AD_PT_A2_MSC_REG_A2                                    0xA2
#define _P68_AD_PT_A3_MSC_REG_A3                                    0xA3
#define _P68_AD_PT_A4_MSC_REG_A4                                    0xA4
#define _P68_AD_PT_A5_MSC_REG_A5                                    0xA5
#define _P68_AD_PT_A6_MSC_REG_A6                                    0xA6
#define _P68_AD_PT_A7_MSC_REG_A7                                    0xA7
#define _P68_AD_PT_A8_MSC_REG_A8                                    0xA8
#define _P68_AD_PT_A9_MSC_REG_A9                                    0xA9
#define _P68_AD_PT_AA_MSC_REG_AA                                    0xAA
#define _P68_AD_PT_AB_MSC_REG_AB                                    0xAB
#define _P68_AD_PT_AC_MSC_REG_AC                                    0xAC
#define _P68_AD_PT_AD_MSC_REG_AD                                    0xAD
#define _P68_AD_PT_AE_MSC_REG_AE                                    0xAE
#define _P68_AD_PT_AF_MSC_REG_AF                                    0xAF


//--------------------------------------------------
// D3 CBUS MAC FC Port (Page 68)
//--------------------------------------------------
#define _P68_FC_PT_00_MISC_CTRL_00                                  0x00
#define _P68_FC_PT_01_MISC_CTRL_01                                  0x01
#define _P68_FC_PT_02_MISC_CTRL_02                                  0x02
#define _P68_FC_PT_03_MISC_CTRL_03                                  0x03
#define _P68_FC_PT_04_MISC_CTRL_04                                  0x04
#define _P68_FC_PT_08_MISC_CTRL_08                                  0x08
#define _P68_FC_PT_09_MISC_CTRL_09                                  0x09
#define _P68_FC_PT_0A_MISC_CTRL_0A                                  0x0A
#define _P68_FC_PT_0B_MISC_CTRL_0B                                  0x0B
#define _P68_FC_PT_0C_MISC_CTRL_0C                                  0x0C
#define _P68_FC_PT_0D_MISC_CTRL_0D                                  0x0D
#define _P68_FC_PT_0E_MISC_CTRL_0E                                  0x0E
#define _P68_FC_PT_10_MISC_CTRL_10                                  0x10
#define _P68_FC_PT_11_MISC_CTRL_11                                  0x11
#define _P68_FC_PT_12_MISC_CTRL_12                                  0x12
#define _P68_FC_PT_13_MISC_CTRL_13                                  0x13
#define _P68_FC_PT_14_MISC_CTRL_14                                  0x14
#define _P68_FC_PT_15_MISC_CTRL_15                                  0x15
#define _P68_FC_PT_16_MISC_CTRL_16                                  0x16
#define _P68_FC_PT_17_MISC_CTRL_17                                  0x17
#define _P68_FC_PT_18_MISC_CTRL_18                                  0x18
#define _P68_FC_PT_20_MISC_CTRL_20                                  0x20
#define _P68_FC_PT_21_MISC_CTRL_21                                  0x21
#define _P68_FC_PT_22_MISC_CTRL_22                                  0x22
#define _P68_FC_PT_23_MISC_CTRL_23                                  0x23
#define _P68_FC_PT_24_MISC_CTRL_24                                  0x24
#define _P68_FC_PT_25_MISC_CTRL_25                                  0x25
#define _P68_FC_PT_26_MISC_CTRL_26                                  0x26
#define _P68_FC_PT_27_MISC_CTRL_27                                  0x27
#define _P68_FC_PT_30_MISC_CTRL_30                                  0x30
#define _P68_FC_PT_31_MISC_CTRL_31                                  0x31
#define _P68_FC_PT_32_MISC_CTRL_32                                  0x32
#define _P68_FC_PT_40_MISC_CTRL_40                                  0x40
#define _P68_FC_PT_41_MISC_CTRL_41                                  0x41
#define _P68_FC_PT_42_MISC_CTRL_42                                  0x42
#define _P68_FC_PT_45_MISC_CTRL_43                                  0x45
#define _P68_FC_PT_46_MISC_CTRL_44                                  0x46
#define _P68_FC_PT_47_MISC_CTRL_45                                  0x47
#define _P68_FC_PT_48_MISC_CTRL_46                                  0x48
#define _P68_FC_PT_49_MISC_CTRL_47                                  0x49
#define _P68_FC_PT_4A_MISC_CTRL_48                                  0x4A
#define _P68_FC_PT_4B_MISC_CTRL_49                                  0x4B


//--------------------------------------------------
// D2 Port HDMI2.0 Function SCDC Port Register(Page 71)
//--------------------------------------------------
#define _P71_3A_PT_01_PORT_PAGE71_HDMI_SCDC_01                      0x01
#define _P71_3A_PT_02_PORT_PAGE71_HDMI_SCDC_02                      0x02
#define _P71_3A_PT_10_PORT_PAGE71_HDMI_SCDC_10                      0x10
#define _P71_3A_PT_11_PORT_PAGE71_HDMI_SCDC_11                      0x11
#define _P71_3A_PT_20_PORT_PAGE71_HDMI_SCDC_20                      0x20
#define _P71_3A_PT_21_PORT_PAGE71_HDMI_SCDC_21                      0x21
#define _P71_3A_PT_30_PORT_PAGE71_HDMI_SCDC_30                      0x30
#define _P71_3A_PT_40_PORT_PAGE71_HDMI_SCDC_40                      0x40
#define _P71_3A_PT_41_PORT_PAGE71_HDMI_SCDC_41                      0x41
#define _P71_3A_PT_50_PORT_PAGE71_HDMI_SCDC_50                      0x50
#define _P71_3A_PT_51_PORT_PAGE71_HDMI_SCDC_51                      0x51
#define _P71_3A_PT_52_PORT_PAGE71_HDMI_SCDC_52                      0x52
#define _P71_3A_PT_53_PORT_PAGE71_HDMI_SCDC_53                      0x53
#define _P71_3A_PT_54_PORT_PAGE71_HDMI_SCDC_54                      0x54
#define _P71_3A_PT_55_PORT_PAGE71_HDMI_SCDC_55                      0x55
#define _P71_3A_PT_56_PORT_PAGE71_HDMI_SCDC_56                      0x56
#define _P71_3A_PT_C0_PORT_PAGE71_HDMI_SCDC_C0                      0xC0
#define _P71_3A_PT_D0_PORT_PAGE71_HDMI_SCDC_D0                      0xD0
#define _P71_3A_PT_D1_PORT_PAGE71_HDMI_SCDC_D1                      0xD1
#define _P71_3A_PT_D2_PORT_PAGE71_HDMI_SCDC_D2                      0xD2
#define _P71_3A_PT_D3_PORT_PAGE71_HDMI_SCDC_D3                      0xD3
#define _P71_3A_PT_D4_PORT_PAGE71_HDMI_SCDC_D4                      0xD4
#define _P71_3A_PT_D5_PORT_PAGE71_HDMI_SCDC_D5                      0xD5
#define _P71_3A_PT_D6_PORT_PAGE71_HDMI_SCDC_D6                      0xD6
#define _P71_3A_PT_D7_PORT_PAGE71_HDMI_SCDC_D7                      0xD7
#define _P71_3A_PT_D8_PORT_PAGE71_HDMI_SCDC_D8                      0xD8
#define _P71_3A_PT_D9_PORT_PAGE71_HDMI_SCDC_D9                      0xD9
#define _P71_3A_PT_DA_PORT_PAGE71_HDMI_SCDC_DA                      0xDA
#define _P71_3A_PT_DB_PORT_PAGE71_HDMI_SCDC_DB                      0xDB
#define _P71_3A_PT_DC_PORT_PAGE71_HDMI_SCDC_DC                      0xDC
#define _P71_3A_PT_DD_PORT_PAGE71_HDMI_SCDC_DD                      0xDD
#define _P71_3A_PT_DE_PORT_PAGE71_HDMI_SCDC_DE                      0xDE
#define _P71_3A_PT_DF_PORT_PAGE71_HDMI_SCDC_DF                      0xDF
#define _P71_3A_PT_E0_PORT_PAGE71_HDMI_SCDC_E0                      0xE0
#define _P71_3A_PT_E1_PORT_PAGE71_HDMI_SCDC_E1                      0xE1
#define _P71_3A_PT_E2_PORT_PAGE71_HDMI_SCDC_E2                      0xE2
#define _P71_3A_PT_E3_PORT_PAGE71_HDMI_SCDC_E3                      0xE3
#define _P71_3A_PT_E4_PORT_PAGE71_HDMI_SCDC_E4                      0xE4
#define _P71_3A_PT_E5_PORT_PAGE71_HDMI_SCDC_E5                      0xE5
#define _P71_3A_PT_E6_PORT_PAGE71_HDMI_SCDC_E6                      0xE6
#define _P71_3A_PT_E7_PORT_PAGE71_HDMI_SCDC_E7                      0xE7
#define _P71_3A_PT_E8_PORT_PAGE71_HDMI_SCDC_E8                      0xE8
#define _P71_3A_PT_E9_PORT_PAGE71_HDMI_SCDC_E9                      0xE9
#define _P71_3A_PT_EA_PORT_PAGE71_HDMI_SCDC_EA                      0xEA
#define _P71_3A_PT_EB_PORT_PAGE71_HDMI_SCDC_EB                      0xEB
#define _P71_3A_PT_EC_PORT_PAGE71_HDMI_SCDC_EC                      0xEC
#define _P71_3A_PT_ED_PORT_PAGE71_HDMI_SCDC_ED                      0xED
#define _P71_3A_PT_EE_PORT_PAGE71_HDMI_SCDC_EE                      0xEE
#define _P71_3A_PT_EF_PORT_PAGE71_HDMI_SCDC_EF                      0xEF
#define _P71_3A_PT_F0_PORT_PAGE71_HDMI_SCDC_F0                      0xF0
#define _P71_3A_PT_F1_PORT_PAGE71_HDMI_SCDC_F1                      0xF1
#define _P71_3A_PT_F2_PORT_PAGE71_HDMI_SCDC_F2                      0xF2
#define _P71_3A_PT_F3_PORT_PAGE71_HDMI_SCDC_F3                      0xF3
#define _P71_3A_PT_F4_PORT_PAGE71_HDMI_SCDC_F4                      0xF4
#define _P71_3A_PT_F5_PORT_PAGE71_HDMI_SCDC_F5                      0xF5
#define _P71_3A_PT_F6_PORT_PAGE71_HDMI_SCDC_F6                      0xF6
#define _P71_3A_PT_F7_PORT_PAGE71_HDMI_SCDC_F7                      0xF7
#define _P71_3A_PT_F8_PORT_PAGE71_HDMI_SCDC_F8                      0xF8
#define _P71_3A_PT_F9_PORT_PAGE71_HDMI_SCDC_F9                      0xF9
#define _P71_3A_PT_FA_PORT_PAGE71_HDMI_SCDC_FA                      0xFA
#define _P71_3A_PT_FB_PORT_PAGE71_HDMI_SCDC_FB                      0xFB
#define _P71_3A_PT_FC_PORT_PAGE71_HDMI_SCDC_FC                      0xFC
#define _P71_3A_PT_FD_PORT_PAGE71_HDMI_SCDC_FD                      0xFD
#define _P71_3A_PT_FE_PORT_PAGE71_HDMI_SCDC_FE                      0xFE
#define _P71_3A_PT_FF_PORT_PAGE71_HDMI_SCDC_FF                      0xFF


//--------------------------------------------------
// D2 Port Overall HDMI System Function Block HDCP Port Register (Page 71)
//--------------------------------------------------
#define _P71_C4_PT_00_PORT_PAGE71_BKSV0                             0x00
#define _P71_C4_PT_01_PORT_PAGE71_BKSV1                             0x01
#define _P71_C4_PT_02_PORT_PAGE71_BKSV2                             0x02
#define _P71_C4_PT_03_PORT_PAGE71_BKSV3                             0x03
#define _P71_C4_PT_04_PORT_PAGE71_BKSV4                             0x04
#define _P71_C4_PT_08_PORT_PAGE71_RI0                               0x08
#define _P71_C4_PT_09_PORT_PAGE71_RI1                               0x09
#define _P71_C4_PT_0A_PORT_PAGE71_PJ                                0x0A
#define _P71_C4_PT_10_PORT_PAGE71_AKSV0                             0x10
#define _P71_C4_PT_11_PORT_PAGE71_AKSV1                             0x11
#define _P71_C4_PT_12_PORT_PAGE71_AKSV2                             0x12
#define _P71_C4_PT_13_PORT_PAGE71_AKSV3                             0x13
#define _P71_C4_PT_14_PORT_PAGE71_AKSV4                             0x14
#define _P71_C4_PT_15_PORT_PAGE71_AINFO                             0x15
#define _P71_C4_PT_18_PORT_PAGE71_AN0                               0x18
#define _P71_C4_PT_19_PORT_PAGE71_AN1                               0x19
#define _P71_C4_PT_1A_PORT_PAGE71_AN2                               0x1A
#define _P71_C4_PT_1B_PORT_PAGE71_AN3                               0x1B
#define _P71_C4_PT_1C_PORT_PAGE71_AN4                               0x1C
#define _P71_C4_PT_1D_PORT_PAGE71_AN5                               0x1D
#define _P71_C4_PT_1E_PORT_PAGE71_AN6                               0x1E
#define _P71_C4_PT_1F_PORT_PAGE71_AN7                               0x1F
#define _P71_C4_PT_40_PORT_PAGE71_BCAPS                             0x40
#define _P71_C4_PT_42_PORT_PAGE71_BSTATUS                           0x42
#define _P71_C4_PT_43_PORT_PAGE71_KSV_FIFO                          0x43
#define _P71_C4_PT_50_PORT_PAGE71_HDCP2_VER                         0x50
#define _P71_C4_PT_60_PORT_PAGE71_HDCP2_WR_MSG                      0x60
#define _P71_C4_PT_70_PORT_PAGE71_HDCP2_STATUS1                     0x70
#define _P71_C4_PT_71_PORT_PAGE71_HDCP2_STATUS2                     0x71
#define _P71_C4_PT_80_PORT_PAGE71_HDCP2_RDMSG                       0x80
#define _P71_C4_PT_C0_PORT_PAGE71_HDCP_FCR                          0xC0
#define _P71_C4_PT_C1_PORT_PAGE71_HDCP_SIR                          0xC1
#define _P71_C4_PT_C2_PORT_PAGE71_HDCP_SLAVE_ADD                    0xC2


//--------------------------------------------------
// D2 Port Overall HDMI System Function Block Video Port Register (Page 71)
//--------------------------------------------------
#define _P71_CA_PT_00_PORT_PAGE71_HDMI_SCR                          0x00
#define _P71_CA_PT_01_PORT_PAGE71_HDMI_N_VAL                        0x01
#define _P71_CA_PT_02_PORT_PAGE71_HDMI_BCHCR                        0x02
#define _P71_CA_PT_03_PORT_PAGE71_HDMI_AFCR                         0x03
#define _P71_CA_PT_04_PORT_PAGE71_HDMI_AFSR                         0x04
#define _P71_CA_PT_05_PORT_PAGE71_HDMI_MAGCR1                       0x05
#define _P71_CA_PT_06_PORT_PAGE71_HDMI_MAGCR2                       0x06
#define _P71_CA_PT_07_PORT_PAGE71_HDMI_MAG_M_FINAL                  0x07
#define _P71_CA_PT_08_PORT_PAGE71_HDMI_MAG_L_FINAL                  0x08
#define _P71_CA_PT_09_PORT_PAGE71_HDMI_MAG_R_FINAL                  0x09
#define _P71_CA_PT_0A_PORT_PAGE71_AUDIO_LD_P_TIME_M                 0x0A
#define _P71_CA_PT_0B_PORT_PAGE71_AUDIO_LD_P_TIME_N                 0x0B
#define _P71_CA_PT_0C_PORT_PAGE71_ZCD_CTRL                          0x0C
#define _P71_CA_PT_0D_PORT_PAGE71_ZCD_TIMEOUT                       0x0D
#define _P71_CA_PT_0E_PORT_PAGE71_ZCD_STATUS                        0x0E
#define _P71_CA_PT_10_PORT_PAGE71_HDMI_CMCR                         0x10
#define _P71_CA_PT_11_PORT_PAGE71_HDMI_MCAPR                        0x11
#define _P71_CA_PT_12_PORT_PAGE71_HDMI_SCAPR                        0x12
#define _P71_CA_PT_13_PORT_PAGE71_HDMI_DCAPR0                       0x13
#define _P71_CA_PT_14_PORT_PAGE71_HDMI_DCAPR1                       0x14
#define _P71_CA_PT_15_PORT_PAGE71_HDMI_PSCR                         0x15
#define _P71_CA_PT_16_PORT_PAGE71_HDMI_FDDR                         0x16
#define _P71_CA_PT_17_PORT_PAGE71_HDMI_FDDF                         0x17
#define _P71_CA_PT_18_PORT_PAGE71_HDMI_MFDDR                        0x18
#define _P71_CA_PT_19_PORT_PAGE71_HDMI_MFDDF                        0x19
#define _P71_CA_PT_1A_PORT_PAGE71_HDMI_FTR                          0x1A
#define _P71_CA_PT_1B_PORT_PAGE71_HDMI_FBR                          0x1B
#define _P71_CA_PT_1C_PORT_PAGE71_HDMI_ICPSNCR0                     0x1C
#define _P71_CA_PT_1D_PORT_PAGE71_HDMI_ICPSNCR1                     0x1D
#define _P71_CA_PT_1E_PORT_PAGE71_HDMI_PCPSNCR0                     0x1E
#define _P71_CA_PT_1F_PORT_PAGE71_HDMI_PCPSNCR1                     0x1F
#define _P71_CA_PT_20_PORT_PAGE71_HDMI_ICTPSR0                      0x20
#define _P71_CA_PT_21_PORT_PAGE71_HDMI_ICTPSR1                      0x21
#define _P71_CA_PT_22_PORT_PAGE71_HDMI_PCTPSR0                      0x22
#define _P71_CA_PT_23_PORT_PAGE71_HDMI_PCTPSR1                      0x23
#define _P71_CA_PT_24_PORT_PAGE71_HDMI_ICBPSR0                      0x24
#define _P71_CA_PT_25_PORT_PAGE71_HDMI_ICBPSR1                      0x25
#define _P71_CA_PT_26_PORT_PAGE71_HDMI_PCBPSR0                      0x26
#define _P71_CA_PT_27_PORT_PAGE71_HDMI_PCBPSR1                      0x27
#define _P71_CA_PT_28_PORT_PAGE71_HDMI_NTX1024TR0                   0x28
#define _P71_CA_PT_29_PORT_PAGE71_HDMI_NTX1024TR1                   0x29
#define _P71_CA_PT_2A_PORT_PAGE71_HDMI_STBPR                        0x2A
#define _P71_CA_PT_2B_PORT_PAGE71_HDMI_NCPER                        0x2B
#define _P71_CA_PT_2C_PORT_PAGE71_HDMI_PETR                         0x2C
#define _P71_CA_PT_2D_PORT_PAGE71_HDMI_AAPNR                        0x2D
#define _P71_CA_PT_2E_PORT_PAGE71_HDMI_APDMCR                       0x2E
#define _P71_CA_PT_30_PORT_PAGE71_HDMI_AVMCR                        0x30
#define _P71_CA_PT_31_PORT_PAGE71_HDMI_WDCR0                        0x31
#define _P71_CA_PT_32_PORT_PAGE71_HDMI_WDCR1                        0x32
#define _P71_CA_PT_33_PORT_PAGE71_HDMI_WDCR2                        0x33
#define _P71_CA_PT_34_PORT_PAGE71_HDMI_DBCR                         0x34
#define _P71_CA_PT_35_PORT_PAGE71_HDMI_APTMCR0                      0x35
#define _P71_CA_PT_36_PORT_PAGE71_HDMI_APTMCR1                      0x36
#define _P71_CA_PT_38_PORT_PAGE71_HDMI_DPCR0                        0x38
#define _P71_CA_PT_39_PORT_PAGE71_HDMI_DPCR1                        0x39
#define _P71_CA_PT_3A_PORT_PAGE71_HDMI_DPCR2                        0x3A
#define _P71_CA_PT_3B_PORT_PAGE71_HDMI_DPCR3                        0x3B
#define _P71_CA_PT_3C_PORT_PAGE71_HDMI_SUMCM                        0x3C
#define _P71_CA_PT_3D_PORT_PAGE71_HDMI_SUMCL                        0x3D
#define _P71_CA_PT_3E_PORT_PAGE71_DPLL_M_N_MSB                      0x3E
#define _P71_CA_PT_3F_PORT_PAGE71_DPLL_LDO                          0x3F
#define _P71_CA_PT_40_PORT_PAGE71_HDMI_AWDSR                        0x40
#define _P71_CA_PT_41_PORT_PAGE71_HDMI_VWDSR                        0x41
#define _P71_CA_PT_42_PORT_PAGE71_HDMI_PAMICR                       0x42
#define _P71_CA_PT_43_PORT_PAGE71_HDMI_PTRSV0                       0x43
#define _P71_CA_PT_44_PORT_PAGE71_HDMI_PTRSV1                       0x44
#define _P71_CA_PT_45_PORT_PAGE71_HDMI_PVGCR0                       0x45
#define _P71_CA_PT_46_PORT_PAGE71_HDMI_PVGCR1                       0x46
#define _P71_CA_PT_47_PORT_PAGE71_HDMI_PVGCR2                       0x47
#define _P71_CA_PT_48_PORT_PAGE71_HDMI_PVSR0                        0x48
#define _P71_CA_PT_49_PORT_PAGE71_HDMI_PVSR1                        0x49
#define _P71_CA_PT_4A_PORT_PAGE71_HDMI_PVSR2                        0x4A
#define _P71_CA_PT_50_PORT_PAGE71_HDMI_VCR                          0x50
#define _P71_CA_PT_51_PORT_PAGE71_HDMI_ACRCR                        0x51
#define _P71_CA_PT_52_PORT_PAGE71_HDMI_ACRSR0                       0x52
#define _P71_CA_PT_53_PORT_PAGE71_HDMI_ACRSR1                       0x53
#define _P71_CA_PT_54_PORT_PAGE71_HDMI_ACRSR2                       0x54
#define _P71_CA_PT_55_PORT_PAGE71_HDMI_ACRSR3                       0x55
#define _P71_CA_PT_56_PORT_PAGE71_HDMI_ACRSR4                       0x56
#define _P71_CA_PT_57_PORT_PAGE71_HDMI_ACS0                         0x57
#define _P71_CA_PT_58_PORT_PAGE71_HDMI_ACS1                         0x58
#define _P71_CA_PT_59_PORT_PAGE71_HDMI_ACS2                         0x59
#define _P71_CA_PT_5A_PORT_PAGE71_HDMI_ACS3                         0x5A
#define _P71_CA_PT_5B_PORT_PAGE71_HDMI_ACS4                         0x5B
#define _P71_CA_PT_60_PORT_PAGE71_HDMI_INTCR                        0x60
#define _P71_CA_PT_61_PORT_PAGE71_HDMI_ALCR                         0x61
#define _P71_CA_PT_62_PORT_PAGE71_HDMI_AOCR                         0x62
#define _P71_CA_PT_63_PORT_PAGE71_HDMI_PEAC1                        0x63
#define _P71_CA_PT_64_PORT_PAGE71_HDMI_PEAC2                        0x64
#define _P71_CA_PT_70_PORT_PAGE71_HDMI_BCSR                         0x70
#define _P71_CA_PT_71_PORT_PAGE71_HDMI_ASR0                         0x71
#define _P71_CA_PT_72_PORT_PAGE71_HDMI_ASR1                         0x72
#define _P71_CA_PT_80_PORT_PAGE71_HDMI_DPC_SET0                     0x80
#define _P71_CA_PT_81_PORT_PAGE71_HDMI_DPC_SET1                     0x81
#define _P71_CA_PT_82_PORT_PAGE71_HDMI_DPC_SET2                     0x82
#define _P71_CA_PT_83_PORT_PAGE71_HDMI_DPC_SET3                     0x83
#define _P71_CA_PT_84_PORT_PAGE71_HDMI_DET_0                        0x84
#define _P71_CA_PT_85_PORT_PAGE71_HDMI_DET_1                        0x85
#define _P71_CA_PT_86_PORT_PAGE71_HDMI_DET_2                        0x86
#define _P71_CA_PT_87_PORT_PAGE71_HDMI_DET_3                        0x87
#define _P71_CA_PT_88_PORT_PAGE71_HDMI_DET_4                        0x88
#define _P71_CA_PT_8A_PORT_PAGE71_AUDIO_FREQDET                     0x8A
#define _P71_CA_PT_8B_PORT_PAGE71_AUDIO_FREQ_RESULT                 0x8B
#define _P71_CA_PT_8C_PORT_PAGE71_AUDIO_FREQ_RESULT_M               0x8C
#define _P71_CA_PT_8D_PORT_PAGE71_AUDIO_FREQ_RESULT_L               0x8D
#define _P71_CA_PT_8E_PORT_PAGE71_XTAL_DIV                          0x8E
#define _P71_CA_PT_8F_PORT_PAGE71_TH0                               0x8F
#define _P71_CA_PT_90_PORT_PAGE71_TH1                               0x90
#define _P71_CA_PT_91_PORT_PAGE71_TH2                               0x91
#define _P71_CA_PT_92_PORT_PAGE71_TH3                               0x92
#define _P71_CA_PT_93_PORT_PAGE71_TH4                               0x93
#define _P71_CA_PT_94_PORT_PAGE71_TH5                               0x94
#define _P71_CA_PT_95_PORT_PAGE71_PRESET_S_CODE0                    0x95
#define _P71_CA_PT_96_PORT_PAGE71_PRESET_S_CODE1                    0x96
#define _P71_CA_PT_97_PORT_PAGE71_PRESET_S_CODE2                    0x97
#define _P71_CA_PT_98_PORT_PAGE71_PRESET_S2_CODE                    0x98
#define _P71_CA_PT_99_PORT_PAGE71_PRESET_D_CODE_0                   0x99
#define _P71_CA_PT_9A_PORT_PAGE71_PRESET_D_CODE_1                   0x9A
#define _P71_CA_PT_9B_PORT_PAGE71_PRESET_D_CODE_2                   0x9B
#define _P71_CA_PT_9C_PORT_PAGE71_PRESET_D_CODE_3                   0x9C
#define _P71_CA_PT_9D_PORT_PAGE71_PRESET_D_CODE_4                   0x9D
#define _P71_CA_PT_9E_PORT_PAGE71_PRESET_D_CODE_5                   0x9E
#define _P71_CA_PT_9F_PORT_PAGE71_PRESET_AFSM_MOD                   0x9F
#define _P71_CA_PT_A4_PORT_PAGE71_HDMI_PTRSV_2                      0xA4
#define _P71_CA_PT_A5_PORT_PAGE71_HDMI_PTRSV_3                      0xA5
#define _P71_CA_PT_A6_PORT_PAGE71_HDMI_PARSV                        0xA6
#define _P71_CA_PT_A7_PORT_PAGE71_HDMI_GPVS_0                       0xA7
#define _P71_CA_PT_A8_PORT_PAGE71_HDMI_PVSR_3                       0xA8
#define _P71_CA_PT_A9_PORT_PAGE71_HDMI_PVSR_4                       0xA9
#define _P71_CA_PT_AA_PORT_PAGE71_HDMI_PVGCR3                       0xAA
#define _P71_CA_PT_AB_PORT_PAGE71_HDMI_PVGCR4                       0xAB
#define _P71_CA_PT_AE_PORT_PAGE71_HDMI_GDI_TEST_FUNC                0xAE
#define _P71_CA_PT_AF_PORT_PAGE71_HDMI_BED_FUNC_0                   0xAF
#define _P71_CA_PT_B0_PORT_PAGE71_HDMI_BED_FUNC_1                   0xB0
#define _P71_CA_PT_B1_PORT_PAGE71_HDMI_BED_FUNC_2                   0xB1
#define _P71_CA_PT_B2_PORT_PAGE71_HDMI_BED_FUNC_3                   0xB2
#define _P71_CA_PT_B3_PORT_PAGE71_HDMI_BED_FUNC_4                   0xB3
#define _P71_CA_PT_B4_PORT_PAGE71_HDMI_BED_FUNC_5                   0xB4
#define _P71_CA_PT_B5_PORT_PAGE71_HDMI_BED_FUNC_6                   0xB5
#define _P71_CA_PT_B6_PORT_PAGE71_HDMI_BED_FUNC_7                   0xB6
#define _P71_CA_PT_B7_PORT_PAGE71_HDMI_BED_FUNC_8                   0xB7
#define _P71_CA_PT_B8_PORT_PAGE71_HDMI_BED_FUNC_9                   0xB8


//--------------------------------------------------
// D3 Port HDMI2.0 Function SCDC Port Register (Page 72)
//--------------------------------------------------
#define _P72_3A_PT_01_PORT_PAGE72_HDMI_SCDC_01                      0x01
#define _P72_3A_PT_02_PORT_PAGE72_HDMI_SCDC_02                      0x02
#define _P72_3A_PT_10_PORT_PAGE72_HDMI_SCDC_10                      0x10
#define _P72_3A_PT_11_PORT_PAGE72_HDMI_SCDC_11                      0x11
#define _P72_3A_PT_20_PORT_PAGE72_HDMI_SCDC_20                      0x20
#define _P72_3A_PT_21_PORT_PAGE72_HDMI_SCDC_21                      0x21
#define _P72_3A_PT_30_PORT_PAGE72_HDMI_SCDC_30                      0x30
#define _P72_3A_PT_40_PORT_PAGE72_HDMI_SCDC_40                      0x40
#define _P72_3A_PT_41_PORT_PAGE72_HDMI_SCDC_41                      0x41
#define _P72_3A_PT_50_PORT_PAGE72_HDMI_SCDC_50                      0x50
#define _P72_3A_PT_51_PORT_PAGE72_HDMI_SCDC_51                      0x51
#define _P72_3A_PT_52_PORT_PAGE72_HDMI_SCDC_52                      0x52
#define _P72_3A_PT_53_PORT_PAGE72_HDMI_SCDC_53                      0x53
#define _P72_3A_PT_54_PORT_PAGE72_HDMI_SCDC_54                      0x54
#define _P72_3A_PT_55_PORT_PAGE72_HDMI_SCDC_55                      0x55
#define _P72_3A_PT_56_PORT_PAGE72_HDMI_SCDC_56                      0x56
#define _P72_3A_PT_C0_PORT_PAGE72_HDMI_SCDC_C0                      0xC0
#define _P72_3A_PT_D0_PORT_PAGE72_HDMI_SCDC_D0                      0xD0
#define _P72_3A_PT_D1_PORT_PAGE72_HDMI_SCDC_D1                      0xD1
#define _P72_3A_PT_D2_PORT_PAGE72_HDMI_SCDC_D2                      0xD2
#define _P72_3A_PT_D3_PORT_PAGE72_HDMI_SCDC_D3                      0xD3
#define _P72_3A_PT_D4_PORT_PAGE72_HDMI_SCDC_D4                      0xD4
#define _P72_3A_PT_D5_PORT_PAGE72_HDMI_SCDC_D5                      0xD5
#define _P72_3A_PT_D6_PORT_PAGE72_HDMI_SCDC_D6                      0xD6
#define _P72_3A_PT_D7_PORT_PAGE72_HDMI_SCDC_D7                      0xD7
#define _P72_3A_PT_D8_PORT_PAGE72_HDMI_SCDC_D8                      0xD8
#define _P72_3A_PT_D9_PORT_PAGE72_HDMI_SCDC_D9                      0xD9
#define _P72_3A_PT_DA_PORT_PAGE72_HDMI_SCDC_DA                      0xDA
#define _P72_3A_PT_DB_PORT_PAGE72_HDMI_SCDC_DB                      0xDB
#define _P72_3A_PT_DC_PORT_PAGE72_HDMI_SCDC_DC                      0xDC
#define _P72_3A_PT_DD_PORT_PAGE72_HDMI_SCDC_DD                      0xDD
#define _P72_3A_PT_DE_PORT_PAGE72_HDMI_SCDC_DE                      0xDE
#define _P72_3A_PT_DF_PORT_PAGE72_HDMI_SCDC_DF                      0xDF
#define _P72_3A_PT_E0_PORT_PAGE72_HDMI_SCDC_E0                      0xE0
#define _P72_3A_PT_E1_PORT_PAGE72_HDMI_SCDC_E1                      0xE1
#define _P72_3A_PT_E2_PORT_PAGE72_HDMI_SCDC_E2                      0xE2
#define _P72_3A_PT_E3_PORT_PAGE72_HDMI_SCDC_E3                      0xE3
#define _P72_3A_PT_E4_PORT_PAGE72_HDMI_SCDC_E4                      0xE4
#define _P72_3A_PT_E5_PORT_PAGE72_HDMI_SCDC_E5                      0xE5
#define _P72_3A_PT_E6_PORT_PAGE72_HDMI_SCDC_E6                      0xE6
#define _P72_3A_PT_E7_PORT_PAGE72_HDMI_SCDC_E7                      0xE7
#define _P72_3A_PT_E8_PORT_PAGE72_HDMI_SCDC_E8                      0xE8
#define _P72_3A_PT_E9_PORT_PAGE72_HDMI_SCDC_E9                      0xE9
#define _P72_3A_PT_EA_PORT_PAGE72_HDMI_SCDC_EA                      0xEA
#define _P72_3A_PT_EB_PORT_PAGE72_HDMI_SCDC_EB                      0xEB
#define _P72_3A_PT_EC_PORT_PAGE72_HDMI_SCDC_EC                      0xEC
#define _P72_3A_PT_ED_PORT_PAGE72_HDMI_SCDC_ED                      0xED
#define _P72_3A_PT_EE_PORT_PAGE72_HDMI_SCDC_EE                      0xEE
#define _P72_3A_PT_EF_PORT_PAGE72_HDMI_SCDC_EF                      0xEF
#define _P72_3A_PT_F0_PORT_PAGE72_HDMI_SCDC_F0                      0xF0
#define _P72_3A_PT_F1_PORT_PAGE72_HDMI_SCDC_F1                      0xF1
#define _P72_3A_PT_F2_PORT_PAGE72_HDMI_SCDC_F2                      0xF2
#define _P72_3A_PT_F3_PORT_PAGE72_HDMI_SCDC_F3                      0xF3
#define _P72_3A_PT_F4_PORT_PAGE72_HDMI_SCDC_F4                      0xF4
#define _P72_3A_PT_F5_PORT_PAGE72_HDMI_SCDC_F5                      0xF5
#define _P72_3A_PT_F6_PORT_PAGE72_HDMI_SCDC_F6                      0xF6
#define _P72_3A_PT_F7_PORT_PAGE72_HDMI_SCDC_F7                      0xF7
#define _P72_3A_PT_F8_PORT_PAGE72_HDMI_SCDC_F8                      0xF8
#define _P72_3A_PT_F9_PORT_PAGE72_HDMI_SCDC_F9                      0xF9
#define _P72_3A_PT_FA_PORT_PAGE72_HDMI_SCDC_FA                      0xFA
#define _P72_3A_PT_FB_PORT_PAGE72_HDMI_SCDC_FB                      0xFB
#define _P72_3A_PT_FC_PORT_PAGE72_HDMI_SCDC_FC                      0xFC
#define _P72_3A_PT_FD_PORT_PAGE72_HDMI_SCDC_FD                      0xFD
#define _P72_3A_PT_FE_PORT_PAGE72_HDMI_SCDC_FE                      0xFE
#define _P72_3A_PT_FF_PORT_PAGE72_HDMI_SCDC_FF                      0xFF


//--------------------------------------------------
// D3 Port Overall HDMI System Function Block HDCP Port Register (Page 72)
//--------------------------------------------------
#define _P72_C4_PT_00_PORT_PAGE72_BKSV0                             0x00
#define _P72_C4_PT_01_PORT_PAGE72_BKSV1                             0x01
#define _P72_C4_PT_02_PORT_PAGE72_BKSV2                             0x02
#define _P72_C4_PT_03_PORT_PAGE72_BKSV3                             0x03
#define _P72_C4_PT_04_PORT_PAGE72_BKSV4                             0x04
#define _P72_C4_PT_08_PORT_PAGE72_RI0                               0x08
#define _P72_C4_PT_09_PORT_PAGE72_RI1                               0x09
#define _P72_C4_PT_0A_PORT_PAGE72_PJ                                0x0A
#define _P72_C4_PT_10_PORT_PAGE72_AKSV0                             0x10
#define _P72_C4_PT_11_PORT_PAGE72_AKSV1                             0x11
#define _P72_C4_PT_12_PORT_PAGE72_AKSV2                             0x12
#define _P72_C4_PT_13_PORT_PAGE72_AKSV3                             0x13
#define _P72_C4_PT_14_PORT_PAGE72_AKSV4                             0x14
#define _P72_C4_PT_15_PORT_PAGE72_AINFO                             0x15
#define _P72_C4_PT_18_PORT_PAGE72_AN0                               0x18
#define _P72_C4_PT_19_PORT_PAGE72_AN1                               0x19
#define _P72_C4_PT_1A_PORT_PAGE72_AN2                               0x1A
#define _P72_C4_PT_1B_PORT_PAGE72_AN3                               0x1B
#define _P72_C4_PT_1C_PORT_PAGE72_AN4                               0x1C
#define _P72_C4_PT_1D_PORT_PAGE72_AN5                               0x1D
#define _P72_C4_PT_1E_PORT_PAGE72_AN6                               0x1E
#define _P72_C4_PT_1F_PORT_PAGE72_AN7                               0x1F
#define _P72_C4_PT_40_PORT_PAGE72_BCAPS                             0x40
#define _P72_C4_PT_42_PORT_PAGE72_BSTATUS                           0x42
#define _P72_C4_PT_43_PORT_PAGE72_KSV_FIFO                          0x43
#define _P72_C4_PT_50_PORT_PAGE72_HDCP2_VER                         0x50
#define _P72_C4_PT_60_PORT_PAGE72_HDCP2_WR_MSG                      0x60
#define _P72_C4_PT_70_PORT_PAGE72_HDCP2_STATUS1                     0x70
#define _P72_C4_PT_71_PORT_PAGE72_HDCP2_STATUS2                     0x71
#define _P72_C4_PT_80_PORT_PAGE72_HDCP2_RDMSG                       0x80
#define _P72_C4_PT_C0_PORT_PAGE72_HDCP_FCR                          0xC0
#define _P72_C4_PT_C1_PORT_PAGE72_HDCP_SIR                          0xC1
#define _P72_C4_PT_C2_PORT_PAGE72_HDCP_SLAVE_ADD                    0xC2


//--------------------------------------------------
// D3 Port Overall HDMI System Function Block Video Port Register(Page 72)
//--------------------------------------------------
#define _P72_CA_PT_00_PORT_PAGE72_HDMI_SCR                          0x00
#define _P72_CA_PT_01_PORT_PAGE72_HDMI_N_VAL                        0x01
#define _P72_CA_PT_02_PORT_PAGE72_HDMI_BCHCR                        0x02
#define _P72_CA_PT_03_PORT_PAGE72_HDMI_AFCR                         0x03
#define _P72_CA_PT_04_PORT_PAGE72_HDMI_AFSR                         0x04
#define _P72_CA_PT_05_PORT_PAGE72_HDMI_MAGCR1                       0x05
#define _P72_CA_PT_06_PORT_PAGE72_HDMI_MAGCR2                       0x06
#define _P72_CA_PT_07_PORT_PAGE72_HDMI_MAG_M_FINAL                  0x07
#define _P72_CA_PT_08_PORT_PAGE72_HDMI_MAG_L_FINAL                  0x08
#define _P72_CA_PT_09_PORT_PAGE72_HDMI_MAG_R_FINAL                  0x09
#define _P72_CA_PT_0A_PORT_PAGE72_AUDIO_LD_P_TIME_M                 0x0A
#define _P72_CA_PT_0B_PORT_PAGE72_AUDIO_LD_P_TIME_N                 0x0B
#define _P72_CA_PT_0C_PORT_PAGE72_ZCD_CTRL                          0x0C
#define _P72_CA_PT_0D_PORT_PAGE72_ZCD_TIMEOUT                       0x0D
#define _P72_CA_PT_0E_PORT_PAGE72_ZCD_STATUS                        0x0E
#define _P72_CA_PT_10_PORT_PAGE72_HDMI_CMCR                         0x10
#define _P72_CA_PT_11_PORT_PAGE72_HDMI_MCAPR                        0x11
#define _P72_CA_PT_12_PORT_PAGE72_HDMI_SCAPR                        0x12
#define _P72_CA_PT_13_PORT_PAGE72_HDMI_DCAPR0                       0x13
#define _P72_CA_PT_14_PORT_PAGE72_HDMI_DCAPR1                       0x14
#define _P72_CA_PT_15_PORT_PAGE72_HDMI_PSCR                         0x15
#define _P72_CA_PT_16_PORT_PAGE72_HDMI_FDDR                         0x16
#define _P72_CA_PT_17_PORT_PAGE72_HDMI_FDDF                         0x17
#define _P72_CA_PT_18_PORT_PAGE72_HDMI_MFDDR                        0x18
#define _P72_CA_PT_19_PORT_PAGE72_HDMI_MFDDF                        0x19
#define _P72_CA_PT_1A_PORT_PAGE72_HDMI_FTR                          0x1A
#define _P72_CA_PT_1B_PORT_PAGE72_HDMI_FBR                          0x1B
#define _P72_CA_PT_1C_PORT_PAGE72_HDMI_ICPSNCR0                     0x1C
#define _P72_CA_PT_1D_PORT_PAGE72_HDMI_ICPSNCR1                     0x1D
#define _P72_CA_PT_1E_PORT_PAGE72_HDMI_PCPSNCR0                     0x1E
#define _P72_CA_PT_1F_PORT_PAGE72_HDMI_PCPSNCR1                     0x1F
#define _P72_CA_PT_20_PORT_PAGE72_HDMI_ICTPSR0                      0x20
#define _P72_CA_PT_21_PORT_PAGE72_HDMI_ICTPSR1                      0x21
#define _P72_CA_PT_22_PORT_PAGE72_HDMI_PCTPSR0                      0x22
#define _P72_CA_PT_23_PORT_PAGE72_HDMI_PCTPSR1                      0x23
#define _P72_CA_PT_24_PORT_PAGE72_HDMI_ICBPSR0                      0x24
#define _P72_CA_PT_25_PORT_PAGE72_HDMI_ICBPSR1                      0x25
#define _P72_CA_PT_26_PORT_PAGE72_HDMI_PCBPSR0                      0x26
#define _P72_CA_PT_27_PORT_PAGE72_HDMI_PCBPSR1                      0x27
#define _P72_CA_PT_28_PORT_PAGE72_HDMI_NTX1024TR0                   0x28
#define _P72_CA_PT_29_PORT_PAGE72_HDMI_NTX1024TR1                   0x29
#define _P72_CA_PT_2A_PORT_PAGE72_HDMI_STBPR                        0x2A
#define _P72_CA_PT_2B_PORT_PAGE72_HDMI_NCPER                        0x2B
#define _P72_CA_PT_2C_PORT_PAGE72_HDMI_PETR                         0x2C
#define _P72_CA_PT_2D_PORT_PAGE72_HDMI_AAPNR                        0x2D
#define _P72_CA_PT_2E_PORT_PAGE72_HDMI_APDMCR                       0x2E
#define _P72_CA_PT_30_PORT_PAGE72_HDMI_AVMCR                        0x30
#define _P72_CA_PT_31_PORT_PAGE72_HDMI_WDCR0                        0x31
#define _P72_CA_PT_32_PORT_PAGE72_HDMI_WDCR1                        0x32
#define _P72_CA_PT_33_PORT_PAGE72_HDMI_WDCR2                        0x33
#define _P72_CA_PT_34_PORT_PAGE72_HDMI_DBCR                         0x34
#define _P72_CA_PT_35_PORT_PAGE72_HDMI_APTMCR0                      0x35
#define _P72_CA_PT_36_PORT_PAGE72_HDMI_APTMCR1                      0x36
#define _P72_CA_PT_38_PORT_PAGE72_HDMI_DPCR0                        0x38
#define _P72_CA_PT_39_PORT_PAGE72_HDMI_DPCR1                        0x39
#define _P72_CA_PT_3A_PORT_PAGE72_HDMI_DPCR2                        0x3A
#define _P72_CA_PT_3B_PORT_PAGE72_HDMI_DPCR3                        0x3B
#define _P72_CA_PT_3C_PORT_PAGE72_HDMI_SUMCM                        0x3C
#define _P72_CA_PT_3D_PORT_PAGE72_HDMI_SUMCL                        0x3D
#define _P72_CA_PT_3E_PORT_PAGE72_DPLL_M_N_MSB                      0x3E
#define _P72_CA_PT_3F_PORT_PAGE72_DPLL_LDO                          0x3F
#define _P72_CA_PT_40_PORT_PAGE72_HDMI_AWDSR                        0x40
#define _P72_CA_PT_41_PORT_PAGE72_HDMI_VWDSR                        0x41
#define _P72_CA_PT_42_PORT_PAGE72_HDMI_PAMICR                       0x42
#define _P72_CA_PT_43_PORT_PAGE72_HDMI_PTRSV0                       0x43
#define _P72_CA_PT_44_PORT_PAGE72_HDMI_PTRSV1                       0x44
#define _P72_CA_PT_45_PORT_PAGE72_HDMI_PVGCR0                       0x45
#define _P72_CA_PT_46_PORT_PAGE72_HDMI_PVGCR1                       0x46
#define _P72_CA_PT_47_PORT_PAGE72_HDMI_PVGCR2                       0x47
#define _P72_CA_PT_48_PORT_PAGE72_HDMI_PVSR0                        0x48
#define _P72_CA_PT_49_PORT_PAGE72_HDMI_PVSR1                        0x49
#define _P72_CA_PT_4A_PORT_PAGE72_HDMI_PVSR2                        0x4A
#define _P72_CA_PT_50_PORT_PAGE72_HDMI_VCR                          0x50
#define _P72_CA_PT_51_PORT_PAGE72_HDMI_ACRCR                        0x51
#define _P72_CA_PT_52_PORT_PAGE72_HDMI_ACRSR0                       0x52
#define _P72_CA_PT_53_PORT_PAGE72_HDMI_ACRSR1                       0x53
#define _P72_CA_PT_54_PORT_PAGE72_HDMI_ACRSR2                       0x54
#define _P72_CA_PT_55_PORT_PAGE72_HDMI_ACRSR3                       0x55
#define _P72_CA_PT_56_PORT_PAGE72_HDMI_ACRSR4                       0x56
#define _P72_CA_PT_57_PORT_PAGE72_HDMI_ACS0                         0x57
#define _P72_CA_PT_58_PORT_PAGE72_HDMI_ACS1                         0x58
#define _P72_CA_PT_59_PORT_PAGE72_HDMI_ACS2                         0x59
#define _P72_CA_PT_5A_PORT_PAGE72_HDMI_ACS3                         0x5A
#define _P72_CA_PT_5B_PORT_PAGE72_HDMI_ACS4                         0x5B
#define _P72_CA_PT_60_PORT_PAGE72_HDMI_INTCR                        0x60
#define _P72_CA_PT_61_PORT_PAGE72_HDMI_ALCR                         0x61
#define _P72_CA_PT_62_PORT_PAGE72_HDMI_AOCR                         0x62
#define _P72_CA_PT_63_PORT_PAGE72_HDMI_PEAC1                        0x63
#define _P72_CA_PT_64_PORT_PAGE72_HDMI_PEAC2                        0x64
#define _P72_CA_PT_70_PORT_PAGE72_HDMI_BCSR                         0x70
#define _P72_CA_PT_71_PORT_PAGE72_HDMI_ASR0                         0x71
#define _P72_CA_PT_72_PORT_PAGE72_HDMI_ASR1                         0x72
#define _P72_CA_PT_80_PORT_PAGE72_HDMI_DPC_SET0                     0x80
#define _P72_CA_PT_81_PORT_PAGE72_HDMI_DPC_SET1                     0x81
#define _P72_CA_PT_82_PORT_PAGE72_HDMI_DPC_SET2                     0x82
#define _P72_CA_PT_83_PORT_PAGE72_HDMI_DPC_SET3                     0x83
#define _P72_CA_PT_84_PORT_PAGE72_HDMI_DET_0                        0x84
#define _P72_CA_PT_85_PORT_PAGE72_HDMI_DET_1                        0x85
#define _P72_CA_PT_86_PORT_PAGE72_HDMI_DET_2                        0x86
#define _P72_CA_PT_87_PORT_PAGE72_HDMI_DET_3                        0x87
#define _P72_CA_PT_88_PORT_PAGE72_HDMI_DET_4                        0x88
#define _P72_CA_PT_8A_PORT_PAGE72_AUDIO_FREQDET                     0x8A
#define _P72_CA_PT_8B_PORT_PAGE72_AUDIO_FREQ_RESULT                 0x8B
#define _P72_CA_PT_8C_PORT_PAGE72_AUDIO_FREQ_RESULT_M               0x8C
#define _P72_CA_PT_8D_PORT_PAGE72_AUDIO_FREQ_RESULT_L               0x8D
#define _P72_CA_PT_8E_PORT_PAGE72_XTAL_DIV                          0x8E
#define _P72_CA_PT_8F_PORT_PAGE72_TH0                               0x8F
#define _P72_CA_PT_90_PORT_PAGE72_TH1                               0x90
#define _P72_CA_PT_91_PORT_PAGE72_TH2                               0x91
#define _P72_CA_PT_92_PORT_PAGE72_TH3                               0x92
#define _P72_CA_PT_93_PORT_PAGE72_TH4                               0x93
#define _P72_CA_PT_94_PORT_PAGE72_TH5                               0x94
#define _P72_CA_PT_95_PORT_PAGE72_PRESET_S_CODE0                    0x95
#define _P72_CA_PT_96_PORT_PAGE72_PRESET_S_CODE1                    0x96
#define _P72_CA_PT_97_PORT_PAGE72_PRESET_S_CODE2                    0x97
#define _P72_CA_PT_98_PORT_PAGE72_PRESET_S2_CODE                    0x98
#define _P72_CA_PT_99_PORT_PAGE72_PRESET_D_CODE_0                   0x99
#define _P72_CA_PT_9A_PORT_PAGE72_PRESET_D_CODE_1                   0x9A
#define _P72_CA_PT_9B_PORT_PAGE72_PRESET_D_CODE_2                   0x9B
#define _P72_CA_PT_9C_PORT_PAGE72_PRESET_D_CODE_3                   0x9C
#define _P72_CA_PT_9D_PORT_PAGE72_PRESET_D_CODE_4                   0x9D
#define _P72_CA_PT_9E_PORT_PAGE72_PRESET_D_CODE_5                   0x9E
#define _P72_CA_PT_9F_PORT_PAGE72_PRESET_AFSM_MOD                   0x9F
#define _P72_CA_PT_A4_PORT_PAGE72_HDMI_PTRSV_2                      0xA4
#define _P72_CA_PT_A5_PORT_PAGE72_HDMI_PTRSV_3                      0xA5
#define _P72_CA_PT_A6_PORT_PAGE72_HDMI_PARSV                        0xA6
#define _P72_CA_PT_A7_PORT_PAGE72_HDMI_GPVS_0                       0xA7
#define _P72_CA_PT_A8_PORT_PAGE72_HDMI_PVSR_3                       0xA8
#define _P72_CA_PT_A9_PORT_PAGE72_HDMI_PVSR_4                       0xA9
#define _P72_CA_PT_AA_PORT_PAGE72_HDMI_PVGCR3                       0xAA
#define _P72_CA_PT_AB_PORT_PAGE72_HDMI_PVGCR4                       0xAB
#define _P72_CA_PT_AE_PORT_PAGE72_HDMI_GDI_TEST_FUNC                0xAE
#define _P72_CA_PT_AF_PORT_PAGE72_HDMI_BED_FUNC_0                   0xAF
#define _P72_CA_PT_B0_PORT_PAGE72_HDMI_BED_FUNC_1                   0xB0
#define _P72_CA_PT_B1_PORT_PAGE72_HDMI_BED_FUNC_2                   0xB1
#define _P72_CA_PT_B2_PORT_PAGE72_HDMI_BED_FUNC_3                   0xB2
#define _P72_CA_PT_B3_PORT_PAGE72_HDMI_BED_FUNC_4                   0xB3
#define _P72_CA_PT_B4_PORT_PAGE72_HDMI_BED_FUNC_5                   0xB4
#define _P72_CA_PT_B5_PORT_PAGE72_HDMI_BED_FUNC_6                   0xB5
#define _P72_CA_PT_B6_PORT_PAGE72_HDMI_BED_FUNC_7                   0xB6
#define _P72_CA_PT_B7_PORT_PAGE72_HDMI_BED_FUNC_8                   0xB7
#define _P72_CA_PT_B8_PORT_PAGE72_HDMI_BED_FUNC_9                   0xB8


//--------------------------------------------------
// Chip Control Part1 (Page 0)
//--------------------------------------------------
#define P0_00_ID_REG                                                0x0000
#define P0_01_HOST_CTRL                                             0x0001


//--------------------------------------------------
// IRQ Status (Page 0)
//--------------------------------------------------
#define P0_02_STATUS0                                               0x0002
#define P0_03_STATUS1                                               0x0003
#define P0_04_IRQ_CTRL0                                             0x0004
#define P0_05_IRQ_CTRL1                                             0x0005
#define P0_06_TOP_DUMMY1                                            0x0006
#define P0_07_RESERVED_STATUS                                       0x0007
#define P0_08_IRQ_CTRL2                                             0x0008


//--------------------------------------------------
// Power Control (Page 0)
//--------------------------------------------------
#define P0_09_GA_POWER_CTRL                                         0x0009
#define P0_0A_GC_POWER_CTRL                                         0x000A
#define P0_0B_POWER_CTRL                                            0x000B


//--------------------------------------------------
// Watch Dog (Page 0)
//--------------------------------------------------
#define P0_0C_WATCH_DOG_CTRL0                                       0x000C
#define P0_0D_WATCH_DOG_CTRL1                                       0x000D


//--------------------------------------------------
// Chip Control Part2 (Page 0)
//--------------------------------------------------
#define P0_0E_I_D_MAPPING                                           0x000E
#define P0_0F_ID_REG_02                                             0x000F


//--------------------------------------------------
// M1 Input Video Capture (Page 0)
//--------------------------------------------------
#define P0_10_M1_VGIP_CTRL                                          0x0010
#define P0_11_M1_VGIP_SIGINV                                        0x0011
#define P0_12_M1_VGIP_DELAY_CTRL                                    0x0012
#define P0_13_M1_VGIP_ODD_CTRL                                      0x0013


//--------------------------------------------------
// M1 Input Frame Window (Page 0)
//--------------------------------------------------
#define P0_14_M1_IPH_ACT_STA_H                                      0x0014
#define P0_15_M1_IPH_ACT_STA_L                                      0x0015
#define P0_16_M1_IPH_ACT_WID_H                                      0x0016
#define P0_17_M1_IPH_ACT_WID_L                                      0x0017
#define P0_18_M1_IPV_ACT_STA_H                                      0x0018
#define P0_19_M1_IPV_ACT_STA_L                                      0x0019
#define P0_1A_M1_IPV_ACT_LEN_H                                      0x001A
#define P0_1B_M1_IPV_ACT_LEN_L                                      0x001B
#define P0_1C_M1_IVS_DELAY                                          0x001C
#define P0_1D_M1_IHS_DELAY                                          0x001D
#define P0_1E_M1_VGIP_HV_DELAY                                      0x001E
#define P0_1F_M1_ICLK_GATED_CTRL1                                   0x001F
#define P0_20_M1_DUMMY2                                             0x0020
#define P0_21_M1_I_DOMAIN_TEST_SELECT                               0x0021


//--------------------------------------------------
// M1 FIFO Frequency (Page 0)
//--------------------------------------------------
#define P0_22_M1_FIFO_CLOCK_SELECT                                  0x0022


//--------------------------------------------------
// M1 Scaling Down Control (Page 0)
//--------------------------------------------------
#define P0_23_SCALE_DOWN_CTRL_M1                                    0x0023
#define P0_24_SD_ADDRESS_PORT_M1                                    0x0024
#define P0_25_SD_DATA_PORT_M1                                       0x0025
#define P0_26_SD_FILTER_CONTROL_REG_M1                              0x0026
#define P0_27_SD_USER_FILTER_ACCESS_PORT_M1                         0x0027


//--------------------------------------------------
// Display Format (Page 0)
//--------------------------------------------------
#define P0_28_VIDEO_DISPLAY_CONTROL_REG                             0x0028
#define P0_29_VDISP_SIGINV                                          0x0029
#define P0_2A_DISPLAY_FORMAT_ADDR_PORT                              0x002A
#define P0_2B_DISPLAY_FORMAT_DATA_PORT                              0x002B
#define P0_2E_VIDEO_DISPLAY_CONTROL_REG1                            0x002E
#define P0_2F_DISPLAY_FORMAT_DOUBLE_BUFFER                          0x002F


//--------------------------------------------------
// FIFO Window (Page 0)
//--------------------------------------------------
#define P0_30_FIFO_WINDOW_ADDR_PORT                                 0x0030
#define P0_31_FIFO_WINDOW_DATA_PORT                                 0x0031


//--------------------------------------------------
// Scaling Up Function (Page 0)
//--------------------------------------------------
#define P0_32_SCALE_CONTROL_REG                                     0x0032
#define P0_33_SF_ADDR_PORT                                          0x0033
#define P0_34_SF_DATA_PORT                                          0x0034
#define P0_35_FILTER_CONTROL_REG                                    0x0035
#define P0_36_USER_DEF_FILTER_ACCESS_PORT                           0x0036
#define P0_37_SCALE_UP_FOR_LINE_INTERLEAVE                          0x0037


//--------------------------------------------------
// Frame Sync Fine Tune (Page 0)
//--------------------------------------------------
#define P0_3D_IV_DV_DELAY_CLK_FINE                                  0x003D
#define P0_3E_IVS2DVS_DLY_LINE_H                                    0x003E
#define P0_3F_DISPLAY_ALIGN_CONTROL                                 0x003F
#define P0_40_IVS2DVS_DLY_LINE_L                                    0x0040
#define P0_41_IVS2DVS_DLY_TUNE_ODD                                  0x0041
#define P0_42_IVS2DVS_DLY_TUNE_EVEN                                 0x0042
#define P0_43_FS_DELAY_FINE_TUNE                                    0x0043
#define P0_44_LAST_LINE_H                                           0x0044
#define P0_45_LAST_LINE_L                                           0x0045
#define P0_46_LAST_LINE_H1                                          0x0046


//--------------------------------------------------
// Sync Processor Overview (Page 0)
//--------------------------------------------------
#define P0_47_SYNC_SELECT                                           0x0047
#define P0_48_SYNC_INVERT                                           0x0048
#define P0_49_SYNC_CTRL                                             0x0049
#define P0_4A_STABLE_HIGH_PERIOD_H                                  0x004A
#define P0_4B_STABLE_HIGH_PERIOD_L                                  0x004B
#define P0_4C_VSYNC_COUNTER_LEVEL_MSB                               0x004C
#define P0_4D_VSYNC_COUNTER_LEVEL_LSB                               0x004D
#define P0_4E_HSYNC_TYPE_DETECTION_FLAG                             0x004E
#define P0_4F_STABLE_MEASURE                                        0x004F
#define P0_50_STABLE_PERIOD_H                                       0x0050
#define P0_51_STABLE_PERIOD_L                                       0x0051
#define P0_52_STABLE_PERIOD_PULSE_H                                 0x0052
#define P0_5A_SYNC_TEST_MISC                                        0x005A
#define P0_5B_HS_DETECT                                             0x005B
#define P0_5C_SYNC_PROC_PORT_ADDR                                   0x005C
#define P0_5D_SYNC_PROC_PORT_DATA                                   0x005D
#define P0_5E_SYNCPROC_DUMMY0                                       0x005E
#define P0_5F_SYNCPROC_DUMMY1                                       0x005F


//--------------------------------------------------
// Highlight window (Page 0)
//--------------------------------------------------
#define P0_60_HLW_ADDR_PORT                                         0x0060
#define P0_61_HLW_DATA_PORT                                         0x0061


//--------------------------------------------------
// Contrast & Brightness (Page 0)
//--------------------------------------------------
#define P0_62_SRGB_CTRL                                             0x0062
#define P0_64_CTS_BRI_PORT_ADD                                      0x0064
#define P0_65_CTS_BRI_PORT_DATA                                     0x0065


//--------------------------------------------------
// Color Processor Control (Page 0)
//--------------------------------------------------
#define P0_63_SRGB_ACCESS_PORT_SETA                                 0x0063
#define P0_68_GAMMA_BIST_DITHER_SETA                                0x0068


//--------------------------------------------------
// Gamma Control (Page 0)
//--------------------------------------------------
#define P0_66_GAMMA_PORT_SETA                                       0x0066
#define P0_67_GAMMA_CTRL_SETA                                       0x0067


//--------------------------------------------------
// DDither Control (Page 0)
//--------------------------------------------------
#define P0_69_D_DITHER_DATA_ACCESS                                  0x0069
#define P0_6A_D_DITHER_COMMON_CTRL1                                 0x006A
#define P0_6B_D_DITHER_REGISTER_ADDR                                0x006B


//--------------------------------------------------
// Back ground color (Page 0)
//--------------------------------------------------
#define P0_6C_OVERLAY_CTRL                                          0x006C
#define P0_6D_BG_COLOR_DATA_PORT_M1                                 0x006D
#define P0_8F_OVERLAY_CTRL1                                         0x008F


//--------------------------------------------------
// OSD Color Palette (Page 0)
//--------------------------------------------------
#define P0_6E_OVERLAY_LUT_ADDR                                      0x006E
#define P0_6F_COLOR_LUT_PORT                                        0x006F


//--------------------------------------------------
// M1 Image Auto Function (Page 0)
//--------------------------------------------------
#define P0_70_H_BOUNDARY_H                                          0x0070
#define P0_71_H_BOUNDARY_STA_L                                      0x0071
#define P0_72_H_BOUNDARY_END_L                                      0x0072
#define P0_73_V_BOUNDARY_H                                          0x0073
#define P0_74_V_BOUNDARY_STA_L                                      0x0074
#define P0_75_V_BOUNDARY_END_L                                      0x0075
#define P0_76_RED_NOISE_MARGIN                                      0x0076
#define P0_77_GRN_NOISE_MARGIN                                      0x0077
#define P0_78_BLU_NOISE_MARGIN                                      0x0078
#define P0_79_DIFF_THRESHOLD                                        0x0079
#define P0_7A_AUTO_ADJ_CTRL0                                        0x007A
#define P0_7B_HW_AUTO_PHASE_CTRL0                                   0x007B
#define P0_7C_AUTO_DUMMY                                            0x007C
#define P0_7D_AUTO_ADJ_CTRL1                                        0x007D
#define P0_7E_VER_START_END_H                                       0x007E
#define P0_7F_VER_START_L                                           0x007F
#define P0_80_VER_END_L                                             0x0080
#define P0_81_H_START_END_H                                         0x0081
#define P0_82_H_START_L                                             0x0082
#define P0_83_H_END_L                                               0x0083
#define P0_84_AUTO_PHASE_3                                          0x0084
#define P0_85_AUTO_PHASE_2                                          0x0085
#define P0_86_AUTO_PHASE_1                                          0x0086
#define P0_87_AUTO_PHASE_0                                          0x0087


//--------------------------------------------------
// IDither Control (Page 0)
//--------------------------------------------------
#define P0_88_I_DITHER_DATA_ACCESS_SETA                             0x0088
#define P0_89_I_DITHER_COMMON_CTRL1_SETA                            0x0089
#define P0_8A_I_DITHER_COMMON_CTRL2_SETA                            0x008A


//--------------------------------------------------
// Test Function (Page 0)
//--------------------------------------------------
#define P0_8D_TEST_MODE_PORT_ADDR                                   0x008D
#define P0_8E_TEST_MODE_PORT_DATA                                   0x008E


//--------------------------------------------------
// OSD Access Port (Page 0)
//--------------------------------------------------
#define P0_90_OSD_ADR_PORT_MSB                                      0x0090
#define P0_91_OSD_ADR_PORT_LSB                                      0x0091
#define P0_92_OSD_DATA_PORT                                         0x0092
#define P0_93_OSD_MISC_PORT                                         0x0093
#define P0_94_OSD_WRITE_OPTION                                      0x0094


//--------------------------------------------------
// Digital Filter (Page 0)
//--------------------------------------------------
#define P0_98_DIGITAL_FILTER_CTRL                                   0x0098
#define P0_99_DIGITAL_FILTER_PORT                                   0x0099


//--------------------------------------------------
// I-Domain Color Conversion (Page 0)
//--------------------------------------------------
#define P0_9C_RGB2YCC_CTRL                                          0x009C
#define P0_9D_RGB2YCC_COEF_DATA                                     0x009D


//--------------------------------------------------
// Page Control(Page 0)
//--------------------------------------------------
#define P0_9F_PAGE_SEL                                              0x009F


//--------------------------------------------------
// Embedded ADC (Page 0)
//--------------------------------------------------
#define P0_BB_ADC_CK_IN_CTRL                                        0x00BB
#define P0_BC_ADC_CK_OUT_CTRL                                       0x00BC
#define P0_BD_ADC_TEST                                              0x00BD
#define P0_BE_ADC_GAI_LSB                                           0x00BE
#define P0_BF_ADC_OFF_LSB                                           0x00BF
#define P0_C0_ADC_GAI_RED_MSB                                       0x00C0
#define P0_C1_ADC_GAI_GRN_MSB                                       0x00C1
#define P0_C2_ADC_GAI_BLU_MSB                                       0x00C2
#define P0_C3_ADC_OFF_RED_MSB                                       0x00C3
#define P0_C4_ADC_OFF_GRN_MSB                                       0x00C4
#define P0_C5_ADC_OFF_BLU_MSB                                       0x00C5
#define P0_C6_ADC_POWER                                             0x00C6
#define P0_C7_ADC_VOLT_SEL                                          0x00C7
#define P0_C8_ADC_SF_CTRL                                           0x00C8
#define P0_C9_ADC_CLAMP_CTRL                                        0x00C9
#define P0_CD_ADC_COMPARE_FLAG                                      0x00CD
#define P0_CE_ADC_VMID_FINETUNE                                     0x00CE
#define P0_CF_ADC_CTL_RED                                           0x00CF
#define P0_D0_ADC_CTL_GRN                                           0x00D0
#define P0_D1_ADC_CTL_BLU                                           0x00D1
#define P0_D2_ADC_GAIN_CALI                                         0x00D2
#define P0_D3_ADC_OFF_LSB2                                          0x00D3
#define P0_D4_ADC_SOG_CTRL                                          0x00D4
#define P0_D5_ADC_SAR_CTRL                                          0x00D5
#define P0_D6_ADC_CLAMP_TOP                                         0x00D6
#define P0_D7_ADC_SOG_DAC                                           0x00D7
#define P0_D8_ADC_REG0                                              0x00D8
#define P0_D9_ADC_REG1                                              0x00D9
#define P0_DA_ADC_REG2                                              0x00DA


//--------------------------------------------------
// LVR (Page 0)
//--------------------------------------------------
#define P0_E1_VCCKOFF_CONTROL2                                      0x00E1
#define P0_F0_VCCKOFF_CONTROL0                                      0x00F0
#define P0_F1_VCCKOFF_CONTROL1                                      0x00F1
#define P0_F3_POWER_ON_RESET                                        0x00F3


//--------------------------------------------------
// ABL (Page 0)
//--------------------------------------------------
#define P0_E2_AUTO_BLACK_LEVEL_CTRL1                                0x00E2
#define P0_E3_AUTO_BLACK_LEVEL_CTRL2                                0x00E3
#define P0_E4_AUTO_BLACK_LEVEL_CTRL3                                0x00E4
#define P0_E5_AUTO_BLACK_LEVEL_CTRL4                                0x00E5
#define P0_E6_AUTO_BLACK_LEVEL_CTRL5                                0x00E6
#define P0_E7_AUTO_BLACK_LEVEL_CTRL6                                0x00E7
#define P0_E8_AUTO_BLACK_LEVEL_CTRL7                                0x00E8
#define P0_E9_AUTO_BLACK_LEVEL_RED_VALUE                            0x00E9
#define P0_EA_AUTO_BLACK_LEVEL_GREEN_VALUE                          0x00EA
#define P0_EB_AUTO_BLACK_LEVEL_BLUE_VALUE                           0x00EB
#define P0_EC_AUTO_BLACK_LEVEL_R_NOISE_VALUE                        0x00EC
#define P0_ED_AUTO_BLACK_LEVEL_G_NOISE_VALUE                        0x00ED
#define P0_EE_AUTO_BLACK_LEVEL_B_NOISE_VALUE                        0x00EE
#define P0_EF_AUTO_BLACK_LEVEL_CTRL8                                0x00EF


//--------------------------------------------------
// Schmitt Trigger (Page 0)
//--------------------------------------------------
#define P0_F2_HS_SCHMITT_TRIGGE_CTRL2                               0x00F2
#define P0_F4_HS_SCHMITT_TRIGGE_CTRL                                0x00F4


//--------------------------------------------------
// MEMORY PLL (Page 0)
//--------------------------------------------------
#define P0_F5_MPLL_M                                                0x00F5
#define P0_F6_MPLL_N                                                0x00F6
#define P0_F7_MPLL_CRNT                                             0x00F7
#define P0_F8_MPLL_WD                                               0x00F8
#define P0_F9_MPLL_CAL                                              0x00F9


//--------------------------------------------------
// MCLK Spread Spectrum (Page 0)
//--------------------------------------------------
#define P0_FA_MCLK_FINE_TUNE_OFFSET_MSB                             0x00FA
#define P0_FB_MCLK_FINE_TUNE_OFFSET_LSB                             0x00FB
#define P0_FC_MCLK_SPREAD_SPECTRUM                                  0x00FC
#define P0_FD_MPLL_RESULT                                           0x00FD
#define P0_FE_MPLL_RESER                                            0x00FE
#define P0_FF_MPLL_M_N_MSB                                          0x00FF


//--------------------------------------------------
// APLL&DDS (Page 1)
//--------------------------------------------------
#define P1_A0_PLL_DIV_CTRL                                          0x01A0
#define P1_A1_I_CODE_M                                              0x01A1
#define P1_A2_I_CODE_L                                              0x01A2
#define P1_A3_P_CODE                                                0x01A3
#define P1_A4_PFD_CALIBRATED_RESULTS_H                              0x01A4
#define P1_A5_PFD_CALIBRATED_RESULTS_L                              0x01A5
#define P1_A6_PE_MEASURE_H                                          0x01A6
#define P1_A7_PE_MEASURE_L                                          0x01A7
#define P1_A8_PE_MAX_MEASURE_H                                      0x01A8
#define P1_A9_PE_MAX_MEASURE_L                                      0x01A9
#define P1_AA_FAST_PLL_CTRL                                         0x01AA
#define P1_AC_PLL_M                                                 0x01AC
#define P1_AD_PLL_N                                                 0x01AD
#define P1_AE_PLL_CRNT                                              0x01AE
#define P1_AF_PLL_WD                                                0x01AF
#define P1_B0_PLL_MIX                                               0x01B0
#define P1_B1_PLLDIV_H                                              0x01B1
#define P1_B2_PLLDIV_L                                              0x01B2
#define P1_B3_PLLPHASE_CTRL0                                        0x01B3
#define P1_B4_PLLPHASE_CTRL1                                        0x01B4
#define P1_B5_PLL_PHASE_INTERPOLATION                               0x01B5
#define P1_B6_P_CODE_MAPPING_METHOD                                 0x01B6
#define P1_B7_PE_TRACKING_METHOD                                    0x01B7
#define P1_B8_DDS_MIX_1                                             0x01B8
#define P1_B9_DDS_MIX_2                                             0x01B9
#define P1_BA_DDS_MIX_3                                             0x01BA
#define P1_BB_DDS_MIX_4                                             0x01BB
#define P1_BC_DDS_MIX_5                                             0x01BC
#define P1_BD_DDS_MIX_6                                             0x01BD
#define P1_BE_DDS_MIX_7                                             0x01BE
#define P1_F0_RESERVED_RG                                           0x01F0
#define P1_F1_APLL_RESERVED                                         0x01F1
#define P1_F2_APLL_MISC                                             0x01F2
#define P1_F3_APLL_STATUS                                           0x01F3
#define P1_F4_APLL_IRQ                                              0x01F4
#define P1_F5_APLL_WD                                               0x01F5
#define P1_F6_SELECT_TEST_SLS2                                      0x01F6
#define P1_F7_FAST_PLL_SUM_I_26_24                                  0x01F7
#define P1_F8_FAST_PLL_SUM_I_23_16                                  0x01F8
#define P1_F9_FAST_PLL_SUM_I_15_8                                   0x01F9
#define P1_FA_FAST_PLL_SUM_I_7_0                                    0x01FA
#define P1_FB_FAST_PLL_SUM_I_MEASURE_26_24                          0x01FB
#define P1_FC_FAST_PLL_SUM_I_MEASURE_23_16                          0x01FC
#define P1_FD_FAST_PLL_SUM_I_MEASURE_15_8                           0x01FD
#define P1_FE_FAST_PLL_SUM_I_MEASURE_7_0                            0x01FE
#define P1_FF_APLL_THERMO_CTRL_0                                    0x01FF


//--------------------------------------------------
// DISPLAY PLL (Page 1)
//--------------------------------------------------
#define P1_BF_DPLL_M                                                0x01BF
#define P1_C0_DPLL_N                                                0x01C0
#define P1_C1_DPLL_CRNT                                             0x01C1


//--------------------------------------------------
// DCLK Spread Spectrum (Page 1)
//--------------------------------------------------
#define P1_C2_DPLL_WD                                               0x01C2
#define P1_C3_DPLL_CAL                                              0x01C3
#define P1_C4_DCLK_FINE_TUNE_OFFSET_MSB                             0x01C4
#define P1_C5_DCLK_FINE_TUNE_OFFSET_LSB                             0x01C5
#define P1_C6_DCLK_SPREAD_SPECTRUM                                  0x01C6
#define P1_CA_FIXED_LAST_LINE_CTRL                                  0x01CA
#define P1_CE_FIXED_LAST_LINE_TRACKING_TIME                         0x01CE
#define P1_CF_PHASE_RESULT_MSB                                      0x01CF
#define P1_D0_PHASE_LINE_LSB                                        0x01D0
#define P1_D1_PHASE_PIXEL_LSB                                       0x01D1
#define P1_D2_TARGET_DCLK_FINE_TUNE_OFFSET_MSB                      0x01D2
#define P1_D3_TARGET_DCLK_FINE_TUNE_OFFSET_LSB                      0x01D3
#define P1_D4_DPLL_RESULT                                           0x01D4
#define P1_D5_SSC_REF_SEL                                           0x01D5
#define P1_D6_DCLK_SSC_COUNT                                        0x01D6
#define P1_D7_DPLL_LDO                                              0x01D7
#define P1_D8_DPLL_RELOAD_CTRL                                      0x01D8
#define P1_D9_DPLL_M_N_MSB                                          0x01D9
#define P1_DA_DPLL_OUTPUT_CLK_DIV                                   0x01DA
#define P1_DB_DCLK_GATED_CTRL1                                      0x01DB
#define P1_DC_DCLK_GATED_CTRL2                                      0x01DC


//--------------------------------------------------
// Multiply PLL for Input Crystal (Page 1)
//--------------------------------------------------
#define P1_E0_M2PLL_M                                               0x01E0
#define P1_E1_M2PLL_N                                               0x01E1
#define P1_E4_M2PLL_CRNT                                            0x01E4
#define P1_E5_M2PLL_WD                                              0x01E5
#define P1_E6_M2PLL_LDO                                             0x01E6
#define P1_E7_M2PLL_M_N_MSB                                         0x01E7


//--------------------------------------------------
// M1 LiveShowTM Control (Page 3)
//--------------------------------------------------
#define P3_A1_LS_CTRL0                                              0x03A1
#define P3_A2_LS_CTRL1                                              0x03A2
#define P3_A3_DELTA_GAIN                                            0x03A3
#define P3_A4_LS_STATUS0                                            0x03A4
#define P3_A5_LS_STATUS1                                            0x03A5
#define P3_A6_LS_WTLVL_W                                            0x03A6
#define P3_A7_LS_WTLVL_R                                            0x03A7
#define P3_A8_LS_MEM_FIFO_RW_NUM_H                                  0x03A8
#define P3_A9_LS_MEM_FIFO_RW_NUM_L                                  0x03A9
#define P3_AA_LS_MEM_FIFO_RW_LEN                                    0x03AA
#define P3_AB_LS_MEM_FIFO_RW_REMAIN                                 0x03AB
#define P3_AC_LS_MEM_START_ADDR_H                                   0x03AC
#define P3_AD_LS_MEM_START_ADDR_M                                   0x03AD
#define P3_AE_LS_MEM_START_ADDR_L                                   0x03AE
#define P3_AF_LS_BIST_CTRL                                          0x03AF
#define P3_B0_LS_FRAME0                                             0x03B0
#define P3_B1_LS_FRAME1                                             0x03B1
#define P3_B2_LS_FRAME2                                             0x03B2
#define P3_B3_LS_FRAME4                                             0x03B3
#define P3_B4_LS_FRAME5                                             0x03B4
#define P3_B5_LS_BYPOS0                                             0x03B5
#define P3_B6_LS_BYPOS1                                             0x03B6
#define P3_B7_LS_GAIN_BASE                                          0x03B7
#define P3_B8_LS_GAIN_SLOPE                                         0x03B8
#define P3_BF_LS_LUT_CTRL                                           0x03BF
#define P3_C0_LS_LUT_DATA                                           0x03C0
#define P3_C1_LS_LUT_READ                                           0x03C1
#define P3_C2_LS_LUT_ROW                                            0x03C2
#define P3_C3_LS_LUT_COL                                            0x03C3
#define P3_D0_LS_DDR_FIFO_WTLVL_W_H                                 0x03D0
#define P3_D1_LS_DDR_FIFO_WTLVL_W_L                                 0x03D1
#define P3_D2_LS_DDR_FIFO_WTLVL_R_H                                 0x03D2
#define P3_D3_LS_DDR_FIFO_WTLVL_R_L                                 0x03D3
#define P3_D4_LS_DDR_FIFO_RW_NUM_H                                  0x03D4
#define P3_D5_LS_DDR_FIFO_RW_NUM_L                                  0x03D5
#define P3_D6_LS_DDR_FIFO_RW_LEN_H                                  0x03D6
#define P3_D7_LS_DDR_FIFO_RW_LEN_L                                  0x03D7
#define P3_D8_LS_DDR_FIFO_RW_REMAIN_H                               0x03D8
#define P3_D9_LS_DDR_FIFO_RW_REMAIN_L                               0x03D9
#define P3_DA_LS_DDR_START_ADDR_MSB                                 0x03DA
#define P3_DB_LS_DDR_START_ADDR_H                                   0x03DB
#define P3_DC_LS_DDR_START_ADDR_M                                   0x03DC
#define P3_DD_LS_DDR_START_ADDR_L                                   0x03DD
#define P3_DE_CAP_BIST_CTRL                                         0x03DE
#define P3_DF_DIS_BIST_CTRL                                         0x03DF
#define P3_E0_LS_SFM_DDR_FIFO_WTLVL_W_H                             0x03E0
#define P3_E1_LS_SFM_DDR_FIFO_WTLVL_W_L                             0x03E1
#define P3_E2_LS_SFM_DDR_FIFO_WTLVL_R_H                             0x03E2
#define P3_E3_LS_SFM_DDR_FIFO_WTLVL_R_L                             0x03E3
#define P3_E4_LS_SFM_DDR_FIFO_RW_NUM_H                              0x03E4
#define P3_E5_LS_SFM_DDR_FIFO_RW_NUM_L                              0x03E5
#define P3_E6_LS_SFM_DDR_FIFO_RW_LEN_H                              0x03E6
#define P3_E7_LS_SFM_DDR_FIFO_RW_LEN_L                              0x03E7
#define P3_E8_LS_SFM_DDR_FIFO_RW_REMAIN_H                           0x03E8
#define P3_E9_LS_SFM_DDR_FIFO_RW_REMAIN_L                           0x03E9
#define P3_EA_LS_SFM_DDR_START_ADDR_MSB                             0x03EA
#define P3_EB_LS_SFM_DDR_START_ADDR_H                               0x03EB
#define P3_EC_LS_SFM_DDR_START_ADDR_M                               0x03EC
#define P3_ED_LS_SFM_DDR_START_ADDR_L                               0x03ED
#define P3_EE_LS_SCREEN_FREEZE_MODE_CTRL                            0x03EE


//--------------------------------------------------
// FRC Cap_M1 (Page 5)
//--------------------------------------------------
#define P5_00_CAP_M1_MEM_ADDR_MSB                                   0x0500
#define P5_01_CAP_M1_MEM_ADDR_H                                     0x0501
#define P5_02_CAP_M1_MEM_ADDR_M                                     0x0502
#define P5_03_CAP_M1_MEM_ADDR_L                                     0x0503
#define P5_04_CAP_M1_BL2_ADDR_MSB                                   0x0504
#define P5_05_CAP_M1_BL2_ADDR_H                                     0x0505
#define P5_06_CAP_M1_BL2_ADDR_M                                     0x0506
#define P5_07_CAP_M1_BL2_ADDR_L                                     0x0507
#define P5_08_CAP_M1_BL3_ADDR_MSB                                   0x0508
#define P5_09_CAP_M1_BL3_ADDR_H                                     0x0509
#define P5_0A_CAP_M1_BL3_ADDR_M                                     0x050A
#define P5_0B_CAP_M1_BL3_ADDR_L                                     0x050B
#define P5_0C_CAP_M1_BOUNDARY_ADDR1_MSB                             0x050C
#define P5_0D_CAP_M1_BOUNDARY_ADDR1_H                               0x050D
#define P5_0E_CAP_M1_BOUNDARY_ADDR1_M                               0x050E
#define P5_0F_CAP_M1_BOUNDARY_ADDR1_L                               0x050F
#define P5_10_CAP_M1_BOUNDARY_ADDR2_MSB                             0x0510
#define P5_11_CAP_M1_BOUNDARY_ADDR2_H                               0x0511
#define P5_12_CAP_M1_BOUNDARY_ADDR2_M                               0x0512
#define P5_13_CAP_M1_BOUNDARY_ADDR2_L                               0x0513
#define P5_14_CAP_M1_BOUNDARY_STATUS                                0x0514
#define P5_15_CAP_M1_BLOCK_STEP_MSB                                 0x0515
#define P5_16_CAP_M1_BLOCK_STEP_H                                   0x0516
#define P5_17_CAP_M1_BLOCK_STEP_M                                   0x0517
#define P5_18_CAP_M1_BLOCK_STEP_L                                   0x0518
#define P5_19_CAP_M1_LINE_STEP_MSB                                  0x0519
#define P5_1A_CAP_M1_LINE_STEP_H                                    0x051A
#define P5_1B_CAP_M1_LINE_STEP_M                                    0x051B
#define P5_1C_CAP_M1_LINE_STEP_L                                    0x051C
#define P5_1D_CAP_M1_WATER_LEVEL_H                                  0x051D
#define P5_1E_CAP_M1_WATER_LEVEL_L                                  0x051E
#define P5_1F_CAP_M1_PIXEL_NUM_H                                    0x051F
#define P5_20_CAP_M1_PIXEL_NUM_L                                    0x0520
#define P5_21_CAP_M1_LINE_NUM_H                                     0x0521
#define P5_22_CAP_M1_LINE_NUM_L                                     0x0522
#define P5_23_CAP_M1_WR_NUM_H                                       0x0523
#define P5_24_CAP_M1_WR_NUM_L                                       0x0524
#define P5_25_CAP_M1_WR_LEN                                         0x0525
#define P5_26_CAP_M1_WR_REMAIN                                      0x0526
#define P5_27_CAP_M1_DDR_CTRL1                                      0x0527
#define P5_28_CAP_M1_DDR_CTRL2                                      0x0528
#define P5_29_CAP_M1_DDR_CTRL3                                      0x0529
#define P5_2A_CAP_M1_STATUS                                         0x052A
#define P5_2B_CAP_M1_FIFO_STATUS                                    0x052B
#define P5_2C_CAP_M1_ONEF_STATUS                                    0x052C
#define P5_30_CAP_M1_BIST_CTRL                                      0x0530
#define P5_31_CAP_M1_DRF_BIST_CTRL                                  0x0531
#define P5_43_CAP_M1_4CH_CTRL1                                      0x0543
#define P5_44_CAP_M1_4CH_CTRL2                                      0x0544
#define P5_45_CAP_M1_BL4_ADDR_MSB                                   0x0545
#define P5_46_CAP_M1_BL4_ADDR_H                                     0x0546
#define P5_47_CAP_M1_BL4_ADDR_M                                     0x0547
#define P5_48_CAP_M1_BL4_ADDR_L                                     0x0548
#define P5_49_CAP_M1_ROTATION                                       0x0549
#define P5_4A_CAP_M1_DUMMY01                                        0x054A
#define P5_4B_CAP_M1_DUMMY02                                        0x054B
#define P5_4C_CAP_M1_DUMMY03                                        0x054C
#define P5_4D_CAP_M1_DUMMY04                                        0x054D


//--------------------------------------------------
// FRC Disp_M1 (Page 5)
//--------------------------------------------------
#define P5_80_DISP_M1_READ_ADDR_MSB                                 0x0580
#define P5_81_DISP_M1_READ_ADDR_H                                   0x0581
#define P5_82_DISP_M1_READ_ADDR_M                                   0x0582
#define P5_83_DISP_M1_READ_ADDR_L                                   0x0583
#define P5_84_DISP_M1_BL2_ADDR_MSB                                  0x0584
#define P5_85_DISP_M1_BL2_ADDR_H                                    0x0585
#define P5_86_DISP_M1_BL2_ADDR_M                                    0x0586
#define P5_87_DISP_M1_BL2_ADDR_L                                    0x0587
#define P5_88_DISP_M1_BL3_ADDR_MSB                                  0x0588
#define P5_89_DISP_M1_BL3_ADDR_H                                    0x0589
#define P5_8A_DISP_M1_BL3_ADDR_M                                    0x058A
#define P5_8B_DISP_M1_BL3_ADDR_L                                    0x058B
#define P5_8C_DISP_M1_BOUNDARY_ADDR1_MSB                            0x058C
#define P5_8D_DISP_M1_BOUNDARY_ADDR1_H                              0x058D
#define P5_8E_DISP_M1_BOUNDARY_ADDR1_M                              0x058E
#define P5_8F_DISP_M1_BOUNDARY_ADDR1_L                              0x058F
#define P5_90_DISP_M1_BOUNDARY_ADDR2_MSB                            0x0590
#define P5_91_DISP_M1_BOUNDARY_ADDR2_H                              0x0591
#define P5_92_DISP_M1_BOUNDARY_ADDR2_M                              0x0592
#define P5_93_DISP_M1_BOUNDARY_ADDR2_L                              0x0593
#define P5_94_DISP_M1_BOUNDARY_STATUS                               0x0594
#define P5_95_DISP_M1_BLOCK_STEP_MSB                                0x0595
#define P5_96_DISP_M1_BLOCK_STEP_H                                  0x0596
#define P5_97_DISP_M1_BLOCK_STEP_M                                  0x0597
#define P5_98_DISP_M1_BLOCK_STEP_L                                  0x0598
#define P5_99_DISP_M1_LINE_STEP_MSB                                 0x0599
#define P5_9A_DISP_M1_LINE_STEP_H                                   0x059A
#define P5_9B_DISP_M1_LINE_STEP_M                                   0x059B
#define P5_9C_DISP_M1_LINE_STEP_L                                   0x059C
#define P5_A0_DISP_M1_WTLVL_H                                       0x05A0
#define P5_A1_DISP_M1_WTLVL_L                                       0x05A1
#define P5_A2_DISP_M1_PXL_NUM_H                                     0x05A2
#define P5_A3_DISP_M1_PXL_NUM_L                                     0x05A3
#define P5_A4_DISP_M1_LINE_NUM_H                                    0x05A4
#define P5_A5_DISP_M1_LINE_NUM_L                                    0x05A5
#define P5_A6_DISP_M1_PRRD_VST_H                                    0x05A6
#define P5_A7_DISP_M1_PRRD_VST_L                                    0x05A7
#define P5_A8_DISP_M1_READ_NUM_H                                    0x05A8
#define P5_A9_DISP_M1_READ_NUM_L                                    0x05A9
#define P5_AA_DISP_M1_READ_LEN                                      0x05AA
#define P5_AB_DISP_M1_READ_REMAIN                                   0x05AB
#define P5_AC_DISP_M1_DISP_CTRL1                                    0x05AC
#define P5_AD_DISP_STATUS                                           0x05AD
#define P5_AE_DISP_M1_DISP_CTRL2                                    0x05AE
#define P5_AF_DISP_M1_DISP_CTRL3                                    0x05AF
#define P5_B0_DISP_M1_FIFO_STATUS                                   0x05B0
#define P5_B1_DISP_M1_ONEF_DHF_H                                    0x05B1
#define P5_B2_DISP_M1_ONEF_DHF_M                                    0x05B2
#define P5_B3_DISP_M1_ONEF_DHF_L                                    0x05B3
#define P5_B4_DISP_M1_ONEF_IHF                                      0x05B4
#define P5_B5_DISP_M1_LINE_MAGN_L                                   0x05B5
#define P5_B6_DISP_M1_ONEF_MAGN_H                                   0x05B6
#define P5_B7_DISP_M1_ONEF_MAGN_L                                   0x05B7
#define P5_C0_DISP_M1_BIST_CTRL                                     0x05C0
#define P5_C1_DISP_M1_DRF_BIST_CTRL                                 0x05C1
#define P5_C2_ADC_TEST                                              0x05C2
#define P5_C3_DISP_M1_NEW_FIFO_CRC_CTRL                             0x05C3
#define P5_C4_DISP_M1_NEW_FIFO_CRC1                                 0x05C4
#define P5_C5_DISP_M1_NEW_FIFO_CRC2                                 0x05C5
#define P5_C6_DISP_M1_NEW_FIFO_CRC3                                 0x05C6
#define P5_C7_DISP_M1_NEW_FIFO_CRC4                                 0x05C7
#define P5_C8_DISP_M1_NEW_FIFO_CRC5                                 0x05C8
#define P5_C9_DISP_M1_NEW_FIFO_CRC6                                 0x05C9
#define P5_DC_DISP_M1_4CH_CTRL1                                     0x05DC
#define P5_DD_DISP_M1_4CH_CTRL2                                     0x05DD
#define P5_DE_DISP_M1_BL4_ADDR_MSB                                  0x05DE
#define P5_DF_DISP_M1_BL4_ADDR_H                                    0x05DF
#define P5_E0_DISP_M1_BL4_ADDR_M                                    0x05E0
#define P5_E1_DISP_M1_BL4_ADDR_L                                    0x05E1
#define P5_E2_DISP_M1_DUMMY01                                       0x05E2
#define P5_E3_DISP_M1_DUMMY02                                       0x05E3
#define P5_E4_DISP_M1_DUMMY03                                       0x05E4


//--------------------------------------------------
// Internal OSC (Page 6)
//--------------------------------------------------
#define P6_A0_OSC_TRIM_CTRL0                                        0x06A0
#define P6_A1_OSC_TRIM_CTRL1                                        0x06A1
#define P6_A2_OSC_TRIM_CTRL2                                        0x06A2
#define P6_A3_EMBEDDED_OSC_CTRL                                     0x06A3
#define P6_A4_OSC_TRIM_CNT                                          0x06A4
#define P6_A5_EMB_BGRES                                             0x06A5
#define P6_A6_EMB_BGRES1                                            0x06A6


//--------------------------------------------------
// Audio (Page 6)
//--------------------------------------------------
#define P6_B0_REG_ADC_POWER                                         0x06B0
#define P6_B1_REG_ADC_CUR                                           0x06B1
#define P6_B2_REG_ADC_CTRL                                          0x06B2
#define P6_B3_REG_AFE_GAIN                                          0x06B3
#define P6_B4_AD_CTRL                                               0x06B4
#define P6_B5_AD_MUTE                                               0x06B5
#define P6_B6_AD_GAIN_L                                             0x06B6
#define P6_B7_AD_GAIN_R                                             0x06B7
#define P6_B8_AD_DUMMY_0                                            0x06B8
#define P6_B9_AD_DUMMY_1                                            0x06B9
#define P6_C0_REG_DAC_POWER0                                        0x06C0
#define P6_C1_REG_DAC_POWER1                                        0x06C1
#define P6_C2_REG_DAC_CUR0                                          0x06C2
#define P6_C3_REG_DAC_CUR1                                          0x06C3
#define P6_C4_REG_DAC_CUR2                                          0x06C4
#define P6_C5_REG_ANA_CTRL                                          0x06C5
#define P6_C6_REG_AOUT_CTRL                                         0x06C6
#define P6_C7_REG_HPOUT_CTRL                                        0x06C7
#define P6_C8_REG_OUT_GAIN                                          0x06C8
#define P6_C9_REG_ANA_RESERVE0                                      0x06C9
#define P6_CA_REG_ANA_RESERVE1                                      0x06CA
#define P6_CB_REG_ANA_RESERVE2                                      0x06CB
#define P6_CC_REG_ANA_RESERVE3                                      0x06CC
#define P6_D0_DA_CTRL                                               0x06D0
#define P6_D1_DA_MUTE                                               0x06D1
#define P6_D2_DA_GAIN_L                                             0x06D2
#define P6_D3_DA_GAIN_R                                             0x06D3
#define P6_D4_DA_CLK_CTRL                                           0x06D4
#define P6_D5_DA_DUMMY_0                                            0x06D5
#define P6_D6_DA_DUMMY_1                                            0x06D6
#define P6_E0_REG_MUX_ANA_OUT                                       0x06E0
#define P6_E1_AD_SPDIF_CTRL                                         0x06E1
#define P6_E2_AD_SPDIF_CS_0                                         0x06E2
#define P6_E3_AD_SPDIF_CS_1                                         0x06E3
#define P6_E4_AD_SPDIF_CS_2                                         0x06E4
#define P6_E5_AD_SPDIF_CS_3                                         0x06E5
#define P6_E6_AD_SPDIF_CS_4                                         0x06E6
#define P6_E7_AD_I2S_CTRL                                           0x06E7
#define P6_E8_AUD_TEST_PIN                                          0x06E8
#define P6_E9_AUD_ADC_SRAM_BIST_0                                   0x06E9
#define P6_EA_AUD_ADC_SRAM_BIST_1                                   0x06EA
#define P6_EB_AUD_DAC_SRAM_BIST_0                                   0x06EB
#define P6_EC_AUD_DAC_SRAM_BIST_1                                   0x06EC
#define P6_ED_AUD_DUMMY_0                                           0x06ED
#define P6_EE_AUD_DUMMY_1                                           0x06EE


//--------------------------------------------------
// DCC (Page 7)
//--------------------------------------------------
#define P7_C7_DCC_CTRL_0                                            0x07C7
#define P7_C8_DCC_CTRL_1                                            0x07C8
#define P7_C9_DCC_ADDRESS_PORT                                      0x07C9
#define P7_CA_DCC_DATA_PORT                                         0x07CA


//--------------------------------------------------
// ICM (Page 7)
//--------------------------------------------------
#define P7_CC_SCM_BLOCK_ENABLE                                      0x07CC
#define P7_CD_SCM_BLOCK_SELECT                                      0x07CD
#define P7_CE_SCM_ACCESS_PORT_CONTROL                               0x07CE
#define P7_CF_SCM_ACCESS_PORT_DATA                                  0x07CF
#define P7_D0_ICM_CONTROL                                           0x07D0
#define P7_D1_ICM_SEL                                               0x07D1
#define P7_D2_ICM_ADDR                                              0x07D2
#define P7_D3_ICM_DATA                                              0x07D3
#define P7_D4_ICM_SEL2                                              0x07D4


//--------------------------------------------------
// DCR Part1 (Page 7)
//--------------------------------------------------
#define P7_D8_DCR_ADDRESS_PORT                                      0x07D8
#define P7_D9_DCR_DATA_PORT                                         0x07D9


//--------------------------------------------------
// DCR Part2 (Page 7)
//--------------------------------------------------
#define P7_DA_DCR_CTRL                                              0x07DA


//--------------------------------------------------
// IAPS Gain (Page 7)
//--------------------------------------------------
#define P7_E0_IAPS_GAIN_CTRL_M1                                     0x07E0
#define P7_E1_GAIN_VALUE1_M1                                        0x07E1
#define P7_E2_GAIN_VALUE0_M1                                        0x07E2
#define P7_E3_SOFT_CLAMP_M1                                         0x07E3
#define P7_E4_IAPS_GAIN_DB_CTRL_M1                                  0x07E4


//--------------------------------------------------
// D-domain Pattern Generator (Page 7)
//--------------------------------------------------
#define P7_F0_DISP_PG_R_CTRL                                        0x07F0
#define P7_F1_DISP_PG_G_CTRL                                        0x07F1
#define P7_F2_DISP_PG_B_CTRL                                        0x07F2
#define P7_F3_DISP_PG_R_INITIAL                                     0x07F3
#define P7_F4_DISP_PG_G_INITIAL                                     0x07F4
#define P7_F5_DISP_PG_B_INITIAL                                     0x07F5
#define P7_F6_DISP_PG_PIXEL_DELTA_H                                 0x07F6
#define P7_F7_DISP_PG_LINE_DELTA_H                                  0x07F7
#define P7_F8_DISP_PG_PIXEL_STEP_H                                  0x07F8
#define P7_F9_DISP_PG_LINE_STEP_H                                   0x07F9
#define P7_FA_DISP_PG_DELTA_H_STEP_M                                0x07FA
#define P7_FB_D_PG_CTRL_0                                           0x07FB
#define P7_FC_D_PG_INITIAL_M_STEP_L                                 0x07FC
#define P7_FD_D_PG_INITIAL_L_CTRL                                   0x07FD
#define P7_FE_DISP_PG_DELTA_L                                       0x07FE
#define P7_FF_D_PATTERN_RESET                                       0x07FF


//--------------------------------------------------
// Audio Control (Page 8)
//--------------------------------------------------
#define P8_A0_DVC_EN                                                0x08A0
#define P8_A1_DVC_VA_MSB                                            0x08A1
#define P8_A2_DVC_VA_LSB                                            0x08A2
#define P8_A3_DVC_ZC_WIN_CTRL_0                                     0x08A3
#define P8_A4_DVC_ZC_WIN_CTRL_1                                     0x08A4
#define P8_A5_DVC_GAIN_MSB                                          0x08A5
#define P8_A6_DVC_GAIN_LSB                                          0x08A6
#define P8_A7_DVC_GAIN_READ_MSB                                     0x08A7
#define P8_A8_DVC_GAIN_READ_LSB                                     0x08A8
#define P8_A9_DVC_GAIN_DONE                                         0x08A9
#define P8_AA_DVC_RESERVE1                                          0x08AA
#define P8_AB_DVC_RESERVE2                                          0x08AB
#define P8_C0_PEAK_CTRL_0                                           0x08C0
#define P8_C1_PEAK_CTRL_1                                           0x08C1
#define P8_C2_PEAK_CTRL_L_0                                         0x08C2
#define P8_C3_PEAK_CTRL_L_1                                         0x08C3
#define P8_C4_PEAK_CTRL_L_2                                         0x08C4
#define P8_C5_PEAK_CTRL_L_3                                         0x08C5
#define P8_C6_PEAK_CTRL_L_4                                         0x08C6
#define P8_C7_PEAK_CTRL_R_0                                         0x08C7
#define P8_C8_PEAK_CTRL_R_1                                         0x08C8
#define P8_C9_PEAK_CTRL_R_2                                         0x08C9
#define P8_CA_PEAK_CTRL_R_3                                         0x08CA
#define P8_CB_PEAK_CTRL_R_4                                         0x08CB
#define P8_CC_PEAK_RESERVE1                                         0x08CC
#define P8_CD_PEAK_RESERVE2                                         0x08CD


//--------------------------------------------------
// Gamma Bist Control (Page 9)
//--------------------------------------------------
#define P9_00_GAMMA_BIST_SET_M1                                     0x0900
#define P9_01_GAMMA_BIST_CTRL0_M1                                   0x0901
#define P9_02_GAMMA_BIST_CTRL1_M1                                   0x0902
#define P9_03_GAMMA_BIST_CTRL2_M1                                   0x0903
#define P9_07_GAMMA_BIST_CTRL0_M2                                   0x0907
#define P9_08_GAMMA_BIST_CTRL1_M2                                   0x0908
#define P9_09_GAMMA_BIST_CTRL2_M2                                   0x0909
#define P9_10_RGB_GAMMA_CLK_M1                                      0x0910
#define P9_11_RGB_GAMMA_BIST_CTRL0_M1                               0x0911
#define P9_12_RGB_GAMMA_BIST_CTRL1_M1                               0x0912
#define P9_13_RGB_GAMMA_BIST_CTRL2_M1                               0x0913
#define P9_17_RGB_GAMMA_BIST_CTRL0_M2                               0x0917
#define P9_18_RGB_GAMMA_BIST_CTRL1_M2                               0x0918
#define P9_19_RGB_GAMMA_BIST_CTRL2_M2                               0x0919


//--------------------------------------------------
// Input Gamma Control (Page 9)
//--------------------------------------------------
#define P9_A0_INPUT_GAMMA_PORT                                      0x09A0
#define P9_A1_INPUT_GAMMA_CTRL                                      0x09A1
#define P9_A2_INPUT_GAMMA_LOW_THRE                                  0x09A2
#define P9_A3_INPUT_GAMMA_HIGH_THRE                                 0x09A3
#define P9_A8_IG_DUMMY                                              0x09A8


//--------------------------------------------------
// RGB 3D Gamma Control (Page 9)
//--------------------------------------------------
#define P9_B0_RGB_3D_GAMMA_CTRL                                     0x09B0
#define P9_B1_RGB_3D_GAMMA_ADDRESS_H                                0x09B1
#define P9_B2_RGB_3D_GAMMA_ADDRESS_L                                0x09B2
#define P9_B3_RGB_3D_GAMMA_PORT                                     0x09B3
#define P9_B4_RGB_3D_GAMMA_BIST_CTRL_MAIN1_1                        0x09B4
#define P9_B5_RGB_3D_GAMMA_BIST_CTRL_MAIN1_2                        0x09B5
#define P9_B6_RGB_3D_GAMMA_BIST_CTRL_MAIN2_1                        0x09B6
#define P9_B7_RGB_3D_GAMMA_BIST_CTRL_MAIN2_2                        0x09B7
#define P9_B8_RGB_3D_GAMMA_DRF_BIST_MAIN1_1                         0x09B8
#define P9_B9_RGB_3D_GAMMA_DRF_BIST_MAIN1_2                         0x09B9
#define P9_BA_RGB_3D_GAMMA_DRF_BIST_MAIN2_1                         0x09BA
#define P9_BB_RGB_3D_GAMMA_DRF_BIST_MAIN2_2                         0x09BB


//--------------------------------------------------
// RGB Gamma Control (Page 9)
//--------------------------------------------------
#define P9_D0_RGB_GAMMA_CTRL_M1                                     0x09D0
#define P9_D1_RGB_GAMMA_START_POINT_M1                              0x09D1
#define P9_D2_RGB_GAMMA_ADJUST_M1                                   0x09D2
#define P9_D3_RGB_GAMMA_DUMMY_M1                                    0x09D3


//--------------------------------------------------
// DisplayPort 1.2 Digital MAC MST2SST PART(Page A)
//--------------------------------------------------
#define PA_00_MST2SST_RESET                                         0x0A00
#define PA_01_MST2SST_ASYNC_FIFO                                    0x0A01
#define PA_10_MSA_HTT_0                                             0x0A10
#define PA_11_MSA_HTT_1                                             0x0A11
#define PA_12_MSA_HST_0                                             0x0A12
#define PA_13_MSA_HST_1                                             0x0A13
#define PA_14_MSA_HWD_0                                             0x0A14
#define PA_15_MSA_HWD_1                                             0x0A15
#define PA_16_MSA_HSW_0                                             0x0A16
#define PA_17_MSA_HSW_1                                             0x0A17
#define PA_18_MSA_VTT_0                                             0x0A18
#define PA_19_MSA_VTT_1                                             0x0A19
#define PA_1A_MSA_VST_0                                             0x0A1A
#define PA_1B_MSA_VST_1                                             0x0A1B
#define PA_1C_MSA_VHT_0                                             0x0A1C
#define PA_1D_MSA_VHT_1                                             0x0A1D
#define PA_1E_MSA_VSW_0                                             0x0A1E
#define PA_1F_MSA_VSW_1                                             0x0A1F
#define PA_20_MSA_MVID_00                                           0x0A20
#define PA_21_MSA_MVID_01                                           0x0A21
#define PA_22_MSA_MVID_02                                           0x0A22
#define PA_23_MSA_NVID_00                                           0x0A23
#define PA_24_MSA_NVID_01                                           0x0A24
#define PA_25_MSA_NVID_02                                           0x0A25
#define PA_26_MSA_MISC_0                                            0x0A26
#define PA_27_MSA_MISC_1                                            0x0A27
#define PA_28_MSA_COLOR_BIT                                         0x0A28
#define PA_29_MST2SST_VBID                                          0x0A29
#define PA_30_PG_CTRL_0                                             0x0A30
#define PA_31_PG_CTRL_1                                             0x0A31
#define PA_32_PG_CTRL_2                                             0x0A32
#define PA_33_PG_CTRL_3                                             0x0A33
#define PA_34_RB422_YONLY                                           0x0A34
#define PA_35_DPF_CTRL_0                                            0x0A35
#define PA_36_DP_OUTPUT_CTRL                                        0x0A36
#define PA_37_EVBLK2VS_H                                            0x0A37
#define PA_38_EVBLK2VS_M                                            0x0A38
#define PA_39_EVBLK2VS_L                                            0x0A39
#define PA_3A_OVBLK2VS_H                                            0x0A3A
#define PA_3B_OVBLK2VS_M                                            0x0A3B
#define PA_3C_OVBLK2VS_L                                            0x0A3C
#define PA_3D_BS2HS_0                                               0x0A3D
#define PA_3E_BS2HS_1                                               0x0A3E
#define PA_3F_VS_FRONT_PORCH                                        0x0A3F
#define PA_40_MN_DPF_HTT_M                                          0x0A40
#define PA_41_MN_DPF_HTT_L                                          0x0A41
#define PA_42_MN_DPF_HST_M                                          0x0A42
#define PA_43_MN_DPF_HST_L                                          0x0A43
#define PA_44_MN_DPF_HWD_M                                          0x0A44
#define PA_45_MN_DPF_HWD_L                                          0x0A45
#define PA_46_MN_DPF_HSW_M                                          0x0A46
#define PA_47_MN_DPF_HSW_L                                          0x0A47
#define PA_48_MN_DPF_VTT_M                                          0x0A48
#define PA_49_MN_DPF_VTT_L                                          0x0A49
#define PA_4A_MN_DPF_VST_M                                          0x0A4A
#define PA_4B_MN_DPF_VST_L                                          0x0A4B
#define PA_4C_MN_DPF_VHT_M                                          0x0A4C
#define PA_4D_MN_DPF_VHT_L                                          0x0A4D
#define PA_4E_MN_DPF_VSW_M                                          0x0A4E
#define PA_4F_MN_DPF_VSW_L                                          0x0A4F
#define PA_50_MN_DPF_BG_RED_M                                       0x0A50
#define PA_51_MN_DPF_BG_RED_L                                       0x0A51
#define PA_52_MN_DPF_BG_GRN_M                                       0x0A52
#define PA_53_MN_DPF_BG_GRN_L                                       0x0A53
#define PA_54_MN_DPF_BG_BLU_M                                       0x0A54
#define PA_55_MN_DPF_BG_BLU_L                                       0x0A55
#define PA_56_INTERLACE_MODE_CONFIG                                 0x0A56
#define PA_58_MN_MEAS_CTRL                                          0x0A58
#define PA_59_MN_MEAS_VLN_M                                         0x0A59
#define PA_5A_MN_MEAS_VLN_L                                         0x0A5A
#define PA_5B_MN_MEAS_HLN_M                                         0x0A5B
#define PA_5C_MN_MEAS_HLN_L                                         0x0A5C
#define PA_5D_VHEIGHT_MSB                                           0x0A5D
#define PA_5E_VHEIGHT_LSB                                           0x0A5E
#define PA_60_VBLANK_MSB                                            0x0A60
#define PA_61_VBLANK_LSB                                            0x0A61
#define PA_62_HBLANK_MSB                                            0x0A62
#define PA_63_HBLANK_LSB                                            0x0A63
#define PA_65_SRAM_BIST_0                                           0x0A65
#define PA_66_SRAM_BIST_1                                           0x0A66
#define PA_67_VIDEO_EN_CNT_0                                        0x0A67
#define PA_68_VIDEO_EN_CNT_1                                        0x0A68
#define PA_70_DP_CRC_CTRL                                           0x0A70
#define PA_71_DP_CRC_R_M                                            0x0A71
#define PA_72_DP_CRC_R_L                                            0x0A72
#define PA_73_DP_CRC_G_M                                            0x0A73
#define PA_74_DP_CRC_G_L                                            0x0A74
#define PA_75_DP_CRC_B_M                                            0x0A75
#define PA_76_DP_CRC_B_L                                            0x0A76
#define PA_77_DP_CRC_CB_M                                           0x0A77
#define PA_78_DP_CRC_CB_L                                           0x0A78
#define PA_7A_MST2SST_IRQ                                           0x0A7A
#define PA_80_MST2SST_CONFIG                                        0x0A80
#define PA_81_MST2SST_CLK_GATE                                      0x0A81
#define PA_90_SOURCE_SEL_2                                          0x0A90
#define PA_91_DAISY_CTRL_0                                          0x0A91
#define PA_92_DAISY_CTRL_1                                          0x0A92
#define PA_93_DAISY_CTRL_2                                          0x0A93
#define PA_94_DAISY_CTRL_3                                          0x0A94
#define PA_95_DAISY_CTRL_4                                          0x0A95
#define PA_96_DAISY_CTRL_5                                          0x0A96
#define PA_97_DAISY_CTRL_6                                          0x0A97
#define PA_98_MIDFIFO_FLAG_0                                        0x0A98
#define PA_99_PREFIFO_FLAG_0                                        0x0A99
#define PA_9A_PREFIFO_FLAG_1                                        0x0A9A
#define PA_9B_ASYNC_FIFO_CLEAR                                      0x0A9B
#define PA_E0_MST2SST_TEST                                          0x0AE0
#define PA_E1_MST2SST_TEST1                                         0x0AE1
#define PA_F0_DP_RSV0                                               0x0AF0
#define PA_F1_DP_RSV1                                               0x0AF1
#define PA_F2_DP_RSV2                                               0x0AF2
#define PA_F3_DP_RSV3                                               0x0AF3
#define PA_F4_DP_RSV4                                               0x0AF4
#define PA_F5_DP_RSV5                                               0x0AF5
#define PA_F6_DP_RSV6                                               0x0AF6
#define PA_F7_DP_RSV7                                               0x0AF7
#define PA_F8_DP_RSV8                                               0x0AF8
#define PA_F9_DP_RSV9                                               0x0AF9
#define PA_FA_DP_RSVA                                               0x0AFA


//--------------------------------------------------
// DisplayPort 1.2 Digital MAC MST2SST PLL (Page A)
//--------------------------------------------------
#define PA_A0_MN_SCLKG_CTRL                                         0x0AA0
#define PA_A1_MN_SCLKG_DIVM                                         0x0AA1
#define PA_A2_MN_SCLKG_DIVN                                         0x0AA2
#define PA_A3_MN_SCLKG_DIVS                                         0x0AA3
#define PA_A4_MN_SCLKG_OFFS_H                                       0x0AA4
#define PA_A5_MN_SCLKG_OFFS_M                                       0x0AA5
#define PA_A6_MN_SCLKG_OFFS_L                                       0x0AA6
#define PA_A7_MN_SCLKG_TRK_CTRL                                     0x0AA7
#define PA_A8_MN_SCLKG_TRK_MN_I_H                                   0x0AA8
#define PA_A9_MN_SCLKG_TRK_MN_I_M                                   0x0AA9
#define PA_AA_MN_SCLKG_TRK_MN_I_L                                   0x0AAA
#define PA_AB_MN_SCLKG_TRK_MN_P_H                                   0x0AAB
#define PA_AC_MN_SCLKG_TRK_MN_P_M                                   0x0AAC
#define PA_AD_MN_SCLKG_TRK_MN_P_L                                   0x0AAD
#define PA_AE_MN_SCLKG_TRK_MN_PE                                    0x0AAE
#define PA_AF_MN_SCLKG_TRK_MN_NLOCK                                 0x0AAF
#define PA_B0_MN_SCLKG_TRK_VS_I_H                                   0x0AB0
#define PA_B1_MN_SCLKG_TRK_VS_I_M                                   0x0AB1
#define PA_B2_MN_SCLKG_TRK_VS_I_L                                   0x0AB2
#define PA_B3_MN_SCLKG_TRK_VS_P_H                                   0x0AB3
#define PA_B4_MN_SCLKG_TRK_VS_P_M                                   0x0AB4
#define PA_B5_MN_SCLKG_TRK_VS_P_L                                   0x0AB5
#define PA_B6_MN_SCLKG_TRK_VS_PE                                    0x0AB6
#define PA_B7_MN_SCLKG_TRK_VS_NLOCK                                 0x0AB7
#define PA_B8_MN_SCLKG_SDM_CTRL                                     0x0AB8
#define PA_B9_MN_SCLKG_SDM_TEST                                     0x0AB9
#define PA_BA_MN_SCLKG_SDM_SUMC_H                                   0x0ABA
#define PA_BB_MN_SCLKG_SDM_SUMC_M                                   0x0ABB
#define PA_BC_MN_SCLKG_SDM_SUMC_L                                   0x0ABC
#define PA_BD_MN_SCLKG_PLL_PWR                                      0x0ABD
#define PA_BE_MN_SCLKG_PLL_CHP                                      0x0ABE
#define PA_BF_MN_SCLKG_PLL_WD                                       0x0ABF
#define PA_C0_MN_SCLKG_PLL_INSEL                                    0x0AC0
#define PA_C1_MN_SCLKG_PLL_RESERVE                                  0x0AC1
#define PA_C2_HS_TRACKING_NEW_MODE1                                 0x0AC2
#define PA_C3_HS_TRACKING_NEW_MODE2                                 0x0AC3
#define PA_C4_M_CODE_ADJUST_0                                       0x0AC4
#define PA_C5_M_CODE_ADJUST_1                                       0x0AC5
#define PA_C6_M_CODE_ADJUST_2                                       0x0AC6
#define PA_C7_VBID_MAN_MADE                                         0x0AC7
#define PA_C8_DUMMY_1                                               0x0AC8
#define PA_C9_DUMMY_2                                               0x0AC9
#define PA_CA_DUMMY_3                                               0x0ACA


//--------------------------------------------------
// D0 Port DisplayPort 1.2 Digital PHY(Page B)
//--------------------------------------------------
#define PB_00_HD_DP_SEL                                             0x0B00
#define PB_01_PHY_DIG_RESET_CTRL                                    0x0B01
#define PB_02_PHY_DIG_RESET2_CTRL                                   0x0B02
#define PB_03_LANE_MUX                                              0x0B03
#define PB_04_CHANNEL_FIFO_SYNC                                     0x0B04
#define PB_05_SAMPLE_EDGE                                           0x0B05
#define PB_06_DECODE_10B8B_ERROR                                    0x0B06
#define PB_07_SCRAMBLE_CTRL                                         0x0B07
#define PB_08_BIST_PATTERN_SEL                                      0x0B08
#define PB_09_BIST_PATTERN1                                         0x0B09
#define PB_0A_BIST_PATTERN2                                         0x0B0A
#define PB_0B_BIST_PATTERN3                                         0x0B0B
#define PB_0C_BIST_PATTERN4                                         0x0B0C
#define PB_0D_BIST_SEED_0                                           0x0B0D
#define PB_0E_DESKEW_PHY                                            0x0B0E
#define PB_0F_DESKEW_PHY2                                           0x0B0F
#define PB_10_PHY_CH_FIFO_SYNC0                                     0x0B10
#define PB_11_PHY_CH_FIFO_SYNC1                                     0x0B11
#define PB_12_EQ_CRC_1                                              0x0B12
#define PB_13_EQ_CRC_2                                              0x0B13
#define PB_14_EQ_CRC_3                                              0x0B14
#define PB_15_EQ_CRC_4                                              0x0B15
#define PB_16_EQ_CRC_5                                              0x0B16
#define PB_17_DP_HDCP_CONTROL                                       0x0B17
#define PB_18_DP_HDCP_DOWNLOAD_PORT                                 0x0B18
#define PB_19_DP_HDCP_KEY_OUTPUT                                    0x0B19
#define PB_1A_HDCP_IRQ                                              0x0B1A
#define PB_1B_HDCP_INTGT_VRF                                        0x0B1B
#define PB_1C_HDCP_INTGT_VRF_PAT_MSB                                0x0B1C
#define PB_1D_HDCP_INTGT_VRF_PAT_LSB                                0x0B1D
#define PB_1E_HDCP_INTGT_VRF_ANS_MSB                                0x0B1E
#define PB_1F_HDCP_INTGT_VRF_ANS_LSB                                0x0B1F
#define PB_20_HDCP_DEBUG                                            0x0B20
#define PB_21_KM_BYTE_6                                             0x0B21
#define PB_22_KM_BYTE_5                                             0x0B22
#define PB_23_KM_BYTE_4                                             0x0B23
#define PB_24_KM_BYTE_3                                             0x0B24
#define PB_25_KM_BYTE_2                                             0x0B25
#define PB_26_KM_BYTE_1                                             0x0B26
#define PB_27_KM_BYTE_0                                             0x0B27
#define PB_28_M0_BYTE_7                                             0x0B28
#define PB_29_M0_BYTE_6                                             0x0B29
#define PB_2A_M0_BYTE_5                                             0x0B2A
#define PB_2B_M0_BYTE_4                                             0x0B2B
#define PB_2C_M0_BYTE_3                                             0x0B2C
#define PB_2D_M0_BYTE_2                                             0x0B2D
#define PB_2E_M0_BYTE_1                                             0x0B2E
#define PB_2F_M0_BYTE_0                                             0x0B2F
#define PB_30_SHA_CONTRL                                            0x0B30
#define PB_31_SHA_DATA1                                             0x0B31
#define PB_32_SHA_DATA2                                             0x0B32
#define PB_33_SHA_DATA3                                             0x0B33
#define PB_34_SHA_DATA4                                             0x0B34
#define PB_36_SHA_0                                                 0x0B36
#define PB_37_SHA_1                                                 0x0B37
#define PB_38_SHA_2                                                 0x0B38
#define PB_39_SHA_3                                                 0x0B39
#define PB_3A_SHA_4                                                 0x0B3A
#define PB_3B_SHA_5                                                 0x0B3B
#define PB_3C_SHA_6                                                 0x0B3C
#define PB_3D_SHA_7                                                 0x0B3D
#define PB_3E_SHA_8                                                 0x0B3E
#define PB_3F_SHA_9                                                 0x0B3F
#define PB_40_SHA_10                                                0x0B40
#define PB_41_SHA_11                                                0x0B41
#define PB_42_SHA_12                                                0x0B42
#define PB_43_SHA_13                                                0x0B43
#define PB_44_SHA_14                                                0x0B44
#define PB_45_SHA_15                                                0x0B45
#define PB_46_SHA_16                                                0x0B46
#define PB_47_SHA_17                                                0x0B47
#define PB_48_SHA_18                                                0x0B48
#define PB_49_SHA_19                                                0x0B49
#define PB_50_DP_SIG_DET_0                                          0x0B50
#define PB_51_DP_SIG_DET_1                                          0x0B51
#define PB_52_DP_SIG_DET_2                                          0x0B52
#define PB_53_DP_SIG_DET_3                                          0x0B53
#define PB_54_DP_SIG_DET_4                                          0x0B54


//--------------------------------------------------
// D0 HDCP 2.2 Module (Page B)
//--------------------------------------------------
#define PB_55_RIV0                                                  0x0B55
#define PB_56_RIV1                                                  0x0B56
#define PB_57_RIV2                                                  0x0B57
#define PB_58_RIV3                                                  0x0B58
#define PB_59_RIV4                                                  0x0B59
#define PB_5A_RIV5                                                  0x0B5A
#define PB_5B_RIV6                                                  0x0B5B
#define PB_5C_RIV7                                                  0x0B5C
#define PB_60_DEBUG0                                                0x0B60
#define PB_61_DEBUG1                                                0x0B61
#define PB_62_DEBUG2                                                0x0B62
#define PB_63_HDCP_OTHER                                            0x0B63
#define PB_64_HDCP_ENC_CTRL0                                        0x0B64
#define PB_65_HDCP_ENC_CTRL1                                        0x0B65
#define PB_66_HDCP_ENC_CTRL2                                        0x0B66
#define PB_67_HDCP_ENC_CTRL3                                        0x0B67
#define PB_68_HDCP_ENC_CTRL4                                        0x0B68
#define PB_69_HDCP_ENC_CTRL5                                        0x0B69
#define PB_6A_HDCP_ENC_CTRL6                                        0x0B6A
#define PB_6B_HDCP_ENC_CTRL7                                        0x0B6B
#define PB_81_HDCP_AES_CIPHER_KEY_15                                0x0B81
#define PB_82_HDCP_AES_CIPHER_KEY_14                                0x0B82
#define PB_83_HDCP_AES_CIPHER_KEY_13                                0x0B83
#define PB_84_HDCP_AES_CIPHER_KEY_12                                0x0B84
#define PB_85_HDCP_AES_CIPHER_KEY_11                                0x0B85
#define PB_86_HDCP_AES_CIPHER_KEY_10                                0x0B86
#define PB_87_HDCP_AES_CIPHER_KEY_9                                 0x0B87
#define PB_88_HDCP_AES_CIPHER_KEY_8                                 0x0B88
#define PB_89_HDCP_AES_CIPHER_KEY_7                                 0x0B89
#define PB_8A_HDCP_AES_CIPHER_KEY_6                                 0x0B8A
#define PB_8B_HDCP_AES_CIPHER_KEY_5                                 0x0B8B
#define PB_8C_HDCP_AES_CIPHER_KEY_4                                 0x0B8C
#define PB_8D_HDCP_AES_CIPHER_KEY_3                                 0x0B8D
#define PB_8E_HDCP_AES_CIPHER_KEY_2                                 0x0B8E
#define PB_8F_HDCP_AES_CIPHER_KEY_1                                 0x0B8F
#define PB_90_HDCP_AES_CIPHER_KEY_0                                 0x0B90
#define PB_93_HDCP_TYPE_AES_0                                       0x0B93
#define PB_94_HDCP_TYPE_AES_1                                       0x0B94
#define PB_95_HDCP_ST_TYPE                                          0x0B95
#define PB_96_DUMMY3                                                0x0B96
#define PB_97_DUMMY4                                                0x0B97


//--------------------------------------------------
// D0 Port DisplayPort 1.2 HDCP power on(Page B)
//--------------------------------------------------
#define PB_A0_DP_HDCP_CONTROL                                       0x0BA0
#define PB_A1_DP_HDCP_DOWNLOAD_PORT                                 0x0BA1
#define PB_A2_DP_HDCP_KEY_OUTPUT                                    0x0BA2
#define PB_A3_HDCP_IRQ                                              0x0BA3
#define PB_A4_HDCP_BIST                                             0x0BA4
#define PB_A5_HDCP_DEBUG                                            0x0BA5
#define PB_A6_KM                                                    0x0BA6
#define PB_AA_TEST_SEL                                              0x0BAA


//--------------------------------------------------
// Pin Share Register (Page 10)
//--------------------------------------------------
#define P10_00_PIN_SHARE_CTRL10__ADION                              0x1000
#define P10_01_PIN_SHARE_CTRL11__ADION                              0x1001
#define P10_02_PIN_SHARE_CTRL12__ADION                              0x1002
#define P10_03_PIN_SHARE_CTRL13__ADION                              0x1003
#define P10_04_PIN_SHARE_CTRL14__ADION                              0x1004
#define P10_05_PIN_SHARE_CTRL15__ADION                              0x1005
#define P10_06_PIN_SHARE_CTRL16__ADION                              0x1006
#define P10_07_PIN_SHARE_CTRL17__ADION                              0x1007
#define P10_08_PIN_SHARE_CTRL30__ADION                              0x1008
#define P10_09_PIN_SHARE_CTRL31__ADION                              0x1009
#define P10_0A_PIN_SHARE_CTRL32__ADION                              0x100A
#define P10_0B_PIN_SHARE_CTRL33__ADION                              0x100B
#define P10_0C_PIN_SHARE_CTRL34__ADION                              0x100C
#define P10_0D_PIN_SHARE_CTRL35__ADION                              0x100D
#define P10_0E_PIN_SHARE_CTRL36__ADION                              0x100E
#define P10_0F_PIN_SHARE_CTRL37__ADION                              0x100F
#define P10_10_PIN_SHARE_CTRL40__ADION                              0x1010
#define P10_11_PIN_SHARE_CTRL41__ADION                              0x1011
#define P10_12_PIN_SHARE_CTRL42__ADION                              0x1012
#define P10_13_PIN_SHARE_CTRL43__TOPOFF                             0x1013
#define P10_14_PIN_SHARE_CTRL44__TOPOFF                             0x1014
#define P10_15_PIN_SHARE_CTRL45__TOPOFF                             0x1015
#define P10_16_PIN_SHARE_CTRL46__TOPOFF                             0x1016
#define P10_17_PIN_SHARE_CTRL47__TOPOFF                             0x1017
#define P10_18_PIN_SHARE_CTRL50__TOPOFF                             0x1018
#define P10_19_PIN_SHARE_CTRL51__TOPOFF                             0x1019
#define P10_1A_PIN_SHARE_CTRL52__TOPOFF                             0x101A
#define P10_1B_PIN_SHARE_CTRL53__TOPOFF                             0x101B
#define P10_1C_PIN_SHARE_CTRL54__TOPOFF                             0x101C
#define P10_1D_PIN_SHARE_CTRL55__TOPOFF                             0x101D
#define P10_1E_PIN_SHARE_CTRL56__TOPOFF                             0x101E
#define P10_1F_PIN_SHARE_CTRL57__TOPOFF                             0x101F
#define P10_20_PIN_SHARE_CTRL60__TOPOFF                             0x1020
#define P10_21_PIN_SHARE_CTRL61__TOPOFF                             0x1021
#define P10_22_PIN_SHARE_CTRL62__TOPOFF                             0x1022
#define P10_23_PIN_SHARE_CTRL63__TOPOFF                             0x1023
#define P10_24_PIN_SHARE_CTRL64__TOPOFF                             0x1024
#define P10_25_PIN_SHARE_CTRL65__TOPOFF                             0x1025
#define P10_26_PIN_SHARE_CTRL66__TOPOFF                             0x1026
#define P10_27_PIN_SHARE_CTRL67__TOPOFF                             0x1027
#define P10_28_PIN_SHARE_CTRL70__TOPOFF                             0x1028
#define P10_29_PIN_SHARE_CTRL71__TOPOFF                             0x1029
#define P10_2A_PIN_SHARE_CTRL72__TOPOFF                             0x102A
#define P10_2B_PIN_SHARE_CTRL73__TOPOFF                             0x102B
#define P10_2C_PIN_SHARE_CTRL74__TOPOFF                             0x102C
#define P10_2D_PIN_SHARE_CTRL75__TOPOFF                             0x102D
#define P10_2E_PIN_SHARE_CTRL76__TOPOFF                             0x102E
#define P10_2F_PIN_SHARE_CTRL77__TOPOFF                             0x102F
#define P10_30_PIN_SHARE_CTRL80__TOPOFF                             0x1030
#define P10_31_PIN_SHARE_CTRL81__TOPON                              0x1031
#define P10_32_PIN_SHARE_CTRL82__TOPON                              0x1032
#define P10_33_PIN_SHARE_CTRL83__TOPON                              0x1033
#define P10_34_PIN_SHARE_CTRL84__TOPON                              0x1034
#define P10_35_PIN_SHARE_CTRL85__TOPON                              0x1035
#define P10_36_PIN_SHARE_CTRL86__TOPON                              0x1036
#define P10_37_PIN_SHARE_CTRL87__ADION                              0x1037
#define P10_38_PIN_SHARE_CTRL90__ADION                              0x1038
#define P10_39_PIN_SHARE_CTRL91__ADION                              0x1039
#define P10_3A_PIN_SHARE_CTRL92__ADION                              0x103A
#define P10_3B_PIN_SHARE_CTRL93__ADION                              0x103B
#define P10_3C_PIN_SHARE_CTRL94__ADION                              0x103C
#define P10_3D_PIN_SHARE_CTRL95__ADION                              0x103D
#define P10_3E_PIN_SHARE_CTRL96__ADION                              0x103E
#define P10_3F_PIN_SHARE_CTRL97__ADION                              0x103F
#define P10_40_PIN_SHARE_CTRLA0__ADION                              0x1040
#define P10_41_PIN_SHARE_CTRLA1__ADION                              0x1041
#define P10_42_PIN_SHARE_CTRLA2__ADION                              0x1042
#define P10_43_PIN_SHARE_CTRLA3__ADION                              0x1043
#define P10_44_PIN_SHARE_CTRLA4__ADION                              0x1044
#define P10_45_PIN_SHARE_CTRLA5__ADION                              0x1045
#define P10_46_PIN_SHARE_CTRLA6__ADION                              0x1046
#define P10_47_PIN_SHARE_CTRLA7__ADION                              0x1047
#define P10_48_PIN_SHARE_CTRLB0__ADION                              0x1048
#define P10_49_PIN_SHARE_CTRLB1__ADION                              0x1049
#define P10_4A_PIN_SHARE_CTRLB2__ADION                              0x104A
#define P10_4B_PIN_SHARE_CTRLB3__ADION                              0x104B
#define P10_4C_PIN_SHARE_CTRLB4__ADION                              0x104C
#define P10_4D_DUMMY__ADION                                         0x104D
#define P10_4E_DUMMY__TOPOFF                                        0x104E
#define P10_4F_DUMMY__TOPON                                         0x104F
#define P10_80_PIN_SLEW_RATE_CTRL0__TOPOFF                          0x1080
#define P10_81_PIN_SLEW_RATE_CTRL1__TOPON                           0x1081
#define P10_88_PIN_SCHMITT_CTRL0__ADION                             0x1088
#define P10_89_PIN_SCHMITT_CTRL1__TOPOFF                            0x1089
#define P10_A0_PIN_PULLUP_CTRL00__ADION                             0x10A0
#define P10_A1_PIN_PULLUP_CTRL01__ADION                             0x10A1
#define P10_A2_PIN_PULLUP_CTRL02__ADION                             0x10A2
#define P10_A3_PIN_PULLUP_CTRL03__ADION                             0x10A3
#define P10_A4_PIN_PULLUP_CTRL04__ADION                             0x10A4
#define P10_A5_PIN_PULLUP_CTRL05__TOPOFF                            0x10A5
#define P10_A6_PIN_PULLUP_CTRL06__TOPOFF                            0x10A6
#define P10_A7_PIN_PULLUP_CTRL07__TOPOFF                            0x10A7
#define P10_A8_PIN_PULLUP_CTRL08__TOPOFF                            0x10A8
#define P10_A9_PIN_PULLUP_CTRL09__TOPOFF                            0x10A9
#define P10_AA_PIN_PULLUP_CTRL0A__TOPOFF                            0x10AA
#define P10_AB_PIN_PULLUP_CTRL0B__TOPOFF                            0x10AB
#define P10_AC_PIN_PULLUP_CTRL0C__TOPOFF                            0x10AC
#define P10_AD_PIN_PULLUP_CTRL0D__TOPON                             0x10AD
#define P10_AE_PIN_PULLUP_CTRL0E__TOPON                             0x10AE
#define P10_AF_PIN_PULLUP_CTRL0F__ADION                             0x10AF
#define P10_B0_PIN_PULLUP_CTRL10__ADION                             0x10B0
#define P10_B1_PIN_PULLUP_CTRL11__ADION                             0x10B1
#define P10_B2_PIN_PULLUP_CTRL12__ADION                             0x10B2
#define P10_B3_PIN_PULLUP_CTRL13__ADION                             0x10B3
#define P10_B4_PIN_PULLUP_CTRL14__ADION                             0x10B4
#define P10_C0_PIN_DRIVING_CTRL00__ADION                            0x10C0
#define P10_C1_PIN_DRIVING_CTRL01__TOPOFF                           0x10C1
#define P10_C2_PIN_DRIVING_CTRL02__TOPON                            0x10C2
#define P10_C3_PIN_DRIVING_CTRL03__ADION                            0x10C3
#define P10_C4_PIN_DRIVING_CTRL04__ADION                            0x10C4
#define P10_C5_PIN_DRIVING_CTRL05__TOPOFF                           0x10C5
#define P10_C6_PIN_DRIVING_CTRL06__TOPOFF                           0x10C6
#define P10_C7_PIN_DRIVING_CTRL07__TOPON                            0x10C7
#define P10_C8_PIN_DRIVING_CTRL08__ADION                            0x10C8
#define P10_C9_PIN_DRIVING_CTRL09__ADION                            0x10C9


//--------------------------------------------------
// M1 I Domain DLTI (Page 11)
//--------------------------------------------------
#define P11_A1_I_DLTI_CTRL_M1                                       0x11A1
#define P11_A2_I_DLTI_SEARCH_RANGE_M1                               0x11A2
#define P11_A3_I_DLTI_ADJUST_M1                                     0x11A3
#define P11_A4_I_DLTI_UPPER_THD_HSB_M1                              0x11A4
#define P11_A5_I_DLTI_UPPER_THD_LSB_M1                              0x11A5
#define P11_A6_I_DLTI_LOWER_THD_HSB_M1                              0x11A6
#define P11_A7_I_DLTI_LOWER_THD_LSB_M1                              0x11A7
#define P11_A8_I_DLTI_FILTER_C0_HSB_M1                              0x11A8
#define P11_A9_I_DLTI_FILTER_C0_LSB_M1                              0x11A9
#define P11_AA_I_DLTI_FILTER_C1_HSB_M1                              0x11AA
#define P11_AB_I_DLTI_FILTER_C1_LSB_M1                              0x11AB
#define P11_AC_I_DLTI_FILTER_C2_HSB_M1                              0x11AC
#define P11_AD_I_DLTI_FILTER_C2_LSB_M1                              0x11AD
#define P11_AE_I_DLTI_FILTER_C3_HSB_M1                              0x11AE
#define P11_AF_I_DLTI_FILTER_C3_LSB_M1                              0x11AF
#define P11_B0_I_DLTI_FILTER_C4_HSB_M1                              0x11B0
#define P11_B1_I_DLTI_FILTER_C4_LSB_M1                              0x11B1
#define P11_B2_I_DLTI_UPPER_LOWER_THD_M1                            0x11B2
#define P11_D4_I_DLTI_HLW_HOR_START_HSB_M1                          0x11D4
#define P11_D5_I_DLTI_HLW_HOR_START_LSB_M1                          0x11D5
#define P11_D6_I_DLTI_HLW_HOR_END_HSB_M1                            0x11D6
#define P11_D7_I_DLTI_HLW_HOR_END_LSB_M1                            0x11D7
#define P11_D8_I_DLTI_HLW_VER_START_HSB_M1                          0x11D8
#define P11_D9_I_DLTI_HLW_VER_START_LSB_M1                          0x11D9
#define P11_DA_I_DLTI_HLW_VER_END_HSB_M1                            0x11DA
#define P11_DB_I_DLTI_HLW_VER_END_LSB_M1                            0x11DB
#define P11_DC_I_DLTI_HLW_CTRL_M1                                   0x11DC
#define P11_DD_I_DLTI_DUMMY_M1                                      0x11DD


//--------------------------------------------------
// Light Super Resolution HLW (LSR) (Page 11)
//--------------------------------------------------
#define P11_B9_SCALER_LSR_HLW                                       0x11B9
#define P11_CC_LSR_HLW_H_START_HIGH                                 0x11CC
#define P11_CD_LSR_HLW_H_START_LOW                                  0x11CD
#define P11_CE_LSR_HLW_H_END_HIGH                                   0x11CE
#define P11_CF_LSR_HLW_H_END_LOW                                    0x11CF
#define P11_D0_LSR_HLW_V_START_HIGH                                 0x11D0
#define P11_D1_LSR_HLW_V_START_LOW                                  0x11D1
#define P11_D2_LSR_HLW_V_END_HIGH                                   0x11D2
#define P11_D3_LSR_HLW_V_END_LOW                                    0x11D3


//--------------------------------------------------
// SHP Part1 (Page 12)
//--------------------------------------------------
#define P12_A0_SR_SHP_CTRL_0                                        0x12A0
#define P12_A1_SR_SHP_CTRL_1                                        0x12A1
#define P12_A2_SR_SHP_BIST_CTRL_0                                   0x12A2
#define P12_A3_SR_DEBUGMODE_0                                       0x12A3
#define P12_A4_SR_DEBUGMODE_1                                       0x12A4
#define P12_A5_SR_EDGE_SOBEL                                        0x12A5
#define P12_A6_SR_EDGE_SOBEL_UB                                     0x12A6
#define P12_A7_SR_EDGE_HPF_C0_HSB                                   0x12A7
#define P12_A8_SR_EDGE_HPF_C0_LSB                                   0x12A8
#define P12_A9_SR_EDGE_HPF_C1_HSB                                   0x12A9
#define P12_AA_SR_EDGE_HPF_C1_LSB                                   0x12AA
#define P12_AB_SR_EDGE_HPF_C2                                       0x12AB
#define P12_AC_SR_EDGE_HPF_C3                                       0x12AC
#define P12_AD_SR_EDGE_HPF_C4                                       0x12AD
#define P12_AE_SR_EDGE_HPF_C5                                       0x12AE
#define P12_AF_SR_EDGE_HPF_SHIFT                                    0x12AF
#define P12_B0_SR_EDGE_PEAKING_GAIN_BLR                             0x12B0
#define P12_B1_SR_EDGE_PEAKING_GAIN_POS                             0x12B1
#define P12_B2_SR_EDGE_PEAKING_GAIN_NEG                             0x12B2
#define P12_B3_SR_EDGE_PEAKING_HV_POS_HSB                           0x12B3
#define P12_B4_SR_EDGE_PEAKING_HV_POS_LSB                           0x12B4
#define P12_B5_SR_EDGE_PEAKING_HV_NEG_HSB                           0x12B5
#define P12_B6_SR_EDGE_PEAKING_HV_NEG_LSB                           0x12B6
#define P12_B7_SR_EDGE_PEAKING_LV                                   0x12B7
#define P12_B8_SR_HOR_EMF_GAIN_1                                    0x12B8
#define P12_B9_SR_HOR_EMF_GAIN_2                                    0x12B9
#define P12_BA_SR_HOR_EMF_OFFSET_0_HSB                              0x12BA
#define P12_BB_SR_HOR_EMF_OFFSET_0_LSB                              0x12BB
#define P12_BC_SR_HOR_EMF_OFFSET_1_HSB                              0x12BC
#define P12_BD_SR_HOR_EMF_OFFSET_1_LSB                              0x12BD
#define P12_BE_SR_HOR_EMF_OFFSET_2_HSB                              0x12BE
#define P12_BF_SR_HOR_EMF_OFFSET_2_LSB                              0x12BF
#define P12_C0_SR_HOR_EMF_RANGE                                     0x12C0
#define P12_C1_SR_HOR_EMF_EXT                                       0x12C1
#define P12_C2_SR_HOR_EMFMK2_CTRL_0                                 0x12C2
#define P12_C3_SR_HOR_EMFMK2_CTRL_1                                 0x12C3
#define P12_C4_SR_HOR_EMFMK2_CTRL_2                                 0x12C4
#define P12_C5_SR_TEX_DET                                           0x12C5
#define P12_C6_SR_TEX_DET_UB                                        0x12C6
#define P12_C7_SR_TEX_HPF_C0_HSB                                    0x12C7
#define P12_C8_SR_TEX_HPF_C0_LSB                                    0x12C8
#define P12_C9_SR_TEX_HPF_C1_HSB                                    0x12C9
#define P12_CA_SR_TEX_HPF_C1_LSB                                    0x12CA
#define P12_CB_SR_TEX_HPF_C2                                        0x12CB
#define P12_CC_SR_TEX_HPF_C3                                        0x12CC
#define P12_CD_SR_TEX_HPF_C4                                        0x12CD
#define P12_CE_SR_TEX_HPF_C5                                        0x12CE
#define P12_CF_SR_TEX_HPF_SHIFT                                     0x12CF
#define P12_D0_SR_HOR_WTSUM                                         0x12D0
#define P12_D1_SR_TEX_PEAKING_GAIN_BLR                              0x12D1
#define P12_D2_SR_TEX_PEAKING_GAIN_POS                              0x12D2
#define P12_D3_SR_TEX_PEAKING_GAIN_NEG                              0x12D3
#define P12_D4_SR_TEX_PEAKING_HV_POS_HSB                            0x12D4
#define P12_D5_SR_TEX_PEAKING_HV_POS_LSB                            0x12D5
#define P12_D6_SR_TEX_PEAKING_HV_NEG_HSB                            0x12D6
#define P12_D7_SR_TEX_PEAKING_HV_NEG_LSB                            0x12D7
#define P12_D8_SR_TEX_PEAKING_LV                                    0x12D8
#define P12_D9_SR_TEX_EDGE_BLEND                                    0x12D9
#define P12_DE_SR_VER_WTSUM                                         0x12DE
#define P12_DF_SR_VER_PEAKING_GAIN_POS                              0x12DF
#define P12_E0_SR_VER_PEAKING_GAIN_NEG                              0x12E0
#define P12_E1_SR_VER_PEAKING_HV_POS                                0x12E1
#define P12_E2_SR_VER_PEAKING_HV_NEG                                0x12E2
#define P12_E3_SR_VER_PEAKING_LV                                    0x12E3
#define P12_E4_SR_VER_EMF                                           0x12E4
#define P12_E5_SR_VER_EMF_MODE                                      0x12E5
#define P12_E6_SR_DUMMY1                                            0x12E6
#define P12_E7_SR_SHP_BIST_CTRL_1                                   0x12E7


//--------------------------------------------------
// SHP Part2 (Page 13)
//--------------------------------------------------
#define P13_A0_SR_CDS_CTRL_0                                        0x13A0
#define P13_A1_SR_CDS_CTRL_1                                        0x13A1
#define P13_A2_SR_CDS_CM1_U_UB0_HSB                                 0x13A2
#define P13_A3_SR_CDS_CM1_U_UB0_LSB                                 0x13A3
#define P13_A4_SR_CDS_CM1_U_LB0_HSB                                 0x13A4
#define P13_A5_SR_CDS_CM1_U_LB0_LSB                                 0x13A5
#define P13_A6_SR_CDS_CM1_V_UB0_HSB                                 0x13A6
#define P13_A7_SR_CDS_CM1_V_UB0_LSB                                 0x13A7
#define P13_A8_SR_CDS_CM1_V_LB0_HSB                                 0x13A8
#define P13_A9_SR_CDS_CM1_V_LB0_LSB                                 0x13A9
#define P13_AA_SR_CDS_CM5_U_UB0_HSB                                 0x13AA
#define P13_AB_SR_CDS_CM5_U_UB0_LSB                                 0x13AB
#define P13_AC_SR_CDS_CM5_U_LB0_HSB                                 0x13AC
#define P13_AD_SR_CDS_CM5_U_LB0_LSB                                 0x13AD
#define P13_AE_SR_CDS_CM5_V_UB0_HSB                                 0x13AE
#define P13_AF_SR_CDS_CM5_V_UB0_LSB                                 0x13AF
#define P13_B0_SR_CDS_CM5_V_LB0_HSB                                 0x13B0
#define P13_B1_SR_CDS_CM5_V_LB0_LSB                                 0x13B1
#define P13_B2_SR_CDS_PEAKING_GAIN_BLR_CM1                          0x13B2
#define P13_B3_SR_CDS_PEAKING_GAIN_POS_CM1                          0x13B3
#define P13_B4_SR_CDS_PEAKING_GAIN_NEG_CM1                          0x13B4
#define P13_B5_SR_CDS_PEAKING_HV_POS_CM1_HSB                        0x13B5
#define P13_B6_SR_CDS_PEAKING_HV_POS_CM1_LSB                        0x13B6
#define P13_B7_SR_CDS_PEAKING_HV_NEG_CM1_HSB                        0x13B7
#define P13_B8_SR_CDS_PEAKING_HV_NEG_CM1_LSB                        0x13B8
#define P13_B9_SR_CDS_PEAKING_LV_CM1                                0x13B9
#define P13_BA_SR_CDS_PEAKING_GAIN_BLR_CM5                          0x13BA
#define P13_BB_SR_CDS_PEAKING_GAIN_POS_CM5                          0x13BB
#define P13_BC_SR_CDS_PEAKING_GAIN_NEG_CM5                          0x13BC
#define P13_BD_SR_CDS_PEAKING_HV_POS_CM5_HSB                        0x13BD
#define P13_BE_SR_CDS_PEAKING_HV_POS_CM5_LSB                        0x13BE
#define P13_BF_SR_CDS_PEAKING_HV_NEG_CM5_HSB                        0x13BF
#define P13_C0_SR_CDS_PEAKING_HV_NEG_CM5_LSB                        0x13C0
#define P13_C1_SR_CDS_PEAKING_LV_CM5                                0x13C1
#define P13_C2_SR_CDS_CM1_U_UB1_HSB                                 0x13C2
#define P13_C3_SR_CDS_CM1_U_UB1_LSB                                 0x13C3
#define P13_C4_SR_CDS_CM1_U_LB1_HSB                                 0x13C4
#define P13_C5_SR_CDS_CM1_U_LB1_LSB                                 0x13C5
#define P13_C6_SR_CDS_CM1_V_UB1_HSB                                 0x13C6
#define P13_C7_SR_CDS_CM1_V_UB1_LSB                                 0x13C7
#define P13_C8_SR_CDS_CM1_V_LB1_HSB                                 0x13C8
#define P13_C9_SR_CDS_CM1_V_LB1_LSB                                 0x13C9
#define P13_CA_SR_CDS_CM5_U_UB1_HSB                                 0x13CA
#define P13_CB_SR_CDS_CM5_U_UB1_LSB                                 0x13CB
#define P13_CC_SR_CDS_CM5_U_LB1_HSB                                 0x13CC
#define P13_CD_SR_CDS_CM5_U_LB1_LSB                                 0x13CD
#define P13_CE_SR_CDS_CM5_V_UB1_HSB                                 0x13CE
#define P13_CF_SR_CDS_CM5_V_UB1_LSB                                 0x13CF
#define P13_D0_SR_CDS_CM5_V_LB1_HSB                                 0x13D0
#define P13_D1_SR_CDS_CM5_V_LB1_LSB                                 0x13D1
#define P13_D4_SR_SKIPIR_CTRL1                                      0x13D4
#define P13_D5_SR_SKIPIR_CTRL2                                      0x13D5
#define P13_D6_SR_SKIPIR_CTRL3                                      0x13D6
#define P13_D7_SR_SKIPIR_CTRL4                                      0x13D7
#define P13_D8_SR_SKIPIR_CTRL5                                      0x13D8
#define P13_D9_SR_SKIPIR_CTRL6                                      0x13D9
#define P13_DA_SR_SKIPIR_ISLETLV_UB                                 0x13DA
#define P13_DB_SR_SKIPIR_ISLETGAIN_UB                               0x13DB
#define P13_DC_SR_SKIPIR_REVLV_UB                                   0x13DC
#define P13_DD_SR_SKIPIR_REVGAIN_UB                                 0x13DD
#define P13_DE_SR_SKIPIR_DEBUG                                      0x13DE
#define P13_DF_SR_DNOISE_CTRL1                                      0x13DF
#define P13_E0_SR_DNOISE_CTRL2                                      0x13E0
#define P13_E1_SR_DNOISE_GAIN_UB                                    0x13E1
#define P13_E2_SR_DNOISE_LV_UB                                      0x13E2
#define P13_E3_SR_DNOISE_NOISE_GAIN_TH                              0x13E3
#define P13_E4_SR_DNOISE_NOISE_LV_TH                                0x13E4
#define P13_E5_SR_ECS_CTRL_0                                        0x13E5
#define P13_E6_SR_ECS_CTRL_1                                        0x13E6
#define P13_E7_SR_ECS_NOISE_LEVEL_HSB                               0x13E7
#define P13_E8_SR_ECS_NOISE_LEVEL_LSB                               0x13E8
#define P13_E9_SR_ECS_CTR_TH_HSB                                    0x13E9
#define P13_EA_SR_ECS_CTR_TH_LSB                                    0x13EA
#define P13_EB_SR_ECS_SAWTOOTH_TH_HSB                               0x13EB
#define P13_EC_SR_ECS_SAWTOOTH_TH_LSB                               0x13EC
#define P13_ED_SR_MF_UB                                             0x13ED
#define P13_EE_SR_MF_LB                                             0x13EE
#define P13_EF_SR_MF_WT                                             0x13EF
#define P13_F0_SR_TL_THD_MSB                                        0x13F0
#define P13_F1_SR_TL_THD_LSB                                        0x13F1
#define P13_F2_SR_TL_OFFSET                                         0x13F2
#define P13_F3_SR_BG_THD_MSB                                        0x13F3
#define P13_F4_SR_BG_THD_LSB                                        0x13F4
#define P13_F5_SR_BG_OFFSET                                         0x13F5
#define P13_F6_SR_SUMDIFF_RSFT                                      0x13F6
#define P13_F7_SR_SUMDIFF_THD                                       0x13F7
#define P13_F8_SR_SUMDIFF_OFFSET                                    0x13F8
#define P13_F9_SR_TL_GAIN                                           0x13F9
#define P13_FA_SR_TL_LEN                                            0x13FA
#define P13_FB_SR_DUMMY2                                            0x13FB


//--------------------------------------------------
// Light Super Resolution (LSR) (Page 14)
//--------------------------------------------------
#define P14_00_LSR_V_SOB_SLP_LSB                                    0x1400
#define P14_01_LSR_V_SOB_TXT_COR_G_HP_UB_LSB                        0x1401
#define P14_02_LSR_V_HP_UP_COR_THD_LSB                              0x1402
#define P14_03_LSR_V_COR_THD_HP_LB_LSB                              0x1403
#define P14_04_LSR_V_HP_LB_SOB_TXT_LB_G_LSB                         0x1404
#define P14_05_LSR_V_SOB_TXT_COR_TXT_LB_G_LSB                       0x1405
#define P14_10_LSR_TL_THD_MSB                                       0x1410
#define P14_11_LSR_TL_THD_LSB                                       0x1411
#define P14_12_LSR_TL_OFFSET                                        0x1412
#define P14_13_LSR_BG_THD_MSB                                       0x1413
#define P14_14_LSR_BG_THD_LSB                                       0x1414
#define P14_15_LSR_BG_OFFSET                                        0x1415
#define P14_16_LSR_SUMDIFF_RSFT                                     0x1416
#define P14_17_LSR_SUMDIFF_THD                                      0x1417
#define P14_18_LSR_SUMDIFF_OFFSET                                   0x1418
#define P14_19_LSR_TL_GAIN                                          0x1419
#define P14_1A_LSR_TEST_OUT                                         0x141A
#define P14_C0_LSR_CTRL                                             0x14C0
#define P14_C1_LSR_H_HP_FILTER_C0                                   0x14C1
#define P14_C2_LSR_H_HP_FILTER_C1C2                                 0x14C2
#define P14_C3_LSR_H_SOB_5TAP                                       0x14C3
#define P14_C4_LSR_H_SOB_THD2_MSB                                   0x14C4
#define P14_C5_LSR_H_SOB_THD2_LSB                                   0x14C5
#define P14_C6_LSR_H_SOB_THD1_MSB                                   0x14C6
#define P14_C7_LSR_H_SOB_THD1_LSB                                   0x14C7
#define P14_C8_LSR_H_SOB_THD0                                       0x14C8
#define P14_C9_LSR_H_SOB_BASE                                       0x14C9
#define P14_CA_LSR_H_SOB_SLP_R                                      0x14CA
#define P14_CB_LSR_H_SOB_SLP_F                                      0x14CB
#define P14_CC_LSR_H_SOB_TXT_COR_G_P_MSB                            0x14CC
#define P14_CD_LSR_H_SOB_TXT_COR_G_P_LSB                            0x14CD
#define P14_CE_LSR_H_HP_UB_P                                        0x14CE
#define P14_CF_LSR_H_HP_UB_N                                        0x14CF
#define P14_D0_LSR_H_COR_THD_P                                      0x14D0
#define P14_D1_LSR_H_COR_THD_N                                      0x14D1
#define P14_D2_LSR_H_HP_LB_P                                        0x14D2
#define P14_D3_LSR_H_HP_LB_N                                        0x14D3
#define P14_D4_LSR_H_SOB_TXT_LB_G_P_MSB                             0x14D4
#define P14_D5_LSR_H_SOB_TXT_LB_G_P_LSB                             0x14D5
#define P14_D6_LSR_H_SOB_TXT_COR_G_N_MSB                            0x14D6
#define P14_D7_LSR_H_SOB_TXT_COR_G_N_LSB                            0x14D7
#define P14_D8_LSR_H_SOB_TXT_LB_G_N_MSB                             0x14D8
#define P14_D9_LSR_H_SOB_TXT_LB_G_N_LSB                             0x14D9
#define P14_E0_LSR_V_SOB_THD2_MSB                                   0x14E0
#define P14_E1_LSR_V_SOB_THD2_LSB                                   0x14E1
#define P14_E2_LSR_V_SOB_THD1_MSB                                   0x14E2
#define P14_E3_LSR_V_SOB_THD1_LSB                                   0x14E3
#define P14_E4_SR_V_SOB_THD0                                        0x14E4
#define P14_E5_LSR_V_SOB_BASE                                       0x14E5
#define P14_E6_LSR_V_SOB_SLP_R                                      0x14E6
#define P14_E7_LSR_V_SOB_SLP_F                                      0x14E7
#define P14_E8_LSR_V_SOB_TXT_COR_G_P_MSB                            0x14E8
#define P14_E9_LSR_V_SOB_TXT_COR_G_P_LSB                            0x14E9
#define P14_EA_LSR_V_HP_UB_P                                        0x14EA
#define P14_EB_LSR_V_HP_UB_N                                        0x14EB
#define P14_EC_LSR_V_COR_THD_P                                      0x14EC
#define P14_ED_LSR_V_COR_THD_N                                      0x14ED
#define P14_EE_LSR_V_HP_LB_P                                        0x14EE
#define P14_EF_LSR_V_HP_LB_N                                        0x14EF
#define P14_F0_LSR_V_SOB_TXT_LB_G_P_MSB                             0x14F0
#define P14_F1_LSR_V_SOB_TXT_LB_G_P_LSB                             0x14F1
#define P14_F2_LSR_V_SOB_TXT_COR_G_N_MSB                            0x14F2
#define P14_F3_LSR_V_SOB_TXT_COR_G_N_LSB                            0x14F3
#define P14_F4_LSR_V_SOB_TXT_LB_G_N_MSB                             0x14F4
#define P14_F5_LSR_V_SOB_TXT_LB_G_N_LSB                             0x14F5
#define P14_F6_LSR_H_SOB_THD12_LSB                                  0x14F6
#define P14_F7_LSR_H_SOB_THD0_BASE_LSB                              0x14F7
#define P14_F8_LSR_H_SOB_SLP_LSB                                    0x14F8
#define P14_F9_LSR_H_SOB_TXT_COR_G_HP_UB_LSB                        0x14F9
#define P14_FA_LSR_H_HP_UB_COR_THD_LSB                              0x14FA
#define P14_FB_LSR_H_COR_THD_HP_LB_LSB                              0x14FB
#define P14_FC_LSR_H_HP_LB_SOB_TXT_LB_G_LSB                         0x14FC
#define P14_FD_LSR_H_SOB_TXT_COR_TXT_LB_G_LSB                       0x14FD
#define P14_FE_LSR_V_SOB_THD12_LSB                                  0x14FE
#define P14_FF_LSR_V_SOB_THD0_BASE_LSB                              0x14FF


//--------------------------------------------------
// D-Domain Color Conversion (Page 14)
//--------------------------------------------------
#define P14_40_SR_BT2020_COEF_H11_HSB                               0x1440
#define P14_41_SR_BT2020_COEF_H11_MSB                               0x1441
#define P14_42_SR_BT2020_COEF_H11_LSB                               0x1442
#define P14_43_SR_BT2020_COEF_H21_HSB                               0x1443
#define P14_44_SR_BT2020_COEF_H21_MSB                               0x1444
#define P14_45_SR_BT2020_COEF_H21_LSB                               0x1445
#define P14_46_SR_BT2020_COEF_H31_HSB                               0x1446
#define P14_47_SR_BT2020_COEF_H31_MSB                               0x1447
#define P14_48_SR_BT2020_COEF_H31_LSB                               0x1448
#define P14_49_SR_BT2020_COEF_H12A_HSB                              0x1449
#define P14_4A_SR_BT2020_COEF_H12A_MSB                              0x144A
#define P14_4B_SR_BT2020_COEF_H12A_LSB                              0x144B
#define P14_4C_SR_BT2020_COEF_H22A_HSB                              0x144C
#define P14_4D_SR_BT2020_COEF_H22A_MSB                              0x144D
#define P14_4E_SR_BT2020_COEF_H22A_LSB                              0x144E
#define P14_4F_SR_BT2020_COEF_H32A_HSB                              0x144F
#define P14_50_SR_BT2020_COEF_H32A_MSB                              0x1450
#define P14_51_SR_BT2020_COEF_H32A_LSB                              0x1451
#define P14_52_SR_BT2020_COEF_H13A_HSB                              0x1452
#define P14_53_SR_BT2020_COEF_H13A_MSB                              0x1453
#define P14_54_SR_BT2020_COEF_H13A_LSB                              0x1454
#define P14_55_SR_BT2020_COEF_H23A_HSB                              0x1455
#define P14_56_SR_BT2020_COEF_H23A_MSB                              0x1456
#define P14_57_SR_BT2020_COEF_H23A_LSB                              0x1457
#define P14_58_SR_BT2020_COEF_H33A_HSB                              0x1458
#define P14_59_SR_BT2020_COEF_H33A_MSB                              0x1459
#define P14_5A_SR_BT2020_COEF_H33A_LSB                              0x145A
#define P14_5B_SR_BT2020_COEF_H12B_HSB                              0x145B
#define P14_5C_SR_BT2020_COEF_H12B_MSB                              0x145C
#define P14_5D_SR_BT2020_COEF_H12B_LSB                              0x145D
#define P14_5E_SR_BT2020_COEF_H22B_HSB                              0x145E
#define P14_5F_SR_BT2020_COEF_H22B_MSB                              0x145F
#define P14_60_SR_BT2020_COEF_H22B_LSB                              0x1460
#define P14_61_SR_BT2020_COEF_H32B_HSB                              0x1461
#define P14_62_SR_BT2020_COEF_H32B_MSB                              0x1462
#define P14_63_SR_BT2020_COEF_H32B_LSB                              0x1463
#define P14_64_SR_BT2020_COEF_H13B_HSB                              0x1464
#define P14_65_SR_BT2020_COEF_H13B_MSB                              0x1465
#define P14_66_SR_BT2020_COEF_H13B_LSB                              0x1466
#define P14_67_SR_BT2020_COEF_H23B_HSB                              0x1467
#define P14_68_SR_BT2020_COEF_H23B_MSB                              0x1468
#define P14_69_SR_BT2020_COEF_H23B_LSB                              0x1469
#define P14_6A_SR_BT2020_COEF_H33B_HSB                              0x146A
#define P14_6B_SR_BT2020_COEF_H33B_MSB                              0x146B
#define P14_6C_SR_BT2020_COEF_H33B_LSB                              0x146C
#define P14_6D_SR_BT2020_COEF_CB_THD_MSB                            0x146D
#define P14_6E_SR_BT2020_COEF_CB_THD_LSB                            0x146E
#define P14_6F_SR_BT2020_COEF_CR_THD_MSB                            0x146F
#define P14_70_SR_BT2020_COEF_CR_THD_LSB                            0x1470
#define P14_71_SR_BT2020_COEF_DUMMY                                 0x1471
#define P14_A1_SR_YCC2RGB_CTRL                                      0x14A1
#define P14_A2_SR_YCC2RGB_COEF_K11_MSB                              0x14A2
#define P14_A3_SR_YCC2RGB_COEF_K11_LSB                              0x14A3
#define P14_A4_SR_YCC2RGB_COEF_K13_MSB                              0x14A4
#define P14_A5_SR_YCC2RGB_COEF_K13_LSB                              0x14A5
#define P14_A6_SR_YCC2RGB_COEF_K22_MSB                              0x14A6
#define P14_A7_SR_YCC2RGB_COEF_K22_LSB                              0x14A7
#define P14_A8_SR_YCC2RGB_COEF_K23_MSB                              0x14A8
#define P14_A9_SR_YCC2RGB_COEF_K23_LSB                              0x14A9
#define P14_AA_SR_YCC2RGB_COEF_K32_MSB                              0x14AA
#define P14_AB_SR_YCC2RGB_COEF_K32_LSB                              0x14AB
#define P14_AC_SR_YCC2RGB_R_OFFSET_MSB                              0x14AC
#define P14_AD_SR_YCC2RGB_R_OFFSET_LSB                              0x14AD
#define P14_AE_SR_YCC2RGB_G_OFFSET_MSB                              0x14AE
#define P14_AF_SR_YCC2RGB_G_OFFSET_LSB                              0x14AF
#define P14_B0_SR_YCC2RGB_B_OFFSET_MSB                              0x14B0
#define P14_B1_SR_YCC2RGB_B_OFFSET_LSB                              0x14B1
#define P14_B2_SR_YCC2RGB_R_GAIN_MSB                                0x14B2
#define P14_B3_SR_YCC2RGB_R_GAIN_LSB                                0x14B3
#define P14_B4_SR_YCC2RGB_G_GAIN_MSB                                0x14B4
#define P14_B5_SR_YCC2RGB_G_GAIN_LSB                                0x14B5
#define P14_B6_SR_YCC2RGB_B_GAIN_MSB                                0x14B6
#define P14_B7_SR_YCC2RGB_B_GAIN_LSB                                0x14B7
#define P14_B8_SR_YCC2RGB_DUMMY                                     0x14B8


//--------------------------------------------------
// Embedded Timing Controller (Page 15)
//--------------------------------------------------
#define P15_A3_TCON_ADDR                                            0x15A3
#define P15_A4_TCON_DATA                                            0x15A4


//--------------------------------------------------
// M1 On-line Measure Block Overview (Page 16)
//--------------------------------------------------
#define P16_00_SYNC_SELECT                                          0x1600
#define P16_01_MEAS_CTL0                                            0x1601
#define P16_02_MEAS_CTL1                                            0x1602
#define P16_03_MEAS_ERROR_FLG0                                      0x1603
#define P16_04_MEAS_ERROR_FLG1                                      0x1604
#define P16_05_MEAS_HS_PERIOD_A_M                                   0x1605
#define P16_06_MEAS_HS_PERIOD_A_L                                   0x1606
#define P16_07_MEAS_HS_PERIOD_FRA_A                                 0x1607
#define P16_08_MEAS_VS_PERIOD_A_M                                   0x1608
#define P16_09_MEAS_VS_PERIOD_A_L                                   0x1609
#define P16_0A_MEAS_HS_PULSE_A_M                                    0x160A
#define P16_0B_MEAS_HS_PULSE_A_L                                    0x160B
#define P16_0C_MEAS_VS_PULSE_A_M                                    0x160C
#define P16_0D_MEAS_VS_PULSE_A_L                                    0x160D
#define P16_0E_MEAS_HS_PERIOD_D_M                                   0x160E
#define P16_0F_MEAS_HS_PERIOD_D_L                                   0x160F
#define P16_10_MEAS_HS_PERIOD_FRA_D                                 0x1610
#define P16_11_MEAS_VS_PERIOD_D_M                                   0x1611
#define P16_12_MEAS_VS_PERIOD_D_L                                   0x1612
#define P16_13_MEAS_HS_PULSE_D_M                                    0x1613
#define P16_14_MEAS_HS_PULSE_D_L                                    0x1614
#define P16_15_MEAS_HS_VS_DELTA_CTL                                 0x1615
#define P16_16_MEAS_HS_VS_DELTA_IRQ                                 0x1616
#define P16_17_MEAS_HS_VS_DELTA_WD                                  0x1617
#define P16_18_MEAS_HS_VS_ERROR_WD                                  0x1618
#define P16_19_MEAS_HS_VS_ERROR_IRQ                                 0x1619
#define P16_1A_MEAS2_HS_VS_DLY                                      0x161A
#define P16_1C_M1_MEASURE_DUMMY0                                    0x161C
#define P16_1D_M1_MEASURE_DUMMY1                                    0x161D


//--------------------------------------------------
// DPTx On-line Measure Block Overview (Page 16)
//--------------------------------------------------
#define P16_41_DPTX_MEAS_CTL0                                       0x1641
#define P16_42_DPTX_MEAS_CTL1                                       0x1642
#define P16_43_DPTX_MEAS_ERROR_FLG0                                 0x1643
#define P16_44_DPTX_MEAS_ERROR_FLG1                                 0x1644
#define P16_45_DPTX_MEAS_HS_PERIOD_A_M                              0x1645
#define P16_46_DPTX_MEAS_HS_PERIOD_A_L                              0x1646
#define P16_47_DPTX_MEAS_HS_PERIOD_FRA_A                            0x1647
#define P16_48_DPTX_MEAS_VS_PERIOD_A_M                              0x1648
#define P16_49_DPTX_MEAS_VS_PERIOD_A_L                              0x1649
#define P16_4A_DPTX_MEAS_HS_PULSE_A_M                               0x164A
#define P16_4B_DPTX_MEAS_HS_PULSE_A_L                               0x164B
#define P16_4C_DPTX_MEAS_VS_PULSE_A_M                               0x164C
#define P16_4D_DPTX_MEAS_VS_PULSE_A_L                               0x164D
#define P16_4E_DPTX_MEAS_HS_PERIOD_D_M                              0x164E
#define P16_4F_DPTX_MEAS_HS_PERIOD_D_L                              0x164F
#define P16_50_DPTX_MEAS_HS_PERIOD_FRA_D                            0x1650
#define P16_51_DPTX_MEAS_VS_PERIOD_D_M                              0x1651
#define P16_52_DPTX_MEAS_VS_PERIOD_D_L                              0x1652
#define P16_53_DPTX_MEAS_HS_PULSE_D_M                               0x1653
#define P16_54_DPTX_MEAS_HS_PULSE_D_L                               0x1654
#define P16_55_DPTX_MEAS_HS_VS_DELTA_CTL                            0x1655
#define P16_56_DPTX_MEAS_HS_VS_DELTA_IRQ                            0x1656
#define P16_57_DPTX_MEAS_HS_VS_DELTA_WD                             0x1657
#define P16_58_DPTX_MEAS_HS_VS_ERROR_WD                             0x1658
#define P16_59_DPTX_MEAS_HS_VS_ERROR_IRQ                            0x1659
#define P16_5A_DPTX_MEAS2_HS_VS_DLY                                 0x165A
#define P16_5C_DPTX_MEASURE_DUMMY0                                  0x165C
#define P16_5D_DPTX_MEASURE_DUMMY1                                  0x165D


//--------------------------------------------------
// DPTX VGIP (Page 16)
//--------------------------------------------------
#define P16_A0_DPTX_VGIP_CTRL                                       0x16A0
#define P16_A1_DPTX_VGIP_SIGINV                                     0x16A1
#define P16_A2_DPTX_VGIP_DELAY_CTRL                                 0x16A2
#define P16_A3_DPTX_VGIP_ODD_CTRL                                   0x16A3
#define P16_A4_DPTX_DUMMY                                           0x16A4
#define P16_AA_DPTX_VGIP_FIELD_DETECT                               0x16AA


//--------------------------------------------------
// DPTX Image Auto Function (Page 16)
//--------------------------------------------------
#define P16_C0_DPTX_H_BOUNDARY_H                                    0x16C0
#define P16_C1_DPTX_H_BOUNDARY_STA_L                                0x16C1
#define P16_C2_DPTX_H_BOUNDARY_END_L                                0x16C2
#define P16_C3_DPTX_V_BOUNDARY_H                                    0x16C3
#define P16_C4_DPTX_V_BOUNDARY_STA_L                                0x16C4
#define P16_C5_DPTX_V_BOUNDARY_END_L                                0x16C5
#define P16_C6_DPTX_RED_NOISE_MARGIN                                0x16C6
#define P16_C7_DPTX_GRN_NOISE_MARGIN                                0x16C7
#define P16_C8_DPTX_BLU_NOISE_MARGIN                                0x16C8
#define P16_C9_DPTX_DIFF_THRESHOLD                                  0x16C9
#define P16_CA_DPTX_AUTO_ADJ_CTRL0                                  0x16CA
#define P16_CB_DPTX_HW_AUTO_PHASE_CTRL0                             0x16CB
#define P16_CC_DPTX_AUTO_DUMMY                                      0x16CC
#define P16_CD_DPTX_AUTO_ADJ_CTRL1                                  0x16CD
#define P16_CE_DPTX_VER_START_END_H                                 0x16CE
#define P16_CF_DPTX_VER_START_L                                     0x16CF
#define P16_D0_DPTX_VER_END_L                                       0x16D0
#define P16_D1_DPTX_H_START_END_H                                   0x16D1
#define P16_D2_DPTX_H_START_L                                       0x16D2
#define P16_D3_DPTX_H_END_L                                         0x16D3
#define P16_D4_DPTX_AUTO_PHASE_3                                    0x16D4
#define P16_D5_DPTX_AUTO_PHASE_2                                    0x16D5
#define P16_D6_DPTX_AUTO_PHASE_1                                    0x16D6
#define P16_D7_DPTX_AUTO_PHASE_0                                    0x16D7


//--------------------------------------------------
// Overall CEC1 Function Block1 (Page 18)
//--------------------------------------------------
#define P18_A0_CEC1_CR0_1                                           0x18A0
#define P18_A1_CEC1_CR0_2                                           0x18A1
#define P18_A2_CEC1_CR0_3                                           0x18A2
#define P18_A3_CEC1_CR0_4                                           0x18A3
#define P18_A4_CEC1_CR0_5                                           0x18A4
#define P18_A5_CEC1_CR0_6                                           0x18A5
#define P18_A6_CEC1_CR0_7                                           0x18A6
#define P18_A7_CEC1_CR0_RSV_1                                       0x18A7
#define P18_A8_CEC1_RTCR0_1                                         0x18A8
#define P18_A9_CEC1_RTCR0_2                                         0x18A9
#define P18_AA_CEC1_RTCR0_RSV_0                                     0x18AA
#define P18_B0_CEC1_RXCR0_1                                         0x18B0
#define P18_B1_CEC1_RXCR0_2                                         0x18B1
#define P18_B2_CEC1_RTCR0_RSV_1                                     0x18B2
#define P18_B3_CEC1_RTCR1_RSV_0                                     0x18B3
#define P18_B4_CEC1_TXCR0_1                                         0x18B4
#define P18_B5_CEC1_TXCR0_2                                         0x18B5
#define P18_B6_CEC1_TX_CR0_3                                        0x18B6
#define P18_B7_CEC1_TXCR0_RSV_0                                     0x18B7
#define P18_B8_CEC1_TXCR0_RSV_1                                     0x18B8
#define P18_B9_CEC1_TXDR0                                           0x18B9
#define P18_BA_CEC1_TXDR0_RSV_0                                     0x18BA
#define P18_C0_CEC1_TXDR1_1                                         0x18C0
#define P18_C1_CEC1_TXDR1_2                                         0x18C1
#define P18_C2_CEC1_TXDR1_3                                         0x18C2
#define P18_C3_CEC1_TXDR1_4                                         0x18C3
#define P18_C4_CEC1_TXDR2_1                                         0x18C4
#define P18_C5_CEC1_TXDR2_2                                         0x18C5
#define P18_C6_CEC1_TXDR2_3                                         0x18C6
#define P18_C7_CEC1_TXDR2_4                                         0x18C7
#define P18_C8_CEC1_TXDR3_1                                         0x18C8
#define P18_C9_CEC1_TXDR3_2                                         0x18C9
#define P18_CA_CEC1_TXDR3_3                                         0x18CA
#define P18_CB_CEC1_TXDR3_4                                         0x18CB
#define P18_CC_CEC1_TXDR4_1                                         0x18CC
#define P18_CD_CEC1_TXDR4_2                                         0x18CD
#define P18_CE_CEC1_TXDR4_3                                         0x18CE
#define P18_CF_CEC1_TXDR4_4                                         0x18CF
#define P18_D0_CEC1_TXDR_FIFO_RSV_0                                 0x18D0
#define P18_D1_CEC1_TXDR_FIFO_RSV_1                                 0x18D1
#define P18_D2_CEC1_TXDR_FIFO_RSV_2                                 0x18D2
#define P18_D3_CEC1_RXDR1_1                                         0x18D3
#define P18_D4_CEC1_RXDR1_2                                         0x18D4
#define P18_D5_CEC1_RXDR1_3                                         0x18D5
#define P18_D6_CEC1_RXDR1_4                                         0x18D6
#define P18_D7_CEC1_RXDR2_1                                         0x18D7
#define P18_D8_CEC1_RXDR2_2                                         0x18D8
#define P18_D9_CEC1_RXDR2_3                                         0x18D9
#define P18_DA_CEC1_RXDR2_4                                         0x18DA
#define P18_DB_CEC1_RXDR3_1                                         0x18DB
#define P18_DC_CEC1_RXDR3_2                                         0x18DC
#define P18_DD_CEC1_RXDR3_3                                         0x18DD
#define P18_DE_CEC1_RXDR3_4                                         0x18DE
#define P18_DF_CEC1_RXDR4_1                                         0x18DF
#define P18_E0_CEC1_RXDR4_2                                         0x18E0
#define P18_E1_CEC1_RXDR4_3                                         0x18E1
#define P18_E2_CEC1_RXDR4_4                                         0x18E2
#define P18_E3_CEC_RX_FIFO_RSV_0                                    0x18E3
#define P18_E4_CEC1_RX_FIFO_RSV_1                                   0x18E4
#define P18_E5_CEC1_RXTCR0_1                                        0x18E5
#define P18_E6_CEC1_RXTCR0_2                                        0x18E6
#define P18_E7_CEC1_RXTCR0_3                                        0x18E7
#define P18_E8_CEC1_RXTCR0_4                                        0x18E8
#define P18_E9_CEC1_RXTCR0_5                                        0x18E9
#define P18_EA_CEC1_RTCR1_RSV_1                                     0x18EA
#define P18_EF_CEC1_TXTCR0_1                                        0x18EF
#define P18_F1_CEC1_TXTCR0_2                                        0x18F1
#define P18_F2_CEC1_TXTCR1_1                                        0x18F2
#define P18_F3_CEC1_TXTCR1_2                                        0x18F3
#define P18_F4_CEC1_TXTCR1_3                                        0x18F4
#define P18_F5_CEC1_RXTCR1_ACK_0                                    0x18F5
#define P18_F6_CEC1_RXTCR1_ACK_1                                    0x18F6
#define P18_F7_CEC1_RXTCR1_ACK_2                                    0x18F7
#define P18_F8_CEC1_RXTCR1_ERR                                      0x18F8
#define P18_F9_CEC1_RXTCR1_RSV_0                                    0x18F9
#define P18_FA_CEC1_TIMING_CTRL_DATA                                0x18FA
#define P18_FB_CEC1_TIMING_CTRL_0                                   0x18FB
#define P18_FC_CEC1_TIMING_CTRL_1                                   0x18FC
#define P18_FD_CEC1_TIMING_CTRL_COUNTER_0                           0x18FD
#define P18_FE_CEC1_TIMING_CTRL_COUNTER_1                           0x18FE


//--------------------------------------------------
// Overall CEC1 Function Block2 (Page 19)
//--------------------------------------------------
#define P19_A0_GDI_CEC1_COMPARE_OPCODE_01                           0x19A0
#define P19_A1_GDI_CEC1_SEND_OPCODE_01                              0x19A1
#define P19_A2_GDI_CEC1_SEND_OPERAND_NUMBER_01                      0x19A2
#define P19_A3_GDI_CEC1_OPERAND_01                                  0x19A3
#define P19_A4_GDI_CEC1_OPERAND_02                                  0x19A4
#define P19_A5_GDI_CEC1_OPERAND_03                                  0x19A5
#define P19_A6_GDI_CEC1_COMOP01_RSV_0                               0x19A6
#define P19_A7_GDI_CEC1_COMOP01_RSV_1                               0x19A7
#define P19_A8_GDI_CEC1_COMPARE_OPCODE_02                           0x19A8
#define P19_A9_GDI_CEC1_SEND_OPCODE_02                              0x19A9
#define P19_AA_GDI_CEC1_SEND_OPERAND_NUMBER_02                      0x19AA
#define P19_AB_GDI_CEC1_OPERAND_04                                  0x19AB
#define P19_AC_GDI_CEC1_OPERAND_05                                  0x19AC
#define P19_AD_GDI_CEC1_OPERAND_06                                  0x19AD
#define P19_AE_GDI_CEC1_COMOP02_RSV_0                               0x19AE
#define P19_AF_GDI_CEC1_COMOP02_RSV_1                               0x19AF
#define P19_B0_GDI_CEC1_COMPARE_OPCODE_03                           0x19B0
#define P19_B1_GDI_CEC1_SEND_OPCODE_03                              0x19B1
#define P19_B2_GDI_CEC1_SEND_OPERAND_NUMBER_03                      0x19B2
#define P19_B3_GDI_CEC1_OPERAND_07                                  0x19B3
#define P19_B4_GDI_CEC1_OPERAND_08                                  0x19B4
#define P19_B5_GDI_CEC1_OPERAND_09                                  0x19B5
#define P19_B6_GDI_CEC1_COMOP03_RSV_0                               0x19B6
#define P19_B7_GDI_CEC1_COMOP03_RSV_1                               0x19B7
#define P19_B8_GDI_CEC1_COMPARE_OPCODE_04                           0x19B8
#define P19_B9_GDI_CEC1_SEND_OPCODE_04                              0x19B9
#define P19_BA_GDI_CEC1_SEND_OPERAND_NUMBER_04                      0x19BA
#define P19_BB_GDI_CEC1_OPERAND_10                                  0x19BB
#define P19_BC_GDI_CEC1_OPERAND_11                                  0x19BC
#define P19_BD_GDI_CEC1_OPERAND_12                                  0x19BD
#define P19_BE_GDI_CEC1_COMOP04_RSV_0                               0x19BE
#define P19_BF_GDI_CEC1_COMOP04_RSV_1                               0x19BF
#define P19_C0_GDI_CEC1_COMPARE_OPCODE_05                           0x19C0
#define P19_C1_GDI_CEC1_COMPARE_OPCODE_06                           0x19C1
#define P19_C2_GDI_CEC1_COMPARE_OPCODE_07                           0x19C2
#define P19_C3_GDI_CEC1_COMPARE_OPCODE_08                           0x19C3
#define P19_C4_GDI_CEC1_COMPARE_OPCODE_09                           0x19C4
#define P19_C5_GDI_CEC1_COMPARE_OPCODE_10                           0x19C5
#define P19_C6_GDI_CEC1_COMPARE_OPCODE_11                           0x19C6
#define P19_C7_GDI_CEC1_COMPARE_OPCODE_12                           0x19C7
#define P19_C8_GDI_CEC1_COMPARE_OPCODE_13                           0x19C8
#define P19_C9_GDI_CEC1_COMPARE_OPCODE_14                           0x19C9
#define P19_CA_GDI_CEC1_COMPARE_OPCODE_15                           0x19CA
#define P19_CB_GDI_CEC1_TXOP_RSV_0                                  0x19CB
#define P19_CC_GDI_CEC1_TXOP_RSV_1                                  0x19CC
#define P19_CD_GDI_CEC1_TXOP_RSV_2                                  0x19CD
#define P19_D0_GDI_CEC1_OPCODE_ENABLE_1                             0x19D0
#define P19_D1_GDI_CEC1_OPCODE_ENABLE_2                             0x19D1
#define P19_D2_GDI_CEC1_HIT_OPCODE_0                                0x19D2
#define P19_D3_GDI_CEC1_HIT_OPCODE_1                                0x19D3
#define P19_D4_GDI_CEC1_HIT_OPCODE_RSV_0                            0x19D4
#define P19_D5_GDI_CEC1_HIT_OPCODE_RSV_1                            0x19D5
#define P19_D6_CEC1_FUN_DEBUG_0                                     0x19D6
#define P19_D7_CEC1_FUN_RESERVED_1                                  0x19D7
#define P19_D8_CEC1_WAIT_FALLING_15_8                               0x19D8
#define P19_D9_CEC1_WAIT_FALLING_7_0                                0x19D9
#define P19_DA_CEC1_FUN_RESERVED_4                                  0x19DA
#define P19_DB_CEC1_FUN_RESERVED_5                                  0x19DB
#define P19_E0_CEC1_POWER_SAVING_MODE                               0x19E0
#define P19_E1_CEC1_RTCR0_RSV_0                                     0x19E1
#define P19_E2_CEC1_RTCR0_RSV_1                                     0x19E2
#define P19_E3_CEC1_INTCR_01                                        0x19E3
#define P19_E4_CEC1_INTCR_02                                        0x19E4
#define P19_E5_CEC1_PS_RSV_0                                        0x19E5
#define P19_E6_CEC1_PS_RSV_1                                        0x19E6
#define P19_E7_CEC1_PS_RESERVED_1                                   0x19E7
#define P19_E8_CEC1_PS_RESERVED_2                                   0x19E8
#define P19_E9_CEC1_PS_RESERVED_3                                   0x19E9
#define P19_EA_CEC1_PS_RESERVED_4                                   0x19EA
#define P19_EB_CEC1_PS_RESERVED_5                                   0x19EB
#define P19_F0_GDI_CEC1_ANALOG_1                                    0x19F0
#define P19_F1_CEC1_POWER_SELECT                                    0x19F1
#define P19_F2_CEC1_DRV_CTRL                                        0x19F2
#define P19_F3_CEC1_PSM                                             0x19F3
#define P19_F4_CEC_RESERVED                                         0x19F4
#define P19_F5_CEC_PSM                                              0x19F5


//--------------------------------------------------
// D0 GDI PHY Power On Region (Page 1D)
//--------------------------------------------------
#define P1D_0A_DPHY_DEBUG                                           0x1D0A
#define P1D_0B_SDM_00                                               0x1D0B
#define P1D_0C_SDM_01                                               0x1D0C
#define P1D_0D_SDM_02                                               0x1D0D
#define P1D_0E_SDM_03                                               0x1D0E
#define P1D_0F_WD                                                   0x1D0F
#define P1D_10_EQEN_TIMER                                           0x1D10
#define P1D_11_DATA_TIMER                                           0x1D11
#define P1D_12_ANA_CDR                                              0x1D12
#define P1D_13_PHY_RESERVED                                         0x1D13
#define P1D_17_BANDGAP_03                                           0x1D17
#define P1D_18_IMPEDANCE_00                                         0x1D18
#define P1D_19_IMPEDANCE_01                                         0x1D19
#define P1D_1A_CMU_00                                               0x1D1A
#define P1D_1B_CMU_01                                               0x1D1B
#define P1D_1C_CMU_02                                               0x1D1C
#define P1D_1D_CMU_03                                               0x1D1D
#define P1D_1E_CMU_04                                               0x1D1E
#define P1D_1F_CMU_05                                               0x1D1F
#define P1D_20_CMU_06                                               0x1D20
#define P1D_21_CMU_07                                               0x1D21
#define P1D_22_CMU_08                                               0x1D22
#define P1D_23_CMU_09                                               0x1D23
#define P1D_24_KOFFSET_00                                           0x1D24
#define P1D_25_KOFFSET_01                                           0x1D25
#define P1D_26_KOFFSET_02                                           0x1D26
#define P1D_27_KOFFSET_03                                           0x1D27
#define P1D_28_KOFFSET_04                                           0x1D28
#define P1D_29_KOFFSET_05                                           0x1D29
#define P1D_2A_KOFFSET_06                                           0x1D2A
#define P1D_2B_KOFFSET_07                                           0x1D2B
#define P1D_2C_ANA_CDR_01                                           0x1D2C
#define P1D_2D_ANA_CDR_02                                           0x1D2D
#define P1D_2E_ANA_CDR_03                                           0x1D2E
#define P1D_2F_ANA_CDR_04                                           0x1D2F
#define P1D_30_ANA_CDR_05                                           0x1D30
#define P1D_31_ANA_CDR_06                                           0x1D31
#define P1D_32_ANA_CDR_07                                           0x1D32
#define P1D_33_ANA_CDR_08                                           0x1D33
#define P1D_34_ANA_CDR_09                                           0x1D34
#define P1D_35_ANA_CDR_10                                           0x1D35
#define P1D_36_ANA_CDR_11                                           0x1D36
#define P1D_37_ANA_CDR_12                                           0x1D37
#define P1D_38_ANA_CDR_13                                           0x1D38
#define P1D_39_ANA_CDR_14                                           0x1D39
#define P1D_3A_TMDS_RESET                                           0x1D3A
#define P1D_3B_TMDS_CONT_00                                         0x1D3B
#define P1D_3C_TMDS_CONT_01                                         0x1D3C
#define P1D_3D_TMDS_CONT_02                                         0x1D3D
#define P1D_3E_TMDS_CONT_03                                         0x1D3E
#define P1D_3F_TMDS_CONT_04                                         0x1D3F
#define P1D_40_EN_01                                                0x1D40
#define P1D_41_EN_02                                                0x1D41
#define P1D_42_EN_03                                                0x1D42
#define P1D_43_EN_04                                                0x1D43
#define P1D_44_ST_01                                                0x1D44
#define P1D_45_ST_02                                                0x1D45
#define P1D_46_ST_03                                                0x1D46
#define P1D_47_ST_04                                                0x1D47
#define P1D_48_ST_05                                                0x1D48
#define P1D_49_ST_06                                                0x1D49
#define P1D_4A_ST_07                                                0x1D4A
#define P1D_4B_ST_08                                                0x1D4B
#define P1D_4C_ST_09                                                0x1D4C
#define P1D_4D_ST_10                                                0x1D4D
#define P1D_4E_ST_11                                                0x1D4E
#define P1D_4F_PI_MANUAL                                            0x1D4F
#define P1D_50_CDR_00                                               0x1D50
#define P1D_51_CDR_01                                               0x1D51
#define P1D_52_CDR_02                                               0x1D52
#define P1D_53_CDR_03                                               0x1D53
#define P1D_54_ACC_00                                               0x1D54
#define P1D_55_ACC_01                                               0x1D55
#define P1D_56_KI_L0                                                0x1D56
#define P1D_57_KI_L1                                                0x1D57
#define P1D_58_KI_L2                                                0x1D58
#define P1D_59_KI_L3                                                0x1D59
#define P1D_5A_KP_L0                                                0x1D5A
#define P1D_5B_KP_L1                                                0x1D5B
#define P1D_5C_KP_L2                                                0x1D5C
#define P1D_5D_KP_L3                                                0x1D5D


//--------------------------------------------------
// GDI PHY Bandgap (Page 1D)
//--------------------------------------------------
#define P1D_14_BANDGAP_00                                           0x1D14
#define P1D_15_BANDGAP_01                                           0x1D15
#define P1D_16_BANDGAP_02                                           0x1D16


//--------------------------------------------------
// D0 GDI DFE (Page 1D)
//--------------------------------------------------
#define P1D_A0_L0_DFE_EN_1                                          0x1DA0
#define P1D_A1_L0_DFE_EN_2                                          0x1DA1
#define P1D_A2_L0_LIMIT_INIT                                        0x1DA2
#define P1D_A3_L0_INIT_1                                            0x1DA3
#define P1D_A4_L0_INIT_2                                            0x1DA4
#define P1D_A5_L0_INIT_3                                            0x1DA5
#define P1D_A6_L0_INIT_4                                            0x1DA6
#define P1D_A7_L0_INIT_5                                            0x1DA7
#define P1D_A8_L0_INIT_6                                            0x1DA8
#define P1D_A9_L0_INIT_7                                            0x1DA9
#define P1D_AA_L0_INIT_8                                            0x1DAA
#define P1D_AB_L0_STABLE_FLAG                                       0x1DAB
#define P1D_AF_L0_GDI_DE                                            0x1DAF
#define P1D_B0_L1_DFE_EN_1                                          0x1DB0
#define P1D_B1_L1_DFE_EN_2                                          0x1DB1
#define P1D_B2_L1_LIMIT_INIT                                        0x1DB2
#define P1D_B3_L1_INIT_1                                            0x1DB3
#define P1D_B4_L1_INIT_2                                            0x1DB4
#define P1D_B5_L1_INIT_3                                            0x1DB5
#define P1D_B6_L1_INIT_4                                            0x1DB6
#define P1D_B7_L1_INIT_5                                            0x1DB7
#define P1D_B8_L1_INIT_6                                            0x1DB8
#define P1D_B9_L1_INIT_7                                            0x1DB9
#define P1D_BA_L1_INIT_8                                            0x1DBA
#define P1D_BB_L1_STABLE_FLAG                                       0x1DBB
#define P1D_BF_L1_GDI_DE                                            0x1DBF
#define P1D_C0_L2_DFE_EN_1                                          0x1DC0
#define P1D_C1_L2_DFE_EN_2                                          0x1DC1
#define P1D_C2_L2_LIMIT_INIT                                        0x1DC2
#define P1D_C3_L2_INIT_1                                            0x1DC3
#define P1D_C4_L2_INIT_2                                            0x1DC4
#define P1D_C5_L2_INIT_3                                            0x1DC5
#define P1D_C6_L2_INIT_4                                            0x1DC6
#define P1D_C7_L2_INIT_5                                            0x1DC7
#define P1D_C8_L2_INIT_6                                            0x1DC8
#define P1D_C9_L2_INIT_7                                            0x1DC9
#define P1D_CA_L2_INIT_8                                            0x1DCA
#define P1D_CB_L2_STABLE_FLAG                                       0x1DCB
#define P1D_CF_L2_GDI_DE                                            0x1DCF
#define P1D_D0_L3_DFE_EN_1                                          0x1DD0
#define P1D_D1_L3_DFE_EN_2                                          0x1DD1
#define P1D_D2_L3_LIMIT_INIT                                        0x1DD2
#define P1D_D3_L3_INIT_1                                            0x1DD3
#define P1D_D4_L3_INIT_2                                            0x1DD4
#define P1D_D5_L3_INIT_3                                            0x1DD5
#define P1D_D6_L3_INIT_4                                            0x1DD6
#define P1D_D7_L3_INIT_5                                            0x1DD7
#define P1D_D8_L3_INIT_6                                            0x1DD8
#define P1D_D9_L3_INIT_7                                            0x1DD9
#define P1D_DA_L3_INIT_8                                            0x1DDA
#define P1D_DB_L3_STABLE_FLAG                                       0x1DDB
#define P1D_DF_L3_GDI_DE                                            0x1DDF
#define P1D_E0_MODE_TIMER                                           0x1DE0
#define P1D_E1_TIMER                                                0x1DE1
#define P1D_E2_GAIN_1                                               0x1DE2
#define P1D_E3_GAIN_2                                               0x1DE3
#define P1D_E4_GAIN_3                                               0x1DE4
#define P1D_E5_GAIN_4                                               0x1DE5
#define P1D_E6_LIMIT_1                                              0x1DE6
#define P1D_E7_LIMIT_2                                              0x1DE7
#define P1D_E8_LIMIT_3                                              0x1DE8
#define P1D_E9_LIMIT_4                                              0x1DE9
#define P1D_EA_LIMIT_5                                              0x1DEA
#define P1D_EB_LIMIT_6                                              0x1DEB
#define P1D_EC_LOOP_DIV_1                                           0x1DEC
#define P1D_ED_LOOP_DIV_2                                           0x1DED
#define P1D_EE_GRAY_DEC_1                                           0x1DEE
#define P1D_EF_RESET_1                                              0x1DEF
#define P1D_F0_COEF_1                                               0x1DF0
#define P1D_F1_COEF_2                                               0x1DF1
#define P1D_F2_COEF_3                                               0x1DF2
#define P1D_F3_COEF_4                                               0x1DF3
#define P1D_F8_GRAY_DEC_2                                           0x1DF8
#define P1D_F9_LIMIT_10                                             0x1DF9
#define P1D_FA_GAIN_PREC                                            0x1DFA
#define P1D_FB_DEBUG                                                0x1DFB


//--------------------------------------------------
// Rotation (Page20)
//--------------------------------------------------
#define P20_F0_ROTATION_CTRL0                                       0x20F0
#define P20_F1_ROTATION_IN_WID_H                                    0x20F1
#define P20_F2_ROTATION_IN_WID_L                                    0x20F2
#define P20_F8_EVEN_ROTATION_BIST_CTRL1                             0x20F8
#define P20_F9_EVEN_ROTATION_BIST_CTRL2                             0x20F9
#define P20_FA_EVEN_ROTATION_BIST_CTRL3                             0x20FA
#define P20_FB_ODD_ROTATION_BIST_CTRL1                              0x20FB
#define P20_FC_ODD_ROTATION_BIST_CTRL2                              0x20FC
#define P20_FD_ODD_ROTATION_BIST_CTRL3                              0x20FD
#define P20_FE_DUMMY_1                                              0x20FE
#define P20_FF_DUMMY_2                                              0x20FF


//--------------------------------------------------
// Dump_Register (Page 21)
//--------------------------------------------------
#define P21_00_DUMP_REG_CTRL                                        0x2100
#define P21_01_PAGE_SEL                                             0x2101
#define P21_02_PAGE_MASK                                            0x2102
#define P21_03_MADR_SEL                                             0x2103
#define P21_04_MADR_MASK                                            0x2104
#define P21_05_DUMP_START                                           0x2105
#define P21_10_DUMP_COUNTER                                         0x2110
#define P21_11_FIFO_STATUS                                          0x2111
#define P21_12_RW_FLAG_H                                            0x2112
#define P21_13_RW_FLAG_L                                            0x2113
#define P21_20_BUF0                                                 0x2120
#define P21_21_BUF1                                                 0x2121
#define P21_22_BUF2                                                 0x2122
#define P21_23_BUF3                                                 0x2123
#define P21_24_BUF4                                                 0x2124
#define P21_25_BUF5                                                 0x2125
#define P21_26_BUF6                                                 0x2126
#define P21_27_BUF7                                                 0x2127
#define P21_28_BUF8                                                 0x2128
#define P21_29_BUF9                                                 0x2129
#define P21_2A_BUF10                                                0x212A
#define P21_2B_BUF11                                                0x212B
#define P21_2C_TX_SETTING                                           0x212C


//--------------------------------------------------
// Step Trace Debug Interface (Page 21)
//--------------------------------------------------
#define P21_A0_STEP_DEBG_CTRL                                       0x21A0
#define P21_A1_BP_EN_CTRL                                           0x21A1
#define P21_A2_BP0_ADDR_BANK                                        0x21A2
#define P21_A3_BP0_ADDR_MSB                                         0x21A3
#define P21_A4_BP0_ADDR_LSB                                         0x21A4
#define P21_A5_BP1_ADDR_BANK                                        0x21A5
#define P21_A6_BP1_ADDR_MSB                                         0x21A6
#define P21_A7_BP1_ADDR_LSB                                         0x21A7
#define P21_A8_BP2_ADDR_BANK                                        0x21A8
#define P21_A9_BP2_ADDR_MSB                                         0x21A9
#define P21_AA_BP2_ADDR_LSB                                         0x21AA
#define P21_AB_BP3_ADDR_BANK                                        0x21AB
#define P21_AC_BP3_ADDR_MSB                                         0x21AC
#define P21_AD_BP3_ADDR_LSB                                         0x21AD
#define P21_D0_DBG_ACC_CTRL                                         0x21D0
#define P21_D1_IRAM_ADDR                                            0x21D1
#define P21_D2_IRAM_DATA                                            0x21D2
#define P21_D3_SFR_ADDR                                             0x21D3
#define P21_D4_SFR_DATA                                             0x21D4
#define P21_D5_XDATA_ADDR_MSB                                       0x21D5
#define P21_D6_XDATA_ADDR_LSB                                       0x21D6
#define P21_D7_XDATA_DATA                                           0x21D7
#define P21_D8_CURRENT_PC_BANK                                      0x21D8
#define P21_D9_CURRENT_PC_MSB                                       0x21D9
#define P21_DA_CURRENT_PC_LSB                                       0x21DA


//--------------------------------------------------
// SPI Module Interface (Page 22)
//--------------------------------------------------
#define P22_A0_SPI_TRANSACTION_EN                                   0x22A0
#define P22_A1_SPI_TRANSACTION_STATUS                               0x22A1
#define P22_A2_SPI_MODULE_CTRL                                      0x22A2
#define P22_A3_SPI_MODULE_SETTING                                   0x22A3
#define P22_A4_SPI_SCLK_DIV                                         0x22A4
#define P22_A5_SPI_S0_PROTOCOL_MODE                                 0x22A5
#define P22_A6_SPI_S0_WRITE_LENGTH                                  0x22A6
#define P22_A7_SPI_S0_READ_LENGTH                                   0x22A7
#define P22_A8_SPI_S0_STATUS                                        0x22A8
#define P22_A9_SPI_S0_MASK                                          0x22A9
#define P22_AA_SPI_S0_STOP_CON                                      0x22AA
#define P22_AB_SPI_S0_TX_BUF                                        0x22AB
#define P22_AC_SPI_S0_RX_BUF_READ_ADR                               0x22AC
#define P22_AD_SPI_S0_RX_BUF                                        0x22AD
#define P22_AE_SPI_S0_TX_BUF_REMAIN                                 0x22AE
#define P22_AF_SPI_S0_RX_BUF_REMAIN                                 0x22AF
#define P22_B0_SPI_S0_TX_RX_BUF_FLAG                                0x22B0
#define P22_B1_SPI_S0_TX_RX_BUF_IRQ_EN                              0x22B1
#define P22_B2_SPI_S0_CMD_DATA                                      0x22B2
#define P22_B3_SPI_S1_CMD_DATA                                      0x22B3
#define P22_B4_SPI_S01_CMD_SETTING                                  0x22B4
#define P22_B5_SPI_S1_PROTOCOL_MODE                                 0x22B5
#define P22_B6_SPI_S1_WRITE_LENGTH                                  0x22B6
#define P22_B7_SPI_S1_READ_LENGTH                                   0x22B7
#define P22_B8_SPI_S1_STATUS                                        0x22B8
#define P22_B9_SPI_S1_MASK                                          0x22B9
#define P22_BA_SPI_S1_STOP_CON                                      0x22BA
#define P22_BB_SPI_S01_STATUS_EN                                    0x22BB
#define P22_BC_SPI_VARIANT_MODE_SETTINGS                            0x22BC
#define P22_BD_SPI_S1_TX_BUF                                        0x22BD
#define P22_BE_SPI_S1_RX_BUF_READ_ADR                               0x22BE
#define P22_BF_SPI_S1_RX_BUF                                        0x22BF
#define P22_C0_SPI_S1_TX_BUF_REMAIN                                 0x22C0
#define P22_C1_SPI_S1_RX_BUF_REMAIN                                 0x22C1
#define P22_C2_SPI_S1_TX_RX_BUF_FLAG                                0x22C2
#define P22_C3_SPI_S1_TX_RX_BUF_IRQ_EN                              0x22C3
#define P22_C4_SPI_BUF_CLR                                          0x22C4
#define P22_C5_SPI_DUMMY                                            0x22C5
#define P22_C6_SPI_CS_AUTO_CTRL                                     0x22C6
#define P22_C7_SPI_CS0_CTRL                                         0x22C7
#define P22_C8_SPI_CS1_CTRL                                         0x22C8
#define P22_C9_SPI_SCLK_CTRL                                        0x22C9
#define P22_CA_SPI_XRAM_TX_CTR0                                     0x22CA
#define P22_CB_SPI_CNT_H                                            0x22CB
#define P22_CC_SPI_CNT_M                                            0x22CC
#define P22_CD_SPI_CNT_L                                            0x22CD
#define P22_D9_SPI_CNT_CTRL                                         0x22D9
#define P22_DA_SPI_DEBUG_CTRL                                       0x22DA


//--------------------------------------------------
// IR-DA Module (Page 23)
//--------------------------------------------------
#define P23_A0_IR_PSR0                                              0x23A0
#define P23_A1_IR_PSR1                                              0x23A1
#define P23_A2_IR_PSR2                                              0x23A2
#define P23_A3_IR_PSR3                                              0x23A3
#define P23_A4_IR_PER0                                              0x23A4
#define P23_A5_IR_PER1                                              0x23A5
#define P23_A6_IR_PER2                                              0x23A6
#define P23_A7_IR_PER3                                              0x23A7
#define P23_A8_IR_SF0                                               0x23A8
#define P23_A9_IR_SF1                                               0x23A9
#define P23_AA_IR_SF2                                               0x23AA
#define P23_AB_IR_SF3                                               0x23AB
#define P23_AC_IR_DPIR0                                             0x23AC
#define P23_AD_IR_DPIR1                                             0x23AD
#define P23_AE_IR_DPIR2                                             0x23AE
#define P23_AF_IR_DPIR3                                             0x23AF
#define P23_B0_IR_CR0                                               0x23B0
#define P23_B1_IR_CR1                                               0x23B1
#define P23_B2_IR_CR2                                               0x23B2
#define P23_B3_IR_CR3                                               0x23B3
#define P23_B4_IR_RP0                                               0x23B4
#define P23_B5_IR_RP1                                               0x23B5
#define P23_B6_IR_RP2                                               0x23B6
#define P23_B7_IR_RP3                                               0x23B7
#define P23_B8_IR_SR0                                               0x23B8
#define P23_B9_IR_SR1                                               0x23B9
#define P23_BA_IR_SR2                                               0x23BA
#define P23_BB_IR_SR3                                               0x23BB
#define P23_BC_IR_RAW_CTR0                                          0x23BC
#define P23_BD_IR_RAW_CTR1                                          0x23BD
#define P23_BE_IR_RAW_CTR2                                          0x23BE
#define P23_BF_IR_RAW_CTR3                                          0x23BF
#define P23_C0_IR_RAW_FF0                                           0x23C0
#define P23_C1_IR_RAW_FF1                                           0x23C1
#define P23_C2_IR_RAW_FF2                                           0x23C2
#define P23_C3_IR_RAW_FF3                                           0x23C3
#define P23_C4_IR_RAW_SAMPLE_TIME0                                  0x23C4
#define P23_C5_IR_RAW_SAMPLE_TIME1                                  0x23C5
#define P23_C6_IR_RAW_SAMPLE_TIME2                                  0x23C6
#define P23_C7_IR_RAW_SAMPLE_TIME3                                  0x23C7
#define P23_C8_IR_RAW_WL0                                           0x23C8
#define P23_C9_IR_RAW_WL1                                           0x23C9
#define P23_CA_IR_RAW_WL2                                           0x23CA
#define P23_CB_IR_RAW_WL3                                           0x23CB
#define P23_CC_IR_RAW_DEB0                                          0x23CC
#define P23_CD_IR_RAW_DEB1                                          0x23CD
#define P23_CE_IR_RAW_DEB2                                          0x23CE
#define P23_CF_IR_RAW_DEB3                                          0x23CF
#define P23_D0_IR_PSR_UP0                                           0x23D0
#define P23_D1_IR_PSR_UP1                                           0x23D1
#define P23_D2_IR_PSR_UP2                                           0x23D2
#define P23_D3_IR_PSR_UP3                                           0x23D3
#define P23_D4_IR_PER_UP0                                           0x23D4
#define P23_D5_IR_PER_UP1                                           0x23D5
#define P23_D6_IR_PER_UP2                                           0x23D6
#define P23_D7_IR_PER_UP3                                           0x23D7
#define P23_D8_IR_CTRL_RC60                                         0x23D8
#define P23_D9_IR_CTRL_RC61                                         0x23D9
#define P23_DA_IR_CTRL_RC62                                         0x23DA
#define P23_DB_IR_CTRL_RC63                                         0x23DB
#define P23_DC_IR_RP2_0                                             0x23DC
#define P23_DD_IR_RP2_1                                             0x23DD
#define P23_DE_IR_RP2_2                                             0x23DE
#define P23_DF_IR_RP2_3                                             0x23DF
#define P23_E0_IR_RAW_SF0                                           0x23E0
#define P23_E1_IR_RAW_SF1                                           0x23E1
#define P23_E2_IR_RAW_SF2                                           0x23E2
#define P23_E3_IR_RAW_SF3                                           0x23E3
#define P23_F0_IR_CLK_GAT                                           0x23F0


//--------------------------------------------------
// Ringing Filter (Page 25)
//--------------------------------------------------
#define P25_A0_RFILTER_CTRL                                         0x25A0
#define P25_A1_RFILTER_THD                                          0x25A1
#define P25_A2_RFILTER_THD_RNG_EXP                                  0x25A2
#define P25_A3_RFILTER_OFS_COEF                                     0x25A3
#define P25_A4_RFILTER_OFS_RNG_EXP                                  0x25A4
#define P25_A5_RFILTER_DIFF_THD_UB                                  0x25A5
#define P25_A6_RFILTER_DIFF_THD_LB                                  0x25A6
#define P25_A7_RFILTER_FACTOR_TEST_CTRL                             0x25A7
#define P25_A8_RFILTER_DUMMY                                        0x25A8


//--------------------------------------------------
// D2 ECBUS APHY (Page 27)
//--------------------------------------------------
#define P27_00_ECBUS_EN                                             0x2700
#define P27_01_ECBUS_STEP_CTRL                                      0x2701
#define P27_02_ECBUS_SWITCH_CTRL                                    0x2702
#define P27_03_ECBUS_FEEDBACK_CTRL                                  0x2703
#define P27_04_EBUS_VREF_CTRL_0                                     0x2704
#define P27_05_EBUS_VREF_CTRL_1                                     0x2705
#define P27_06_ECBUS_Z0_CTRL_0                                      0x2706
#define P27_07_ECBUS_Z0_CTRL_1                                      0x2707
#define P27_08_ECBUS_DATA_CTRL                                      0x2708
#define P27_09_ECBUS_RESERVED_0                                     0x2709
#define P27_0A_ECBUS_RESERVED_1                                     0x270A
#define P27_0B_ECBUS_RESERVED_2                                     0x270B
#define P27_0C_ECBUS_PHY_BIST                                       0x270C
#define P27_0D_ECBUS_CMU_CONTROL_0                                  0x270D
#define P27_0E_ECBUS_CMU_CONTROL_1                                  0x270E
#define P27_0F_ECBUS_CMU_CONTROL_2                                  0x270F
#define P27_10_ECBUS_CMU_CONTROL_3                                  0x2710
#define P27_11_ECBUS_CMU_CONTROL_4                                  0x2711


//--------------------------------------------------
// D2 CBUS PHY (Page 27)
//--------------------------------------------------
#define P27_A0_CBUS_EN_0                                            0x27A0
#define P27_A1_CBUS_EN_1                                            0x27A1
#define P27_A2_CBUS_RES_AUTOK_0                                     0x27A2
#define P27_A3_CBUS_RES_AUTOK_1                                     0x27A3
#define P27_A4_CBUS_RES_AUTOK_2                                     0x27A4
#define P27_A5_CBUS_RES_AUTOK_3                                     0x27A5
#define P27_A6_CBUS_INPUT_CONTROL                                   0x27A6
#define P27_A7_CBUS_OUTPUT_CONTROL_0                                0x27A7
#define P27_A8_CBUS_OUTPUT_CONTROL_1                                0x27A8


//--------------------------------------------------
// D2 MHL3 OCBUS MAC (Page 2A)
//--------------------------------------------------
#define P2A_00_OCBUS_CTRL_00                                        0x2A00
#define P2A_01_OCBUS_CTRL_01                                        0x2A01
#define P2A_10_OCBUS_CTRL_10                                        0x2A10
#define P2A_11_OCBUS_CTRL_11                                        0x2A11
#define P2A_12_OCBUS_CTRL_12                                        0x2A12
#define P2A_13_OCBUS_CTRL_13                                        0x2A13
#define P2A_14_OCBUS_CTRL_14                                        0x2A14
#define P2A_15_OCBUS_CTRL_15                                        0x2A15
#define P2A_16_OCBUS_CTRL_16                                        0x2A16
#define P2A_17_OCBUS_CTRL_17                                        0x2A17
#define P2A_18_OCBUS_CTRL_18                                        0x2A18
#define P2A_19_OCBUS_CTRL_19                                        0x2A19
#define P2A_1A_OCBUS_CTRL_1A                                        0x2A1A
#define P2A_1B_OCBUS_CTRL_1B                                        0x2A1B
#define P2A_1C_OCBUS_CTRL_1C                                        0x2A1C
#define P2A_1D_OCBUS_CTRL_1D                                        0x2A1D
#define P2A_1E_OCBUS_CTRL_1E                                        0x2A1E
#define P2A_1F_OCBUS_CTRL_1F                                        0x2A1F
#define P2A_20_OCBUS_CTRL_20                                        0x2A20
#define P2A_21_OCBUS_CTRL_21                                        0x2A21
#define P2A_22_OCBUS_CTRL_22                                        0x2A22
#define P2A_23_OCBUS_CTRL_23                                        0x2A23
#define P2A_24_OCBUS_CTRL_24                                        0x2A24
#define P2A_25_OCBUS_CTRL_25                                        0x2A25


//--------------------------------------------------
// D2 CBUS POWER ON MAC (Page 2A)
//--------------------------------------------------
#define P2A_A0_CBUS_CTRL_00                                         0x2AA0
#define P2A_A1_CBUS_CTRL_01                                         0x2AA1
#define P2A_A2_CBUS_CTRL_02                                         0x2AA2
#define P2A_A3_CBUS_CTRL_03                                         0x2AA3
#define P2A_A4_CBUS_CTRL_04                                         0x2AA4
#define P2A_A5_CBUS_CTRL_05                                         0x2AA5
#define P2A_A6_CBUS_CTRL_06                                         0x2AA6
#define P2A_A7_CBUS_CTRL_07                                         0x2AA7
#define P2A_A8_CBUS_CTRL_08                                         0x2AA8
#define P2A_A9_CBUS_CTRL_09                                         0x2AA9
#define P2A_AA_CBUS_CTRL_0A                                         0x2AAA


//--------------------------------------------------
// D2 CBUS POWER OFF MAC (Page 2A)
//--------------------------------------------------
#define P2A_AB_CBUS_CTRL_0B                                         0x2AAB
#define P2A_AC_CBUS_CTRL_0C                                         0x2AAC
#define P2A_AD_CBUS_CTRL_0D                                         0x2AAD
#define P2A_AE_CBUS_CTRL_0E                                         0x2AAE
#define P2A_AF_CBUS_CTRL_0F                                         0x2AAF
#define P2A_B0_CBUS_CTRL_10                                         0x2AB0
#define P2A_B1_CBUS_CTRL_11                                         0x2AB1
#define P2A_B2_CBUS_CTRL_12                                         0x2AB2
#define P2A_B3_CBUS_CTRL_13                                         0x2AB3
#define P2A_B4_CBUS_CTRL_14                                         0x2AB4
#define P2A_B5_CBUS_CTRL_15                                         0x2AB5
#define P2A_B6_CBUS_CTRL_16                                         0x2AB6
#define P2A_B7_CBUS_CTRL_17                                         0x2AB7
#define P2A_B8_CBUS_CTRL_18                                         0x2AB8
#define P2A_BA_CBUS_CTRL_1A                                         0x2ABA
#define P2A_BB_CBUS_CTRL_1B                                         0x2ABB
#define P2A_BC_CBUS_CTRL_1C                                         0x2ABC
#define P2A_BD_CBUS_CTRL_1D                                         0x2ABD
#define P2A_BE_CBUS_CTRL_1E                                         0x2ABE
#define P2A_BF_CBUS_CTRL_1F                                         0x2ABF
#define P2A_C0_CBUS_CTRL_20                                         0x2AC0
#define P2A_C1_CBUS_CTRL_21                                         0x2AC1
#define P2A_C2_CBUS_CTRL_22                                         0x2AC2
#define P2A_C3_CBUS_CTRL_23                                         0x2AC3
#define P2A_C4_CBUS_CTRL_24                                         0x2AC4
#define P2A_C5_CBUS_CTRL_25                                         0x2AC5
#define P2A_C6_CBUS_CTRL_26                                         0x2AC6
#define P2A_C8_CBUS_CTRL_28                                         0x2AC8
#define P2A_C9_CBUS_CTRL_29                                         0x2AC9
#define P2A_CA_CBUS_CTRL_2A                                         0x2ACA
#define P2A_CB_CBUS_CTRL_2B                                         0x2ACB
#define P2A_CC_CBUS_CTRL_2C                                         0x2ACC
#define P2A_CD_CBUS_CTRL_2D                                         0x2ACD
#define P2A_CE_CBUS_CTRL_2E                                         0x2ACE
#define P2A_CF_CBUS_CTRL_2F                                         0x2ACF
#define P2A_D0_CBUS_CTRL_30                                         0x2AD0
#define P2A_D1_CBUS_CTRL_31                                         0x2AD1
#define P2A_D2_CBUS_CTRL_32                                         0x2AD2
#define P2A_D3_CBUS_CTRL_33                                         0x2AD3
#define P2A_D4_CBUS_CTRL_34                                         0x2AD4
#define P2A_D5_CBUS_CTRL_35                                         0x2AD5
#define P2A_D6_CBUS_CTRL_36                                         0x2AD6
#define P2A_D7_CBUS_CTRL_37                                         0x2AD7
#define P2A_D8_CBUS_CTRL_38                                         0x2AD8
#define P2A_D9_CBUS_CTRL_39                                         0x2AD9
#define P2A_DA_CBUS_CTRL_3A                                         0x2ADA
#define P2A_DB_CBUS_CTRL_3B                                         0x2ADB
#define P2A_DC_CBUS_CTRL_3C                                         0x2ADC
#define P2A_DD_CBUS_CTRL_3D                                         0x2ADD
#define P2A_DE_CBUS_CTRL_3E                                         0x2ADE
#define P2A_DF_CBUS_CTRL_3F                                         0x2ADF
#define P2A_E0_CBUS_CTRL_40                                         0x2AE0
#define P2A_E1_CBUS_CTRL_41                                         0x2AE1
#define P2A_E2_CBUS_CTRL_42                                         0x2AE2
#define P2A_E3_CBUS_CTRL_43                                         0x2AE3
#define P2A_E4_CBUS_CTRL_44                                         0x2AE4
#define P2A_E5_CBUS_CTRL_45                                         0x2AE5
#define P2A_E6_CBUS_CTRL_46                                         0x2AE6
#define P2A_E7_CBUS_CTRL_47                                         0x2AE7
#define P2A_E8_CBUS_CTRL_48                                         0x2AE8
#define P2A_E9_CBUS_CTRL_49                                         0x2AE9
#define P2A_EA_CBUS_CTRL_4A                                         0x2AEA
#define P2A_EB_CBUS_CTRL_4B                                         0x2AEB
#define P2A_EC_CBUS_CTRL_4C                                         0x2AEC
#define P2A_ED_CBUS_CTRL_4D                                         0x2AED
#define P2A_EE_CBUS_CTRL_4E                                         0x2AEE
#define P2A_EF_CBUS_CTRL_4F                                         0x2AEF
#define P2A_F0_CBUS_CTRL_50                                         0x2AF0
#define P2A_F1_CBUS_CTRL_51                                         0x2AF1
#define P2A_F2_CBUS_CTRL_52                                         0x2AF2
#define P2A_F3_CBUS_CTRL_53                                         0x2AF3
#define P2A_F4_CBUS_CTRL_54                                         0x2AF4
#define P2A_F5_CBUS_CTRL_55                                         0x2AF5
#define P2A_F6_CBUS_CTRL_56                                         0x2AF6
#define P2A_F7_CBUS_CTRL_57                                         0x2AF7
#define P2A_F8_CBUS_CTRL_58                                         0x2AF8
#define P2A_F9_CBUS_CTRL_59                                         0x2AF9
#define P2A_FA_CBUS_CTRL_5A                                         0x2AFA
#define P2A_FB_CBUS_CTRL_5B                                         0x2AFB
#define P2A_FC_CBUS_CTRL_5C                                         0x2AFC
#define P2A_FD_CBUS_CTRL_5D                                         0x2AFD


//--------------------------------------------------
// D2 ECBUS MAC (Page 2B)
//--------------------------------------------------
#define P2B_00_ECBUS_STARTUP_CTRL                                   0x2B00
#define P2B_01_ECBUS_STARTUP_CONFIG                                 0x2B01
#define P2B_02_ECBUS_STARTUP_DET                                    0x2B02
#define P2B_03_ECBUS_STARTUP_RESERVE                                0x2B03
#define P2B_04_ECBUS_TDM_SYNC_CTRL                                  0x2B04
#define P2B_05_ECBUS_TDM_SYNC_CONFIG_1                              0x2B05
#define P2B_06_ECBUS_TDM_SYNC_CONFIG_2                              0x2B06
#define P2B_07_ECBUS_TDM_SYNC_DET_1                                 0x2B07
#define P2B_08_ECBUS_TDM_SYNC_DET_2                                 0x2B08
#define P2B_09_ECBUS_TDM_SYNC_TX_OFFSET                             0x2B09
#define P2B_0A_ECBUS_TDM_SYNC_RX_OFFSET                             0x2B0A
#define P2B_0B_ECBUS_TDM_SYNC_RESERVE                               0x2B0B
#define P2B_0C_ECBUS_EMSC_SYNC_CTRL                                 0x2B0C
#define P2B_0D_ECBUS_EMSC_SYNC_CONFIG_1                             0x2B0D
#define P2B_0E_ECBUS_EMSC_SYNC_CONFIG_2                             0x2B0E
#define P2B_0F_ECBUS_EMSC_SYNC_DET                                  0x2B0F
#define P2B_10_ECBUS_EMSC_SLOT_MAP_1                                0x2B10
#define P2B_11_ECBUS_EMSC_SLOT_MAP_2                                0x2B11
#define P2B_12_ECBUS_EMSC_SLOT_MAP_3                                0x2B12
#define P2B_13_ECBUS_EMSC_SOURCE_SLOT_DET_1                         0x2B13
#define P2B_14_ECBUS_EMSC_SOURCE_SLOT_DET_2                         0x2B14
#define P2B_15_ECBUS_EMSC_SOURCE_SLOT_DET_3                         0x2B15
#define P2B_16_ECBUS_EMSC_SYNC_RESERVE                              0x2B16
#define P2B_17_ECBUS_EMSC_RX_ADDR                                   0x2B17
#define P2B_18_ECBUS_EMSC_RX_DATA                                   0x2B18
#define P2B_19_ECBUS_EMSC_TX_ADDR                                   0x2B19
#define P2B_1A_ECBUS_EMSC_TX_DATA                                   0x2B1A
#define P2B_1B_ECBUS_EMSC_TX_RD_ADDR                                0x2B1B
#define P2B_1C_ECBUS_EMSC_TX_RD_DATA                                0x2B1C
#define P2B_1D_ECBUS_EMSC_TRANS_CTRL                                0x2B1D
#define P2B_1E_ECBUS_EMSC_RX_BLK_CNT                                0x2B1E
#define P2B_1F_ECBUS_EMSC_RX_WRT_PNT                                0x2B1F
#define P2B_20_ECBUS_EMSC_TX_WRT_PNT                                0x2B20
#define P2B_21_ECBUS_EMSC_RX_REQ_CNT                                0x2B21
#define P2B_22_ECBUS_EMSC_TX_REQ_CNT                                0x2B22
#define P2B_23_ECBUS_EMSC_TRANS_CONFIG_1                            0x2B23
#define P2B_24_ECBUS_EMSC_TRANS_CONFIG_2                            0x2B24
#define P2B_25_ECBUS_EMSC_TRANS_DET_1                               0x2B25
#define P2B_26_ECBUS_EMSC_TRANS_DET_2                               0x2B26
#define P2B_27_ECBUS_EMSC_TRANS_DET_3                               0x2B27
#define P2B_28_ECBUS_EMSC_TRANS_DET_4                               0x2B28
#define P2B_29_ECBUS_EMSC_TX_ERR_CODE                               0x2B29
#define P2B_2A_ECBUS_EMSC_TRANS_RESERVE                             0x2B2A
#define P2B_2B_ECBUS_EMSC_RX_CRC_1                                  0x2B2B
#define P2B_2C_ECBUS_EMSC_RX_CRC_2                                  0x2B2C
#define P2B_2D_ECBUS_EMSC_RX_CRC_3                                  0x2B2D
#define P2B_2E_ECBUS_EMSC_RX_CRC_4                                  0x2B2E
#define P2B_2F_ECBUS_EMSC_TX_CRC_1                                  0x2B2F
#define P2B_30_ECBUS_EMSC_TX_CRC_2                                  0x2B30
#define P2B_31_ECBUS_EMSC_TX_CRC_3                                  0x2B31
#define P2B_32_ECBUS_EMSC_TX_CRC_4                                  0x2B32
#define P2B_33_ECBUS_EMSC_CRC_RESERVE                               0x2B33
#define P2B_34_ECBUS_BIST_CTRL                                      0x2B34
#define P2B_35_ECBUS_BIST_CONFIG                                    0x2B35
#define P2B_36_ECBUS_BIST_FIXED8                                    0x2B36
#define P2B_37_ECBUS_BIST_RX_INIT                                   0x2B37
#define P2B_38_ECBUS_BIST_TX_INIT                                   0x2B38
#define P2B_39_ECBUS_BIST_ERR_CNT_H                                 0x2B39
#define P2B_3A_ECBUS_BIST_ERR_CNT_L                                 0x2B3A
#define P2B_3B_ECBUS_BIST_RESERVE                                   0x2B3B
#define P2B_3C_ECBUS_SRAM_BIST                                      0x2B3C
#define P2B_3D_ECBUS_SRAM_DRF_BIST                                  0x2B3D
#define P2B_3E_ECBUS_GLOBAL_CTRL                                    0x2B3E
#define P2B_3F_CBUS1_FW_CRC_B0_H                                    0x2B3F
#define P2B_40_CBUS1_FW_CRC_B0_L                                    0x2B40
#define P2B_41_CBUS1_FW_CRC_B1_H                                    0x2B41
#define P2B_42_CBUS1_FW_CRC_B1_L                                    0x2B42
#define P2B_43_CBUS1_FW_CRC_B2_H                                    0x2B43
#define P2B_44_CBUS1_FW_CRC_B2_L                                    0x2B44
#define P2B_45_CBUS1_FW_CRC_B3_H                                    0x2B45
#define P2B_46_CBUS1_FW_CRC_B3_L                                    0x2B46
#define P2B_47_CBUS1_FW_CRC_B4_H                                    0x2B47
#define P2B_48_CBUS1_FW_CRC_B4_L                                    0x2B48
#define P2B_49_ECBUS_TIMEOUT_CLK1                                   0x2B49
#define P2B_4A_ECBUS_TIMEOUT_CLK2                                   0x2B4A
#define P2B_4B_ECBUS_TIMEOUT_RESERVE                                0x2B4B
#define P2B_4C_ECBUS_HW_FSM_1                                       0x2B4C
#define P2B_4D_ECBUS_HW_FSM_2                                       0x2B4D
#define P2B_4E_ECBUS_HW_FSM_3                                       0x2B4E
#define P2B_4F_ECBUS_HW_FSM_4                                       0x2B4F
#define P2B_50_ECBUS_HW_FSM_5                                       0x2B50
#define P2B_51_ECBUS_HW_FSM_6                                       0x2B51
#define P2B_52_ECBUS_TEST_FORCE_OUT                                 0x2B52
#define P2B_53_ECBUS_TESTOUT_RESERVE                                0x2B53
#define P2B_54_ECBUS_BIST_OPTION_0                                  0x2B54
#define P2B_55_ECBUS_BIST_OPTION_1                                  0x2B55
#define P2B_56_ECBUS_BIST_OPTION_2                                  0x2B56
#define P2B_57_ECBUS_BIST_OPTION_3                                  0x2B57
#define P2B_58_ECBUS_BIST_OPTION_4                                  0x2B58
#define P2B_59_ECBUS_BIST_OPTION_5                                  0x2B59
#define P2B_5A_ECBUS_BIST_OPTION_6                                  0x2B5A
#define P2B_5B_ECBUS_BIST_OPTION_7                                  0x2B5B
#define P2B_5C_ECBUS_BIST_OPTION_8                                  0x2B5C
#define P2B_5D_ECBUS_RESERVE_0                                      0x2B5D
#define P2B_5E_ECBUS_RESERVE_1                                      0x2B5E
#define P2B_5F_ECBUS_RESERVE_2                                      0x2B5F
#define P2B_60_ECBUS_DPHY_CAP0                                      0x2B60
#define P2B_61_ECBUS_DPHY_CAP1                                      0x2B61


//--------------------------------------------------
// D2 ECBUS DPHY (Page 2B)
//--------------------------------------------------
#define P2B_A0_ECBUS_DPHY_CTRL                                      0x2BA0
#define P2B_A1_ECBUS_DPHY_EDGE_CTRL                                 0x2BA1
#define P2B_A2_ECBUS_DPHY_EDGE_RESULT                               0x2BA2
#define P2B_A3_ECBUS_DPHY_STAT_CTRL                                 0x2BA3
#define P2B_A4_ECBUS_DPHY_STAT_CONFIG_1                             0x2BA4
#define P2B_A5_ECBUS_DPHY_STAT_CONFIG_2                             0x2BA5
#define P2B_A6_ECBUS_DPHY_STAT_RESULT_1                             0x2BA6
#define P2B_A7_ECBUS_DPHY_STAT_RESULT_2                             0x2BA7
#define P2B_A8_ECBUS_DPHY_STAT_RESULT_3                             0x2BA8
#define P2B_A9_ECBUS_DPHY_CALIB_CTRL                                0x2BA9
#define P2B_AA_ECBUS_DPHY_INI_CONFIG_1                              0x2BAA
#define P2B_AB_ECBUS_DPHY_INI_CONFIG_2                              0x2BAB
#define P2B_AC_ECBUS_DPHY_INI_CONFIG_3                              0x2BAC
#define P2B_AD_ECBUS_DPHY_INI_CONFIG_4                              0x2BAD
#define P2B_AE_ECBUS_DPHY_INI_CONFIG_5                              0x2BAE
#define P2B_AF_ECBUS_DPHY_INI_RESULT_1                              0x2BAF
#define P2B_B0_ECBUS_DPHY_INI_RESULT_2                              0x2BB0
#define P2B_B1_ECBUS_DPHY_INI_RESULT_3                              0x2BB1
#define P2B_B2_ECBUS_DPHY_INI_RESULT_4                              0x2BB2
#define P2B_B3_ECBUS_DPHY_TX_PHASE_CONFIG_1                         0x2BB3
#define P2B_B4_ECBUS_DPHY_TX_PHASE_CONFIG_2                         0x2BB4
#define P2B_B5_ECBUS_DPHY_TX_PHASE_CONFIG_3                         0x2BB5
#define P2B_B6_ECBUS_DPHY_TX_PHASE_CONFIG_4                         0x2BB6
#define P2B_B7_ECBUS_DPHY_TX_PHASE_RESULT                           0x2BB7
#define P2B_B8_ECBUS_DPHY_ADAPT_CTRL                                0x2BB8
#define P2B_B9_ECBUS_DPHY_ADAPT_CONFIG_1                            0x2BB9
#define P2B_BA_ECBUS_DPHY_ADAPT_CONFIG_2                            0x2BBA
#define P2B_BB_ECBUS_DPHY_ADAPT_CONFIG_3                            0x2BBB
#define P2B_BC_ECBUS_DPHY_ADAPT_RESULT_1                            0x2BBC
#define P2B_BD_ECBUS_DPHY_ADAPT_RESULT_2                            0x2BBD
#define P2B_BE_ECBUS_DPHY_ADAPT_RESULT_3                            0x2BBE
#define P2B_BF_ECBUS_DPHY_CALIB_RESULT                              0x2BBF
#define P2B_C0_ECBUS_DPHY_CONFIG                                    0x2BC0
#define P2B_C1_ECBUS_DPHY_PATTERN_1                                 0x2BC1
#define P2B_C2_ECBUS_DPHY_PATTERN_2                                 0x2BC2
#define P2B_C3_ECBUS_DPHY_FLAG                                      0x2BC3
#define P2B_C4_ECBUS_DPHY_IRQ                                       0x2BC4
#define P2B_C5_ECBUS_DPHY_DEBUG                                     0x2BC5
#define P2B_C6_ECBUS_DPHY_RESERVE                                   0x2BC6
#define P2B_CB_ECBUS_DPHY_WD0                                       0x2BCB
#define P2B_CC_ECBUS_DPHY_WD1                                       0x2BCC


//--------------------------------------------------
// D3 ECBUS MAC (Page 2C)
//--------------------------------------------------
#define P2C_00_ECBUS_STARTUP_CTRL                                   0x2C00
#define P2C_01_ECBUS_STARTUP_CONFIG                                 0x2C01
#define P2C_02_ECBUS_STARTUP_DET                                    0x2C02
#define P2C_03_ECBUS_STARTUP_RESERVE                                0x2C03
#define P2C_04_ECBUS_TDM_SYNC_CTRL                                  0x2C04
#define P2C_05_ECBUS_TDM_SYNC_CONFIG_1                              0x2C05
#define P2C_06_ECBUS_TDM_SYNC_CONFIG_2                              0x2C06
#define P2C_07_ECBUS_TDM_SYNC_DET_1                                 0x2C07
#define P2C_08_ECBUS_TDM_SYNC_DET_2                                 0x2C08
#define P2C_09_ECBUS_TDM_SYNC_TX_OFFSET                             0x2C09
#define P2C_0A_ECBUS_TDM_SYNC_RX_OFFSET                             0x2C0A
#define P2C_0B_ECBUS_TDM_SYNC_RESERVE                               0x2C0B
#define P2C_0C_ECBUS_EMSC_SYNC_CTRL                                 0x2C0C
#define P2C_0D_ECBUS_EMSC_SYNC_CONFIG_1                             0x2C0D
#define P2C_0E_ECBUS_EMSC_SYNC_CONFIG_2                             0x2C0E
#define P2C_0F_ECBUS_EMSC_SYNC_DET                                  0x2C0F
#define P2C_10_ECBUS_EMSC_SLOT_MAP_1                                0x2C10
#define P2C_11_ECBUS_EMSC_SLOT_MAP_2                                0x2C11
#define P2C_12_ECBUS_EMSC_SLOT_MAP_3                                0x2C12
#define P2C_13_ECBUS_EMSC_SOURCE_SLOT_DET_1                         0x2C13
#define P2C_14_ECBUS_EMSC_SOURCE_SLOT_DET_2                         0x2C14
#define P2C_15_ECBUS_EMSC_SOURCE_SLOT_DET_3                         0x2C15
#define P2C_16_ECBUS_EMSC_SYNC_RESERVE                              0x2C16
#define P2C_17_ECBUS_EMSC_RX_ADDR                                   0x2C17
#define P2C_18_ECBUS_EMSC_RX_DATA                                   0x2C18
#define P2C_19_ECBUS_EMSC_TX_ADDR                                   0x2C19
#define P2C_1A_ECBUS_EMSC_TX_DATA                                   0x2C1A
#define P2C_1B_ECBUS_EMSC_TX_RD_ADDR                                0x2C1B
#define P2C_1C_ECBUS_EMSC_TX_RD_DATA                                0x2C1C
#define P2C_1D_ECBUS_EMSC_TRANS_CTRL                                0x2C1D
#define P2C_1E_ECBUS_EMSC_RX_BLK_CNT                                0x2C1E
#define P2C_1F_ECBUS_EMSC_RX_WRT_PNT                                0x2C1F
#define P2C_20_ECBUS_EMSC_TX_WRT_PNT                                0x2C20
#define P2C_21_ECBUS_EMSC_RX_REQ_CNT                                0x2C21
#define P2C_22_ECBUS_EMSC_TX_REQ_CNT                                0x2C22
#define P2C_23_ECBUS_EMSC_TRANS_CONFIG_1                            0x2C23
#define P2C_24_ECBUS_EMSC_TRANS_CONFIG_2                            0x2C24
#define P2C_25_ECBUS_EMSC_TRANS_DET_1                               0x2C25
#define P2C_26_ECBUS_EMSC_TRANS_DET_2                               0x2C26
#define P2C_27_ECBUS_EMSC_TRANS_DET_3                               0x2C27
#define P2C_28_ECBUS_EMSC_TRANS_DET_4                               0x2C28
#define P2C_29_ECBUS_EMSC_TX_ERR_CODE                               0x2C29
#define P2C_2A_ECBUS_EMSC_TRANS_RESERVE                             0x2C2A
#define P2C_2B_ECBUS_EMSC_RX_CRC_1                                  0x2C2B
#define P2C_2C_ECBUS_EMSC_RX_CRC_2                                  0x2C2C
#define P2C_2D_ECBUS_EMSC_RX_CRC_3                                  0x2C2D
#define P2C_2E_ECBUS_EMSC_RX_CRC_4                                  0x2C2E
#define P2C_2F_ECBUS_EMSC_TX_CRC_1                                  0x2C2F
#define P2C_30_ECBUS_EMSC_TX_CRC_2                                  0x2C30
#define P2C_31_ECBUS_EMSC_TX_CRC_3                                  0x2C31
#define P2C_32_ECBUS_EMSC_TX_CRC_4                                  0x2C32
#define P2C_33_ECBUS_EMSC_CRC_RESERVE                               0x2C33
#define P2C_34_ECBUS_BIST_CTRL                                      0x2C34
#define P2C_35_ECBUS_BIST_CONFIG                                    0x2C35
#define P2C_36_ECBUS_BIST_FIXED8                                    0x2C36
#define P2C_37_ECBUS_BIST_RX_INIT                                   0x2C37
#define P2C_38_ECBUS_BIST_TX_INIT                                   0x2C38
#define P2C_39_ECBUS_BIST_ERR_CNT_H                                 0x2C39
#define P2C_3A_ECBUS_BIST_ERR_CNT_L                                 0x2C3A
#define P2C_3B_ECBUS_BIST_RESERVE                                   0x2C3B
#define P2C_3C_ECBUS_SRAM_BIST                                      0x2C3C
#define P2C_3D_ECBUS_SRAM_DRF_BIST                                  0x2C3D
#define P2C_3E_ECBUS_GLOBAL_CTRL                                    0x2C3E
#define P2C_3F_CBUS1_FW_CRC_B0_H                                    0x2C3F
#define P2C_40_CBUS1_FW_CRC_B0_L                                    0x2C40
#define P2C_41_CBUS1_FW_CRC_B1_H                                    0x2C41
#define P2C_42_CBUS1_FW_CRC_B1_L                                    0x2C42
#define P2C_43_CBUS1_FW_CRC_B2_H                                    0x2C43
#define P2C_44_CBUS1_FW_CRC_B2_L                                    0x2C44
#define P2C_45_CBUS1_FW_CRC_B3_H                                    0x2C45
#define P2C_46_CBUS1_FW_CRC_B3_L                                    0x2C46
#define P2C_47_CBUS1_FW_CRC_B4_H                                    0x2C47
#define P2C_48_CBUS1_FW_CRC_B4_L                                    0x2C48
#define P2C_49_ECBUS_TIMEOUT_CLK1                                   0x2C49
#define P2C_4A_ECBUS_TIMEOUT_CLK2                                   0x2C4A
#define P2C_4B_ECBUS_TIMEOUT_RESERVE                                0x2C4B
#define P2C_4C_ECBUS_HW_FSM_1                                       0x2C4C
#define P2C_4D_ECBUS_HW_FSM_2                                       0x2C4D
#define P2C_4E_ECBUS_HW_FSM_3                                       0x2C4E
#define P2C_4F_ECBUS_HW_FSM_4                                       0x2C4F
#define P2C_50_ECBUS_HW_FSM_5                                       0x2C50
#define P2C_51_ECBUS_HW_FSM_6                                       0x2C51
#define P2C_52_ECBUS_TEST_FORCE_OUT                                 0x2C52
#define P2C_53_ECBUS_TESTOUT_RESERVE                                0x2C53
#define P2C_54_ECBUS_BIST_OPTION_0                                  0x2C54
#define P2C_55_ECBUS_BIST_OPTION_1                                  0x2C55
#define P2C_56_ECBUS_BIST_OPTION_2                                  0x2C56
#define P2C_57_ECBUS_BIST_OPTION_3                                  0x2C57
#define P2C_58_ECBUS_BIST_OPTION_4                                  0x2C58
#define P2C_59_ECBUS_BIST_OPTION_5                                  0x2C59
#define P2C_5A_ECBUS_BIST_OPTION_6                                  0x2C5A
#define P2C_5B_ECBUS_BIST_OPTION_7                                  0x2C5B
#define P2C_5C_ECBUS_BIST_OPTION_8                                  0x2C5C
#define P2C_5D_ECBUS_RESERVE_0                                      0x2C5D
#define P2C_5E_ECBUS_RESERVE_1                                      0x2C5E
#define P2C_5F_ECBUS_RESERVE_2                                      0x2C5F
#define P2C_60_ECBUS_DPHY_CAP0                                      0x2C60
#define P2C_61_ECBUS_DPHY_CAP1                                      0x2C61


//--------------------------------------------------
// D3 ECBUS DPHY (Page 2C)
//--------------------------------------------------
#define P2C_A0_ECBUS_DPHY_CTRL                                      0x2CA0
#define P2C_A1_ECBUS_DPHY_EDGE_CTRL                                 0x2CA1
#define P2C_A2_ECBUS_DPHY_EDGE_RESULT                               0x2CA2
#define P2C_A3_ECBUS_DPHY_STAT_CTRL                                 0x2CA3
#define P2C_A4_ECBUS_DPHY_STAT_CONFIG_1                             0x2CA4
#define P2C_A5_ECBUS_DPHY_STAT_CONFIG_2                             0x2CA5
#define P2C_A6_ECBUS_DPHY_STAT_RESULT_1                             0x2CA6
#define P2C_A7_ECBUS_DPHY_STAT_RESULT_2                             0x2CA7
#define P2C_A8_ECBUS_DPHY_STAT_RESULT_3                             0x2CA8
#define P2C_A9_ECBUS_DPHY_CALIB_CTRL                                0x2CA9
#define P2C_AA_ECBUS_DPHY_INI_CONFIG_1                              0x2CAA
#define P2C_AB_ECBUS_DPHY_INI_CONFIG_2                              0x2CAB
#define P2C_AC_ECBUS_DPHY_INI_CONFIG_3                              0x2CAC
#define P2C_AD_ECBUS_DPHY_INI_CONFIG_4                              0x2CAD
#define P2C_AE_ECBUS_DPHY_INI_CONFIG_5                              0x2CAE
#define P2C_AF_ECBUS_DPHY_INI_RESULT_1                              0x2CAF
#define P2C_B0_ECBUS_DPHY_INI_RESULT_2                              0x2CB0
#define P2C_B1_ECBUS_DPHY_INI_RESULT_3                              0x2CB1
#define P2C_B2_ECBUS_DPHY_INI_RESULT_4                              0x2CB2
#define P2C_B3_ECBUS_DPHY_TX_PHASE_CONFIG_1                         0x2CB3
#define P2C_B4_ECBUS_DPHY_TX_PHASE_CONFIG_2                         0x2CB4
#define P2C_B5_ECBUS_DPHY_TX_PHASE_CONFIG_3                         0x2CB5
#define P2C_B6_ECBUS_DPHY_TX_PHASE_CONFIG_4                         0x2CB6
#define P2C_B7_ECBUS_DPHY_TX_PHASE_RESULT                           0x2CB7
#define P2C_B8_ECBUS_DPHY_ADAPT_CTRL                                0x2CB8
#define P2C_B9_ECBUS_DPHY_ADAPT_CONFIG_1                            0x2CB9
#define P2C_BA_ECBUS_DPHY_ADAPT_CONFIG_2                            0x2CBA
#define P2C_BB_ECBUS_DPHY_ADAPT_CONFIG_3                            0x2CBB
#define P2C_BC_ECBUS_DPHY_ADAPT_RESULT_1                            0x2CBC
#define P2C_BD_ECBUS_DPHY_ADAPT_RESULT_2                            0x2CBD
#define P2C_BE_ECBUS_DPHY_ADAPT_RESULT_3                            0x2CBE
#define P2C_BF_ECBUS_DPHY_CALIB_RESULT                              0x2CBF
#define P2C_C0_ECBUS_DPHY_CONFIG                                    0x2CC0
#define P2C_C1_ECBUS_DPHY_PATTERN_1                                 0x2CC1
#define P2C_C2_ECBUS_DPHY_PATTERN_2                                 0x2CC2
#define P2C_C3_ECBUS_DPHY_FLAG                                      0x2CC3
#define P2C_C4_ECBUS_DPHY_IRQ                                       0x2CC4
#define P2C_C5_ECBUS_DPHY_DEBUG                                     0x2CC5
#define P2C_C6_ECBUS_DPHY_RESERVE                                   0x2CC6
#define P2C_CB_ECBUS_DPHY_WD0                                       0x2CCB
#define P2C_CC_ECBUS_DPHY_WD1                                       0x2CCC


//--------------------------------------------------
// D2 TMDS AES (Page 2D)
//--------------------------------------------------
#define P2D_00_HDCP_AES_CIPHER_KEY_15                               0x2D00
#define P2D_01_HDCP_AES_CIPHER_KEY_14                               0x2D01
#define P2D_02_HDCP_AES_CIPHER_KEY_13                               0x2D02
#define P2D_03_HDCP_AES_CIPHER_KEY_12                               0x2D03
#define P2D_04_HDCP_AES_CIPHER_KEY_11                               0x2D04
#define P2D_05_HDCP_AES_CIPHER_KEY_10                               0x2D05
#define P2D_06_HDCP_AES_CIPHER_KEY_9                                0x2D06
#define P2D_07_HDCP_AES_CIPHER_KEY_8                                0x2D07
#define P2D_08_HDCP_AES_CIPHER_KEY_7                                0x2D08
#define P2D_09_HDCP_AES_CIPHER_KEY_6                                0x2D09
#define P2D_0A_HDCP_AES_CIPHER_KEY_5                                0x2D0A
#define P2D_0B_HDCP_AES_CIPHER_KEY_4                                0x2D0B
#define P2D_0C_HDCP_AES_CIPHER_KEY_3                                0x2D0C
#define P2D_0D_HDCP_AES_CIPHER_KEY_2                                0x2D0D
#define P2D_0E_HDCP_AES_CIPHER_KEY_1                                0x2D0E
#define P2D_0F_HDCP_AES_CIPHER_KEY_0                                0x2D0F
#define P2D_10_AES_DUMMY_0                                          0x2D10
#define P2D_11_AES_DUMMY_1                                          0x2D11
#define P2D_12_AES_DUMMY_2                                          0x2D12
#define P2D_13_AES_DUMMY_3                                          0x2D13


//--------------------------------------------------
// D2 HDCP 2.2 IIC Module (Page 2D)
//--------------------------------------------------
#define P2D_20_HDCP_MSG_CTRL                                        0x2D20
#define P2D_21_HDCP_MSGWAP                                          0x2D21
#define P2D_22_HDCP_MSGWDP                                          0x2D22
#define P2D_23_HDCP_MSGRAP_H                                        0x2D23
#define P2D_24_HDCP_MSGRAP_L                                        0x2D24
#define P2D_25_HDCP_MSGRDP                                          0x2D25
#define P2D_26_HDCP_I2C_CTRL_0                                      0x2D26
#define P2D_27_HDCP_I2C_CTRL_1                                      0x2D27
#define P2D_28_HDCP_I2C_CTRL_2                                      0x2D28
#define P2D_29_HDCP_I2C_CTRL_3                                      0x2D29
#define P2D_2A_HDCP_I2C_CTRL_4                                      0x2D2A
#define P2D_2B_HDCP_I2C_CTRL_5                                      0x2D2B
#define P2D_2C_HDCP_I2C_CTRL_6                                      0x2D2C
#define P2D_2D_HDCP_I2C_CTRL_RIV7                                   0x2D2D
#define P2D_2E_HDCP_I2C_CTRL_RIV6                                   0x2D2E
#define P2D_2F_HDCP_I2C_CTRL_RIV5                                   0x2D2F
#define P2D_30_HDCP_I2C_CTRL_RIV4                                   0x2D30
#define P2D_31_HDCP_I2C_CTRL_RIV3                                   0x2D31
#define P2D_32_HDCP_I2C_CTRL_RIV2                                   0x2D32
#define P2D_33_HDCP_I2C_CTRL_RIV1                                   0x2D33
#define P2D_34_HDCP_I2C_CTRL_RIV0                                   0x2D34
#define P2D_35_HDCP_I2C_CTRL_7                                      0x2D35
#define P2D_36_HDCP_I2C_CTRL_8                                      0x2D36
#define P2D_37_I2C_M0_MBIST_CTRL_0                                  0x2D37
#define P2D_38_I2C_M0_MBIST_CTRL_1                                  0x2D38
#define P2D_39_I2C_M1_MBIST_CTRL_0                                  0x2D39
#define P2D_3A_I2C_M1_MBIST_CTRL_1                                  0x2D3A
#define P2D_3B_I2C_DUMMY_0                                          0x2D3B
#define P2D_3C_I2C_DUMMY_1                                          0x2D3C
#define P2D_3D_READ_INT_ID_OPTION                                   0x2D3D
#define P2D_3E_WRITE_INT_ID_OPTION                                  0x2D3E
#define P2D_3F_ID_INT_CTRL                                          0x2D3F


//--------------------------------------------------
// D2 MHL3 DPLL (Page2D)
//--------------------------------------------------
#define P2D_A0_MN_SCLKG_CTRL                                        0x2DA0
#define P2D_A1_MN_SCLKG_DIVM                                        0x2DA1
#define P2D_A2_MN_SCLKG_DIVN                                        0x2DA2
#define P2D_A3_MN_SCLKG_DIVS                                        0x2DA3
#define P2D_A4_MN_SCLKG_OFFS_H                                      0x2DA4
#define P2D_A5_MN_SCLKG_OFFS_M                                      0x2DA5
#define P2D_A6_MN_SCLKG_OFFS_L                                      0x2DA6
#define P2D_A7_MN_SCLKG_TRK_CTRL                                    0x2DA7
#define P2D_A8_MN_SCLKG_TRK_MN_I_H                                  0x2DA8
#define P2D_A9_MN_SCLKG_TRK_MN_I_M                                  0x2DA9
#define P2D_AA_MN_SCLKG_TRK_MN_I_L                                  0x2DAA
#define P2D_AB_MN_SCLKG_TRK_MN_P_H                                  0x2DAB
#define P2D_AC_MN_SCLKG_TRK_MN_P_M                                  0x2DAC
#define P2D_AD_MN_SCLKG_TRK_MN_P_L                                  0x2DAD
#define P2D_AE_MN_SCLKG_TRK_MN_PE                                   0x2DAE
#define P2D_AF_MN_SCLKG_TRK_MN_NLOCK                                0x2DAF
#define P2D_B0_MN_SCLKG_TRK_VS_I_H                                  0x2DB0
#define P2D_B1_MN_SCLKG_TRK_VS_I_M                                  0x2DB1
#define P2D_B2_MN_SCLKG_TRK_VS_I_L                                  0x2DB2
#define P2D_B3_MN_SCLKG_TRK_VS_P_H                                  0x2DB3
#define P2D_B4_MN_SCLKG_TRK_VS_P_M                                  0x2DB4
#define P2D_B5_MN_SCLKG_TRK_VS_P_L                                  0x2DB5
#define P2D_B6_MN_SCLKG_TRK_VS_PE                                   0x2DB6
#define P2D_B7_MN_SCLKG_TRK_VS_NLOCK                                0x2DB7
#define P2D_B8_MN_SCLKG_SDM_CTRL                                    0x2DB8
#define P2D_B9_MN_SCLKG_SDM_TEST                                    0x2DB9
#define P2D_BA_MN_SCLKG_SDM_SUMC_H                                  0x2DBA
#define P2D_BB_MN_SCLKG_SDM_SUMC_M                                  0x2DBB
#define P2D_BC_MN_SCLKG_SDM_SUMC_L                                  0x2DBC
#define P2D_BD_MN_SCLKG_PLL_PWR                                     0x2DBD
#define P2D_BE_MN_SCLKG_PLL_CHP                                     0x2DBE
#define P2D_BF_MN_SCLKG_PLL_WD                                      0x2DBF
#define P2D_C0_MN_SCLKG_PLL_INSEL                                   0x2DC0
#define P2D_C1_MN_SCLKG_PLL_RESERVE                                 0x2DC1
#define P2D_C2_HS_TRACKING_NEW_MODE1                                0x2DC2
#define P2D_C3_HS_TRACKING_NEW_MODE2                                0x2DC3
#define P2D_C4_M_CODE_ADJUST_0                                      0x2DC4
#define P2D_C5_M_CODE_ADJUST_1                                      0x2DC5
#define P2D_C6_M_CODE_ADJUST_2                                      0x2DC6
#define P2D_C7_PLL_DUMMY_3                                          0x2DC7
#define P2D_C8_PLL_DUMMY_4                                          0x2DC8
#define P2D_C9_PLL_DUMMY_5                                          0x2DC9


//--------------------------------------------------
// D3 TMDS AES (Page2E)
//--------------------------------------------------
#define P2E_00_HDCP_AES_CIPHER_KEY_15                               0x2E00
#define P2E_01_HDCP_AES_CIPHER_KEY_14                               0x2E01
#define P2E_02_HDCP_AES_CIPHER_KEY_13                               0x2E02
#define P2E_03_HDCP_AES_CIPHER_KEY_12                               0x2E03
#define P2E_04_HDCP_AES_CIPHER_KEY_11                               0x2E04
#define P2E_05_HDCP_AES_CIPHER_KEY_10                               0x2E05
#define P2E_06_HDCP_AES_CIPHER_KEY_9                                0x2E06
#define P2E_07_HDCP_AES_CIPHER_KEY_8                                0x2E07
#define P2E_08_HDCP_AES_CIPHER_KEY_7                                0x2E08
#define P2E_09_HDCP_AES_CIPHER_KEY_6                                0x2E09
#define P2E_0A_HDCP_AES_CIPHER_KEY_5                                0x2E0A
#define P2E_0B_HDCP_AES_CIPHER_KEY_4                                0x2E0B
#define P2E_0C_HDCP_AES_CIPHER_KEY_3                                0x2E0C
#define P2E_0D_HDCP_AES_CIPHER_KEY_2                                0x2E0D
#define P2E_0E_HDCP_AES_CIPHER_KEY_1                                0x2E0E
#define P2E_0F_HDCP_AES_CIPHER_KEY_0                                0x2E0F
#define P2E_10_AES_DUMMY_0                                          0x2E10
#define P2E_11_AES_DUMMY_1                                          0x2E11
#define P2E_12_AES_DUMMY_2                                          0x2E12
#define P2E_13_AES_DUMMY_3                                          0x2E13


//--------------------------------------------------
// D3 HDCP 2.2 IIC Module (Page 2E)
//--------------------------------------------------
#define P2E_20_HDCP_MSG_CTRL                                        0x2E20
#define P2E_21_HDCP_MSGWAP                                          0x2E21
#define P2E_22_HDCP_MSGWDP                                          0x2E22
#define P2E_23_HDCP_MSGRAP_H                                        0x2E23
#define P2E_24_HDCP_MSGRAP_L                                        0x2E24
#define P2E_25_HDCP_MSGRDP                                          0x2E25
#define P2E_26_HDCP_I2C_CTRL_0                                      0x2E26
#define P2E_27_HDCP_I2C_CTRL_1                                      0x2E27
#define P2E_28_HDCP_I2C_CTRL_2                                      0x2E28
#define P2E_29_HDCP_I2C_CTRL_3                                      0x2E29
#define P2E_2A_HDCP_I2C_CTRL_4                                      0x2E2A
#define P2E_2B_HDCP_I2C_CTRL_5                                      0x2E2B
#define P2E_2C_HDCP_I2C_CTRL_6                                      0x2E2C
#define P2E_2D_HDCP_I2C_CTRL_RIV7                                   0x2E2D
#define P2E_2E_HDCP_I2C_CTRL_RIV6                                   0x2E2E
#define P2E_2F_HDCP_I2C_CTRL_RIV5                                   0x2E2F
#define P2E_30_HDCP_I2C_CTRL_RIV4                                   0x2E30
#define P2E_31_HDCP_I2C_CTRL_RIV3                                   0x2E31
#define P2E_32_HDCP_I2C_CTRL_RIV2                                   0x2E32
#define P2E_33_HDCP_I2C_CTRL_RIV1                                   0x2E33
#define P2E_34_HDCP_I2C_CTRL_RIV0                                   0x2E34
#define P2E_35_HDCP_I2C_CTRL_7                                      0x2E35
#define P2E_36_HDCP_I2C_CTRL_8                                      0x2E36
#define P2E_37_I2C_M0_MBIST_CTRL_0                                  0x2E37
#define P2E_38_I2C_M0_MBIST_CTRL_1                                  0x2E38
#define P2E_39_I2C_M1_MBIST_CTRL_0                                  0x2E39
#define P2E_3A_I2C_M1_MBIST_CTRL_1                                  0x2E3A
#define P2E_3B_I2C_DUMMY_0                                          0x2E3B
#define P2E_3C_I2C_DUMMY_1                                          0x2E3C
#define P2E_3D_READ_INT_ID_OPTION                                   0x2E3D
#define P2E_3E_WRITE_INT_ID_OPTION                                  0x2E3E
#define P2E_3F_ID_INT_CTRL                                          0x2E3F


//--------------------------------------------------
// D3 MHL3 DPLL (Page2E)
//--------------------------------------------------
#define P2E_A0_MN_SCLKG_CTRL                                        0x2EA0
#define P2E_A1_MN_SCLKG_DIVM                                        0x2EA1
#define P2E_A2_MN_SCLKG_DIVN                                        0x2EA2
#define P2E_A3_MN_SCLKG_DIVS                                        0x2EA3
#define P2E_A4_MN_SCLKG_OFFS_H                                      0x2EA4
#define P2E_A5_MN_SCLKG_OFFS_M                                      0x2EA5
#define P2E_A6_MN_SCLKG_OFFS_L                                      0x2EA6
#define P2E_A7_MN_SCLKG_TRK_CTRL                                    0x2EA7
#define P2E_A8_MN_SCLKG_TRK_MN_I_H                                  0x2EA8
#define P2E_A9_MN_SCLKG_TRK_MN_I_M                                  0x2EA9
#define P2E_AA_MN_SCLKG_TRK_MN_I_L                                  0x2EAA
#define P2E_AB_MN_SCLKG_TRK_MN_P_H                                  0x2EAB
#define P2E_AC_MN_SCLKG_TRK_MN_P_M                                  0x2EAC
#define P2E_AD_MN_SCLKG_TRK_MN_P_L                                  0x2EAD
#define P2E_AE_MN_SCLKG_TRK_MN_PE                                   0x2EAE
#define P2E_AF_MN_SCLKG_TRK_MN_NLOCK                                0x2EAF
#define P2E_B0_MN_SCLKG_TRK_VS_I_H                                  0x2EB0
#define P2E_B1_MN_SCLKG_TRK_VS_I_M                                  0x2EB1
#define P2E_B2_MN_SCLKG_TRK_VS_I_L                                  0x2EB2
#define P2E_B3_MN_SCLKG_TRK_VS_P_H                                  0x2EB3
#define P2E_B4_MN_SCLKG_TRK_VS_P_M                                  0x2EB4
#define P2E_B5_MN_SCLKG_TRK_VS_P_L                                  0x2EB5
#define P2E_B6_MN_SCLKG_TRK_VS_PE                                   0x2EB6
#define P2E_B7_MN_SCLKG_TRK_VS_NLOCK                                0x2EB7
#define P2E_B8_MN_SCLKG_SDM_CTRL                                    0x2EB8
#define P2E_B9_MN_SCLKG_SDM_TEST                                    0x2EB9
#define P2E_BA_MN_SCLKG_SDM_SUMC_H                                  0x2EBA
#define P2E_BB_MN_SCLKG_SDM_SUMC_M                                  0x2EBB
#define P2E_BC_MN_SCLKG_SDM_SUMC_L                                  0x2EBC
#define P2E_BD_MN_SCLKG_PLL_PWR                                     0x2EBD
#define P2E_BE_MN_SCLKG_PLL_CHP                                     0x2EBE
#define P2E_BF_MN_SCLKG_PLL_WD                                      0x2EBF
#define P2E_C0_MN_SCLKG_PLL_INSEL                                   0x2EC0
#define P2E_C1_MN_SCLKG_PLL_RESERVE                                 0x2EC1
#define P2E_C2_HS_TRACKING_NEW_MODE1                                0x2EC2
#define P2E_C3_HS_TRACKING_NEW_MODE2                                0x2EC3
#define P2E_C4_M_CODE_ADJUST_0                                      0x2EC4
#define P2E_C5_M_CODE_ADJUST_1                                      0x2EC5
#define P2E_C6_M_CODE_ADJUST_2                                      0x2EC6
#define P2E_C7_PLL_DUMMY_3                                          0x2EC7
#define P2E_C8_PLL_DUMMY_4                                          0x2EC8
#define P2E_C9_PLL_DUMMY_5                                          0x2EC9


//--------------------------------------------------
// Off-line Measure Block Overview (Page 30)
//--------------------------------------------------
#define P30_00_SYNC_SELECT                                          0x3000
#define P30_01_MEAS_CTL0                                            0x3001
#define P30_02_MEAS_CTL1                                            0x3002
#define P30_03_MEAS_ERROR_FLG0                                      0x3003
#define P30_04_MEAS_ERROR_FLG1                                      0x3004
#define P30_05_MEAS_HS_PERIOD_A_M                                   0x3005
#define P30_06_MEAS_HS_PERIOD_A_L                                   0x3006
#define P30_07_MEAS_HS_PERIOD_FRA_A                                 0x3007
#define P30_08_MEAS_VS_PERIOD_A_M                                   0x3008
#define P30_09_MEAS_VS_PERIOD_A_L                                   0x3009
#define P30_0A_MEAS_HS_PULSE_A_M                                    0x300A
#define P30_0B_MEAS_HS_PULSE_A_L                                    0x300B
#define P30_0C_MEAS_VS_PULSE_A_M                                    0x300C
#define P30_0D_MEAS_VS_PULSE_A_L                                    0x300D
#define P30_0E_MEAS_HS_PERIOD_D_M                                   0x300E
#define P30_0F_MEAS_HS_PERIOD_D_L                                   0x300F
#define P30_10_MEAS_HS_PERIOD_FRA_D                                 0x3010
#define P30_11_MEAS_VS_PERIOD_D_M                                   0x3011
#define P30_12_MEAS_VS_PERIOD_D_L                                   0x3012
#define P30_13_MEAS_HS_PULSE_D_M                                    0x3013
#define P30_14_MEAS_HS_PULSE_D_L                                    0x3014
#define P30_15_MEAS_HS_VS_DELTA_CTL                                 0x3015
#define P30_16_MEAS_HS_VS_DELTA_IRQ                                 0x3016
#define P30_1A_MEAS2_HS_VS_DLY                                      0x301A
#define P30_1B_MEAS_FIELD_TOGGLE                                    0x301B
#define P30_1C_MEASURE_DUMMY0                                       0x301C
#define P30_1D_MEASURE_DUMMY1                                       0x301D


//--------------------------------------------------
// Active Measure Block Overview (Page 30)
//--------------------------------------------------
#define P30_40_I_ACT_MEAS_CTRL                                      0x3040
#define P30_41_I_ACT_MEAS_ERROR_FLG                                 0x3041
#define P30_42_I_ACT_MEAS_RESULT_H                                  0x3042
#define P30_43_I_ACT_MEAS_RESULT_M                                  0x3043
#define P30_44_I_ACT_MEAS_RESULT_L                                  0x3044
#define P30_45_D_ACT_MEAS_CTRL                                      0x3045
#define P30_46_D_ACT_MEAS_ERROR_FLG                                 0x3046
#define P30_47_D_ACT_MEAS_RESULT_H                                  0x3047
#define P30_48_D_ACT_MEAS_RESULT_M                                  0x3048
#define P30_49_D_ACT_MEAS_RESULT_L                                  0x3049


//--------------------------------------------------
// VGATOP Input Video Capture (Page 30)
//--------------------------------------------------
#define P30_A0_VGATOP_VGIP_CTRL                                     0x30A0
#define P30_A1_VGATOP_VGIP_SIGINV                                   0x30A1
#define P30_A2_VGATOP_VGIP_DELAY_CTRL                               0x30A2
#define P30_A3_VGATOP_VGIP_ODD_CTRL                                 0x30A3


//--------------------------------------------------
// VGATOP Input Frame Window (Page 30)
//--------------------------------------------------
#define P30_A4_VGATOP_IPH_ACT_STA_H                                 0x30A4
#define P30_A5_VGATOP_IPH_ACT_STA_L                                 0x30A5
#define P30_A6_VGATOP_IPH_ACT_WID_H                                 0x30A6
#define P30_A7_VGATOP_IPH_ACT_WID_L                                 0x30A7
#define P30_A8_VGATOP_IPV_ACT_STA_H                                 0x30A8
#define P30_A9_VGATOP_IPV_ACT_STA_L                                 0x30A9
#define P30_AA_VGATOP_IPV_ACT_LEN_H                                 0x30AA
#define P30_AB_VGATOP_IPV_ACT_LEN_L                                 0x30AB
#define P30_AC_VGATOP_IVS_DELAY                                     0x30AC
#define P30_AD_VGATOP_IHS_DELAY                                     0x30AD
#define P30_AE_VGATOP_VGIP_HV_DELAY                                 0x30AE
#define P30_AF_VGATOP_V8_SOURCE_SELECT                              0x30AF
#define P30_B0_VGATOP_V8CLK_SEL                                     0x30B0
#define P30_B1_VGATOP_HS_PULSE_WIDTH_DB                             0x30B1


//--------------------------------------------------
// VGATOP Image Auto Function (Page 30)
//--------------------------------------------------
#define P30_C0_VGATOP_H_BOUNDARY_H                                  0x30C0
#define P30_C1_VGATOP_H_BOUNDARY_STA_L                              0x30C1
#define P30_C2_VGATOP_H_BOUNDARY_END_L                              0x30C2
#define P30_C3_VGATOP_V_BOUNDARY_H                                  0x30C3
#define P30_C4_VGATOP_V_BOUNDARY_STA_L                              0x30C4
#define P30_C5_VGATOP_V_BOUNDARY_END_L                              0x30C5
#define P30_C6_VGATOP_RED_NOISE_MARGIN                              0x30C6
#define P30_C7_VGATOP_GRN_NOISE_MARGIN                              0x30C7
#define P30_C8_VGATOP_BLU_NOISE_MARGIN                              0x30C8
#define P30_C9_VGATOP_DIFF_THRESHOLD                                0x30C9
#define P30_CA_VGATOP_AUTO_ADJ_CTRL0                                0x30CA
#define P30_CB_VGATOP_HW_AUTO_PHASE_CTRL0                           0x30CB
#define P30_CC_VGATOP_HW_AUTO_PHASE_CTRL1                           0x30CC
#define P30_CD_VGATOP_AUTO_ADJ_CTRL1                                0x30CD
#define P30_CE_VGATOP_VER_START_END_H                               0x30CE
#define P30_CF_VGATOP_VER_START_L                                   0x30CF
#define P30_D0_VGATOP_VER_END_L                                     0x30D0
#define P30_D1_VGATOP_H_START_END_H                                 0x30D1
#define P30_D2_VGATOP_H_START_L                                     0x30D2
#define P30_D3_VGATOP_H_END_L                                       0x30D3
#define P30_D4_VGATOP_AUTO_PHASE_3                                  0x30D4
#define P30_D5_VGATOP_AUTO_PHASE_2                                  0x30D5
#define P30_D6_VGATOP_AUTO_PHASE_1                                  0x30D6
#define P30_D7_VGATOP_AUTO_PHASE_0                                  0x30D7
#define P30_DA_VGATOP_HS_EDGE_CHANGE_ST                             0x30DA
#define P30_DB_VGATOP_HS_EDGE_CHANGE_END                            0x30DB
#define P30_DC_VGATOP_HS_EDGE_CHANGE_CTRL                           0x30DC


//--------------------------------------------------
// VGATOP Input Pattern Generator (Page 30)
//--------------------------------------------------
#define P30_DD_VGATOP_PAT_GEN_CTRL0                                 0x30DD
#define P30_DE_VGATOP_PAT_GEN_CTRL1                                 0x30DE
#define P30_DF_VGATOP_PAT_GEN_RED_INI_L                             0x30DF
#define P30_E0_VGATOP_PAT_GEN_GRN_INI_L                             0x30E0
#define P30_E1_VGATOP_PAT_GEN_BLU_INI_L                             0x30E1
#define P30_E2_VGATOP_PAT_GEN_INI_H                                 0x30E2
#define P30_E3_VGA_PATTERN_RESET                                    0x30E3


//--------------------------------------------------
// VGATOP Flag (Page 30)
//--------------------------------------------------
#define P30_E4_VGATOP_IRQ_CTRL                                      0x30E4
#define P30_E5_VGATOP_DUMMY                                         0x30E5


//--------------------------------------------------
// Format Conversion (Page 31)
//--------------------------------------------------
#define P31_00_FC_INPUT_SEL_P01                                     0x3100
#define P31_01_FC_INPUT_SEL_P23                                     0x3101
#define P31_02_FC_INPUT_DPTX_SEL                                    0x3102
#define P31_05_FC_SD_CTRL                                           0x3105
#define P31_06_FC_EO_LINE_CTRL                                      0x3106
#define P31_07_FC_FORMAT_PRO_MAIN_0                                 0x3107
#define P31_08_FC_FORMAT_PRO_MAIN_1                                 0x3108
#define P31_0B_FC_FPRMAT_PRO_OUTPUT                                 0x310B
#define P31_0C_CTS_FIFO_CTRL                                        0x310C
#define P31_0D_FC_INPUT_CLK_GATING                                  0x310D
#define P31_0E_FC_SYNC_CTRL                                         0x310E
#define P31_0F_VS_DELAY_CTRL                                        0x310F
#define P31_10_FC_EXT_CTRL                                          0x3110
#define P31_2D_EVEN_ODD_BIST_CTRL_MAIN                              0x312D
#define P31_2E_EVEN_ODD_DRF_BIST_CTRL_MAIN                          0x312E


//--------------------------------------------------
// YUV420 to YUV422 Conversion (Page 31)
//--------------------------------------------------
#define P31_31_YUV420_TO_422_CTL                                    0x3131
#define P31_32_YUV420_TO_YUV422                                     0x3132
#define P31_33_YUV420_TO_YUV422_D3                                  0x3133
#define P31_34_YUV420_TO_YUV422_HSTM0                               0x3134
#define P31_35_YUV420_TO_YUV422_HSTL0                               0x3135
#define P31_36_YUV420_TO_YUV422_HSTL1                               0x3136
#define P31_37_YUV420_TO_YUV422_HWIDM0                              0x3137
#define P31_38_YUV420_TO_YUV422_HWIDL0                              0x3138
#define P31_39_YUV420_TO_YUV422_HWIDL1                              0x3139
#define P31_3A_BIST_YUV420TO422                                     0x313A
#define P31_3B_DRF_BIST_YUV420TO422                                 0x313B
#define P31_3C_BIST_D3_YUV420TO422                                  0x313C
#define P31_3D_DRF_BIST_D3_YUV420TO422                              0x313D
#define P31_3E_DRF_BIST_YUV420TO422_CTL                             0x313E
#define P31_3F_YUV420_TO_422_DUMMY                                  0x313F


//--------------------------------------------------
// YUV422 to YUV444 Conversion (Page 31)
//--------------------------------------------------
#define P31_40_YUV422_TO_444_PATH0                                  0x3140
#define P31_41_DUMMY                                                0x3141


//--------------------------------------------------
// Format Conversion Part II (Page 31)
//--------------------------------------------------
#define P31_50_PORCH_COLOR_CTRL                                     0x3150
#define P31_51_PORCH_COLOR_R_M1                                     0x3151
#define P31_52_PORCH_COLOR_G_M1                                     0x3152
#define P31_53_PORCH_COLOR_B_M1                                     0x3153
#define P31_54_PORCH_COLOR_R_M2                                     0x3154
#define P31_55_PORCH_COLOR_G_M2                                     0x3155
#define P31_56_PORCH_COLOR_B_M2                                     0x3156


//--------------------------------------------------
// I Domain Double Buffer (Page 31)
//--------------------------------------------------
#define P31_A0_I_DB_CTRL0                                           0x31A0
#define P31_A1_I_DB_CTRL1                                           0x31A1
#define P31_A2_I_DB_CTRL2                                           0x31A2
#define P31_A3_I_DB_CTRL3                                           0x31A3


//--------------------------------------------------
// D Domain Double Buffer (Page 31)
//--------------------------------------------------
#define P31_B0_D_DB_CTRL0                                           0x31B0


//--------------------------------------------------
// IMD Domain Double Buffer (Page 31)
//--------------------------------------------------
#define P31_C0_I_DB_CTRL                                            0x31C0
#define P31_C1_D_DB_CTRL                                            0x31C1
#define P31_C2_IMD_DB_STATUS                                        0x31C2
#define P31_C3_IMD_DB_STATUS1                                       0x31C3


//--------------------------------------------------
// ADC Noise Reduction (Page 33)
//--------------------------------------------------
#define P33_00_ADCNR_CTRL1                                          0x3300
#define P33_01_ADCNR_CTRL2                                          0x3301
#define P33_02_ADCNR_CTRL3                                          0x3302
#define P33_03_ADCNR_HOR_START_H                                    0x3303
#define P33_04_ADCNR_HOR_START_L                                    0x3304
#define P33_05_ADCNR_VER_START_H                                    0x3305
#define P33_06_ADCNR_VER_START_L                                    0x3306
#define P33_07_ADCNR_HOR_END_H                                      0x3307
#define P33_08_ADCNR_HOR_END_L                                      0x3308
#define P33_09_ADCNR_VER_END_H                                      0x3309
#define P33_0A_ADCNR_VER_END_L                                      0x330A
#define P33_0B_ADCNR_GRAY256_DETECT                                 0x330B
#define P33_0C_ADCNR_GRAY256_THD                                    0x330C
#define P33_0D_ADCNR_CONST                                          0x330D
#define P33_0E_ADCNR_MODIFY                                         0x330E
#define P33_0F_ADCNR_ALONE_TONE_CTL                                 0x330F
#define P33_10_ADCNR_CONTINUED_TONE                                 0x3310
#define P33_11_ADCNR_PATTERN_CHANGE_DET1                            0x3311
#define P33_12_ADCNR_PATTERN_CHANGE_DET2                            0x3312
#define P33_13_ADCNR_PATTERN_CHANGE_DET3                            0x3313
#define P33_14_ADCNR_PATTERN_CHANGE_DET4                            0x3314
#define P33_15_ADCNR_REPLACE_FLAG                                   0x3315
#define P33_16_ADCNR_DEBUG_MODE_CTRL1                               0x3316
#define P33_17_ADCNR_DEBUG_MODE_CTRL2                               0x3317
#define P33_18_ADCNR_TOTAL_COUNT1                                   0x3318
#define P33_19_ADCNR_TOTAL_COUNT2                                   0x3319
#define P33_1A_ADCNR_TOTAL_COUNT3                                   0x331A
#define P33_1B_ADCNR_SINGLE_COUNT1                                  0x331B
#define P33_1C_ADCNR_SINGLE_COUNT2                                  0x331C
#define P33_1D_ADCNR_SINGLE_COUNT3                                  0x331D
#define P33_1E_ADCNR_TONE_COUNT                                     0x331E
#define P33_1F_ADCNR_READ_DATA_CTRL1                                0x331F
#define P33_20_ADCNR_READ_DATA_CTRL2                                0x3320
#define P33_21_ADCNR_CODE_COUNT_RESULT1                             0x3321
#define P33_22_ADCNR_CODE_COUNT_RESULT2                             0x3322
#define P33_23_ADCNR_CODE_COUNT_RESULT3                             0x3323
#define P33_24_ADCNR_TABLE_RESULT                                   0x3324
#define P33_25_ADCNR_DUMMY1                                         0x3325
#define P33_2A_BIST_CTRL                                            0x332A
#define P33_2B_BIST_RESULT                                          0x332B


//--------------------------------------------------
// Panel Uniformity (Page 34)
//--------------------------------------------------
#define P34_00_UN_GLOBAL_CTRL                                       0x3400
#define P34_01_UN_MULTI_LUT_CTRL                                    0x3401
#define P34_02_UN_GAIN_LUT_HOR_GRIDS                                0x3402
#define P34_03_UN_GAIN_LUT_VER_GRIDS                                0x3403
#define P34_04_UN_GAIN_LUT_HOR_OFFSET                               0x3404
#define P34_05_UN_GAIN_LUT_VER_OFFSET                               0x3405
#define P34_06_UN_GAIN_LUT_ADDR_PORT_MSB                            0x3406
#define P34_07_UN_GAIN_LUT_ADDR_PORT_LSB                            0x3407
#define P34_08_UN_GAIN_LUT_ACCESS_PORT                              0x3408
#define P34_09_UN_SRAM_BIST                                         0x3409
#define P34_0A_UN_SRAM_DRF_BIST                                     0x340A
#define P34_0B_UN_FRONT_BACK_MODE                                   0x340B
#define P34_0C_UN_GAIN_LUT_HOR_BACK_OFFSET                          0x340C
#define P34_0D_UN_OFFSET_LUT_ADDR_PORT_MSB                          0x340D
#define P34_0E_UN_OFFSET_LUT_ADDR_PORT_LSB                          0x340E
#define P34_0F_UN_OFFSET_LUT_ACCESS_PORT                            0x340F
#define P34_10_UN_OFFSET_SRAM_BIST                                  0x3410
#define P34_11_UN_OFFSET_SRAM_DRF_BIST                              0x3411
#define P34_12_UN_DECAY_LUT_ADDR_PORT_MSB                           0x3412
#define P34_13_UN_DECAY_LUT_ADDR_PORT_LSB                           0x3413
#define P34_14_UN_DECAY_LUT_ACCESS_PORT                             0x3414
#define P34_15_UN_DECAY_SRAM_BIST                                   0x3415
#define P34_16_UN_DECAY_SRAM_DRF_BIST                               0x3416
#define P34_17_UN_LOCAL_DIMMING                                     0x3417


//--------------------------------------------------
// I Domain Cyclic-Redundant-Check(Page 36)
//--------------------------------------------------
#define P36_00_I_CRC_CTRL                                           0x3600
#define P36_01_I_MAIN1_CRC_1                                        0x3601
#define P36_02_I_MAIN1_CRC_2                                        0x3602
#define P36_03_I_MAIN1_CRC_3                                        0x3603
#define P36_04_I_MAIN1_CRC_4                                        0x3604
#define P36_05_I_MAIN1_CRC_5                                        0x3605
#define P36_06_I_MAIN1_CRC_6                                        0x3606
#define P36_07_I_MAIN2_CRC_1                                        0x3607
#define P36_08_I_MAIN2_CRC_2                                        0x3608
#define P36_09_I_MAIN2_CRC_3                                        0x3609
#define P36_0A_I_MAIN2_CRC_4                                        0x360A
#define P36_0B_I_MAIN2_CRC_5                                        0x360B
#define P36_0C_I_MAIN2_CRC_6                                        0x360C


//--------------------------------------------------
// D Domain Cyclic-Redundant-Check(Page 36)
//--------------------------------------------------
#define P36_2C_D_CRC_CTRL                                           0x362C
#define P36_2D_D_MAIN1_CRC_1                                        0x362D
#define P36_2E_D_MAIN1_CRC_2                                        0x362E
#define P36_2F_D_MAIN1_CRC_3                                        0x362F
#define P36_30_D_MAIN1_CRC_4                                        0x3630
#define P36_31_D_MAIN1_CRC_5                                        0x3631
#define P36_32_D_MAIN1_CRC_6                                        0x3632
#define P36_33_D_MAIN2_CRC_1                                        0x3633
#define P36_34_D_MAIN2_CRC_2                                        0x3634
#define P36_35_D_MAIN2_CRC_3                                        0x3635
#define P36_36_D_MAIN2_CRC_4                                        0x3636
#define P36_37_D_MAIN2_CRC_5                                        0x3637
#define P36_38_D_MAIN2_CRC_6                                        0x3638


//--------------------------------------------------
// M Domain Cyclic-Redundant-Check(Page 36)
//--------------------------------------------------
#define P36_40_M_CRC_CTRL                                           0x3640
#define P36_41_M_M1_CRC_1                                           0x3641
#define P36_42_M_M1_CRC_2                                           0x3642
#define P36_43_M_M1_CRC_3                                           0x3643
#define P36_44_M_M1_CRC_4                                           0x3644
#define P36_45_M_M1_CRC_5                                           0x3645
#define P36_46_M_M1_CRC_6                                           0x3646
#define P36_47_M_M2_CRC_1                                           0x3647
#define P36_48_M_M2_CRC_2                                           0x3648
#define P36_49_M_M2_CRC_3                                           0x3649
#define P36_4A_M_M2_CRC_4                                           0x364A
#define P36_4B_M_M2_CRC_5                                           0x364B
#define P36_4C_M_M2_CRC_6                                           0x364C


//--------------------------------------------------
// MCU DDR DMA & M-Domain Control Register (Page 37)
//--------------------------------------------------
#define P37_00_MCU_DC_CMD_A                                         0x3700
#define P37_01_MCU_DC_LEN_A                                         0x3701
#define P37_04_MCU_DC_ADDR_H_A                                      0x3704
#define P37_05_MCU_DC_ADDR_M_A                                      0x3705
#define P37_06_MCU_DC_ADDR_L_A                                      0x3706
#define P37_07_MCU_DC_ADDR_A                                        0x3707
#define P37_10_MCU_DC_DATABUF_W_00_A                                0x3710
#define P37_11_MCU_DC_DATABUF_W_01_A                                0x3711
#define P37_12_MCU_DC_DATABUF_W_02_A                                0x3712
#define P37_13_MCU_DC_DATABUF_W_03_A                                0x3713
#define P37_14_MCU_DC_DATABUF_W_04_A                                0x3714
#define P37_15_MCU_DC_DATABUF_W_05_A                                0x3715
#define P37_16_MCU_DC_DATABUF_W_06_A                                0x3716
#define P37_17_MCU_DC_DATABUF_W_07_A                                0x3717
#define P37_18_MCU_DC_DATABUF_W_08_A                                0x3718
#define P37_19_MCU_DC_DATABUF_W_09_A                                0x3719
#define P37_1A_MCU_DC_DATABUF_W_10_A                                0x371A
#define P37_1B_MCU_DC_DATABUF_W_11_A                                0x371B
#define P37_1C_MCU_DC_DATABUF_W_12_A                                0x371C
#define P37_1D_MCU_DC_DATABUF_W_13_A                                0x371D
#define P37_1E_MCU_DC_DATABUF_W_14_A                                0x371E
#define P37_1F_MCU_DC_DATABUF_W_15_A                                0x371F
#define P37_20_MCU_DC_DATABUF_R_00_A                                0x3720
#define P37_21_MCU_DC_DATABUF_R_01_A                                0x3721
#define P37_22_MCU_DC_DATABUF_R_02_A                                0x3722
#define P37_23_MCU_DC_DATABUF_R_03_A                                0x3723
#define P37_24_MCU_DC_DATABUF_R_04_A                                0x3724
#define P37_25_MCU_DC_DATABUF_R_05_A                                0x3725
#define P37_26_MCU_DC_DATABUF_R_06_A                                0x3726
#define P37_27_MCU_DC_DATABUF_R_07_A                                0x3727
#define P37_28_MCU_DC_DATABUF_R_08_A                                0x3728
#define P37_29_MCU_DC_DATABUF_R_09_A                                0x3729
#define P37_2A_MCU_DC_DATABUF_R_10_A                                0x372A
#define P37_2B_MCU_DC_DATABUF_R_11_A                                0x372B
#define P37_2C_MCU_DC_DATABUF_R_12_A                                0x372C
#define P37_2D_MCU_DC_DATABUF_R_13_A                                0x372D
#define P37_2E_MCU_DC_DATABUF_R_14_A                                0x372E
#define P37_2F_MCU_DC_DATABUF_R_15_A                                0x372F
#define P37_30_MCU_DC_WMASK_H_A                                     0x3730
#define P37_31_MCU_DC_WMASK_L_A                                     0x3731
#define P37_34_MCU_DC_READ_FLAG_A                                   0x3734
#define P37_40_MCU_DC_CMD_B                                         0x3740
#define P37_41_MCU_DC_LEN_B                                         0x3741
#define P37_44_MCU_DC_ADDR_H_B                                      0x3744
#define P37_45_MCU_DC_ADDR_M_B                                      0x3745
#define P37_46_MCU_DC_ADDR_L_B                                      0x3746
#define P37_47_MCU_DC_ADDR_B                                        0x3747
#define P37_50_MCU_DC_DATABUF_W_00_B                                0x3750
#define P37_51_MCU_DC_DATABUF_W_01_B                                0x3751
#define P37_52_MCU_DC_DATABUF_W_02_B                                0x3752
#define P37_53_MCU_DC_DATABUF_W_03_B                                0x3753
#define P37_54_MCU_DC_DATABUF_W_04_B                                0x3754
#define P37_55_MCU_DC_DATABUF_W_05_B                                0x3755
#define P37_56_MCU_DC_DATABUF_W_06_B                                0x3756
#define P37_57_MCU_DC_DATABUF_W_07_B                                0x3757
#define P37_58_MCU_DC_DATABUF_W_08_B                                0x3758
#define P37_59_MCU_DC_DATABUF_W_09_B                                0x3759
#define P37_5A_MCU_DC_DATABUF_W_10_B                                0x375A
#define P37_5B_MCU_DC_DATABUF_W_11_B                                0x375B
#define P37_5C_MCU_DC_DATABUF_W_12_B                                0x375C
#define P37_5D_MCU_DC_DATABUF_W_13_B                                0x375D
#define P37_5E_MCU_DC_DATABUF_W_14_B                                0x375E
#define P37_5F_MCU_DC_DATABUF_W_15_B                                0x375F
#define P37_60_MCU_DC_DATABUF_R_00_B                                0x3760
#define P37_61_MCU_DC_DATABUF_R_01_B                                0x3761
#define P37_62_MCU_DC_DATABUF_R_02_B                                0x3762
#define P37_63_MCU_DC_DATABUF_R_03_B                                0x3763
#define P37_64_MCU_DC_DATABUF_R_04_B                                0x3764
#define P37_65_MCU_DC_DATABUF_R_05_B                                0x3765
#define P37_66_MCU_DC_DATABUF_R_06_B                                0x3766
#define P37_67_MCU_DC_DATABUF_R_07_B                                0x3767
#define P37_68_MCU_DC_DATABUF_R_08_B                                0x3768
#define P37_69_MCU_DC_DATABUF_R_09_B                                0x3769
#define P37_6A_MCU_DC_DATABUF_R_10_B                                0x376A
#define P37_6B_MCU_DC_DATABUF_R_11_B                                0x376B
#define P37_6C_MCU_DC_DATABUF_R_12_B                                0x376C
#define P37_6D_MCU_DC_DATABUF_R_13_B                                0x376D
#define P37_6E_MCU_DC_DATABUF_R_14_B                                0x376E
#define P37_6F_MCU_DC_DATABUF_R_15_B                                0x376F
#define P37_70_MCU_DC_WMASK_H_B                                     0x3770
#define P37_71_MCU_DC_WMASK_L_B                                     0x3771
#define P37_74_MCU_DC_READ_FLAG_B                                   0x3774
#define P37_80_DC_PHY_CLK_SET_A                                     0x3780
#define P37_90_M_DOMAIN_MCLK_SET_A                                  0x3790
#define P37_91_M_DOMAIN_FRC_CLK_SET1_A                              0x3791
#define P37_92_M_DOMAIN_FRC_CLK_SET2_A                              0x3792
#define P37_A0_M_DOMAIN_SB_RESET_A                                  0x37A0
#define P37_A1_M_DOMAIN_FRC_RESET_A                                 0x37A1
#define P37_A2_M_DOMAIN_MISC_A_DUMMY0                               0x37A2
#define P37_A3_M_DOMAIN_MISC_A_DUMMY1                               0x37A3
#define P37_B0_M_DOMAIN_CLIENT_MUX_CTRL0                            0x37B0
#define P37_B1_M_DOMAIN_CLIENT_MUX_CTRL1                            0x37B1
#define P37_B2_M_DOMAIN_CLIENT_MUX_CTRL2                            0x37B2
#define P37_C0_DC_PHY_CLK_SET_B                                     0x37C0
#define P37_D0_M_DOMAIN_MCLK_SET_B                                  0x37D0
#define P37_D1_M_DOMAIN_FRC_CLK_SET1_B                              0x37D1
#define P37_D2_M_DOMAIN_FRC_CLK_SET2_B                              0x37D2
#define P37_E0_M_DOMAIN_SB_RESET_B                                  0x37E0
#define P37_E1_M_DOMAIN_FRC_RESET_B                                 0x37E1
#define P37_E2_M_DOMAIN_MISC_B_DUMMY0                               0x37E2
#define P37_E3_M_DOMAIN_MISC_B_DUMMY1                               0x37E3


//--------------------------------------------------
// VbyOne MAC (Page 38)
//--------------------------------------------------
#define P38_00_VIDEO_FORMAT_H                                       0x3800
#define P38_01_VIDEO_FORMAT_M                                       0x3801
#define P38_02_VIDEO_FORMAT_L                                       0x3802
#define P38_03_LANE_STATUS_H                                        0x3803
#define P38_04_LANE_STATUS_L                                        0x3804
#define P38_05_CTL_H                                                0x3805
#define P38_06_CTL_M                                                0x3806
#define P38_07_CTL_L                                                0x3807
#define P38_08_PLL_TRACKING                                         0x3808
#define P38_09_TRANSMIT_CONTROL_H2                                  0x3809
#define P38_0A_TRANSMIT_CONTROL_H1                                  0x380A
#define P38_0B_TRANSMIT_CONTROL_L2                                  0x380B
#define P38_0C_TRANSMIT_CONTROL_L1                                  0x380C
#define P38_0D_TRANSMIT_STATUS                                      0x380D
#define P38_0E_THREE_FLAG                                           0x380E
#define P38_0F_INTERRUPT                                            0x380F
#define P38_10_CRC_CONTROL                                          0x3810
#define P38_11_CRC_RESULT_H2                                        0x3811
#define P38_12_CRC_RESULT_H1                                        0x3812
#define P38_13_CRC_RESULT_L2                                        0x3813
#define P38_14_CRC_RESULT_L1                                        0x3814
#define P38_15_CTS_FIFO_H                                           0x3815
#define P38_16_CTS_FIFO_M                                           0x3816
#define P38_17_CTS_FIFO_L                                           0x3817
#define P38_18_VBY1_BIST_RSTN                                       0x3818
#define P38_19_VBY1_BIST_CON_0                                      0x3819
#define P38_1A_VBY1_BIST_CON_1                                      0x381A
#define P38_1B_VBY1_BIST0                                           0x381B
#define P38_1C_VBY1_BIST1                                           0x381C
#define P38_1D_VBY1_BIST2_H1                                        0x381D
#define P38_1E_VBY1_BIST2_H2                                        0x381E
#define P38_1F_VBY1_BIST2_L1                                        0x381F
#define P38_20_VBY1_BIST2_L2                                        0x3820
#define P38_21_VBY1_BIST4                                           0x3821
#define P38_26_VBY1_DEBUG                                           0x3826
#define P38_27_VBY1_FW_CTRL                                         0x3827
#define P38_28_VBY1_IRQ_CTRL                                        0x3828
#define P38_29_VBY1_BIT_SHIFT_CTRL                                  0x3829
#define P38_2A_VBY1_LCLK_SOURCE_CTRL                                0x382A


//--------------------------------------------------
// VbyOne DisplayPort Tx Digital PHY CTRL (Page 38)
//--------------------------------------------------
#define P38_80_DPTX_PN_SWAP1                                        0x3880
#define P38_81_DPTX_LANE_SWAP7_6                                    0x3881
#define P38_82_DPTX_LANE_SWAP5_4                                    0x3882
#define P38_83_DPTX_LANE_SWAP3_2                                    0x3883
#define P38_84_DPTX_LANE_SWAP1_0                                    0x3884
#define P38_85_PHY0_TXBIST_00_H2                                    0x3885
#define P38_86_PHY0_TXBIST_00_H1                                    0x3886
#define P38_87_PHY0_TXBIST_00_L2                                    0x3887
#define P38_88_PHY0_TXBIST_00_L1                                    0x3888
#define P38_89_PHY0_TXBIST_01_H2                                    0x3889
#define P38_8A_PHY0_TXBIST_01_H1                                    0x388A
#define P38_8B_PHY0_TXBIST_01_L2                                    0x388B
#define P38_8C_PHY0_TXBIST_01_L1                                    0x388C
#define P38_8D_PHY0_TXBIST_02_H2                                    0x388D
#define P38_8E_PHY0_TXBIST_02_H1                                    0x388E
#define P38_8F_PHY0_TXBIST_02_L2                                    0x388F
#define P38_90_PHY0_TXBIST_02_L1                                    0x3890


//--------------------------------------------------
// VbyOne DisplayPort Tx Analog PHY CTRL (Page 38)
//--------------------------------------------------
#define P38_A0_DPTX_PHY_CTRL0                                       0x38A0
#define P38_A1_DPTX_PHY_CTRL1                                       0x38A1
#define P38_A2_DPTX_PHY_CTRL2                                       0x38A2
#define P38_A3_DPTX_PHY_CTRL3                                       0x38A3
#define P38_A4_DPTX_RCV_DET0                                        0x38A4
#define P38_A5_DPTX_RCV_DET1                                        0x38A5
#define P38_A6_DPTX_RCV_DET2                                        0x38A6
#define P38_A7_DPTX_PN_SWAP0                                        0x38A7
#define P38_A8_DPTX_DEEMP_EN_LANE7_4H                               0x38A8
#define P38_A9_DPTX_DEEMP_EN_LANE7L                                 0x38A9
#define P38_AA_DPTX_DEEMP_EN_LANE6L                                 0x38AA
#define P38_AB_DPTX_DEEMP_EN_LANE5L                                 0x38AB
#define P38_AC_DPTX_DEEMP_EN_LANE4L                                 0x38AC
#define P38_AD_DPTX_DEEMP_EN_LANE3_0H                               0x38AD
#define P38_AE_DPTX_DEEMP_EN_LANE3L                                 0x38AE
#define P38_AF_DPTX_DEEMP_EN_LANE2L                                 0x38AF
#define P38_B0_DPTX_DEEMP_EN_LANE1L                                 0x38B0
#define P38_B1_DPTX_DEEMP_EN_LANE0L                                 0x38B1
#define P38_B2_DPTX_DLY_LANE7_4                                     0x38B2
#define P38_B3_DPTX_DLY_LANE3_0                                     0x38B3
#define P38_B4_DPTX_DRV_DAC_DAT_LANE7_6                             0x38B4
#define P38_B5_DPTX_DRV_DAC_DAT_LANE5_4                             0x38B5
#define P38_B6_DPTX_DRV_DAC_DAT_LANE3_2                             0x38B6
#define P38_B7_DPTX_DRV_DAC_DAT_LANE1_0                             0x38B7
#define P38_B8_DPTX_DRV_DAC_POST0_LANE7_6                           0x38B8
#define P38_B9_DPTX_DRV_DAC_POST0_LANE5_4                           0x38B9
#define P38_BA_DPTX_DRV_DAC_POST0_LANE3_2                           0x38BA
#define P38_BB_DPTX_DRV_DAC_POST0_LANE1_0                           0x38BB
#define P38_BC_DPTX_DRV_DAC_POST1_LANE7_6                           0x38BC
#define P38_BD_DPTX_DRV_DAC_POST1_LANE5_4                           0x38BD
#define P38_BE_DPTX_DRV_DAC_POST1_LANE3_2                           0x38BE
#define P38_BF_DPTX_DRV_DAC_POST1_LANE1_0                           0x38BF
#define P38_C0_DPTX_RCVDET_BIAS_PULLDN0                             0x38C0
#define P38_C1_DPTX_RCVDET_BIAS_PULLDN1                             0x38C1
#define P38_C2_DPTX_CKRDDUTY_SPD_SEL0                               0x38C2
#define P38_C3_DPTX_CKRDDUTY_SPD_SEL1                               0x38C3
#define P38_C4_DPTX_VCM_CTRL_LANE7_6                                0x38C4
#define P38_C5_DPTX_VCM_CTRL_LANE5_4                                0x38C5
#define P38_C6_DPTX_VCM_CTRL_LANE3_2                                0x38C6
#define P38_C7_DPTX_VCM_CTRL_LANE1_0                                0x38C7
#define P38_C8_DPTX_VREF_CTRL_LANE7_6                               0x38C8
#define P38_C9_DPTX_VREF_CTRL_LANE5_4                               0x38C9
#define P38_CA_DPTX_VREF_CTRL_LANE3_2                               0x38CA
#define P38_CB_DPTX_VREF_CTRL_LANE1_0                               0x38CB
#define P38_CC_DPTX_Z0_LANE7_6                                      0x38CC
#define P38_CD_DPTX_Z0_LANE5_4                                      0x38CD
#define P38_CE_DPTX_Z0_LANE3_2                                      0x38CE
#define P38_CF_DPTX_Z0_LANE1_0                                      0x38CF
#define P38_D0_DPTX_CMU0                                            0x38D0
#define P38_D1_DPTX_CMU1                                            0x38D1
#define P38_D2_DPTX_CMU2                                            0x38D2
#define P38_D3_DPTX_CMU3                                            0x38D3
#define P38_D4_DPTX_CMU4                                            0x38D4
#define P38_D5_DPTX_CMU5                                            0x38D5
#define P38_D6_DPTX_CMU6                                            0x38D6
#define P38_D7_DPTX_CMU7                                            0x38D7
#define P38_D8_DPTX_CMU8                                            0x38D8
#define P38_D9_DPTX_CMU9                                            0x38D9
#define P38_DA_DPTX_CMU10                                           0x38DA
#define P38_DB_DPTX_CMU11                                           0x38DB
#define P38_DC_DPTX_CMU12                                           0x38DC
#define P38_DD_DPTX_CMU13                                           0x38DD
#define P38_DE_DPTX_CMU14                                           0x38DE
#define P38_DF_DPTX_CMU15                                           0x38DF
#define P38_E0_DPTX_CMU16                                           0x38E0
#define P38_E1_DPTX_CMU17                                           0x38E1
#define P38_E2_DPTX_CMU18                                           0x38E2
#define P38_E3_DPTX_CMU19                                           0x38E3
#define P38_E4_DPTX_CMU20                                           0x38E4
#define P38_E5_DPTX_CMU21                                           0x38E5
#define P38_E6_DPTX_CMU22                                           0x38E6


//--------------------------------------------------
// Control for display conversion (Page 39)
//--------------------------------------------------
#define P39_00_LVDS_DISP_TYPE                                       0x3900
#define P39_01_LVDS_DISPLAY_CONV_CTRL0                              0x3901
#define P39_02_LVDS_DISPLAY_CONV_CTRL1                              0x3902
#define P39_03_LVDS_DISPLAY_CONV_CTRL2                              0x3903
#define P39_04_LVDS_DISPLAY_CONV_CTRL3                              0x3904
#define P39_05_LVDS_DISPLAY_CONV_CTRL4                              0x3905
#define P39_06_LVDS_DISPLAY_CONV_CTRL5                              0x3906
#define P39_07_LVDS_DISPLAY_CONV_CTRL6                              0x3907
#define P39_08_LVDS_PORCH_RED_CTRL0                                 0x3908
#define P39_09_LVDS_PORCH_RED_CTRL1                                 0x3909
#define P39_0A_LVDS_PORCH_GREEN_CTRL0                               0x390A
#define P39_0B_LVDS_PORCH_GREEN_CTRL1                               0x390B
#define P39_0C_LVDS_PORCH_BLUE_CTRL0                                0x390C
#define P39_0D_LVDS_PORCH_BLUE_CTRL1                                0x390D
#define P39_0E_LVDS_PORTA_DATA_BIT_CTRL                             0x390E
#define P39_0F_LVDS_PORTB_DATA_BIT_CTRL                             0x390F
#define P39_10_LVDS_PORTC_DATA_BIT_CTRL                             0x3910
#define P39_11_LVDS_PORTD_DATA_BIT_CTRL                             0x3911
#define P39_12_LVDS_PORTE_DATA_BIT_CTRL                             0x3912
#define P39_13_LVDS_PORTF_DATA_BIT_CTRL                             0x3913
#define P39_14_LVDS_PORTG_DATA_BIT_CTRL                             0x3914
#define P39_15_LVDS_PORTH_DATA_BIT_CTRL                             0x3915
#define P39_16_LVDS_LR_CTRL                                         0x3916
#define P39_17_LVDS_RSV0_CTRL0                                      0x3917
#define P39_18_LVDS_RSV0_CTRL1                                      0x3918
#define P39_19_LVDS_RSV1_CTRL0                                      0x3919
#define P39_1A_LVDS_RSV1_CTRL1                                      0x391A
#define P39_1B_LVDS_RSV1_CTRL2                                      0x391B
#define P39_1C_LVDS_RSV1_CTRL3                                      0x391C
#define P39_1D_LVDS_CLK_CTRL                                        0x391D
#define P39_1E_DSPC_TIMING_CTRL0                                    0x391E
#define P39_1F_DSPC_TIMING_CTRL1                                    0x391F
#define P39_20_LVDS_TEST_MODE                                       0x3920
#define P39_21_LVDS_BIST_CTRL                                       0x3921
#define P39_22_LVDS_DRF_BIST_CTRL0                                  0x3922
#define P39_23_LVDS_DRF_BIST_CTRL1                                  0x3923
#define P39_24_LVDS_DRF_BIST_CTRL2                                  0x3924
#define P39_30_D_CONV_CRC_CTRL                                      0x3930
#define P39_31_D_CONV_CRC_0_H                                       0x3931
#define P39_32_D_CONV_CRC_0_L                                       0x3932
#define P39_33_D_CONV_CRC_1_H                                       0x3933
#define P39_34_D_CONV_CRC_1_L                                       0x3934
#define P39_35_D_CONV_CRC_2_H                                       0x3935
#define P39_36_D_CONV_CRC_2_L                                       0x3936
#define P39_37_D_CONV_CRC_3_H                                       0x3937
#define P39_38_D_CONV_CRC_3_L                                       0x3938
#define P39_39_D_CONV_CRC_4_H                                       0x3939
#define P39_3A_D_CONV_CRC_4_L                                       0x393A
#define P39_3B_D_CONV_CRC_5_H                                       0x393B
#define P39_3C_D_CONV_CRC_5_L                                       0x393C
#define P39_3D_D_CONV_CRC_6_H                                       0x393D
#define P39_3E_D_CONV_CRC_6_L                                       0x393E
#define P39_3F_D_CONV_CRC_7_H                                       0x393F
#define P39_40_D_CONV_CRC_7_L                                       0x3940
#define P39_41_D_CONV_CRC_8_H                                       0x3941
#define P39_42_D_CONV_CRC_8_L                                       0x3942
#define P39_43_D_CONV_CRC_9_H                                       0x3943
#define P39_44_D_CONV_CRC_9_L                                       0x3944
#define P39_45_D_CONV_CRC_10_H                                      0x3945
#define P39_46_D_CONV_CRC_10_L                                      0x3946
#define P39_47_D_CONV_CRC_11_H                                      0x3947
#define P39_48_D_CONV_CRC_11_L                                      0x3948
#define P39_49_D_CONV_CRC_12_H                                      0x3949
#define P39_4A_D_CONV_CRC_12_L                                      0x394A
#define P39_4B_D_CONV_CRC_13_H                                      0x394B
#define P39_4C_D_CONV_CRC_13_L                                      0x394C
#define P39_4D_D_CONV_CRC_14_H                                      0x394D
#define P39_4E_D_CONV_CRC_14_L                                      0x394E
#define P39_4F_D_CONV_CRC_15_H                                      0x394F
#define P39_50_D_CONV_CRC_15_L                                      0x3950
#define P39_51_D_CONV_CRC_16_H                                      0x3951
#define P39_52_D_CONV_CRC_16_L                                      0x3952
#define P39_53_D_CONV_CRC_17_H                                      0x3953
#define P39_54_D_CONV_CRC_17_L                                      0x3954
#define P39_55_D_CONV_CRC_18_H                                      0x3955
#define P39_56_D_CONV_CRC_18_L                                      0x3956
#define P39_57_D_CONV_CRC_19_H                                      0x3957
#define P39_58_D_CONV_CRC_19_L                                      0x3958
#define P39_59_D_CONV_CRC_20_H                                      0x3959
#define P39_5A_D_CONV_CRC_20_L                                      0x395A
#define P39_5B_D_CONV_CRC_21_H                                      0x395B
#define P39_5C_D_CONV_CRC_21_L                                      0x395C
#define P39_5D_D_CONV_CRC_22_H                                      0x395D
#define P39_5E_D_CONV_CRC_22_L                                      0x395E
#define P39_5F_D_CONV_CRC_23_H                                      0x395F
#define P39_60_D_CONV_CRC_23_L                                      0x3960


//--------------------------------------------------
// OSD Frame Control Registers (Page 3A)
//--------------------------------------------------
#define P3A_00_FRAME_CTRL_00                                        0x3A00
#define P3A_01_FRAME_CTRL_01                                        0x3A01
#define P3A_02_FRAME_CTRL_02                                        0x3A02
#define P3A_03_FRAME_CTRL_03                                        0x3A03
#define P3A_04_FRAME_CTRL_04                                        0x3A04
#define P3A_05_FRAME_CTRL_05                                        0x3A05
#define P3A_06_FRAME_CTRL_06                                        0x3A06
#define P3A_07_FRAME_CTRL_07                                        0x3A07
#define P3A_08_FRAME_CTRL_08                                        0x3A08
#define P3A_09_FRAME_CTRL_09                                        0x3A09
#define P3A_0A_FRAME_CTRL_0A                                        0x3A0A
#define P3A_0B_FRAME_CTRL_0B                                        0x3A0B
#define P3A_0C_FRAME_CTRL_0C                                        0x3A0C
#define P3A_0D_FRAME_CTRL_0D                                        0x3A0D
#define P3A_0E_FRAME_CTRL_0E                                        0x3A0E
#define P3A_0F_FRAME_CTRL_0F                                        0x3A0F
#define P3A_10_FRAME_CTRL_10                                        0x3A10
#define P3A_11_FRAME_CTRL_11                                        0x3A11
#define P3A_12_FRAME_CTRL_12                                        0x3A12
#define P3A_13_FRAME_CTRL_13                                        0x3A13
#define P3A_14_FRAME_CTRL_14                                        0x3A14
#define P3A_15_FRAME_CTRL_15                                        0x3A15
#define P3A_16_FRAME_CTRL_16                                        0x3A16
#define P3A_17_FRAME_CTRL_17                                        0x3A17
#define P3A_18_FRAME_CTRL_18                                        0x3A18
#define P3A_19_FRAME_CTRL_19                                        0x3A19
#define P3A_1A_FRAME_CTRL_1A                                        0x3A1A
#define P3A_1B_FRAME_CTRL_1B                                        0x3A1B
#define P3A_1C_FRAME_CTRL_1C                                        0x3A1C
#define P3A_1D_FRAME_CTRL_1D                                        0x3A1D
#define P3A_1E_FRAME_CTRL_1E                                        0x3A1E
#define P3A_1F_FRAME_CTRL_1F                                        0x3A1F
#define P3A_20_FRAME_CTRL_20                                        0x3A20
#define P3A_21_FRAME_CTRL_21                                        0x3A21
#define P3A_22_FRAME_CTRL_22                                        0x3A22
#define P3A_23_FRAME_CTRL_23                                        0x3A23
#define P3A_24_FRAME_CTRL_24                                        0x3A24
#define P3A_25_FRAME_CTRL_25                                        0x3A25
#define P3A_26_FRAME_CTRL_26                                        0x3A26
#define P3A_27_FRAME_CTRL_27                                        0x3A27
#define P3A_28_FRAME_CTRL_28                                        0x3A28
#define P3A_29_FRAME_CTRL_29                                        0x3A29
#define P3A_2A_FRAME_CTRL_2A                                        0x3A2A
#define P3A_2B_FRAME_CTRL_2B                                        0x3A2B
#define P3A_2C_FRAME_CTRL_2C                                        0x3A2C
#define P3A_2D_FRAME_CTRL_2D                                        0x3A2D
#define P3A_2E_FRAME_CTRL_2E                                        0x3A2E
#define P3A_2F_FRAME_CTRL_2F                                        0x3A2F
#define P3A_30_FRAME_CTRL_30                                        0x3A30
#define P3A_31_FRAME_CTRL_31                                        0x3A31
#define P3A_32_FRAME_CTRL_32                                        0x3A32
#define P3A_33_FRAME_CTRL_33                                        0x3A33
#define P3A_34_FRAME_CTRL_34                                        0x3A34
#define P3A_35_FRAME_CTRL_35                                        0x3A35
#define P3A_36_FRAME_CTRL_36                                        0x3A36
#define P3A_37_FRAME_CTRL_37                                        0x3A37
#define P3A_38_FRAME_CTRL_38                                        0x3A38
#define P3A_39_FRAME_CTRL_39                                        0x3A39
#define P3A_3A_FRAME_CTRL_3A                                        0x3A3A
#define P3A_3B_FRAME_CTRL_3B                                        0x3A3B
#define P3A_3C_FRAME_CTRL_3C                                        0x3A3C
#define P3A_3D_FRAME_CTRL_3D                                        0x3A3D
#define P3A_3E_FRAME_CTRL_3E                                        0x3A3E
#define P3A_3F_FRAME_CTRL_3F                                        0x3A3F
#define P3A_40_FRAME_CTRL_40                                        0x3A40
#define P3A_41_FRAME_CTRL_41                                        0x3A41
#define P3A_42_FRAME_CTRL_42                                        0x3A42
#define P3A_43_FRAME_CTRL_43                                        0x3A43
#define P3A_44_FRAME_CTRL_44                                        0x3A44
#define P3A_45_FRAME_CTRL_45                                        0x3A45
#define P3A_46_FRAME_CTRL_46                                        0x3A46
#define P3A_47_FRAME_CTRL_47                                        0x3A47
#define P3A_48_FRAME_CTRL_48                                        0x3A48
#define P3A_49_FRAME_CTRL_49                                        0x3A49
#define P3A_4A_FRAME_CTRL_4A                                        0x3A4A
#define P3A_4B_FRAME_CTRL_4B                                        0x3A4B
#define P3A_4C_FRAME_CTRL_4C                                        0x3A4C
#define P3A_4D_FRAME_CTRL_4D                                        0x3A4D
#define P3A_4E_FRAME_CTRL_4E                                        0x3A4E
#define P3A_4F_FRAME_CTRL_4F                                        0x3A4F
#define P3A_50_FRAME_CTRL_50                                        0x3A50
#define P3A_51_FRAME_CTRL_51                                        0x3A51
#define P3A_52_FRAME_CTRL_52                                        0x3A52
#define P3A_53_FRAME_CTRL_53                                        0x3A53
#define P3A_54_FRAME_CTRL_54                                        0x3A54
#define P3A_55_FRAME_CTRL_55                                        0x3A55
#define P3A_56_FRAME_CTRL_56                                        0x3A56
#define P3A_57_FRAME_CTRL_57                                        0x3A57
#define P3A_58_FRAME_CTRL_58                                        0x3A58
#define P3A_59_FRAME_CTRL_59                                        0x3A59
#define P3A_5A_FRAME_CTRL_5A                                        0x3A5A
#define P3A_5B_FRAME_CTRL_5B                                        0x3A5B
#define P3A_5C_FRAME_CTRL_5C                                        0x3A5C
#define P3A_5D_FRAME_CTRL_5D                                        0x3A5D
#define P3A_5E_FRAME_CTRL_5E                                        0x3A5E
#define P3A_60_FRAME_CTRL_60                                        0x3A60
#define P3A_61_FRAME_CTRL_61                                        0x3A61
#define P3A_62_FRAME_CTRL_62                                        0x3A62
#define P3A_63_FRAME_CTRL_63                                        0x3A63
#define P3A_64_FRAME_CTRL_64                                        0x3A64
#define P3A_65_FRAME_CTRL_65                                        0x3A65
#define P3A_66_FRAME_CTRL_66                                        0x3A66
#define P3A_67_FRAME_CTRL_67                                        0x3A67
#define P3A_68_FRAME_CTRL_68                                        0x3A68
#define P3A_69_FRAME_CTRL_69                                        0x3A69
#define P3A_6A_FRAME_CTRL_6A                                        0x3A6A
#define P3A_6B_FRAME_CTRL_6B                                        0x3A6B
#define P3A_6C_FRAME_CTRL_6C                                        0x3A6C
#define P3A_6D_FRAME_CTRL_6D                                        0x3A6D
#define P3A_6E_FRAME_CTRL_6E                                        0x3A6E
#define P3A_6F_FRAME_CTRL_6F                                        0x3A6F
#define P3A_70_FRAME_CTRL_70                                        0x3A70
#define P3A_71_FRAME_CTRL_71                                        0x3A71
#define P3A_72_FRAME_CTRL_72                                        0x3A72
#define P3A_73_FRAME_CTRL_73                                        0x3A73
#define P3A_74_FRAME_CTRL_74                                        0x3A74
#define P3A_75_FRAME_CTRL_75                                        0x3A75
#define P3A_76_FRAME_CTRL_76                                        0x3A76
#define P3A_77_FRAME_CTRL_77                                        0x3A77
#define P3A_78_FRAME_CTRL_78                                        0x3A78
#define P3A_79_FRAME_CTRL_79                                        0x3A79
#define P3A_7A_FRAME_CTRL_7A                                        0x3A7A
#define P3A_7B_FRAME_CTRL_7B                                        0x3A7B
#define P3A_7C_FRAME_CTRL_7C                                        0x3A7C
#define P3A_7D_FRAME_CTRL_7D                                        0x3A7D
#define P3A_7E_FRAME_CTRL_7E                                        0x3A7E
#define P3A_7F_FRAME_CTRL_7F                                        0x3A7F
#define P3A_80_FRAME_CTRL_80                                        0x3A80
#define P3A_81_FRAME_CTRL_81                                        0x3A81
#define P3A_82_FRAME_CTRL_82                                        0x3A82
#define P3A_83_FRAME_CTRL_83                                        0x3A83
#define P3A_84_FRAME_CTRL_84                                        0x3A84
#define P3A_85_FRAME_CTRL_85                                        0x3A85
#define P3A_86_FRAME_CTRL_86                                        0x3A86
#define P3A_87_FRAME_CTRL_87                                        0x3A87
#define P3A_88_FRAME_CTRL_88                                        0x3A88
#define P3A_89_FRAME_CTRL_89                                        0x3A89
#define P3A_8A_FRAME_CTRL_8A                                        0x3A8A
#define P3A_8B_FRAME_CTRL_8B                                        0x3A8B
#define P3A_8C_FRAME_CTRL_8C                                        0x3A8C
#define P3A_8D_FRAME_CTRL_8D                                        0x3A8D
#define P3A_8E_FRAME_CTRL_8E                                        0x3A8E
#define P3A_8F_FRAME_CTRL_8F_DUMMY                                  0x3A8F
#define P3A_90_OSD_LUT_BIST_CTRL                                    0x3A90
#define P3A_91_OSD_LUT_DRF_BIST_CTRL                                0x3A91
#define P3A_92_OSD_LUT_M2_BIST_CTRL                                 0x3A92
#define P3A_93_OSD_LUT_M2_DRF_BIST_CTRL                             0x3A93


//--------------------------------------------------
// OSD Scale Up (Page 3A)
//--------------------------------------------------
#define P3A_C0_OSD_SU_CRTL                                          0x3AC0
#define P3A_C1_OSD_SU_INITIAL_PHASE                                 0x3AC1
#define P3A_C2_OSD_VER_FACTOR                                       0x3AC2
#define P3A_C3_OSD_HOR_FACTOR                                       0x3AC3
#define P3A_C4_OSD_SU_VER_ST_H                                      0x3AC4
#define P3A_C5_OSD_SU_VER_ST_L                                      0x3AC5
#define P3A_C6_OSD_SU_HOR_ST_H                                      0x3AC6
#define P3A_C7_OSD_SU_HOR_ST_L                                      0x3AC7
#define P3A_C8_OSD_SU_VER_SIZE_H                                    0x3AC8
#define P3A_C9_OSD_SU_VER_SIZE_L                                    0x3AC9
#define P3A_CA_OSD_SU_HOR_SIZE_H                                    0x3ACA
#define P3A_CB_OSD_SU_HOR_SIZE_L                                    0x3ACB
#define P3A_CE_OSD_SU_BIST_CTRL                                     0x3ACE
#define P3A_CF_OSD_SU_BIST_RESULT                                   0x3ACF


//--------------------------------------------------
// M2 IRQ Status (Page 40)
//--------------------------------------------------
#define P40_02_M2_STATUS0                                           0x4002
#define P40_03_M2_STATUS1                                           0x4003
#define P40_04_M2_IRQ_CTRL0                                         0x4004


//--------------------------------------------------
// Sync Processor Clock Divider (Page 40)
//--------------------------------------------------
#define P40_06_SYNCPROC_CLK_DIVIDER                                 0x4006


//--------------------------------------------------
// Measure Block Clock Divider (Page 40)
//--------------------------------------------------
#define P40_07_MEASURE_CLK_DIVIDER                                  0x4007
#define P40_08_M2_IRQ_CTRL2                                         0x4008
#define P40_09_TOP_DUMMY3                                           0x4009


//--------------------------------------------------
// GroupD Power Control (Page 40)
//--------------------------------------------------
#define P40_0A_GD_POWER_CTRL                                        0x400A
#define P40_0B_TOP_DUMMY4                                           0x400B


//--------------------------------------------------
// M2 Watch Dog (Page 40)
//--------------------------------------------------
#define P40_0C_M2_WATCH_DOG_CTRL0                                   0x400C
#define P40_0D_TOP_DUMMY5                                           0x400D


//--------------------------------------------------
// M2 Input Video Capture (Page 40)
//--------------------------------------------------
#define P40_10_M2_VGIP_CTRL                                         0x4010
#define P40_11_M2_VGIP_SIGINV                                       0x4011
#define P40_12_M2_VGIP_DELAY_CTRL                                   0x4012
#define P40_13_M2_VGIP_ODD_CTRL                                     0x4013


//--------------------------------------------------
// M2 Input Frame Window (Page 40)
//--------------------------------------------------
#define P40_14_M2_IPH_ACT_STA_H                                     0x4014
#define P40_15_M2_IPH_ACT_STA_L                                     0x4015
#define P40_16_M2_IPH_ACT_WID_H                                     0x4016
#define P40_17_M2_IPH_ACT_WID_L                                     0x4017
#define P40_18_M2_IPV_ACT_STA_H                                     0x4018
#define P40_19_M2_IPV_ACT_STA_L                                     0x4019
#define P40_1A_M2_IPV_ACT_LEN_H                                     0x401A
#define P40_1B_M2_IPV_ACT_LEN_L                                     0x401B
#define P40_1C_M2_IVS_DELAY                                         0x401C
#define P40_1D_M2_IHS_DELAY                                         0x401D
#define P40_1E_M2_VGIP_HV_DELAY                                     0x401E
#define P40_1F_M2_ICLK_GATED_CTRL1                                  0x401F
#define P40_20_M2_DUMMY2                                            0x4020


//--------------------------------------------------
// M2 Scaling Down Control (Page 40)
//--------------------------------------------------
#define P40_23_SCALE_DOWN_CTRL_M2                                   0x4023
#define P40_24_SD_ADDRESS_PORT_M2                                   0x4024
#define P40_25_SD_DATA_PORT_M2                                      0x4025
#define P40_26_SD_FILTER_CONTROL_REG_M2                             0x4026
#define P40_27_SD_USER_FILTER_ACCESS_PORT_M2                        0x4027


//--------------------------------------------------
// M2 Image Auto Function (Page 40)
//--------------------------------------------------
#define P40_70_M2_H_BOUNDARY_H                                      0x4070
#define P40_71_M2_H_BOUNDARY_STA_L                                  0x4071
#define P40_72_M2_H_BOUNDARY_END_L                                  0x4072
#define P40_73_M2_V_BOUNDARY_H                                      0x4073
#define P40_74_V_BOUNDARY_STA_L                                     0x4074
#define P40_75_M2_V_BOUNDARY_END_L                                  0x4075
#define P40_76_M2_RED_NOISE_MARGIN                                  0x4076
#define P40_77_M2_GRN_NOISE_MARGIN                                  0x4077
#define P40_78_M2_BLU_NOISE_MARGIN                                  0x4078
#define P40_79_M2_DIFF_THRESHOLD                                    0x4079
#define P40_7A_M2_AUTO_ADJ_CTRL0                                    0x407A
#define P40_7B_M2_HW_AUTO_PHASE_CTRL0                               0x407B
#define P40_7C_M2_AUTO_DUMMY                                        0x407C
#define P40_7D_M2_AUTO_ADJ_CTRL1                                    0x407D
#define P40_7E_M2_VER_START_END_H                                   0x407E
#define P40_7F_M2_VER_START_L                                       0x407F
#define P40_80_M2_VER_END_L                                         0x4080
#define P40_81_M2_H_START_END_H                                     0x4081
#define P40_82_M2_H_START_L                                         0x4082
#define P40_83_M2_H_END_L                                           0x4083
#define P40_84_M2_AUTO_PHASE_3                                      0x4084
#define P40_85_M2_AUTO_PHASE_2                                      0x4085
#define P40_86_M2_AUTO_PHASE_1                                      0x4086
#define P40_87_M2_AUTO_PHASE_0                                      0x4087


//--------------------------------------------------
// M2 LiveShowTM Control (Page 43)
//--------------------------------------------------
#define P43_A4_LS_STATUS0                                           0x43A4
#define P43_A5_LS_STATUS1                                           0x43A5
#define P43_D0_LS_DDR_FIFO_WTLVL_W_H                                0x43D0
#define P43_D1_LS_DDR_FIFO_WTLVL_W_L                                0x43D1
#define P43_D2_LS_DDR_FIFO_WTLVL_R_H                                0x43D2
#define P43_D3_LS_DDR_FIFO_WTLVL_R_L                                0x43D3
#define P43_D4_LS_DDR_FIFO_RW_NUM_H                                 0x43D4
#define P43_D5_LS_DDR_FIFO_RW_NUM_L                                 0x43D5
#define P43_D6_LS_DDR_FIFO_RW_LEN_H                                 0x43D6
#define P43_D7_LS_DDR_FIFO_RW_LEN_L                                 0x43D7
#define P43_D8_LS_DDR_FIFO_RW_REMAIN_H                              0x43D8
#define P43_D9_LS_DDR_FIFO_RW_REMAIN_L                              0x43D9
#define P43_DA_LS_DDR_START_ADDR_MSB                                0x43DA
#define P43_DB_LS_DDR_START_ADDR_H                                  0x43DB
#define P43_DC_LS_DDR_START_ADDR_M                                  0x43DC
#define P43_DD_LS_DDR_START_ADDR_L                                  0x43DD
#define P43_DE_CAP_BIST_CTRL                                        0x43DE
#define P43_DF_DIS_BIST_CTRL                                        0x43DF
#define P43_E0_LS_SFM_DDR_FIFO_WTLVL_W_H                            0x43E0
#define P43_E1_LS_SFM_DDR_FIFO_WTLVL_W_L                            0x43E1
#define P43_E2_LS_SFM_DDR_FIFO_WTLVL_R_H                            0x43E2
#define P43_E3_LS_SFM_DDR_FIFO_WTLVL_R_L                            0x43E3
#define P43_E4_LS_SFM_DDR_FIFO_RW_NUM_H                             0x43E4
#define P43_E5_LS_SFM_DDR_FIFO_RW_NUM_L                             0x43E5
#define P43_E6_LS_SFM_DDR_FIFO_RW_LEN_H                             0x43E6
#define P43_E7_LS_SFM_DDR_FIFO_RW_LEN_L                             0x43E7
#define P43_E8_LS_SFM_DDR_FIFO_RW_REMAIN_H                          0x43E8
#define P43_E9_LS_SFM_DDR_FIFO_RW_REMAIN_L                          0x43E9
#define P43_EA_LS_SFM_DDR_START_ADDR_MSB                            0x43EA
#define P43_EB_LS_SFM_DDR_START_ADDR_H                              0x43EB
#define P43_EC_LS_SFM_DDR_START_ADDR_M                              0x43EC
#define P43_ED_LS_SFM_DDR_START_ADDR_L                              0x43ED


//--------------------------------------------------
// FRC Cap_M2 (Page 45)
//--------------------------------------------------
#define P45_00_CAP_M2_MEM_ADDR_MSB                                  0x4500
#define P45_01_CAP_M2_MEM_ADDR_H                                    0x4501
#define P45_02_CAP_M2_MEM_ADDR_M                                    0x4502
#define P45_03_CAP_M2_MEM_ADDR_L                                    0x4503
#define P45_04_CAP_M2_BL2_ADDR_MSB                                  0x4504
#define P45_05_CAP_M2_BL2_ADDR_H                                    0x4505
#define P45_06_CAP_M2_BL2_ADDR_M                                    0x4506
#define P45_07_CAP_M2_BL2_ADDR_L                                    0x4507
#define P45_08_CAP_M2_BL3_ADDR_MSB                                  0x4508
#define P45_09_CAP_M2_BL3_ADDR_H                                    0x4509
#define P45_0A_CAP_M2_BL3_ADDR_M                                    0x450A
#define P45_0B_CAP_M2_BL3_ADDR_L                                    0x450B
#define P45_0C_CAP_M2_BOUNDARY_ADDR1_MSB                            0x450C
#define P45_0D_CAP_M2_BOUNDARY_ADDR1_H                              0x450D
#define P45_0E_CAP_M2_BOUNDARY_ADDR1_M                              0x450E
#define P45_0F_CAP_M2_BOUNDARY_ADDR1_L                              0x450F
#define P45_10_CAP_M2_BOUNDARY_ADDR2_MSB                            0x4510
#define P45_11_CAP_M2_BOUNDARY_ADDR2_H                              0x4511
#define P45_12_CAP_M2_BOUNDARY_ADDR2_M                              0x4512
#define P45_13_CAP_M2_BOUNDARY_ADDR2_L                              0x4513
#define P45_14_CAP_M2_BOUNDARY_STATUS                               0x4514
#define P45_15_CAP_M2_BLOCK_STEP_MSB                                0x4515
#define P45_16_CAP_M2_BLOCK_STEP_H                                  0x4516
#define P45_17_CAP_M2_BLOCK_STEP_M                                  0x4517
#define P45_18_CAP_M2_BLOCK_STEP_L                                  0x4518
#define P45_19_CAP_M2_LINE_STEP_MSB                                 0x4519
#define P45_1A_CAP_M2_LINE_STEP_H                                   0x451A
#define P45_1B_CAP_M2_LINE_STEP_M                                   0x451B
#define P45_1C_CAP_M2_LINE_STEP_L                                   0x451C
#define P45_1D_CAP_M2_WATER_LEVEL_H                                 0x451D
#define P45_1E_CAP_M2_WATER_LEVEL_L                                 0x451E
#define P45_1F_CAP_M2_PIXEL_NUM_H                                   0x451F
#define P45_20_CAP_M2_PIXEL_NUM_L                                   0x4520
#define P45_21_CAP_M2_LINE_NUM_H                                    0x4521
#define P45_22_CAP_M2_LINE_NUM_L                                    0x4522
#define P45_23_CAP_M2_WR_NUM_H                                      0x4523
#define P45_24_CAP_M2_WR_NUM_L                                      0x4524
#define P45_25_CAP_M2_WR_LEN                                        0x4525
#define P45_26_CAP_M2_WR_REMAIN                                     0x4526
#define P45_27_CAP_M2_DDR_CTRL1                                     0x4527
#define P45_28_CAP_M2_DDR_CTRL2                                     0x4528
#define P45_29_CAP_M2_DDR_CTRL3                                     0x4529
#define P45_2A_CAP_M2_STATUS                                        0x452A
#define P45_2B_CAP_M2_FIFO_STATUS                                   0x452B
#define P45_2C_CAP_M2_ONEF_STATUS                                   0x452C
#define P45_30_CAP_M2_BIST_CTRL                                     0x4530
#define P45_31_CAP_M2_DRF_BIST_CTRL                                 0x4531
#define P45_43_CAP_M2_4CH_CTRL1                                     0x4543
#define P45_44_CAP_M2_4CH_CTRL2                                     0x4544
#define P45_45_CAP_M2_BL4_ADDR_MSB                                  0x4545
#define P45_46_CAP_M2_BL4_ADDR_H                                    0x4546
#define P45_47_CAP_M2_BL4_ADDR_M                                    0x4547
#define P45_48_CAP_M2_BL4_ADDR_L                                    0x4548
#define P45_49_CAP_M2_ROTATION                                      0x4549
#define P45_4A_CAP_M2_DUMMY01                                       0x454A
#define P45_4B_CAP_M2_DUMMY02                                       0x454B
#define P45_4C_CAP_M2_DUMMY03                                       0x454C
#define P45_4D_CAP_M2_DUMMY04                                       0x454D


//--------------------------------------------------
// FRC Disp_M2 (Page 45)
//--------------------------------------------------
#define P45_80_DISP_M2_READ_ADDR_MSB                                0x4580
#define P45_81_DISP_M2_READ_ADDR_H                                  0x4581
#define P45_82_DISP_M2_READ_ADDR_M                                  0x4582
#define P45_83_DISP_M2_READ_ADDR_L                                  0x4583
#define P45_84_DISP_M2_BL2_ADDR_MSB                                 0x4584
#define P45_85_DISP_M2_BL2_ADDR_H                                   0x4585
#define P45_86_DISP_M2_BL2_ADDR_M                                   0x4586
#define P45_87_DISP_M2_BL2_ADDR_L                                   0x4587
#define P45_88_DISP_M2_BL3_ADDR_MSB                                 0x4588
#define P45_89_DISP_M2_BL3_ADDR_H                                   0x4589
#define P45_8A_DISP_M2_BL3_ADDR_M                                   0x458A
#define P45_8B_DISP_M2_BL3_ADDR_L                                   0x458B
#define P45_8C_DISP_M2_BOUNDARY_ADDR1_MSB                           0x458C
#define P45_8D_DISP_M2_BOUNDARY_ADDR1_H                             0x458D
#define P45_8E_DISP_M2_BOUNDARY_ADDR1_M                             0x458E
#define P45_8F_DISP_M2_BOUNDARY_ADDR1_L                             0x458F
#define P45_90_DISP_M2_BOUNDARY_ADDR2_MSB                           0x4590
#define P45_91_DISP_M2_BOUNDARY_ADDR2_H                             0x4591
#define P45_92_DISP_M2_BOUNDARY_ADDR2_M                             0x4592
#define P45_93_DISP_M2_BOUNDARY_ADDR2_L                             0x4593
#define P45_94_DISP_M2_BOUNDARY_STATUS                              0x4594
#define P45_95_DISP_M2_BLOCK_STEP_MSB                               0x4595
#define P45_96_DISP_M2_BLOCK_STEP_H                                 0x4596
#define P45_97_DISP_M2_BLOCK_STEP_M                                 0x4597
#define P45_98_DISP_M2_BLOCK_STEP_L                                 0x4598
#define P45_99_DISP_M2_LINE_STEP_MSB                                0x4599
#define P45_9A_DISP_M2_LINE_STEP_H                                  0x459A
#define P45_9B_DISP_M2_LINE_STEP_M                                  0x459B
#define P45_9C_DISP_M2_LINE_STEP_L                                  0x459C
#define P45_A0_DISP_M2_WTLVL_H                                      0x45A0
#define P45_A1_DISP_M2_WTLVL_L                                      0x45A1
#define P45_A2_DISP_M2_PXL_NUM_H                                    0x45A2
#define P45_A3_DISP_M2_PXL_NUM_L                                    0x45A3
#define P45_A4_DISP_M2_LINE_NUM_H                                   0x45A4
#define P45_A5_DISP_M2_LINE_NUM_L                                   0x45A5
#define P45_A6_DISP_M2_PRRD_VST_H                                   0x45A6
#define P45_A7_DISP_M2_PRRD_VST_L                                   0x45A7
#define P45_A8_DISP_M2_READ_NUM_H                                   0x45A8
#define P45_A9_DISP_M2_READ_NUM_L                                   0x45A9
#define P45_AA_DISP_M2_READ_LEN                                     0x45AA
#define P45_AB_DISP_M2_READ_REMAIN                                  0x45AB
#define P45_AC_DISP_M2_DISP_CTRL1                                   0x45AC
#define P45_AD_DISP_STATUS                                          0x45AD
#define P45_AE_DISP_M2_DISP_CTRL2                                   0x45AE
#define P45_AF_DISP_M2_DISP_CTRL3                                   0x45AF
#define P45_B0_DISP_M2_FIFO_STATUS                                  0x45B0
#define P45_B1_DISP_M2_ONEF_DHF_H                                   0x45B1
#define P45_B2_DISP_M2_ONEF_DHF_M                                   0x45B2
#define P45_B3_DISP_M2_ONEF_DHF_L                                   0x45B3
#define P45_B4_DISP_M2_ONEF_IHF                                     0x45B4
#define P45_B5_DISP_M2_LINE_MAGN_L                                  0x45B5
#define P45_B6_DISP_M2_ONEF_MAGN_H                                  0x45B6
#define P45_B7_DISP_M2_ONEF_MAGN_L                                  0x45B7
#define P45_C0_DISP_M2_BIST_CTRL                                    0x45C0
#define P45_C1_DISP_M2_DRF_BIST_CTRL                                0x45C1
#define P45_C2_ADC_TEST                                             0x45C2
#define P45_C3_DISP_M2_NEW_FIFO_CRC_CTRL                            0x45C3
#define P45_C4_DISP_M2_NEW_FIFO_CRC1                                0x45C4
#define P45_C5_DISP_M2_NEW_FIFO_CRC2                                0x45C5
#define P45_C6_DISP_M2_NEW_FIFO_CRC3                                0x45C6
#define P45_C7_DISP_M2_NEW_FIFO_CRC4                                0x45C7
#define P45_C8_DISP_M2_NEW_FIFO_CRC5                                0x45C8
#define P45_C9_DISP_M2_NEW_FIFO_CRC6                                0x45C9
#define P45_DC_DISP_M2_4CH_CTRL1                                    0x45DC
#define P45_DD_DISP_M2_4CH_CTRL2                                    0x45DD
#define P45_DE_DISP_M2_BL4_ADDR_MSB                                 0x45DE
#define P45_DF_DISP_M2_BL4_ADDR_H                                   0x45DF
#define P45_E0_DISP_M2_BL4_ADDR_M                                   0x45E0
#define P45_E1_DISP_M2_BL4_ADDR_L                                   0x45E1
#define P45_E2_DISP_M2_DUMMY01                                      0x45E2
#define P45_E3_DISP_M2_DUMMY02                                      0x45E3
#define P45_E4_DISP_M2_DUMMY03                                      0x45E4


//--------------------------------------------------
// M2 I Domain DLTI (Page 51)
//--------------------------------------------------
#define P51_D4_I_DLTI_HLW_HOR_START_HSB_M2                          0x51D4
#define P51_D5_I_DLTI_HLW_HOR_START_LSB_M2                          0x51D5
#define P51_D6_I_DLTI_HLW_HOR_END_HSB_M2                            0x51D6
#define P51_D7_I_DLTI_HLW_HOR_END_LSB_M2                            0x51D7
#define P51_D8_I_DLTI_HLW_VER_START_HSB_M2                          0x51D8
#define P51_D9_I_DLTI_HLW_VER_START_LSB_M2                          0x51D9
#define P51_DA_I_DLTI_HLW_VER_END_HSB_M2                            0x51DA
#define P51_DB_I_DLTI_HLW_VER_END_LSB_M2                            0x51DB


//--------------------------------------------------
// HDCP 2.2 Overview (Page 63)
//--------------------------------------------------
#define P63_10_HDCP_RSA_CTRL0                                       0x6310
#define P63_11_HDCP_RSA_CTRL1                                       0x6311
#define P63_12_HDCP_RSA_NP_INV_3                                    0x6312
#define P63_13_HDCP_RSA_NP_INV_2                                    0x6313
#define P63_14_HDCP_RSA_NP_INV_1                                    0x6314
#define P63_15_HDCP_RSA_NP_INV_0                                    0x6315
#define P63_16_HDCP_RSA_DATA_ADDR                                   0x6316
#define P63_17_HDCP_RSA_DATA_IN_DATA7                               0x6317
#define P63_18_HDCP_RSA_DATA_IN_DATA6                               0x6318
#define P63_19_HDCP_RSA_DATA_IN_DATA5                               0x6319
#define P63_1A_HDCP_RSA_DATA_IN_DATA4                               0x631A
#define P63_1B_HDCP_RSA_DATA_IN_DATA3                               0x631B
#define P63_1C_HDCP_RSA_DATA_IN_DATA2                               0x631C
#define P63_1D_HDCP_RSA_DATA_IN_DATA1                               0x631D
#define P63_1E_HDCP_RSA_DATA_IN_DATA0                               0x631E
#define P63_20_HDCP_RSA_DATA_OUT_DATA7                              0x6320
#define P63_21_HDCP_RSA_DATA_OUT_DATA6                              0x6321
#define P63_22_HDCP_RSA_DATA_OUT_DATA5                              0x6322
#define P63_23_HDCP_RSA_DATA_OUT_DATA4                              0x6323
#define P63_24_HDCP_RSA_DATA_OUT_DATA3                              0x6324
#define P63_25_HDCP_RSA_DATA_OUT_DATA2                              0x6325
#define P63_26_HDCP_RSA_DATA_OUT_DATA1                              0x6326
#define P63_27_HDCP_RSA_DATA_OUT_DATA0                              0x6327
#define P63_28_HDCP_RSA_TX_FUNTION1                                 0x6328
#define P63_29_HDCP_RSA_TX_FUNTION0                                 0x6329
#define P63_30_HDCP_SHA_CONTRL                                      0x6330
#define P63_31_HDCP_SHA_DATA1                                       0x6331
#define P63_32_HDCP_SHA_DATA2                                       0x6332
#define P63_33_HDCP_SHA_DATA3                                       0x6333
#define P63_34_HDCP_SHA_DATA4                                       0x6334
#define P63_35_HDCP_SHA_0                                           0x6335
#define P63_36_HDCP_SHA_1                                           0x6336
#define P63_37_HDCP_SHA_2                                           0x6337
#define P63_38_HDCP_SHA_3                                           0x6338
#define P63_39_HDCP_SHA_4                                           0x6339
#define P63_3A_HDCP_SHA_5                                           0x633A
#define P63_3B_HDCP_SHA_6                                           0x633B
#define P63_3C_HDCP_SHA_7                                           0x633C
#define P63_3D_HDCP_SHA_8                                           0x633D
#define P63_3E_HDCP_SHA_9                                           0x633E
#define P63_3F_HDCP_SHA_10                                          0x633F
#define P63_40_HDCP_SHA_11                                          0x6340
#define P63_41_HDCP_SHA_12                                          0x6341
#define P63_42_HDCP_SHA_13                                          0x6342
#define P63_43_HDCP_SHA_14                                          0x6343
#define P63_44_HDCP_SHA_15                                          0x6344
#define P63_45_HDCP_SHA_16                                          0x6345
#define P63_46_HDCP_SHA_17                                          0x6346
#define P63_47_HDCP_SHA_18                                          0x6347
#define P63_48_HDCP_SHA_19                                          0x6348
#define P63_49_HDCP_SHA_20                                          0x6349
#define P63_4A_HDCP_SHA_21                                          0x634A
#define P63_4B_HDCP_SHA_22                                          0x634B
#define P63_4C_HDCP_SHA_23                                          0x634C
#define P63_4D_HDCP_SHA_24                                          0x634D
#define P63_4E_HDCP_SHA_25                                          0x634E
#define P63_4F_HDCP_SHA_26                                          0x634F
#define P63_50_HDCP_SHA_27                                          0x6350
#define P63_51_HDCP_SHA_28                                          0x6351
#define P63_52_HDCP_SHA_29                                          0x6352
#define P63_53_HDCP_SHA_30                                          0x6353
#define P63_54_HDCP_SHA_31                                          0x6354
#define P63_60_HDCP_AES_CTRL                                        0x6360
#define P63_61_HDCP_AES_DATA_IN_15                                  0x6361
#define P63_62_HDCP_AES_DATA_IN_14                                  0x6362
#define P63_63_HDCP_AES_DATA_IN_13                                  0x6363
#define P63_64_HDCP_AES_DATA_IN_12                                  0x6364
#define P63_65_HDCP_AES_DATA_IN_11                                  0x6365
#define P63_66_HDCP_AES_DATA_IN_10                                  0x6366
#define P63_67_HDCP_AES_DATA_IN_9                                   0x6367
#define P63_68_HDCP_AES_DATA_IN_8                                   0x6368
#define P63_69_HDCP_AES_DATA_IN_7                                   0x6369
#define P63_6A_HDCP_AES_DATA_IN_6                                   0x636A
#define P63_6B_HDCP_AES_DATA_IN_5                                   0x636B
#define P63_6C_HDCP_AES_DATA_IN_4                                   0x636C
#define P63_6D_HDCP_AES_DATA_IN_3                                   0x636D
#define P63_6E_HDCP_AES_DATA_IN_2                                   0x636E
#define P63_6F_HDCP_AES_DATA_IN_1                                   0x636F
#define P63_70_HDCP_AES_DATA_IN_0                                   0x6370
#define P63_71_HDCP_AES_CIPHER_KEY_15                               0x6371
#define P63_72_HDCP_AES_CIPHER_KEY_14                               0x6372
#define P63_73_HDCP_AES_CIPHER_KEY_13                               0x6373
#define P63_74_HDCP_AES_CIPHER_KEY_12                               0x6374
#define P63_75_HDCP_AES_CIPHER_KEY_11                               0x6375
#define P63_76_HDCP_AES_CIPHER_KEY_10                               0x6376
#define P63_77_HDCP_AES_CIPHER_KEY_9                                0x6377
#define P63_78_HDCP_AES_CIPHER_KEY_8                                0x6378
#define P63_79_HDCP_AES_CIPHER_KEY_7                                0x6379
#define P63_7A_HDCP_AES_CIPHER_KEY_6                                0x637A
#define P63_7B_HDCP_AES_CIPHER_KEY_5                                0x637B
#define P63_7C_HDCP_AES_CIPHER_KEY_4                                0x637C
#define P63_7D_HDCP_AES_CIPHER_KEY_3                                0x637D
#define P63_7E_HDCP_AES_CIPHER_KEY_2                                0x637E
#define P63_7F_HDCP_AES_CIPHER_KEY_1                                0x637F
#define P63_80_HDCP_AES_CIPHER_KEY_0                                0x6380
#define P63_81_HDCP_AES_OUT_15                                      0x6381
#define P63_82_HDCP_AES_OUT_14                                      0x6382
#define P63_83_HDCP_AES_OUT_13                                      0x6383
#define P63_84_HDCP_AES_OUT_12                                      0x6384
#define P63_85_HDCP_AES_OUT_11                                      0x6385
#define P63_86_HDCP_AES_OUT_10                                      0x6386
#define P63_87_HDCP_AES_OUT_9                                       0x6387
#define P63_88_HDCP_AES_OUT_8                                       0x6388
#define P63_89_HDCP_AES_OUT_7                                       0x6389
#define P63_8A_HDCP_AES_OUT_6                                       0x638A
#define P63_8B_HDCP_AES_OUT_5                                       0x638B
#define P63_8C_HDCP_AES_OUT_4                                       0x638C
#define P63_8D_HDCP_AES_OUT_3                                       0x638D
#define P63_8E_HDCP_AES_OUT_2                                       0x638E
#define P63_8F_HDCP_AES_OUT_1                                       0x638F
#define P63_90_HDCP_AES_OUT_0                                       0x6390
#define P63_91_HDCP_BIST_CTRL                                       0x6391
#define P63_92_HDCP_DUMMY1                                          0x6392
#define P63_93_HDCP_DUMMY2                                          0x6393


//--------------------------------------------------
// D3 ECBUS APHY (Page 67)
//--------------------------------------------------
#define P67_00_ECBUS_EN                                             0x6700
#define P67_01_ECBUS_STEP_CTRL                                      0x6701
#define P67_02_ECBUS_SWITCH_CTRL                                    0x6702
#define P67_03_ECBUS_FEEDBACK_CTRL                                  0x6703
#define P67_04_EBUS_VREF_CTRL_0                                     0x6704
#define P67_05_EBUS_VREF_CTRL_1                                     0x6705
#define P67_06_ECBUS_Z0_CTRL_0                                      0x6706
#define P67_07_ECBUS_Z0_CTRL_1                                      0x6707
#define P67_08_ECBUS_DATA_CTRL                                      0x6708
#define P67_09_ECBUS_RESERVED_0                                     0x6709
#define P67_0A_ECBUS_RESERVED_1                                     0x670A
#define P67_0B_ECBUS_RESERVED_2                                     0x670B
#define P67_0C_ECBUS_PHY_BIST                                       0x670C
#define P67_0D_ECBUS_CMU_CONTROL_0                                  0x670D
#define P67_0E_ECBUS_CMU_CONTROL_1                                  0x670E
#define P67_0F_ECBUS_CMU_CONTROL_2                                  0x670F
#define P67_10_ECBUS_CMU_CONTROL_3                                  0x6710
#define P67_11_ECBUS_CMU_CONTROL_4                                  0x6711


//--------------------------------------------------
// D3 CBUS PHY (Page 67)
//--------------------------------------------------
#define P67_A0_CBUS_EN_0                                            0x67A0
#define P67_A1_CBUS_EN_1                                            0x67A1
#define P67_A2_CBUS_RES_AUTOK_0                                     0x67A2
#define P67_A3_CBUS_RES_AUTOK_1                                     0x67A3
#define P67_A4_CBUS_RES_AUTOK_2                                     0x67A4
#define P67_A5_CBUS_RES_AUTOK_3                                     0x67A5
#define P67_A6_CBUS_INPUT_CONTROL                                   0x67A6
#define P67_A7_CBUS_OUTPUT_CONTROL_0                                0x67A7
#define P67_A8_CBUS_OUTPUT_CONTROL_1                                0x67A8


//--------------------------------------------------
// D3 MHL3 OCBUS MAC (Page 68)
//--------------------------------------------------
#define P68_00_OCBUS_CTRL_00                                        0x6800
#define P68_01_OCBUS_CTRL_01                                        0x6801
#define P68_10_OCBUS_CTRL_10                                        0x6810
#define P68_11_OCBUS_CTRL_11                                        0x6811
#define P68_12_OCBUS_CTRL_12                                        0x6812
#define P68_13_OCBUS_CTRL_13                                        0x6813
#define P68_14_OCBUS_CTRL_14                                        0x6814
#define P68_15_OCBUS_CTRL_15                                        0x6815
#define P68_16_OCBUS_CTRL_16                                        0x6816
#define P68_17_OCBUS_CTRL_17                                        0x6817
#define P68_18_OCBUS_CTRL_18                                        0x6818
#define P68_19_OCBUS_CTRL_19                                        0x6819
#define P68_1A_OCBUS_CTRL_1A                                        0x681A
#define P68_1B_OCBUS_CTRL_1B                                        0x681B
#define P68_1C_OCBUS_CTRL_1C                                        0x681C
#define P68_1D_OCBUS_CTRL_1D                                        0x681D
#define P68_1E_OCBUS_CTRL_1E                                        0x681E
#define P68_1F_OCBUS_CTRL_1F                                        0x681F
#define P68_20_OCBUS_CTRL_20                                        0x6820
#define P68_21_OCBUS_CTRL_21                                        0x6821
#define P68_22_OCBUS_CTRL_22                                        0x6822
#define P68_23_OCBUS_CTRL_23                                        0x6823
#define P68_24_OCBUS_CTRL_24                                        0x6824
#define P68_25_OCBUS_CTRL_25                                        0x6825


//--------------------------------------------------
// D3 CBUS POWER ON MAC (Page 68)
//--------------------------------------------------
#define P68_A0_CBUS_CTRL_00                                         0x68A0
#define P68_A1_CBUS_CTRL_01                                         0x68A1
#define P68_A2_CBUS_CTRL_02                                         0x68A2
#define P68_A3_CBUS_CTRL_03                                         0x68A3
#define P68_A4_CBUS_CTRL_04                                         0x68A4
#define P68_A5_CBUS_CTRL_05                                         0x68A5
#define P68_A6_CBUS_CTRL_06                                         0x68A6
#define P68_A7_CBUS_CTRL_07                                         0x68A7
#define P68_A8_CBUS_CTRL_08                                         0x68A8
#define P68_A9_CBUS_CTRL_09                                         0x68A9
#define P68_AA_CBUS_CTRL_0A                                         0x68AA


//--------------------------------------------------
// D3 CBUS POWER OFF MAC (Page 68)
//--------------------------------------------------
#define P68_AB_CBUS_CTRL_0B                                         0x68AB
#define P68_AC_CBUS_CTRL_0C                                         0x68AC
#define P68_AD_CBUS_CTRL_0D                                         0x68AD
#define P68_AE_CBUS_CTRL_0E                                         0x68AE
#define P68_AF_CBUS_CTRL_0F                                         0x68AF
#define P68_B0_CBUS_CTRL_10                                         0x68B0
#define P68_B1_CBUS_CTRL_11                                         0x68B1
#define P68_B2_CBUS_CTRL_12                                         0x68B2
#define P68_B3_CBUS_CTRL_13                                         0x68B3
#define P68_B4_CBUS_CTRL_14                                         0x68B4
#define P68_B5_CBUS_CTRL_15                                         0x68B5
#define P68_B6_CBUS_CTRL_16                                         0x68B6
#define P68_B7_CBUS_CTRL_17                                         0x68B7
#define P68_B8_CBUS_CTRL_18                                         0x68B8
#define P68_BA_CBUS_CTRL_1A                                         0x68BA
#define P68_BB_CBUS_CTRL_1B                                         0x68BB
#define P68_BC_CBUS_CTRL_1C                                         0x68BC
#define P68_BD_CBUS_CTRL_1D                                         0x68BD
#define P68_BE_CBUS_CTRL_1E                                         0x68BE
#define P68_BF_CBUS_CTRL_1F                                         0x68BF
#define P68_C0_CBUS_CTRL_20                                         0x68C0
#define P68_C1_CBUS_CTRL_21                                         0x68C1
#define P68_C2_CBUS_CTRL_22                                         0x68C2
#define P68_C3_CBUS_CTRL_23                                         0x68C3
#define P68_C4_CBUS_CTRL_24                                         0x68C4
#define P68_C5_CBUS_CTRL_25                                         0x68C5
#define P68_C6_CBUS_CTRL_26                                         0x68C6
#define P68_C8_CBUS_CTRL_28                                         0x68C8
#define P68_C9_CBUS_CTRL_29                                         0x68C9
#define P68_CA_CBUS_CTRL_2A                                         0x68CA
#define P68_CB_CBUS_CTRL_2B                                         0x68CB
#define P68_CC_CBUS_CTRL_2C                                         0x68CC
#define P68_CD_CBUS_CTRL_2D                                         0x68CD
#define P68_CE_CBUS_CTRL_2E                                         0x68CE
#define P68_CF_CBUS_CTRL_2F                                         0x68CF
#define P68_D0_CBUS_CTRL_30                                         0x68D0
#define P68_D1_CBUS_CTRL_31                                         0x68D1
#define P68_D2_CBUS_CTRL_32                                         0x68D2
#define P68_D3_CBUS_CTRL_33                                         0x68D3
#define P68_D4_CBUS_CTRL_34                                         0x68D4
#define P68_D5_CBUS_CTRL_35                                         0x68D5
#define P68_D6_CBUS_CTRL_36                                         0x68D6
#define P68_D7_CBUS_CTRL_37                                         0x68D7
#define P68_D8_CBUS_CTRL_38                                         0x68D8
#define P68_D9_CBUS_CTRL_39                                         0x68D9
#define P68_DA_CBUS_CTRL_3A                                         0x68DA
#define P68_DB_CBUS_CTRL_3B                                         0x68DB
#define P68_DC_CBUS_CTRL_3C                                         0x68DC
#define P68_DD_CBUS_CTRL_3D                                         0x68DD
#define P68_DE_CBUS_CTRL_3E                                         0x68DE
#define P68_DF_CBUS_CTRL_3F                                         0x68DF
#define P68_E0_CBUS_CTRL_40                                         0x68E0
#define P68_E1_CBUS_CTRL_41                                         0x68E1
#define P68_E2_CBUS_CTRL_42                                         0x68E2
#define P68_E3_CBUS_CTRL_43                                         0x68E3
#define P68_E4_CBUS_CTRL_44                                         0x68E4
#define P68_E5_CBUS_CTRL_45                                         0x68E5
#define P68_E6_CBUS_CTRL_46                                         0x68E6
#define P68_E7_CBUS_CTRL_47                                         0x68E7
#define P68_E8_CBUS_CTRL_48                                         0x68E8
#define P68_E9_CBUS_CTRL_49                                         0x68E9
#define P68_EA_CBUS_CTRL_4A                                         0x68EA
#define P68_EB_CBUS_CTRL_4B                                         0x68EB
#define P68_EC_CBUS_CTRL_4C                                         0x68EC
#define P68_ED_CBUS_CTRL_4D                                         0x68ED
#define P68_EE_CBUS_CTRL_4E                                         0x68EE
#define P68_EF_CBUS_CTRL_4F                                         0x68EF
#define P68_F0_CBUS_CTRL_50                                         0x68F0
#define P68_F1_CBUS_CTRL_51                                         0x68F1
#define P68_F2_CBUS_CTRL_52                                         0x68F2
#define P68_F3_CBUS_CTRL_53                                         0x68F3
#define P68_F4_CBUS_CTRL_54                                         0x68F4
#define P68_F5_CBUS_CTRL_55                                         0x68F5
#define P68_F6_CBUS_CTRL_56                                         0x68F6
#define P68_F7_CBUS_CTRL_57                                         0x68F7
#define P68_F8_CBUS_CTRL_58                                         0x68F8
#define P68_F9_CBUS_CTRL_59                                         0x68F9
#define P68_FA_CBUS_CTRL_5A                                         0x68FA
#define P68_FB_CBUS_CTRL_5B                                         0x68FB
#define P68_FC_CBUS_CTRL_5C                                         0x68FC
#define P68_FD_CBUS_CTRL_5D                                         0x68FD


//--------------------------------------------------
// ADI Global Control (Page 6F)
//--------------------------------------------------
#define P6F_00_MUX_DIG_OUT                                          0x6F00
#define P6F_01_MUX_DA_DVC_IN                                        0x6F01
#define P6F_02_MUX_DP_I2S_IN                                        0x6F02
#define P6F_03_MUX_TST_OUT                                          0x6F03
#define P6F_10_ADI_IRQ_CTRL                                         0x6F10


//--------------------------------------------------
// ADI Power Control (Page 6F)
//--------------------------------------------------
#define P6F_20_D0_POWER_CTRL                                        0x6F20
#define P6F_21_D1_POWER_CTRL                                        0x6F21
#define P6F_22_D2_POWER_CTRL                                        0x6F22
#define P6F_23_D3_POWER_CTRL                                        0x6F23
#define P6F_24_D4_POWER_CTRL                                        0x6F24
#define P6F_25_D5_POWER_CTRL                                        0x6F25
#define P6F_26_ADI_POWER_CTRL                                       0x6F26


//--------------------------------------------------
// D2 Port HDMI2.0 Function (Page 71)
//--------------------------------------------------
#define P71_00_HDMI_CTRL_00                                         0x7100
#define P71_01_HDMI_CTRL_01                                         0x7101
#define P71_02_HDMI_CTRL_02                                         0x7102
#define P71_03_HDMI_CTRL_03                                         0x7103
#define P71_04_HDMI_CTRL_04                                         0x7104
#define P71_05_HDMI_CTRL_05                                         0x7105
#define P71_06_HDMI_CTRL_06                                         0x7106
#define P71_07_HDMI_CTRL_07                                         0x7107
#define P71_08_HDMI_CTRL_08                                         0x7108
#define P71_0B_HDMI_CTRL_0B                                         0x710B
#define P71_0C_HDMI_CTRL_0C                                         0x710C
#define P71_0D_HDMI_CTRL_0D                                         0x710D
#define P71_0E_HDMI_CTRL_0E                                         0x710E
#define P71_0F_HDMI_CTRL_0F                                         0x710F
#define P71_10_HDMI_CTRL_10                                         0x7110
#define P71_11_HDMI_CTRL_11                                         0x7111
#define P71_12_HDMI_CTRL_12                                         0x7112
#define P71_13_HDMI_CTRL_13                                         0x7113
#define P71_14_HDMI_CTRL_14                                         0x7114
#define P71_15_HDMI_CTRL_15                                         0x7115
#define P71_16_HDMI_CTRL_16                                         0x7116
#define P71_17_HDMI_CTRL_17                                         0x7117
#define P71_18_HDMI_CTRL_18                                         0x7118
#define P71_19_HDMI_CTRL_19                                         0x7119
#define P71_1A_HDMI_CTRL_1A                                         0x711A
#define P71_1B_HDMI_CTRL_1B                                         0x711B
#define P71_1C_HDMI_CTRL_1C                                         0x711C
#define P71_1D_HDMI_CTRL_1D                                         0x711D
#define P71_1E_HDMI_CTRL_1E                                         0x711E
#define P71_1F_HDMI_CTRL_1F                                         0x711F
#define P71_20_HDMI_CTRL_20                                         0x7120
#define P71_21_HDMI_CTRL_21                                         0x7121
#define P71_22_HDMI_CTRL_22                                         0x7122
#define P71_23_HDMI_CTRL_23                                         0x7123
#define P71_24_HDMI_CTRL_24                                         0x7124
#define P71_25_HDMI_CTRL_25                                         0x7125
#define P71_26_HDMI_CTRL_26                                         0x7126
#define P71_27_HDMI_CTRL_27                                         0x7127
#define P71_28_HDMI_CTRL_28                                         0x7128
#define P71_29_HDMI_CTRL_29                                         0x7129
#define P71_2A_HDMI_CTRL_2A                                         0x712A
#define P71_2B_HDMI_CTRL_2B                                         0x712B
#define P71_2C_HDMI_CTRL_2C                                         0x712C
#define P71_2D_HDMI_CTRL_2D                                         0x712D
#define P71_2E_HDMI_CTRL_2E                                         0x712E
#define P71_38_HDMI_CTRL_38                                         0x7138
#define P71_39_HDMI_CTRL_39                                         0x7139
#define P71_3A_HDMI_CTRL_3A                                         0x713A
#define P71_40_HDMI_PCK_40                                          0x7140
#define P71_41_HDMI_PCK_41                                          0x7141
#define P71_42_HDMI_PCK_42                                          0x7142
#define P71_43_HDMI_PCK_43                                          0x7143
#define P71_44_HDMI_PCK_44                                          0x7144
#define P71_45_HDMI_PCK_45                                          0x7145
#define P71_46_HDMI_PCK_46                                          0x7146
#define P71_47_HDMI_PCK_47                                          0x7147
#define P71_48_HDMI_PCK_48                                          0x7148
#define P71_49_HDMI_20_49                                           0x7149
#define P71_50_HDMI_20_50                                           0x7150
#define P71_51_HDMI_20_51                                           0x7151


//--------------------------------------------------
// D2 Port IVHS Delay for HDMI (Page 71)
//--------------------------------------------------
#define P71_70_IVHS_CTRL_0                                          0x7170
#define P71_71_IVHS_CTRL_1                                          0x7171
#define P71_72_IVHS_CTRL_2                                          0x7172
#define P71_73_IVHS_CTRL_3                                          0x7173
#define P71_74_IVHS_CTRL_4                                          0x7174
#define P71_75_IVHS_CTRL_5                                          0x7175
#define P71_76_IVHS_CTRL_6                                          0x7176


//--------------------------------------------------
// D2 Port Overall HDMI System Function Block (Page 71)
//--------------------------------------------------
#define P71_A1_TMDS_MSR                                             0x71A1
#define P71_A2_TMDS_MRR0                                            0x71A2
#define P71_A3_TMDS_MRR1                                            0x71A3
#define P71_A4_TMDS_CTRL                                            0x71A4
#define P71_A5_TMDS_CRCOB2                                          0x71A5
#define P71_A6_TMDS_OUTCTL                                          0x71A6
#define P71_A7_TMDS_PWDCTL                                          0x71A7
#define P71_A8_TMDS_ACC0                                            0x71A8
#define P71_A9_TMDS_ABC0                                            0x71A9
#define P71_AA_TMDS_ABC1                                            0x71AA
#define P71_AB_TMDS_ACC2                                            0x71AB
#define P71_AC_TMDS_Z0CC2                                           0x71AC
#define P71_AD_TMDS_CPS                                             0x71AD
#define P71_AE_TMDS_RPS                                             0x71AE
#define P71_AF_TMDS_WDC                                             0x71AF
#define P71_B0_TMDS_CHANNEL_FIFO                                    0x71B0
#define P71_B1_TMDS_DBB1                                            0x71B1
#define P71_B2_TMDS_DBB2                                            0x71B2
#define P71_B3_TMDS_DBB3                                            0x71B3
#define P71_B4_TMDS_DPC0                                            0x71B4
#define P71_B5_TMDS_UDC0                                            0x71B5
#define P71_B6_TMDS_UDC1                                            0x71B6
#define P71_B7_TMDS_UDC2                                            0x71B7
#define P71_B8_TMDS_DPC1                                            0x71B8
#define P71_B9_TMDS_OUT_CTRL                                        0x71B9
#define P71_BA_TMDS_ROUT_HIGH_BYTE                                  0x71BA
#define P71_BB_TMDS_ROUT_LOW_BYTE                                   0x71BB
#define P71_BC_TMDS_GOUT_HIGH_BYTE                                  0x71BC
#define P71_BD_TMDS_GOUT_LOW_BYTE                                   0x71BD
#define P71_BE_TMDS_BOUT_HIGH_BYTE                                  0x71BE
#define P71_BF_TMDS_BOUT_LOW_BYTE                                   0x71BF
#define P71_C0_HDCP_CR                                              0x71C0
#define P71_C1_HDCP_DKAP                                            0x71C1
#define P71_C2_HDCP_PCR                                             0x71C2
#define P71_C3_HDCP_AP                                              0x71C3
#define P71_C4_HDCP_DP                                              0x71C4
#define P71_C8_HDMI_APC                                             0x71C8
#define P71_C9_HDMI_AP                                              0x71C9
#define P71_CA_HDMI_DP                                              0x71CA
#define P71_CB_HDMI_SR                                              0x71CB
#define P71_CC_HDMI_GPVS                                            0x71CC
#define P71_CD_HDMI_PSAP                                            0x71CD
#define P71_CE_HDMI_PSDP                                            0x71CE
#define P71_E0_AUX_PS_CTRL                                          0x71E0
#define P71_E1_AUX_PS_REPLY                                         0x71E1
#define P71_E6_HDMI_FREQDET_CTRL                                    0x71E6
#define P71_E7_HDMI_FREQDET_OFFSET                                  0x71E7
#define P71_E8_HDMI_FREQDET_UPPER_M                                 0x71E8
#define P71_E9_HDMI_FREQDET_UPPER_L                                 0x71E9
#define P71_EA_HDMI_FREQDET_LOWER_M                                 0x71EA
#define P71_EB_HDMI_FREQDET_LOWER_L                                 0x71EB
#define P71_EC_HDMI_FREQDET_STABLE                                  0x71EC
#define P71_ED_HDMI_FREQDET_RESULT_M                                0x71ED
#define P71_EE_HDMI_FREQDET_RESULT_L                                0x71EE
#define P71_EF_HDMI_ERROR_TH                                        0x71EF
#define P71_F0_HDMI_DBF0                                            0x71F0
#define P71_F1_HDMI_DBF1                                            0x71F1
#define P71_F2_HDMI_DBF2                                            0x71F2
#define P71_F6_HDMI_FREQDET_BOUND_H                                 0x71F6
#define P71_F7_HDMI_FREQDET_RESULT_H                                0x71F7


//--------------------------------------------------
// D3 Port HDMI2.0 Function (Page 72)
//--------------------------------------------------
#define P72_00_HDMI_CTRL_00                                         0x7200
#define P72_01_HDMI_CTRL_01                                         0x7201
#define P72_02_HDMI_CTRL_02                                         0x7202
#define P72_03_HDMI_CTRL_03                                         0x7203
#define P72_04_HDMI_CTRL_04                                         0x7204
#define P72_05_HDMI_CTRL_05                                         0x7205
#define P72_06_HDMI_CTRL_06                                         0x7206
#define P72_07_HDMI_CTRL_07                                         0x7207
#define P72_08_HDMI_CTRL_08                                         0x7208
#define P72_0B_HDMI_CTRL_0B                                         0x720B
#define P72_0C_HDMI_CTRL_0C                                         0x720C
#define P72_0D_HDMI_CTRL_0D                                         0x720D
#define P72_0E_HDMI_CTRL_0E                                         0x720E
#define P72_0F_HDMI_CTRL_0F                                         0x720F
#define P72_10_HDMI_CTRL_10                                         0x7210
#define P72_11_HDMI_CTRL_11                                         0x7211
#define P72_12_HDMI_CTRL_12                                         0x7212
#define P72_13_HDMI_CTRL_13                                         0x7213
#define P72_14_HDMI_CTRL_14                                         0x7214
#define P72_15_HDMI_CTRL_15                                         0x7215
#define P72_16_HDMI_CTRL_16                                         0x7216
#define P72_17_HDMI_CTRL_17                                         0x7217
#define P72_18_HDMI_CTRL_18                                         0x7218
#define P72_19_HDMI_CTRL_19                                         0x7219
#define P72_1A_HDMI_CTRL_1A                                         0x721A
#define P72_1B_HDMI_CTRL_1B                                         0x721B
#define P72_1C_HDMI_CTRL_1C                                         0x721C
#define P72_1D_HDMI_CTRL_1D                                         0x721D
#define P72_1E_HDMI_CTRL_1E                                         0x721E
#define P72_1F_HDMI_CTRL_1F                                         0x721F
#define P72_20_HDMI_CTRL_20                                         0x7220
#define P72_21_HDMI_CTRL_21                                         0x7221
#define P72_22_HDMI_CTRL_22                                         0x7222
#define P72_23_HDMI_CTRL_23                                         0x7223
#define P72_24_HDMI_CTRL_24                                         0x7224
#define P72_25_HDMI_CTRL_25                                         0x7225
#define P72_26_HDMI_CTRL_26                                         0x7226
#define P72_27_HDMI_CTRL_27                                         0x7227
#define P72_28_HDMI_CTRL_28                                         0x7228
#define P72_29_HDMI_CTRL_29                                         0x7229
#define P72_2A_HDMI_CTRL_2A                                         0x722A
#define P72_2B_HDMI_CTRL_2B                                         0x722B
#define P72_2C_HDMI_CTRL_2C                                         0x722C
#define P72_2D_HDMI_CTRL_2D                                         0x722D
#define P72_2E_HDMI_CTRL_2E                                         0x722E
#define P72_38_HDMI_CTRL_38                                         0x7238
#define P72_39_HDMI_CTRL_39                                         0x7239
#define P72_3A_HDMI_CTRL_3A                                         0x723A
#define P72_40_HDMI_PCK_40                                          0x7240
#define P72_41_HDMI_PCK_41                                          0x7241
#define P72_42_HDMI_PCK_42                                          0x7242
#define P72_43_HDMI_PCK_43                                          0x7243
#define P72_44_HDMI_PCK_44                                          0x7244
#define P72_45_HDMI_PCK_45                                          0x7245
#define P72_46_HDMI_PCK_46                                          0x7246
#define P72_47_HDMI_PCK_47                                          0x7247
#define P72_48_HDMI_PCK_48                                          0x7248
#define P72_49_HDMI_20_49                                           0x7249
#define P72_50_HDMI_20_50                                           0x7250
#define P72_51_HDMI_20_51                                           0x7251


//--------------------------------------------------
// D3 Port IVHS Delay for HDMI (Page 72)
//--------------------------------------------------
#define P72_70_IVHS_CTRL_0                                          0x7270
#define P72_71_IVHS_CTRL_1                                          0x7271
#define P72_72_IVHS_CTRL_2                                          0x7272
#define P72_73_IVHS_CTRL_3                                          0x7273
#define P72_74_IVHS_CTRL_4                                          0x7274
#define P72_75_IVHS_CTRL_5                                          0x7275
#define P72_76_IVHS_CTRL_6                                          0x7276


//--------------------------------------------------
// D3 Port Overall HDMI System Function Block (Page 72)
//--------------------------------------------------
#define P72_A1_TMDS_MSR                                             0x72A1
#define P72_A2_TMDS_MRR0                                            0x72A2
#define P72_A3_TMDS_MRR1                                            0x72A3
#define P72_A4_TMDS_CTRL                                            0x72A4
#define P72_A5_TMDS_CRCOB2                                          0x72A5
#define P72_A6_TMDS_OUTCTL                                          0x72A6
#define P72_A7_TMDS_PWDCTL                                          0x72A7
#define P72_A8_TMDS_ACC0                                            0x72A8
#define P72_A9_TMDS_ABC0                                            0x72A9
#define P72_AA_TMDS_ABC1                                            0x72AA
#define P72_AB_TMDS_ACC2                                            0x72AB
#define P72_AC_TMDS_Z0CC2                                           0x72AC
#define P72_AD_TMDS_CPS                                             0x72AD
#define P72_AE_TMDS_RPS                                             0x72AE
#define P72_AF_TMDS_WDC                                             0x72AF
#define P72_B0_TMDS_CHANNEL_FIFO                                    0x72B0
#define P72_B1_TMDS_DBB1                                            0x72B1
#define P72_B2_TMDS_DBB2                                            0x72B2
#define P72_B3_TMDS_DBB3                                            0x72B3
#define P72_B4_TMDS_DPC0                                            0x72B4
#define P72_B5_TMDS_UDC0                                            0x72B5
#define P72_B6_TMDS_UDC1                                            0x72B6
#define P72_B7_TMDS_UDC2                                            0x72B7
#define P72_B8_TMDS_DPC1                                            0x72B8
#define P72_B9_TMDS_OUT_CTRL                                        0x72B9
#define P72_BA_TMDS_ROUT_HIGH_BYTE                                  0x72BA
#define P72_BB_TMDS_ROUT_LOW_BYTE                                   0x72BB
#define P72_BC_TMDS_GOUT_HIGH_BYTE                                  0x72BC
#define P72_BD_TMDS_GOUT_LOW_BYTE                                   0x72BD
#define P72_BE_TMDS_BOUT_HIGH_BYTE                                  0x72BE
#define P72_BF_TMDS_BOUT_LOW_BYTE                                   0x72BF
#define P72_C0_HDCP_CR                                              0x72C0
#define P72_C1_HDCP_DKAP                                            0x72C1
#define P72_C2_HDCP_PCR                                             0x72C2
#define P72_C3_HDCP_AP                                              0x72C3
#define P72_C4_HDCP_DP                                              0x72C4
#define P72_C8_HDMI_APC                                             0x72C8
#define P72_C9_HDMI_AP                                              0x72C9
#define P72_CA_HDMI_DP                                              0x72CA
#define P72_CB_HDMI_SR                                              0x72CB
#define P72_CC_HDMI_GPVS                                            0x72CC
#define P72_CD_HDMI_PSAP                                            0x72CD
#define P72_CE_HDMI_PSDP                                            0x72CE
#define P72_E0_AUX_PS_CTRL                                          0x72E0
#define P72_E1_AUX_PS_REPLY                                         0x72E1
#define P72_E6_HDMI_FREQDET_CTRL                                    0x72E6
#define P72_E7_HDMI_FREQDET_OFFSET                                  0x72E7
#define P72_E8_HDMI_FREQDET_UPPER_M                                 0x72E8
#define P72_E9_HDMI_FREQDET_UPPER_L                                 0x72E9
#define P72_EA_HDMI_FREQDET_LOWER_M                                 0x72EA
#define P72_EB_HDMI_FREQDET_LOWER_L                                 0x72EB
#define P72_EC_HDMI_FREQDET_STABLE                                  0x72EC
#define P72_ED_HDMI_FREQDET_RESULT_M                                0x72ED
#define P72_EE_HDMI_FREQDET_RESULT_L                                0x72EE
#define P72_EF_HDMI_ERROR_TH                                        0x72EF
#define P72_F0_HDMI_DBF0                                            0x72F0
#define P72_F1_HDMI_DBF1                                            0x72F1
#define P72_F2_HDMI_DBF2                                            0x72F2
#define P72_F6_HDMI_FREQDET_BOUND_H                                 0x72F6
#define P72_F7_HDMI_FREQDET_RESULT_H                                0x72F7


//--------------------------------------------------
// D2 MHL3.0 MAC (Page 76)
//--------------------------------------------------
#define P76_00_MHL_EN                                               0x7600
#define P76_01_MHL_FIFO_CTRL                                        0x7601
#define P76_02_MHL_BIST_CTRL                                        0x7602
#define P76_03_MHL_BIST_CONFIG_1                                    0x7603
#define P76_04_MHL_BIST_CONFIG_2                                    0x7604
#define P76_05_MHL_BIST_ERR_CNT_H                                   0x7605
#define P76_06_MHL_BIST_ERR_CNT_L                                   0x7606
#define P76_07_MHL_DATA_ALIGN_CTRL                                  0x7607
#define P76_08_MHL_PKT_DECODE_CONFIG                                0x7608
#define P76_09_MHL_PKT_DECODE_SEED_H                                0x7609
#define P76_0A_MHL_PKT_DECODE_SEED_L                                0x760A
#define P76_0B_MHL_S2P                                              0x760B
#define P76_0C_MHL_FIFO_FLAG                                        0x760C
#define P76_0D_MHL_BIST_DURATION                                    0x760D
#define P76_0E_MHL_BIST_FIFO_FLAG2                                  0x760E
#define P76_0F_MHL_DEBOUNCE                                         0x760F
#define P76_10_REG_MHL3_OUTPUT_0                                    0x7610
#define P76_11_REG_MHL3_OUTPUT_1                                    0x7611
#define P76_12_REG_MHL3_OUTPUT_2                                    0x7612
#define P76_13_REG_MHL3_OUTPUT_3                                    0x7613
#define P76_14_REG_MHL3_OUTPUT_4                                    0x7614
#define P76_15_REG_MHL3_OUTPUT_5                                    0x7615
#define P76_16_REG_MHL3_OUTPUT_6                                    0x7616
#define P76_17_REG_MHL3_OUTPUT_7                                    0x7617
#define P76_18_REG_MHL3_OUTPUT_8                                    0x7618
#define P76_19_REG_MHL3_OUTPUT_9                                    0x7619
#define P76_1A_REG_MHL3_OUTPUT_A                                    0x761A
#define P76_1B_REG_MHL3_OUTPUT_B                                    0x761B
#define P76_1C_REG_MHL3_CP_VS_MASK_C0                               0x761C
#define P76_1D_REG_MHL3_CP_VS_MASK_C1                               0x761D
#define P76_1E_REG_MHL3_WATER_REC                                   0x761E
#define P76_20_MHL_MEASURE_0                                        0x7620
#define P76_21_MHL_MEASURE_1                                        0x7621
#define P76_22_MHL_MEASURE_2                                        0x7622
#define P76_23_MHL_MEASURE_3                                        0x7623
#define P76_24_MHL_MEASURE_4                                        0x7624
#define P76_25_MHL_MEASURE_5                                        0x7625
#define P76_26_MHL_MEASURE_6                                        0x7626
#define P76_27_MHL_MEASURE_7                                        0x7627
#define P76_28_MHL_MEASURE_8                                        0x7628
#define P76_29_MHL_MEASURE_9                                        0x7629
#define P76_2A_MHL_MEASURE_10                                       0x762A
#define P76_2B_MHL_MEASURE_11                                       0x762B
#define P76_2C_MHL_MEASURE_12                                       0x762C
#define P76_2D_MHL_MEASURE_13                                       0x762D
#define P76_2E_MHL_MEASURE_14                                       0x762E
#define P76_2F_MHL_MEASURE_15                                       0x762F
#define P76_30_MHL_MEASURE_16                                       0x7630
#define P76_31_MHL_MEASURE_17                                       0x7631
#define P76_32_MHL_MEASURE_18                                       0x7632
#define P76_33_MHL_MEASURE_19                                       0x7633
#define P76_34_MHL_MEASURE_20                                       0x7634
#define P76_35_MHL_MEASURE_21                                       0x7635
#define P76_36_MHL_MEASURE_22                                       0x7636
#define P76_37_MHL_MEASURE_23                                       0x7637
#define P76_38_MHL_MEASURE_24                                       0x7638
#define P76_39_MHL_MEASURE_27                                       0x7639
#define P76_3A_MHL_MEASURE_28                                       0x763A
#define P76_3B_MHL_MEASURE_29                                       0x763B
#define P76_3C_MHL_MEASURE_30                                       0x763C
#define P76_3D_MHL_MEASURE_31                                       0x763D
#define P76_3E_MHL_MEASURE_32                                       0x763E
#define P76_3F_MHL_MEASURE_33                                       0x763F
#define P76_40_MHL_MEASURE_34                                       0x7640
#define P76_41_DPF_CTRL_0                                           0x7641
#define P76_42_DP_OUTPUT_CTRL                                       0x7642
#define P76_43_EVBLK2VS_H                                           0x7643
#define P76_44_EVBLK2VS_M                                           0x7644
#define P76_45_EVBLK2VS_L                                           0x7645
#define P76_46_OVBLK2VS_H                                           0x7646
#define P76_47_OVBLK2VS_M                                           0x7647
#define P76_48_OVBLK2VS_L                                           0x7648
#define P76_49_BS2HS_0                                              0x7649
#define P76_4A_BS2HS_1                                              0x764A
#define P76_4B_VS_FRONT_PORCH                                       0x764B
#define P76_4C_MN_DPF_HTT_M                                         0x764C
#define P76_4D_MN_DPF_HTT_L                                         0x764D
#define P76_4E_MN_DPF_HST_M                                         0x764E
#define P76_4F_MN_DPF_HST_L                                         0x764F
#define P76_50_MN_DPF_HWD_M                                         0x7650
#define P76_51_MN_DPF_HWD_L                                         0x7651
#define P76_52_MN_DPF_HSW_M                                         0x7652
#define P76_53_MN_DPF_HSW_L                                         0x7653
#define P76_54_MN_DPF_VTT_M                                         0x7654
#define P76_55_MN_DPF_VTT_L                                         0x7655
#define P76_56_MN_DPF_VST_M                                         0x7656
#define P76_57_MN_DPF_VST_L                                         0x7657
#define P76_58_MN_DPF_VHT_M                                         0x7658
#define P76_59_MN_DPF_VHT_L                                         0x7659
#define P76_5A_MN_DPF_VSW_M                                         0x765A
#define P76_5B_MN_DPF_VSW_L                                         0x765B
#define P76_5C_INTERLACE_MODE_CONFIG                                0x765C
#define P76_5D_TEST0                                                0x765D
#define P76_5E_MHL_TEST_OUT_SEL                                     0x765E
#define P76_80_REG_MHL3_CP0                                         0x7680
#define P76_81_REG_MHL3_CP1                                         0x7681
#define P76_82_REG_MHL3_CP2                                         0x7682
#define P76_83_REG_MHL3_CP3                                         0x7683
#define P76_84_REG_MHL3_CP4                                         0x7684
#define P76_85_REG_MHL3_CP5                                         0x7685
#define P76_86_REG_MHL3_CP6                                         0x7686
#define P76_87_REG_MHL3_CP7                                         0x7687
#define P76_88_REG_MHL3_CP8                                         0x7688
#define P76_89_REG_MHL3_CP9                                         0x7689
#define P76_8A_REG_MHL3_CP10                                        0x768A
#define P76_8B_REG_MHL3_CP11                                        0x768B
#define P76_8C_REG_MHL3_CP12                                        0x768C
#define P76_8D_REG_MHL3_CP13                                        0x768D
#define P76_8E_REG_MHL3_CP14                                        0x768E
#define P76_8F_REG_MHL3_CP15                                        0x768F
#define P76_90_REG_MHL3_CP16                                        0x7690
#define P76_91_REG_MHL3_CP17                                        0x7691
#define P76_92_REG_MHL3_CP18                                        0x7692
#define P76_93_REG_MHL3_CP19                                        0x7693
#define P76_94_MHL3_SRAM_BIST_0                                     0x7694
#define P76_95_MHL3_SRAM_BIST_1                                     0x7695


//--------------------------------------------------
// D2 MHL2.0 MAC (Page 76)
//--------------------------------------------------
#define P76_A0_MHL_CTRL_00                                          0x76A0
#define P76_A1_MHL_CTRL_01                                          0x76A1
#define P76_A2_MHL_CTRL_02                                          0x76A2
#define P76_A3_MHL_CTRL_03                                          0x76A3
#define P76_A4_MHL_CTRL_04                                          0x76A4
#define P76_A5_MHL_CTRL_05                                          0x76A5
#define P76_A6_MHL_CTRL_06                                          0x76A6
#define P76_A7_MHL_CTRL_07                                          0x76A7
#define P76_A8_MHL_CTRL_08                                          0x76A8
#define P76_A9_MHL_CTRL_09                                          0x76A9
#define P76_AA_MHL_CTRL_0A                                          0x76AA
#define P76_AB_MHL_CTRL_0B                                          0x76AB
#define P76_AC_MHL_CTRL_0C                                          0x76AC
#define P76_AD_MHL_CTRL_0D                                          0x76AD
#define P76_AE_MHL_CTRL_0E                                          0x76AE
#define P76_AF_MHL_CTRL_0F                                          0x76AF
#define P76_B0_MHL_CTRL_10                                          0x76B0
#define P76_B1_MHL_CTRL_11                                          0x76B1
#define P76_B2_MHL_CTRL_12                                          0x76B2
#define P76_B3_MHL_CTRL_13                                          0x76B3
#define P76_B4_MHL_CTRL_14                                          0x76B4
#define P76_B5_MHL_CTRL_15                                          0x76B5
#define P76_B6_MHL_CTRL_16                                          0x76B6


//--------------------------------------------------
// D3 MHL3.0 MAC (Page 77)
//--------------------------------------------------
#define P77_00_MHL_EN                                               0x7700
#define P77_01_MHL_FIFO_CTRL                                        0x7701
#define P77_02_MHL_BIST_CTRL                                        0x7702
#define P77_03_MHL_BIST_CONFIG_1                                    0x7703
#define P77_04_MHL_BIST_CONFIG_2                                    0x7704
#define P77_05_MHL_BIST_ERR_CNT_H                                   0x7705
#define P77_06_MHL_BIST_ERR_CNT_L                                   0x7706
#define P77_07_MHL_DATA_ALIGN_CTRL                                  0x7707
#define P77_08_MHL_PKT_DECODE_CONFIG                                0x7708
#define P77_09_MHL_PKT_DECODE_SEED_H                                0x7709
#define P77_0A_MHL_PKT_DECODE_SEED_L                                0x770A
#define P77_0B_MHL_S2P                                              0x770B
#define P77_0C_MHL_FIFO_FLAG                                        0x770C
#define P77_0D_MHL_BIST_DURATION                                    0x770D
#define P77_0E_MHL_BIST_FIFO_FLAG2                                  0x770E
#define P77_0F_MHL_DEBOUNCE                                         0x770F
#define P77_10_REG_MHL3_OUTPUT_0                                    0x7710
#define P77_11_REG_MHL3_OUTPUT_1                                    0x7711
#define P77_12_REG_MHL3_OUTPUT_2                                    0x7712
#define P77_13_REG_MHL3_OUTPUT_3                                    0x7713
#define P77_14_REG_MHL3_OUTPUT_4                                    0x7714
#define P77_15_REG_MHL3_OUTPUT_5                                    0x7715
#define P77_16_REG_MHL3_OUTPUT_6                                    0x7716
#define P77_17_REG_MHL3_OUTPUT_7                                    0x7717
#define P77_18_REG_MHL3_OUTPUT_8                                    0x7718
#define P77_19_REG_MHL3_OUTPUT_9                                    0x7719
#define P77_1A_REG_MHL3_OUTPUT_A                                    0x771A
#define P77_1B_REG_MHL3_OUTPUT_B                                    0x771B
#define P77_1C_REG_MHL3_CP_VS_MASK_C0                               0x771C
#define P77_1D_REG_MHL3_CP_VS_MASK_C1                               0x771D
#define P77_1E_REG_MHL3_WATER_REC                                   0x771E
#define P77_20_MHL_MEASURE_0                                        0x7720
#define P77_21_MHL_MEASURE_1                                        0x7721
#define P77_22_MHL_MEASURE_2                                        0x7722
#define P77_23_MHL_MEASURE_3                                        0x7723
#define P77_24_MHL_MEASURE_4                                        0x7724
#define P77_25_MHL_MEASURE_5                                        0x7725
#define P77_26_MHL_MEASURE_6                                        0x7726
#define P77_27_MHL_MEASURE_7                                        0x7727
#define P77_28_MHL_MEASURE_8                                        0x7728
#define P77_29_MHL_MEASURE_9                                        0x7729
#define P77_2A_MHL_MEASURE_10                                       0x772A
#define P77_2B_MHL_MEASURE_11                                       0x772B
#define P77_2C_MHL_MEASURE_12                                       0x772C
#define P77_2D_MHL_MEASURE_13                                       0x772D
#define P77_2E_MHL_MEASURE_14                                       0x772E
#define P77_2F_MHL_MEASURE_15                                       0x772F
#define P77_30_MHL_MEASURE_16                                       0x7730
#define P77_31_MHL_MEASURE_17                                       0x7731
#define P77_32_MHL_MEASURE_18                                       0x7732
#define P77_33_MHL_MEASURE_19                                       0x7733
#define P77_34_MHL_MEASURE_20                                       0x7734
#define P77_35_MHL_MEASURE_21                                       0x7735
#define P77_36_MHL_MEASURE_22                                       0x7736
#define P77_37_MHL_MEASURE_23                                       0x7737
#define P77_38_MHL_MEASURE_24                                       0x7738
#define P77_39_MHL_MEASURE_27                                       0x7739
#define P77_3A_MHL_MEASURE_28                                       0x773A
#define P77_3B_MHL_MEASURE_29                                       0x773B
#define P77_3C_MHL_MEASURE_30                                       0x773C
#define P77_3D_MHL_MEASURE_31                                       0x773D
#define P77_3E_MHL_MEASURE_32                                       0x773E
#define P77_3F_MHL_MEASURE_33                                       0x773F
#define P77_40_MHL_MEASURE_34                                       0x7740
#define P77_41_DPF_CTRL_0                                           0x7741
#define P77_42_DP_OUTPUT_CTRL                                       0x7742
#define P77_43_EVBLK2VS_H                                           0x7743
#define P77_44_EVBLK2VS_M                                           0x7744
#define P77_45_EVBLK2VS_L                                           0x7745
#define P77_46_OVBLK2VS_H                                           0x7746
#define P77_47_OVBLK2VS_M                                           0x7747
#define P77_48_OVBLK2VS_L                                           0x7748
#define P77_49_BS2HS_0                                              0x7749
#define P77_4A_BS2HS_1                                              0x774A
#define P77_4B_VS_FRONT_PORCH                                       0x774B
#define P77_4C_MN_DPF_HTT_M                                         0x774C
#define P77_4D_MN_DPF_HTT_L                                         0x774D
#define P77_4E_MN_DPF_HST_M                                         0x774E
#define P77_4F_MN_DPF_HST_L                                         0x774F
#define P77_50_MN_DPF_HWD_M                                         0x7750
#define P77_51_MN_DPF_HWD_L                                         0x7751
#define P77_52_MN_DPF_HSW_M                                         0x7752
#define P77_53_MN_DPF_HSW_L                                         0x7753
#define P77_54_MN_DPF_VTT_M                                         0x7754
#define P77_55_MN_DPF_VTT_L                                         0x7755
#define P77_56_MN_DPF_VST_M                                         0x7756
#define P77_57_MN_DPF_VST_L                                         0x7757
#define P77_58_MN_DPF_VHT_M                                         0x7758
#define P77_59_MN_DPF_VHT_L                                         0x7759
#define P77_5A_MN_DPF_VSW_M                                         0x775A
#define P77_5B_MN_DPF_VSW_L                                         0x775B
#define P77_5C_INTERLACE_MODE_CONFIG                                0x775C
#define P77_5D_TEST0                                                0x775D
#define P77_5E_MHL_TEST_OUT_SEL                                     0x775E
#define P77_80_REG_MHL3_CP0                                         0x7780
#define P77_81_REG_MHL3_CP1                                         0x7781
#define P77_82_REG_MHL3_CP2                                         0x7782
#define P77_83_REG_MHL3_CP3                                         0x7783
#define P77_84_REG_MHL3_CP4                                         0x7784
#define P77_85_REG_MHL3_CP5                                         0x7785
#define P77_86_REG_MHL3_CP6                                         0x7786
#define P77_87_REG_MHL3_CP7                                         0x7787
#define P77_88_REG_MHL3_CP8                                         0x7788
#define P77_89_REG_MHL3_CP9                                         0x7789
#define P77_8A_REG_MHL3_CP10                                        0x778A
#define P77_8B_REG_MHL3_CP11                                        0x778B
#define P77_8C_REG_MHL3_CP12                                        0x778C
#define P77_8D_REG_MHL3_CP13                                        0x778D
#define P77_8E_REG_MHL3_CP14                                        0x778E
#define P77_8F_REG_MHL3_CP15                                        0x778F
#define P77_90_REG_MHL3_CP16                                        0x7790
#define P77_91_REG_MHL3_CP17                                        0x7791
#define P77_92_REG_MHL3_CP18                                        0x7792
#define P77_93_REG_MHL3_CP19                                        0x7793
#define P77_94_MHL3_SRAM_BIST_0                                     0x7794
#define P77_95_MHL3_SRAM_BIST_1                                     0x7795


//--------------------------------------------------
// D3 MHL2.0 MAC (Page 77)
//--------------------------------------------------
#define P77_A0_MHL_CTRL_00                                          0x77A0
#define P77_A1_MHL_CTRL_01                                          0x77A1
#define P77_A2_MHL_CTRL_02                                          0x77A2
#define P77_A3_MHL_CTRL_03                                          0x77A3
#define P77_A4_MHL_CTRL_04                                          0x77A4
#define P77_A5_MHL_CTRL_05                                          0x77A5
#define P77_A6_MHL_CTRL_06                                          0x77A6
#define P77_A7_MHL_CTRL_07                                          0x77A7
#define P77_A8_MHL_CTRL_08                                          0x77A8
#define P77_A9_MHL_CTRL_09                                          0x77A9
#define P77_AA_MHL_CTRL_0A                                          0x77AA
#define P77_AB_MHL_CTRL_0B                                          0x77AB
#define P77_AC_MHL_CTRL_0C                                          0x77AC
#define P77_AD_MHL_CTRL_0D                                          0x77AD
#define P77_AE_MHL_CTRL_0E                                          0x77AE
#define P77_AF_MHL_CTRL_0F                                          0x77AF
#define P77_B0_MHL_CTRL_10                                          0x77B0
#define P77_B1_MHL_CTRL_11                                          0x77B1
#define P77_B2_MHL_CTRL_12                                          0x77B2
#define P77_B3_MHL_CTRL_13                                          0x77B3
#define P77_B4_MHL_CTRL_14                                          0x77B4
#define P77_B5_MHL_CTRL_15                                          0x77B5
#define P77_B6_MHL_CTRL_16                                          0x77B6


//--------------------------------------------------
// D1 GDI PHY Power On Region (Page 7A)
//--------------------------------------------------
#define P7A_0A_DPHY_DEBUG                                           0x7A0A
#define P7A_0B_SDM_00                                               0x7A0B
#define P7A_0C_SDM_01                                               0x7A0C
#define P7A_0D_SDM_02                                               0x7A0D
#define P7A_0E_SDM_03                                               0x7A0E
#define P7A_0F_WD                                                   0x7A0F
#define P7A_10_EQEN_TIMER                                           0x7A10
#define P7A_11_DATA_TIMER                                           0x7A11
#define P7A_12_ANA_CDR                                              0x7A12
#define P7A_13_PHY_RESERVED                                         0x7A13
#define P7A_17_BANDGAP_03                                           0x7A17
#define P7A_18_IMPEDANCE_00                                         0x7A18
#define P7A_19_IMPEDANCE_01                                         0x7A19
#define P7A_1A_CMU_00                                               0x7A1A
#define P7A_1B_CMU_01                                               0x7A1B
#define P7A_1C_CMU_02                                               0x7A1C
#define P7A_1D_CMU_03                                               0x7A1D
#define P7A_1E_CMU_04                                               0x7A1E
#define P7A_1F_CMU_05                                               0x7A1F
#define P7A_20_CMU_06                                               0x7A20
#define P7A_21_CMU_07                                               0x7A21
#define P7A_22_CMU_08                                               0x7A22
#define P7A_23_CMU_09                                               0x7A23
#define P7A_24_KOFFSET_00                                           0x7A24
#define P7A_25_KOFFSET_01                                           0x7A25
#define P7A_26_KOFFSET_02                                           0x7A26
#define P7A_27_KOFFSET_03                                           0x7A27
#define P7A_28_KOFFSET_04                                           0x7A28
#define P7A_29_KOFFSET_05                                           0x7A29
#define P7A_2A_KOFFSET_06                                           0x7A2A
#define P7A_2B_KOFFSET_07                                           0x7A2B
#define P7A_2C_ANA_CDR_01                                           0x7A2C
#define P7A_2D_ANA_CDR_02                                           0x7A2D
#define P7A_2E_ANA_CDR_03                                           0x7A2E
#define P7A_2F_ANA_CDR_04                                           0x7A2F
#define P7A_30_ANA_CDR_05                                           0x7A30
#define P7A_31_ANA_CDR_06                                           0x7A31
#define P7A_32_ANA_CDR_07                                           0x7A32
#define P7A_33_ANA_CDR_08                                           0x7A33
#define P7A_34_ANA_CDR_09                                           0x7A34
#define P7A_35_ANA_CDR_10                                           0x7A35
#define P7A_36_ANA_CDR_11                                           0x7A36
#define P7A_37_ANA_CDR_12                                           0x7A37
#define P7A_38_ANA_CDR_13                                           0x7A38
#define P7A_39_ANA_CDR_14                                           0x7A39
#define P7A_3A_TMDS_RESET                                           0x7A3A
#define P7A_3B_TMDS_CONT_00                                         0x7A3B
#define P7A_3C_TMDS_CONT_01                                         0x7A3C
#define P7A_3D_TMDS_CONT_02                                         0x7A3D
#define P7A_3E_TMDS_CONT_03                                         0x7A3E
#define P7A_3F_TMDS_CONT_04                                         0x7A3F
#define P7A_40_EN_01                                                0x7A40
#define P7A_41_EN_02                                                0x7A41
#define P7A_42_EN_03                                                0x7A42
#define P7A_43_EN_04                                                0x7A43
#define P7A_44_ST_01                                                0x7A44
#define P7A_45_ST_02                                                0x7A45
#define P7A_46_ST_03                                                0x7A46
#define P7A_47_ST_04                                                0x7A47
#define P7A_48_ST_05                                                0x7A48
#define P7A_49_ST_06                                                0x7A49
#define P7A_4A_ST_07                                                0x7A4A
#define P7A_4B_ST_08                                                0x7A4B
#define P7A_4C_ST_09                                                0x7A4C
#define P7A_4D_ST_10                                                0x7A4D
#define P7A_4E_ST_11                                                0x7A4E
#define P7A_4F_PI_MANUAL                                            0x7A4F
#define P7A_50_CDR_00                                               0x7A50
#define P7A_51_CDR_01                                               0x7A51
#define P7A_52_CDR_02                                               0x7A52
#define P7A_53_CDR_03                                               0x7A53
#define P7A_54_ACC_00                                               0x7A54
#define P7A_55_ACC_01                                               0x7A55
#define P7A_56_KI_L0                                                0x7A56
#define P7A_57_KI_L1                                                0x7A57
#define P7A_58_KI_L2                                                0x7A58
#define P7A_59_KI_L3                                                0x7A59
#define P7A_5A_KP_L0                                                0x7A5A
#define P7A_5B_KP_L1                                                0x7A5B
#define P7A_5C_KP_L2                                                0x7A5C
#define P7A_5D_KP_L3                                                0x7A5D


//--------------------------------------------------
// D1 GDI DFE (Page 7A)
//--------------------------------------------------
#define P7A_A0_L0_DFE_EN_1                                          0x7AA0
#define P7A_A1_L0_DFE_EN_2                                          0x7AA1
#define P7A_A2_L0_LIMIT_INIT                                        0x7AA2
#define P7A_A3_L0_INIT_1                                            0x7AA3
#define P7A_A4_L0_INIT_2                                            0x7AA4
#define P7A_A5_L0_INIT_3                                            0x7AA5
#define P7A_A6_L0_INIT_4                                            0x7AA6
#define P7A_A7_L0_INIT_5                                            0x7AA7
#define P7A_A8_L0_INIT_6                                            0x7AA8
#define P7A_A9_L0_INIT_7                                            0x7AA9
#define P7A_AA_L0_INIT_8                                            0x7AAA
#define P7A_AB_L0_STABLE_FLAG                                       0x7AAB
#define P7A_AF_L0_GDI_DE                                            0x7AAF
#define P7A_B0_L1_DFE_EN_1                                          0x7AB0
#define P7A_B1_L1_DFE_EN_2                                          0x7AB1
#define P7A_B2_L1_LIMIT_INIT                                        0x7AB2
#define P7A_B3_L1_INIT_1                                            0x7AB3
#define P7A_B4_L1_INIT_2                                            0x7AB4
#define P7A_B5_L1_INIT_3                                            0x7AB5
#define P7A_B6_L1_INIT_4                                            0x7AB6
#define P7A_B7_L1_INIT_5                                            0x7AB7
#define P7A_B8_L1_INIT_6                                            0x7AB8
#define P7A_B9_L1_INIT_7                                            0x7AB9
#define P7A_BA_L1_INIT_8                                            0x7ABA
#define P7A_BB_L1_STABLE_FLAG                                       0x7ABB
#define P7A_BF_L1_GDI_DE                                            0x7ABF
#define P7A_C0_L2_DFE_EN_1                                          0x7AC0
#define P7A_C1_L2_DFE_EN_2                                          0x7AC1
#define P7A_C2_L2_LIMIT_INIT                                        0x7AC2
#define P7A_C3_L2_INIT_1                                            0x7AC3
#define P7A_C4_L2_INIT_2                                            0x7AC4
#define P7A_C5_L2_INIT_3                                            0x7AC5
#define P7A_C6_L2_INIT_4                                            0x7AC6
#define P7A_C7_L2_INIT_5                                            0x7AC7
#define P7A_C8_L2_INIT_6                                            0x7AC8
#define P7A_C9_L2_INIT_7                                            0x7AC9
#define P7A_CA_L2_INIT_8                                            0x7ACA
#define P7A_CB_L2_STABLE_FLAG                                       0x7ACB
#define P7A_CF_L2_GDI_DE                                            0x7ACF
#define P7A_D0_L3_DFE_EN_1                                          0x7AD0
#define P7A_D1_L3_DFE_EN_2                                          0x7AD1
#define P7A_D2_L3_LIMIT_INIT                                        0x7AD2
#define P7A_D3_L3_INIT_1                                            0x7AD3
#define P7A_D4_L3_INIT_2                                            0x7AD4
#define P7A_D5_L3_INIT_3                                            0x7AD5
#define P7A_D6_L3_INIT_4                                            0x7AD6
#define P7A_D7_L3_INIT_5                                            0x7AD7
#define P7A_D8_L3_INIT_6                                            0x7AD8
#define P7A_D9_L3_INIT_7                                            0x7AD9
#define P7A_DA_L3_INIT_8                                            0x7ADA
#define P7A_DB_L3_STABLE_FLAG                                       0x7ADB
#define P7A_DF_L3_GDI_DE                                            0x7ADF
#define P7A_E0_MODE_TIMER                                           0x7AE0
#define P7A_E1_TIMER                                                0x7AE1
#define P7A_E2_GAIN_1                                               0x7AE2
#define P7A_E3_GAIN_2                                               0x7AE3
#define P7A_E4_GAIN_3                                               0x7AE4
#define P7A_E5_GAIN_4                                               0x7AE5
#define P7A_E6_LIMIT_1                                              0x7AE6
#define P7A_E7_LIMIT_2                                              0x7AE7
#define P7A_E8_LIMIT_3                                              0x7AE8
#define P7A_E9_LIMIT_4                                              0x7AE9
#define P7A_EA_LIMIT_5                                              0x7AEA
#define P7A_EB_LIMIT_6                                              0x7AEB
#define P7A_EC_LOOP_DIV_1                                           0x7AEC
#define P7A_ED_LOOP_DIV_2                                           0x7AED
#define P7A_EE_GRAY_DEC_1                                           0x7AEE
#define P7A_EF_RESET_1                                              0x7AEF
#define P7A_F0_COEF_1                                               0x7AF0
#define P7A_F1_COEF_2                                               0x7AF1
#define P7A_F2_COEF_3                                               0x7AF2
#define P7A_F3_COEF_4                                               0x7AF3
#define P7A_F8_GRAY_DEC_2                                           0x7AF8
#define P7A_F9_LIMIT_10                                             0x7AF9
#define P7A_FA_GAIN_PREC                                            0x7AFA
#define P7A_FB_DEBUG                                                0x7AFB


//--------------------------------------------------
// D2 GDI PHY Power On Region (Page 7B)
//--------------------------------------------------
#define P7B_00_DIG_00                                               0x7B00
#define P7B_01_DIG_01                                               0x7B01
#define P7B_02_DIG_02                                               0x7B02
#define P7B_03_DIG_03                                               0x7B03
#define P7B_04_DIG_04                                               0x7B04
#define P7B_05_DIG_05                                               0x7B05
#define P7B_06_DIG_06                                               0x7B06
#define P7B_07_DIG_07                                               0x7B07
#define P7B_08_DIG_08                                               0x7B08
#define P7B_09_DIG_09                                               0x7B09
#define P7B_0A_DIG_10                                               0x7B0A
#define P7B_0B_SDM_00                                               0x7B0B
#define P7B_0C_SDM_01                                               0x7B0C
#define P7B_0D_SDM_02                                               0x7B0D
#define P7B_0E_SDM_03                                               0x7B0E
#define P7B_0F_WD                                                   0x7B0F
#define P7B_10_EQEN_TIMER                                           0x7B10
#define P7B_11_DATA_TIMER                                           0x7B11
#define P7B_12_ANA_CDR                                              0x7B12
#define P7B_13_PHY_RESERVED                                         0x7B13
#define P7B_17_BANDGAP_03                                           0x7B17
#define P7B_18_IMPEDANCE_00                                         0x7B18
#define P7B_19_IMPEDANCE_01                                         0x7B19
#define P7B_1A_CMU_00                                               0x7B1A
#define P7B_1B_CMU_01                                               0x7B1B
#define P7B_1C_CMU_02                                               0x7B1C
#define P7B_1D_CMU_03                                               0x7B1D
#define P7B_1E_CMU_04                                               0x7B1E
#define P7B_1F_CMU_05                                               0x7B1F
#define P7B_20_CMU_06                                               0x7B20
#define P7B_21_CMU_07                                               0x7B21
#define P7B_22_CMU_08                                               0x7B22
#define P7B_23_CMU_09                                               0x7B23
#define P7B_24_KOFFSET_00                                           0x7B24
#define P7B_25_KOFFSET_01                                           0x7B25
#define P7B_26_KOFFSET_02                                           0x7B26
#define P7B_27_KOFFSET_03                                           0x7B27
#define P7B_28_KOFFSET_04                                           0x7B28
#define P7B_29_KOFFSET_05                                           0x7B29
#define P7B_2A_ANA_CDR_00                                           0x7B2A
#define P7B_2B_ANA_CDR_01                                           0x7B2B
#define P7B_2C_ANA_CDR_02                                           0x7B2C
#define P7B_2D_ANA_CDR_03                                           0x7B2D
#define P7B_2E_ANA_CDR_04                                           0x7B2E
#define P7B_2F_ANA_CDR_05                                           0x7B2F
#define P7B_30_ANA_CDR_06                                           0x7B30
#define P7B_31_ANA_CDR_07                                           0x7B31
#define P7B_32_ANA_CDR_08                                           0x7B32
#define P7B_33_ANA_CDR_09                                           0x7B33
#define P7B_34_ANA_CDR_10                                           0x7B34
#define P7B_35_ANA_CDR_11                                           0x7B35
#define P7B_36_ANA_CDR_12                                           0x7B36
#define P7B_37_ANA_CDR_13                                           0x7B37
#define P7B_38_TMDS_RESET                                           0x7B38
#define P7B_39_TMDS_CONT_00                                         0x7B39
#define P7B_3A_TMDS_CONT_01                                         0x7B3A
#define P7B_3B_TMDS_CONT_02                                         0x7B3B
#define P7B_3C_TMDS_CONT_03                                         0x7B3C
#define P7B_3D_TMDS_CONT_04                                         0x7B3D
#define P7B_3E_EN_01                                                0x7B3E
#define P7B_3F_EN_02                                                0x7B3F
#define P7B_40_EN_03                                                0x7B40
#define P7B_41_ST_01                                                0x7B41
#define P7B_42_ST_02                                                0x7B42
#define P7B_43_ST_03                                                0x7B43
#define P7B_44_ST_04                                                0x7B44
#define P7B_45_ST_05                                                0x7B45
#define P7B_46_ST_06                                                0x7B46
#define P7B_47_ST_07                                                0x7B47
#define P7B_48_ST_08                                                0x7B48
#define P7B_49_ST_09                                                0x7B49
#define P7B_4A_CDR_00                                               0x7B4A
#define P7B_4B_CDR_01                                               0x7B4B
#define P7B_4C_CDR_02                                               0x7B4C
#define P7B_4D_ACC_00                                               0x7B4D
#define P7B_4E_ACC_01                                               0x7B4E
#define P7B_4F_KD                                                   0x7B4F
#define P7B_50_KI_L0                                                0x7B50
#define P7B_51_KI_L1                                                0x7B51
#define P7B_52_KI_L2                                                0x7B52
#define P7B_53_KP_L0                                                0x7B53
#define P7B_54_KP_L1                                                0x7B54
#define P7B_55_KP_L2                                                0x7B55


//--------------------------------------------------
// D2 GDI DFE (Page 7B)
//--------------------------------------------------
#define P7B_A0_L0_DFE_EN_1                                          0x7BA0
#define P7B_A1_L0_DFE_EN_2                                          0x7BA1
#define P7B_A2_L0_LIMIT_INIT                                        0x7BA2
#define P7B_A3_L0_INIT_1                                            0x7BA3
#define P7B_A4_L0_INIT_2                                            0x7BA4
#define P7B_A5_L0_INIT_3                                            0x7BA5
#define P7B_A6_L0_INIT_4                                            0x7BA6
#define P7B_A7_L0_INIT_5                                            0x7BA7
#define P7B_A8_L0_INIT_6                                            0x7BA8
#define P7B_A9_L0_INIT_7                                            0x7BA9
#define P7B_AA_L0_INIT_8                                            0x7BAA
#define P7B_AB_L0_STABLE_FLAG                                       0x7BAB
#define P7B_AF_L0_GDI_DE                                            0x7BAF
#define P7B_B0_L1_DFE_EN_1                                          0x7BB0
#define P7B_B1_L1_DFE_EN_2                                          0x7BB1
#define P7B_B2_L1_LIMIT_INIT                                        0x7BB2
#define P7B_B3_L1_INIT_1                                            0x7BB3
#define P7B_B4_L1_INIT_2                                            0x7BB4
#define P7B_B5_L1_INIT_3                                            0x7BB5
#define P7B_B6_L1_INIT_4                                            0x7BB6
#define P7B_B7_L1_INIT_5                                            0x7BB7
#define P7B_B8_L1_INIT_6                                            0x7BB8
#define P7B_B9_L1_INIT_7                                            0x7BB9
#define P7B_BA_L1_INIT_8                                            0x7BBA
#define P7B_BB_L1_STABLE_FLAG                                       0x7BBB
#define P7B_BF_L1_GDI_DE                                            0x7BBF
#define P7B_C0_L2_DFE_EN_1                                          0x7BC0
#define P7B_C1_L2_DFE_EN_2                                          0x7BC1
#define P7B_C2_L2_LIMIT_INIT                                        0x7BC2
#define P7B_C3_L2_INIT_1                                            0x7BC3
#define P7B_C4_L2_INIT_2                                            0x7BC4
#define P7B_C5_L2_INIT_3                                            0x7BC5
#define P7B_C6_L2_INIT_4                                            0x7BC6
#define P7B_C7_L2_INIT_5                                            0x7BC7
#define P7B_C8_L2_INIT_6                                            0x7BC8
#define P7B_C9_L2_INIT_7                                            0x7BC9
#define P7B_CA_L2_INIT_8                                            0x7BCA
#define P7B_CB_L2_STABLE_FLAG                                       0x7BCB
#define P7B_CF_L2_GDI_DE                                            0x7BCF
#define P7B_E0_MODE_TIMER                                           0x7BE0
#define P7B_E1_TIMER                                                0x7BE1
#define P7B_E2_GAIN_1                                               0x7BE2
#define P7B_E3_GAIN_2                                               0x7BE3
#define P7B_E4_GAIN_3                                               0x7BE4
#define P7B_E5_GAIN_4                                               0x7BE5
#define P7B_E6_LIMIT_1                                              0x7BE6
#define P7B_E7_LIMIT_2                                              0x7BE7
#define P7B_E8_LIMIT_3                                              0x7BE8
#define P7B_E9_LIMIT_4                                              0x7BE9
#define P7B_EA_LIMIT_5                                              0x7BEA
#define P7B_EB_LIMIT_6                                              0x7BEB
#define P7B_EC_LOOP_DIV_1                                           0x7BEC
#define P7B_ED_LOOP_DIV_2                                           0x7BED
#define P7B_EE_GRAY_DEC_1                                           0x7BEE
#define P7B_EF_RESET_1                                              0x7BEF
#define P7B_F0_COEF_1                                               0x7BF0
#define P7B_F1_COEF_2                                               0x7BF1
#define P7B_F2_COEF_3                                               0x7BF2
#define P7B_F3_COEF_4                                               0x7BF3
#define P7B_F8_GRAY_DEC_2                                           0x7BF8
#define P7B_F9_LIMIT_10                                             0x7BF9
#define P7B_FA_GAIN_PREC                                            0x7BFA
#define P7B_FB_DEBUG                                                0x7BFB


//--------------------------------------------------
// D3 GDI PHY Power On Region (Page 7C)
//--------------------------------------------------
#define P7C_00_DIG_00                                               0x7C00
#define P7C_01_DIG_01                                               0x7C01
#define P7C_02_DIG_02                                               0x7C02
#define P7C_03_DIG_03                                               0x7C03
#define P7C_04_DIG_04                                               0x7C04
#define P7C_05_DIG_05                                               0x7C05
#define P7C_06_DIG_06                                               0x7C06
#define P7C_07_DIG_07                                               0x7C07
#define P7C_08_DIG_08                                               0x7C08
#define P7C_09_DIG_09                                               0x7C09
#define P7C_0A_DIG_10                                               0x7C0A
#define P7C_0B_SDM_00                                               0x7C0B
#define P7C_0C_SDM_01                                               0x7C0C
#define P7C_0D_SDM_02                                               0x7C0D
#define P7C_0E_SDM_03                                               0x7C0E
#define P7C_0F_WD                                                   0x7C0F
#define P7C_10_EQEN_TIMER                                           0x7C10
#define P7C_11_DATA_TIMER                                           0x7C11
#define P7C_12_ANA_CDR                                              0x7C12
#define P7C_13_PHY_RESERVED                                         0x7C13
#define P7C_17_BANDGAP_03                                           0x7C17
#define P7C_18_IMPEDANCE_00                                         0x7C18
#define P7C_19_IMPEDANCE_01                                         0x7C19
#define P7C_1A_CMU_00                                               0x7C1A
#define P7C_1B_CMU_01                                               0x7C1B
#define P7C_1C_CMU_02                                               0x7C1C
#define P7C_1D_CMU_03                                               0x7C1D
#define P7C_1E_CMU_04                                               0x7C1E
#define P7C_1F_CMU_05                                               0x7C1F
#define P7C_20_CMU_06                                               0x7C20
#define P7C_21_CMU_07                                               0x7C21
#define P7C_22_CMU_08                                               0x7C22
#define P7C_23_CMU_09                                               0x7C23
#define P7C_24_KOFFSET_00                                           0x7C24
#define P7C_25_KOFFSET_01                                           0x7C25
#define P7C_26_KOFFSET_02                                           0x7C26
#define P7C_27_KOFFSET_03                                           0x7C27
#define P7C_28_KOFFSET_04                                           0x7C28
#define P7C_29_KOFFSET_05                                           0x7C29
#define P7C_2A_ANA_CDR_00                                           0x7C2A
#define P7C_2B_ANA_CDR_01                                           0x7C2B
#define P7C_2C_ANA_CDR_02                                           0x7C2C
#define P7C_2D_ANA_CDR_03                                           0x7C2D
#define P7C_2E_ANA_CDR_04                                           0x7C2E
#define P7C_2F_ANA_CDR_05                                           0x7C2F
#define P7C_30_ANA_CDR_06                                           0x7C30
#define P7C_31_ANA_CDR_07                                           0x7C31
#define P7C_32_ANA_CDR_08                                           0x7C32
#define P7C_33_ANA_CDR_09                                           0x7C33
#define P7C_34_ANA_CDR_10                                           0x7C34
#define P7C_35_ANA_CDR_11                                           0x7C35
#define P7C_36_ANA_CDR_12                                           0x7C36
#define P7C_37_ANA_CDR_13                                           0x7C37
#define P7C_38_TMDS_RESET                                           0x7C38
#define P7C_39_TMDS_CONT_00                                         0x7C39
#define P7C_3A_TMDS_CONT_01                                         0x7C3A
#define P7C_3B_TMDS_CONT_02                                         0x7C3B
#define P7C_3C_TMDS_CONT_03                                         0x7C3C
#define P7C_3D_TMDS_CONT_04                                         0x7C3D
#define P7C_3E_EN_01                                                0x7C3E
#define P7C_3F_EN_02                                                0x7C3F
#define P7C_40_EN_03                                                0x7C40
#define P7C_41_ST_01                                                0x7C41
#define P7C_42_ST_02                                                0x7C42
#define P7C_43_ST_03                                                0x7C43
#define P7C_44_ST_04                                                0x7C44
#define P7C_45_ST_05                                                0x7C45
#define P7C_46_ST_06                                                0x7C46
#define P7C_47_ST_07                                                0x7C47
#define P7C_48_ST_08                                                0x7C48
#define P7C_49_ST_09                                                0x7C49
#define P7C_4A_CDR_00                                               0x7C4A
#define P7C_4B_CDR_01                                               0x7C4B
#define P7C_4C_CDR_02                                               0x7C4C
#define P7C_4D_ACC_00                                               0x7C4D
#define P7C_4E_ACC_01                                               0x7C4E
#define P7C_4F_KD                                                   0x7C4F
#define P7C_50_KI_L0                                                0x7C50
#define P7C_51_KI_L1                                                0x7C51
#define P7C_52_KI_L2                                                0x7C52
#define P7C_53_KP_L0                                                0x7C53
#define P7C_54_KP_L1                                                0x7C54
#define P7C_55_KP_L2                                                0x7C55


//--------------------------------------------------
// D3 GDI DFE (Page 7C)
//--------------------------------------------------
#define P7C_A0_L0_DFE_EN_1                                          0x7CA0
#define P7C_A1_L0_DFE_EN_2                                          0x7CA1
#define P7C_A2_L0_LIMIT_INIT                                        0x7CA2
#define P7C_A3_L0_INIT_1                                            0x7CA3
#define P7C_A4_L0_INIT_2                                            0x7CA4
#define P7C_A5_L0_INIT_3                                            0x7CA5
#define P7C_A6_L0_INIT_4                                            0x7CA6
#define P7C_A7_L0_INIT_5                                            0x7CA7
#define P7C_A8_L0_INIT_6                                            0x7CA8
#define P7C_A9_L0_INIT_7                                            0x7CA9
#define P7C_AA_L0_INIT_8                                            0x7CAA
#define P7C_AB_L0_STABLE_FLAG                                       0x7CAB
#define P7C_AF_L0_GDI_DE                                            0x7CAF
#define P7C_B0_L1_DFE_EN_1                                          0x7CB0
#define P7C_B1_L1_DFE_EN_2                                          0x7CB1
#define P7C_B2_L1_LIMIT_INIT                                        0x7CB2
#define P7C_B3_L1_INIT_1                                            0x7CB3
#define P7C_B4_L1_INIT_2                                            0x7CB4
#define P7C_B5_L1_INIT_3                                            0x7CB5
#define P7C_B6_L1_INIT_4                                            0x7CB6
#define P7C_B7_L1_INIT_5                                            0x7CB7
#define P7C_B8_L1_INIT_6                                            0x7CB8
#define P7C_B9_L1_INIT_7                                            0x7CB9
#define P7C_BA_L1_INIT_8                                            0x7CBA
#define P7C_BB_L1_STABLE_FLAG                                       0x7CBB
#define P7C_BF_L1_GDI_DE                                            0x7CBF
#define P7C_C0_L2_DFE_EN_1                                          0x7CC0
#define P7C_C1_L2_DFE_EN_2                                          0x7CC1
#define P7C_C2_L2_LIMIT_INIT                                        0x7CC2
#define P7C_C3_L2_INIT_1                                            0x7CC3
#define P7C_C4_L2_INIT_2                                            0x7CC4
#define P7C_C5_L2_INIT_3                                            0x7CC5
#define P7C_C6_L2_INIT_4                                            0x7CC6
#define P7C_C7_L2_INIT_5                                            0x7CC7
#define P7C_C8_L2_INIT_6                                            0x7CC8
#define P7C_C9_L2_INIT_7                                            0x7CC9
#define P7C_CA_L2_INIT_8                                            0x7CCA
#define P7C_CB_L2_STABLE_FLAG                                       0x7CCB
#define P7C_CF_L2_GDI_DE                                            0x7CCF
#define P7C_E0_MODE_TIMER                                           0x7CE0
#define P7C_E1_TIMER                                                0x7CE1
#define P7C_E2_GAIN_1                                               0x7CE2
#define P7C_E3_GAIN_2                                               0x7CE3
#define P7C_E4_GAIN_3                                               0x7CE4
#define P7C_E5_GAIN_4                                               0x7CE5
#define P7C_E6_LIMIT_1                                              0x7CE6
#define P7C_E7_LIMIT_2                                              0x7CE7
#define P7C_E8_LIMIT_3                                              0x7CE8
#define P7C_E9_LIMIT_4                                              0x7CE9
#define P7C_EA_LIMIT_5                                              0x7CEA
#define P7C_EB_LIMIT_6                                              0x7CEB
#define P7C_EC_LOOP_DIV_1                                           0x7CEC
#define P7C_ED_LOOP_DIV_2                                           0x7CED
#define P7C_EE_GRAY_DEC_1                                           0x7CEE
#define P7C_EF_RESET_1                                              0x7CEF
#define P7C_F0_COEF_1                                               0x7CF0
#define P7C_F1_COEF_2                                               0x7CF1
#define P7C_F2_COEF_3                                               0x7CF2
#define P7C_F3_COEF_4                                               0x7CF3
#define P7C_F8_GRAY_DEC_2                                           0x7CF8
#define P7C_F9_LIMIT_10                                             0x7CF9
#define P7C_FA_GAIN_PREC                                            0x7CFA
#define P7C_FB_DEBUG                                                0x7CFB


//--------------------------------------------------
// GDI Clock Divider (Page 80)
//--------------------------------------------------
#define P80_06_GDI_CLK_DIVIDER                                      0x8006


//--------------------------------------------------
// GroupE Power Control (Page 80)
//--------------------------------------------------
#define P80_0A_GE_POWER_CTRL                                        0x800A
#define P80_0B_TOP_DUMMY6                                           0x800B
#define P80_0D_TOP_DUMMY7                                           0x800D


//--------------------------------------------------
// XTAL (Page 80)
//--------------------------------------------------
#define P80_0E_XTAL_CTRL0                                           0x800E
#define P80_0F_XTAL_CTRL1                                           0x800F


//--------------------------------------------------
// DDR2 PLL A (Page 88)
//--------------------------------------------------
#define P88_00_CRT_CTRL_1                                           0x8800
#define P88_01_CRT_CTRL_2                                           0x8801
#define P88_02_CRT_CTRL_3                                           0x8802
#define P88_03_CRT_CTRL_4                                           0x8803
#define P88_04_PLL_CTRL0_1                                          0x8804
#define P88_05_PLL_CTRL0_2                                          0x8805
#define P88_06_PLL_CTRL0_3                                          0x8806
#define P88_07_PLL_CTRL0_4                                          0x8807
#define P88_08_PLL_CTRL1_1                                          0x8808
#define P88_09_PLL_CTRL1_2                                          0x8809
#define P88_0A_PLL_CTRL1_3                                          0x880A
#define P88_0B_PLL_CTRL1_4                                          0x880B
#define P88_0C_PLL_CTRL2_1                                          0x880C
#define P88_0D_PLL_CTRL2_2                                          0x880D
#define P88_0E_PLL_CTRL2_3                                          0x880E
#define P88_0F_PLL_CTRL2_4                                          0x880F
#define P88_10_PLL_PI0_1                                            0x8810
#define P88_11_PLL_PI0_2                                            0x8811
#define P88_12_PLL_PI0_3                                            0x8812
#define P88_13_PLL_PI0_4                                            0x8813
#define P88_14_PLL_PI1_1                                            0x8814
#define P88_15_PLL_PI1_2                                            0x8815
#define P88_16_PLL_PI1_3                                            0x8816
#define P88_17_PLL_PI1_4                                            0x8817
#define P88_18_PLL_PI2_1                                            0x8818
#define P88_19_PLL_PI2_2                                            0x8819
#define P88_1A_PLL_PI2_3                                            0x881A
#define P88_1B_PLL_PI2_4                                            0x881B
#define P88_1C_PLL_CTRL3_1                                          0x881C
#define P88_1D_PLL_CTRL3_2                                          0x881D
#define P88_1E_PLL_CTRL3_3                                          0x881E
#define P88_1F_PLL_CTRL3_4                                          0x881F
#define P88_20_PLL_SSC0_1                                           0x8820
#define P88_21_PLL_SSC0_2                                           0x8821
#define P88_22_PLL_SSC0_3                                           0x8822
#define P88_23_PLL_SSC0_4                                           0x8823
#define P88_24_PLL_SSC1_1                                           0x8824
#define P88_25_PLL_SSC1_2                                           0x8825
#define P88_26_PLL_SSC1_3                                           0x8826
#define P88_27_PLL_SSC1_4                                           0x8827
#define P88_28_PLL_SSC2_1                                           0x8828
#define P88_29_PLL_SSC2_2                                           0x8829
#define P88_2A_PLL_SSC2_3                                           0x882A
#define P88_2B_PLL_SSC2_4                                           0x882B
#define P88_2C_PLL_WDOG_1                                           0x882C
#define P88_2D_PLL_WDOG_2                                           0x882D
#define P88_2E_PLL_WDOG_3                                           0x882E
#define P88_2F_PLL_WDOG_4                                           0x882F
#define P88_30_CRT_DMY_1                                            0x8830
#define P88_31_CRT_DMY_2                                            0x8831
#define P88_32_CRT_DMY_3                                            0x8832
#define P88_33_CRT_DMY_4                                            0x8833
#define P88_34_CRT_RST_CTL_1                                        0x8834
#define P88_35_CRT_RST_CTL_2                                        0x8835
#define P88_36_CRT_RST_CTL_3                                        0x8836
#define P88_37_CRT_RST_CTL_4                                        0x8837


//--------------------------------------------------
// DDR2 DC SYS A Part1 (Page 8A)
//--------------------------------------------------
#define P8A_00_DC_PICT_SET3                                         0x8A00
#define P8A_01_DC_PICT_SET2                                         0x8A01
#define P8A_02_DC_PICT_SET1                                         0x8A02
#define P8A_03_DC_PICT_SET0                                         0x8A03
#define P8A_04_DC_SYS_MISC3                                         0x8A04
#define P8A_05_DC_SYS_MISC2                                         0x8A05
#define P8A_06_DC_SYS_MISC1                                         0x8A06
#define P8A_07_DC_SYS_MISC0                                         0x8A07
#define P8A_10_DC_OFFSET_DET3                                       0x8A10
#define P8A_11_DC_OFFSET_DET2                                       0x8A11
#define P8A_12_DC_OFFSET_DET1                                       0x8A12
#define P8A_13_DC_OFFSET_DET0                                       0x8A13
#define P8A_20_DC_PICT_SET_OFFSET3                                  0x8A20
#define P8A_21_DC_PICT_SET_OFFSET2                                  0x8A21
#define P8A_22_DC_PICT_SET_OFFSET1                                  0x8A22
#define P8A_23_DC_PICT_SET_OFFSET0                                  0x8A23
#define P8A_24_DC_REQ_STATUS3                                       0x8A24
#define P8A_25_DC_REQ_STATUS2                                       0x8A25
#define P8A_26_DC_REQ_STATUS1                                       0x8A26
#define P8A_27_DC_REQ_STATUS0                                       0x8A27
#define P8A_28_DC_SYS_MISC2_3                                       0x8A28
#define P8A_29_DC_SYS_MISC2_2                                       0x8A29
#define P8A_2A_DC_SYS_MISC2_1                                       0x8A2A
#define P8A_2B_DC_SYS_MISC2_0                                       0x8A2B
#define P8A_2C_DC_OFFSET_DET_3                                      0x8A2C
#define P8A_2D_DC_OFFSET_DET_2                                      0x8A2D
#define P8A_2E_DC_OFFSET_DET_1                                      0x8A2E
#define P8A_2F_DC_OFFSET_DET_0                                      0x8A2F
#define P8A_40_DC_SFMODE0_3                                         0x8A40
#define P8A_41_DC_SFMODE0_2                                         0x8A41
#define P8A_42_DC_SFMODE0_1                                         0x8A42
#define P8A_43_DC_SFMODE0_0                                         0x8A43
#define P8A_44_DC_SFMODE1_3                                         0x8A44
#define P8A_45_DC_SFMODE1_2                                         0x8A45
#define P8A_46_DC_SFMODE1_1                                         0x8A46
#define P8A_47_DC_SFMODE1_0                                         0x8A47
#define P8A_48_DC_SFMODE2_3                                         0x8A48
#define P8A_49_DC_SFMODE2_2                                         0x8A49
#define P8A_4A_DC_SFMODE2_1                                         0x8A4A
#define P8A_4B_DC_SFMODE2_0                                         0x8A4B
#define P8A_4C_DC_SFMODE3_3                                         0x8A4C
#define P8A_4D_DC_SFMODE3_2                                         0x8A4D
#define P8A_4E_DC_SFMODE3_1                                         0x8A4E
#define P8A_4F_DC_SFMODE3_0                                         0x8A4F
#define P8A_50_DC_SFMODE3_CMP0                                      0x8A50
#define P8A_51_DC_SFMODE2_CMP0                                      0x8A51
#define P8A_52_DC_SFMODE1_CMP0                                      0x8A52
#define P8A_53_DC_SFMODE0_CMP0                                      0x8A53
#define P8A_54_DC_SFMODE3_CMP1                                      0x8A54
#define P8A_55_DC_SFMODE2_CMP1                                      0x8A55
#define P8A_56_DC_SFMODE1_CMP1                                      0x8A56
#define P8A_57_DC_SFMODE0_CMP1                                      0x8A57
#define P8A_58_DC_SFMODE3_CMP2                                      0x8A58
#define P8A_59_DC_SFMODE2_CMP2                                      0x8A59
#define P8A_5A_DC_SFMODE1_CMP2                                      0x8A5A
#define P8A_5B_DC_SFMODE0_CMP2                                      0x8A5B
#define P8A_5C_DC_SFMODE3_CMP3                                      0x8A5C
#define P8A_5D_DC_SFMODE2_CMP3                                      0x8A5D
#define P8A_5E_DC_SFMODE1_CMP3                                      0x8A5E
#define P8A_5F_DC_SFMODE0_CMP3                                      0x8A5F
#define P8A_60_DC_DEBUG7                                            0x8A60
#define P8A_61_DC_DEBUG6                                            0x8A61
#define P8A_62_DC_DEBUG5                                            0x8A62
#define P8A_63_DC_DEBUG4                                            0x8A63
#define P8A_64_DC_DEBUG_STATUS3                                     0x8A64
#define P8A_65_DC_DEBUG_STATUS2                                     0x8A65
#define P8A_66_DC_DEBUG_STATUS1                                     0x8A66
#define P8A_67_DC_DEBUG_STATUS0                                     0x8A67
#define P8A_80_DC_DEBUG3                                            0x8A80
#define P8A_81_DC_DEBUG2                                            0x8A81
#define P8A_82_DC_DEBUG1                                            0x8A82
#define P8A_83_DC_DEBUG0                                            0x8A83
#define P8A_84_DC_PRIORITY3_CTRL1                                   0x8A84
#define P8A_85_DC_PRIORITY2_CTRL1                                   0x8A85
#define P8A_86_DC_PRIORITY1_CTRL1                                   0x8A86
#define P8A_87_DC_PRIORITY0_CTRL1                                   0x8A87
#define P8A_88_DC_PRIORITY3_CTRL2                                   0x8A88
#define P8A_89_DC_PRIORITY2_CTRL2                                   0x8A89
#define P8A_8A_DC_PRIORITY1_CTRL2                                   0x8A8A
#define P8A_8B_DC_PRIORITY0_CTRL2                                   0x8A8B
#define P8A_8C_DC_PRIORITY3_CTRL3                                   0x8A8C
#define P8A_8D_DC_PRIORITY2_CTRL3                                   0x8A8D
#define P8A_8E_DC_PRIORITY1_CTRL3                                   0x8A8E
#define P8A_8F_DC_PRIORITY0_CTRL3                                   0x8A8F
#define P8A_90_DC_PRIORITY3_CTRL4                                   0x8A90
#define P8A_91_DC_PRIORITY2_CTRL4                                   0x8A91
#define P8A_92_DC_PRIORITY1_CTRL4                                   0x8A92
#define P8A_93_DC_PRIORITY0_CTRL4                                   0x8A93
#define P8A_94_DC_PRIORITY3_CTRL5                                   0x8A94
#define P8A_95_DC_PRIORITY2_CTRL5                                   0x8A95
#define P8A_96_DC_PRIORITY1_CTRL5                                   0x8A96
#define P8A_97_DC_PRIORITY0_CTRL5                                   0x8A97
#define P8A_98_DC_PRIORITY3_CTRL6                                   0x8A98
#define P8A_99_DC_PRIORITY2_CTRL6                                   0x8A99
#define P8A_9A_DC_PRIORITY1_CTRL6                                   0x8A9A
#define P8A_9B_DC_PRIORITY0_CTRL6                                   0x8A9B
#define P8A_A0_DC_PRIORITY3_CTRL8                                   0x8AA0
#define P8A_A1_DC_PRIORITY2_CTRL8                                   0x8AA1
#define P8A_A2_DC_PRIORITY1_CTRL8                                   0x8AA2
#define P8A_A3_DC_PRIORITY0_CTRL8                                   0x8AA3
#define P8A_A4_DC_PRIORITY3_CTRL9                                   0x8AA4
#define P8A_A5_DC_PRIORITY2_CTRL9                                   0x8AA5
#define P8A_A6_DC_PRIORITY1_CTRL9                                   0x8AA6
#define P8A_A7_DC_PRIORITY0_CTRL9                                   0x8AA7
#define P8A_A8_DC_PRIORITY3_CTRLA                                   0x8AA8
#define P8A_A9_DC_PRIORITY2_CTRLA                                   0x8AA9
#define P8A_AA_DC_PRIORITY1_CTRLA                                   0x8AAA
#define P8A_AB_DC_PRIORITY0_CTRLA                                   0x8AAB
#define P8A_AC_DC_PRIORITY3_CTRLB                                   0x8AAC
#define P8A_AD_DC_PRIORITY2_CTRLB                                   0x8AAD
#define P8A_AE_DC_PRIORITY1_CTRLB                                   0x8AAE
#define P8A_AF_DC_PRIORITY0_CTRLB                                   0x8AAF
#define P8A_B0_DC_PRIORITY3_CTRLC                                   0x8AB0
#define P8A_B1_DC_PRIORITY2_CTRLC                                   0x8AB1
#define P8A_B2_DC_PRIORITY1_CTRLC                                   0x8AB2
#define P8A_B3_DC_PRIORITY0_CTRLC                                   0x8AB3
#define P8A_B4_DC_PRIORITY3_CTRL_HIE                                0x8AB4
#define P8A_B5_DC_PRIORITY2_CTRL_HIE                                0x8AB5
#define P8A_B6_DC_PRIORITY1_CTRL_HIE                                0x8AB6
#define P8A_B7_DC_PRIORITY0_CTRL_HIE                                0x8AB7
#define P8A_C0_DC_PRIORITY3_CTRL_SCPU                               0x8AC0
#define P8A_C1_DC_PRIORITY2_CTRL_SCPU                               0x8AC1
#define P8A_C2_DC_PRIORITY1_CTRL_SCPU                               0x8AC2
#define P8A_C3_DC_PRIORITY0_CTRL_SCPU                               0x8AC3
#define P8A_D0_DC_CLIENT_MASK3                                      0x8AD0
#define P8A_D1_DC_CLIENT_MASK2                                      0x8AD1
#define P8A_D2_DC_CLIENT_MASK1                                      0x8AD2
#define P8A_D3_DC_CLIENT_MASK0                                      0x8AD3


//--------------------------------------------------
// DDR2 DC SYS A Part2  (Page 8B)
//--------------------------------------------------
#define P8B_00_DC_PC_CTRL3_1                                        0x8B00
#define P8B_01_DC_PC_CTRL2_1                                        0x8B01
#define P8B_02_DC_PC_CTRL1_1                                        0x8B02
#define P8B_03_DC_PC_CTRL0_1                                        0x8B03
#define P8B_04_DC_PC_CTRL3_0                                        0x8B04
#define P8B_05_DC_PC_CTRL2_0                                        0x8B05
#define P8B_06_DC_PC_CTRL1_0                                        0x8B06
#define P8B_07_DC_PC_CTRL0_0                                        0x8B07
#define P8B_08_DC_PC_TTA_ACK_NUM3                                   0x8B08
#define P8B_09_DC_PC_TTA_ACK_NUM2                                   0x8B09
#define P8B_0A_DC_PC_TTA_ACK_NUM1                                   0x8B0A
#define P8B_0B_DC_PC_TTA_ACK_NUM0                                   0x8B0B
#define P8B_0C_DC_PC_TOTA_IDL_NUM3_3                                0x8B0C
#define P8B_0D_DC_PC_TOTA_IDL_NUM2_3                                0x8B0D
#define P8B_0E_DC_PC_TOTA_IDL_NUM1_3                                0x8B0E
#define P8B_0F_DC_PC_TOTA_IDL_NUM0_3                                0x8B0F
#define P8B_10_DC_PC_TOTA_IDL_NUM3_2                                0x8B10
#define P8B_11_DC_PC_TOTA_IDL_NUM2_2                                0x8B11
#define P8B_12_DC_PC_TOTA_IDL_NUM1_2                                0x8B12
#define P8B_13_DC_PC_TOTA_IDL_NUM0_2                                0x8B13
#define P8B_20_DC_PC_TOTA_IDL_NUM3_1                                0x8B20
#define P8B_21_DC_PC_TOTA_IDL_NUM2_1                                0x8B21
#define P8B_22_DC_PC_TOTA_IDL_NUM1_1                                0x8B22
#define P8B_23_DC_PC_TOTA_IDL_NUM0_1                                0x8B23
#define P8B_30_DC_PC_SYSH_PROG0_ACC_LAT3_1                          0x8B30
#define P8B_31_DC_PC_SYSH_PROG0_ACC_LAT2_1                          0x8B31
#define P8B_32_DC_PC_SYSH_PROG0_ACC_LAT1_1                          0x8B32
#define P8B_33_DC_PC_SYSH_PROG0_ACC_LAT0_1                          0x8B33
#define P8B_34_DC_PC_SYSH_PROG0_ACC_LAT3_0                          0x8B34
#define P8B_35_DC_PC_SYSH_PROG0_ACC_LAT2_0                          0x8B35
#define P8B_36_DC_PC_SYSH_PROG0_ACC_LAT1_0                          0x8B36
#define P8B_37_DC_PC_SYSH_PROG0_ACC_LAT0_0                          0x8B37
#define P8B_38_DC_PC_SYSH_PROG0_REQ_NUM3                            0x8B38
#define P8B_39_DC_PC_SYSH_PROG0_REQ_NUM2                            0x8B39
#define P8B_3A_DC_PC_SYSH_PROG0_REQ_NUM1                            0x8B3A
#define P8B_3B_DC_PC_SYSH_PROG0_REQ_NUM0                            0x8B3B
#define P8B_3C_DC_PC_SYSH_PROG_0_ACK_NUM3                           0x8B3C
#define P8B_3D_DC_PC_SYSH_PROG_0_ACK_NUM2                           0x8B3D
#define P8B_3E_DC_PC_SYSH_PROG_0_ACK_NUM1                           0x8B3E
#define P8B_3F_DC_PC_SYSH_PROG_0_ACK_NUM0                           0x8B3F
#define P8B_40_DC_PC_SYSH_PROG_1_ACC_LAT3                           0x8B40
#define P8B_41_DC_PC_SYSH_PROG_1_ACC_LAT2                           0x8B41
#define P8B_42_DC_PC_SYSH_PROG_1_ACC_LAT1                           0x8B42
#define P8B_43_DC_PC_SYSH_PROG_1_ACC_LAT0                           0x8B43
#define P8B_44_DC_PC_SYSH_PROG_1_MAX_LAT3                           0x8B44
#define P8B_45_DC_PC_SYSH_PROG_1_MAX_LAT2                           0x8B45
#define P8B_46_DC_PC_SYSH_PROG_1_MAX_LAT1                           0x8B46
#define P8B_47_DC_PC_SYSH_PROG_1_MAX_LAT0                           0x8B47
#define P8B_48_DC_PC_SYSH_PROG_1_REQ_NUM3                           0x8B48
#define P8B_49_DC_PC_SYSH_PROG_1_REQ_NUM2                           0x8B49
#define P8B_4A_DC_PC_SYSH_PROG_1_REQ_NUM1                           0x8B4A
#define P8B_4B_DC_PC_SYSH_PROG_1_REQ_NUM0                           0x8B4B
#define P8B_4C_DC_PC_SYSH_PROG_1_ACK_NUM3                           0x8B4C
#define P8B_4D_DC_PC_SYSH_PROG_1_ACK_NUM2                           0x8B4D
#define P8B_4E_DC_PC_SYSH_PROG_1_ACK_NUM1                           0x8B4E
#define P8B_4F_DC_PC_SYSH_PROG_1_ACK_NUM0                           0x8B4F
#define P8B_50_DC_PC_SYSH_PROG_2_ACC_LAT3_1                         0x8B50
#define P8B_51_DC_PC_SYSH_PROG_2_ACC_LAT2_1                         0x8B51
#define P8B_52_DC_PC_SYSH_PROG_2_ACC_LAT1_1                         0x8B52
#define P8B_53_DC_PC_SYSH_PROG_2_ACC_LAT0_1                         0x8B53
#define P8B_54_DC_PC_SYSH_PROG_2_MAX_LAT3                           0x8B54
#define P8B_55_DC_PC_SYSH_PROG_2_MAX_LAT2                           0x8B55
#define P8B_56_DC_PC_SYSH_PROG_2_MAX_LAT1                           0x8B56
#define P8B_57_DC_PC_SYSH_PROG_2_MAX_LAT0                           0x8B57
#define P8B_58_DC_PC_SYSH_PROG_2_REQ_NUM3                           0x8B58
#define P8B_59_DC_PC_SYSH_PROG_2_REQ_NUM2                           0x8B59
#define P8B_5A_DC_PC_SYSH_PROG_2_REQ_NUM1                           0x8B5A
#define P8B_5B_DC_PC_SYSH_PROG_2_REQ_NUM0                           0x8B5B
#define P8B_5C_DC_PC_SYSH_PROG_2_ACC_LAT3_0                         0x8B5C
#define P8B_5D_DC_PC_SYSH_PROG_2_ACC_LAT2_0                         0x8B5D
#define P8B_5E_DC_PC_SYSH_PROG_2_ACC_LAT1_0                         0x8B5E
#define P8B_5F_DC_PC_SYSH_PROG_2_ACC_LAT0_0                         0x8B5F
#define P8B_90_DC_PC_SYSH_PROG_0_3                                  0x8B90
#define P8B_91_DC_PC_SYSH_PROG_0_2                                  0x8B91
#define P8B_92_DC_PC_SYSH_PROG_0_1                                  0x8B92
#define P8B_93_DC_PC_SYSH_PROG_0_0                                  0x8B93
#define P8B_94_DC_PC_SYSH_PROG_1_3                                  0x8B94
#define P8B_95_DC_PC_SYSH_PROG_1_2                                  0x8B95
#define P8B_96_DC_PC_SYSH_PROG_1_1                                  0x8B96
#define P8B_97_DC_PC_SYSH_PROG_1_0                                  0x8B97
#define P8B_98_DC_PC_SYSH_PROG_2_3                                  0x8B98
#define P8B_99_DC_PC_SYSH_PROG_2_2                                  0x8B99
#define P8B_9A_DC_PC_SYSH_PROG_2_1                                  0x8B9A
#define P8B_9B_DC_PC_SYSH_PROG_2_0                                  0x8B9B
#define P8B_C0_DC_BIST_MODEYS3                                      0x8BC0
#define P8B_C1_DC_BIST_MODEYS2                                      0x8BC1
#define P8B_C2_DC_BIST_MODEYS1                                      0x8BC2
#define P8B_C3_DC_BIST_MODEYS0                                      0x8BC3
#define P8B_C4_DC_BIST_DONE3                                        0x8BC4
#define P8B_C5_DC_BIST_DONE2                                        0x8BC5
#define P8B_C6_DC_BIST_DONE1                                        0x8BC6
#define P8B_C7_DC_BIST_DONE0                                        0x8BC7
#define P8B_C8_DC_BIST_FAIL3                                        0x8BC8
#define P8B_C9_DC_BIST_FAIL2                                        0x8BC9
#define P8B_CA_DC_BIST_FAIL1                                        0x8BCA
#define P8B_CB_DC_BIST_FAIL0                                        0x8BCB
#define P8B_CC_DC_BIST_DRFYS3                                       0x8BCC
#define P8B_CD_DC_BIST_DRFYS2                                       0x8BCD
#define P8B_CE_DC_BIST_DRFYS1                                       0x8BCE
#define P8B_CF_DC_BIST_DRFYS0                                       0x8BCF
#define P8B_D0_DC_BIST_RESUME3                                      0x8BD0
#define P8B_D1_DC_BIST_RESUME2                                      0x8BD1
#define P8B_D2_DC_BIST_RESUME1                                      0x8BD2
#define P8B_D3_DC_BIST_RESUME0                                      0x8BD3
#define P8B_D4_DC_BIST0_DRF_DONE3                                   0x8BD4
#define P8B_D5_DC_BIST0_DRF_DONE2                                   0x8BD5
#define P8B_D6_DC_BIST0_DRF_DONE1                                   0x8BD6
#define P8B_D7_DC_BIST0_DRF_DONE0                                   0x8BD7
#define P8B_D8_DC_BIST_DRF_PAUSE3                                   0x8BD8
#define P8B_D9_DC_BIST_DRF_PAUSE2                                   0x8BD9
#define P8B_DA_DC_BIST_DRF_PAUSE1                                   0x8BDA
#define P8B_DB_DC_BIST_DRF_PAUSE0                                   0x8BDB
#define P8B_DC_DC_BIST_DRF_FAIL3_1                                  0x8BDC
#define P8B_DD_DC_BIST_DRF_FAIL2_1                                  0x8BDD
#define P8B_DE_DC_BIST_DRF_FAIL1_1                                  0x8BDE
#define P8B_DF_DC_BIST_DRF_FAIL0_1                                  0x8BDF
#define P8B_E0_DC_BIST_DRF_FAIL3_0                                  0x8BE0
#define P8B_E1_DC_BIST_DRF_FAIL2_0                                  0x8BE1
#define P8B_E2_DC_BIST_DRF_FAIL1_0                                  0x8BE2
#define P8B_E3_DC_BIST_DRF_FAIL0_0                                  0x8BE3
#define P8B_E4_DC_BIST_RMYS3                                        0x8BE4
#define P8B_E5_DC_BIST_RMYS2                                        0x8BE5
#define P8B_E6_DC_BIST_RMYS1                                        0x8BE6
#define P8B_E7_DC_BIST_RMYS0                                        0x8BE7
#define P8B_F0_DC_DEMMY_REG0_3                                      0x8BF0
#define P8B_F1_DC_DEMMY_REG0_2                                      0x8BF1
#define P8B_F2_DC_DEMMY_REG0_1                                      0x8BF2
#define P8B_F3_DC_DEMMY_REG0_0                                      0x8BF3
#define P8B_F4_DC_DEMMY_REG1_3                                      0x8BF4
#define P8B_F5_DC_DEMMY_REG1_2                                      0x8BF5
#define P8B_F6_DC_DEMMY_REG1_1                                      0x8BF6
#define P8B_F7_DC_DEMMY_REG1_0                                      0x8BF7
#define P8B_F8_DC_DEMMY_REG2_3                                      0x8BF8
#define P8B_F9_DC_DEMMY_REG2_2                                      0x8BF9
#define P8B_FA_DC_DEMMY_REG2_1                                      0x8BFA
#define P8B_FB_DC_DEMMY_REG2_0                                      0x8BFB
#define P8B_FC_DC_DEMMY_REG3_3                                      0x8BFC
#define P8B_FD_DC_DEMMY_REG3_2                                      0x8BFD
#define P8B_FE_DC_DEMMY_REG3_1                                      0x8BFE
#define P8B_FF_DC_DEMMY_REG3_0                                      0x8BFF


//--------------------------------------------------
// DDR2 DC SYS A Part3  (Page 8C)
//--------------------------------------------------
#define P8C_00_DC_MT_TYPE15                                         0x8C00
#define P8C_01_DC_MT_TYPE14                                         0x8C01
#define P8C_02_DC_MT_TYPE13                                         0x8C02
#define P8C_03_DC_MT_TYPE12                                         0x8C03
#define P8C_04_DC_MT_TYPE11                                         0x8C04
#define P8C_05_DC_MT_TYPE10                                         0x8C05
#define P8C_06_DC_MT_TYPE9                                          0x8C06
#define P8C_07_DC_MT_TYPE8                                          0x8C07
#define P8C_08_DC_MT_TYPE7                                          0x8C08
#define P8C_09_DC_MT_TYPE6                                          0x8C09
#define P8C_0A_DC_MT_TYPE5                                          0x8C0A
#define P8C_0B_DC_MT_TYPE4                                          0x8C0B
#define P8C_0C_DC_MT_TYPE3                                          0x8C0C
#define P8C_0D_DC_MT_TYPE2                                          0x8C0D
#define P8C_0E_DC_MT_TYPE1                                          0x8C0E
#define P8C_0F_DC_MT_TYPE0                                          0x8C0F
#define P8C_10_DC_MT_SADDR3_3                                       0x8C10
#define P8C_11_DC_MT_SADDR2_3                                       0x8C11
#define P8C_12_DC_MT_SADDR1_3                                       0x8C12
#define P8C_13_DC_MT_SADDR0_3                                       0x8C13
#define P8C_14_DC_MT_SADDR3_2                                       0x8C14
#define P8C_15_DC_MT_SADDR2_2                                       0x8C15
#define P8C_16_DC_MT_SADDR1_2                                       0x8C16
#define P8C_17_DC_MT_SADDR0_2                                       0x8C17
#define P8C_18_DC_MT_SADDR3_1                                       0x8C18
#define P8C_19_DC_MT_SADDR2_1                                       0x8C19
#define P8C_1A_DC_MT_SADDR1_1                                       0x8C1A
#define P8C_1B_DC_MT_SADDR0_1                                       0x8C1B
#define P8C_1C_DC_MT_SADDR3_0                                       0x8C1C
#define P8C_1D_DC_MT_SADDR2_0                                       0x8C1D
#define P8C_1E_DC_MT_SADDR1_0                                       0x8C1E
#define P8C_1F_DC_MT_SADDR0_0                                       0x8C1F
#define P8C_20_DC_MT_EADDR3_3                                       0x8C20
#define P8C_21_DC_MT_EADDR2_3                                       0x8C21
#define P8C_22_DC_MT_EADDR1_3                                       0x8C22
#define P8C_23_DC_MT_EADDR0_3                                       0x8C23
#define P8C_24_DC_MT_EADDR3_2                                       0x8C24
#define P8C_25_DC_MT_EADDR2_2                                       0x8C25
#define P8C_26_DC_MT_EADDR1_2                                       0x8C26
#define P8C_27_DC_MT_EADDR0_2                                       0x8C27
#define P8C_28_DC_MT_EADDR3_1                                       0x8C28
#define P8C_29_DC_MT_EADDR2_1                                       0x8C29
#define P8C_2A_DC_MT_EADDR1_1                                       0x8C2A
#define P8C_2B_DC_MT_EADDR0_1                                       0x8C2B
#define P8C_2C_DC_MT_EADDR3_0                                       0x8C2C
#define P8C_2D_DC_MT_EADDR2_0                                       0x8C2D
#define P8C_2E_DC_MT_EADDR1_0                                       0x8C2E
#define P8C_2F_DC_MT_EADDR0_0                                       0x8C2F
#define P8C_40_DC_MT_MODE3_3                                        0x8C40
#define P8C_41_DC_MT_MODE2_3                                        0x8C41
#define P8C_42_DC_MT_MODE1_3                                        0x8C42
#define P8C_43_DC_MT_MODE0_3                                        0x8C43
#define P8C_44_DC_MT_MODE3_2                                        0x8C44
#define P8C_45_DC_MT_MODE2_2                                        0x8C45
#define P8C_46_DC_MT_MODE1_2                                        0x8C46
#define P8C_47_DC_MT_MODE0_2                                        0x8C47
#define P8C_48_DC_MT_MODE3_1                                        0x8C48
#define P8C_49_DC_MT_MODE2_1                                        0x8C49
#define P8C_4A_DC_MT_MODE1_1                                        0x8C4A
#define P8C_4B_DC_MT_MODE0_1                                        0x8C4B
#define P8C_4C_DC_MT_MODE3_0                                        0x8C4C
#define P8C_4D_DC_MT_MODE2_0                                        0x8C4D
#define P8C_4E_DC_MT_MODE1_0                                        0x8C4E
#define P8C_4F_DC_MT_MODE0_0                                        0x8C4F
#define P8C_60_DC_MT_TABLE3_3                                       0x8C60
#define P8C_61_DC_MT_TABLE2_3                                       0x8C61
#define P8C_62_DC_MT_TABLE1_3                                       0x8C62
#define P8C_63_DC_MT_TABLE0_3                                       0x8C63
#define P8C_64_DC_MT_TABLE3_2                                       0x8C64
#define P8C_65_DC_MT_TABLE2_2                                       0x8C65
#define P8C_66_DC_MT_TABLE1_2                                       0x8C66
#define P8C_67_DC_MT_TABLE0_2                                       0x8C67
#define P8C_68_DC_MT_TABLE3_1                                       0x8C68
#define P8C_69_DC_MT_TABLE2_1                                       0x8C69
#define P8C_6A_DC_MT_TABLE1_1                                       0x8C6A
#define P8C_6B_DC_MT_TABLE0_1                                       0x8C6B
#define P8C_6C_DC_MT_TABLE3_0                                       0x8C6C
#define P8C_6D_DC_MT_TABLE2_0                                       0x8C6D
#define P8C_6E_DC_MT_TABLE1_0                                       0x8C6E
#define P8C_6F_DC_MT_TABLE0_0                                       0x8C6F
#define P8C_80_DC_MT_ADDCMD_HI_3_3                                  0x8C80
#define P8C_81_DC_MT_ADDCMD_HI_2_3                                  0x8C81
#define P8C_82_DC_MT_ADDCMD_HI1_1_3                                 0x8C82
#define P8C_83_DC_MT_ADDCMD_HI0_0_3                                 0x8C83
#define P8C_84_DC_MT_ADDCMD_HI_3_2                                  0x8C84
#define P8C_85_DC_MT_ADDCMD_HI_2_2                                  0x8C85
#define P8C_86_DC_MT_ADDCMD_HI1_1_2                                 0x8C86
#define P8C_87_DC_MT_ADDCMD_HI0_0_2                                 0x8C87
#define P8C_88_DC_MT_ADDCMD_HI_3_1                                  0x8C88
#define P8C_89_DC_MT_ADDCMD_HI_2_1                                  0x8C89
#define P8C_8A_DC_MT_ADDCMD_HI1_1_1                                 0x8C8A
#define P8C_8B_DC_MT_ADDCMD_HI0_0_1                                 0x8C8B
#define P8C_8C_DC_MT_ADDCMD_HI_3_0                                  0x8C8C
#define P8C_8D_DC_MT_ADDCMD_HI_2_0                                  0x8C8D
#define P8C_8E_DC_MT_ADDCMD_HI1_1_0                                 0x8C8E
#define P8C_8F_DC_MT_ADDCMD_HI0_0_0                                 0x8C8F
#define P8C_A0_DC_MT_ADDCMD_LO_3_3                                  0x8CA0
#define P8C_A1_DC_MT_ADDCMD_LO_2_3                                  0x8CA1
#define P8C_A2_DC_MT_ADDCMD_LO_1_3                                  0x8CA2
#define P8C_A3_DC_MT_ADDCMD_LO_0_3                                  0x8CA3
#define P8C_A4_DC_MT_ADDCMD_LO_3_2                                  0x8CA4
#define P8C_A5_DC_MT_ADDCMD_LO_2_2                                  0x8CA5
#define P8C_A6_DC_MT_ADDCMD_LO_1_2                                  0x8CA6
#define P8C_A7_DC_MT_ADDCMD_LO_0_2                                  0x8CA7
#define P8C_A8_DC_MT_ADDCMD_LO_3_1                                  0x8CA8
#define P8C_A9_DC_MT_ADDCMD_LO_2_1                                  0x8CA9
#define P8C_AA_DC_MT_ADDCMD_LO_1_1                                  0x8CAA
#define P8C_AB_DC_MT_ADDCMD_LO_0_1                                  0x8CAB
#define P8C_AC_DC_MT_ADDCMD_LO_3_0                                  0x8CAC
#define P8C_AD_DC_MT_ADDCMD_LO_2_0                                  0x8CAD
#define P8C_AE_DC_MT_ADDCMD_LO_1_0                                  0x8CAE
#define P8C_AF_DC_MT_ADDCMD_LO_0_0                                  0x8CAF
#define P8C_B0_DC_MT_ADDCMD_SA_15                                   0x8CB0
#define P8C_B1_DC_MT_ADDCMD_SA_14                                   0x8CB1
#define P8C_B2_DC_MT_ADDCMD_SA_13                                   0x8CB2
#define P8C_B3_DC_MT_ADDCMD_SA_12                                   0x8CB3
#define P8C_B4_DC_MT_ADDCMD_SA_11                                   0x8CB4
#define P8C_B5_DC_MT_ADDCMD_SA_10                                   0x8CB5
#define P8C_B6_DC_MT_ADDCMD_SA_9                                    0x8CB6
#define P8C_B7_DC_MT_ADDCMD_SA_8                                    0x8CB7
#define P8C_B8_DC_MT_ADDCMD_SA_7                                    0x8CB8
#define P8C_B9_DC_MT_ADDCMD_SA_6                                    0x8CB9
#define P8C_BA_DC_MT_ADDCMD_SA_5                                    0x8CBA
#define P8C_BB_DC_MT_ADDCMD_SA_4                                    0x8CBB
#define P8C_BC_DC_MT_ADDCMD_SA_3                                    0x8CBC
#define P8C_BD_DC_MT_ADDCMD_SA_2                                    0x8CBD
#define P8C_BE_DC_MT_ADDCMD_SA_1                                    0x8CBE
#define P8C_BF_DC_MT_ADDCMD_SA_0                                    0x8CBF
#define P8C_C0_DC_MT_MISC3                                          0x8CC0
#define P8C_C1_DC_MT_MISC2                                          0x8CC1
#define P8C_C2_DC_MT_MISC1                                          0x8CC2
#define P8C_C3_DC_MT_MISC0                                          0x8CC3
#define P8C_D0_DC_EC_CTRL3                                          0x8CD0
#define P8C_D1_DC_EC_CTRL2                                          0x8CD1
#define P8C_D2_DC_EC_CTRL1                                          0x8CD2
#define P8C_D3_DC_EC_CTRL0                                          0x8CD3
#define P8C_D4_DC_EC_ADDCMD_HI3                                     0x8CD4
#define P8C_D5_DC_EC_ADDCMD_HI2                                     0x8CD5
#define P8C_D6_DC_EC_ADDCMD_HI1                                     0x8CD6
#define P8C_D7_DC_EC_ADDCMD_HI0                                     0x8CD7
#define P8C_D8_DC_EC_ADDCMD_LO3                                     0x8CD8
#define P8C_D9_DC_EC_ADDCMD_LO2                                     0x8CD9
#define P8C_DA_DC_EC_ADDCMD_LO1                                     0x8CDA
#define P8C_DB_DC_EC_ADDCMD_LO0                                     0x8CDB
#define P8C_DC_DC_RD_TAG_CHECK3                                     0x8CDC
#define P8C_DD_DC_RD_TAG_CHECK2                                     0x8CDD
#define P8C_DE_DC_RD_TAG_CHECK1                                     0x8CDE
#define P8C_DF_DC_RD_TAG_CHECK0                                     0x8CDF
#define P8C_E8_DC_INT_ENABLE3                                       0x8CE8
#define P8C_E9_DC_INT_ENABLE2                                       0x8CE9
#define P8C_EA_DC_INT_ENABLE1                                       0x8CEA
#define P8C_EB_DC_INT_ENABLE0                                       0x8CEB
#define P8C_EC_DC_INT_STATUS3                                       0x8CEC
#define P8C_ED_DC_INT_STATUS2                                       0x8CED
#define P8C_EE_DC_INT_STATUS1                                       0x8CEE
#define P8C_EF_DC_INT_STATUS0                                       0x8CEF


//--------------------------------------------------
// DDR2 DC SYS A Part4  (Page 8D)
//--------------------------------------------------
#define P8D_00_BW_CTRL3                                             0x8D00
#define P8D_01_BW_CTRL2                                             0x8D01
#define P8D_02_BW_CTRL1                                             0x8D02
#define P8D_03_BW_CTRL0                                             0x8D03
#define P8D_04_BW_TIMER_THRESHOLD12_3                               0x8D04
#define P8D_05_BW_TIMER_THRESHOLD12_2                               0x8D05
#define P8D_06_BW_TIMER_THRESHOLD12_1                               0x8D06
#define P8D_07_BW_TIMER_THRESHOLD12_0                               0x8D07
#define P8D_08_BW_TIMER_THRESHOLD11_3                               0x8D08
#define P8D_09_BW_TIMER_THRESHOLD11_2                               0x8D09
#define P8D_0A_BW_TIMER_THRESHOLD11_1                               0x8D0A
#define P8D_0B_BW_TIMER_THRESHOLD11_0                               0x8D0B
#define P8D_0C_BW_TIMER_THRESHOLD10_3                               0x8D0C
#define P8D_0D_BW_TIMER_THRESHOLD10_2                               0x8D0D
#define P8D_0E_BW_TIMER_THRESHOLD10_1                               0x8D0E
#define P8D_0F_BW_TIMER_THRESHOLD10_0                               0x8D0F
#define P8D_10_BW_TIMER_THRESHOLD9_3                                0x8D10
#define P8D_11_BW_TIMER_THRESHOLD9_2                                0x8D11
#define P8D_12_BW_TIMER_THRESHOLD9_1                                0x8D12
#define P8D_13_BW_TIMER_THRESHOLD9_0                                0x8D13
#define P8D_14_BW_TIMER_THRESHOLD8_3                                0x8D14
#define P8D_15_BW_TIMER_THRESHOLD8_2                                0x8D15
#define P8D_16_BW_TIMER_THRESHOLD8_1                                0x8D16
#define P8D_17_BW_TIMER_THRESHOLD8_0                                0x8D17
#define P8D_18_BW_TIMER_THRESHOLD7_3                                0x8D18
#define P8D_19_BW_TIMER_THRESHOLD7_2                                0x8D19
#define P8D_1A_BW_TIMER_THRESHOLD7_1                                0x8D1A
#define P8D_1B_BW_TIMER_THRESHOLD7_0                                0x8D1B
#define P8D_1C_BW_TIMER_THRESHOLD6_3                                0x8D1C
#define P8D_1D_BW_TIMER_THRESHOLD6_2                                0x8D1D
#define P8D_1E_BW_TIMER_THRESHOLD6_1                                0x8D1E
#define P8D_1F_BW_TIMER_THRESHOLD6_0                                0x8D1F
#define P8D_20_BW_TIMER_THRESHOLD5_3                                0x8D20
#define P8D_21_BW_TIMER_THRESHOLD5_2                                0x8D21
#define P8D_22_BW_TIMER_THRESHOLD5_1                                0x8D22
#define P8D_23_BW_TIMER_THRESHOLD5_0                                0x8D23
#define P8D_24_BW_TIMER_THRESHOLD4_3                                0x8D24
#define P8D_25_BW_TIMER_THRESHOLD4_2                                0x8D25
#define P8D_26_BW_TIMER_THRESHOLD4_1                                0x8D26
#define P8D_27_BW_TIMER_THRESHOLD4_0                                0x8D27
#define P8D_28_BW_TIMER_THRESHOLD3_3                                0x8D28
#define P8D_29_BW_TIMER_THRESHOLD3_2                                0x8D29
#define P8D_2A_BW_TIMER_THRESHOLD3_1                                0x8D2A
#define P8D_2B_BW_TIMER_THRESHOLD3_0                                0x8D2B
#define P8D_2C_BW_TIMER_THRESHOLD2_3                                0x8D2C
#define P8D_2D_BW_TIMER_THRESHOLD2_2                                0x8D2D
#define P8D_2E_BW_TIMER_THRESHOLD2_1                                0x8D2E
#define P8D_2F_BW_TIMER_THRESHOLD2_0                                0x8D2F
#define P8D_30_BW_TIMER_THRESHOLD1_3                                0x8D30
#define P8D_31_BW_TIMER_THRESHOLD1_2                                0x8D31
#define P8D_32_BW_TIMER_THRESHOLD1_1                                0x8D32
#define P8D_33_BW_TIMER_THRESHOLD1_0                                0x8D33
#define P8D_34_BW_TIMER_THRESHOLD0_3                                0x8D34
#define P8D_35_BW_TIMER_THRESHOLD0_2                                0x8D35
#define P8D_36_BW_TIMER_THRESHOLD0_1                                0x8D36
#define P8D_37_BW_TIMER_THRESHOLD0_0                                0x8D37
#define P8D_38_BW_REQUEST_THRESHOLD12_3                             0x8D38
#define P8D_39_BW_REQUEST_THRESHOLD12_2                             0x8D39
#define P8D_3A_BW_REQUEST_THRESHOLD12_1                             0x8D3A
#define P8D_3B_BW_REQUEST_THRESHOLD12_0                             0x8D3B
#define P8D_3C_BW_REQUEST_THRESHOLD11_3                             0x8D3C
#define P8D_3D_BW_REQUEST_THRESHOLD11_2                             0x8D3D
#define P8D_3E_BW_REQUEST_THRESHOLD11_1                             0x8D3E
#define P8D_3F_BW_REQUEST_THRESHOLD11_0                             0x8D3F
#define P8D_40_BW_REQUEST_THRESHOLD10_3                             0x8D40
#define P8D_41_BW_REQUEST_THRESHOLD10_2                             0x8D41
#define P8D_42_BW_REQUEST_THRESHOLD10_1                             0x8D42
#define P8D_43_BW_REQUEST_THRESHOLD10_0                             0x8D43
#define P8D_44_BW_REQUEST_THRESHOLD9_3                              0x8D44
#define P8D_45_BW_REQUEST_THRESHOLD9_2                              0x8D45
#define P8D_46_BW_REQUEST_THRESHOLD9_1                              0x8D46
#define P8D_47_BW_REQUEST_THRESHOLD9_0                              0x8D47
#define P8D_48_BW_REQUEST_THRESHOLD8_3                              0x8D48
#define P8D_49_BW_REQUEST_THRESHOLD8_2                              0x8D49
#define P8D_4A_BW_REQUEST_THRESHOLD8_1                              0x8D4A
#define P8D_4B_BW_REQUEST_THRESHOLD8_0                              0x8D4B
#define P8D_4C_BW_REQUEST_THRESHOLD7_3                              0x8D4C
#define P8D_4D_BW_REQUEST_THRESHOLD7_2                              0x8D4D
#define P8D_4E_BW_REQUEST_THRESHOLD7_1                              0x8D4E
#define P8D_4F_BW_REQUEST_THRESHOLD7_0                              0x8D4F
#define P8D_50_BW_REQUEST_THRESHOLD6_3                              0x8D50
#define P8D_51_BW_REQUEST_THRESHOLD6_2                              0x8D51
#define P8D_52_BW_REQUEST_THRESHOLD6_1                              0x8D52
#define P8D_53_BW_REQUEST_THRESHOLD6_0                              0x8D53
#define P8D_54_BW_REQUEST_THRESHOLD5_3                              0x8D54
#define P8D_55_BW_REQUEST_THRESHOLD5_2                              0x8D55
#define P8D_56_BW_REQUEST_THRESHOLD5_1                              0x8D56
#define P8D_57_BW_REQUEST_THRESHOLD5_0                              0x8D57
#define P8D_58_BW_REQUEST_THRESHOLD4_3                              0x8D58
#define P8D_59_BW_REQUEST_THRESHOLD4_2                              0x8D59
#define P8D_5A_BW_REQUEST_THRESHOLD4_1                              0x8D5A
#define P8D_5B_BW_REQUEST_THRESHOLD4_0                              0x8D5B
#define P8D_5C_BW_REQUEST_THRESHOLD3_3                              0x8D5C
#define P8D_5D_BW_REQUEST_THRESHOLD3_2                              0x8D5D
#define P8D_5E_BW_REQUEST_THRESHOLD3_1                              0x8D5E
#define P8D_5F_BW_REQUEST_THRESHOLD3_0                              0x8D5F
#define P8D_60_BW_REQUEST_THRESHOLD2_3                              0x8D60
#define P8D_61_BW_REQUEST_THRESHOLD2_2                              0x8D61
#define P8D_62_BW_REQUEST_THRESHOLD2_1                              0x8D62
#define P8D_63_BW_REQUEST_THRESHOLD2_0                              0x8D63
#define P8D_64_BW_REQUEST_THRESHOLD1_3                              0x8D64
#define P8D_65_BW_REQUEST_THRESHOLD1_2                              0x8D65
#define P8D_66_BW_REQUEST_THRESHOLD1_1                              0x8D66
#define P8D_67_BW_REQUEST_THRESHOLD1_0                              0x8D67
#define P8D_68_BW_REQUEST_THRESHOLD0_3                              0x8D68
#define P8D_69_BW_REQUEST_THRESHOLD0_2                              0x8D69
#define P8D_6A_BW_REQUEST_THRESHOLD0_1                              0x8D6A
#define P8D_6B_BW_REQUEST_THRESHOLD0_0                              0x8D6B


//--------------------------------------------------
// DDR2 DLL A part1 (Page 8E)
//--------------------------------------------------
#define P8E_00_ADR_DLY0_3                                           0x8E00
#define P8E_01_ADR_DLY0_2                                           0x8E01
#define P8E_02_ADR_DLY0_1                                           0x8E02
#define P8E_03_ADR_DLY0_0                                           0x8E03
#define P8E_04_ADR_DLY1_3                                           0x8E04
#define P8E_05_ADR_DLY1_2                                           0x8E05
#define P8E_06_ADR_DLY1_1                                           0x8E06
#define P8E_07_ADR_DLY1_0                                           0x8E07
#define P8E_08_ADR_DLY2_3                                           0x8E08
#define P8E_09_ADR_DLY2_2                                           0x8E09
#define P8E_0A_ADR_DLY2_1                                           0x8E0A
#define P8E_0B_ADR_DLY2_0                                           0x8E0B
#define P8E_0C_CMD_DLY0_3                                           0x8E0C
#define P8E_0D_CMD_DLY0_2                                           0x8E0D
#define P8E_0E_CMD_DLY0_1                                           0x8E0E
#define P8E_0F_CMD_DLY0_0                                           0x8E0F
#define P8E_10_PAD_OE_CTRL_3                                        0x8E10
#define P8E_11_PAD_OE_CTRL_2                                        0x8E11
#define P8E_12_PAD_OE_CTRL_1                                        0x8E12
#define P8E_13_PAD_OE_CTRL_0                                        0x8E13
#define P8E_1C_CAL_LS_SEL_SET1_3                                    0x8E1C
#define P8E_1D_CAL_LS_SEL_SET1_2                                    0x8E1D
#define P8E_1E_CAL_LS_SEL_SET1_1                                    0x8E1E
#define P8E_1F_CAL_LS_SEL_SET1_0                                    0x8E1F
#define P8E_28_WRLVL_CTRL_3                                         0x8E28
#define P8E_29_WRLVL_CTRL_2                                         0x8E29
#define P8E_2A_WRLVL_CTRL_1                                         0x8E2A
#define P8E_2B_WRLVL_CTRL_0                                         0x8E2B
#define P8E_2C_WRLVL_RD_DATA_3                                      0x8E2C
#define P8E_2D_WRLVL_RD_DATA_2                                      0x8E2D
#define P8E_2E_WRLVL_RD_DATA_1                                      0x8E2E
#define P8E_2F_WRLVL_RD_DATA_0                                      0x8E2F
#define P8E_30_TEST_CTRL0_3                                         0x8E30
#define P8E_31_TEST_CTRL0_2                                         0x8E31
#define P8E_32_TEST_CTRL0_1                                         0x8E32
#define P8E_33_TEST_CTRL0_0                                         0x8E33
#define P8E_34_TEST_CTRL1_3                                         0x8E34
#define P8E_35_TEST_CTRL1_2                                         0x8E35
#define P8E_36_TEST_CTRL1_1                                         0x8E36
#define P8E_37_TEST_CTRL1_0                                         0x8E37
#define P8E_38_DQ_DLY0_SET0_3                                       0x8E38
#define P8E_39_DQ_DLY0_SET0_2                                       0x8E39
#define P8E_3A_DQ_DLY0_SET0_1                                       0x8E3A
#define P8E_3B_DQ_DLY0_SET0_0                                       0x8E3B
#define P8E_3C_DQ_DLY0_SET1_3                                       0x8E3C
#define P8E_3D_DQ_DLY0_SET1_2                                       0x8E3D
#define P8E_3E_DQ_DLY0_SET1_1                                       0x8E3E
#define P8E_3F_DQ_DLY0_SET1_0                                       0x8E3F
#define P8E_40_DQ_DLY0_SET2_3                                       0x8E40
#define P8E_41_DQ_DLY0_SET2_2                                       0x8E41
#define P8E_42_DQ_DLY0_SET2_1                                       0x8E42
#define P8E_43_DQ_DLY0_SET2_0                                       0x8E43
#define P8E_44_DQ_DLY0_SET3_3                                       0x8E44
#define P8E_45_DQ_DLY0_SET3_2                                       0x8E45
#define P8E_46_DQ_DLY0_SET3_1                                       0x8E46
#define P8E_47_DQ_DLY0_SET3_0                                       0x8E47
#define P8E_48_DQ_DLY1_3                                            0x8E48
#define P8E_49_DQ_DLY1_2                                            0x8E49
#define P8E_4A_DQ_DLY1_1                                            0x8E4A
#define P8E_4B_DQ_DLY1_0                                            0x8E4B
#define P8E_4C_DQ_DLY2_3                                            0x8E4C
#define P8E_4D_DQ_DLY2_2                                            0x8E4D
#define P8E_4E_DQ_DLY2_1                                            0x8E4E
#define P8E_4F_DQ_DLY2_0                                            0x8E4F
#define P8E_50_HALF_CYC_DET_3                                       0x8E50
#define P8E_51_HALF_CYC_DET_2                                       0x8E51
#define P8E_52_HALF_CYC_DET_1                                       0x8E52
#define P8E_53_HALF_CYC_DET_0                                       0x8E53
#define P8E_54_READ_CTRL0_SET0_3                                    0x8E54
#define P8E_55_READ_CTRL0_SET0_2                                    0x8E55
#define P8E_56_READ_CTRL0_SET0_1                                    0x8E56
#define P8E_57_READ_CTRL0_SET0_0                                    0x8E57
#define P8E_58_READ_CTRL0_SET1_3                                    0x8E58
#define P8E_59_READ_CTRL0_SET1_2                                    0x8E59
#define P8E_5A_READ_CTRL0_SET1_1                                    0x8E5A
#define P8E_5B_READ_CTRL0_SET1_0                                    0x8E5B
#define P8E_5C_READ_CTRL0_SET2_3                                    0x8E5C
#define P8E_5D_READ_CTRL0_SET2_2                                    0x8E5D
#define P8E_5E_READ_CTRL0_SET2_1                                    0x8E5E
#define P8E_5F_READ_CTRL0_SET2_0                                    0x8E5F
#define P8E_60_READ_CTRL0_SET3_3                                    0x8E60
#define P8E_61_READ_CTRL0_SET3_2                                    0x8E61
#define P8E_62_READ_CTRL0_SET3_1                                    0x8E62
#define P8E_63_READ_CTRL0_SET3_0                                    0x8E63
#define P8E_64_READ_CTRL1_3                                         0x8E64
#define P8E_65_READ_CTRL1_2                                         0x8E65
#define P8E_66_READ_CTRL1_1                                         0x8E66
#define P8E_67_READ_CTRL1_0                                         0x8E67
#define P8E_68_READ_CTRL2_SET0_3                                    0x8E68
#define P8E_69_READ_CTRL2_SET0_2                                    0x8E69
#define P8E_6A_READ_CTRL2_SET0_1                                    0x8E6A
#define P8E_6B_READ_CTRL2_SET0_0                                    0x8E6B
#define P8E_6C_READ_CTRL2_SET1_3                                    0x8E6C
#define P8E_6D_READ_CTRL2_SET1_2                                    0x8E6D
#define P8E_6E_READ_CTRL2_SET1_1                                    0x8E6E
#define P8E_6F_READ_CTRL2_SET1_0                                    0x8E6F
#define P8E_70_READ_CTRL2_SET2_3                                    0x8E70
#define P8E_71_READ_CTRL2_SET2_2                                    0x8E71
#define P8E_72_READ_CTRL2_SET2_1                                    0x8E72
#define P8E_73_READ_CTRL2_SET2_0                                    0x8E73
#define P8E_74_READ_CTRL2_SET3_3                                    0x8E74
#define P8E_75_READ_CTRL2_SET3_2                                    0x8E75
#define P8E_76_READ_CTRL2_SET3_1                                    0x8E76
#define P8E_77_READ_CTRL2_SET3_0                                    0x8E77
#define P8E_78_READ_CTRL3_3                                         0x8E78
#define P8E_79_READ_CTRL3_2                                         0x8E79
#define P8E_7A_READ_CTRL3_1                                         0x8E7A
#define P8E_7B_READ_CTRL3_0                                         0x8E7B
#define P8E_7C_READ_CTRL4_SET0_3                                    0x8E7C
#define P8E_7D_READ_CTRL4_SET0_2                                    0x8E7D
#define P8E_7E_READ_CTRL4_SET0_1                                    0x8E7E
#define P8E_7F_READ_CTRL4_SET0_0                                    0x8E7F
#define P8E_80_READ_CTRL4_SET1_3                                    0x8E80
#define P8E_81_READ_CTRL4_SET1_2                                    0x8E81
#define P8E_82_READ_CTRL4_SET1_1                                    0x8E82
#define P8E_83_READ_CTRL4_SET1_0                                    0x8E83
#define P8E_84_READ_CTRL4_SET2_3                                    0x8E84
#define P8E_85_READ_CTRL4_SET2_2                                    0x8E85
#define P8E_86_READ_CTRL4_SET2_1                                    0x8E86
#define P8E_87_READ_CTRL4_SET2_0                                    0x8E87
#define P8E_88_READ_CTRL4_SET3_3                                    0x8E88
#define P8E_89_READ_CTRL4_SET3_2                                    0x8E89
#define P8E_8A_READ_CTRL4_SET3_1                                    0x8E8A
#define P8E_8B_READ_CTRL4_SET3_0                                    0x8E8B
#define P8E_90_DQSEN_CAL_STATUS_3                                   0x8E90
#define P8E_91_DQSEN_CAL_STATUS_2                                   0x8E91
#define P8E_92_DQSEN_CAL_STATUS_1                                   0x8E92
#define P8E_93_DQSEN_CAL_STATUS_0                                   0x8E93
#define P8E_94_CAL_SHIFT_CTRL_3                                     0x8E94
#define P8E_95_CAL_SHIFT_CTRL_2                                     0x8E95
#define P8E_96_CAL_SHIFT_CTRL_1                                     0x8E96
#define P8E_97_CAL_SHIFT_CTRL_0                                     0x8E97
#define P8E_98_CAL_LS_SEL_SET0_3                                    0x8E98
#define P8E_99_CAL_LS_SEL_SET0_2                                    0x8E99
#define P8E_9A_CAL_LS_SEL_SET0_1                                    0x8E9A
#define P8E_9B_CAL_LS_SEL_SET0_0                                    0x8E9B
#define P8E_A0_CAL_LS_SEL_SET2_3                                    0x8EA0
#define P8E_A1_CAL_LS_SEL_SET2_2                                    0x8EA1
#define P8E_A2_CAL_LS_SEL_SET2_1                                    0x8EA2
#define P8E_A3_CAL_LS_SEL_SET2_0                                    0x8EA3
#define P8E_A4_CAL_LS_SEL_SET3_3                                    0x8EA4
#define P8E_A5_CAL_LS_SEL_SET3_2                                    0x8EA5
#define P8E_A6_CAL_LS_SEL_SET3_1                                    0x8EA6
#define P8E_A7_CAL_LS_SEL_SET3_0                                    0x8EA7
#define P8E_A8_CAL_RS_SEL_SET0_3                                    0x8EA8
#define P8E_A9_CAL_RS_SEL_SET0_2                                    0x8EA9
#define P8E_AA_CAL_RS_SEL_SET0_1                                    0x8EAA
#define P8E_AB_CAL_RS_SEL_SET0_0                                    0x8EAB
#define P8E_AC_CAL_RS_SEL_SET1_3                                    0x8EAC
#define P8E_AD_CAL_RS_SEL_SET1_2                                    0x8EAD
#define P8E_AE_CAL_RS_SEL_SET1_1                                    0x8EAE
#define P8E_AF_CAL_RS_SEL_SET1_0                                    0x8EAF
#define P8E_B0_CAL_RS_SEL_SET2_3                                    0x8EB0
#define P8E_B1_CAL_RS_SEL_SET2_2                                    0x8EB1
#define P8E_B2_CAL_RS_SEL_SET2_1                                    0x8EB2
#define P8E_B3_CAL_RS_SEL_SET2_0                                    0x8EB3
#define P8E_B4_CAL_RS_SEL_SET3_3                                    0x8EB4
#define P8E_B5_CAL_RS_SEL_SET3_2                                    0x8EB5
#define P8E_B6_CAL_RS_SEL_SET3_1                                    0x8EB6
#define P8E_B7_CAL_RS_SEL_SET3_0                                    0x8EB7
#define P8E_B8_DQS_IN_DLY0_SET0_3                                   0x8EB8
#define P8E_B9_DQS_IN_DLY0_SET0_2                                   0x8EB9
#define P8E_BA_DQS_IN_DLY0_SET0_1                                   0x8EBA
#define P8E_BB_DQS_IN_DLY0_SET0_0                                   0x8EBB
#define P8E_BC_DQS_IN_DLY0_SET1_3                                   0x8EBC
#define P8E_BD_DQS_IN_DLY0_SET1_2                                   0x8EBD
#define P8E_BE_DQS_IN_DLY0_SET1_1                                   0x8EBE
#define P8E_BF_DQS_IN_DLY0_SET1_0                                   0x8EBF
#define P8E_C0_DQS_IN_DLY0_SET2_3                                   0x8EC0
#define P8E_C1_DQS_IN_DLY0_SET2_2                                   0x8EC1
#define P8E_C2_DQS_IN_DLY0_SET2_1                                   0x8EC2
#define P8E_C3_DQS_IN_DLY0_SET2_0                                   0x8EC3
#define P8E_C4_DQS_IN_DLY0_SET3_3                                   0x8EC4
#define P8E_C5_DQS_IN_DLY0_SET3_2                                   0x8EC5
#define P8E_C6_DQS_IN_DLY0_SET3_1                                   0x8EC6
#define P8E_C7_DQS_IN_DLY0_SET3_0                                   0x8EC7
#define P8E_C8_DQS_IN_DLY1_SET0_3                                   0x8EC8
#define P8E_C9_DQS_IN_DLY1_SET0_2                                   0x8EC9
#define P8E_CA_DQS_IN_DLY1_SET0_1                                   0x8ECA
#define P8E_CB_DQS_IN_DLY1_SET0_0                                   0x8ECB
#define P8E_CC_DQS_IN_DLY1_SET1_3                                   0x8ECC
#define P8E_CD_DQS_IN_DLY1_SET1_2                                   0x8ECD
#define P8E_CE_DQS_IN_DLY1_SET1_1                                   0x8ECE
#define P8E_CF_DQS_IN_DLY1_SET1_0                                   0x8ECF
#define P8E_D0_DQS_IN_DLY1_SET2_3                                   0x8ED0
#define P8E_D1_DQS_IN_DLY1_SET2_2                                   0x8ED1
#define P8E_D2_DQS_IN_DLY1_SET2_1                                   0x8ED2
#define P8E_D3_DQS_IN_DLY1_SET2_0                                   0x8ED3
#define P8E_D4_DQS_IN_DLY1_SET3_3                                   0x8ED4
#define P8E_D5_DQS_IN_DLY1_SET3_2                                   0x8ED5
#define P8E_D6_DQS_IN_DLY1_SET3_1                                   0x8ED6
#define P8E_D7_DQS_IN_DLY1_SET3_0                                   0x8ED7
#define P8E_D8_DQS_IN_DLY2_SET0_3                                   0x8ED8
#define P8E_D9_DQS_IN_DLY2_SET0_2                                   0x8ED9
#define P8E_DA_DQS_IN_DLY2_SET0_1                                   0x8EDA
#define P8E_DB_DQS_IN_DLY2_SET0_0                                   0x8EDB
#define P8E_DC_DQS_IN_DLY2_SET1_3                                   0x8EDC
#define P8E_DD_DQS_IN_DLY2_SET1_2                                   0x8EDD
#define P8E_DE_DQS_IN_DLY2_SET1_1                                   0x8EDE
#define P8E_DF_DQS_IN_DLY2_SET1_0                                   0x8EDF
#define P8E_E0_DQS_IN_DLY2_SET2_3                                   0x8EE0
#define P8E_E1_DQS_IN_DLY2_SET2_2                                   0x8EE1
#define P8E_E2_DQS_IN_DLY2_SET2_1                                   0x8EE2
#define P8E_E3_DQS_IN_DLY2_SET2_0                                   0x8EE3
#define P8E_E4_DQS_IN_DLY2_SET3_3                                   0x8EE4
#define P8E_E5_DQS_IN_DLY2_SET3_2                                   0x8EE5
#define P8E_E6_DQS_IN_DLY2_SET3_1                                   0x8EE6
#define P8E_E7_DQS_IN_DLY2_SET3_0                                   0x8EE7
#define P8E_E8_DQS_IN_DLY3_SET0_3                                   0x8EE8
#define P8E_E9_DQS_IN_DLY3_SET0_2                                   0x8EE9
#define P8E_EA_DQS_IN_DLY3_SET0_1                                   0x8EEA
#define P8E_EB_DQS_IN_DLY3_SET0_0                                   0x8EEB
#define P8E_EC_DQS_IN_DLY3_SET1_3                                   0x8EEC
#define P8E_ED_DQS_IN_DLY3_SET1_2                                   0x8EED
#define P8E_EE_DQS_IN_DLY3_SET1_1                                   0x8EEE
#define P8E_EF_DQS_IN_DLY3_SET1_0                                   0x8EEF
#define P8E_F0_DQS_IN_DLY3_SET2_3                                   0x8EF0
#define P8E_F1_DQS_IN_DLY3_SET2_2                                   0x8EF1
#define P8E_F2_DQS_IN_DLY3_SET2_1                                   0x8EF2
#define P8E_F3_DQS_IN_DLY3_SET2_0                                   0x8EF3
#define P8E_F4_DQS_IN_DLY3_SET3_3                                   0x8EF4
#define P8E_F5_DQS_IN_DLY3_SET3_2                                   0x8EF5
#define P8E_F6_DQS_IN_DLY3_SET3_1                                   0x8EF6
#define P8E_F7_DQS_IN_DLY3_SET3_0                                   0x8EF7
#define P8E_F8_VALID_WIN_SEL_3                                      0x8EF8
#define P8E_F9_VALID_WIN_SEL_2                                      0x8EF9
#define P8E_FA_VALID_WIN_SEL_1                                      0x8EFA
#define P8E_FB_VALID_WIN_SEL_0                                      0x8EFB
#define P8E_FC_VALID_WIN_PH_3                                       0x8EFC
#define P8E_FD_VALID_WIN_PH_2                                       0x8EFD
#define P8E_FE_VALID_WIN_PH_1                                       0x8EFE
#define P8E_FF_VALID_WIN_PH_0                                       0x8EFF


//--------------------------------------------------
// DDR2 DLL A part2 (Page 8F)
//--------------------------------------------------
#define P8F_00_VALID_WIN_DET_3                                      0x8F00
#define P8F_01_VALID_WIN_DET_2                                      0x8F01
#define P8F_02_VALID_WIN_DET_1                                      0x8F02
#define P8F_03_VALID_WIN_DET_0                                      0x8F03
#define P8F_04_VALID_WIN_DET_SLIC0_3                                0x8F04
#define P8F_05_VALID_WIN_DET_SLIC0_2                                0x8F05
#define P8F_06_VALID_WIN_DET_SLIC0_1                                0x8F06
#define P8F_07_VALID_WIN_DET_SLIC0_0                                0x8F07
#define P8F_08_VALID_WIN_DET_SLIC1_3                                0x8F08
#define P8F_09_VALID_WIN_DET_SLIC1_2                                0x8F09
#define P8F_0A_VALID_WIN_DET_SLIC1_1                                0x8F0A
#define P8F_0B_VALID_WIN_DET_SLIC1_0                                0x8F0B
#define P8F_0C_VALID_WIN_DET_SLIC2_3                                0x8F0C
#define P8F_0D_VALID_WIN_DET_SLIC2_2                                0x8F0D
#define P8F_0E_VALID_WIN_DET_SLIC2_1                                0x8F0E
#define P8F_0F_VALID_WIN_DET_SLIC2_0                                0x8F0F
#define P8F_10_VALID_WIN_DET_SLIC3_3                                0x8F10
#define P8F_11_VALID_WIN_DET_SLIC3_2                                0x8F11
#define P8F_12_VALID_WIN_DET_SLIC3_1                                0x8F12
#define P8F_13_VALID_WIN_DET_SLIC3_0                                0x8F13
#define P8F_14_VALID_WIN_SEL_ODD_3                                  0x8F14
#define P8F_15_VALID_WIN_SEL_ODD_2                                  0x8F15
#define P8F_16_VALID_WIN_SEL_ODD_1                                  0x8F16
#define P8F_17_VALID_WIN_SEL_ODD_0                                  0x8F17
#define P8F_18_VALID_WIN_PH_ODD_3                                   0x8F18
#define P8F_19_VALID_WIN_PH_ODD_2                                   0x8F19
#define P8F_1A_VALID_WIN_PH_ODD_1                                   0x8F1A
#define P8F_1B_VALID_WIN_PH_ODD_0                                   0x8F1B
#define P8F_1C_WR_FIFO_SET1_3                                       0x8F1C
#define P8F_1D_WR_FIFO_SET1_2                                       0x8F1D
#define P8F_1E_WR_FIFO_SET1_1                                       0x8F1E
#define P8F_1F_WR_FIFO_SET1_0                                       0x8F1F
#define P8F_20_NULL_DQS_3                                           0x8F20
#define P8F_21_NULL_DQS_2                                           0x8F21
#define P8F_22_NULL_DQS_1                                           0x8F22
#define P8F_23_NULL_DQS_0                                           0x8F23
#define P8F_24_PAD_CK_CTRL_3                                        0x8F24
#define P8F_25_PAD_CK_CTRL_2                                        0x8F25
#define P8F_26_PAD_CK_CTRL_1                                        0x8F26
#define P8F_27_PAD_CK_CTRL_0                                        0x8F27
#define P8F_28_PAD_CA_CTRL_3                                        0x8F28
#define P8F_29_PAD_CA_CTRL_2                                        0x8F29
#define P8F_2A_PAD_CA_CTRL_1                                        0x8F2A
#define P8F_2B_PAD_CA_CTRL_0                                        0x8F2B
#define P8F_2C_PAD_DQS01_CTRL_3                                     0x8F2C
#define P8F_2D_PAD_DQS01_CTRL_2                                     0x8F2D
#define P8F_2E_PAD_DQS01_CTRL_1                                     0x8F2E
#define P8F_2F_PAD_DQS01_CTRL_0                                     0x8F2F
#define P8F_30_PAD_DQS23_CTRL_3                                     0x8F30
#define P8F_31_PAD_DQS23_CTRL_2                                     0x8F31
#define P8F_32_PAD_DQS23_CTRL_1                                     0x8F32
#define P8F_33_PAD_DQS23_CTRL_0                                     0x8F33
#define P8F_34_PAD_DQ_CTRL_3                                        0x8F34
#define P8F_35_PAD_DQ_CTRL_2                                        0x8F35
#define P8F_36_PAD_DQ_CTRL_1                                        0x8F36
#define P8F_37_PAD_DQ_CTRL_0                                        0x8F37
#define P8F_38_PAD_DM_CTRL_3                                        0x8F38
#define P8F_39_PAD_DM_CTRL_2                                        0x8F39
#define P8F_3A_PAD_DM_CTRL_1                                        0x8F3A
#define P8F_3B_PAD_DM_CTRL_0                                        0x8F3B
#define P8F_3C_PAD_VERF_CTRL_3                                      0x8F3C
#define P8F_3D_PAD_VERF_CTRL_2                                      0x8F3D
#define P8F_3E_PAD_VERF_CTRL_1                                      0x8F3E
#define P8F_3F_PAD_VREF_CTRL_0                                      0x8F3F
#define P8F_7C_DPI_CTRL0_3                                          0x8F7C
#define P8F_7D_DPI_CTRL0_2                                          0x8F7D
#define P8F_7E_DPI_CTRL0_1                                          0x8F7E
#define P8F_7F_DPI_CTRL0_0                                          0x8F7F
#define P8F_80_DPI_CTRL1_3                                          0x8F80
#define P8F_81_DPI_CTRL1_2                                          0x8F81
#define P8F_82_DPI_CTRL1_1                                          0x8F82
#define P8F_83_DPI_CTRL1_0                                          0x8F83
#define P8F_84_CAL_OUT_SEL_3                                        0x8F84
#define P8F_85_CAL_OUT_SEL_2                                        0x8F85
#define P8F_86_CAL_OUT_SEL_1                                        0x8F86
#define P8F_87_CAL_OUT_SEL_0                                        0x8F87
#define P8F_88_CAL_OUT_SET0_3                                       0x8F88
#define P8F_89_CAL_OUT_SET0_2                                       0x8F89
#define P8F_8A_CAL_OUT_SET0_1                                       0x8F8A
#define P8F_8B_CAL_OUT_SET0_0                                       0x8F8B
#define P8F_8C_CAL_OUT_SET1_3                                       0x8F8C
#define P8F_8D_CAL_OUT_SET1_2                                       0x8F8D
#define P8F_8E_CAL_OUT_SET1_1                                       0x8F8E
#define P8F_8F_CAL_OUT_SET1_0                                       0x8F8F
#define P8F_90_CAL_OUT_SET2_3                                       0x8F90
#define P8F_91_CAL_OUT_SET2_2                                       0x8F91
#define P8F_92_CAL_OUT_SET2_1                                       0x8F92
#define P8F_93_CAL_OUT_SET2_0                                       0x8F93
#define P8F_94_CAL_OUT_SET3_3                                       0x8F94
#define P8F_95_CAL_OUT_SET3_2                                       0x8F95
#define P8F_96_CAL_OUT_SET3_1                                       0x8F96
#define P8F_97_CAL_OUT_SET3_0                                       0x8F97
#define P8F_98_WR_FIFO_SET0_3                                       0x8F98
#define P8F_99_WR_FIFO_SET0_2                                       0x8F99
#define P8F_9A_WR_FIFO_SET0_1                                       0x8F9A
#define P8F_9B_WR_FIFO_SET0_0                                       0x8F9B
#define P8F_A0_WR_FIFO_SET2_3                                       0x8FA0
#define P8F_A1_WR_FIFO_SET2_2                                       0x8FA1
#define P8F_A2_WR_FIFO_SET2_1                                       0x8FA2
#define P8F_A3_WR_FIFO_SET2_0                                       0x8FA3
#define P8F_A4_WR_FIFO_SET3_3                                       0x8FA4
#define P8F_A5_WR_FIFO_SET3_2                                       0x8FA5
#define P8F_A6_WR_FIFO_SET3_1                                       0x8FA6
#define P8F_A7_WR_FIFO_SET3_0                                       0x8FA7
#define P8F_A8_WR_FIFO_1_SET0_3                                     0x8FA8
#define P8F_A9_WR_FIFO_1_SET0_2                                     0x8FA9
#define P8F_AA_WR_FIFO_1_SET0_1                                     0x8FAA
#define P8F_AB_WR_FIFO_1_SET0_0                                     0x8FAB
#define P8F_AC_WR_FIFO_1_SET1_3                                     0x8FAC
#define P8F_AD_WR_FIFO_1_SET1_2                                     0x8FAD
#define P8F_AE_WR_FIFO_1_SET1_1                                     0x8FAE
#define P8F_AF_WR_FIFO_1_SET1_0                                     0x8FAF
#define P8F_B0_WR_FIFO_1_SET2_3                                     0x8FB0
#define P8F_B1_WR_FIFO_1_SET2_2                                     0x8FB1
#define P8F_B2_WR_FIFO_1_SET2_1                                     0x8FB2
#define P8F_B3_WR_FIFO_1_SET2_0                                     0x8FB3
#define P8F_B4_WR_FIFO_1_SET3_3                                     0x8FB4
#define P8F_B5_WR_FIFO_1_SET3_2                                     0x8FB5
#define P8F_B6_WR_FIFO_1_SET3_1                                     0x8FB6
#define P8F_B7_WR_FIFO_1_SET3_0                                     0x8FB7
#define P8F_B8_RD_FIFO_0_SET0_3                                     0x8FB8
#define P8F_B9_RD_FIFO_0_SET0_2                                     0x8FB9
#define P8F_BA_RD_FIFO_0_SET0_1                                     0x8FBA
#define P8F_BB_RD_FIFO_0_SET0_0                                     0x8FBB
#define P8F_BC_RD_FIFO_0_SET1_3                                     0x8FBC
#define P8F_BD_RD_FIFO_0_SET1_2                                     0x8FBD
#define P8F_BE_RD_FIFO_0_SET1_1                                     0x8FBE
#define P8F_BF_RD_FIFO_0_SET1_0                                     0x8FBF
#define P8F_C0_RD_FIFO_0_SET2_3                                     0x8FC0
#define P8F_C1_RD_FIFO_0_SET2_2                                     0x8FC1
#define P8F_C2_RD_FIFO_0_SET2_1                                     0x8FC2
#define P8F_C3_RD_FIFO_0_SET2_0                                     0x8FC3
#define P8F_C4_RD_FIFO_0_SET3_3                                     0x8FC4
#define P8F_C5_RD_FIFO_0_SET3_2                                     0x8FC5
#define P8F_C6_RD_FIFO_0_SET3_1                                     0x8FC6
#define P8F_C7_RD_FIFO_0_SET3_0                                     0x8FC7
#define P8F_C8_RD_FIFO_1_SET0_3                                     0x8FC8
#define P8F_C9_RD_FIFO_1_SET0_2                                     0x8FC9
#define P8F_CA_RD_FIFO_1_SET0_1                                     0x8FCA
#define P8F_CB_RD_FIFO_1_SET0_0                                     0x8FCB
#define P8F_CC_RD_FIFO_1_SET1_3                                     0x8FCC
#define P8F_CD_RD_FIFO_1_SET1_2                                     0x8FCD
#define P8F_CE_RD_FIFO_1_SET1_1                                     0x8FCE
#define P8F_CF_RD_FIFO_1_SET1_0                                     0x8FCF
#define P8F_D0_RD_FIFO_1_SET2_3                                     0x8FD0
#define P8F_D1_RD_FIFO_1_SET2_2                                     0x8FD1
#define P8F_D2_RD_FIFO_1_SET2_1                                     0x8FD2
#define P8F_D3_RD_FIFO_1_SET2_0                                     0x8FD3
#define P8F_D4_RD_FIFO_1_SET3_3                                     0x8FD4
#define P8F_D5_RD_FIFO_1_SET3_2                                     0x8FD5
#define P8F_D6_RD_FIFO_1_SET3_1                                     0x8FD6
#define P8F_D7_RD_FIFO_1_SET3_0                                     0x8FD7
#define P8F_D8_BIST_2TO1_0_3                                        0x8FD8
#define P8F_D9_BIST_2TO1_0_2                                        0x8FD9
#define P8F_DA_BIST_2TO1_0_1                                        0x8FDA
#define P8F_DB_BIST_2TO1_0_0                                        0x8FDB
#define P8F_DC_BIST_2TO1_1_3                                        0x8FDC
#define P8F_DD_BIST_2TO1_1_2                                        0x8FDD
#define P8F_DE_BIST_2TO1_1_1                                        0x8FDE
#define P8F_DF_BIST_2TO1_1_0                                        0x8FDF
#define P8F_E0_BIST_PT_3                                            0x8FE0
#define P8F_E1_BIST_PT_2                                            0x8FE1
#define P8F_E2_BIST_PT_1                                            0x8FE2
#define P8F_E3_BIST_PT_0                                            0x8FE3
#define P8F_E4_BIST_DEBUG_3                                         0x8FE4
#define P8F_E5_BIST_DEBUG_2                                         0x8FE5
#define P8F_E6_BIST_DEBUG_1                                         0x8FE6
#define P8F_E7_BIST_DEBUG_0                                         0x8FE7
#define P8F_E8_INT_CTRL_3                                           0x8FE8
#define P8F_E9_INT_CTRL_2                                           0x8FE9
#define P8F_EA_INT_CTRL_1                                           0x8FEA
#define P8F_EB_INT_CTRL_0                                           0x8FEB
#define P8F_EC_INT_STATUS0_3                                        0x8FEC
#define P8F_ED_INT_STATUS0_2                                        0x8FED
#define P8F_EE_INT_STATUS0_1                                        0x8FEE
#define P8F_EF_INT_STATUS0_0                                        0x8FEF
#define P8F_F0_INT_STATUS1_SET0_3                                   0x8FF0
#define P8F_F1_INT_STATUS1_SET0_2                                   0x8FF1
#define P8F_F2_INT_STATUS1_SET0_1                                   0x8FF2
#define P8F_F3_INT_STATUS1_SET0_0                                   0x8FF3
#define P8F_F4_INT_STATUS1_SET1_3                                   0x8FF4
#define P8F_F5_INT_STATUS1_SET1_2                                   0x8FF5
#define P8F_F6_INT_STATUS1_SET1_1                                   0x8FF6
#define P8F_F7_INT_STATUS1_SET1_0                                   0x8FF7
#define P8F_F8_INT_STATUS1_SET2_3                                   0x8FF8
#define P8F_F9_INT_STATUS1_SET2_2                                   0x8FF9
#define P8F_FA_INT_STATUS1_SET2_1                                   0x8FFA
#define P8F_FB_INT_STATUS1_SET2_0                                   0x8FFB
#define P8F_FC_INT_STATUS1_SET3_3                                   0x8FFC
#define P8F_FD_INT_STATUS1_SET3_2                                   0x8FFD
#define P8F_FE_INT_STATUS1_SET3_1                                   0x8FFE
#define P8F_FF_INT_STATUS1_SET3_0                                   0x8FFF


//--------------------------------------------------
// DDR2 DLL A part 3 (Page 90)
//--------------------------------------------------
#define P90_00_INT_STATUS3_SET3_3                                   0x9000
#define P90_01_INT_STATUS3_SET3_2                                   0x9001
#define P90_02_INT_STATUS3_SET3_1                                   0x9002
#define P90_03_INT_STATUS3_SET3_0                                   0x9003
#define P90_04_INT_STATUS3_SET2_3                                   0x9004
#define P90_05_INT_STATUS3_SET2_2                                   0x9005
#define P90_06_INT_STATUS3_SET2_1                                   0x9006
#define P90_07_INT_STATUS3_SET2_0                                   0x9007
#define P90_08_INT_STATUS3_SET1_3                                   0x9008
#define P90_09_INT_STATUS3_SET1_2                                   0x9009
#define P90_0A_INT_STATUS3_SET1_1                                   0x900A
#define P90_0B_INT_STATUS3_SET1_0                                   0x900B
#define P90_0C_INT_STATUS3_SET0_3                                   0x900C
#define P90_0D_INT_STATUS3_SET0_2                                   0x900D
#define P90_0E_INT_STATUS3_SET0_1                                   0x900E
#define P90_0F_INT_STATUS3_SET0_0                                   0x900F
#define P90_10_INT_STATUS2_3                                        0x9010
#define P90_11_INT_STATUS2_2                                        0x9011
#define P90_12_INT_STATUS2_1                                        0x9012
#define P90_13_INT_STATUS2_0                                        0x9013
#define P90_14_PRBS7_TMUX0_3                                        0x9014
#define P90_15_PRBS7_TMUX0_2                                        0x9015
#define P90_16_PRBS7_TMUX0_1                                        0x9016
#define P90_17_PRBS7_TMUX0_0                                        0x9017
#define P90_18_PRBS7_TMUX1_3                                        0x9018
#define P90_19_PRBS7_TMUX1_2                                        0x9019
#define P90_1A_PRBS7_TMUX1_1                                        0x901A
#define P90_1B_PRBS7_TMUX1_0                                        0x901B
#define P90_1C_PRBS7_TMUX2_3                                        0x901C
#define P90_1D_PRBS7_TMUX2_2                                        0x901D
#define P90_1E_PRBS7_TMUX2_1                                        0x901E
#define P90_1F_PRBS7_TMUX2_0                                        0x901F
#define P90_20_PRBS7_TMUX3_3                                        0x9020
#define P90_21_PRBS7_TMUX3_2                                        0x9021
#define P90_22_PRBS7_TMUX3_1                                        0x9022
#define P90_23_PRBS7_TMUX3_0                                        0x9023
#define P90_24_PRBS7_TMUX4_SET3_3                                   0x9024
#define P90_25_PRBS7_TMUX4_SET3_2                                   0x9025
#define P90_26_PRBS7_TMUX4_SET3_1                                   0x9026
#define P90_27_PRBS7_TMUX4_SET3_0                                   0x9027
#define P90_28_PRBS7_TMUX4_SET2_3                                   0x9028
#define P90_29_PRBS7_TMUX4_SET2_2                                   0x9029
#define P90_2A_PRBS7_TMUX4_SET2_1                                   0x902A
#define P90_2B_PRBS7_TMUX4_SET2_0                                   0x902B
#define P90_2C_PRBS7_TMUX4_SET1_3                                   0x902C
#define P90_2D_PRBS7_TMUX4_SET1_2                                   0x902D
#define P90_2E_PRBS7_TMUX4_SET1_1                                   0x902E
#define P90_2F_PRBS7_TMUX4_SET1_0                                   0x902F
#define P90_30_PRBS7_TMUX4_SET0_3                                   0x9030
#define P90_31_PRBS7_TMUX4_SET0_2                                   0x9031
#define P90_32_PRBS7_TMUX4_SET0_1                                   0x9032
#define P90_33_PRBS7_TMUX4_SET0_0                                   0x9033
#define P90_34_PRBS7_TMUX5_SET3_3                                   0x9034
#define P90_35_PRBS7_TMUX5_SET3_2                                   0x9035
#define P90_36_PRBS7_TMUX5_SET3_1                                   0x9036
#define P90_37_PRBS7_TMUX5_SET3_0                                   0x9037
#define P90_38_PRBS7_TMUX5_SET2_3                                   0x9038
#define P90_39_PRBS7_TMUX5_SET2_2                                   0x9039
#define P90_3A_PRBS7_TMUX5_SET2_1                                   0x903A
#define P90_3B_PRBS7_TMUX5_SET2_0                                   0x903B
#define P90_3C_PRBS7_TMUX5_SET1_3                                   0x903C
#define P90_3D_PRBS7_TMUX5_SET1_2                                   0x903D
#define P90_3E_PRBS7_TMUX5_SET1_1                                   0x903E
#define P90_3F_PRBS7_TMUX5_SET1_0                                   0x903F
#define P90_40_PRBS7_TMUX5_SET0_3                                   0x9040
#define P90_41_PRBS7_TMUX5_SET0_2                                   0x9041
#define P90_42_PRBS7_TMUX5_SET0_1                                   0x9042
#define P90_43_PRBS7_TMUX5_SET0_0                                   0x9043
#define P90_44_PRBS7_TMUX6_3                                        0x9044
#define P90_45_PRBS7_TMUX6_2                                        0x9045
#define P90_46_PRBS7_TMUX6_1                                        0x9046
#define P90_47_PRBS7_TMUX6_0                                        0x9047
#define P90_48_DUMMY0_3                                             0x9048
#define P90_49_DUMMY0_2                                             0x9049
#define P90_4A_DUMMY0_1                                             0x904A
#define P90_4B_DUMMY0_0                                             0x904B
#define P90_4C_DUMMY1_3                                             0x904C
#define P90_4D_DUMMY1_2                                             0x904D
#define P90_4E_DUMMY1_1                                             0x904E
#define P90_4F_DUMMY1_0                                             0x904F
#define P90_50_DUMMY2_3                                             0x9050
#define P90_51_DUMMY2_2                                             0x9051
#define P90_52_DUMMY2_1                                             0x9052
#define P90_53_DUMMY2_0                                             0x9053
#define P90_54_DUMMY3_3                                             0x9054
#define P90_55_DUMMY3_2                                             0x9055
#define P90_56_DUMMY3_1                                             0x9056
#define P90_57_DUMMY3_0                                             0x9057


//--------------------------------------------------
// DisplayPort 1.1 Tx1 Digital PHY CTRL (Page 9C)
//--------------------------------------------------
#define P9C_00_DP_PHY_CTRL                                          0x9C00
#define P9C_01_DPTX_ML_PAT_SEL                                      0x9C01
#define P9C_0D_DPTX_PHY_CTRL                                        0x9C0D


//--------------------------------------------------
// DisplayPort 1.1 Tx1 Analog PHY CTRL (Page 9C)
//--------------------------------------------------
#define P9C_10_DPTX_SFIFO_CTRL0                                     0x9C10
#define P9C_11_DPTX_SFIFO_CTRL1                                     0x9C11
#define P9C_12_DPTX_SFIFO_LANE_SWAP0                                0x9C12
#define P9C_13_DPTX_SFIFO_LANE_SWAP1                                0x9C13
#define P9C_14_DPTX_SFIFO_INT_EN                                    0x9C14


//--------------------------------------------------
// DisplayPort 1.1 Tx1 HPD Detection (Page 9C)
//--------------------------------------------------
#define P9C_70_HPD_CTRL                                             0x9C70
#define P9C_71_HPD_IRQ                                              0x9C71
#define P9C_72_HPD_IRQ_EN                                           0x9C72
#define P9C_73_HPD_TIMER1                                           0x9C73
#define P9C_74_HPD_TIMER2                                           0x9C74
#define P9C_75_HPD_TIMER3                                           0x9C75
#define P9C_76_HPD_TIMER4                                           0x9C76
#define P9C_77_HPD_TIMER5                                           0x9C77
#define P9C_78_HPD_TIMER6                                           0x9C78
#define P9C_79_HPD_TIMER7                                           0x9C79
#define P9C_7A_HPD_LONG0                                            0x9C7A
#define P9C_7B_HPD_LONG1                                            0x9C7B
#define P9C_7C_HPD_STATE                                            0x9C7C
#define P9C_7D_RESERVED_0                                           0x9C7D
#define P9C_7E_RESERVED_1                                           0x9C7E


//--------------------------------------------------
// DisplayPort 1.1 Tx1 MAC CTRL (Page 9C)
//--------------------------------------------------
#define P9C_A0_DP_MAC_CTRL                                          0x9CA0
#define P9C_A1_DP_RESET_CTRL                                        0x9CA1
#define P9C_A2_DP_DEBUG_CTRL                                        0x9CA2
#define P9C_A3_DPTX_IRQ_CTRL                                        0x9CA3
#define P9C_A4_PG_FIFO_CTRL                                         0x9CA4
#define P9C_A5_MAX_WL                                               0x9CA5
#define P9C_A6_LFIFO_WL                                             0x9CA6
#define P9C_A7_PG_INTERRUPT_CTRL                                    0x9CA7
#define P9C_A8_MN_VID_AUTO_EN_1                                     0x9CA8
#define P9C_A9_MN_M_VID_H                                           0x9CA9
#define P9C_AA_MN_M_VID_M                                           0x9CAA
#define P9C_AB_MN_M_VID_L                                           0x9CAB
#define P9C_AC_MN_N_VID_H                                           0x9CAC
#define P9C_AD_MN_N_VID_M                                           0x9CAD
#define P9C_AE_MN_N_VID_L                                           0x9CAE
#define P9C_AF_MVID_AUTO_H                                          0x9CAF
#define P9C_B0_MVID_AUTO_M                                          0x9CB0
#define P9C_B1_MVID_AUTO_L                                          0x9CB1
#define P9C_B2_NVID_ASYNC_M                                         0x9CB2
#define P9C_B3_NVID_ASYNC_L                                         0x9CB3
#define P9C_B4_MSA_CTRL                                             0x9CB4
#define P9C_B5_MSA_MISC0                                            0x9CB5
#define P9C_B6_MN_STRM_ATTR_MISC1                                   0x9CB6
#define P9C_B7_MN_STRM_ATTR_HTT_M                                   0x9CB7
#define P9C_B8_MN_STRM_ATTR_HTT_L                                   0x9CB8
#define P9C_B9_MN_STRM_ATTR_HST_M                                   0x9CB9
#define P9C_BA_MN_STRM_ATTR_HST_L                                   0x9CBA
#define P9C_BB_MN_STRM_ATTR_HWD_M                                   0x9CBB
#define P9C_BC_MN_STRM_ATTR_HWD_L                                   0x9CBC
#define P9C_BD_MN_STRM_ATTR_HSW_M                                   0x9CBD
#define P9C_BE_MN_STRM_ATTR_HSW_L                                   0x9CBE
#define P9C_BF_MN_STRM_ATTR_VTTE_M                                  0x9CBF
#define P9C_C0_MN_STRM_ATTR_VTTE_L                                  0x9CC0
#define P9C_C1_MN_STRM_ATTR_VST_M                                   0x9CC1
#define P9C_C2_MN_STRM_ATTR_VST_L                                   0x9CC2
#define P9C_C3_MN_STRM_ATTR_VHT_M                                   0x9CC3
#define P9C_C4_MN_STRM_ATTR_VHT_L                                   0x9CC4
#define P9C_C5_MN_STRM_ATTR_VSW_M                                   0x9CC5
#define P9C_C6_MN_STRM_ATTR_VSW_L                                   0x9CC6
#define P9C_C7_VBID                                                 0x9CC7
#define P9C_C8_VBID_FW_CTL                                          0x9CC8
#define P9C_C9_ARBITER_CTRL                                         0x9CC9
#define P9C_CA_V_DATA_PER_LINE0                                     0x9CCA
#define P9C_CB_V_DATA_PER_LINE1                                     0x9CCB
#define P9C_CC_TU_SIZE                                              0x9CCC
#define P9C_CD_TU_DATA_SIZE0                                        0x9CCD
#define P9C_CE_TU_DATA_SIZE1                                        0x9CCE
#define P9C_CF_HDEALY0                                              0x9CCF
#define P9C_D0_HDEALY1                                              0x9CD0
#define P9C_D1_AUTO_HDEALY0                                         0x9CD1
#define P9C_D2_AUTO_HDEALY1                                         0x9CD2
#define P9C_D3_LFIFO_WL_SET                                         0x9CD3
#define P9C_D4_ARBITER_SEC_END_CNT_HB                               0x9CD4
#define P9C_D5_ARBITER_SEC_END_CNT_LB                               0x9CD5
#define P9C_D6_ARBITER_DEBUG                                        0x9CD6
#define P9C_D7_DPTX_CTSFIFO_CTRL                                    0x9CD7
#define P9C_D8_DPTX_CTSFIFO_RSV1                                    0x9CD8
#define P9C_D9_DPTX_TOP_CTL                                         0x9CD9
#define P9C_DA_DPTX_TOP_RSV1                                        0x9CDA
#define P9C_DB_DPTX_TOP_RSV2                                        0x9CDB
#define P9C_DC_ARBITER_MIN_H_BLANK_WIDTH_HB                         0x9CDC
#define P9C_DD_ARBITER_MIN_H_BLANK_WIDTH_LB                         0x9CDD
#define P9C_DE_ARBITER_INTERRUPT_CTRL                               0x9CDE
#define P9C_DF_VESA_FMT_REGEN                                       0x9CDF
#define P9C_E0_DPTX_CLK_GEN                                         0x9CE0
#define P9C_E1_PG_MBIST_CTRL                                        0x9CE1
#define P9C_E2_PG_DRF_MBIST_CTRL                                    0x9CE2
#define P9C_F0_DPTX_TOP_RSV3                                        0x9CF0
#define P9C_F1_DPTX_TOP_RSV4                                        0x9CF1
#define P9C_F2_DPTX_TOP_RSV5                                        0x9CF2
#define P9C_F3_DPTX_TOP_RSV6                                        0x9CF3
#define P9C_F4_DPTX_TOP_RSV7                                        0x9CF4
#define P9C_F5_DPTX_TOP_RSV8                                        0x9CF5
#define P9C_F6_DPTX_TOP_RSV9                                        0x9CF6
#define P9C_F7_DPTX_TOP_RSV10                                       0x9CF7


//--------------------------------------------------
// DisplayPort 1.1 Tx1 AUX  (Page 9D)
//--------------------------------------------------
#define P9D_60_DIG_TX_04                                            0x9D60
#define P9D_61_AUX_1                                                0x9D61
#define P9D_62_AUX_2                                                0x9D62
#define P9D_63_AUX_3                                                0x9D63
#define P9D_64_AUX_4                                                0x9D64
#define P9D_65_AUX_5                                                0x9D65
#define P9D_66_AUX_6                                                0x9D66
#define P9D_67_DIG_TX_03                                            0x9D67


//--------------------------------------------------
// DisplayPort 1.1 Tx1 AUX MAC CTRL (Page 9D)
//--------------------------------------------------
#define P9D_A0_AUX_TX_CTRL                                          0x9DA0
#define P9D_A1_AUX_TIMEOUT                                          0x9DA1
#define P9D_A2_AUX_FSM_STATUS                                       0x9DA2
#define P9D_A3_AUXTX_TRAN_CTRL                                      0x9DA3
#define P9D_A4_AUXTX_REQ_CMD                                        0x9DA4
#define P9D_A5_AUXTX_REQ_ADDR_M                                     0x9DA5
#define P9D_A6_AUXTX_REQ_ADDR_L                                     0x9DA6
#define P9D_A7_AUXTX_REQ_LEN                                        0x9DA7
#define P9D_A8_AUXTX_REQ_DATA                                       0x9DA8
#define P9D_A9_AUX_REPLY_CMD                                        0x9DA9
#define P9D_AA_AUX_REPLY_DATA                                       0x9DAA
#define P9D_AB_AUX_FIFO_CTRL                                        0x9DAB
#define P9D_AC_AUX_TX_FIFO_STATUS                                   0x9DAC
#define P9D_AD_AUX_FIFO_RD_PTR                                      0x9DAD
#define P9D_AE_AUX_FIFO_WR_PTR                                      0x9DAE
#define P9D_AF_AUX_RETRY_1                                          0x9DAF
#define P9D_B0_AUX_RETRY_2                                          0x9DB0
#define P9D_B1_AUX_IRQ_EVENT                                        0x9DB1
#define P9D_B2_AUX_IRQ_EN                                           0x9DB2
#define P9D_F0_AUX_DIG_PHY2                                         0x9DF0
#define P9D_F1_AUX_DIG_PHY3                                         0x9DF1
#define P9D_F2_AUX_DIG_PHY4                                         0x9DF2
#define P9D_F3_AUX_DIG_PHY5                                         0x9DF3
#define P9D_F4_AUX_DIG_PHY6                                         0x9DF4
#define P9D_F5_AUX_DIG_PHY7                                         0x9DF5
#define P9D_F6_AUX_DIG_PHY8                                         0x9DF6
#define P9D_F7_AUX_DIG_PHY9                                         0x9DF7
#define P9D_F8_AUX_DEBUG                                            0x9DF8


//--------------------------------------------------
// DisplayPort 1.1 Tx2 Digital PHY CTRL (Page 9E)
//--------------------------------------------------
#define P9E_00_DP_PHY_CTRL                                          0x9E00
#define P9E_01_DPTX_ML_PAT_SEL                                      0x9E01
#define P9E_0D_DPTX_PHY_CTRL                                        0x9E0D


//--------------------------------------------------
// DisplayPort 1.1 Tx2 Analog PHY CTRL (Page 9E)
//--------------------------------------------------
#define P9E_10_DPTX_SFIFO_CTRL0                                     0x9E10
#define P9E_11_DPTX_SFIFO_CTRL1                                     0x9E11
#define P9E_12_DPTX_SFIFO_LANE_SWAP0                                0x9E12
#define P9E_13_DPTX_SFIFO_LANE_SWAP1                                0x9E13
#define P9E_14_DPTX_SFIFO_INT_EN                                    0x9E14


//--------------------------------------------------
// DisplayPort 1.1 Tx2 HPD Detection (Page 9E)
//--------------------------------------------------
#define P9E_70_HPD_CTRL                                             0x9E70
#define P9E_71_HPD_IRQ                                              0x9E71
#define P9E_72_HPD_IRQ_EN                                           0x9E72
#define P9E_73_HPD_TIMER1                                           0x9E73
#define P9E_74_HPD_TIMER2                                           0x9E74
#define P9E_75_HPD_TIMER3                                           0x9E75
#define P9E_76_HPD_TIMER4                                           0x9E76
#define P9E_77_HPD_TIMER5                                           0x9E77
#define P9E_78_HPD_TIMER6                                           0x9E78
#define P9E_79_HPD_TIMER7                                           0x9E79
#define P9E_7A_HPD_LONG0                                            0x9E7A
#define P9E_7B_HPD_LONG1                                            0x9E7B
#define P9E_7C_HPD_STATE                                            0x9E7C
#define P9E_7D_RESERVED_0                                           0x9E7D
#define P9E_7E_RESERVED_1                                           0x9E7E


//--------------------------------------------------
// DisplayPort 1.1 Tx2 MAC CTRL (Page 9E)
//--------------------------------------------------
#define P9E_A0_DP_MAC_CTRL                                          0x9EA0
#define P9E_A1_DP_RESET_CTRL                                        0x9EA1
#define P9E_A2_DP_DEBUG_CTRL                                        0x9EA2
#define P9E_A3_DPTX_IRQ_CTRL                                        0x9EA3
#define P9E_A4_PG_FIFO_CTRL                                         0x9EA4
#define P9E_A5_MAX_WL                                               0x9EA5
#define P9E_A6_LFIFO_WL                                             0x9EA6
#define P9E_A7_PG_INTERRUPT_CTRL                                    0x9EA7
#define P9E_A8_MN_VID_AUTO_EN_1                                     0x9EA8
#define P9E_A9_MN_M_VID_H                                           0x9EA9
#define P9E_AA_MN_M_VID_M                                           0x9EAA
#define P9E_AB_MN_M_VID_L                                           0x9EAB
#define P9E_AC_MN_N_VID_H                                           0x9EAC
#define P9E_AD_MN_N_VID_M                                           0x9EAD
#define P9E_AE_MN_N_VID_L                                           0x9EAE
#define P9E_AF_MVID_AUTO_H                                          0x9EAF
#define P9E_B0_MVID_AUTO_M                                          0x9EB0
#define P9E_B1_MVID_AUTO_L                                          0x9EB1
#define P9E_B2_NVID_ASYNC_M                                         0x9EB2
#define P9E_B3_NVID_ASYNC_L                                         0x9EB3
#define P9E_B4_MSA_CTRL                                             0x9EB4
#define P9E_B5_MSA_MISC0                                            0x9EB5
#define P9E_B6_MN_STRM_ATTR_MISC1                                   0x9EB6
#define P9E_B7_MN_STRM_ATTR_HTT_M                                   0x9EB7
#define P9E_B8_MN_STRM_ATTR_HTT_L                                   0x9EB8
#define P9E_B9_MN_STRM_ATTR_HST_M                                   0x9EB9
#define P9E_BA_MN_STRM_ATTR_HST_L                                   0x9EBA
#define P9E_BB_MN_STRM_ATTR_HWD_M                                   0x9EBB
#define P9E_BC_MN_STRM_ATTR_HWD_L                                   0x9EBC
#define P9E_BD_MN_STRM_ATTR_HSW_M                                   0x9EBD
#define P9E_BE_MN_STRM_ATTR_HSW_L                                   0x9EBE
#define P9E_BF_MN_STRM_ATTR_VTTE_M                                  0x9EBF
#define P9E_C0_MN_STRM_ATTR_VTTE_L                                  0x9EC0
#define P9E_C1_MN_STRM_ATTR_VST_M                                   0x9EC1
#define P9E_C2_MN_STRM_ATTR_VST_L                                   0x9EC2
#define P9E_C3_MN_STRM_ATTR_VHT_M                                   0x9EC3
#define P9E_C4_MN_STRM_ATTR_VHT_L                                   0x9EC4
#define P9E_C5_MN_STRM_ATTR_VSW_M                                   0x9EC5
#define P9E_C6_MN_STRM_ATTR_VSW_L                                   0x9EC6
#define P9E_C7_VBID                                                 0x9EC7
#define P9E_C8_VBID_FW_CTL                                          0x9EC8
#define P9E_C9_ARBITER_CTRL                                         0x9EC9
#define P9E_CA_V_DATA_PER_LINE0                                     0x9ECA
#define P9E_CB_V_DATA_PER_LINE1                                     0x9ECB
#define P9E_CC_TU_SIZE                                              0x9ECC
#define P9E_CD_TU_DATA_SIZE0                                        0x9ECD
#define P9E_CE_TU_DATA_SIZE1                                        0x9ECE
#define P9E_CF_HDEALY0                                              0x9ECF
#define P9E_D0_HDEALY1                                              0x9ED0
#define P9E_D1_AUTO_HDEALY0                                         0x9ED1
#define P9E_D2_AUTO_HDEALY1                                         0x9ED2
#define P9E_D3_LFIFO_WL_SET                                         0x9ED3
#define P9E_D4_ARBITER_SEC_END_CNT_HB                               0x9ED4
#define P9E_D5_ARBITER_SEC_END_CNT_LB                               0x9ED5
#define P9E_D6_ARBITER_DEBUG                                        0x9ED6
#define P9E_D7_DPTX_CTSFIFO_CTRL                                    0x9ED7
#define P9E_D8_DPTX_CTSFIFO_RSV1                                    0x9ED8
#define P9E_D9_DPTX_TOP_CTL                                         0x9ED9
#define P9E_DA_DPTX_TOP_RSV1                                        0x9EDA
#define P9E_DB_DPTX_TOP_RSV2                                        0x9EDB
#define P9E_DC_ARBITER_MIN_H_BLANK_WIDTH_HB                         0x9EDC
#define P9E_DD_ARBITER_MIN_H_BLANK_WIDTH_LB                         0x9EDD
#define P9E_DE_ARBITER_INTERRUPT_CTRL                               0x9EDE
#define P9E_DF_VESA_FMT_REGEN                                       0x9EDF
#define P9E_E0_DPTX_CLK_GEN                                         0x9EE0
#define P9E_E1_PG_MBIST_CTRL                                        0x9EE1
#define P9E_E2_PG_DRF_MBIST_CTRL                                    0x9EE2
#define P9E_F0_DPTX_TOP_RSV3                                        0x9EF0
#define P9E_F1_DPTX_TOP_RSV4                                        0x9EF1
#define P9E_F2_DPTX_TOP_RSV5                                        0x9EF2
#define P9E_F3_DPTX_TOP_RSV6                                        0x9EF3
#define P9E_F4_DPTX_TOP_RSV7                                        0x9EF4
#define P9E_F5_DPTX_TOP_RSV8                                        0x9EF5
#define P9E_F6_DPTX_TOP_RSV9                                        0x9EF6
#define P9E_F7_DPTX_TOP_RSV10                                       0x9EF7


//--------------------------------------------------
// DisplayPort 1.1 Tx2 AUX (Page 9F)
//--------------------------------------------------
#define P9F_60_DIG_TX_04                                            0x9F60
#define P9F_61_AUX_1                                                0x9F61
#define P9F_62_AUX_2                                                0x9F62
#define P9F_63_AUX_3                                                0x9F63
#define P9F_64_AUX_4                                                0x9F64
#define P9F_65_AUX_5                                                0x9F65
#define P9F_66_AUX_6                                                0x9F66
#define P9F_67_DIG_TX_03                                            0x9F67


//--------------------------------------------------
// DisplayPort 1.1 Tx2 AUX MAC CTRL (Page 9F)
//--------------------------------------------------
#define P9F_A0_AUX_TX_CTRL                                          0x9FA0
#define P9F_A1_AUX_TIMEOUT                                          0x9FA1
#define P9F_A2_AUX_FSM_STATUS                                       0x9FA2
#define P9F_A3_AUXTX_TRAN_CTRL                                      0x9FA3
#define P9F_A4_AUXTX_REQ_CMD                                        0x9FA4
#define P9F_A5_AUXTX_REQ_ADDR_M                                     0x9FA5
#define P9F_A6_AUXTX_REQ_ADDR_L                                     0x9FA6
#define P9F_A7_AUXTX_REQ_LEN                                        0x9FA7
#define P9F_A8_AUXTX_REQ_DATA                                       0x9FA8
#define P9F_A9_AUX_REPLY_CMD                                        0x9FA9
#define P9F_AA_AUX_REPLY_DATA                                       0x9FAA
#define P9F_AB_AUX_FIFO_CTRL                                        0x9FAB
#define P9F_AC_AUX_TX_FIFO_STATUS                                   0x9FAC
#define P9F_AD_AUX_FIFO_RD_PTR                                      0x9FAD
#define P9F_AE_AUX_FIFO_WR_PTR                                      0x9FAE
#define P9F_AF_AUX_RETRY_1                                          0x9FAF
#define P9F_B0_AUX_RETRY_2                                          0x9FB0
#define P9F_B1_AUX_IRQ_EVENT                                        0x9FB1
#define P9F_B2_AUX_IRQ_EN                                           0x9FB2
#define P9F_F0_AUX_DIG_PHY2                                         0x9FF0
#define P9F_F1_AUX_DIG_PHY3                                         0x9FF1
#define P9F_F2_AUX_DIG_PHY4                                         0x9FF2
#define P9F_F3_AUX_DIG_PHY5                                         0x9FF3
#define P9F_F4_AUX_DIG_PHY6                                         0x9FF4
#define P9F_F5_AUX_DIG_PHY7                                         0x9FF5
#define P9F_F6_AUX_DIG_PHY8                                         0x9FF6
#define P9F_F7_AUX_DIG_PHY9                                         0x9FF7
#define P9F_F8_AUX_DEBUG                                            0x9FF8


//--------------------------------------------------
// DDR2 DC PHY A Part1 (Page A0)
//--------------------------------------------------
#define PA0_00_DC_PHY_TMCTRL0_0                                     0xA000
#define PA0_01_DC_PHY_TMCTRL0_1                                     0xA001
#define PA0_02_DC_PHY_TMCTRL0_2                                     0xA002
#define PA0_03_DC_PHY_TMCTRL0_3                                     0xA003
#define PA0_04_DC_PHY_TMCTRL1_0                                     0xA004
#define PA0_05_DC_PHY_TMCTRL1_1                                     0xA005
#define PA0_06_DC_PHY_TMCTRL1_2                                     0xA006
#define PA0_07_DC_PHY_TMCTRL1_3                                     0xA007
#define PA0_08_DC_PHY_TMCTRL2_0                                     0xA008
#define PA0_09_DC_PHY_TMCTRL2_1                                     0xA009
#define PA0_0A_DC_PHY_TMCTRL2_2                                     0xA00A
#define PA0_0B_DC_PHY_TMCTRL2_3                                     0xA00B
#define PA0_0C_DC_PHY_TMCTRL3_0                                     0xA00C
#define PA0_0D_DC_PHY_TMCTRL3_1                                     0xA00D
#define PA0_0E_DC_PHY_TMCTRL3_2                                     0xA00E
#define PA0_0F_DC_PHY_TMCTRL3_3                                     0xA00F
#define PA0_10_DC_PHY_TMCTRL4_0                                     0xA010
#define PA0_11_DC_PHY_TMCTRL4_1                                     0xA011
#define PA0_12_DC_PHY_TMCTRL4_2                                     0xA012
#define PA0_13_DC_PHY_TMCTRL4_3                                     0xA013
#define PA0_14_DC_PHY_TMCTRL5_0                                     0xA014
#define PA0_15_DC_PHY_TMCTRL5_1                                     0xA015
#define PA0_16_DC_PHY_TMCTRL5_2                                     0xA016
#define PA0_17_DC_PHY_TMCTRL5_3                                     0xA017
#define PA0_18_DC_PHY_TMCTRL6_0                                     0xA018
#define PA0_19_DC_PHY_TMCTRL6_1                                     0xA019
#define PA0_1A_DC_PHY_TMCTRL6_2                                     0xA01A
#define PA0_1B_DC_PHY_TMCTRL6_3                                     0xA01B
#define PA0_20_DC_PHY_ODT_CTRL_0                                    0xA020
#define PA0_21_DC_PHY_ODT_CTRL_1                                    0xA021
#define PA0_22_DC_PHY_ODT_CTRL_2                                    0xA022
#define PA0_23_DC_PHY_ODT_CTRL_3                                    0xA023
#define PA0_24_DC_PHY_CAL_CTRL2_0                                   0xA024
#define PA0_25_DC_PHY_CAL_CTRL2_1                                   0xA025
#define PA0_26_DC_PHY_CAL_CTRL2_2                                   0xA026
#define PA0_27_DC_PHY_CAL_CTRL2_3                                   0xA027
#define PA0_28_DC_PHY_DC_MIS2_0                                     0xA028
#define PA0_29_DC_PHY_DC_MIS2_1                                     0xA029
#define PA0_2A_DC_PHY_DC_MIS2_2                                     0xA02A
#define PA0_2B_DC_PHY_DC_MIS2_3                                     0xA02B
#define PA0_2C_DC_PHY_DC_MIS_0                                      0xA02C
#define PA0_2D_DC_PHY_DC_MIS_1                                      0xA02D
#define PA0_2E_DC_PHY_DC_MIS_2                                      0xA02E
#define PA0_2F_DC_PHY_DC_MIS_3                                      0xA02F
#define PA0_30_DC_PHY_DC_MISA_0                                     0xA030
#define PA0_31_DC_PHY_DC_MISA_1                                     0xA031
#define PA0_32_DC_PHY_DC_MISA_2                                     0xA032
#define PA0_33_DC_PHY_DC_MISA_3                                     0xA033
#define PA0_34_DC_PHY_DC_MISB_0                                     0xA034
#define PA0_35_DC_PHY_DC_MISB_1                                     0xA035
#define PA0_36_DC_PHY_DC_MISB_2                                     0xA036
#define PA0_37_DC_PHY_DC_MISB_3                                     0xA037
#define PA0_38_DC_PHY_DC_MISC_0                                     0xA038
#define PA0_39_DC_PHY_DC_MISC_1                                     0xA039
#define PA0_3A_DC_PHY_DC_MISC_2                                     0xA03A
#define PA0_3B_DC_PHY_DC_MISC_3                                     0xA03B
#define PA0_3C_DC_PHY_DC_TEST_MODE_SEL_0                            0xA03C
#define PA0_3D_DC_PHY_DC_TEST_MODE_SEL_1                            0xA03D
#define PA0_3E_DC_PHY_DC_TEST_MODE_SEL_2                            0xA03E
#define PA0_3F_DC_PHY_DC_TEST_MODE_SEL_3                            0xA03F
#define PA0_40_DC_PHY_DC_DDR3_CTL_0                                 0xA040
#define PA0_41_DC_PHY_DC_DDR3_CTL_1                                 0xA041
#define PA0_42_DC_PHY_DC_DDR3_CTL_2                                 0xA042
#define PA0_43_DC_PHY_DC_DDR3_CTL_3                                 0xA043
#define PA0_44_DC_PHY_MOD_REG_0                                     0xA044
#define PA0_45_DC_PHY_MOD_REG_1                                     0xA045
#define PA0_46_DC_PHY_MOD_REG_2                                     0xA046
#define PA0_47_DC_PHY_MOD_REG_3                                     0xA047
#define PA0_48_DC_PHY_MOD23_REG_0                                   0xA048
#define PA0_49_DC_PHY_MOD23_REG_1                                   0xA049
#define PA0_4A_DC_PHY_MOD23_REG_2                                   0xA04A
#define PA0_4B_DC_PHY_MOD23_REG_3                                   0xA04B
#define PA0_4C_DC_PHY_RFIFO_CTL_0                                   0xA04C
#define PA0_4D_DC_PHY_RFIFO_CTL_1                                   0xA04D
#define PA0_4E_DC_PHY_RFIFO_CTL_2                                   0xA04E
#define PA0_4F_DC_PHY_RFIFO_CTL_3                                   0xA04F
#define PA0_50_DC_PHY_ERR_STATUS_0                                  0xA050
#define PA0_51_DC_PHY_ERR_STATUS_1                                  0xA051
#define PA0_52_DC_PHY_ERR_STATUS_2                                  0xA052
#define PA0_53_DC_PHY_ERR_STATUS_3                                  0xA053
#define PA0_54_DC_PHY_DC_WRITE_LEVEL_0                              0xA054
#define PA0_55_DC_PHY_DC_WRITE_LEVEL_1                              0xA055
#define PA0_56_DC_PHY_DC_WRITE_LEVEL_2                              0xA056
#define PA0_57_DC_PHY_DC_WRITE_LEVEL_3                              0xA057
#define PA0_58_DC_PHY_INT_ENABLE_0                                  0xA058
#define PA0_59_DC_PHY_INT_ENABLE_1                                  0xA059
#define PA0_5A_DC_PHY_INT_ENABLE_2                                  0xA05A
#define PA0_5B_DC_PHY_INT_ENABLE_3                                  0xA05B
#define PA0_5C_DC_PHY_RFIFO_MAXCNT_0                                0xA05C
#define PA0_5D_DC_PHY_RFIFO_MAXCNT_1                                0xA05D
#define PA0_5E_DC_PHY_RFIFO_MAXCNT_2                                0xA05E
#define PA0_5F_DC_PHY_RFIFO_MAXCNT_3                                0xA05F
#define PA0_60_DC_PHY_SM_STATUS_0                                   0xA060
#define PA0_61_DC_PHY_SM_STATUS_1                                   0xA061
#define PA0_62_DC_PHY_SM_STATUS_2                                   0xA062
#define PA0_63_DC_PHY_SM_STATUS_3                                   0xA063
#define PA0_64_DC_PHY_WFIFO_CNT_0                                   0xA064
#define PA0_65_DC_PHY_WFIFO_CNT_1                                   0xA065
#define PA0_66_DC_PHY_WFIFO_CNT_2                                   0xA066
#define PA0_67_DC_PHY_WFIFO_CNT_3                                   0xA067
#define PA0_68_DC_PHY_DC_DEBUG_0                                    0xA068
#define PA0_69_DC_PHY_DC_DEBUG_1                                    0xA069
#define PA0_6A_DC_PHY_DC_DEBUG_2                                    0xA06A
#define PA0_6B_DC_PHY_DC_DEBUG_3                                    0xA06B
#define PA0_6C_DC_PHY_ERR_STATUS_INFO_0                             0xA06C
#define PA0_6D_DC_PHY_ERR_STATUS_INFO_1                             0xA06D
#define PA0_6E_DC_PHY_ERR_STATUS_INFO_2                             0xA06E
#define PA0_6F_DC_PHY_ERR_STATUS_INFO_3                             0xA06F
#define PA0_70_DC_PHY_INFO_INT_ENABLE_0                             0xA070
#define PA0_71_DC_PHY_INFO_INT_ENABLE_1                             0xA071
#define PA0_72_DC_PHY_INFO_INT_ENABLE_2                             0xA072
#define PA0_73_DC_PHY_INFO_INT_ENABLE_3                             0xA073
#define PA0_74_DC_PHY_WFIFO_DDR_REQ_WAIT_0                          0xA074
#define PA0_75_DC_PHY_WFIFO_DDR_REQ_WAIT_1                          0xA075
#define PA0_76_DC_PHY_WFIFO_DDR_REQ_WAIT_2                          0xA076
#define PA0_77_DC_PHY_WFIFO_DDR_REQ_WAIT_3                          0xA077
#define PA0_78_DC_PHY_WFIFO_MAX_REQ_WAIT_0                          0xA078
#define PA0_79_DC_PHY_WFIFO_MAX_REQ_WAIT_1                          0xA079
#define PA0_7A_DC_PHY_WFIFO_MAX_REQ_WAIT_2                          0xA07A
#define PA0_7B_DC_PHY_WFIFO_MAX_REQ_WAIT_3                          0xA07B
#define PA0_7C_DC_PHY_AUTO_SHORT_ZQ_CAL_0                           0xA07C
#define PA0_7D_DC_PHY_AUTO_SHORT_ZQ_CAL_1                           0xA07D
#define PA0_7E_DC_PHY_AUTO_SHORT_ZQ_CAL_2                           0xA07E
#define PA0_7F_DC_PHY_AUTO_SHORT_ZQ_CAL_3                           0xA07F
#define PA0_80_DC_PHY_WFIFO2_CNT_0                                  0xA080
#define PA0_81_DC_PHY_WFIFO2_CNT_1                                  0xA081
#define PA0_82_DC_PHY_WFIFO2_CNT_2                                  0xA082
#define PA0_83_DC_PHY_WFIFO2_CNT_3                                  0xA083
#define PA0_84_DC_PHY_WFIFO2_DDR_REQ_WAIT_0                         0xA084
#define PA0_85_DC_PHY_WFIFO2_DDR_REQ_WAIT_1                         0xA085
#define PA0_86_DC_PHY_WFIFO2_DDR_REQ_WAIT_2                         0xA086
#define PA0_87_DC_PHY_WFIFO2_DDR_REQ_WAIT_3                         0xA087
#define PA0_88_DC_PHY_WFIFO2_MAX_REQ_WAIT_0                         0xA088
#define PA0_89_DC_PHY_WFIFO2_MAX_REQ_WAIT_1                         0xA089
#define PA0_8A_DC_PHY_WFIFO2_MAX_REQ_WAIT_2                         0xA08A
#define PA0_8B_DC_PHY_WFIFO2_MAX_REQ_WAIT_3                         0xA08B
#define PA0_A0_DC_PHY_PAR_DBG_SEL_0                                 0xA0A0
#define PA0_A1_DC_PHY_PAR_DBG_SEL_1                                 0xA0A1
#define PA0_A2_DC_PHY_PAR_DBG_SEL_2                                 0xA0A2
#define PA0_A3_DC_PHY_PAR_DBG_SEL_3                                 0xA0A3
#define PA0_A4_DC_PHY_PAR_DBG_DATA_0                                0xA0A4
#define PA0_A5_DC_PHY_PAR_DBG_DATA_1                                0xA0A5
#define PA0_A6_DC_PHY_PAR_DBG_DATA_2                                0xA0A6
#define PA0_A7_DC_PHY_PAR_DBG_DATA_3                                0xA0A7
#define PA0_C0_DC_PHY_DUMMY_REG_0                                   0xA0C0
#define PA0_C1_DC_PHY_DUMMY_REG_1                                   0xA0C1
#define PA0_C2_DC_PHY_DUMMY_REG_2                                   0xA0C2
#define PA0_C3_DC_PHY_DUMMY_REG_3                                   0xA0C3
#define PA0_D4_DC_PHY_CAL_MODE_0                                    0xA0D4
#define PA0_D5_DC_PHY_CAL_MODE_1                                    0xA0D5
#define PA0_D6_DC_PHY_CAL_MODE_2                                    0xA0D6
#define PA0_D7_DC_PHY_CAL_MODE_3                                    0xA0D7


//--------------------------------------------------
// DDR2 DC PHY PTG A Part1 (Page A1)
//--------------------------------------------------
#define PA1_00_SYS_CFG_REG_00_0                                     0xA100
#define PA1_01_SYS_CFG_REG_00_1                                     0xA101
#define PA1_02_SYS_CFG_REG_00_2                                     0xA102
#define PA1_03_SYS_CFG_REG_00_3                                     0xA103
#define PA1_04_SYS_CFG_REG_04_0                                     0xA104
#define PA1_05_SYS_CFG_REG_04_1                                     0xA105
#define PA1_06_SYS_CFG_REG_04_2                                     0xA106
#define PA1_07_SYS_CFG_REG_04_3                                     0xA107
#define PA1_08_SYS_CFG_REG_08_0                                     0xA108
#define PA1_09_SYS_CFG_REG_08_1                                     0xA109
#define PA1_0A_SYS_CFG_REG_08_2                                     0xA10A
#define PA1_0B_SYS_CFG_REG_08_3                                     0xA10B
#define PA1_0C_SYS_CFG_REG_0C_0                                     0xA10C
#define PA1_0D_SYS_CFG_REG_0C_1                                     0xA10D
#define PA1_0E_SYS_CFG_REG_0C_2                                     0xA10E
#define PA1_0F_SYS_CFG_REG_0C_3                                     0xA10F
#define PA1_10_SYS_CFG_REG_10_0                                     0xA110
#define PA1_11_SYS_CFG_REG_10_1                                     0xA111
#define PA1_12_SYS_CFG_REG_10_2                                     0xA112
#define PA1_13_SYS_CFG_REG_10_3                                     0xA113
#define PA1_14_SYS_HW_SW_CTRL_0                                     0xA114
#define PA1_15_SYS_HW_SW_CTRL_1                                     0xA115
#define PA1_16_SYS_HW_SW_CTRL_2                                     0xA116
#define PA1_17_SYS_HW_SW_CTRL_3                                     0xA117
#define PA1_18_SYS_CMD_SRAM_CTRL_0                                  0xA118
#define PA1_19_SYS_CMD_SRAM_CTRL_1                                  0xA119
#define PA1_1A_SYS_CMD_SRAM_CTRL_2                                  0xA11A
#define PA1_1B_SYS_CMD_SRAM_CTRL_3                                  0xA11B
#define PA1_1C_SYS_CMD_SRAM_ADDR_0                                  0xA11C
#define PA1_1D_SYS_CMD_SRAM_ADDR_1                                  0xA11D
#define PA1_1E_SYS_CMD_SRAM_ADDR_2                                  0xA11E
#define PA1_1F_SYS_CMD_SRAM_ADDR_3                                  0xA11F
#define PA1_20_SYS_CMD_SRAM_0_0                                     0xA120
#define PA1_21_SYS_CMD_SRAM_0_1                                     0xA121
#define PA1_22_SYS_CMD_SRAM_0_2                                     0xA122
#define PA1_23_SYS_CMD_SRAM_0_3                                     0xA123
#define PA1_24_SYS_CMD_SRAM_1_0                                     0xA124
#define PA1_25_SYS_CMD_SRAM_1_1                                     0xA125
#define PA1_26_SYS_CMD_SRAM_1_2                                     0xA126
#define PA1_27_SYS_CMD_SRAM_1_3                                     0xA127
#define PA1_28_SYS_CMP_FAIL_CMD_0_0                                 0xA128
#define PA1_29_SYS_CMP_FAIL_CMD_0_1                                 0xA129
#define PA1_2A_SYS_CMP_FAIL_CMD_0_2                                 0xA12A
#define PA1_2B_SYS_CMP_FAIL_CMD_0_3                                 0xA12B
#define PA1_2C_SYS_CMP_FAIL_CMD_1_0                                 0xA12C
#define PA1_2D_SYS_CMP_FAIL_CMD_1_1                                 0xA12D
#define PA1_2E_SYS_CMP_FAIL_CMD_1_2                                 0xA12E
#define PA1_2F_SYS_CMP_FAIL_CMD_1_3                                 0xA12F
#define PA1_30_SYS_CMP_FAIL_EXP_0_0                                 0xA130
#define PA1_31_SYS_CMP_FAIL_EXP_0_1                                 0xA131
#define PA1_32_SYS_CMP_FAIL_EXP_0_2                                 0xA132
#define PA1_33_SYS_CMP_FAIL_EXP_0_3                                 0xA133
#define PA1_34_SYS_CMP_FAIL_EXP_1_0                                 0xA134
#define PA1_35_SYS_CMP_FAIL_EXP_1_1                                 0xA135
#define PA1_36_SYS_CMP_FAIL_EXP_1_2                                 0xA136
#define PA1_37_SYS_CMP_FAIL_EXP_1_3                                 0xA137
#define PA1_38_SYS_CMP_FAIL_EXP_2_0                                 0xA138
#define PA1_39_SYS_CMP_FAIL_EXP_2_1                                 0xA139
#define PA1_3A_SYS_CMP_FAIL_EXP_2_2                                 0xA13A
#define PA1_3B_SYS_CMP_FAIL_EXP_2_3                                 0xA13B
#define PA1_3C_SYS_CMP_FAIL_EXP_3_0                                 0xA13C
#define PA1_3D_SYS_CMP_FAIL_EXP_3_1                                 0xA13D
#define PA1_3E_SYS_CMP_FAIL_EXP_3_2                                 0xA13E
#define PA1_3F_SYS_CMP_FAIL_EXP_3_3                                 0xA13F
#define PA1_40_SYS_CMP_FAIL_READ_0_0                                0xA140
#define PA1_41_SYS_CMP_FAIL_READ_0_1                                0xA141
#define PA1_42_SYS_CMP_FAIL_READ_0_2                                0xA142
#define PA1_43_SYS_CMP_FAIL_READ_0_3                                0xA143
#define PA1_44_SYS_CMP_FAIL_READ_1_0                                0xA144
#define PA1_45_SYS_CMP_FAIL_READ_1_1                                0xA145
#define PA1_46_SYS_CMP_FAIL_READ_1_2                                0xA146
#define PA1_47_SYS_CMP_FAIL_READ_1_3                                0xA147
#define PA1_48_SYS_CMP_FAIL_READ_2_0                                0xA148
#define PA1_49_SYS_CMP_FAIL_READ_2_1                                0xA149
#define PA1_4A_SYS_CMP_FAIL_READ_2_2                                0xA14A
#define PA1_4B_SYS_CMP_FAIL_READ_2_3                                0xA14B
#define PA1_4C_SYS_CMP_FAIL_READ_3_0                                0xA14C
#define PA1_4D_SYS_CMP_FAIL_READ_3_1                                0xA14D
#define PA1_4E_SYS_CMP_FAIL_READ_3_2                                0xA14E
#define PA1_4F_SYS_CMP_FAIL_READ_3_3                                0xA14F
#define PA1_50_SYS_STS_0_0                                          0xA150
#define PA1_51_SYS_STS_0_1                                          0xA151
#define PA1_52_SYS_STS_0_2                                          0xA152
#define PA1_53_SYS_STS_0_3                                          0xA153
#define PA1_54_SYS_STS_1_0                                          0xA154
#define PA1_55_SYS_STS_1_1                                          0xA155
#define PA1_56_SYS_STS_1_2                                          0xA156
#define PA1_57_SYS_STS_1_3                                          0xA157
#define PA1_58_SYS_STS_2_0                                          0xA158
#define PA1_59_SYS_STS_2_1                                          0xA159
#define PA1_5A_SYS_STS_2_2                                          0xA15A
#define PA1_5B_SYS_STS_2_3                                          0xA15B
#define PA1_5C_SYS_STS_3_0                                          0xA15C
#define PA1_5D_SYS_STS_3_1                                          0xA15D
#define PA1_5E_SYS_STS_3_2                                          0xA15E
#define PA1_5F_SYS_STS_3_3                                          0xA15F
#define PA1_60_SYS_RANDOM_0_0                                       0xA160
#define PA1_61_SYS_RANDOM_0_1                                       0xA161
#define PA1_62_SYS_RANDOM_0_2                                       0xA162
#define PA1_63_SYS_RANDOM_0_3                                       0xA163
#define PA1_64_SYS_RANDOM_1_0                                       0xA164
#define PA1_65_SYS_RANDOM_1_1                                       0xA165
#define PA1_66_SYS_RANDOM_1_2                                       0xA166
#define PA1_67_SYS_RANDOM_1_3                                       0xA167
#define PA1_68_SYS_RANDOM_2_0                                       0xA168
#define PA1_69_SYS_RANDOM_2_1                                       0xA169
#define PA1_6A_SYS_RANDOM_2_2                                       0xA16A
#define PA1_6B_SYS_RANDOM_2_3                                       0xA16B
#define PA1_6C_SYS_RANDOM_3_0                                       0xA16C
#define PA1_6D_SYS_RANDOM_3_1                                       0xA16D
#define PA1_6E_SYS_RANDOM_3_2                                       0xA16E
#define PA1_6F_SYS_RANDOM_3_3                                       0xA16F
#define PA1_88_SYS_CTRL_DDR_0                                       0xA188
#define PA1_89_SYS_CTRL_DDR_1                                       0xA189
#define PA1_8A_SYS_CTRL_DDR_2                                       0xA18A
#define PA1_8B_SYS_CTRL_DDR_3                                       0xA18B
#define PA1_BC_SYS_DBG_0                                            0xA1BC
#define PA1_BD_SYS_DBG_1                                            0xA1BD
#define PA1_BE_SYS_DBG_2                                            0xA1BE
#define PA1_BF_SYS_DBG_3                                            0xA1BF


//--------------------------------------------------
// DDR2 DC PHY PTG A Part2 (Page A2)
//--------------------------------------------------
#define PA2_00_SYS_WMASK_0_0                                        0xA200
#define PA2_01_SYS_WMASK_0_1                                        0xA201
#define PA2_02_SYS_WMASK_0_2                                        0xA202
#define PA2_03_SYS_WMASK_0_3                                        0xA203
#define PA2_04_SYS_WMASK_1_0                                        0xA204
#define PA2_05_SYS_WMASK_1_1                                        0xA205
#define PA2_06_SYS_WMASK_1_2                                        0xA206
#define PA2_07_SYS_WMASK_1_3                                        0xA207
#define PA2_08_SYS_WMASK_2_0                                        0xA208
#define PA2_09_SYS_WMASK_2_1                                        0xA209
#define PA2_0A_SYS_WMASK_2_2                                        0xA20A
#define PA2_0B_SYS_WMASK_2_3                                        0xA20B
#define PA2_0C_SYS_WMASK_3_0                                        0xA20C
#define PA2_0D_SYS_WMASK_3_1                                        0xA20D
#define PA2_0E_SYS_WMASK_3_2                                        0xA20E
#define PA2_0F_SYS_WMASK_3_3                                        0xA20F
#define PA2_10_SYS_WMASK_4_0                                        0xA210
#define PA2_11_SYS_WMASK_4_1                                        0xA211
#define PA2_12_SYS_WMASK_4_2                                        0xA212
#define PA2_13_SYS_WMASK_4_3                                        0xA213
#define PA2_14_SYS_WMASK_5_0                                        0xA214
#define PA2_15_SYS_WMASK_5_1                                        0xA215
#define PA2_16_SYS_WMASK_5_2                                        0xA216
#define PA2_17_SYS_WMASK_5_3                                        0xA217
#define PA2_18_SYS_WMASK_6_0                                        0xA218
#define PA2_19_SYS_WMASK_6_1                                        0xA219
#define PA2_1A_SYS_WMASK_6_2                                        0xA21A
#define PA2_1B_SYS_WMASK_6_3                                        0xA21B
#define PA2_1C_SYS_WMASK_7_0                                        0xA21C
#define PA2_1D_SYS_WMASK_7_1                                        0xA21D
#define PA2_1E_SYS_WMASK_7_2                                        0xA21E
#define PA2_1F_SYS_WMASK_7_3                                        0xA21F


//--------------------------------------------------
// DDR2 DC PHY A Part2 (Page A3)
//--------------------------------------------------
#define PA3_20_DC_PHY_ANA_DLL_0                                     0xA320
#define PA3_21_DC_PHY_ANA_DLL_1                                     0xA321
#define PA3_22_DC_PHY_ANA_DLL_2                                     0xA322
#define PA3_23_DC_PHY_ANA_DLL_3                                     0xA323
#define PA3_24_DC_PHY_LPDDR_CTRL_0                                  0xA324
#define PA3_25_DC_PHY_LPDDR_CTRL_1                                  0xA325
#define PA3_26_DC_PHY_LPDDR_CTRL_2                                  0xA326
#define PA3_27_DC_PHY_LPDDR_CTRL_3                                  0xA327
#define PA3_28_DC_PHY_LPDDR_RDAT_0                                  0xA328
#define PA3_29_DC_PHY_LPDDR_RDAT_1                                  0xA329
#define PA3_2A_DC_PHY_LPDDR_RDAT_2                                  0xA32A
#define PA3_2B_DC_PHY_LPDDR_RDAT_3                                  0xA32B
#define PA3_2C_DC_PHY_LPDDR_MODE_0                                  0xA32C
#define PA3_2D_DC_PHY_LPDDR_MODE_1                                  0xA32D
#define PA3_2E_DC_PHY_LPDDR_MODE_2                                  0xA32E
#define PA3_2F_DC_PHY_LPDDR_MODE_3                                  0xA32F
#define PA3_80_DC_PHY_WEIGHT_ENABLE_0                               0xA380
#define PA3_81_DC_PHY_WEIGHT_ENABLE_1                               0xA381
#define PA3_82_DC_PHY_WEIGHT_ENABLE_2                               0xA382
#define PA3_83_DC_PHY_WEIGHT_ENABLE_3                               0xA383
#define PA3_84_DC_PHY_WEIGHT_PRIORITY_0                             0xA384
#define PA3_85_DC_PHY_WEIGHT_PRIORITY_1                             0xA385
#define PA3_86_DC_PHY_WEIGHT_PRIORITY_2                             0xA386
#define PA3_87_DC_PHY_WEIGHT_PRIORITY_3                             0xA387
#define PA3_88_DC_PHY_WEIGHT_DIERECTION_0                           0xA388
#define PA3_89_DC_PHY_WEIGHT_DIERECTION_1                           0xA389
#define PA3_8A_DC_PHY_WEIGHT_DIERECTION_2                           0xA38A
#define PA3_8B_DC_PHY_WEIGHT_DIERECTION_3                           0xA38B
#define PA3_8C_DC_PHY_WEIGHT_LENGTH_0                               0xA38C
#define PA3_8D_DC_PHY_WEIGHT_LENGTH_1                               0xA38D
#define PA3_8E_DC_PHY_WEIGHT_LENGTH_2                               0xA38E
#define PA3_8F_DC_PHY_WEIGHT_LENGTH_3                               0xA38F
#define PA3_90_DC_PHY_WEIGHT_BANK_0                                 0xA390
#define PA3_91_DC_PHY_WEIGHT_BANK_1                                 0xA391
#define PA3_92_DC_PHY_WEIGHT_BANK_2                                 0xA392
#define PA3_93_DC_PHY_WEIGHT_BANK_3                                 0xA393
#define PA3_F0_DC_PHY_MULTI_CLIENT_0                                0xA3F0
#define PA3_F1_DC_PHY_MULTI_CLIENT_1                                0xA3F1
#define PA3_F2_DC_PHY_MULTI_CLIENT_2                                0xA3F2
#define PA3_F3_DC_PHY_MULTI_CLIENT_3                                0xA3F3
#define PA3_F4_DC_PHY_EXPRESS_LANE_DEBUG_0                          0xA3F4
#define PA3_F5_DC_PHY_EXPRESS_LANE_DEBUG_1                          0xA3F5
#define PA3_F6_DC_PHY_EXPRESS_LANE_DEBUG_2                          0xA3F6
#define PA3_F7_DC_PHY_EXPRESS_LANE_DEBUG_3                          0xA3F7
#define PA3_F8_DC_PHY_WEIGHT_DEBUG_0                                0xA3F8
#define PA3_F9_DC_PHY_WEIGHT_DEBUG_1                                0xA3F9
#define PA3_FA_DC_PHY_WEIGHT_DEBUG_2                                0xA3FA
#define PA3_FB_DC_PHY_WEIGHT_DEBUG_3                                0xA3FB


//--------------------------------------------------
// DDR2 DC PHY A Part3 (Page A4)
//--------------------------------------------------
#define PA4_00_DC_PHY_DDR4_CTRL_0                                   0xA400
#define PA4_01_DC_PHY_DDR4_CTRL_1                                   0xA401
#define PA4_02_DC_PHY_DDR4_CTRL_2                                   0xA402
#define PA4_03_DC_PHY_DDR4_CTRL_3                                   0xA403
#define PA4_04_DC_PHY_DDR4_TM0_0                                    0xA404
#define PA4_05_DC_PHY_DDR4_TM0_1                                    0xA405
#define PA4_06_DC_PHY_DDR4_TM0_2                                    0xA406
#define PA4_07_DC_PHY_DDR4_TM0_3                                    0xA407
#define PA4_08_DC_PHY_DDR4_MR45_0                                   0xA408
#define PA4_09_DC_PHY_DDR4_MR45_1                                   0xA409
#define PA4_0A_DC_PHY_DDR4_MR45_2                                   0xA40A
#define PA4_0B_DC_PHY_DDR4_MR45_3                                   0xA40B
#define PA4_0C_DC_PHY_DDR4_MR6_0                                    0xA40C
#define PA4_0D_DC_PHY_DDR4_MR6_1                                    0xA40D
#define PA4_0E_DC_PHY_DDR4_MR6_2                                    0xA40E
#define PA4_0F_DC_PHY_DDR4_MR6_3                                    0xA40F
#define PA4_10_DC_PHY_DDR4_ALERT_STATUS_0                           0xA410
#define PA4_11_DC_PHY_DDR4_ALERT_STATUS_1                           0xA411
#define PA4_12_DC_PHY_DDR4_ALERT_STATUS_2                           0xA412
#define PA4_13_DC_PHY_DDR4_ALERT_STATUS_3                           0xA413
#define PA4_14_DC_PHY_DC_DDR4_CTL_0                                 0xA414
#define PA4_15_DC_PHY_DC_DDR4_CTL_1                                 0xA415
#define PA4_16_DC_PHY_DC_DDR4_CTL_2                                 0xA416
#define PA4_17_DC_PHY_DC_DDR4_CTL_3                                 0xA417
#define PA4_18_DC_PHY_DDR4_EXE_RW_CMD_0                             0xA418
#define PA4_19_DC_PHY_DDR4_EXE_RW_CMD_1                             0xA419
#define PA4_1A_DC_PHY_DDR4_EXE_RW_CMD_2                             0xA41A
#define PA4_1B_DC_PHY_DDR4_EXE_RW_CMD_3                             0xA41B
#define PA4_1C_DC_PHY_BLOCK_REQ_0                                   0xA41C
#define PA4_1D_DC_PHY_BLOCK_REQ_1                                   0xA41D
#define PA4_1E_DC_PHY_BLOCK_REQ_2                                   0xA41E
#define PA4_1F_DC_PHY_BLOCK_REQ_3                                   0xA41F
#define PA4_20_DC_PHY_DDR4_FAIL_CMD_0_0                             0xA420
#define PA4_21_DC_PHY_DDR4_FAIL_CMD_0_1                             0xA421
#define PA4_22_DC_PHY_DDR4_FAIL_CMD_0_2                             0xA422
#define PA4_23_DC_PHY_DDR4_FAIL_CMD_0_3                             0xA423
#define PA4_24_DC_PHY_DDR4_FAIL_CMD_1_0                             0xA424
#define PA4_25_DC_PHY_DDR4_FAIL_CMD_1_1                             0xA425
#define PA4_26_DC_PHY_DDR4_FAIL_CMD_1_2                             0xA426
#define PA4_27_DC_PHY_DDR4_FAIL_CMD_1_3                             0xA427
#define PA4_28_DC_PHY_DDR4_FAIL_CMD_2_0                             0xA428
#define PA4_29_DC_PHY_DDR4_FAIL_CMD_2_1                             0xA429
#define PA4_2A_DC_PHY_DDR4_FAIL_CMD_2_2                             0xA42A
#define PA4_2B_DC_PHY_DDR4_FAIL_CMD_2_3                             0xA42B
#define PA4_2C_DC_PHY_DDR4_FAIL_CMD_3_0                             0xA42C
#define PA4_2D_DC_PHY_DDR4_FAIL_CMD_3_1                             0xA42D
#define PA4_2E_DC_PHY_DDR4_FAIL_CMD_3_2                             0xA42E
#define PA4_2F_DC_PHY_DDR4_FAIL_CMD_3_3                             0xA42F
#define PA4_30_DC_PHY_DDR4_FAIL_CMD_4_0                             0xA430
#define PA4_31_DC_PHY_DDR4_FAIL_CMD_4_1                             0xA431
#define PA4_32_DC_PHY_DDR4_FAIL_CMD_4_2                             0xA432
#define PA4_33_DC_PHY_DDR4_FAIL_CMD_4_3                             0xA433
#define PA4_34_DC_PHY_DDR4_FAIL_CMD_5_0                             0xA434
#define PA4_35_DC_PHY_DDR4_FAIL_CMD_5_1                             0xA435
#define PA4_36_DC_PHY_DDR4_FAIL_CMD_5_2                             0xA436
#define PA4_37_DC_PHY_DDR4_FAIL_CMD_5_3                             0xA437
#define PA4_38_DC_PHY_DDR4_FAIL_CMD_6_0                             0xA438
#define PA4_39_DC_PHY_DDR4_FAIL_CMD_6_1                             0xA439
#define PA4_3A_DC_PHY_DDR4_FAIL_CMD_6_2                             0xA43A
#define PA4_3B_DC_PHY_DDR4_FAIL_CMD_6_3                             0xA43B
#define PA4_3C_DC_PHY_DDR4_FAIL_CMD_7_0                             0xA43C
#define PA4_3D_DC_PHY_DDR4_FAIL_CMD_7_1                             0xA43D
#define PA4_3E_DC_PHY_DDR4_FAIL_CMD_7_2                             0xA43E
#define PA4_3F_DC_PHY_DDR4_FAIL_CMD_7_3                             0xA43F
#define PA4_40_DC_PHY_DDR4_FAIL_CMD_8_0                             0xA440
#define PA4_41_DC_PHY_DDR4_FAIL_CMD_8_1                             0xA441
#define PA4_42_DC_PHY_DDR4_FAIL_CMD_8_2                             0xA442
#define PA4_43_DC_PHY_DDR4_FAIL_CMD_8_3                             0xA443
#define PA4_44_DC_PHY_DDR4_FAIL_CMD_9_0                             0xA444
#define PA4_45_DC_PHY_DDR4_FAIL_CMD_9_1                             0xA445
#define PA4_46_DC_PHY_DDR4_FAIL_CMD_9_2                             0xA446
#define PA4_47_DC_PHY_DDR4_FAIL_CMD_9_3                             0xA447
#define PA4_48_DC_PHY_DDR4_FAIL_CMD_10_0                            0xA448
#define PA4_49_DC_PHY_DDR4_FAIL_CMD_10_1                            0xA449
#define PA4_4A_DC_PHY_DDR4_FAIL_CMD_10_2                            0xA44A
#define PA4_4B_DC_PHY_DDR4_FAIL_CMD_10_3                            0xA44B
#define PA4_4C_DC_PHY_DDR4_FAIL_CMD_11_0                            0xA44C
#define PA4_4D_DC_PHY_DDR4_FAIL_CMD_11_1                            0xA44D
#define PA4_4E_DC_PHY_DDR4_FAIL_CMD_11_2                            0xA44E
#define PA4_4F_DC_PHY_DDR4_FAIL_CMD_11_3                            0xA44F
#define PA4_50_DC_PHY_DDR4_FAIL_CMD_12_0                            0xA450
#define PA4_51_DC_PHY_DDR4_FAIL_CMD_12_1                            0xA451
#define PA4_52_DC_PHY_DDR4_FAIL_CMD_12_2                            0xA452
#define PA4_53_DC_PHY_DDR4_FAIL_CMD_12_3                            0xA453
#define PA4_54_DC_PHY_DDR4_FAIL_CMD_13_0                            0xA454
#define PA4_55_DC_PHY_DDR4_FAIL_CMD_13_1                            0xA455
#define PA4_56_DC_PHY_DDR4_FAIL_CMD_13_2                            0xA456
#define PA4_57_DC_PHY_DDR4_FAIL_CMD_13_3                            0xA457
#define PA4_58_DC_PHY_DDR4_FAIL_CMD_14_0                            0xA458
#define PA4_59_DC_PHY_DDR4_FAIL_CMD_14_1                            0xA459
#define PA4_5A_DC_PHY_DDR4_FAIL_CMD_14_2                            0xA45A
#define PA4_5B_DC_PHY_DDR4_FAIL_CMD_14_3                            0xA45B
#define PA4_5C_DC_PHY_DDR4_FAIL_CMD_15_0                            0xA45C
#define PA4_5D_DC_PHY_DDR4_FAIL_CMD_15_1                            0xA45D
#define PA4_5E_DC_PHY_DDR4_FAIL_CMD_15_2                            0xA45E
#define PA4_5F_DC_PHY_DDR4_FAIL_CMD_15_3                            0xA45F
#define PA4_60_DC_PHY_DDR4_MPR_RD_DAT0_0                            0xA460
#define PA4_61_DC_PHY_DDR4_MPR_RD_DAT0_1                            0xA461
#define PA4_62_DC_PHY_DDR4_MPR_RD_DAT0_2                            0xA462
#define PA4_63_DC_PHY_DDR4_MPR_RD_DAT0_3                            0xA463
#define PA4_64_DC_PHY_DDR4_MPR_RD_DAT1_0                            0xA464
#define PA4_65_DC_PHY_DDR4_MPR_RD_DAT1_1                            0xA465
#define PA4_66_DC_PHY_DDR4_MPR_RD_DAT1_2                            0xA466
#define PA4_67_DC_PHY_DDR4_MPR_RD_DAT1_3                            0xA467
#define PA4_68_DC_PHY_DDR4_MPR_RD_DAT2_0                            0xA468
#define PA4_69_DC_PHY_DDR4_MPR_RD_DAT2_1                            0xA469
#define PA4_6A_DC_PHY_DDR4_MPR_RD_DAT2_2                            0xA46A
#define PA4_6B_DC_PHY_DDR4_MPR_RD_DAT2_3                            0xA46B
#define PA4_6C_DC_PHY_DDR4_MPR_RD_DAT3_0                            0xA46C
#define PA4_6D_DC_PHY_DDR4_MPR_RD_DAT3_1                            0xA46D
#define PA4_6E_DC_PHY_DDR4_MPR_RD_DAT3_2                            0xA46E
#define PA4_6F_DC_PHY_DDR4_MPR_RD_DAT3_3                            0xA46F
#define PA4_70_DC_PHY_DDR4_MPR_RD_DAT4_0                            0xA470
#define PA4_71_DC_PHY_DDR4_MPR_RD_DAT4_1                            0xA471
#define PA4_72_DC_PHY_DDR4_MPR_RD_DAT4_2                            0xA472
#define PA4_73_DC_PHY_DDR4_MPR_RD_DAT4_3                            0xA473
#define PA4_74_DC_PHY_DDR4_MPR_RD_DAT5_0                            0xA474
#define PA4_75_DC_PHY_DDR4_MPR_RD_DAT5_1                            0xA475
#define PA4_76_DC_PHY_DDR4_MPR_RD_DAT5_2                            0xA476
#define PA4_77_DC_PHY_DDR4_MPR_RD_DAT5_3                            0xA477
#define PA4_78_DC_PHY_DDR4_MPR_RD_DAT6_0                            0xA478
#define PA4_79_DC_PHY_DDR4_MPR_RD_DAT6_1                            0xA479
#define PA4_7A_DC_PHY_DDR4_MPR_RD_DAT6_2                            0xA47A
#define PA4_7B_DC_PHY_DDR4_MPR_RD_DAT6_3                            0xA47B
#define PA4_7C_DC_PHY_DDR4_MPR_RD_DAT7_0                            0xA47C
#define PA4_7D_DC_PHY_DDR4_MPR_RD_DAT7_1                            0xA47D
#define PA4_7E_DC_PHY_DDR4_MPR_RD_DAT7_2                            0xA47E
#define PA4_7F_DC_PHY_DDR4_MPR_RD_DAT7_3                            0xA47F
#define PA4_80_DC_PHY_CTS_FIFO_CTRL_0                               0xA480
#define PA4_81_DC_PHY_CTS_FIFO_CTRL_1                               0xA481
#define PA4_82_DC_PHY_CTS_FIFO_CTRL_2                               0xA482
#define PA4_83_DC_PHY_CTS_FIFO_CTRL_3                               0xA483
#define PA4_94_DC_PHY_DC_SYS1_CTRL_0                                0xA494
#define PA4_95_DC_PHY_DC_SYS1_CTRL_1                                0xA495
#define PA4_96_DC_PHY_DC_SYS1_CTRL_2                                0xA496
#define PA4_97_DC_PHY_DC_SYS1_CTRL_3                                0xA497
#define PA4_98_DC_PHY_DC_SYS2_CTRL_0                                0xA498
#define PA4_99_DC_PHY_DC_SYS2_CTRL_1                                0xA499
#define PA4_9A_DC_PHY_DC_SYS2_CTRL_2                                0xA49A
#define PA4_9B_DC_PHY_DC_SYS2_CTRL_3                                0xA49B
#define PA4_A0_DC_PHY_QOS_CTRL_0_0                                  0xA4A0
#define PA4_A1_DC_PHY_QOS_CTRL_0_1                                  0xA4A1
#define PA4_A2_DC_PHY_QOS_CTRL_0_2                                  0xA4A2
#define PA4_A3_DC_PHY_QOS_CTRL_0_3                                  0xA4A3
#define PA4_A4_DC_PHY_QOS_CTRL_1_0                                  0xA4A4
#define PA4_A5_DC_PHY_QOS_CTRL_1_1                                  0xA4A5
#define PA4_A6_DC_PHY_QOS_CTRL_1_2                                  0xA4A6
#define PA4_A7_DC_PHY_QOS_CTRL_1_3                                  0xA4A7
#define PA4_A8_DC_PHY_QOS_OT_0_0                                    0xA4A8
#define PA4_A9_DC_PHY_QOS_OT_0_1                                    0xA4A9
#define PA4_AA_DC_PHY_QOS_OT_0_2                                    0xA4AA
#define PA4_AB_DC_PHY_QOS_OT_0_3                                    0xA4AB
#define PA4_AC_DC_PHY_QOS_OT_1_0                                    0xA4AC
#define PA4_AD_DC_PHY_QOS_OT_1_1                                    0xA4AD
#define PA4_AE_DC_PHY_QOS_OT_1_2                                    0xA4AE
#define PA4_AF_DC_PHY_QOS_OT_1_3                                    0xA4AF
#define PA4_B0_DC_PHY_QOS_BW0_0_0                                   0xA4B0
#define PA4_B1_DC_PHY_QOS_BW0_0_1                                   0xA4B1
#define PA4_B2_DC_PHY_QOS_BW0_0_2                                   0xA4B2
#define PA4_B3_DC_PHY_QOS_BW0_0_3                                   0xA4B3
#define PA4_B4_DC_PHY_QOS_BW0_1_0                                   0xA4B4
#define PA4_B5_DC_PHY_QOS_BW0_1_1                                   0xA4B5
#define PA4_B6_DC_PHY_QOS_BW0_1_2                                   0xA4B6
#define PA4_B7_DC_PHY_QOS_BW0_1_3                                   0xA4B7
#define PA4_B8_DC_PHY_QOS_BW1_0_0                                   0xA4B8
#define PA4_B9_DC_PHY_QOS_BW1_0_1                                   0xA4B9
#define PA4_BA_DC_PHY_QOS_BW1_0_2                                   0xA4BA
#define PA4_BB_DC_PHY_QOS_BW1_0_3                                   0xA4BB
#define PA4_BC_DC_PHY_QOS_BW1_1_0                                   0xA4BC
#define PA4_BD_DC_PHY_QOS_BW1_1_1                                   0xA4BD
#define PA4_BE_DC_PHY_QOS_BW1_1_2                                   0xA4BE
#define PA4_BF_DC_PHY_QOS_BW1_1_3                                   0xA4BF
#define PA4_C0_DC_PHY_QOS_BW2_0_0                                   0xA4C0
#define PA4_C1_DC_PHY_QOS_BW2_0_1                                   0xA4C1
#define PA4_C2_DC_PHY_QOS_BW2_0_2                                   0xA4C2
#define PA4_C3_DC_PHY_QOS_BW2_0_3                                   0xA4C3
#define PA4_C4_DC_PHY_QOS_BW2_1_0                                   0xA4C4
#define PA4_C5_DC_PHY_QOS_BW2_1_1                                   0xA4C5
#define PA4_C6_DC_PHY_QOS_BW2_1_2                                   0xA4C6
#define PA4_C7_DC_PHY_QOS_BW2_1_3                                   0xA4C7
#define PA4_C8_DC_PHY_QOS_BW3_0_0                                   0xA4C8
#define PA4_C9_DC_PHY_QOS_BW3_0_1                                   0xA4C9
#define PA4_CA_DC_PHY_QOS_BW3_0_2                                   0xA4CA
#define PA4_CB_DC_PHY_QOS_BW3_0_3                                   0xA4CB
#define PA4_CC_DC_PHY_QOS_BW3_1_0                                   0xA4CC
#define PA4_CD_DC_PHY_QOS_BW3_1_1                                   0xA4CD
#define PA4_CE_DC_PHY_QOS_BW3_1_2                                   0xA4CE
#define PA4_CF_DC_PHY_QOS_BW3_1_3                                   0xA4CF
#define PA4_D0_DC_PHY_QOS_LAT0_0_0                                  0xA4D0
#define PA4_D1_DC_PHY_QOS_LAT0_0_1                                  0xA4D1
#define PA4_D2_DC_PHY_QOS_LAT0_0_2                                  0xA4D2
#define PA4_D3_DC_PHY_QOS_LAT0_0_3                                  0xA4D3
#define PA4_D4_DC_PHY_QOS_LAT0_1_0                                  0xA4D4
#define PA4_D5_DC_PHY_QOS_LAT0_1_1                                  0xA4D5
#define PA4_D6_DC_PHY_QOS_LAT0_1_2                                  0xA4D6
#define PA4_D7_DC_PHY_QOS_LAT0_1_3                                  0xA4D7
#define PA4_D8_DC_PHY_DDR_INFO_0_0                                  0xA4D8
#define PA4_D9_DC_PHY_DDR_INFO_0_1                                  0xA4D9
#define PA4_DA_DC_PHY_DDR_INFO_0_2                                  0xA4DA
#define PA4_DB_DC_PHY_DDR_INFO_0_3                                  0xA4DB
#define PA4_DC_DC_PHY_DDR_INFO_1_0                                  0xA4DC
#define PA4_DD_DC_PHY_DDR_INFO_1_1                                  0xA4DD
#define PA4_DE_DC_PHY_DDR_INFO_1_2                                  0xA4DE
#define PA4_DF_DC_PHY_DDR_INFO_1_3                                  0xA4DF
#define PA4_E0_DC_PHY_DDR_INFO_2_0                                  0xA4E0
#define PA4_E1_DC_PHY_DDR_INFO_2_1                                  0xA4E1
#define PA4_E2_DC_PHY_DDR_INFO_2_2                                  0xA4E2
#define PA4_E3_DC_PHY_DDR_INFO_2_3                                  0xA4E3
#define PA4_E4_DC_PHY_DDR_INFO_3_0                                  0xA4E4
#define PA4_E5_DC_PHY_DDR_INFO_3_1                                  0xA4E5
#define PA4_E6_DC_PHY_DDR_INFO_3_2                                  0xA4E6
#define PA4_E7_DC_PHY_DDR_INFO_3_3                                  0xA4E7
#define PA4_E8_DC_PHY_DDR_INFO_4_0                                  0xA4E8
#define PA4_E9_DC_PHY_DDR_INFO_4_1                                  0xA4E9
#define PA4_EA_DC_PHY_DDR_INFO_4_2                                  0xA4EA
#define PA4_EB_DC_PHY_DDR_INFO_4_3                                  0xA4EB


//--------------------------------------------------
// DDR2 DC PHY A Part4 (Page A5)
//--------------------------------------------------
#define PA5_80_DC_PHY_EFF_MEAS_CTRL_0                               0xA580
#define PA5_81_DC_PHY_EFF_MEAS_CTRL_1                               0xA581
#define PA5_82_DC_PHY_EFF_MEAS_CTRL_2                               0xA582
#define PA5_83_DC_PHY_EFF_MEAS_CTRL_3                               0xA583
#define PA5_84_DC_PHY_READ_CMD_0                                    0xA584
#define PA5_85_DC_PHY_READ_CMD_1                                    0xA585
#define PA5_86_DC_PHY_READ_CMD_2                                    0xA586
#define PA5_87_DC_PHY_READ_CMD_3                                    0xA587
#define PA5_88_DC_PHY_WRITE_CMD_0                                   0xA588
#define PA5_89_DC_PHY_WRITE_CMD_1                                   0xA589
#define PA5_8A_DC_PHY_WRITE_CMD_2                                   0xA58A
#define PA5_8B_DC_PHY_WRITE_CMD_3                                   0xA58B
#define PA5_8C_DC_PHY_READ_CHOP_CMD_0                               0xA58C
#define PA5_8D_DC_PHY_READ_CHOP_CMD_1                               0xA58D
#define PA5_8E_DC_PHY_READ_CHOP_CMD_2                               0xA58E
#define PA5_8F_DC_PHY_READ_CHOP_CMD_3                               0xA58F
#define PA5_90_DC_PHY_WRITE_CHOP_CMD_0                              0xA590
#define PA5_91_DC_PHY_WRITE_CHOP_CMD_1                              0xA591
#define PA5_92_DC_PHY_WRITE_CHOP_CMD_2                              0xA592
#define PA5_93_DC_PHY_WRITE_CHOP_CMD_3                              0xA593
#define PA5_94_DC_PHY_ACT_BANK_0_0                                  0xA594
#define PA5_95_DC_PHY_ACT_BANK_0_1                                  0xA595
#define PA5_96_DC_PHY_ACT_BANK_0_2                                  0xA596
#define PA5_97_DC_PHY_ACT_BANK_0_3                                  0xA597
#define PA5_98_DC_PHY_PRECHG_BANK_0_0                               0xA598
#define PA5_99_DC_PHY_PRECHG_BANK_0_1                               0xA599
#define PA5_9A_DC_PHY_PRECHG_BANK_0_2                               0xA59A
#define PA5_9B_DC_PHY_PRECHG_BANK_0_3                               0xA59B
#define PA5_A0_DC_PHY_PRECHG_BANK_1_0                               0xA5A0
#define PA5_A1_DC_PHY_PRECHG_BANK_1_1                               0xA5A1
#define PA5_A2_DC_PHY_PRECHG_BANK_1_2                               0xA5A2
#define PA5_A3_DC_PHY_PRECHG_BANK_1_3                               0xA5A3
#define PA5_A4_DC_PHY_ACT_BANK_2_0                                  0xA5A4
#define PA5_A5_DC_PHY_ACT_BANK_2_1                                  0xA5A5
#define PA5_A6_DC_PHY_ACT_BANK_2_2                                  0xA5A6
#define PA5_A7_DC_PHY_ACT_BANK_2_3                                  0xA5A7
#define PA5_A8_DC_PHY_PRECHG_BANK_2_0                               0xA5A8
#define PA5_A9_DC_PHY_PRECHG_BANK_2_1                               0xA5A9
#define PA5_AA_DC_PHY_PRECHG_BANK_2_2                               0xA5AA
#define PA5_AB_DC_PHY_PRECHG_BANK_2_3                               0xA5AB
#define PA5_AC_DC_PHY_ACT_BANK_3_0                                  0xA5AC
#define PA5_AD_DC_PHY_ACT_BANK_3_1                                  0xA5AD
#define PA5_AE_DC_PHY_ACT_BANK_3_2                                  0xA5AE
#define PA5_AF_DC_PHY_ACT_BANK_3_3                                  0xA5AF
#define PA5_B0_DC_PHY_PRECHG_BANK_3_0                               0xA5B0
#define PA5_B1_DC_PHY_PRECHG_BANK_3_1                               0xA5B1
#define PA5_B2_DC_PHY_PRECHG_BANK_3_2                               0xA5B2
#define PA5_B3_DC_PHY_PRECHG_BANK_3_3                               0xA5B3
#define PA5_B4_DC_PHY_ACT_BANK_4_0                                  0xA5B4
#define PA5_B5_DC_PHY_ACT_BANK_4_1                                  0xA5B5
#define PA5_B6_DC_PHY_ACT_BANK_4_2                                  0xA5B6
#define PA5_B7_DC_PHY_ACT_BANK_4_3                                  0xA5B7
#define PA5_B8_DC_PHY_PRECHG_BANK_4_0                               0xA5B8
#define PA5_B9_DC_PHY_PRECHG_BANK_4_1                               0xA5B9
#define PA5_BA_DC_PHY_PRECHG_BANK_4_2                               0xA5BA
#define PA5_BB_DC_PHY_PRECHG_BANK_4_3                               0xA5BB
#define PA5_BC_DC_PHY_ACT_BANK_5_0                                  0xA5BC
#define PA5_BD_DC_PHY_ACT_BANK_5_1                                  0xA5BD
#define PA5_BE_DC_PHY_ACT_BANK_5_2                                  0xA5BE
#define PA5_BF_DC_PHY_ACT_BANK_5_3                                  0xA5BF
#define PA5_C0_DC_PHY_PRECHG_BANK_5_0                               0xA5C0
#define PA5_C1_DC_PHY_PRECHG_BANK_5_1                               0xA5C1
#define PA5_C2_DC_PHY_PRECHG_BANK_5_2                               0xA5C2
#define PA5_C3_DC_PHY_PRECHG_BANK_5_3                               0xA5C3
#define PA5_C4_DC_PHY_ACT_BANK_6_0                                  0xA5C4
#define PA5_C5_DC_PHY_ACT_BANK_6_1                                  0xA5C5
#define PA5_C6_DC_PHY_ACT_BANK_6_2                                  0xA5C6
#define PA5_C7_DC_PHY_ACT_BANK_6_3                                  0xA5C7
#define PA5_C8_DC_PHY_PRECHG_BANK_6_0                               0xA5C8
#define PA5_C9_DC_PHY_PRECHG_BANK_6_1                               0xA5C9
#define PA5_CA_DC_PHY_PRECHG_BANK_6_2                               0xA5CA
#define PA5_CB_DC_PHY_PRECHG_BANK_6_3                               0xA5CB
#define PA5_CC_DC_PHY_ACT_BANK_7_0                                  0xA5CC
#define PA5_CD_DC_PHY_ACT_BANK_7_1                                  0xA5CD
#define PA5_CE_DC_PHY_ACT_BANK_7_2                                  0xA5CE
#define PA5_CF_DC_PHY_ACT_BANK_7_3                                  0xA5CF
#define PA5_D0_DC_PHY_PRECHG_BANK_7_0                               0xA5D0
#define PA5_D1_DC_PHY_PRECHG_BANK_7_1                               0xA5D1
#define PA5_D2_DC_PHY_PRECHG_BANK_7_2                               0xA5D2
#define PA5_D3_DC_PHY_PRECHG_BANK_7_3                               0xA5D3
#define PA5_D4_DC_PHY_WRITE_TO_READ_0                               0xA5D4
#define PA5_D5_DC_PHY_WRITE_TO_READ_1                               0xA5D5
#define PA5_D6_DC_PHY_WRITE_TO_READ_2                               0xA5D6
#define PA5_D7_DC_PHY_WRITE_TO_READ_3                               0xA5D7
#define PA5_D8_DC_PHY_READ_TO_WRITE_0                               0xA5D8
#define PA5_D9_DC_PHY_READ_TO_WRITE_1                               0xA5D9
#define PA5_DA_DC_PHY_READ_TO_WRITE_2                               0xA5DA
#define PA5_DB_DC_PHY_READ_TO_WRITE_3                               0xA5DB
#define PA5_DC_DC_PHY_WRITE_CMD_LATENCY_0                           0xA5DC
#define PA5_DD_DC_PHY_WRITE_CMD_LATENCY_1                           0xA5DD
#define PA5_DE_DC_PHY_WRITE_CMD_LATENCY_2                           0xA5DE
#define PA5_DF_DC_PHY_WRITE_CMD_LATENCY_3                           0xA5DF
#define PA5_E0_DC_PHY_READ_CMD_LATENCY_0                            0xA5E0
#define PA5_E1_DC_PHY_READ_CMD_LATENCY_1                            0xA5E1
#define PA5_E2_DC_PHY_READ_CMD_LATENCY_2                            0xA5E2
#define PA5_E3_DC_PHY_READ_CMD_LATENCY_3                            0xA5E3
#define PA5_E4_DC_PHY_BANK_CONFLICT_0                               0xA5E4
#define PA5_E5_DC_PHY_BANK_CONFLICT_1                               0xA5E5
#define PA5_E6_DC_PHY_BANK_CONFLICT_2                               0xA5E6
#define PA5_E7_DC_PHY_BANK_CONFLICT_3                               0xA5E7
#define PA5_E8_DC_PHY_WRITE_MERGE_0                                 0xA5E8
#define PA5_E9_DC_PHY_WRITE_MERGE_1                                 0xA5E9
#define PA5_EA_DC_PHY_WRITE_MERGE_2                                 0xA5EA
#define PA5_EB_DC_PHY_WRITE_MERGE_3                                 0xA5EB
#define PA5_EC_DC_PHY_READ_BYPASS_0                                 0xA5EC
#define PA5_ED_DC_PHY_READ_BYPASS_1                                 0xA5ED
#define PA5_EE_DC_PHY_READ_BYPASS_2                                 0xA5EE
#define PA5_EF_DC_PHY_READ_BYPASS_3                                 0xA5EF
#define PA5_F0_DC_PHY_DC_SYS1_READ_BYPASS_0                         0xA5F0
#define PA5_F1_DC_PHY_DC_SYS1_READ_BYPASS_1                         0xA5F1
#define PA5_F2_DC_PHY_DC_SYS1_READ_BYPASS_2                         0xA5F2
#define PA5_F3_DC_PHY_DC_SYS1_READ_BYPASS_3                         0xA5F3
#define PA5_F4_DC_PHY_READ_CMD_AP_0                                 0xA5F4
#define PA5_F5_DC_PHY_READ_CMD_AP_1                                 0xA5F5
#define PA5_F6_DC_PHY_READ_CMD_AP_2                                 0xA5F6
#define PA5_F7_DC_PHY_READ_CMD_AP_3                                 0xA5F7
#define PA5_F8_DC_PHY_WRITE_CMD_AP_0                                0xA5F8
#define PA5_F9_DC_PHY_WRITE_CMD_AP_1                                0xA5F9
#define PA5_FA_DC_PHY_WRITE_CMD_AP_2                                0xA5FA
#define PA5_FB_DC_PHY_WRITE_CMD_AP_3                                0xA5FB
#define PA5_FC_DC_PHY_ACT_BANK_1_0                                  0xA5FC
#define PA5_FD_DC_PHY_ACT_BANK_1_1                                  0xA5FD
#define PA5_FE_DC_PHY_ACT_BANK_1_2                                  0xA5FE
#define PA5_FF_DC_PHY_ACT_BANK_1_3                                  0xA5FF


//--------------------------------------------------
// DDR2 DC PHY A Part5 (Page A6)
//--------------------------------------------------
#define PA6_00_DC_PHY_FIFO_ARB_0_0                                  0xA600
#define PA6_01_DC_PHY_FIFO_ARB_0_1                                  0xA601
#define PA6_02_DC_PHY_FIFO_ARB_0_2                                  0xA602
#define PA6_03_DC_PHY_FIFO_ARB_0_3                                  0xA603
#define PA6_04_DC_PHY_FIFO_ARB_1_0                                  0xA604
#define PA6_05_DC_PHY_FIFO_ARB_1_1                                  0xA605
#define PA6_06_DC_PHY_FIFO_ARB_1_2                                  0xA606
#define PA6_07_DC_PHY_FIFO_ARB_1_3                                  0xA607
#define PA6_08_DC_PHY_FIFO_ARB_2_0                                  0xA608
#define PA6_09_DC_PHY_FIFO_ARB_2_1                                  0xA609
#define PA6_0A_DC_PHY_FIFO_ARB_2_2                                  0xA60A
#define PA6_0B_DC_PHY_FIFO_ARB_2_3                                  0xA60B
#define PA6_0C_DC_PHY_FIFO_ARB_3_0                                  0xA60C
#define PA6_0D_DC_PHY_FIFO_ARB_3_1                                  0xA60D
#define PA6_0E_DC_PHY_FIFO_ARB_3_2                                  0xA60E
#define PA6_0F_DC_PHY_FIFO_ARB_3_3                                  0xA60F
#define PA6_10_DC_PHY_FIFO_ARB_4_0                                  0xA610
#define PA6_11_DC_PHY_FIFO_ARB_4_1                                  0xA611
#define PA6_12_DC_PHY_FIFO_ARB_4_2                                  0xA612
#define PA6_13_DC_PHY_FIFO_ARB_4_3                                  0xA613
#define PA6_14_DC_PHY_FIFO_ARB_5_0                                  0xA614
#define PA6_15_DC_PHY_FIFO_ARB_5_1                                  0xA615
#define PA6_16_DC_PHY_FIFO_ARB_5_2                                  0xA616
#define PA6_17_DC_PHY_FIFO_ARB_5_3                                  0xA617
#define PA6_18_DC_PHY_FIFO_ARB_6_0                                  0xA618
#define PA6_19_DC_PHY_FIFO_ARB_6_1                                  0xA619
#define PA6_1A_DC_PHY_FIFO_ARB_6_2                                  0xA61A
#define PA6_1B_DC_PHY_FIFO_ARB_6_3                                  0xA61B
#define PA6_1C_DC_PHY_FIFO_ARB_7_0                                  0xA61C
#define PA6_1D_DC_PHY_FIFO_ARB_7_1                                  0xA61D
#define PA6_1E_DC_PHY_FIFO_ARB_7_2                                  0xA61E
#define PA6_1F_DC_PHY_FIFO_ARB_7_3                                  0xA61F
#define PA6_20_DC_PHY_FIFO_ARB_8_0                                  0xA620
#define PA6_21_DC_PHY_FIFO_ARB_8_1                                  0xA621
#define PA6_22_DC_PHY_FIFO_ARB_8_2                                  0xA622
#define PA6_23_DC_PHY_FIFO_ARB_8_3                                  0xA623
#define PA6_24_DC_PHY_FIFO_ARB_9_0                                  0xA624
#define PA6_25_DC_PHY_FIFO_ARB_9_1                                  0xA625
#define PA6_26_DC_PHY_FIFO_ARB_9_2                                  0xA626
#define PA6_27_DC_PHY_FIFO_ARB_9_3                                  0xA627
#define PA6_28_DC_PHY_FIFO_ARB_10_0                                 0xA628
#define PA6_29_DC_PHY_FIFO_ARB_10_1                                 0xA629
#define PA6_2A_DC_PHY_FIFO_ARB_10_2                                 0xA62A
#define PA6_2B_DC_PHY_FIFO_ARB_10_3                                 0xA62B
#define PA6_2C_DC_PHY_FIFO_ARB_11_0                                 0xA62C
#define PA6_2D_DC_PHY_FIFO_ARB_11_1                                 0xA62D
#define PA6_2E_DC_PHY_FIFO_ARB_11_2                                 0xA62E
#define PA6_2F_DC_PHY_FIFO_ARB_11_3                                 0xA62F
#define PA6_34_DC_PHY_FIFO_ARB_13_0                                 0xA634
#define PA6_35_DC_PHY_FIFO_ARB_13_1                                 0xA635
#define PA6_36_DC_PHY_FIFO_ARB_13_2                                 0xA636
#define PA6_37_DC_PHY_FIFO_ARB_13_3                                 0xA637
#define PA6_40_DC_PHY_FIFO_ARB_16_0                                 0xA640
#define PA6_41_DC_PHY_FIFO_ARB_16_1                                 0xA641
#define PA6_42_DC_PHY_FIFO_ARB_16_2                                 0xA642
#define PA6_43_DC_PHY_FIFO_ARB_16_3                                 0xA643
#define PA6_44_DC_PHY_FIFO_ARB_17_0                                 0xA644
#define PA6_45_DC_PHY_FIFO_ARB_17_1                                 0xA645
#define PA6_46_DC_PHY_FIFO_ARB_17_2                                 0xA646
#define PA6_47_DC_PHY_FIFO_ARB_17_3                                 0xA647
#define PA6_48_DC_PHY_FIFO_ARB_18_0                                 0xA648
#define PA6_49_DC_PHY_FIFO_ARB_18_1                                 0xA649
#define PA6_4A_DC_PHY_FIFO_ARB_18_2                                 0xA64A
#define PA6_4B_DC_PHY_FIFO_ARB_18_3                                 0xA64B
#define PA6_4C_DC_PHY_FIFO_ARB_19_0                                 0xA64C
#define PA6_4D_DC_PHY_FIFO_ARB_19_1                                 0xA64D
#define PA6_4E_DC_PHY_FIFO_ARB_19_2                                 0xA64E
#define PA6_4F_DC_PHY_FIFO_ARB_19_3                                 0xA64F
#define PA6_50_DC_PHY_FIFO_ARB_20_0                                 0xA650
#define PA6_51_DC_PHY_FIFO_ARB_20_1                                 0xA651
#define PA6_52_DC_PHY_FIFO_ARB_20_2                                 0xA652
#define PA6_53_DC_PHY_FIFO_ARB_20_3                                 0xA653
#define PA6_54_DC_PHY_FIFO_ARB_21_0                                 0xA654
#define PA6_55_DC_PHY_FIFO_ARB_21_1                                 0xA655
#define PA6_56_DC_PHY_FIFO_ARB_21_2                                 0xA656
#define PA6_57_DC_PHY_FIFO_ARB_21_3                                 0xA657
#define PA6_58_DC_PHY_FIFO_ARB_22_0                                 0xA658
#define PA6_59_DC_PHY_FIFO_ARB_22_1                                 0xA659
#define PA6_5A_DC_PHY_FIFO_ARB_22_2                                 0xA65A
#define PA6_5B_DC_PHY_FIFO_ARB_22_3                                 0xA65B
#define PA6_5C_DC_PHY_FIFO_ARB_23_0                                 0xA65C
#define PA6_5D_DC_PHY_FIFO_ARB_23_1                                 0xA65D
#define PA6_5E_DC_PHY_FIFO_ARB_23_2                                 0xA65E
#define PA6_5F_DC_PHY_FIFO_ARB_23_3                                 0xA65F
#define PA6_60_DC_PHY_FIFO_ARB_24_0                                 0xA660
#define PA6_61_DC_PHY_FIFO_ARB_24_1                                 0xA661
#define PA6_62_DC_PHY_FIFO_ARB_24_2                                 0xA662
#define PA6_63_DC_PHY_FIFO_ARB_24_3                                 0xA663
#define PA6_64_DC_PHY_FIFO_ARB_25_0                                 0xA664
#define PA6_65_DC_PHY_FIFO_ARB_25_1                                 0xA665
#define PA6_66_DC_PHY_FIFO_ARB_25_2                                 0xA666
#define PA6_67_DC_PHY_FIFO_ARB_25_3                                 0xA667
#define PA6_68_DC_PHY_FIFO_ARB_26_0                                 0xA668
#define PA6_69_DC_PHY_FIFO_ARB_26_1                                 0xA669
#define PA6_6A_DC_PHY_FIFO_ARB_26_2                                 0xA66A
#define PA6_6B_DC_PHY_FIFO_ARB_26_3                                 0xA66B
#define PA6_6C_DC_PHY_FIFO_ARB_27_0                                 0xA66C
#define PA6_6D_DC_PHY_FIFO_ARB_27_1                                 0xA66D
#define PA6_6E_DC_PHY_FIFO_ARB_27_2                                 0xA66E
#define PA6_6F_DC_PHY_FIFO_ARB_27_3                                 0xA66F
#define PA6_70_DC_PHY_FIFO_ARB_28_0                                 0xA670
#define PA6_71_DC_PHY_FIFO_ARB_28_1                                 0xA671
#define PA6_72_DC_PHY_FIFO_ARB_28_2                                 0xA672
#define PA6_73_DC_PHY_FIFO_ARB_28_3                                 0xA673
#define PA6_74_DC_PHY_SCRAMBLE_CTRL_0                               0xA674
#define PA6_75_DC_PHY_SCRAMBLE_CTRL_1                               0xA675
#define PA6_76_DC_PHY_SCRAMBLE_CTRL_2                               0xA676
#define PA6_77_DC_PHY_SCRAMBLE_CTRL_3                               0xA677
#define PA6_78_DC_PHY_SCRAMBLE_KEY_01_0                             0xA678
#define PA6_79_DC_PHY_SCRAMBLE_KEY_01_1                             0xA679
#define PA6_7A_DC_PHY_SCRAMBLE_KEY_01_2                             0xA67A
#define PA6_7B_DC_PHY_SCRAMBLE_KEY_01_3                             0xA67B
#define PA6_7C_DC_PHY_SCRAMBLE_KEY_23_0                             0xA67C
#define PA6_7D_DC_PHY_SCRAMBLE_KEY_23_1                             0xA67D
#define PA6_7E_DC_PHY_SCRAMBLE_KEY_23_2                             0xA67E
#define PA6_7F_DC_PHY_SCRAMBLE_KEY_23_3                             0xA67F
#define PA6_80_DC_PHY_SCRAMBLE_KEY_45_0                             0xA680
#define PA6_81_DC_PHY_SCRAMBLE_KEY_45_1                             0xA681
#define PA6_82_DC_PHY_SCRAMBLE_KEY_45_2                             0xA682
#define PA6_83_DC_PHY_SCRAMBLE_KEY_45_3                             0xA683
#define PA6_84_DC_PHY_SCRAMBLE_KEY_67_0                             0xA684
#define PA6_85_DC_PHY_SCRAMBLE_KEY_67_1                             0xA685
#define PA6_86_DC_PHY_SCRAMBLE_KEY_67_2                             0xA686
#define PA6_87_DC_PHY_SCRAMBLE_KEY_67_3                             0xA687
#define PA6_88_DC_PHY_SCRAMBLE_KEY_89_0                             0xA688
#define PA6_89_DC_PHY_SCRAMBLE_KEY_89_1                             0xA689
#define PA6_8A_DC_PHY_SCRAMBLE_KEY_89_2                             0xA68A
#define PA6_8B_DC_PHY_SCRAMBLE_KEY_89_3                             0xA68B
#define PA6_8C_DC_PHY_SCRAMBLE_KEY_1011_0                           0xA68C
#define PA6_8D_DC_PHY_SCRAMBLE_KEY_1011_1                           0xA68D
#define PA6_8E_DC_PHY_SCRAMBLE_KEY_1011_2                           0xA68E
#define PA6_8F_DC_PHY_SCRAMBLE_KEY_1011_3                           0xA68F
#define PA6_90_DC_PHY_SCRAMBLE_KEY_1213_0                           0xA690
#define PA6_91_DC_PHY_SCRAMBLE_KEY_1213_1                           0xA691
#define PA6_92_DC_PHY_SCRAMBLE_KEY_1213_2                           0xA692
#define PA6_93_DC_PHY_SCRAMBLE_KEY_1213_3                           0xA693
#define PA6_94_DC_PHY_SCRAMBLE_KEY_1415_0                           0xA694
#define PA6_95_DC_PHY_SCRAMBLE_KEY_1415_1                           0xA695
#define PA6_96_DC_PHY_SCRAMBLE_KEY_1415_2                           0xA696
#define PA6_97_DC_PHY_SCRAMBLE_KEY_1415_3                           0xA697
#define PA6_98_DC_PHY_SCRAMBLE_KEY_1617_0                           0xA698
#define PA6_99_DC_PHY_SCRAMBLE_KEY_1617_1                           0xA699
#define PA6_9A_DC_PHY_SCRAMBLE_KEY_1617_2                           0xA69A
#define PA6_9B_DC_PHY_SCRAMBLE_KEY_1617_3                           0xA69B
#define PA6_A0_DC_PHY_SCRAMBLE_KEY_2021_0                           0xA6A0
#define PA6_A1_DC_PHY_SCRAMBLE_KEY_2021_1                           0xA6A1
#define PA6_A2_DC_PHY_SCRAMBLE_KEY_2021_2                           0xA6A2
#define PA6_A3_DC_PHY_SCRAMBLE_KEY_2021_3                           0xA6A3
#define PA6_A4_DC_PHY_SCRAMBLE_KEY_2223_0                           0xA6A4
#define PA6_A5_DC_PHY_SCRAMBLE_KEY_2223_1                           0xA6A5
#define PA6_A6_DC_PHY_SCRAMBLE_KEY_2223_2                           0xA6A6
#define PA6_A7_DC_PHY_SCRAMBLE_KEY_2223_3                           0xA6A7
#define PA6_A8_DC_PHY_SCRAMBLE_KEY_2425_0                           0xA6A8
#define PA6_A9_DC_PHY_SCRAMBLE_KEY_2425_1                           0xA6A9
#define PA6_AA_DC_PHY_SCRAMBLE_KEY_2425_2                           0xA6AA
#define PA6_AB_DC_PHY_SCRAMBLE_KEY_2425_3                           0xA6AB
#define PA6_AC_DC_PHY_SCRAMBLE_KEY_2627_0                           0xA6AC
#define PA6_AD_DC_PHY_SCRAMBLE_KEY_2627_1                           0xA6AD
#define PA6_AE_DC_PHY_SCRAMBLE_KEY_2627_2                           0xA6AE
#define PA6_AF_DC_PHY_SCRAMBLE_KEY_2627_3                           0xA6AF
#define PA6_B0_DC_PHY_SCRAMBLE_KEY_2829_0                           0xA6B0
#define PA6_B1_DC_PHY_SCRAMBLE_KEY_2829_1                           0xA6B1
#define PA6_B2_DC_PHY_SCRAMBLE_KEY_2829_2                           0xA6B2
#define PA6_B3_DC_PHY_SCRAMBLE_KEY_2829_3                           0xA6B3
#define PA6_B4_DC_PHY_SCRAMBLE_KEY_3031_0                           0xA6B4
#define PA6_B5_DC_PHY_SCRAMBLE_KEY_3031_1                           0xA6B5
#define PA6_B6_DC_PHY_SCRAMBLE_KEY_3031_2                           0xA6B6
#define PA6_B7_DC_PHY_SCRAMBLE_KEY_3031_3                           0xA6B7
#define PA6_E0_DC_PHY_DUMMY_0_0                                     0xA6E0
#define PA6_E1_DC_PHY_DUMMY_0_1                                     0xA6E1
#define PA6_E2_DC_PHY_DUMMY_0_2                                     0xA6E2
#define PA6_E3_DC_PHY_DUMMY_0_3                                     0xA6E3
#define PA6_E4_DC_PHY_DUMMY_1_0                                     0xA6E4
#define PA6_E5_DC_PHY_DUMMY_1_1                                     0xA6E5
#define PA6_E6_DC_PHY_DUMMY_1_2                                     0xA6E6
#define PA6_E7_DC_PHY_DUMMY_1_3                                     0xA6E7
#define PA6_E8_DC_PHY_DUMMY_2_0                                     0xA6E8
#define PA6_E9_DC_PHY_DUMMY_2_1                                     0xA6E9
#define PA6_EA_DC_PHY_DUMMY_2_2                                     0xA6EA
#define PA6_EB_DC_PHY_DUMMY_2_3                                     0xA6EB
#define PA6_EC_DC_PHY_DUMMY_3_0                                     0xA6EC
#define PA6_ED_DC_PHY_DUMMY_3_1                                     0xA6ED
#define PA6_EE_DC_PHY_DUMMY_3_2                                     0xA6EE
#define PA6_EF_DC_PHY_DUMMY_3_3                                     0xA6EF
#define PA6_F0_DC_PHY_DUMMY_4_0                                     0xA6F0
#define PA6_F1_DC_PHY_DUMMY_4_1                                     0xA6F1
#define PA6_F2_DC_PHY_DUMMY_4_2                                     0xA6F2
#define PA6_F3_DC_PHY_DUMMY_4_3                                     0xA6F3
#define PA6_F4_DC_PHY_DUMMY_5_0                                     0xA6F4
#define PA6_F5_DC_PHY_DUMMY_5_1                                     0xA6F5
#define PA6_F6_DC_PHY_DUMMY_5_2                                     0xA6F6
#define PA6_F7_DC_PHY_DUMMY_5_3                                     0xA6F7
#define PA6_F8_DC_PHY_CS_CTRL_0                                     0xA6F8
#define PA6_F9_DC_PHY_CS_CTRL_1                                     0xA6F9
#define PA6_FA_DC_PHY_CS_CTRL_2                                     0xA6FA
#define PA6_FB_DC_PHY_CS_CTRL_3                                     0xA6FB
#define PA6_FC_DC_PHY_SCRAMBLE_KEY_1819_0                           0xA6FC
#define PA6_FD_DC_PHY_SCRAMBLE_KEY_1819_1                           0xA6FD
#define PA6_FE_DC_PHY_SCRAMBLE_KEY_1819_2                           0xA6FE
#define PA6_FF_DC_PHY_SCRAMBLE_KEY_1819_3                           0xA6FF


//--------------------------------------------------
// DDR2 DC PHY A Part6 (Page A7)
//--------------------------------------------------
#define PA7_00_DC_PHY_CMD_DLY_1T_0                                  0xA700
#define PA7_01_DC_PHY_CMD_DLY_1T_1                                  0xA701
#define PA7_02_DC_PHY_CMD_DLY_1T_2                                  0xA702
#define PA7_03_DC_PHY_CMD_DLY_1T_3                                  0xA703
#define PA7_04_DC_PHY_EXP_LANE_CTRL_0                               0xA704
#define PA7_05_DC_PHY_EXP_LANE_CTRL_1                               0xA705
#define PA7_06_DC_PHY_EXP_LANE_CTRL_2                               0xA706
#define PA7_07_DC_PHY_EXP_LANE_CTRL_3                               0xA707
#define PA7_18_DC_PHY_SCPU_PC_TOTA_MON_NUM_0                        0xA718
#define PA7_19_DC_PHY_SCPU_PC_TOTA_MON_NUM_1                        0xA719
#define PA7_1A_DC_PHY_SCPU_PC_TOTA_MON_NUM_2                        0xA71A
#define PA7_1B_DC_PHY_SCPU_PC_TOTA_MON_NUM_3                        0xA71B
#define PA7_1C_DC_PHY_SCPU_PC_TOTA_ACK_NUM_0                        0xA71C
#define PA7_1D_DC_PHY_SCPU_PC_TOTA_ACK_NUM_1                        0xA71D
#define PA7_1E_DC_PHY_SCPU_PC_TOTA_ACK_NUM_2                        0xA71E
#define PA7_1F_DC_PHY_SCPU_PC_TOTA_ACK_NUM_3                        0xA71F
#define PA7_20_DC_PHY_SCPU_PC_TOTA_IDL_NUM_0                        0xA720
#define PA7_21_DC_PHY_SCPU_PC_TOTA_IDL_NUM_1                        0xA721
#define PA7_22_DC_PHY_SCPU_PC_TOTA_IDL_NUM_2                        0xA722
#define PA7_23_DC_PHY_SCPU_PC_TOTA_IDL_NUM_3                        0xA723
#define PA7_24_DC_PHY_SCPU_PC_ACC_LAT_0                             0xA724
#define PA7_25_DC_PHY_SCPU_PC_ACC_LAT_1                             0xA725
#define PA7_26_DC_PHY_SCPU_PC_ACC_LAT_2                             0xA726
#define PA7_27_DC_PHY_SCPU_PC_ACC_LAT_3                             0xA727
#define PA7_28_DC_PHY_SCPU_PC_MAX_LAT_0                             0xA728
#define PA7_29_DC_PHY_SCPU_PC_MAX_LAT_1                             0xA729
#define PA7_2A_DC_PHY_SCPU_PC_MAX_LAT_2                             0xA72A
#define PA7_2B_DC_PHY_SCPU_PC_MAX_LAT_3                             0xA72B
#define PA7_2C_DC_PHY_SCPU_PC_REQ_NUM_0                             0xA72C
#define PA7_2D_DC_PHY_SCPU_PC_REQ_NUM_1                             0xA72D
#define PA7_2E_DC_PHY_SCPU_PC_REQ_NUM_2                             0xA72E
#define PA7_2F_DC_PHY_SCPU_PC_REQ_NUM_3                             0xA72F
#define PA7_30_DC_PHY_SCPU_PC_ACK_NUM_0                             0xA730
#define PA7_31_DC_PHY_SCPU_PC_ACK_NUM_1                             0xA731
#define PA7_32_DC_PHY_SCPU_PC_ACK_NUM_2                             0xA732
#define PA7_33_DC_PHY_SCPU_PC_ACK_NUM_3                             0xA733
#define PA7_34_DC_PHY_SCPU_PC_CTRL_0                                0xA734
#define PA7_35_DC_PHY_SCPU_PC_CTRL_1                                0xA735
#define PA7_36_DC_PHY_SCPU_PC_CTRL_2                                0xA736
#define PA7_37_DC_PHY_SCPU_PC_CTRL_3                                0xA737
#define PA7_38_DC_PHY_GCK_CTRL_0                                    0xA738
#define PA7_39_DC_PHY_GCK_CTRL_1                                    0xA739
#define PA7_3A_DC_PHY_GCK_CTRL_2                                    0xA73A
#define PA7_3B_DC_PHY_GCK_CTRL_3                                    0xA73B
#define PA7_3C_DC_PHY_SCPU_LEAKY_BKT_CTRL_0_0                       0xA73C
#define PA7_3D_DC_PHY_SCPU_LEAKY_BKT_CTRL_0_1                       0xA73D
#define PA7_3E_DC_PHY_SCPU_LEAKY_BKT_CTRL_0_2                       0xA73E
#define PA7_3F_DC_PHY_SCPU_LEAKY_BKT_CTRL_0_3                       0xA73F
#define PA7_40_DC_PHY_SCPU_LEAKY_BKT_CTRL_1_0                       0xA740
#define PA7_41_DC_PHY_SCPU_LEAKY_BKT_CTRL_1_1                       0xA741
#define PA7_42_DC_PHY_SCPU_LEAKY_BKT_CTRL_1_2                       0xA742
#define PA7_43_DC_PHY_SCPU_LEAKY_BKT_CTRL_1_3                       0xA743
#define PA7_44_DC_PHY_SCPU_LEAKY_BKT_CTRL_2_0                       0xA744
#define PA7_45_DC_PHY_SCPU_LEAKY_BKT_CTRL_2_1                       0xA745
#define PA7_46_DC_PHY_SCPU_LEAKY_BKT_CTRL_2_2                       0xA746
#define PA7_47_DC_PHY_SCPU_LEAKY_BKT_CTRL_2_3                       0xA747
#define PA7_48_DC_PHY_SCPU_PC_MERGE_NUM_0                           0xA748
#define PA7_49_DC_PHY_SCPU_PC_MERGE_NUM_1                           0xA749
#define PA7_4A_DC_PHY_SCPU_PC_MERGE_NUM_2                           0xA74A
#define PA7_4B_DC_PHY_SCPU_PC_MERGE_NUM_3                           0xA74B
#define PA7_4C_DC_PHY_SCPU_PC_WR_REQ_NUM_0                          0xA74C
#define PA7_4D_DC_PHY_SCPU_PC_WR_REQ_NUM_1                          0xA74D
#define PA7_4E_DC_PHY_SCPU_PC_WR_REQ_NUM_2                          0xA74E
#define PA7_4F_DC_PHY_SCPU_PC_WR_REQ_NUM_3                          0xA74F
#define PA7_50_DC_PHY_SPEED_SENSOR_CTRL_0                           0xA750
#define PA7_51_DC_PHY_SPEED_SENSOR_CTRL_1                           0xA751
#define PA7_52_DC_PHY_SPEED_SENSOR_CTRL_2                           0xA752
#define PA7_53_DC_PHY_SPEED_SENSOR_CTRL_3                           0xA753
#define PA7_54_DC_PHY_SPEED_SENSOR_STATUS_0                         0xA754
#define PA7_55_DC_PHY_SPEED_SENSOR_STATUS_1                         0xA755
#define PA7_56_DC_PHY_SPEED_SENSOR_STATUS_2                         0xA756
#define PA7_57_DC_PHY_SPEED_SENSOR_STATUS_3                         0xA757
#define PA7_58_DC_PHY_EXPRESS_LANE_CTRL_MISC_0                      0xA758
#define PA7_59_DC_PHY_EXPRESS_LANE_CTRL_MISC_1                      0xA759
#define PA7_5A_DC_PHY_EXPRESS_LANE_CTRL_MISC_2                      0xA75A
#define PA7_5B_DC_PHY_EXPRESS_LANE_CTRL_MISC_3                      0xA75B
#define PA7_64_DC_PHY_DEBUG01_0                                     0xA764
#define PA7_65_DC_PHY_DEBUG01_1                                     0xA765
#define PA7_66_DC_PHY_DEBUG01_2                                     0xA766
#define PA7_67_DC_PHY_DEBUG01_3                                     0xA767
#define PA7_68_DC_PHY_DEBUG23_0                                     0xA768
#define PA7_69_DC_PHY_DEBUG23_1                                     0xA769
#define PA7_6A_DC_PHY_DEBUG23_2                                     0xA76A
#define PA7_6B_DC_PHY_DEBUG23_3                                     0xA76B
#define PA7_C0_DC_PHY_DC_PHY_BIST_MODE_0                            0xA7C0
#define PA7_C1_DC_PHY_DC_PHY_BIST_MODE_1                            0xA7C1
#define PA7_C2_DC_PHY_DC_PHY_BIST_MODE_2                            0xA7C2
#define PA7_C3_DC_PHY_DC_PHY_BIST_MODE_3                            0xA7C3
#define PA7_C4_DC_PHY_DC_PHY_BIST_DONE_0                            0xA7C4
#define PA7_C5_DC_PHY_DC_PHY_BIST_DONE_1                            0xA7C5
#define PA7_C6_DC_PHY_DC_PHY_BIST_DONE_2                            0xA7C6
#define PA7_C7_DC_PHY_DC_PHY_BIST_DONE_3                            0xA7C7
#define PA7_C8_DC_PHY_DC_PHY_BIST_FAIL_0                            0xA7C8
#define PA7_C9_DC_PHY_DC_PHY_BIST_FAIL_1                            0xA7C9
#define PA7_CA_DC_PHY_DC_PHY_BIST_FAIL_2                            0xA7CA
#define PA7_CB_DC_PHY_DC_PHY_BIST_FAIL_3                            0xA7CB
#define PA7_CC_DC_PHY_DC_PHY_BIST_DRF_0                             0xA7CC
#define PA7_CD_DC_PHY_DC_PHY_BIST_DRF_1                             0xA7CD
#define PA7_CE_DC_PHY_DC_PHY_BIST_DRF_2                             0xA7CE
#define PA7_CF_DC_PHY_DC_PHY_BIST_DRF_3                             0xA7CF
#define PA7_D0_DC_PHY_DC_PHY_BIST_RESUME_0                          0xA7D0
#define PA7_D1_DC_PHY_DC_PHY_BIST_RESUME_1                          0xA7D1
#define PA7_D2_DC_PHY_DC_PHY_BIST_RESUME_2                          0xA7D2
#define PA7_D3_DC_PHY_DC_PHY_BIST_RESUME_3                          0xA7D3
#define PA7_D4_DC_PHY_DC_PHY_BIST0_DRF_DONE_0                       0xA7D4
#define PA7_D5_DC_PHY_DC_PHY_BIST0_DRF_DONE_1                       0xA7D5
#define PA7_D6_DC_PHY_DC_PHY_BIST0_DRF_DONE_2                       0xA7D6
#define PA7_D7_DC_PHY_DC_PHY_BIST0_DRF_DONE_3                       0xA7D7
#define PA7_D8_DC_PHY_DC_PHY_BIST_DRF_PAUSE_0                       0xA7D8
#define PA7_D9_DC_PHY_DC_PHY_BIST_DRF_PAUSE_1                       0xA7D9
#define PA7_DA_DC_PHY_DC_PHY_BIST_DRF_PAUSE_2                       0xA7DA
#define PA7_DB_DC_PHY_DC_PHY_BIST_DRF_PAUSE_3                       0xA7DB
#define PA7_DC_DC_PHY_DC_PHY_BIST_DRF_FAIL_0                        0xA7DC
#define PA7_DD_DC_PHY_DC_PHY_BIST_DRF_FAIL_1                        0xA7DD
#define PA7_DE_DC_PHY_DC_PHY_BIST_DRF_FAIL_2                        0xA7DE
#define PA7_DF_DC_PHY_DC_PHY_BIST_DRF_FAIL_3                        0xA7DF
#define PA7_E0_DC_PHY_DC_PHY_BIST_DETAIL_0                          0xA7E0
#define PA7_E1_DC_PHY_DC_PHY_BIST_DETAIL_1                          0xA7E1
#define PA7_E2_DC_PHY_DC_PHY_BIST_DETAIL_2                          0xA7E2
#define PA7_E3_DC_PHY_DC_PHY_BIST_DETAIL_3                          0xA7E3
#define PA7_E4_DC_PHY_DC_PHY_BIST_RM_0                              0xA7E4
#define PA7_E5_DC_PHY_DC_PHY_BIST_RM_1                              0xA7E5
#define PA7_E6_DC_PHY_DC_PHY_BIST_RM_2                              0xA7E6
#define PA7_E7_DC_PHY_DC_PHY_BIST_RM_3                              0xA7E7
#define PA7_F8_DC_PHY_PTG_READY_0                                   0xA7F8
#define PA7_F9_DC_PHY_PTG_READY_1                                   0xA7F9
#define PA7_FA_DC_PHY_PTG_READY_2                                   0xA7FA
#define PA7_FB_DC_PHY_PTG_READY_3                                   0xA7FB
#define PA7_FC_DC_PHY_PTG_SELECT_0                                  0xA7FC
#define PA7_FD_DC_PHY_PTG_SELECT_1                                  0xA7FD
#define PA7_FE_DC_PHY_PTG_SELECT_2                                  0xA7FE
#define PA7_FF_DC_PHY_PTG_SELECT_3                                  0xA7FF


//--------------------------------------------------
// DDR2 DC PHY B Part1 (Page A8)
//--------------------------------------------------
#define PA8_00_DC_PHY_TMCTRL0_0                                     0xA800
#define PA8_01_DC_PHY_TMCTRL0_1                                     0xA801
#define PA8_02_DC_PHY_TMCTRL0_2                                     0xA802
#define PA8_03_DC_PHY_TMCTRL0_3                                     0xA803
#define PA8_04_DC_PHY_TMCTRL1_0                                     0xA804
#define PA8_05_DC_PHY_TMCTRL1_1                                     0xA805
#define PA8_06_DC_PHY_TMCTRL1_2                                     0xA806
#define PA8_07_DC_PHY_TMCTRL1_3                                     0xA807
#define PA8_08_DC_PHY_TMCTRL2_0                                     0xA808
#define PA8_09_DC_PHY_TMCTRL2_1                                     0xA809
#define PA8_0A_DC_PHY_TMCTRL2_2                                     0xA80A
#define PA8_0B_DC_PHY_TMCTRL2_3                                     0xA80B
#define PA8_0C_DC_PHY_TMCTRL3_0                                     0xA80C
#define PA8_0D_DC_PHY_TMCTRL3_1                                     0xA80D
#define PA8_0E_DC_PHY_TMCTRL3_2                                     0xA80E
#define PA8_0F_DC_PHY_TMCTRL3_3                                     0xA80F
#define PA8_10_DC_PHY_TMCTRL4_0                                     0xA810
#define PA8_11_DC_PHY_TMCTRL4_1                                     0xA811
#define PA8_12_DC_PHY_TMCTRL4_2                                     0xA812
#define PA8_13_DC_PHY_TMCTRL4_3                                     0xA813
#define PA8_14_DC_PHY_TMCTRL5_0                                     0xA814
#define PA8_15_DC_PHY_TMCTRL5_1                                     0xA815
#define PA8_16_DC_PHY_TMCTRL5_2                                     0xA816
#define PA8_17_DC_PHY_TMCTRL5_3                                     0xA817
#define PA8_18_DC_PHY_TMCTRL6_0                                     0xA818
#define PA8_19_DC_PHY_TMCTRL6_1                                     0xA819
#define PA8_1A_DC_PHY_TMCTRL6_2                                     0xA81A
#define PA8_1B_DC_PHY_TMCTRL6_3                                     0xA81B
#define PA8_20_DC_PHY_ODT_CTRL_0                                    0xA820
#define PA8_21_DC_PHY_ODT_CTRL_1                                    0xA821
#define PA8_22_DC_PHY_ODT_CTRL_2                                    0xA822
#define PA8_23_DC_PHY_ODT_CTRL_3                                    0xA823
#define PA8_24_DC_PHY_CAL_CTRL2_0                                   0xA824
#define PA8_25_DC_PHY_CAL_CTRL2_1                                   0xA825
#define PA8_26_DC_PHY_CAL_CTRL2_2                                   0xA826
#define PA8_27_DC_PHY_CAL_CTRL2_3                                   0xA827
#define PA8_28_DC_PHY_DC_MIS2_0                                     0xA828
#define PA8_29_DC_PHY_DC_MIS2_1                                     0xA829
#define PA8_2A_DC_PHY_DC_MIS2_2                                     0xA82A
#define PA8_2B_DC_PHY_DC_MIS2_3                                     0xA82B
#define PA8_2C_DC_PHY_DC_MIS_0                                      0xA82C
#define PA8_2D_DC_PHY_DC_MIS_1                                      0xA82D
#define PA8_2E_DC_PHY_DC_MIS_2                                      0xA82E
#define PA8_2F_DC_PHY_DC_MIS_3                                      0xA82F
#define PA8_30_DC_PHY_DC_MISA_0                                     0xA830
#define PA8_31_DC_PHY_DC_MISA_1                                     0xA831
#define PA8_32_DC_PHY_DC_MISA_2                                     0xA832
#define PA8_33_DC_PHY_DC_MISA_3                                     0xA833
#define PA8_34_DC_PHY_DC_MISB_0                                     0xA834
#define PA8_35_DC_PHY_DC_MISB_1                                     0xA835
#define PA8_36_DC_PHY_DC_MISB_2                                     0xA836
#define PA8_37_DC_PHY_DC_MISB_3                                     0xA837
#define PA8_38_DC_PHY_DC_MISC_0                                     0xA838
#define PA8_39_DC_PHY_DC_MISC_1                                     0xA839
#define PA8_3A_DC_PHY_DC_MISC_2                                     0xA83A
#define PA8_3B_DC_PHY_DC_MISC_3                                     0xA83B
#define PA8_3C_DC_PHY_DC_TEST_MODE_SEL_0                            0xA83C
#define PA8_3D_DC_PHY_DC_TEST_MODE_SEL_1                            0xA83D
#define PA8_3E_DC_PHY_DC_TEST_MODE_SEL_2                            0xA83E
#define PA8_3F_DC_PHY_DC_TEST_MODE_SEL_3                            0xA83F
#define PA8_40_DC_PHY_DC_DDR3_CTL_0                                 0xA840
#define PA8_41_DC_PHY_DC_DDR3_CTL_1                                 0xA841
#define PA8_42_DC_PHY_DC_DDR3_CTL_2                                 0xA842
#define PA8_43_DC_PHY_DC_DDR3_CTL_3                                 0xA843
#define PA8_44_DC_PHY_MOD_REG_0                                     0xA844
#define PA8_45_DC_PHY_MOD_REG_1                                     0xA845
#define PA8_46_DC_PHY_MOD_REG_2                                     0xA846
#define PA8_47_DC_PHY_MOD_REG_3                                     0xA847
#define PA8_48_DC_PHY_MOD23_REG_0                                   0xA848
#define PA8_49_DC_PHY_MOD23_REG_1                                   0xA849
#define PA8_4A_DC_PHY_MOD23_REG_2                                   0xA84A
#define PA8_4B_DC_PHY_MOD23_REG_3                                   0xA84B
#define PA8_4C_DC_PHY_RFIFO_CTL_0                                   0xA84C
#define PA8_4D_DC_PHY_RFIFO_CTL_1                                   0xA84D
#define PA8_4E_DC_PHY_RFIFO_CTL_2                                   0xA84E
#define PA8_4F_DC_PHY_RFIFO_CTL_3                                   0xA84F
#define PA8_50_DC_PHY_ERR_STATUS_0                                  0xA850
#define PA8_51_DC_PHY_ERR_STATUS_1                                  0xA851
#define PA8_52_DC_PHY_ERR_STATUS_2                                  0xA852
#define PA8_53_DC_PHY_ERR_STATUS_3                                  0xA853
#define PA8_54_DC_PHY_DC_WRITE_LEVEL_0                              0xA854
#define PA8_55_DC_PHY_DC_WRITE_LEVEL_1                              0xA855
#define PA8_56_DC_PHY_DC_WRITE_LEVEL_2                              0xA856
#define PA8_57_DC_PHY_DC_WRITE_LEVEL_3                              0xA857
#define PA8_58_DC_PHY_INT_ENABLE_0                                  0xA858
#define PA8_59_DC_PHY_INT_ENABLE_1                                  0xA859
#define PA8_5A_DC_PHY_INT_ENABLE_2                                  0xA85A
#define PA8_5B_DC_PHY_INT_ENABLE_3                                  0xA85B
#define PA8_5C_DC_PHY_RFIFO_MAXCNT_0                                0xA85C
#define PA8_5D_DC_PHY_RFIFO_MAXCNT_1                                0xA85D
#define PA8_5E_DC_PHY_RFIFO_MAXCNT_2                                0xA85E
#define PA8_5F_DC_PHY_RFIFO_MAXCNT_3                                0xA85F
#define PA8_60_DC_PHY_SM_STATUS_0                                   0xA860
#define PA8_61_DC_PHY_SM_STATUS_1                                   0xA861
#define PA8_62_DC_PHY_SM_STATUS_2                                   0xA862
#define PA8_63_DC_PHY_SM_STATUS_3                                   0xA863
#define PA8_64_DC_PHY_WFIFO_CNT_0                                   0xA864
#define PA8_65_DC_PHY_WFIFO_CNT_1                                   0xA865
#define PA8_66_DC_PHY_WFIFO_CNT_2                                   0xA866
#define PA8_67_DC_PHY_WFIFO_CNT_3                                   0xA867
#define PA8_68_DC_PHY_DC_DEBUG_0                                    0xA868
#define PA8_69_DC_PHY_DC_DEBUG_1                                    0xA869
#define PA8_6A_DC_PHY_DC_DEBUG_2                                    0xA86A
#define PA8_6B_DC_PHY_DC_DEBUG_3                                    0xA86B
#define PA8_6C_DC_PHY_ERR_STATUS_INFO_0                             0xA86C
#define PA8_6D_DC_PHY_ERR_STATUS_INFO_1                             0xA86D
#define PA8_6E_DC_PHY_ERR_STATUS_INFO_2                             0xA86E
#define PA8_6F_DC_PHY_ERR_STATUS_INFO_3                             0xA86F
#define PA8_70_DC_PHY_INFO_INT_ENABLE_0                             0xA870
#define PA8_71_DC_PHY_INFO_INT_ENABLE_1                             0xA871
#define PA8_72_DC_PHY_INFO_INT_ENABLE_2                             0xA872
#define PA8_73_DC_PHY_INFO_INT_ENABLE_3                             0xA873
#define PA8_74_DC_PHY_WFIFO_DDR_REQ_WAIT_0                          0xA874
#define PA8_75_DC_PHY_WFIFO_DDR_REQ_WAIT_1                          0xA875
#define PA8_76_DC_PHY_WFIFO_DDR_REQ_WAIT_2                          0xA876
#define PA8_77_DC_PHY_WFIFO_DDR_REQ_WAIT_3                          0xA877
#define PA8_78_DC_PHY_WFIFO_MAX_REQ_WAIT_0                          0xA878
#define PA8_79_DC_PHY_WFIFO_MAX_REQ_WAIT_1                          0xA879
#define PA8_7A_DC_PHY_WFIFO_MAX_REQ_WAIT_2                          0xA87A
#define PA8_7B_DC_PHY_WFIFO_MAX_REQ_WAIT_3                          0xA87B
#define PA8_7C_DC_PHY_AUTO_SHORT_ZQ_CAL_0                           0xA87C
#define PA8_7D_DC_PHY_AUTO_SHORT_ZQ_CAL_1                           0xA87D
#define PA8_7E_DC_PHY_AUTO_SHORT_ZQ_CAL_2                           0xA87E
#define PA8_7F_DC_PHY_AUTO_SHORT_ZQ_CAL_3                           0xA87F
#define PA8_80_DC_PHY_WFIFO2_CNT_0                                  0xA880
#define PA8_81_DC_PHY_WFIFO2_CNT_1                                  0xA881
#define PA8_82_DC_PHY_WFIFO2_CNT_2                                  0xA882
#define PA8_83_DC_PHY_WFIFO2_CNT_3                                  0xA883
#define PA8_84_DC_PHY_WFIFO2_DDR_REQ_WAIT_0                         0xA884
#define PA8_85_DC_PHY_WFIFO2_DDR_REQ_WAIT_1                         0xA885
#define PA8_86_DC_PHY_WFIFO2_DDR_REQ_WAIT_2                         0xA886
#define PA8_87_DC_PHY_WFIFO2_DDR_REQ_WAIT_3                         0xA887
#define PA8_88_DC_PHY_WFIFO2_MAX_REQ_WAIT_0                         0xA888
#define PA8_89_DC_PHY_WFIFO2_MAX_REQ_WAIT_1                         0xA889
#define PA8_8A_DC_PHY_WFIFO2_MAX_REQ_WAIT_2                         0xA88A
#define PA8_8B_DC_PHY_WFIFO2_MAX_REQ_WAIT_3                         0xA88B
#define PA8_A0_DC_PHY_PAR_DBG_SEL_0                                 0xA8A0
#define PA8_A1_DC_PHY_PAR_DBG_SEL_1                                 0xA8A1
#define PA8_A2_DC_PHY_PAR_DBG_SEL_2                                 0xA8A2
#define PA8_A3_DC_PHY_PAR_DBG_SEL_3                                 0xA8A3
#define PA8_A4_DC_PHY_PAR_DBG_DATA_0                                0xA8A4
#define PA8_A5_DC_PHY_PAR_DBG_DATA_1                                0xA8A5
#define PA8_A6_DC_PHY_PAR_DBG_DATA_2                                0xA8A6
#define PA8_A7_DC_PHY_PAR_DBG_DATA_3                                0xA8A7
#define PA8_C0_DC_PHY_DUMMY_REG_0                                   0xA8C0
#define PA8_C1_DC_PHY_DUMMY_REG_1                                   0xA8C1
#define PA8_C2_DC_PHY_DUMMY_REG_2                                   0xA8C2
#define PA8_C3_DC_PHY_DUMMY_REG_3                                   0xA8C3
#define PA8_D4_DC_PHY_CAL_MODE_0                                    0xA8D4
#define PA8_D5_DC_PHY_CAL_MODE_1                                    0xA8D5
#define PA8_D6_DC_PHY_CAL_MODE_2                                    0xA8D6
#define PA8_D7_DC_PHY_CAL_MODE_3                                    0xA8D7


//--------------------------------------------------
// DDR2 DC PHY PTG B Part1 (Page A9)
//--------------------------------------------------
#define PA9_00_SYS_CFG_REG_00_0                                     0xA900
#define PA9_01_SYS_CFG_REG_00_1                                     0xA901
#define PA9_02_SYS_CFG_REG_00_2                                     0xA902
#define PA9_03_SYS_CFG_REG_00_3                                     0xA903
#define PA9_04_SYS_CFG_REG_04_0                                     0xA904
#define PA9_05_SYS_CFG_REG_04_1                                     0xA905
#define PA9_06_SYS_CFG_REG_04_2                                     0xA906
#define PA9_07_SYS_CFG_REG_04_3                                     0xA907
#define PA9_08_SYS_CFG_REG_08_0                                     0xA908
#define PA9_09_SYS_CFG_REG_08_1                                     0xA909
#define PA9_0A_SYS_CFG_REG_08_2                                     0xA90A
#define PA9_0B_SYS_CFG_REG_08_3                                     0xA90B
#define PA9_0C_SYS_CFG_REG_0C_0                                     0xA90C
#define PA9_0D_SYS_CFG_REG_0C_1                                     0xA90D
#define PA9_0E_SYS_CFG_REG_0C_2                                     0xA90E
#define PA9_0F_SYS_CFG_REG_0C_3                                     0xA90F
#define PA9_10_SYS_CFG_REG_10_0                                     0xA910
#define PA9_11_SYS_CFG_REG_10_1                                     0xA911
#define PA9_12_SYS_CFG_REG_10_2                                     0xA912
#define PA9_13_SYS_CFG_REG_10_3                                     0xA913
#define PA9_14_SYS_HW_SW_CTRL_0                                     0xA914
#define PA9_15_SYS_HW_SW_CTRL_1                                     0xA915
#define PA9_16_SYS_HW_SW_CTRL_2                                     0xA916
#define PA9_17_SYS_HW_SW_CTRL_3                                     0xA917
#define PA9_18_SYS_CMD_SRAM_CTRL_0                                  0xA918
#define PA9_19_SYS_CMD_SRAM_CTRL_1                                  0xA919
#define PA9_1A_SYS_CMD_SRAM_CTRL_2                                  0xA91A
#define PA9_1B_SYS_CMD_SRAM_CTRL_3                                  0xA91B
#define PA9_1C_SYS_CMD_SRAM_ADDR_0                                  0xA91C
#define PA9_1D_SYS_CMD_SRAM_ADDR_1                                  0xA91D
#define PA9_1E_SYS_CMD_SRAM_ADDR_2                                  0xA91E
#define PA9_1F_SYS_CMD_SRAM_ADDR_3                                  0xA91F
#define PA9_20_SYS_CMD_SRAM_0_0                                     0xA920
#define PA9_21_SYS_CMD_SRAM_0_1                                     0xA921
#define PA9_22_SYS_CMD_SRAM_0_2                                     0xA922
#define PA9_23_SYS_CMD_SRAM_0_3                                     0xA923
#define PA9_24_SYS_CMD_SRAM_1_0                                     0xA924
#define PA9_25_SYS_CMD_SRAM_1_1                                     0xA925
#define PA9_26_SYS_CMD_SRAM_1_2                                     0xA926
#define PA9_27_SYS_CMD_SRAM_1_3                                     0xA927
#define PA9_28_SYS_CMP_FAIL_CMD_0_0                                 0xA928
#define PA9_29_SYS_CMP_FAIL_CMD_0_1                                 0xA929
#define PA9_2A_SYS_CMP_FAIL_CMD_0_2                                 0xA92A
#define PA9_2B_SYS_CMP_FAIL_CMD_0_3                                 0xA92B
#define PA9_2C_SYS_CMP_FAIL_CMD_1_0                                 0xA92C
#define PA9_2D_SYS_CMP_FAIL_CMD_1_1                                 0xA92D
#define PA9_2E_SYS_CMP_FAIL_CMD_1_2                                 0xA92E
#define PA9_2F_SYS_CMP_FAIL_CMD_1_3                                 0xA92F
#define PA9_30_SYS_CMP_FAIL_EXP_0_0                                 0xA930
#define PA9_31_SYS_CMP_FAIL_EXP_0_1                                 0xA931
#define PA9_32_SYS_CMP_FAIL_EXP_0_2                                 0xA932
#define PA9_33_SYS_CMP_FAIL_EXP_0_3                                 0xA933
#define PA9_34_SYS_CMP_FAIL_EXP_1_0                                 0xA934
#define PA9_35_SYS_CMP_FAIL_EXP_1_1                                 0xA935
#define PA9_36_SYS_CMP_FAIL_EXP_1_2                                 0xA936
#define PA9_37_SYS_CMP_FAIL_EXP_1_3                                 0xA937
#define PA9_38_SYS_CMP_FAIL_EXP_2_0                                 0xA938
#define PA9_39_SYS_CMP_FAIL_EXP_2_1                                 0xA939
#define PA9_3A_SYS_CMP_FAIL_EXP_2_2                                 0xA93A
#define PA9_3B_SYS_CMP_FAIL_EXP_2_3                                 0xA93B
#define PA9_3C_SYS_CMP_FAIL_EXP_3_0                                 0xA93C
#define PA9_3D_SYS_CMP_FAIL_EXP_3_1                                 0xA93D
#define PA9_3E_SYS_CMP_FAIL_EXP_3_2                                 0xA93E
#define PA9_3F_SYS_CMP_FAIL_EXP_3_3                                 0xA93F
#define PA9_40_SYS_CMP_FAIL_READ_0_0                                0xA940
#define PA9_41_SYS_CMP_FAIL_READ_0_1                                0xA941
#define PA9_42_SYS_CMP_FAIL_READ_0_2                                0xA942
#define PA9_43_SYS_CMP_FAIL_READ_0_3                                0xA943
#define PA9_44_SYS_CMP_FAIL_READ_1_0                                0xA944
#define PA9_45_SYS_CMP_FAIL_READ_1_1                                0xA945
#define PA9_46_SYS_CMP_FAIL_READ_1_2                                0xA946
#define PA9_47_SYS_CMP_FAIL_READ_1_3                                0xA947
#define PA9_48_SYS_CMP_FAIL_READ_2_0                                0xA948
#define PA9_49_SYS_CMP_FAIL_READ_2_1                                0xA949
#define PA9_4A_SYS_CMP_FAIL_READ_2_2                                0xA94A
#define PA9_4B_SYS_CMP_FAIL_READ_2_3                                0xA94B
#define PA9_4C_SYS_CMP_FAIL_READ_3_0                                0xA94C
#define PA9_4D_SYS_CMP_FAIL_READ_3_1                                0xA94D
#define PA9_4E_SYS_CMP_FAIL_READ_3_2                                0xA94E
#define PA9_4F_SYS_CMP_FAIL_READ_3_3                                0xA94F
#define PA9_50_SYS_STS_0_0                                          0xA950
#define PA9_51_SYS_STS_0_1                                          0xA951
#define PA9_52_SYS_STS_0_2                                          0xA952
#define PA9_53_SYS_STS_0_3                                          0xA953
#define PA9_54_SYS_STS_1_0                                          0xA954
#define PA9_55_SYS_STS_1_1                                          0xA955
#define PA9_56_SYS_STS_1_2                                          0xA956
#define PA9_57_SYS_STS_1_3                                          0xA957
#define PA9_58_SYS_STS_2_0                                          0xA958
#define PA9_59_SYS_STS_2_1                                          0xA959
#define PA9_5A_SYS_STS_2_2                                          0xA95A
#define PA9_5B_SYS_STS_2_3                                          0xA95B
#define PA9_5C_SYS_STS_3_0                                          0xA95C
#define PA9_5D_SYS_STS_3_1                                          0xA95D
#define PA9_5E_SYS_STS_3_2                                          0xA95E
#define PA9_5F_SYS_STS_3_3                                          0xA95F
#define PA9_60_SYS_RANDOM_0_0                                       0xA960
#define PA9_61_SYS_RANDOM_0_1                                       0xA961
#define PA9_62_SYS_RANDOM_0_2                                       0xA962
#define PA9_63_SYS_RANDOM_0_3                                       0xA963
#define PA9_64_SYS_RANDOM_1_0                                       0xA964
#define PA9_65_SYS_RANDOM_1_1                                       0xA965
#define PA9_66_SYS_RANDOM_1_2                                       0xA966
#define PA9_67_SYS_RANDOM_1_3                                       0xA967
#define PA9_68_SYS_RANDOM_2_0                                       0xA968
#define PA9_69_SYS_RANDOM_2_1                                       0xA969
#define PA9_6A_SYS_RANDOM_2_2                                       0xA96A
#define PA9_6B_SYS_RANDOM_2_3                                       0xA96B
#define PA9_6C_SYS_RANDOM_3_0                                       0xA96C
#define PA9_6D_SYS_RANDOM_3_1                                       0xA96D
#define PA9_6E_SYS_RANDOM_3_2                                       0xA96E
#define PA9_6F_SYS_RANDOM_3_3                                       0xA96F
#define PA9_88_SYS_CTRL_DDR_0                                       0xA988
#define PA9_89_SYS_CTRL_DDR_1                                       0xA989
#define PA9_8A_SYS_CTRL_DDR_2                                       0xA98A
#define PA9_8B_SYS_CTRL_DDR_3                                       0xA98B
#define PA9_BC_SYS_DBG_0                                            0xA9BC
#define PA9_BD_SYS_DBG_1                                            0xA9BD
#define PA9_BE_SYS_DBG_2                                            0xA9BE
#define PA9_BF_SYS_DBG_3                                            0xA9BF


//--------------------------------------------------
// DDR2 DC PHY PTG B Part2 (Page AA)
//--------------------------------------------------
#define PAA_00_SYS_WMASK_0_0                                        0xAA00
#define PAA_01_SYS_WMASK_0_1                                        0xAA01
#define PAA_02_SYS_WMASK_0_2                                        0xAA02
#define PAA_03_SYS_WMASK_0_3                                        0xAA03
#define PAA_04_SYS_WMASK_1_0                                        0xAA04
#define PAA_05_SYS_WMASK_1_1                                        0xAA05
#define PAA_06_SYS_WMASK_1_2                                        0xAA06
#define PAA_07_SYS_WMASK_1_3                                        0xAA07
#define PAA_08_SYS_WMASK_2_0                                        0xAA08
#define PAA_09_SYS_WMASK_2_1                                        0xAA09
#define PAA_0A_SYS_WMASK_2_2                                        0xAA0A
#define PAA_0B_SYS_WMASK_2_3                                        0xAA0B
#define PAA_0C_SYS_WMASK_3_0                                        0xAA0C
#define PAA_0D_SYS_WMASK_3_1                                        0xAA0D
#define PAA_0E_SYS_WMASK_3_2                                        0xAA0E
#define PAA_0F_SYS_WMASK_3_3                                        0xAA0F
#define PAA_10_SYS_WMASK_4_0                                        0xAA10
#define PAA_11_SYS_WMASK_4_1                                        0xAA11
#define PAA_12_SYS_WMASK_4_2                                        0xAA12
#define PAA_13_SYS_WMASK_4_3                                        0xAA13
#define PAA_14_SYS_WMASK_5_0                                        0xAA14
#define PAA_15_SYS_WMASK_5_1                                        0xAA15
#define PAA_16_SYS_WMASK_5_2                                        0xAA16
#define PAA_17_SYS_WMASK_5_3                                        0xAA17
#define PAA_18_SYS_WMASK_6_0                                        0xAA18
#define PAA_19_SYS_WMASK_6_1                                        0xAA19
#define PAA_1A_SYS_WMASK_6_2                                        0xAA1A
#define PAA_1B_SYS_WMASK_6_3                                        0xAA1B
#define PAA_1C_SYS_WMASK_7_0                                        0xAA1C
#define PAA_1D_SYS_WMASK_7_1                                        0xAA1D
#define PAA_1E_SYS_WMASK_7_2                                        0xAA1E
#define PAA_1F_SYS_WMASK_7_3                                        0xAA1F


//--------------------------------------------------
// DDR2 DC PHY B Part2 (Page AB)
//--------------------------------------------------
#define PAB_20_DC_PHY_ANA_DLL_0                                     0xAB20
#define PAB_21_DC_PHY_ANA_DLL_1                                     0xAB21
#define PAB_22_DC_PHY_ANA_DLL_2                                     0xAB22
#define PAB_23_DC_PHY_ANA_DLL_3                                     0xAB23
#define PAB_24_DC_PHY_LPDDR_CTRL_0                                  0xAB24
#define PAB_25_DC_PHY_LPDDR_CTRL_1                                  0xAB25
#define PAB_26_DC_PHY_LPDDR_CTRL_2                                  0xAB26
#define PAB_27_DC_PHY_LPDDR_CTRL_3                                  0xAB27
#define PAB_28_DC_PHY_LPDDR_RDAT_0                                  0xAB28
#define PAB_29_DC_PHY_LPDDR_RDAT_1                                  0xAB29
#define PAB_2A_DC_PHY_LPDDR_RDAT_2                                  0xAB2A
#define PAB_2B_DC_PHY_LPDDR_RDAT_3                                  0xAB2B
#define PAB_2C_DC_PHY_LPDDR_MODE_0                                  0xAB2C
#define PAB_2D_DC_PHY_LPDDR_MODE_1                                  0xAB2D
#define PAB_2E_DC_PHY_LPDDR_MODE_2                                  0xAB2E
#define PAB_2F_DC_PHY_LPDDR_MODE_3                                  0xAB2F
#define PAB_80_DC_PHY_WEIGHT_ENABLE_0                               0xAB80
#define PAB_81_DC_PHY_WEIGHT_ENABLE_1                               0xAB81
#define PAB_82_DC_PHY_WEIGHT_ENABLE_2                               0xAB82
#define PAB_83_DC_PHY_WEIGHT_ENABLE_3                               0xAB83
#define PAB_84_DC_PHY_WEIGHT_PRIORITY_0                             0xAB84
#define PAB_85_DC_PHY_WEIGHT_PRIORITY_1                             0xAB85
#define PAB_86_DC_PHY_WEIGHT_PRIORITY_2                             0xAB86
#define PAB_87_DC_PHY_WEIGHT_PRIORITY_3                             0xAB87
#define PAB_88_DC_PHY_WEIGHT_DIERECTION_0                           0xAB88
#define PAB_89_DC_PHY_WEIGHT_DIERECTION_1                           0xAB89
#define PAB_8A_DC_PHY_WEIGHT_DIERECTION_2                           0xAB8A
#define PAB_8B_DC_PHY_WEIGHT_DIERECTION_3                           0xAB8B
#define PAB_8C_DC_PHY_WEIGHT_LENGTH_0                               0xAB8C
#define PAB_8D_DC_PHY_WEIGHT_LENGTH_1                               0xAB8D
#define PAB_8E_DC_PHY_WEIGHT_LENGTH_2                               0xAB8E
#define PAB_8F_DC_PHY_WEIGHT_LENGTH_3                               0xAB8F
#define PAB_90_DC_PHY_WEIGHT_BANK_0                                 0xAB90
#define PAB_91_DC_PHY_WEIGHT_BANK_1                                 0xAB91
#define PAB_92_DC_PHY_WEIGHT_BANK_2                                 0xAB92
#define PAB_93_DC_PHY_WEIGHT_BANK_3                                 0xAB93
#define PAB_F0_DC_PHY_MULTI_CLIENT_0                                0xABF0
#define PAB_F1_DC_PHY_MULTI_CLIENT_1                                0xABF1
#define PAB_F2_DC_PHY_MULTI_CLIENT_2                                0xABF2
#define PAB_F3_DC_PHY_MULTI_CLIENT_3                                0xABF3
#define PAB_F4_DC_PHY_EXPRESS_LANE_DEBUG_0                          0xABF4
#define PAB_F5_DC_PHY_EXPRESS_LANE_DEBUG_1                          0xABF5
#define PAB_F6_DC_PHY_EXPRESS_LANE_DEBUG_2                          0xABF6
#define PAB_F7_DC_PHY_EXPRESS_LANE_DEBUG_3                          0xABF7
#define PAB_F8_DC_PHY_WEIGHT_DEBUG_0                                0xABF8
#define PAB_F9_DC_PHY_WEIGHT_DEBUG_1                                0xABF9
#define PAB_FA_DC_PHY_WEIGHT_DEBUG_2                                0xABFA
#define PAB_FB_DC_PHY_WEIGHT_DEBUG_3                                0xABFB


//--------------------------------------------------
// DDR2 DC PHY B Part3 (Page AC)
//--------------------------------------------------
#define PAC_00_DC_PHY_DDR4_CTRL_0                                   0xAC00
#define PAC_01_DC_PHY_DDR4_CTRL_1                                   0xAC01
#define PAC_02_DC_PHY_DDR4_CTRL_2                                   0xAC02
#define PAC_03_DC_PHY_DDR4_CTRL_3                                   0xAC03
#define PAC_04_DC_PHY_DDR4_TM0_0                                    0xAC04
#define PAC_05_DC_PHY_DDR4_TM0_1                                    0xAC05
#define PAC_06_DC_PHY_DDR4_TM0_2                                    0xAC06
#define PAC_07_DC_PHY_DDR4_TM0_3                                    0xAC07
#define PAC_08_DC_PHY_DDR4_MR45_0                                   0xAC08
#define PAC_09_DC_PHY_DDR4_MR45_1                                   0xAC09
#define PAC_0A_DC_PHY_DDR4_MR45_2                                   0xAC0A
#define PAC_0B_DC_PHY_DDR4_MR45_3                                   0xAC0B
#define PAC_0C_DC_PHY_DDR4_MR6_0                                    0xAC0C
#define PAC_0D_DC_PHY_DDR4_MR6_1                                    0xAC0D
#define PAC_0E_DC_PHY_DDR4_MR6_2                                    0xAC0E
#define PAC_0F_DC_PHY_DDR4_MR6_3                                    0xAC0F
#define PAC_10_DC_PHY_DDR4_ALERT_STATUS_0                           0xAC10
#define PAC_11_DC_PHY_DDR4_ALERT_STATUS_1                           0xAC11
#define PAC_12_DC_PHY_DDR4_ALERT_STATUS_2                           0xAC12
#define PAC_13_DC_PHY_DDR4_ALERT_STATUS_3                           0xAC13
#define PAC_14_DC_PHY_DC_DDR4_CTL_0                                 0xAC14
#define PAC_15_DC_PHY_DC_DDR4_CTL_1                                 0xAC15
#define PAC_16_DC_PHY_DC_DDR4_CTL_2                                 0xAC16
#define PAC_17_DC_PHY_DC_DDR4_CTL_3                                 0xAC17
#define PAC_18_DC_PHY_DDR4_EXE_RW_CMD_0                             0xAC18
#define PAC_19_DC_PHY_DDR4_EXE_RW_CMD_1                             0xAC19
#define PAC_1A_DC_PHY_DDR4_EXE_RW_CMD_2                             0xAC1A
#define PAC_1B_DC_PHY_DDR4_EXE_RW_CMD_3                             0xAC1B
#define PAC_1C_DC_PHY_BLOCK_REQ_0                                   0xAC1C
#define PAC_1D_DC_PHY_BLOCK_REQ_1                                   0xAC1D
#define PAC_1E_DC_PHY_BLOCK_REQ_2                                   0xAC1E
#define PAC_1F_DC_PHY_BLOCK_REQ_3                                   0xAC1F
#define PAC_20_DC_PHY_DDR4_FAIL_CMD_0_0                             0xAC20
#define PAC_21_DC_PHY_DDR4_FAIL_CMD_0_1                             0xAC21
#define PAC_22_DC_PHY_DDR4_FAIL_CMD_0_2                             0xAC22
#define PAC_23_DC_PHY_DDR4_FAIL_CMD_0_3                             0xAC23
#define PAC_24_DC_PHY_DDR4_FAIL_CMD_1_0                             0xAC24
#define PAC_25_DC_PHY_DDR4_FAIL_CMD_1_1                             0xAC25
#define PAC_26_DC_PHY_DDR4_FAIL_CMD_1_2                             0xAC26
#define PAC_27_DC_PHY_DDR4_FAIL_CMD_1_3                             0xAC27
#define PAC_28_DC_PHY_DDR4_FAIL_CMD_2_0                             0xAC28
#define PAC_29_DC_PHY_DDR4_FAIL_CMD_2_1                             0xAC29
#define PAC_2A_DC_PHY_DDR4_FAIL_CMD_2_2                             0xAC2A
#define PAC_2B_DC_PHY_DDR4_FAIL_CMD_2_3                             0xAC2B
#define PAC_2C_DC_PHY_DDR4_FAIL_CMD_3_0                             0xAC2C
#define PAC_2D_DC_PHY_DDR4_FAIL_CMD_3_1                             0xAC2D
#define PAC_2E_DC_PHY_DDR4_FAIL_CMD_3_2                             0xAC2E
#define PAC_2F_DC_PHY_DDR4_FAIL_CMD_3_3                             0xAC2F
#define PAC_30_DC_PHY_DDR4_FAIL_CMD_4_0                             0xAC30
#define PAC_31_DC_PHY_DDR4_FAIL_CMD_4_1                             0xAC31
#define PAC_32_DC_PHY_DDR4_FAIL_CMD_4_2                             0xAC32
#define PAC_33_DC_PHY_DDR4_FAIL_CMD_4_3                             0xAC33
#define PAC_34_DC_PHY_DDR4_FAIL_CMD_5_0                             0xAC34
#define PAC_35_DC_PHY_DDR4_FAIL_CMD_5_1                             0xAC35
#define PAC_36_DC_PHY_DDR4_FAIL_CMD_5_2                             0xAC36
#define PAC_37_DC_PHY_DDR4_FAIL_CMD_5_3                             0xAC37
#define PAC_38_DC_PHY_DDR4_FAIL_CMD_6_0                             0xAC38
#define PAC_39_DC_PHY_DDR4_FAIL_CMD_6_1                             0xAC39
#define PAC_3A_DC_PHY_DDR4_FAIL_CMD_6_2                             0xAC3A
#define PAC_3B_DC_PHY_DDR4_FAIL_CMD_6_3                             0xAC3B
#define PAC_3C_DC_PHY_DDR4_FAIL_CMD_7_0                             0xAC3C
#define PAC_3D_DC_PHY_DDR4_FAIL_CMD_7_1                             0xAC3D
#define PAC_3E_DC_PHY_DDR4_FAIL_CMD_7_2                             0xAC3E
#define PAC_3F_DC_PHY_DDR4_FAIL_CMD_7_3                             0xAC3F
#define PAC_40_DC_PHY_DDR4_FAIL_CMD_8_0                             0xAC40
#define PAC_41_DC_PHY_DDR4_FAIL_CMD_8_1                             0xAC41
#define PAC_42_DC_PHY_DDR4_FAIL_CMD_8_2                             0xAC42
#define PAC_43_DC_PHY_DDR4_FAIL_CMD_8_3                             0xAC43
#define PAC_44_DC_PHY_DDR4_FAIL_CMD_9_0                             0xAC44
#define PAC_45_DC_PHY_DDR4_FAIL_CMD_9_1                             0xAC45
#define PAC_46_DC_PHY_DDR4_FAIL_CMD_9_2                             0xAC46
#define PAC_47_DC_PHY_DDR4_FAIL_CMD_9_3                             0xAC47
#define PAC_48_DC_PHY_DDR4_FAIL_CMD_10_0                            0xAC48
#define PAC_49_DC_PHY_DDR4_FAIL_CMD_10_1                            0xAC49
#define PAC_4A_DC_PHY_DDR4_FAIL_CMD_10_2                            0xAC4A
#define PAC_4B_DC_PHY_DDR4_FAIL_CMD_10_3                            0xAC4B
#define PAC_4C_DC_PHY_DDR4_FAIL_CMD_11_0                            0xAC4C
#define PAC_4D_DC_PHY_DDR4_FAIL_CMD_11_1                            0xAC4D
#define PAC_4E_DC_PHY_DDR4_FAIL_CMD_11_2                            0xAC4E
#define PAC_4F_DC_PHY_DDR4_FAIL_CMD_11_3                            0xAC4F
#define PAC_50_DC_PHY_DDR4_FAIL_CMD_12_0                            0xAC50
#define PAC_51_DC_PHY_DDR4_FAIL_CMD_12_1                            0xAC51
#define PAC_52_DC_PHY_DDR4_FAIL_CMD_12_2                            0xAC52
#define PAC_53_DC_PHY_DDR4_FAIL_CMD_12_3                            0xAC53
#define PAC_54_DC_PHY_DDR4_FAIL_CMD_13_0                            0xAC54
#define PAC_55_DC_PHY_DDR4_FAIL_CMD_13_1                            0xAC55
#define PAC_56_DC_PHY_DDR4_FAIL_CMD_13_2                            0xAC56
#define PAC_57_DC_PHY_DDR4_FAIL_CMD_13_3                            0xAC57
#define PAC_58_DC_PHY_DDR4_FAIL_CMD_14_0                            0xAC58
#define PAC_59_DC_PHY_DDR4_FAIL_CMD_14_1                            0xAC59
#define PAC_5A_DC_PHY_DDR4_FAIL_CMD_14_2                            0xAC5A
#define PAC_5B_DC_PHY_DDR4_FAIL_CMD_14_3                            0xAC5B
#define PAC_5C_DC_PHY_DDR4_FAIL_CMD_15_0                            0xAC5C
#define PAC_5D_DC_PHY_DDR4_FAIL_CMD_15_1                            0xAC5D
#define PAC_5E_DC_PHY_DDR4_FAIL_CMD_15_2                            0xAC5E
#define PAC_5F_DC_PHY_DDR4_FAIL_CMD_15_3                            0xAC5F
#define PAC_60_DC_PHY_DDR4_MPR_RD_DAT0_0                            0xAC60
#define PAC_61_DC_PHY_DDR4_MPR_RD_DAT0_1                            0xAC61
#define PAC_62_DC_PHY_DDR4_MPR_RD_DAT0_2                            0xAC62
#define PAC_63_DC_PHY_DDR4_MPR_RD_DAT0_3                            0xAC63
#define PAC_64_DC_PHY_DDR4_MPR_RD_DAT1_0                            0xAC64
#define PAC_65_DC_PHY_DDR4_MPR_RD_DAT1_1                            0xAC65
#define PAC_66_DC_PHY_DDR4_MPR_RD_DAT1_2                            0xAC66
#define PAC_67_DC_PHY_DDR4_MPR_RD_DAT1_3                            0xAC67
#define PAC_68_DC_PHY_DDR4_MPR_RD_DAT2_0                            0xAC68
#define PAC_69_DC_PHY_DDR4_MPR_RD_DAT2_1                            0xAC69
#define PAC_6A_DC_PHY_DDR4_MPR_RD_DAT2_2                            0xAC6A
#define PAC_6B_DC_PHY_DDR4_MPR_RD_DAT2_3                            0xAC6B
#define PAC_6C_DC_PHY_DDR4_MPR_RD_DAT3_0                            0xAC6C
#define PAC_6D_DC_PHY_DDR4_MPR_RD_DAT3_1                            0xAC6D
#define PAC_6E_DC_PHY_DDR4_MPR_RD_DAT3_2                            0xAC6E
#define PAC_6F_DC_PHY_DDR4_MPR_RD_DAT3_3                            0xAC6F
#define PAC_70_DC_PHY_DDR4_MPR_RD_DAT4_0                            0xAC70
#define PAC_71_DC_PHY_DDR4_MPR_RD_DAT4_1                            0xAC71
#define PAC_72_DC_PHY_DDR4_MPR_RD_DAT4_2                            0xAC72
#define PAC_73_DC_PHY_DDR4_MPR_RD_DAT4_3                            0xAC73
#define PAC_74_DC_PHY_DDR4_MPR_RD_DAT5_0                            0xAC74
#define PAC_75_DC_PHY_DDR4_MPR_RD_DAT5_1                            0xAC75
#define PAC_76_DC_PHY_DDR4_MPR_RD_DAT5_2                            0xAC76
#define PAC_77_DC_PHY_DDR4_MPR_RD_DAT5_3                            0xAC77
#define PAC_78_DC_PHY_DDR4_MPR_RD_DAT6_0                            0xAC78
#define PAC_79_DC_PHY_DDR4_MPR_RD_DAT6_1                            0xAC79
#define PAC_7A_DC_PHY_DDR4_MPR_RD_DAT6_2                            0xAC7A
#define PAC_7B_DC_PHY_DDR4_MPR_RD_DAT6_3                            0xAC7B
#define PAC_7C_DC_PHY_DDR4_MPR_RD_DAT7_0                            0xAC7C
#define PAC_7D_DC_PHY_DDR4_MPR_RD_DAT7_1                            0xAC7D
#define PAC_7E_DC_PHY_DDR4_MPR_RD_DAT7_2                            0xAC7E
#define PAC_7F_DC_PHY_DDR4_MPR_RD_DAT7_3                            0xAC7F
#define PAC_80_DC_PHY_CTS_FIFO_CTRL_0                               0xAC80
#define PAC_81_DC_PHY_CTS_FIFO_CTRL_1                               0xAC81
#define PAC_82_DC_PHY_CTS_FIFO_CTRL_2                               0xAC82
#define PAC_83_DC_PHY_CTS_FIFO_CTRL_3                               0xAC83
#define PAC_94_DC_PHY_DC_SYS1_CTRL_0                                0xAC94
#define PAC_95_DC_PHY_DC_SYS1_CTRL_1                                0xAC95
#define PAC_96_DC_PHY_DC_SYS1_CTRL_2                                0xAC96
#define PAC_97_DC_PHY_DC_SYS1_CTRL_3                                0xAC97
#define PAC_98_DC_PHY_DC_SYS2_CTRL_0                                0xAC98
#define PAC_99_DC_PHY_DC_SYS2_CTRL_1                                0xAC99
#define PAC_9A_DC_PHY_DC_SYS2_CTRL_2                                0xAC9A
#define PAC_9B_DC_PHY_DC_SYS2_CTRL_3                                0xAC9B
#define PAC_A0_DC_PHY_QOS_CTRL_0_0                                  0xACA0
#define PAC_A1_DC_PHY_QOS_CTRL_0_1                                  0xACA1
#define PAC_A2_DC_PHY_QOS_CTRL_0_2                                  0xACA2
#define PAC_A3_DC_PHY_QOS_CTRL_0_3                                  0xACA3
#define PAC_A4_DC_PHY_QOS_CTRL_1_0                                  0xACA4
#define PAC_A5_DC_PHY_QOS_CTRL_1_1                                  0xACA5
#define PAC_A6_DC_PHY_QOS_CTRL_1_2                                  0xACA6
#define PAC_A7_DC_PHY_QOS_CTRL_1_3                                  0xACA7
#define PAC_A8_DC_PHY_QOS_OT_0_0                                    0xACA8
#define PAC_A9_DC_PHY_QOS_OT_0_1                                    0xACA9
#define PAC_AA_DC_PHY_QOS_OT_0_2                                    0xACAA
#define PAC_AB_DC_PHY_QOS_OT_0_3                                    0xACAB
#define PAC_AC_DC_PHY_QOS_OT_1_0                                    0xACAC
#define PAC_AD_DC_PHY_QOS_OT_1_1                                    0xACAD
#define PAC_AE_DC_PHY_QOS_OT_1_2                                    0xACAE
#define PAC_AF_DC_PHY_QOS_OT_1_3                                    0xACAF
#define PAC_B0_DC_PHY_QOS_BW0_0_0                                   0xACB0
#define PAC_B1_DC_PHY_QOS_BW0_0_1                                   0xACB1
#define PAC_B2_DC_PHY_QOS_BW0_0_2                                   0xACB2
#define PAC_B3_DC_PHY_QOS_BW0_0_3                                   0xACB3
#define PAC_B4_DC_PHY_QOS_BW0_1_0                                   0xACB4
#define PAC_B5_DC_PHY_QOS_BW0_1_1                                   0xACB5
#define PAC_B6_DC_PHY_QOS_BW0_1_2                                   0xACB6
#define PAC_B7_DC_PHY_QOS_BW0_1_3                                   0xACB7
#define PAC_B8_DC_PHY_QOS_BW1_0_0                                   0xACB8
#define PAC_B9_DC_PHY_QOS_BW1_0_1                                   0xACB9
#define PAC_BA_DC_PHY_QOS_BW1_0_2                                   0xACBA
#define PAC_BB_DC_PHY_QOS_BW1_0_3                                   0xACBB
#define PAC_BC_DC_PHY_QOS_BW1_1_0                                   0xACBC
#define PAC_BD_DC_PHY_QOS_BW1_1_1                                   0xACBD
#define PAC_BE_DC_PHY_QOS_BW1_1_2                                   0xACBE
#define PAC_BF_DC_PHY_QOS_BW1_1_3                                   0xACBF
#define PAC_C0_DC_PHY_QOS_BW2_0_0                                   0xACC0
#define PAC_C1_DC_PHY_QOS_BW2_0_1                                   0xACC1
#define PAC_C2_DC_PHY_QOS_BW2_0_2                                   0xACC2
#define PAC_C3_DC_PHY_QOS_BW2_0_3                                   0xACC3
#define PAC_C4_DC_PHY_QOS_BW2_1_0                                   0xACC4
#define PAC_C5_DC_PHY_QOS_BW2_1_1                                   0xACC5
#define PAC_C6_DC_PHY_QOS_BW2_1_2                                   0xACC6
#define PAC_C7_DC_PHY_QOS_BW2_1_3                                   0xACC7
#define PAC_C8_DC_PHY_QOS_BW3_0_0                                   0xACC8
#define PAC_C9_DC_PHY_QOS_BW3_0_1                                   0xACC9
#define PAC_CA_DC_PHY_QOS_BW3_0_2                                   0xACCA
#define PAC_CB_DC_PHY_QOS_BW3_0_3                                   0xACCB
#define PAC_CC_DC_PHY_QOS_BW3_1_0                                   0xACCC
#define PAC_CD_DC_PHY_QOS_BW3_1_1                                   0xACCD
#define PAC_CE_DC_PHY_QOS_BW3_1_2                                   0xACCE
#define PAC_CF_DC_PHY_QOS_BW3_1_3                                   0xACCF
#define PAC_D0_DC_PHY_QOS_LAT0_0_0                                  0xACD0
#define PAC_D1_DC_PHY_QOS_LAT0_0_1                                  0xACD1
#define PAC_D2_DC_PHY_QOS_LAT0_0_2                                  0xACD2
#define PAC_D3_DC_PHY_QOS_LAT0_0_3                                  0xACD3
#define PAC_D4_DC_PHY_QOS_LAT0_1_0                                  0xACD4
#define PAC_D5_DC_PHY_QOS_LAT0_1_1                                  0xACD5
#define PAC_D6_DC_PHY_QOS_LAT0_1_2                                  0xACD6
#define PAC_D7_DC_PHY_QOS_LAT0_1_3                                  0xACD7
#define PAC_D8_DC_PHY_DDR_INFO_0_0                                  0xACD8
#define PAC_D9_DC_PHY_DDR_INFO_0_1                                  0xACD9
#define PAC_DA_DC_PHY_DDR_INFO_0_2                                  0xACDA
#define PAC_DB_DC_PHY_DDR_INFO_0_3                                  0xACDB
#define PAC_DC_DC_PHY_DDR_INFO_1_0                                  0xACDC
#define PAC_DD_DC_PHY_DDR_INFO_1_1                                  0xACDD
#define PAC_DE_DC_PHY_DDR_INFO_1_2                                  0xACDE
#define PAC_DF_DC_PHY_DDR_INFO_1_3                                  0xACDF
#define PAC_E0_DC_PHY_DDR_INFO_2_0                                  0xACE0
#define PAC_E1_DC_PHY_DDR_INFO_2_1                                  0xACE1
#define PAC_E2_DC_PHY_DDR_INFO_2_2                                  0xACE2
#define PAC_E3_DC_PHY_DDR_INFO_2_3                                  0xACE3
#define PAC_E4_DC_PHY_DDR_INFO_3_0                                  0xACE4
#define PAC_E5_DC_PHY_DDR_INFO_3_1                                  0xACE5
#define PAC_E6_DC_PHY_DDR_INFO_3_2                                  0xACE6
#define PAC_E7_DC_PHY_DDR_INFO_3_3                                  0xACE7
#define PAC_E8_DC_PHY_DDR_INFO_4_0                                  0xACE8
#define PAC_E9_DC_PHY_DDR_INFO_4_1                                  0xACE9
#define PAC_EA_DC_PHY_DDR_INFO_4_2                                  0xACEA
#define PAC_EB_DC_PHY_DDR_INFO_4_3                                  0xACEB


//--------------------------------------------------
// DDR2 DC PHY B Part4 (Page AD)
//--------------------------------------------------
#define PAD_80_DC_PHY_EFF_MEAS_CTRL_0                               0xAD80
#define PAD_81_DC_PHY_EFF_MEAS_CTRL_1                               0xAD81
#define PAD_82_DC_PHY_EFF_MEAS_CTRL_2                               0xAD82
#define PAD_83_DC_PHY_EFF_MEAS_CTRL_3                               0xAD83
#define PAD_84_DC_PHY_READ_CMD_0                                    0xAD84
#define PAD_85_DC_PHY_READ_CMD_1                                    0xAD85
#define PAD_86_DC_PHY_READ_CMD_2                                    0xAD86
#define PAD_87_DC_PHY_READ_CMD_3                                    0xAD87
#define PAD_88_DC_PHY_WRITE_CMD_0                                   0xAD88
#define PAD_89_DC_PHY_WRITE_CMD_1                                   0xAD89
#define PAD_8A_DC_PHY_WRITE_CMD_2                                   0xAD8A
#define PAD_8B_DC_PHY_WRITE_CMD_3                                   0xAD8B
#define PAD_8C_DC_PHY_READ_CHOP_CMD_0                               0xAD8C
#define PAD_8D_DC_PHY_READ_CHOP_CMD_1                               0xAD8D
#define PAD_8E_DC_PHY_READ_CHOP_CMD_2                               0xAD8E
#define PAD_8F_DC_PHY_READ_CHOP_CMD_3                               0xAD8F
#define PAD_90_DC_PHY_WRITE_CHOP_CMD_0                              0xAD90
#define PAD_91_DC_PHY_WRITE_CHOP_CMD_1                              0xAD91
#define PAD_92_DC_PHY_WRITE_CHOP_CMD_2                              0xAD92
#define PAD_93_DC_PHY_WRITE_CHOP_CMD_3                              0xAD93
#define PAD_94_DC_PHY_ACT_BANK_0_0                                  0xAD94
#define PAD_95_DC_PHY_ACT_BANK_0_1                                  0xAD95
#define PAD_96_DC_PHY_ACT_BANK_0_2                                  0xAD96
#define PAD_97_DC_PHY_ACT_BANK_0_3                                  0xAD97
#define PAD_98_DC_PHY_PRECHG_BANK_0_0                               0xAD98
#define PAD_99_DC_PHY_PRECHG_BANK_0_1                               0xAD99
#define PAD_9A_DC_PHY_PRECHG_BANK_0_2                               0xAD9A
#define PAD_9B_DC_PHY_PRECHG_BANK_0_3                               0xAD9B
#define PAD_A0_DC_PHY_PRECHG_BANK_1_0                               0xADA0
#define PAD_A1_DC_PHY_PRECHG_BANK_1_1                               0xADA1
#define PAD_A2_DC_PHY_PRECHG_BANK_1_2                               0xADA2
#define PAD_A3_DC_PHY_PRECHG_BANK_1_3                               0xADA3
#define PAD_A4_DC_PHY_ACT_BANK_2_0                                  0xADA4
#define PAD_A5_DC_PHY_ACT_BANK_2_1                                  0xADA5
#define PAD_A6_DC_PHY_ACT_BANK_2_2                                  0xADA6
#define PAD_A7_DC_PHY_ACT_BANK_2_3                                  0xADA7
#define PAD_A8_DC_PHY_PRECHG_BANK_2_0                               0xADA8
#define PAD_A9_DC_PHY_PRECHG_BANK_2_1                               0xADA9
#define PAD_AA_DC_PHY_PRECHG_BANK_2_2                               0xADAA
#define PAD_AB_DC_PHY_PRECHG_BANK_2_3                               0xADAB
#define PAD_AC_DC_PHY_ACT_BANK_3_0                                  0xADAC
#define PAD_AD_DC_PHY_ACT_BANK_3_1                                  0xADAD
#define PAD_AE_DC_PHY_ACT_BANK_3_2                                  0xADAE
#define PAD_AF_DC_PHY_ACT_BANK_3_3                                  0xADAF
#define PAD_B0_DC_PHY_PRECHG_BANK_3_0                               0xADB0
#define PAD_B1_DC_PHY_PRECHG_BANK_3_1                               0xADB1
#define PAD_B2_DC_PHY_PRECHG_BANK_3_2                               0xADB2
#define PAD_B3_DC_PHY_PRECHG_BANK_3_3                               0xADB3
#define PAD_B4_DC_PHY_ACT_BANK_4_0                                  0xADB4
#define PAD_B5_DC_PHY_ACT_BANK_4_1                                  0xADB5
#define PAD_B6_DC_PHY_ACT_BANK_4_2                                  0xADB6
#define PAD_B7_DC_PHY_ACT_BANK_4_3                                  0xADB7
#define PAD_B8_DC_PHY_PRECHG_BANK_4_0                               0xADB8
#define PAD_B9_DC_PHY_PRECHG_BANK_4_1                               0xADB9
#define PAD_BA_DC_PHY_PRECHG_BANK_4_2                               0xADBA
#define PAD_BB_DC_PHY_PRECHG_BANK_4_3                               0xADBB
#define PAD_BC_DC_PHY_ACT_BANK_5_0                                  0xADBC
#define PAD_BD_DC_PHY_ACT_BANK_5_1                                  0xADBD
#define PAD_BE_DC_PHY_ACT_BANK_5_2                                  0xADBE
#define PAD_BF_DC_PHY_ACT_BANK_5_3                                  0xADBF
#define PAD_C0_DC_PHY_PRECHG_BANK_5_0                               0xADC0
#define PAD_C1_DC_PHY_PRECHG_BANK_5_1                               0xADC1
#define PAD_C2_DC_PHY_PRECHG_BANK_5_2                               0xADC2
#define PAD_C3_DC_PHY_PRECHG_BANK_5_3                               0xADC3
#define PAD_C4_DC_PHY_ACT_BANK_6_0                                  0xADC4
#define PAD_C5_DC_PHY_ACT_BANK_6_1                                  0xADC5
#define PAD_C6_DC_PHY_ACT_BANK_6_2                                  0xADC6
#define PAD_C7_DC_PHY_ACT_BANK_6_3                                  0xADC7
#define PAD_C8_DC_PHY_PRECHG_BANK_6_0                               0xADC8
#define PAD_C9_DC_PHY_PRECHG_BANK_6_1                               0xADC9
#define PAD_CA_DC_PHY_PRECHG_BANK_6_2                               0xADCA
#define PAD_CB_DC_PHY_PRECHG_BANK_6_3                               0xADCB
#define PAD_CC_DC_PHY_ACT_BANK_7_0                                  0xADCC
#define PAD_CD_DC_PHY_ACT_BANK_7_1                                  0xADCD
#define PAD_CE_DC_PHY_ACT_BANK_7_2                                  0xADCE
#define PAD_CF_DC_PHY_ACT_BANK_7_3                                  0xADCF
#define PAD_D0_DC_PHY_PRECHG_BANK_7_0                               0xADD0
#define PAD_D1_DC_PHY_PRECHG_BANK_7_1                               0xADD1
#define PAD_D2_DC_PHY_PRECHG_BANK_7_2                               0xADD2
#define PAD_D3_DC_PHY_PRECHG_BANK_7_3                               0xADD3
#define PAD_D4_DC_PHY_WRITE_TO_READ_0                               0xADD4
#define PAD_D5_DC_PHY_WRITE_TO_READ_1                               0xADD5
#define PAD_D6_DC_PHY_WRITE_TO_READ_2                               0xADD6
#define PAD_D7_DC_PHY_WRITE_TO_READ_3                               0xADD7
#define PAD_D8_DC_PHY_READ_TO_WRITE_0                               0xADD8
#define PAD_D9_DC_PHY_READ_TO_WRITE_1                               0xADD9
#define PAD_DA_DC_PHY_READ_TO_WRITE_2                               0xADDA
#define PAD_DB_DC_PHY_READ_TO_WRITE_3                               0xADDB
#define PAD_DC_DC_PHY_WRITE_CMD_LATENCY_0                           0xADDC
#define PAD_DD_DC_PHY_WRITE_CMD_LATENCY_1                           0xADDD
#define PAD_DE_DC_PHY_WRITE_CMD_LATENCY_2                           0xADDE
#define PAD_DF_DC_PHY_WRITE_CMD_LATENCY_3                           0xADDF
#define PAD_E0_DC_PHY_READ_CMD_LATENCY_0                            0xADE0
#define PAD_E1_DC_PHY_READ_CMD_LATENCY_1                            0xADE1
#define PAD_E2_DC_PHY_READ_CMD_LATENCY_2                            0xADE2
#define PAD_E3_DC_PHY_READ_CMD_LATENCY_3                            0xADE3
#define PAD_E4_DC_PHY_BANK_CONFLICT_0                               0xADE4
#define PAD_E5_DC_PHY_BANK_CONFLICT_1                               0xADE5
#define PAD_E6_DC_PHY_BANK_CONFLICT_2                               0xADE6
#define PAD_E7_DC_PHY_BANK_CONFLICT_3                               0xADE7
#define PAD_E8_DC_PHY_WRITE_MERGE_0                                 0xADE8
#define PAD_E9_DC_PHY_WRITE_MERGE_1                                 0xADE9
#define PAD_EA_DC_PHY_WRITE_MERGE_2                                 0xADEA
#define PAD_EB_DC_PHY_WRITE_MERGE_3                                 0xADEB
#define PAD_EC_DC_PHY_READ_BYPASS_0                                 0xADEC
#define PAD_ED_DC_PHY_READ_BYPASS_1                                 0xADED
#define PAD_EE_DC_PHY_READ_BYPASS_2                                 0xADEE
#define PAD_EF_DC_PHY_READ_BYPASS_3                                 0xADEF
#define PAD_F0_DC_PHY_DC_SYS1_READ_BYPASS_0                         0xADF0
#define PAD_F1_DC_PHY_DC_SYS1_READ_BYPASS_1                         0xADF1
#define PAD_F2_DC_PHY_DC_SYS1_READ_BYPASS_2                         0xADF2
#define PAD_F3_DC_PHY_DC_SYS1_READ_BYPASS_3                         0xADF3
#define PAD_F4_DC_PHY_READ_CMD_AP_0                                 0xADF4
#define PAD_F5_DC_PHY_READ_CMD_AP_1                                 0xADF5
#define PAD_F6_DC_PHY_READ_CMD_AP_2                                 0xADF6
#define PAD_F7_DC_PHY_READ_CMD_AP_3                                 0xADF7
#define PAD_F8_DC_PHY_WRITE_CMD_AP_0                                0xADF8
#define PAD_F9_DC_PHY_WRITE_CMD_AP_1                                0xADF9
#define PAD_FA_DC_PHY_WRITE_CMD_AP_2                                0xADFA
#define PAD_FB_DC_PHY_WRITE_CMD_AP_3                                0xADFB
#define PAD_FC_DC_PHY_ACT_BANK_1_0                                  0xADFC
#define PAD_FD_DC_PHY_ACT_BANK_1_1                                  0xADFD
#define PAD_FE_DC_PHY_ACT_BANK_1_2                                  0xADFE
#define PAD_FF_DC_PHY_ACT_BANK_1_3                                  0xADFF


//--------------------------------------------------
// DDR2 DC PHY B Part5 (Page AE)
//--------------------------------------------------
#define PAE_00_DC_PHY_FIFO_ARB_0_0                                  0xAE00
#define PAE_01_DC_PHY_FIFO_ARB_0_1                                  0xAE01
#define PAE_02_DC_PHY_FIFO_ARB_0_2                                  0xAE02
#define PAE_03_DC_PHY_FIFO_ARB_0_3                                  0xAE03
#define PAE_04_DC_PHY_FIFO_ARB_1_0                                  0xAE04
#define PAE_05_DC_PHY_FIFO_ARB_1_1                                  0xAE05
#define PAE_06_DC_PHY_FIFO_ARB_1_2                                  0xAE06
#define PAE_07_DC_PHY_FIFO_ARB_1_3                                  0xAE07
#define PAE_08_DC_PHY_FIFO_ARB_2_0                                  0xAE08
#define PAE_09_DC_PHY_FIFO_ARB_2_1                                  0xAE09
#define PAE_0A_DC_PHY_FIFO_ARB_2_2                                  0xAE0A
#define PAE_0B_DC_PHY_FIFO_ARB_2_3                                  0xAE0B
#define PAE_0C_DC_PHY_FIFO_ARB_3_0                                  0xAE0C
#define PAE_0D_DC_PHY_FIFO_ARB_3_1                                  0xAE0D
#define PAE_0E_DC_PHY_FIFO_ARB_3_2                                  0xAE0E
#define PAE_0F_DC_PHY_FIFO_ARB_3_3                                  0xAE0F
#define PAE_10_DC_PHY_FIFO_ARB_4_0                                  0xAE10
#define PAE_11_DC_PHY_FIFO_ARB_4_1                                  0xAE11
#define PAE_12_DC_PHY_FIFO_ARB_4_2                                  0xAE12
#define PAE_13_DC_PHY_FIFO_ARB_4_3                                  0xAE13
#define PAE_14_DC_PHY_FIFO_ARB_5_0                                  0xAE14
#define PAE_15_DC_PHY_FIFO_ARB_5_1                                  0xAE15
#define PAE_16_DC_PHY_FIFO_ARB_5_2                                  0xAE16
#define PAE_17_DC_PHY_FIFO_ARB_5_3                                  0xAE17
#define PAE_18_DC_PHY_FIFO_ARB_6_0                                  0xAE18
#define PAE_19_DC_PHY_FIFO_ARB_6_1                                  0xAE19
#define PAE_1A_DC_PHY_FIFO_ARB_6_2                                  0xAE1A
#define PAE_1B_DC_PHY_FIFO_ARB_6_3                                  0xAE1B
#define PAE_1C_DC_PHY_FIFO_ARB_7_0                                  0xAE1C
#define PAE_1D_DC_PHY_FIFO_ARB_7_1                                  0xAE1D
#define PAE_1E_DC_PHY_FIFO_ARB_7_2                                  0xAE1E
#define PAE_1F_DC_PHY_FIFO_ARB_7_3                                  0xAE1F
#define PAE_20_DC_PHY_FIFO_ARB_8_0                                  0xAE20
#define PAE_21_DC_PHY_FIFO_ARB_8_1                                  0xAE21
#define PAE_22_DC_PHY_FIFO_ARB_8_2                                  0xAE22
#define PAE_23_DC_PHY_FIFO_ARB_8_3                                  0xAE23
#define PAE_24_DC_PHY_FIFO_ARB_9_0                                  0xAE24
#define PAE_25_DC_PHY_FIFO_ARB_9_1                                  0xAE25
#define PAE_26_DC_PHY_FIFO_ARB_9_2                                  0xAE26
#define PAE_27_DC_PHY_FIFO_ARB_9_3                                  0xAE27
#define PAE_28_DC_PHY_FIFO_ARB_10_0                                 0xAE28
#define PAE_29_DC_PHY_FIFO_ARB_10_1                                 0xAE29
#define PAE_2A_DC_PHY_FIFO_ARB_10_2                                 0xAE2A
#define PAE_2B_DC_PHY_FIFO_ARB_10_3                                 0xAE2B
#define PAE_2C_DC_PHY_FIFO_ARB_11_0                                 0xAE2C
#define PAE_2D_DC_PHY_FIFO_ARB_11_1                                 0xAE2D
#define PAE_2E_DC_PHY_FIFO_ARB_11_2                                 0xAE2E
#define PAE_2F_DC_PHY_FIFO_ARB_11_3                                 0xAE2F
#define PAE_34_DC_PHY_FIFO_ARB_13_0                                 0xAE34
#define PAE_35_DC_PHY_FIFO_ARB_13_1                                 0xAE35
#define PAE_36_DC_PHY_FIFO_ARB_13_2                                 0xAE36
#define PAE_37_DC_PHY_FIFO_ARB_13_3                                 0xAE37
#define PAE_40_DC_PHY_FIFO_ARB_16_0                                 0xAE40
#define PAE_41_DC_PHY_FIFO_ARB_16_1                                 0xAE41
#define PAE_42_DC_PHY_FIFO_ARB_16_2                                 0xAE42
#define PAE_43_DC_PHY_FIFO_ARB_16_3                                 0xAE43
#define PAE_44_DC_PHY_FIFO_ARB_17_0                                 0xAE44
#define PAE_45_DC_PHY_FIFO_ARB_17_1                                 0xAE45
#define PAE_46_DC_PHY_FIFO_ARB_17_2                                 0xAE46
#define PAE_47_DC_PHY_FIFO_ARB_17_3                                 0xAE47
#define PAE_48_DC_PHY_FIFO_ARB_18_0                                 0xAE48
#define PAE_49_DC_PHY_FIFO_ARB_18_1                                 0xAE49
#define PAE_4A_DC_PHY_FIFO_ARB_18_2                                 0xAE4A
#define PAE_4B_DC_PHY_FIFO_ARB_18_3                                 0xAE4B
#define PAE_4C_DC_PHY_FIFO_ARB_19_0                                 0xAE4C
#define PAE_4D_DC_PHY_FIFO_ARB_19_1                                 0xAE4D
#define PAE_4E_DC_PHY_FIFO_ARB_19_2                                 0xAE4E
#define PAE_4F_DC_PHY_FIFO_ARB_19_3                                 0xAE4F
#define PAE_50_DC_PHY_FIFO_ARB_20_0                                 0xAE50
#define PAE_51_DC_PHY_FIFO_ARB_20_1                                 0xAE51
#define PAE_52_DC_PHY_FIFO_ARB_20_2                                 0xAE52
#define PAE_53_DC_PHY_FIFO_ARB_20_3                                 0xAE53
#define PAE_54_DC_PHY_FIFO_ARB_21_0                                 0xAE54
#define PAE_55_DC_PHY_FIFO_ARB_21_1                                 0xAE55
#define PAE_56_DC_PHY_FIFO_ARB_21_2                                 0xAE56
#define PAE_57_DC_PHY_FIFO_ARB_21_3                                 0xAE57
#define PAE_58_DC_PHY_FIFO_ARB_22_0                                 0xAE58
#define PAE_59_DC_PHY_FIFO_ARB_22_1                                 0xAE59
#define PAE_5A_DC_PHY_FIFO_ARB_22_2                                 0xAE5A
#define PAE_5B_DC_PHY_FIFO_ARB_22_3                                 0xAE5B
#define PAE_5C_DC_PHY_FIFO_ARB_23_0                                 0xAE5C
#define PAE_5D_DC_PHY_FIFO_ARB_23_1                                 0xAE5D
#define PAE_5E_DC_PHY_FIFO_ARB_23_2                                 0xAE5E
#define PAE_5F_DC_PHY_FIFO_ARB_23_3                                 0xAE5F
#define PAE_60_DC_PHY_FIFO_ARB_24_0                                 0xAE60
#define PAE_61_DC_PHY_FIFO_ARB_24_1                                 0xAE61
#define PAE_62_DC_PHY_FIFO_ARB_24_2                                 0xAE62
#define PAE_63_DC_PHY_FIFO_ARB_24_3                                 0xAE63
#define PAE_64_DC_PHY_FIFO_ARB_25_0                                 0xAE64
#define PAE_65_DC_PHY_FIFO_ARB_25_1                                 0xAE65
#define PAE_66_DC_PHY_FIFO_ARB_25_2                                 0xAE66
#define PAE_67_DC_PHY_FIFO_ARB_25_3                                 0xAE67
#define PAE_68_DC_PHY_FIFO_ARB_26_0                                 0xAE68
#define PAE_69_DC_PHY_FIFO_ARB_26_1                                 0xAE69
#define PAE_6A_DC_PHY_FIFO_ARB_26_2                                 0xAE6A
#define PAE_6B_DC_PHY_FIFO_ARB_26_3                                 0xAE6B
#define PAE_6C_DC_PHY_FIFO_ARB_27_0                                 0xAE6C
#define PAE_6D_DC_PHY_FIFO_ARB_27_1                                 0xAE6D
#define PAE_6E_DC_PHY_FIFO_ARB_27_2                                 0xAE6E
#define PAE_6F_DC_PHY_FIFO_ARB_27_3                                 0xAE6F
#define PAE_70_DC_PHY_FIFO_ARB_28_0                                 0xAE70
#define PAE_71_DC_PHY_FIFO_ARB_28_1                                 0xAE71
#define PAE_72_DC_PHY_FIFO_ARB_28_2                                 0xAE72
#define PAE_73_DC_PHY_FIFO_ARB_28_3                                 0xAE73
#define PAE_74_DC_PHY_SCRAMBLE_CTRL_0                               0xAE74
#define PAE_75_DC_PHY_SCRAMBLE_CTRL_1                               0xAE75
#define PAE_76_DC_PHY_SCRAMBLE_CTRL_2                               0xAE76
#define PAE_77_DC_PHY_SCRAMBLE_CTRL_3                               0xAE77
#define PAE_78_DC_PHY_SCRAMBLE_KEY_01_0                             0xAE78
#define PAE_79_DC_PHY_SCRAMBLE_KEY_01_1                             0xAE79
#define PAE_7A_DC_PHY_SCRAMBLE_KEY_01_2                             0xAE7A
#define PAE_7B_DC_PHY_SCRAMBLE_KEY_01_3                             0xAE7B
#define PAE_7C_DC_PHY_SCRAMBLE_KEY_23_0                             0xAE7C
#define PAE_7D_DC_PHY_SCRAMBLE_KEY_23_1                             0xAE7D
#define PAE_7E_DC_PHY_SCRAMBLE_KEY_23_2                             0xAE7E
#define PAE_7F_DC_PHY_SCRAMBLE_KEY_23_3                             0xAE7F
#define PAE_80_DC_PHY_SCRAMBLE_KEY_45_0                             0xAE80
#define PAE_81_DC_PHY_SCRAMBLE_KEY_45_1                             0xAE81
#define PAE_82_DC_PHY_SCRAMBLE_KEY_45_2                             0xAE82
#define PAE_83_DC_PHY_SCRAMBLE_KEY_45_3                             0xAE83
#define PAE_84_DC_PHY_SCRAMBLE_KEY_67_0                             0xAE84
#define PAE_85_DC_PHY_SCRAMBLE_KEY_67_1                             0xAE85
#define PAE_86_DC_PHY_SCRAMBLE_KEY_67_2                             0xAE86
#define PAE_87_DC_PHY_SCRAMBLE_KEY_67_3                             0xAE87
#define PAE_88_DC_PHY_SCRAMBLE_KEY_89_0                             0xAE88
#define PAE_89_DC_PHY_SCRAMBLE_KEY_89_1                             0xAE89
#define PAE_8A_DC_PHY_SCRAMBLE_KEY_89_2                             0xAE8A
#define PAE_8B_DC_PHY_SCRAMBLE_KEY_89_3                             0xAE8B
#define PAE_8C_DC_PHY_SCRAMBLE_KEY_1011_0                           0xAE8C
#define PAE_8D_DC_PHY_SCRAMBLE_KEY_1011_1                           0xAE8D
#define PAE_8E_DC_PHY_SCRAMBLE_KEY_1011_2                           0xAE8E
#define PAE_8F_DC_PHY_SCRAMBLE_KEY_1011_3                           0xAE8F
#define PAE_90_DC_PHY_SCRAMBLE_KEY_1213_0                           0xAE90
#define PAE_91_DC_PHY_SCRAMBLE_KEY_1213_1                           0xAE91
#define PAE_92_DC_PHY_SCRAMBLE_KEY_1213_2                           0xAE92
#define PAE_93_DC_PHY_SCRAMBLE_KEY_1213_3                           0xAE93
#define PAE_94_DC_PHY_SCRAMBLE_KEY_1415_0                           0xAE94
#define PAE_95_DC_PHY_SCRAMBLE_KEY_1415_1                           0xAE95
#define PAE_96_DC_PHY_SCRAMBLE_KEY_1415_2                           0xAE96
#define PAE_97_DC_PHY_SCRAMBLE_KEY_1415_3                           0xAE97
#define PAE_98_DC_PHY_SCRAMBLE_KEY_1617_0                           0xAE98
#define PAE_99_DC_PHY_SCRAMBLE_KEY_1617_1                           0xAE99
#define PAE_9A_DC_PHY_SCRAMBLE_KEY_1617_2                           0xAE9A
#define PAE_9B_DC_PHY_SCRAMBLE_KEY_1617_3                           0xAE9B
#define PAE_A0_DC_PHY_SCRAMBLE_KEY_2021_0                           0xAEA0
#define PAE_A1_DC_PHY_SCRAMBLE_KEY_2021_1                           0xAEA1
#define PAE_A2_DC_PHY_SCRAMBLE_KEY_2021_2                           0xAEA2
#define PAE_A3_DC_PHY_SCRAMBLE_KEY_2021_3                           0xAEA3
#define PAE_A4_DC_PHY_SCRAMBLE_KEY_2223_0                           0xAEA4
#define PAE_A5_DC_PHY_SCRAMBLE_KEY_2223_1                           0xAEA5
#define PAE_A6_DC_PHY_SCRAMBLE_KEY_2223_2                           0xAEA6
#define PAE_A7_DC_PHY_SCRAMBLE_KEY_2223_3                           0xAEA7
#define PAE_A8_DC_PHY_SCRAMBLE_KEY_2425_0                           0xAEA8
#define PAE_A9_DC_PHY_SCRAMBLE_KEY_2425_1                           0xAEA9
#define PAE_AA_DC_PHY_SCRAMBLE_KEY_2425_2                           0xAEAA
#define PAE_AB_DC_PHY_SCRAMBLE_KEY_2425_3                           0xAEAB
#define PAE_AC_DC_PHY_SCRAMBLE_KEY_2627_0                           0xAEAC
#define PAE_AD_DC_PHY_SCRAMBLE_KEY_2627_1                           0xAEAD
#define PAE_AE_DC_PHY_SCRAMBLE_KEY_2627_2                           0xAEAE
#define PAE_AF_DC_PHY_SCRAMBLE_KEY_2627_3                           0xAEAF
#define PAE_B0_DC_PHY_SCRAMBLE_KEY_2829_0                           0xAEB0
#define PAE_B1_DC_PHY_SCRAMBLE_KEY_2829_1                           0xAEB1
#define PAE_B2_DC_PHY_SCRAMBLE_KEY_2829_2                           0xAEB2
#define PAE_B3_DC_PHY_SCRAMBLE_KEY_2829_3                           0xAEB3
#define PAE_B4_DC_PHY_SCRAMBLE_KEY_3031_0                           0xAEB4
#define PAE_B5_DC_PHY_SCRAMBLE_KEY_3031_1                           0xAEB5
#define PAE_B6_DC_PHY_SCRAMBLE_KEY_3031_2                           0xAEB6
#define PAE_B7_DC_PHY_SCRAMBLE_KEY_3031_3                           0xAEB7
#define PAE_E0_DC_PHY_DUMMY_0_0                                     0xAEE0
#define PAE_E1_DC_PHY_DUMMY_0_1                                     0xAEE1
#define PAE_E2_DC_PHY_DUMMY_0_2                                     0xAEE2
#define PAE_E3_DC_PHY_DUMMY_0_3                                     0xAEE3
#define PAE_E4_DC_PHY_DUMMY_1_0                                     0xAEE4
#define PAE_E5_DC_PHY_DUMMY_1_1                                     0xAEE5
#define PAE_E6_DC_PHY_DUMMY_1_2                                     0xAEE6
#define PAE_E7_DC_PHY_DUMMY_1_3                                     0xAEE7
#define PAE_E8_DC_PHY_DUMMY_2_0                                     0xAEE8
#define PAE_E9_DC_PHY_DUMMY_2_1                                     0xAEE9
#define PAE_EA_DC_PHY_DUMMY_2_2                                     0xAEEA
#define PAE_EB_DC_PHY_DUMMY_2_3                                     0xAEEB
#define PAE_EC_DC_PHY_DUMMY_3_0                                     0xAEEC
#define PAE_ED_DC_PHY_DUMMY_3_1                                     0xAEED
#define PAE_EE_DC_PHY_DUMMY_3_2                                     0xAEEE
#define PAE_EF_DC_PHY_DUMMY_3_3                                     0xAEEF
#define PAE_F0_DC_PHY_DUMMY_4_0                                     0xAEF0
#define PAE_F1_DC_PHY_DUMMY_4_1                                     0xAEF1
#define PAE_F2_DC_PHY_DUMMY_4_2                                     0xAEF2
#define PAE_F3_DC_PHY_DUMMY_4_3                                     0xAEF3
#define PAE_F4_DC_PHY_DUMMY_5_0                                     0xAEF4
#define PAE_F5_DC_PHY_DUMMY_5_1                                     0xAEF5
#define PAE_F6_DC_PHY_DUMMY_5_2                                     0xAEF6
#define PAE_F7_DC_PHY_DUMMY_5_3                                     0xAEF7
#define PAE_F8_DC_PHY_CS_CTRL_0                                     0xAEF8
#define PAE_F9_DC_PHY_CS_CTRL_1                                     0xAEF9
#define PAE_FA_DC_PHY_CS_CTRL_2                                     0xAEFA
#define PAE_FB_DC_PHY_CS_CTRL_3                                     0xAEFB
#define PAE_FC_DC_PHY_SCRAMBLE_KEY_1819_0                           0xAEFC
#define PAE_FD_DC_PHY_SCRAMBLE_KEY_1819_1                           0xAEFD
#define PAE_FE_DC_PHY_SCRAMBLE_KEY_1819_2                           0xAEFE
#define PAE_FF_DC_PHY_SCRAMBLE_KEY_1819_3                           0xAEFF


//--------------------------------------------------
// DDR2 DC PHY B Part6 (Page AF)
//--------------------------------------------------
#define PAF_00_DC_PHY_CMD_DLY_1T_0                                  0xAF00
#define PAF_01_DC_PHY_CMD_DLY_1T_1                                  0xAF01
#define PAF_02_DC_PHY_CMD_DLY_1T_2                                  0xAF02
#define PAF_03_DC_PHY_CMD_DLY_1T_3                                  0xAF03
#define PAF_04_DC_PHY_EXP_LANE_CTRL_0                               0xAF04
#define PAF_05_DC_PHY_EXP_LANE_CTRL_1                               0xAF05
#define PAF_06_DC_PHY_EXP_LANE_CTRL_2                               0xAF06
#define PAF_07_DC_PHY_EXP_LANE_CTRL_3                               0xAF07
#define PAF_18_DC_PHY_SCPU_PC_TOTA_MON_NUM_0                        0xAF18
#define PAF_19_DC_PHY_SCPU_PC_TOTA_MON_NUM_1                        0xAF19
#define PAF_1A_DC_PHY_SCPU_PC_TOTA_MON_NUM_2                        0xAF1A
#define PAF_1B_DC_PHY_SCPU_PC_TOTA_MON_NUM_3                        0xAF1B
#define PAF_1C_DC_PHY_SCPU_PC_TOTA_ACK_NUM_0                        0xAF1C
#define PAF_1D_DC_PHY_SCPU_PC_TOTA_ACK_NUM_1                        0xAF1D
#define PAF_1E_DC_PHY_SCPU_PC_TOTA_ACK_NUM_2                        0xAF1E
#define PAF_1F_DC_PHY_SCPU_PC_TOTA_ACK_NUM_3                        0xAF1F
#define PAF_20_DC_PHY_SCPU_PC_TOTA_IDL_NUM_0                        0xAF20
#define PAF_21_DC_PHY_SCPU_PC_TOTA_IDL_NUM_1                        0xAF21
#define PAF_22_DC_PHY_SCPU_PC_TOTA_IDL_NUM_2                        0xAF22
#define PAF_23_DC_PHY_SCPU_PC_TOTA_IDL_NUM_3                        0xAF23
#define PAF_24_DC_PHY_SCPU_PC_ACC_LAT_0                             0xAF24
#define PAF_25_DC_PHY_SCPU_PC_ACC_LAT_1                             0xAF25
#define PAF_26_DC_PHY_SCPU_PC_ACC_LAT_2                             0xAF26
#define PAF_27_DC_PHY_SCPU_PC_ACC_LAT_3                             0xAF27
#define PAF_28_DC_PHY_SCPU_PC_MAX_LAT_0                             0xAF28
#define PAF_29_DC_PHY_SCPU_PC_MAX_LAT_1                             0xAF29
#define PAF_2A_DC_PHY_SCPU_PC_MAX_LAT_2                             0xAF2A
#define PAF_2B_DC_PHY_SCPU_PC_MAX_LAT_3                             0xAF2B
#define PAF_2C_DC_PHY_SCPU_PC_REQ_NUM_0                             0xAF2C
#define PAF_2D_DC_PHY_SCPU_PC_REQ_NUM_1                             0xAF2D
#define PAF_2E_DC_PHY_SCPU_PC_REQ_NUM_2                             0xAF2E
#define PAF_2F_DC_PHY_SCPU_PC_REQ_NUM_3                             0xAF2F
#define PAF_30_DC_PHY_SCPU_PC_ACK_NUM_0                             0xAF30
#define PAF_31_DC_PHY_SCPU_PC_ACK_NUM_1                             0xAF31
#define PAF_32_DC_PHY_SCPU_PC_ACK_NUM_2                             0xAF32
#define PAF_33_DC_PHY_SCPU_PC_ACK_NUM_3                             0xAF33
#define PAF_34_DC_PHY_SCPU_PC_CTRL_0                                0xAF34
#define PAF_35_DC_PHY_SCPU_PC_CTRL_1                                0xAF35
#define PAF_36_DC_PHY_SCPU_PC_CTRL_2                                0xAF36
#define PAF_37_DC_PHY_SCPU_PC_CTRL_3                                0xAF37
#define PAF_38_DC_PHY_GCK_CTRL_0                                    0xAF38
#define PAF_39_DC_PHY_GCK_CTRL_1                                    0xAF39
#define PAF_3A_DC_PHY_GCK_CTRL_2                                    0xAF3A
#define PAF_3B_DC_PHY_GCK_CTRL_3                                    0xAF3B
#define PAF_3C_DC_PHY_SCPU_LEAKY_BKT_CTRL_0_0                       0xAF3C
#define PAF_3D_DC_PHY_SCPU_LEAKY_BKT_CTRL_0_1                       0xAF3D
#define PAF_3E_DC_PHY_SCPU_LEAKY_BKT_CTRL_0_2                       0xAF3E
#define PAF_3F_DC_PHY_SCPU_LEAKY_BKT_CTRL_0_3                       0xAF3F
#define PAF_40_DC_PHY_SCPU_LEAKY_BKT_CTRL_1_0                       0xAF40
#define PAF_41_DC_PHY_SCPU_LEAKY_BKT_CTRL_1_1                       0xAF41
#define PAF_42_DC_PHY_SCPU_LEAKY_BKT_CTRL_1_2                       0xAF42
#define PAF_43_DC_PHY_SCPU_LEAKY_BKT_CTRL_1_3                       0xAF43
#define PAF_44_DC_PHY_SCPU_LEAKY_BKT_CTRL_2_0                       0xAF44
#define PAF_45_DC_PHY_SCPU_LEAKY_BKT_CTRL_2_1                       0xAF45
#define PAF_46_DC_PHY_SCPU_LEAKY_BKT_CTRL_2_2                       0xAF46
#define PAF_47_DC_PHY_SCPU_LEAKY_BKT_CTRL_2_3                       0xAF47
#define PAF_48_DC_PHY_SCPU_PC_MERGE_NUM_0                           0xAF48
#define PAF_49_DC_PHY_SCPU_PC_MERGE_NUM_1                           0xAF49
#define PAF_4A_DC_PHY_SCPU_PC_MERGE_NUM_2                           0xAF4A
#define PAF_4B_DC_PHY_SCPU_PC_MERGE_NUM_3                           0xAF4B
#define PAF_4C_DC_PHY_SCPU_PC_WR_REQ_NUM_0                          0xAF4C
#define PAF_4D_DC_PHY_SCPU_PC_WR_REQ_NUM_1                          0xAF4D
#define PAF_4E_DC_PHY_SCPU_PC_WR_REQ_NUM_2                          0xAF4E
#define PAF_4F_DC_PHY_SCPU_PC_WR_REQ_NUM_3                          0xAF4F
#define PAF_50_DC_PHY_SPEED_SENSOR_CTRL_0                           0xAF50
#define PAF_51_DC_PHY_SPEED_SENSOR_CTRL_1                           0xAF51
#define PAF_52_DC_PHY_SPEED_SENSOR_CTRL_2                           0xAF52
#define PAF_53_DC_PHY_SPEED_SENSOR_CTRL_3                           0xAF53
#define PAF_54_DC_PHY_SPEED_SENSOR_STATUS_0                         0xAF54
#define PAF_55_DC_PHY_SPEED_SENSOR_STATUS_1                         0xAF55
#define PAF_56_DC_PHY_SPEED_SENSOR_STATUS_2                         0xAF56
#define PAF_57_DC_PHY_SPEED_SENSOR_STATUS_3                         0xAF57
#define PAF_58_DC_PHY_EXPRESS_LANE_CTRL_MISC_0                      0xAF58
#define PAF_59_DC_PHY_EXPRESS_LANE_CTRL_MISC_1                      0xAF59
#define PAF_5A_DC_PHY_EXPRESS_LANE_CTRL_MISC_2                      0xAF5A
#define PAF_5B_DC_PHY_EXPRESS_LANE_CTRL_MISC_3                      0xAF5B
#define PAF_64_DC_PHY_DEBUG01_0                                     0xAF64
#define PAF_65_DC_PHY_DEBUG01_1                                     0xAF65
#define PAF_66_DC_PHY_DEBUG01_2                                     0xAF66
#define PAF_67_DC_PHY_DEBUG01_3                                     0xAF67
#define PAF_68_DC_PHY_DEBUG23_0                                     0xAF68
#define PAF_69_DC_PHY_DEBUG23_1                                     0xAF69
#define PAF_6A_DC_PHY_DEBUG23_2                                     0xAF6A
#define PAF_6B_DC_PHY_DEBUG23_3                                     0xAF6B
#define PAF_C0_DC_PHY_DC_PHY_BIST_MODE_0                            0xAFC0
#define PAF_C1_DC_PHY_DC_PHY_BIST_MODE_1                            0xAFC1
#define PAF_C2_DC_PHY_DC_PHY_BIST_MODE_2                            0xAFC2
#define PAF_C3_DC_PHY_DC_PHY_BIST_MODE_3                            0xAFC3
#define PAF_C4_DC_PHY_DC_PHY_BIST_DONE_0                            0xAFC4
#define PAF_C5_DC_PHY_DC_PHY_BIST_DONE_1                            0xAFC5
#define PAF_C6_DC_PHY_DC_PHY_BIST_DONE_2                            0xAFC6
#define PAF_C7_DC_PHY_DC_PHY_BIST_DONE_3                            0xAFC7
#define PAF_C8_DC_PHY_DC_PHY_BIST_FAIL_0                            0xAFC8
#define PAF_C9_DC_PHY_DC_PHY_BIST_FAIL_1                            0xAFC9
#define PAF_CA_DC_PHY_DC_PHY_BIST_FAIL_2                            0xAFCA
#define PAF_CB_DC_PHY_DC_PHY_BIST_FAIL_3                            0xAFCB
#define PAF_CC_DC_PHY_DC_PHY_BIST_DRF_0                             0xAFCC
#define PAF_CD_DC_PHY_DC_PHY_BIST_DRF_1                             0xAFCD
#define PAF_CE_DC_PHY_DC_PHY_BIST_DRF_2                             0xAFCE
#define PAF_CF_DC_PHY_DC_PHY_BIST_DRF_3                             0xAFCF
#define PAF_D0_DC_PHY_DC_PHY_BIST_RESUME_0                          0xAFD0
#define PAF_D1_DC_PHY_DC_PHY_BIST_RESUME_1                          0xAFD1
#define PAF_D2_DC_PHY_DC_PHY_BIST_RESUME_2                          0xAFD2
#define PAF_D3_DC_PHY_DC_PHY_BIST_RESUME_3                          0xAFD3
#define PAF_D4_DC_PHY_DC_PHY_BIST0_DRF_DONE_0                       0xAFD4
#define PAF_D5_DC_PHY_DC_PHY_BIST0_DRF_DONE_1                       0xAFD5
#define PAF_D6_DC_PHY_DC_PHY_BIST0_DRF_DONE_2                       0xAFD6
#define PAF_D7_DC_PHY_DC_PHY_BIST0_DRF_DONE_3                       0xAFD7
#define PAF_D8_DC_PHY_DC_PHY_BIST_DRF_PAUSE_0                       0xAFD8
#define PAF_D9_DC_PHY_DC_PHY_BIST_DRF_PAUSE_1                       0xAFD9
#define PAF_DA_DC_PHY_DC_PHY_BIST_DRF_PAUSE_2                       0xAFDA
#define PAF_DB_DC_PHY_DC_PHY_BIST_DRF_PAUSE_3                       0xAFDB
#define PAF_DC_DC_PHY_DC_PHY_BIST_DRF_FAIL_0                        0xAFDC
#define PAF_DD_DC_PHY_DC_PHY_BIST_DRF_FAIL_1                        0xAFDD
#define PAF_DE_DC_PHY_DC_PHY_BIST_DRF_FAIL_2                        0xAFDE
#define PAF_DF_DC_PHY_DC_PHY_BIST_DRF_FAIL_3                        0xAFDF
#define PAF_E0_DC_PHY_DC_PHY_BIST_DETAIL_0                          0xAFE0
#define PAF_E1_DC_PHY_DC_PHY_BIST_DETAIL_1                          0xAFE1
#define PAF_E2_DC_PHY_DC_PHY_BIST_DETAIL_2                          0xAFE2
#define PAF_E3_DC_PHY_DC_PHY_BIST_DETAIL_3                          0xAFE3
#define PAF_E4_DC_PHY_DC_PHY_BIST_RM_0                              0xAFE4
#define PAF_E5_DC_PHY_DC_PHY_BIST_RM_1                              0xAFE5
#define PAF_E6_DC_PHY_DC_PHY_BIST_RM_2                              0xAFE6
#define PAF_E7_DC_PHY_DC_PHY_BIST_RM_3                              0xAFE7
#define PAF_F8_DC_PHY_PTG_READY_0                                   0xAFF8
#define PAF_F9_DC_PHY_PTG_READY_1                                   0xAFF9
#define PAF_FA_DC_PHY_PTG_READY_2                                   0xAFFA
#define PAF_FB_DC_PHY_PTG_READY_3                                   0xAFFB
#define PAF_FC_DC_PHY_PTG_SELECT_0                                  0xAFFC
#define PAF_FD_DC_PHY_PTG_SELECT_1                                  0xAFFD
#define PAF_FE_DC_PHY_PTG_SELECT_2                                  0xAFFE
#define PAF_FF_DC_PHY_PTG_SELECT_3                                  0xAFFF


//--------------------------------------------------
// D1 Port DisplayPort 1.2 Digital PHY(Page B0)
//--------------------------------------------------
#define PB0_00_HD_DP_SEL                                            0xB000
#define PB0_01_PHY_DIG_RESET_CTRL                                   0xB001
#define PB0_02_PHY_DIG_RESET2_CTRL                                  0xB002
#define PB0_03_LANE_MUX                                             0xB003
#define PB0_04_CHANNEL_FIFO_SYNC                                    0xB004
#define PB0_05_SAMPLE_EDGE                                          0xB005
#define PB0_06_DECODE_10B8B_ERROR                                   0xB006
#define PB0_07_SCRAMBLE_CTRL                                        0xB007
#define PB0_08_BIST_PATTERN_SEL                                     0xB008
#define PB0_09_BIST_PATTERN1                                        0xB009
#define PB0_0A_BIST_PATTERN2                                        0xB00A
#define PB0_0B_BIST_PATTERN3                                        0xB00B
#define PB0_0C_BIST_PATTERN4                                        0xB00C
#define PB0_0D_BIST_SEED_0                                          0xB00D
#define PB0_0E_DESKEW_PHY                                           0xB00E
#define PB0_0F_DESKEW_PHY2                                          0xB00F
#define PB0_10_PHY_CH_FIFO_SYNC0                                    0xB010
#define PB0_11_PHY_CH_FIFO_SYNC                                     0xB011
#define PB0_12_EQ_CRC_1                                             0xB012
#define PB0_13_EQ_CRC_2                                             0xB013
#define PB0_14_EQ_CRC_3                                             0xB014
#define PB0_15_EQ_CRC_4                                             0xB015
#define PB0_16_EQ_CRC_5                                             0xB016
#define PB0_17_DP_HDCP_CONTROL                                      0xB017
#define PB0_18_DP_HDCP_DOWNLOAD_PORT                                0xB018
#define PB0_19_DP_HDCP_KEY_OUTPUT                                   0xB019
#define PB0_1A_HDCP_IRQ                                             0xB01A
#define PB0_1B_HDCP_INTGT_VRF                                       0xB01B
#define PB0_1C_HDCP_INTGT_VRF_PAT_MSB                               0xB01C
#define PB0_1D_HDCP_INTGT_VRF_PAT_LSB                               0xB01D
#define PB0_1E_HDCP_INTGT_VRF_ANS_MSB                               0xB01E
#define PB0_1F_HDCP_INTGT_VRF_ANS_LSB                               0xB01F
#define PB0_20_HDCP_DEBUG                                           0xB020
#define PB0_21_KM_BYTE_6                                            0xB021
#define PB0_22_KM_BYTE_5                                            0xB022
#define PB0_23_KM_BYTE_4                                            0xB023
#define PB0_24_KM_BYTE_3                                            0xB024
#define PB0_25_KM_BYTE_2                                            0xB025
#define PB0_26_KM_BYTE_1                                            0xB026
#define PB0_27_KM_BYTE_0                                            0xB027
#define PB0_28_M0_BYTE_7                                            0xB028
#define PB0_29_M0_BYTE_6                                            0xB029
#define PB0_2A_M0_BYTE_5                                            0xB02A
#define PB0_2B_M0_BYTE_4                                            0xB02B
#define PB0_2C_M0_BYTE_3                                            0xB02C
#define PB0_2D_M0_BYTE_2                                            0xB02D
#define PB0_2E_M0_BYTE_1                                            0xB02E
#define PB0_2F_M0_BYTE_0                                            0xB02F
#define PB0_30_SHA_CONTRL                                           0xB030
#define PB0_31_SHA_DATA1                                            0xB031
#define PB0_32_SHA_DATA2                                            0xB032
#define PB0_33_SHA_DATA3                                            0xB033
#define PB0_34_SHA_DATA4                                            0xB034
#define PB0_36_SHA_0                                                0xB036
#define PB0_37_SHA_1                                                0xB037
#define PB0_38_SHA_2                                                0xB038
#define PB0_39_SHA_3                                                0xB039
#define PB0_3A_SHA_4                                                0xB03A
#define PB0_3B_SHA_5                                                0xB03B
#define PB0_3C_SHA_6                                                0xB03C
#define PB0_3D_SHA_7                                                0xB03D
#define PB0_3E_SHA_8                                                0xB03E
#define PB0_3F_SHA_9                                                0xB03F
#define PB0_40_SHA_10                                               0xB040
#define PB0_41_SHA_11                                               0xB041
#define PB0_42_SHA_12                                               0xB042
#define PB0_43_SHA_13                                               0xB043
#define PB0_44_SHA_14                                               0xB044
#define PB0_45_SHA_15                                               0xB045
#define PB0_46_SHA_16                                               0xB046
#define PB0_47_SHA_17                                               0xB047
#define PB0_48_SHA_18                                               0xB048
#define PB0_49_SHA_19                                               0xB049
#define PB0_50_DP_SIG_DET_0                                         0xB050
#define PB0_51_DP_SIG_DET_1                                         0xB051
#define PB0_52_DP_SIG_DET_2                                         0xB052
#define PB0_53_DP_SIG_DET_3                                         0xB053
#define PB0_54_DP_SIG_DET_4                                         0xB054


//--------------------------------------------------
// D1 HDCP 2.2 Module (Page B0)
//--------------------------------------------------
#define PB0_55_RIV0                                                 0xB055
#define PB0_56_RIV1                                                 0xB056
#define PB0_57_RIV2                                                 0xB057
#define PB0_58_RIV3                                                 0xB058
#define PB0_59_RIV4                                                 0xB059
#define PB0_5A_RIV5                                                 0xB05A
#define PB0_5B_RIV6                                                 0xB05B
#define PB0_5C_RIV7                                                 0xB05C
#define PB0_60_DEBUG0                                               0xB060
#define PB0_61_DEBUG1                                               0xB061
#define PB0_62_DEBUG2                                               0xB062
#define PB0_63_HDCP_OTHER                                           0xB063
#define PB0_64_HDCP_ENC_CTRL0                                       0xB064
#define PB0_65_HDCP_ENC_CTRL1                                       0xB065
#define PB0_66_HDCP_ENC_CTRL2                                       0xB066
#define PB0_67_HDCP_ENC_CTRL3                                       0xB067
#define PB0_68_HDCP_ENC_CTRL4                                       0xB068
#define PB0_69_HDCP_ENC_CTRL5                                       0xB069
#define PB0_6A_HDCP_ENC_CTRL6                                       0xB06A
#define PB0_6B_HDCP_ENC_CTRL7                                       0xB06B
#define PB0_81_HDCP_AES_CIPHER_KEY_15                               0xB081
#define PB0_82_HDCP_AES_CIPHER_KEY_14                               0xB082
#define PB0_83_HDCP_AES_CIPHER_KEY_13                               0xB083
#define PB0_84_HDCP_AES_CIPHER_KEY_12                               0xB084
#define PB0_85_HDCP_AES_CIPHER_KEY_11                               0xB085
#define PB0_86_HDCP_AES_CIPHER_KEY_10                               0xB086
#define PB0_87_HDCP_AES_CIPHER_KEY_9                                0xB087
#define PB0_88_HDCP_AES_CIPHER_KEY_8                                0xB088
#define PB0_89_HDCP_AES_CIPHER_KEY_7                                0xB089
#define PB0_8A_HDCP_AES_CIPHER_KEY_6                                0xB08A
#define PB0_8B_HDCP_AES_CIPHER_KEY_5                                0xB08B
#define PB0_8C_HDCP_AES_CIPHER_KEY_4                                0xB08C
#define PB0_8D_HDCP_AES_CIPHER_KEY_3                                0xB08D
#define PB0_8E_HDCP_AES_CIPHER_KEY_2                                0xB08E
#define PB0_8F_HDCP_AES_CIPHER_KEY_1                                0xB08F
#define PB0_90_HDCP_AES_CIPHER_KEY_0                                0xB090
#define PB0_93_HDCP_TYPE_AES_0                                      0xB093
#define PB0_94_HDCP_TYPE_AES_1                                      0xB094
#define PB0_95_HDCP_ST_TYPE                                         0xB095
#define PB0_96_DUMMY3                                               0xB096
#define PB0_97_DUMMY4                                               0xB097


//--------------------------------------------------
// D1 Port DisplayPort 1.2 HDCP power on(Page B0)
//--------------------------------------------------
#define PB0_A0_DP_HDCP_CONTROL                                      0xB0A0
#define PB0_A1_DP_HDCP_DOWNLOAD_PORT                                0xB0A1
#define PB0_A2_DP_HDCP_KEY_OUTPUT                                   0xB0A2
#define PB0_A3_HDCP_IRQ                                             0xB0A3
#define PB0_A4_HDCP_BIST                                            0xB0A4
#define PB0_A5_HDCP_DEBUG                                           0xB0A5
#define PB0_A6_KM                                                   0xB0A6
#define PB0_AA_TEST_SEL                                             0xB0AA


//--------------------------------------------------
// D0 Port DisplayPort 1.2 Digital MAC(Page B5)
//--------------------------------------------------
#define PB5_00_MAC_DIG_RESET_CTRL                                   0xB500
#define PB5_01_STHD_CTRL_0                                          0xB501
#define PB5_02_STHD_CTRL_1                                          0xB502
#define PB5_03_STHD_CTRL_2                                          0xB503
#define PB5_04_STHD_CTRL_3                                          0xB504
#define PB5_05_STHD_CTRL_4                                          0xB505
#define PB5_06_STHD_CTRL_5                                          0xB506
#define PB5_07_STHD_CTRL_6                                          0xB507
#define PB5_08_STHD_CTRL_7                                          0xB508
#define PB5_09_STHD_CTRL_8                                          0xB509
#define PB5_0A_STHD_CTRL_9                                          0xB50A
#define PB5_0B_STHD_CTRL_10                                         0xB50B
#define PB5_0C_STHD_CTRL_11                                         0xB50C
#define PB5_0D_SOURCE_SEL_0                                         0xB50D
#define PB5_0E_SOURCE_SEL_1                                         0xB50E
#define PB5_0F_SOURCE_SEL_2                                         0xB50F
#define PB5_20_PG_CTRL_0                                            0xB520
#define PB5_21_PG_CTRL_1                                            0xB521
#define PB5_22_PG_CTRL_2                                            0xB522
#define PB5_23_PG_CTRL_3                                            0xB523
#define PB5_24_RB422_YONLY                                          0xB524
#define PB5_25_SRAM_BIST_0                                          0xB525
#define PB5_26_SRAM_BIST_1                                          0xB526
#define PB5_30_DPF_CTRL_0                                           0xB530
#define PB5_31_DP_OUTPUT_CTRL                                       0xB531
#define PB5_32_EVBLK2VS_H                                           0xB532
#define PB5_33_EVBLK2VS_M                                           0xB533
#define PB5_34_EVBLK2VS_L                                           0xB534
#define PB5_35_OVBLK2VS_H                                           0xB535
#define PB5_36_OVBLK2VS_M                                           0xB536
#define PB5_37_OVBLK2VS_L                                           0xB537
#define PB5_38_BS2HS_0                                              0xB538
#define PB5_39_BS2HS_1                                              0xB539
#define PB5_40_VS_FRONT_PORCH                                       0xB540
#define PB5_41_MN_DPF_HTT_M                                         0xB541
#define PB5_42_MN_DPF_HTT_L                                         0xB542
#define PB5_43_MN_DPF_HST_M                                         0xB543
#define PB5_44_MN_DPF_HST_L                                         0xB544
#define PB5_45_MN_DPF_HWD_M                                         0xB545
#define PB5_46_MN_DPF_HWD_L                                         0xB546
#define PB5_47_MN_DPF_HSW_M                                         0xB547
#define PB5_48_MN_DPF_HSW_L                                         0xB548
#define PB5_49_MN_DPF_VTT_M                                         0xB549
#define PB5_4A_MN_DPF_VTT_L                                         0xB54A
#define PB5_4B_MN_DPF_VST_M                                         0xB54B
#define PB5_4C_MN_DPF_VST_L                                         0xB54C
#define PB5_4D_MN_DPF_VHT_M                                         0xB54D
#define PB5_4E_MN_DPF_VHT_L                                         0xB54E
#define PB5_4F_MN_DPF_VSW_M                                         0xB54F
#define PB5_50_MN_DPF_VSW_L                                         0xB550
#define PB5_51_MN_DPF_BG_RED_M                                      0xB551
#define PB5_52_MN_DPF_BG_RED_L                                      0xB552
#define PB5_53_MN_DPF_BG_GRN_M                                      0xB553
#define PB5_54_MN_DPF_BG_GRN_L                                      0xB554
#define PB5_55_MN_DPF_BG_BLU_M                                      0xB555
#define PB5_56_MN_DPF_BG_BLU_L                                      0xB556
#define PB5_57_INTERLACE_MODE_CONFIG                                0xB557
#define PB5_58_MN_MEAS_CTRL                                         0xB558
#define PB5_59_MN_MEAS_VLN_M                                        0xB559
#define PB5_5A_MN_MEAS_VLN_L                                        0xB55A
#define PB5_5B_MN_MEAS_HLN_M                                        0xB55B
#define PB5_5C_MN_MEAS_HLN_L                                        0xB55C
#define PB5_5D_VHEIGHT_MSB                                          0xB55D
#define PB5_5E_VHEIGHT_LSB                                          0xB55E
#define PB5_5F_VBLANK_MSB                                           0xB55F
#define PB5_60_VBLANK_LSB                                           0xB560
#define PB5_61_HBLANK_MSB                                           0xB561
#define PB5_62_HBLANK_LSB                                           0xB562
#define PB5_63_VIDEO_EN_CNT_0                                       0xB563
#define PB5_64_VIDEO_EN_CNT_1                                       0xB564
#define PB5_70_DP_CRC_CTRL                                          0xB570
#define PB5_71_DP_CRC_R_M                                           0xB571
#define PB5_72_DP_CRC_R_L                                           0xB572
#define PB5_73_DP_CRC_G_M                                           0xB573
#define PB5_74_DP_CRC_G_L                                           0xB574
#define PB5_75_DP_CRC_B_M                                           0xB575
#define PB5_76_DP_CRC_B_L                                           0xB576
#define PB5_77_DP_CRC_CB_M                                          0xB577
#define PB5_78_DP_CRC_CB_L                                          0xB578
#define PB5_E0_TEST0                                                0xB5E0
#define PB5_E1_TEST1                                                0xB5E1
#define PB5_E2_CPMODE                                               0xB5E2
#define PB5_F0_DP_RSV0                                              0xB5F0
#define PB5_F1_DP_RSV1                                              0xB5F1
#define PB5_F2_DP_RSV2                                              0xB5F2
#define PB5_F3_DP_RSV3                                              0xB5F3
#define PB5_F4_DP_RSV4                                              0xB5F4
#define PB5_F5_DP_RSV5                                              0xB5F5
#define PB5_F6_DP_RSV6                                              0xB5F6
#define PB5_F7_DP_RSV7                                              0xB5F7
#define PB5_F8_DP_RSV8                                              0xB5F8
#define PB5_F9_DP_RSV9                                              0xB5F9
#define PB5_FA_DP_RSVA                                              0xB5FA


//--------------------------------------------------
// D0 Port DisplayPort 1.2 Digital MAC PLL(Page B5)
//--------------------------------------------------
#define PB5_A0_MN_SCLKG_CTRL                                        0xB5A0
#define PB5_A1_MN_SCLKG_DIVM                                        0xB5A1
#define PB5_A2_MN_SCLKG_DIVN                                        0xB5A2
#define PB5_A3_MN_SCLKG_DIVS                                        0xB5A3
#define PB5_A4_MN_SCLKG_OFFS_H                                      0xB5A4
#define PB5_A5_MN_SCLKG_OFFS_M                                      0xB5A5
#define PB5_A6_MN_SCLKG_OFFS_L                                      0xB5A6
#define PB5_A7_MN_SCLKG_TRK_CTRL                                    0xB5A7
#define PB5_A8_MN_SCLKG_TRK_MN_I_H                                  0xB5A8
#define PB5_A9_MN_SCLKG_TRK_MN_I_M                                  0xB5A9
#define PB5_AA_MN_SCLKG_TRK_MN_I_L                                  0xB5AA
#define PB5_AB_MN_SCLKG_TRK_MN_P_H                                  0xB5AB
#define PB5_AC_MN_SCLKG_TRK_MN_P_M                                  0xB5AC
#define PB5_AD_MN_SCLKG_TRK_MN_P_L                                  0xB5AD
#define PB5_AE_MN_SCLKG_TRK_MN_PE                                   0xB5AE
#define PB5_AF_MN_SCLKG_TRK_MN_NLOCK                                0xB5AF
#define PB5_B0_MN_SCLKG_TRK_VS_I_H                                  0xB5B0
#define PB5_B1_MN_SCLKG_TRK_VS_I_M                                  0xB5B1
#define PB5_B2_MN_SCLKG_TRK_VS_I_L                                  0xB5B2
#define PB5_B3_MN_SCLKG_TRK_VS_P_H                                  0xB5B3
#define PB5_B4_MN_SCLKG_TRK_VS_P_M                                  0xB5B4
#define PB5_B5_MN_SCLKG_TRK_VS_P_L                                  0xB5B5
#define PB5_B6_MN_SCLKG_TRK_VS_PE                                   0xB5B6
#define PB5_B7_MN_SCLKG_TRK_VS_NLOCK                                0xB5B7
#define PB5_B8_MN_SCLKG_SDM_CTRL                                    0xB5B8
#define PB5_B9_MN_SCLKG_SDM_TEST                                    0xB5B9
#define PB5_BA_MN_SCLKG_SDM_SUMC_H                                  0xB5BA
#define PB5_BB_MN_SCLKG_SDM_SUMC_M                                  0xB5BB
#define PB5_BC_MN_SCLKG_SDM_SUMC_L                                  0xB5BC
#define PB5_BD_MN_SCLKG_PLL_PWR                                     0xB5BD
#define PB5_BE_MN_SCLKG_PLL_CHP                                     0xB5BE
#define PB5_BF_MN_SCLKG_PLL_WD                                      0xB5BF
#define PB5_C0_MN_SCLKG_PLL_INSEL                                   0xB5C0
#define PB5_C1_MN_SCLKG_PLL_RESERVE                                 0xB5C1
#define PB5_C2_HS_TRACKING_NEW_MODE1                                0xB5C2
#define PB5_C3_HS_TRACKING_NEW_MODE2                                0xB5C3
#define PB5_C4_M_CODE_ADJUST_0                                      0xB5C4
#define PB5_C5_M_CODE_ADJUST_1                                      0xB5C5
#define PB5_C6_M_CODE_ADJUST_2                                      0xB5C6
#define PB5_C7_VBID_MAN_MADE                                        0xB5C7
#define PB5_C8_DUMMY_1                                              0xB5C8
#define PB5_C9_DUMMY_2                                              0xB5C9
#define PB5_CA_DUMMY_3                                              0xB5CA


//--------------------------------------------------
// D0 DisplayPort Video SEC DATA (Page B6)
//--------------------------------------------------
#define PB6_00_MN_STRM_ATTR_CTRL                                    0xB600
#define PB6_01_DP_VBID                                              0xB601
#define PB6_02_MN_STRM_ATTR_MISC                                    0xB602
#define PB6_03_MN_STRM_ATTR_MISC1                                   0xB603
#define PB6_08_MSA_HTT_0                                            0xB608
#define PB6_09_MSA_HTT_1                                            0xB609
#define PB6_0A_MSA_HST_0                                            0xB60A
#define PB6_0B_MSA_HST_1                                            0xB60B
#define PB6_0C_MSA_HWD_0                                            0xB60C
#define PB6_0D_MSA_HWD_1                                            0xB60D
#define PB6_0E_MSA_HSW_0                                            0xB60E
#define PB6_0F_MSA_HSW_1                                            0xB60F
#define PB6_10_MSA_VTTE_0                                           0xB610
#define PB6_11_MSA_VTTE_1                                           0xB611
#define PB6_12_MSA_VTTO_0                                           0xB612
#define PB6_13_MSA_VTTO_1                                           0xB613
#define PB6_14_MSA_VST_0                                            0xB614
#define PB6_15_MSA_VST_1                                            0xB615
#define PB6_16_MSA_VHT_0                                            0xB616
#define PB6_17_MSA_VHT_1                                            0xB617
#define PB6_18_MSA_VSW_0                                            0xB618
#define PB6_19_MSA_VSW_1                                            0xB619
#define PB6_1A_MSA_MVID_0                                           0xB61A
#define PB6_1B_MSA_MVID_1                                           0xB61B
#define PB6_1C_MSA_MVID_2                                           0xB61C
#define PB6_1D_MSA_NVID_0                                           0xB61D
#define PB6_1E_MSA_NVID_1                                           0xB61E
#define PB6_1F_MSA_NVID_2                                           0xB61F
#define PB6_20_MSA_MAUD_0                                           0xB620
#define PB6_21_MSA_MAUD_1                                           0xB621
#define PB6_22_MSA_MAUD_2                                           0xB622
#define PB6_23_MSA_NAUD_0                                           0xB623
#define PB6_24_MSA_NAUD_1                                           0xB624
#define PB6_25_MSA_NAUD_2                                           0xB625
#define PB6_26_DP_AUD_CH_STATUS0                                    0xB626
#define PB6_27_DP_AUD_CH_STATUS1                                    0xB627
#define PB6_28_DP_AUD_CH_STATUS2                                    0xB628
#define PB6_29_DP_AUD_CH_STATUS3                                    0xB629
#define PB6_2A_DP_AUD_CH_STATUS4                                    0xB62A
#define PB6_2B_MN_RS_DEC_CTRL                                       0xB62B
#define PB6_2C_DP_INFO_FM_RSV0                                      0xB62C
#define PB6_2D_DP_INFO_FM_RSV1                                      0xB62D
#define PB6_30_DP_INFO_FM_ADR                                       0xB630
#define PB6_31_DP_INFO_FM_DAT                                       0xB631
#define PB6_32_DP_INFO_VAR_EN_M                                     0xB632
#define PB6_33_DP_INFO_VAR_EN_L                                     0xB633
#define PB6_34_DP_INFO_VAR_ST_M                                     0xB634
#define PB6_35_DP_INFO_VAR_ST_L                                     0xB635
#define PB6_36_DP_GLB_STATUS                                        0xB636
#define PB6_37_DP_AVWD_CTRL                                         0xB637
#define PB6_38_DP_VWD_CTRL                                          0xB638
#define PB6_39_DP_AWD_CTRL                                          0xB639
#define PB6_3A_DP_IRQ_CTRL0                                         0xB63A
#define PB6_3B_DP_IRQ_CTRL1                                         0xB63B
#define PB6_40_VSC0                                                 0xB640
#define PB6_41_VSC1                                                 0xB641
#define PB6_42_VSC2                                                 0xB642
#define PB6_43_VSC3                                                 0xB643
#define PB6_44_VSC4                                                 0xB644
#define PB6_45_VSC5                                                 0xB645
#define PB6_46_VSC6                                                 0xB646
#define PB6_47_VSC7                                                 0xB647
#define PB6_48_VSC8                                                 0xB648
#define PB6_49_VSC9                                                 0xB649
#define PB6_4A_VSCA                                                 0xB64A
#define PB6_4B_VSCB                                                 0xB64B
#define PB6_4C_VSCC                                                 0xB64C
#define PB6_4D_DP_LR_SEL                                            0xB64D
#define PB6_4E_SRAM_BIST_0                                          0xB64E
#define PB6_4F_SRAM_BIST_1                                          0xB64F


//--------------------------------------------------
// D0 DisplayPort Audio SEC DATA (Page B6)
//--------------------------------------------------
#define PB6_50_AUD_FREQUENY_DET_0                                   0xB650
#define PB6_51_AUD_FREQUENY_DET_1                                   0xB651
#define PB6_52_AUD_FREQUENY_TH_0                                    0xB652
#define PB6_53_AUD_FREQUENY_TH_1                                    0xB653
#define PB6_54_AUD_FREQUENY_TH_2                                    0xB654
#define PB6_55_AUD_FREQUENY_TH_3                                    0xB655
#define PB6_56_AUD_FREQUENY_TH_4                                    0xB656
#define PB6_57_AUD_FREQUENY_TH_5                                    0xB657
#define PB6_58_SCODE_0                                              0xB658
#define PB6_59_SCODE_1                                              0xB659
#define PB6_5A_SCODE_2                                              0xB65A
#define PB6_5B_DCODE_0                                              0xB65B
#define PB6_5C_DCODE_1                                              0xB65C
#define PB6_5D_DCODE_2                                              0xB65D
#define PB6_5E_DCODE_3                                              0xB65E
#define PB6_5F_DCODE_4                                              0xB65F
#define PB6_60_DCODE_5                                              0xB660
#define PB6_61_AUD_SAMPLE_CNT_0                                     0xB661
#define PB6_62_AUD_SAMPLE_CNT_1                                     0xB662
#define PB6_63_AUD_DEPTH_TRACKING_NUM_0                             0xB663
#define PB6_64_AUD_DEPTH_TRACKING_NUM_1                             0xB664
#define PB6_65_AUD_DEPTH_TRACKING_NUM_2                             0xB665
#define PB6_66_AUD_DEPTH_TRACKING_NUM_3                             0xB666
#define PB6_67_AUD_DEPTH_TRACKING_NUM_4                             0xB667
#define PB6_68_AUD_DEPTH_ICODE_0                                    0xB668
#define PB6_69_AUD_DEPTH_ICODE_1                                    0xB669
#define PB6_6A_AUD_DEPTH_ICODE_2                                    0xB66A
#define PB6_6B_AUD_DEPTH_ICODE_3                                    0xB66B
#define PB6_6C_AUD_DEPTH_ICODE_4                                    0xB66C
#define PB6_6D_AUD_DEPTH_IGAIN_0                                    0xB66D
#define PB6_6E_AUD_DEPTH_IGAIN_1                                    0xB66E
#define PB6_70_AUD_BUFFER_CTRL_0                                    0xB670
#define PB6_71_AUD_BUFFER_CTRL_1                                    0xB671
#define PB6_72_AUD_BUFFER_CTRL_2                                    0xB672
#define PB6_73_AUD_BUFFER_CTRL_3                                    0xB673
#define PB6_74_AUD_FSM_CTRL_0                                       0xB674
#define PB6_75_AUD_MAN_FSM_CTRL_1                                   0xB675
#define PB6_76_DVC_CTRL                                             0xB676
#define PB6_77_DVC_VA                                               0xB677
#define PB6_78_DVC_WINDOW_CONTROL_0                                 0xB678
#define PB6_79_DVC_WINDOW_CONTROL_1                                 0xB679
#define PB6_7A_DVC_GAIN_READ_MSB                                    0xB67A
#define PB6_7B_DVC_GAIN_READ_LSB                                    0xB67B
#define PB6_7C_AUD_FSM_CTRL_1                                       0xB67C
#define PB6_7D_AUD_FSM_CTRL_2                                       0xB67D
#define PB6_7E_DVC_WINDOW_CONTROL_FAN_OUT                           0xB67E
#define PB6_80_AUD_PS_CTRL_0                                        0xB680
#define PB6_81_AUD_BDRY_0                                           0xB681
#define PB6_82_AUD_BDRY_1                                           0xB682
#define PB6_83_AUD_BDRY_2                                           0xB683
#define PB6_84_AUD_BDRY_3                                           0xB684
#define PB6_85_AUD_BDRY_4                                           0xB685
#define PB6_86_AUD_BDRY_5                                           0xB686
#define PB6_87_AUD_DEPTH_0                                          0xB687
#define PB6_88_AUD_DEPTH_1                                          0xB688
#define PB6_89_AUD_DEPTH_2                                          0xB689
#define PB6_8A_AUD_DEPTH_5                                          0xB68A
#define PB6_8B_AUD_DEPTH_6                                          0xB68B
#define PB6_8C_AUD_MN_DEPTH                                         0xB68C
#define PB6_8D_AUD_MN_0                                             0xB68D
#define PB6_8E_AUD_MN_1                                             0xB68E
#define PB6_8F_AUD_MN_2                                             0xB68F
#define PB6_90_AUD_MN_3                                             0xB690
#define PB6_91_AUD_MN_4                                             0xB691
#define PB6_92_AUD_TRND_0                                           0xB692
#define PB6_93_AUD_TRND_1                                           0xB693
#define PB6_94_AUD_TRND_2                                           0xB694
#define PB6_95_AUD_TRND_3                                           0xB695
#define PB6_96_AUD_TRND_4                                           0xB696
#define PB6_97_AUD_TRND_5                                           0xB697
#define PB6_98_AUD_TRND_6                                           0xB698
#define PB6_99_AUD_TRND_7                                           0xB699
#define PB6_9A_AUD_TRND_8                                           0xB69A
#define PB6_9B_AUD_TRND_9                                           0xB69B
#define PB6_9C_AUD_TRND_10                                          0xB69C
#define PB6_9D_AUD_D_CODE_0                                         0xB69D
#define PB6_A0_AUD_D_CODE_1                                         0xB6A0
#define PB6_A1_AUD_SUMC_MSB                                         0xB6A1
#define PB6_A2_AUD_SUMC_LSB                                         0xB6A2
#define PB6_A9_SPDIF_TX_0                                           0xB6A9
#define PB6_AA_SPDIF_CS_0                                           0xB6AA
#define PB6_AB_SPDIF_CS_1                                           0xB6AB
#define PB6_AC_SPDIF_CS_2                                           0xB6AC
#define PB6_AD_SPDIF_CS_3                                           0xB6AD
#define PB6_AE_SPDIF_CS_4                                           0xB6AE
#define PB6_B0_DP_AUD_CTRL                                          0xB6B0
#define PB6_B1_DP_AUD_ID                                            0xB6B1
#define PB6_B2_DP_AUD_ID_DETECT                                     0xB6B2
#define PB6_B3_DP_CHANNEL_EN                                        0xB6B3
#define PB6_B4_DP_SEC_MISC                                          0xB6B4
#define PB6_B5_DP_AUD_CRC                                           0xB6B5
#define PB6_B6_DP_AUD_CRC_1                                         0xB6B6
#define PB6_B7_TEST_PIN                                             0xB6B7
#define PB6_B8_DP_I2S_CTRL                                          0xB6B8
#define PB6_B9_AUD_I2S_CRC_HB                                       0xB6B9
#define PB6_BA_AUD_I2S_CRC_LB                                       0xB6BA
#define PB6_BB_TO_DAC_CH_SEL                                        0xB6BB
#define PB6_C0_AUD_DEPTH_7                                          0xB6C0
#define PB6_C1_AUD_DEPTH_8                                          0xB6C1
#define PB6_FC_DUMMY_0                                              0xB6FC
#define PB6_FD_DUMMY_1                                              0xB6FD
#define PB6_FE_DUMMY_2                                              0xB6FE
#define PB6_FF_DUMMY_3                                              0xB6FF


//--------------------------------------------------
// D0 DisplayPort AUD PLL (Page B6)
//--------------------------------------------------
#define PB6_D0_AUDIO_CLK_CTRL                                       0xB6D0
#define PB6_D1_MN_SCLKG_DIVM                                        0xB6D1
#define PB6_D2_MN_SCLKG_DIVN                                        0xB6D2
#define PB6_D3_MN_SCLKG_PLL_PWR                                     0xB6D3
#define PB6_D4_MN_SCLKG_PLL_CHP                                     0xB6D4
#define PB6_D5_MN_SCLKG_PLL_WD                                      0xB6D5
#define PB6_D6_MN_SCLKG_PLL_INSEL                                   0xB6D6
#define PB6_D7_MN_SCLKG_PLL_RESERVE                                 0xB6D7


//--------------------------------------------------
// D0 Port DisplayPort 1.2 AUX DownReq MSG(Page B7)
//--------------------------------------------------
#define PB7_00_AUX_RX_MSG_RX_CTRL                                   0xB700
#define PB7_01_MSG_RX_FINISH_IRQ_EN                                 0xB701
#define PB7_02_MSG_RX_FINISH                                        0xB702
#define PB7_03_MSG_RX_FLAG                                          0xB703
#define PB7_04_MSG_RX_BUF_CLR                                       0xB704
#define PB7_05_MSG_RX_DATA0                                         0xB705
#define PB7_06_MSG_RX_DATA1                                         0xB706
#define PB7_07_MSG_RX_DATA2                                         0xB707
#define PB7_08_MSG_RX_DATA3                                         0xB708
#define PB7_09_MSG_RX_DATA4                                         0xB709
#define PB7_0A_MSG_RX_DATA5                                         0xB70A
#define PB7_0B_MSG_RX_DATA6                                         0xB70B
#define PB7_0C_MSG_RX_DATA7                                         0xB70C
#define PB7_0D_MSG_RX_DATA8                                         0xB70D
#define PB7_0E_MSG_RX_DATA9                                         0xB70E
#define PB7_0F_MSG_RX_DATAA                                         0xB70F
#define PB7_10_MSG_RX_BUF0_LEN                                      0xB710
#define PB7_11_MSG_RX_BUF0_WRPTR                                    0xB711
#define PB7_12_MSG_RX_BUF0_RDPTR                                    0xB712
#define PB7_13_MSG_RX_BUF0_RD_DATA                                  0xB713
#define PB7_14_MSG_RX_BUF1_LEN                                      0xB714
#define PB7_15_MSG_RX_BUF1_WRPTR                                    0xB715
#define PB7_16_MSG_RX_BUF1_RDPTR                                    0xB716
#define PB7_17_MSG_RX_BUF1_RD_DATA                                  0xB717
#define PB7_18_MSG_BUF_DEFER_WL                                     0xB718
#define PB7_19_MSG_SRAM_BIST_CTRL0                                  0xB719
#define PB7_1A_MSG_SRAM_DRF_BIST_CTRL0                              0xB71A
#define PB7_1B_MSG_EXCEPT_CTRL0                                     0xB71B
#define PB7_1C_MSG_EXCEPT_CTRL1                                     0xB71C
#define PB7_1D_MSG_STATUS_FLAG                                      0xB71D
#define PB7_1E_MSG_CTRL_DUMMY_2                                     0xB71E
#define PB7_1F_MSG_CTRL_DUMMY_3                                     0xB71F


//--------------------------------------------------
// D0 Port DisplayPort 1.2 AUX UpRep MSG(Page B7)
//--------------------------------------------------
#define PB7_20_AUX_RX_MSG_RX_CTRL                                   0xB720
#define PB7_21_MSG_RX_FINISH_IRQ_EN                                 0xB721
#define PB7_22_MSG_RX_FINISH                                        0xB722
#define PB7_23_MSG_RX_FLAG                                          0xB723
#define PB7_24_MSG_RX_BUF_CLR                                       0xB724
#define PB7_25_MSG_RX_DATA0                                         0xB725
#define PB7_26_MSG_RX_DATA1                                         0xB726
#define PB7_27_MSG_RX_DATA2                                         0xB727
#define PB7_28_MSG_RX_DATA3                                         0xB728
#define PB7_29_MSG_RX_DATA4                                         0xB729
#define PB7_2A_MSG_RX_DATA5                                         0xB72A
#define PB7_2B_MSG_RX_DATA6                                         0xB72B
#define PB7_2C_MSG_RX_DATA7                                         0xB72C
#define PB7_2D_MSG_RX_DATA8                                         0xB72D
#define PB7_2E_MSG_RX_DATA9                                         0xB72E
#define PB7_2F_MSG_RX_DATAA                                         0xB72F
#define PB7_30_MSG_RX_BUF0_LEN                                      0xB730
#define PB7_31_MSG_RX_BUF0_WRPTR                                    0xB731
#define PB7_32_MSG_RX_BUF0_RDPTR                                    0xB732
#define PB7_33_MSG_RX_BUF0_RD_DATA                                  0xB733
#define PB7_34_MSG_RX_BUF1_LEN                                      0xB734
#define PB7_35_MSG_RX_BUF1_WRPTR                                    0xB735
#define PB7_36_MSG_RX_BUF1_RDPTR                                    0xB736
#define PB7_37_MSG_RX_BUF1_RD_DATA                                  0xB737
#define PB7_38_MSG_BUF_DEFER_WL                                     0xB738
#define PB7_3B_MSG_EXCEPT_CTRL0                                     0xB73B
#define PB7_3C_MSG_EXCEPT_CTRL1                                     0xB73C
#define PB7_3D_MSG_STATUS_FLAG                                      0xB73D
#define PB7_3E_MSG_CTRL_DUMMY_2                                     0xB73E
#define PB7_3F_MSG_CTRL_DUMMY_3                                     0xB73F


//--------------------------------------------------
// D0 Port DisplayPort 1.2 AUX UpStream MSG(Page B7)
//--------------------------------------------------
#define PB7_40_AUX_RX_MSG_TX_CTRL                                   0xB740
#define PB7_41_MSG_TX_FINISH                                        0xB741
#define PB7_42_MSG_TX_LENGTH                                        0xB742
#define PB7_43_MSG_TX_SET0                                          0xB743
#define PB7_44_MSG_TX_SET1                                          0xB744
#define PB7_45_MSG_TX_SET2                                          0xB745
#define PB7_46_MSG_TX_SET3                                          0xB746
#define PB7_47_MSG_TX_SET4                                          0xB747
#define PB7_48_MSG_TX_SET5                                          0xB748
#define PB7_49_MSG_TX_SET6                                          0xB749
#define PB7_4A_MSG_TX_SET7                                          0xB74A
#define PB7_4B_MSG_TX_SET8                                          0xB74B
#define PB7_4C_MSG_TX_SET9                                          0xB74C
#define PB7_4D_MSG_TX_ADR_SEL                                       0xB74D
#define PB7_4E_BUF_RDPTR                                            0xB74E
#define PB7_4F_BUF_CLR                                              0xB74F
#define PB7_50_BUF_FW_WRPTR                                         0xB750
#define PB7_51_BUF_FW_WR_DATA                                       0xB751
#define PB7_52_BUF_END_FLAG                                         0xB752
#define PB7_53_MSG_TX_READ_FLAG                                     0xB753


//--------------------------------------------------
// D0 Port DisplayPort 1.2 AUX Analog PHY(Page B7)
//--------------------------------------------------
#define PB7_60_DIG_TX_04                                            0xB760
#define PB7_61_AUX_1                                                0xB761
#define PB7_62_AUX_2                                                0xB762
#define PB7_63_AUX_3                                                0xB763
#define PB7_64_AUX_4                                                0xB764
#define PB7_65_AUX_5                                                0xB765
#define PB7_66_AUX_6                                                0xB766
#define PB7_67_DIG_TX_03                                            0xB767


//--------------------------------------------------
// D0 Port DisplayPort 1.2 AUX Digital PHY(Page B7)
//--------------------------------------------------
#define PB7_70_AUX_DIG_PHY0                                         0xB770
#define PB7_71_AUX_DIG_PHY1                                         0xB771
#define PB7_72_AUX_DIG_PHY2                                         0xB772
#define PB7_73_AUX_DIG_PHY3                                         0xB773
#define PB7_74_AUX_DIG_PHY4                                         0xB774
#define PB7_75_AUX_DIG_PHY5                                         0xB775
#define PB7_76_AUX_DIG_PHY6                                         0xB776
#define PB7_77_AUX_DIG_PHY7                                         0xB777
#define PB7_78_AUX_DIG_PHY8                                         0xB778
#define PB7_79_AUX_DIG_PHY9                                         0xB779
#define PB7_7A_AUX_DIG_PHYA                                         0xB77A
#define PB7_7B_GDI_POWER_TIMER                                      0xB77B
#define PB7_7C_GDI_POWER_FLAG                                       0xB77C
#define PB7_7D_AUX_DELAY_TIMER                                      0xB77D
#define PB7_7E_AUX_DELAY_FIFO                                       0xB77E
#define PB7_7F_AUX_DEBUG                                            0xB77F


//--------------------------------------------------
// D0 Port DisplayPort 1.2 AUX (Page B7)
//--------------------------------------------------
#define PB7_A0_AUX_RESERVE0                                         0xB7A0
#define PB7_A1_AUX_RESERVE1                                         0xB7A1
#define PB7_A2_AUX_RESERVE2                                         0xB7A2
#define PB7_A3_AUX_RESERVE3                                         0xB7A3
#define PB7_A4_AUX_RESERVE4                                         0xB7A4
#define PB7_A5_AUX_RESERVE5                                         0xB7A5
#define PB7_B0_AUX_PAYLOAD_CLEAR                                    0xB7B0
#define PB7_B1_MST_ACT_IRQ                                          0xB7B1
#define PB7_B2_AUX_SPECIAL_IRQ_EN                                   0xB7B2
#define PB7_B3_AUX_SPECIAL_IRQ_FLAG                                 0xB7B3
#define PB7_B4_AUX_IRQ_ADDR0_MSB                                    0xB7B4
#define PB7_B5_AUX_IRQ_ADDR0_MSB1                                   0xB7B5
#define PB7_B6_AUX_IRQ_ADDR0_LSB                                    0xB7B6
#define PB7_B7_AUX_IRQ_ADDR1_MSB                                    0xB7B7
#define PB7_B8_AUX_IRQ_ADDR1_MSB1                                   0xB7B8
#define PB7_B9_AUX_IRQ_ADDR1_LSB                                    0xB7B9
#define PB7_BA_AUX_IRQ_ADDR2_MSB                                    0xB7BA
#define PB7_BB_AUX_IRQ_ADDR2_MSB1                                   0xB7BB
#define PB7_BC_AUX_IRQ_ADDR2_LSB                                    0xB7BC
#define PB7_BD_AUX_IRQ_ADDR3_MSB                                    0xB7BD
#define PB7_BE_AUX_IRQ_ADDR3_MSB1                                   0xB7BE
#define PB7_BF_AUX_IRQ_ADDR3_LSB                                    0xB7BF
#define PB7_C0_DPCD_CTRL                                            0xB7C0
#define PB7_C1_DPCD_ADDR_PORT_H                                     0xB7C1
#define PB7_C2_DPCD_ADDR_PORT_M                                     0xB7C2
#define PB7_C3_DPCD_ADDR_PORT_L                                     0xB7C3
#define PB7_C4_DPCD_DATA_PORT                                       0xB7C4
#define PB7_C6_AUX_PHY_DIG2                                         0xB7C6
#define PB7_C7_TP1_OCCR                                             0xB7C7
#define PB7_D0_AUX_MODE_SET                                         0xB7D0
#define PB7_D1_DP_IIC_SET                                           0xB7D1
#define PB7_D2_AUX_RX_CMD                                           0xB7D2
#define PB7_D3_AUX_RX_ADDR_M                                        0xB7D3
#define PB7_D4_AUX_RX_ADDR_L                                        0xB7D4
#define PB7_D5_AUX_RXLEN                                            0xB7D5
#define PB7_D6_AUX_RX_DATA                                          0xB7D6
#define PB7_D7_AUX_TX_CMD                                           0xB7D7
#define PB7_D8_AUX_TX_LEN                                           0xB7D8
#define PB7_D9_AUX_TX_DATA                                          0xB7D9
#define PB7_DA_AUX_FIFO_RST                                         0xB7DA
#define PB7_DB_AUX_STATUS                                           0xB7DB
#define PB7_DC_AUX_IRQ_STATUS                                       0xB7DC
#define PB7_DD_AUX_DPCD_IRQ                                         0xB7DD
#define PB7_DE_AUX_DPCD_IRQ_EN                                      0xB7DE
#define PB7_DF_AUX_IIC_MASTER_CTRL                                  0xB7DF
#define PB7_F0_AUX_TX_TIMER                                         0xB7F0
#define PB7_F1_AUX_TX_TIMER_2                                       0xB7F1
#define PB7_F2_IIC_DEBOUNCE                                         0xB7F2
#define PB7_F3_IIC_SLAVE_ADD                                        0xB7F3
#define PB7_F4_MCUIIC                                               0xB7F4
#define PB7_F5_MCUNA_MSB_1                                          0xB7F5
#define PB7_F6_MCUNA_MSB_2                                          0xB7F6
#define PB7_F7_HDCP22_SRAM_BIST_0                                   0xB7F7
#define PB7_F8_HDCP22_SRAM_BIST_1                                   0xB7F8
#define PB7_FA_DUMMY_0                                              0xB7FA
#define PB7_FB_DUMMY_1                                              0xB7FB
#define PB7_FF_TEST_FUNCTION                                        0xB7FF


//--------------------------------------------------
// D1 Port DisplayPort 1.2 Digital MAC(Page B8)
//--------------------------------------------------
#define PB8_00_MAC_DIG_RESET_CTRL                                   0xB800
#define PB8_01_STHD_CTRL_0                                          0xB801
#define PB8_02_STHD_CTRL_1                                          0xB802
#define PB8_03_STHD_CTRL_2                                          0xB803
#define PB8_04_STHD_CTRL_3                                          0xB804
#define PB8_05_STHD_CTRL_4                                          0xB805
#define PB8_06_STHD_CTRL_5                                          0xB806
#define PB8_07_STHD_CTRL_6                                          0xB807
#define PB8_08_STHD_CTRL_7                                          0xB808
#define PB8_09_STHD_CTRL_8                                          0xB809
#define PB8_0A_STHD_CTRL_9                                          0xB80A
#define PB8_0B_STHD_CTRL_10                                         0xB80B
#define PB8_0C_STHD_CTRL_11                                         0xB80C
#define PB8_0D_SOURCE_SEL_0                                         0xB80D
#define PB8_0E_SOURCE_SEL_1                                         0xB80E
#define PB8_0F_SOURCE_SEL_2                                         0xB80F
#define PB8_20_PG_CTRL_0                                            0xB820
#define PB8_21_PG_CTRL_1                                            0xB821
#define PB8_22_PG_CTRL_2                                            0xB822
#define PB8_23_PG_CTRL_3                                            0xB823
#define PB8_24_RB422_YONLY                                          0xB824
#define PB8_25_SRAM_BIST_0                                          0xB825
#define PB8_26_SRAM_BIST_1                                          0xB826
#define PB8_30_DPF_CTRL_0                                           0xB830
#define PB8_31_DP_OUTPUT_CTRL                                       0xB831
#define PB8_32_EVBLK2VS_H                                           0xB832
#define PB8_33_EVBLK2VS_M                                           0xB833
#define PB8_34_EVBLK2VS_L                                           0xB834
#define PB8_35_OVBLK2VS_H                                           0xB835
#define PB8_36_OVBLK2VS_M                                           0xB836
#define PB8_37_OVBLK2VS_L                                           0xB837
#define PB8_38_BS2HS_0                                              0xB838
#define PB8_39_BS2HS_1                                              0xB839
#define PB8_40_VS_FRONT_PORCH                                       0xB840
#define PB8_41_MN_DPF_HTT_M                                         0xB841
#define PB8_42_MN_DPF_HTT_L                                         0xB842
#define PB8_43_MN_DPF_HST_M                                         0xB843
#define PB8_44_MN_DPF_HST_L                                         0xB844
#define PB8_45_MN_DPF_HWD_M                                         0xB845
#define PB8_46_MN_DPF_HWD_L                                         0xB846
#define PB8_47_MN_DPF_HSW_M                                         0xB847
#define PB8_48_MN_DPF_HSW_L                                         0xB848
#define PB8_49_MN_DPF_VTT_M                                         0xB849
#define PB8_4A_MN_DPF_VTT_L                                         0xB84A
#define PB8_4B_MN_DPF_VST_M                                         0xB84B
#define PB8_4C_MN_DPF_VST_L                                         0xB84C
#define PB8_4D_MN_DPF_VHT_M                                         0xB84D
#define PB8_4E_MN_DPF_VHT_L                                         0xB84E
#define PB8_4F_MN_DPF_VSW_M                                         0xB84F
#define PB8_50_MN_DPF_VSW_L                                         0xB850
#define PB8_51_MN_DPF_BG_RED_M                                      0xB851
#define PB8_52_MN_DPF_BG_RED_L                                      0xB852
#define PB8_53_MN_DPF_BG_GRN_M                                      0xB853
#define PB8_54_MN_DPF_BG_GRN_L                                      0xB854
#define PB8_55_MN_DPF_BG_BLU_M                                      0xB855
#define PB8_56_MN_DPF_BG_BLU_L                                      0xB856
#define PB8_57_INTERLACE_MODE_CONFIG                                0xB857
#define PB8_58_MN_MEAS_CTRL                                         0xB858
#define PB8_59_MN_MEAS_VLN_M                                        0xB859
#define PB8_5A_MN_MEAS_VLN_L                                        0xB85A
#define PB8_5B_MN_MEAS_HLN_M                                        0xB85B
#define PB8_5C_MN_MEAS_HLN_L                                        0xB85C
#define PB8_5D_VHEIGHT_MSB                                          0xB85D
#define PB8_5E_VHEIGHT_LSB                                          0xB85E
#define PB8_5F_VBLANK_MSB                                           0xB85F
#define PB8_60_VBLANK_LSB                                           0xB860
#define PB8_61_HBLANK_MSB                                           0xB861
#define PB8_62_HBLANK_LSB                                           0xB862
#define PB8_63_VIDEO_EN_CNT_0                                       0xB863
#define PB8_64_VIDEO_EN_CNT_1                                       0xB864
#define PB8_70_DP_CRC_CTRL                                          0xB870
#define PB8_71_DP_CRC_R_M                                           0xB871
#define PB8_72_DP_CRC_R_L                                           0xB872
#define PB8_73_DP_CRC_G_M                                           0xB873
#define PB8_74_DP_CRC_G_L                                           0xB874
#define PB8_75_DP_CRC_B_M                                           0xB875
#define PB8_76_DP_CRC_B_L                                           0xB876
#define PB8_77_DP_CRC_CB_M                                          0xB877
#define PB8_78_DP_CRC_CB_L                                          0xB878
#define PB8_E0_TEST0                                                0xB8E0
#define PB8_E1_TEST1                                                0xB8E1
#define PB8_E2_CPMODE                                               0xB8E2
#define PB8_F0_DP_RSV0                                              0xB8F0
#define PB8_F1_DP_RSV1                                              0xB8F1
#define PB8_F2_DP_RSV2                                              0xB8F2
#define PB8_F3_DP_RSV3                                              0xB8F3
#define PB8_F4_DP_RSV4                                              0xB8F4
#define PB8_F5_DP_RSV5                                              0xB8F5
#define PB8_F6_DP_RSV6                                              0xB8F6
#define PB8_F7_DP_RSV7                                              0xB8F7
#define PB8_F8_DP_RSV8                                              0xB8F8
#define PB8_F9_DP_RSV9                                              0xB8F9
#define PB8_FA_DP_RSVA                                              0xB8FA


//--------------------------------------------------
// D1 Port DisplayPort 1.2 Digital MAC PLL(Page B8)
//--------------------------------------------------
#define PB8_A0_MN_SCLKG_CTRL                                        0xB8A0
#define PB8_A1_MN_SCLKG_DIVM                                        0xB8A1
#define PB8_A2_MN_SCLKG_DIVN                                        0xB8A2
#define PB8_A3_MN_SCLKG_DIVS                                        0xB8A3
#define PB8_A4_MN_SCLKG_OFFS_H                                      0xB8A4
#define PB8_A5_MN_SCLKG_OFFS_M                                      0xB8A5
#define PB8_A6_MN_SCLKG_OFFS_L                                      0xB8A6
#define PB8_A7_MN_SCLKG_TRK_CTRL                                    0xB8A7
#define PB8_A8_MN_SCLKG_TRK_MN_I_H                                  0xB8A8
#define PB8_A9_MN_SCLKG_TRK_MN_I_M                                  0xB8A9
#define PB8_AA_MN_SCLKG_TRK_MN_I_L                                  0xB8AA
#define PB8_AB_MN_SCLKG_TRK_MN_P_H                                  0xB8AB
#define PB8_AC_MN_SCLKG_TRK_MN_P_M                                  0xB8AC
#define PB8_AD_MN_SCLKG_TRK_MN_P_L                                  0xB8AD
#define PB8_AE_MN_SCLKG_TRK_MN_PE                                   0xB8AE
#define PB8_AF_MN_SCLKG_TRK_MN_NLOCK                                0xB8AF
#define PB8_B0_MN_SCLKG_TRK_VS_I_H                                  0xB8B0
#define PB8_B1_MN_SCLKG_TRK_VS_I_M                                  0xB8B1
#define PB8_B2_MN_SCLKG_TRK_VS_I_L                                  0xB8B2
#define PB8_B3_MN_SCLKG_TRK_VS_P_H                                  0xB8B3
#define PB8_B4_MN_SCLKG_TRK_VS_P_M                                  0xB8B4
#define PB8_B5_MN_SCLKG_TRK_VS_P_L                                  0xB8B5
#define PB8_B6_MN_SCLKG_TRK_VS_PE                                   0xB8B6
#define PB8_B7_MN_SCLKG_TRK_VS_NLOCK                                0xB8B7
#define PB8_B8_MN_SCLKG_SDM_CTRL                                    0xB8B8
#define PB8_B9_MN_SCLKG_SDM_TEST                                    0xB8B9
#define PB8_BA_MN_SCLKG_SDM_SUMC_H                                  0xB8BA
#define PB8_BB_MN_SCLKG_SDM_SUMC_M                                  0xB8BB
#define PB8_BC_MN_SCLKG_SDM_SUMC_L                                  0xB8BC
#define PB8_BD_MN_SCLKG_PLL_PWR                                     0xB8BD
#define PB8_BE_MN_SCLKG_PLL_CHP                                     0xB8BE
#define PB8_BF_MN_SCLKG_PLL_WD                                      0xB8BF
#define PB8_C0_MN_SCLKG_PLL_INSEL                                   0xB8C0
#define PB8_C1_MN_SCLKG_PLL_RESERVE                                 0xB8C1
#define PB8_C2_HS_TRACKING_NEW_MODE1                                0xB8C2
#define PB8_C3_HS_TRACKING_NEW_MODE2                                0xB8C3
#define PB8_C4_M_CODE_ADJUST_0                                      0xB8C4
#define PB8_C5_M_CODE_ADJUST_1                                      0xB8C5
#define PB8_C6_M_CODE_ADJUST_2                                      0xB8C6
#define PB8_C7_VBID_MAN_MADE                                        0xB8C7
#define PB8_C8_DUMMY_1                                              0xB8C8
#define PB8_C9_DUMMY_2                                              0xB8C9
#define PB8_CA_DUMMY_3                                              0xB8CA


//--------------------------------------------------
// D1 DisplayPort Video SEC DATA (Page B9)
//--------------------------------------------------
#define PB9_00_MN_STRM_ATTR_CTRL                                    0xB900
#define PB9_01_DP_VBID                                              0xB901
#define PB9_02_MN_STRM_ATTR_MISC                                    0xB902
#define PB9_03_MN_STRM_ATTR_MISC1                                   0xB903
#define PB9_08_MSA_HTT_0                                            0xB908
#define PB9_09_MSA_HTT_1                                            0xB909
#define PB9_0A_MSA_HST_0                                            0xB90A
#define PB9_0B_MSA_HST_1                                            0xB90B
#define PB9_0C_MSA_HWD_0                                            0xB90C
#define PB9_0D_MSA_HWD_1                                            0xB90D
#define PB9_0E_MSA_HSW_0                                            0xB90E
#define PB9_0F_MSA_HSW_1                                            0xB90F
#define PB9_10_MSA_VTTE_0                                           0xB910
#define PB9_11_MSA_VTTE_1                                           0xB911
#define PB9_12_MSA_VTTO_0                                           0xB912
#define PB9_13_MSA_VTTO_1                                           0xB913
#define PB9_14_MSA_VST_0                                            0xB914
#define PB9_15_MSA_VST_1                                            0xB915
#define PB9_16_MSA_VHT_0                                            0xB916
#define PB9_17_MSA_VHT_1                                            0xB917
#define PB9_18_MSA_VSW_0                                            0xB918
#define PB9_19_MSA_VSW_1                                            0xB919
#define PB9_1A_MSA_MVID_0                                           0xB91A
#define PB9_1B_MSA_MVID_1                                           0xB91B
#define PB9_1C_MSA_MVID_2                                           0xB91C
#define PB9_1D_MSA_NVID_0                                           0xB91D
#define PB9_1E_MSA_NVID_1                                           0xB91E
#define PB9_1F_MSA_NVID_2                                           0xB91F
#define PB9_20_MSA_MAUD_0                                           0xB920
#define PB9_21_MSA_MAUD_1                                           0xB921
#define PB9_22_MSA_MAUD_2                                           0xB922
#define PB9_23_MSA_NAUD_0                                           0xB923
#define PB9_24_MSA_NAUD_1                                           0xB924
#define PB9_25_MSA_NAUD_2                                           0xB925
#define PB9_26_DP_AUD_CH_STATUS0                                    0xB926
#define PB9_27_DP_AUD_CH_STATUS1                                    0xB927
#define PB9_28_DP_AUD_CH_STATUS2                                    0xB928
#define PB9_29_DP_AUD_CH_STATUS3                                    0xB929
#define PB9_2A_DP_AUD_CH_STATUS4                                    0xB92A
#define PB9_2B_MN_RS_DEC_CTRL                                       0xB92B
#define PB9_2C_DP_INFO_FM_RSV0                                      0xB92C
#define PB9_2D_DP_INFO_FM_RSV1                                      0xB92D
#define PB9_30_DP_INFO_FM_ADR                                       0xB930
#define PB9_31_DP_INFO_FM_DAT                                       0xB931
#define PB9_32_DP_INFO_VAR_EN_M                                     0xB932
#define PB9_33_DP_INFO_VAR_EN_L                                     0xB933
#define PB9_34_DP_INFO_VAR_ST_M                                     0xB934
#define PB9_35_DP_INFO_VAR_ST_L                                     0xB935
#define PB9_36_DP_GLB_STATUS                                        0xB936
#define PB9_37_DP_AVWD_CTRL                                         0xB937
#define PB9_38_DP_VWD_CTRL                                          0xB938
#define PB9_39_DP_AWD_CTRL                                          0xB939
#define PB9_3A_DP_IRQ_CTRL0                                         0xB93A
#define PB9_3B_DP_IRQ_CTRL1                                         0xB93B
#define PB9_40_VSC0                                                 0xB940
#define PB9_41_VSC1                                                 0xB941
#define PB9_42_VSC2                                                 0xB942
#define PB9_43_VSC3                                                 0xB943
#define PB9_44_VSC4                                                 0xB944
#define PB9_45_VSC5                                                 0xB945
#define PB9_46_VSC6                                                 0xB946
#define PB9_47_VSC7                                                 0xB947
#define PB9_48_VSC8                                                 0xB948
#define PB9_49_VSC9                                                 0xB949
#define PB9_4A_VSCA                                                 0xB94A
#define PB9_4B_VSCB                                                 0xB94B
#define PB9_4C_VSCC                                                 0xB94C
#define PB9_4D_DP_LR_SEL                                            0xB94D
#define PB9_4E_SRAM_BIST_0                                          0xB94E
#define PB9_4F_SRAM_BIST_1                                          0xB94F


//--------------------------------------------------
// D1 DisplayPort Audio SEC DATA (Page B9)
//--------------------------------------------------
#define PB9_50_AUD_FREQUENY_DET_0                                   0xB950
#define PB9_51_AUD_FREQUENY_DET_1                                   0xB951
#define PB9_52_AUD_FREQUENY_TH_0                                    0xB952
#define PB9_53_AUD_FREQUENY_TH_1                                    0xB953
#define PB9_54_AUD_FREQUENY_TH_2                                    0xB954
#define PB9_55_AUD_FREQUENY_TH_3                                    0xB955
#define PB9_56_AUD_FREQUENY_TH_4                                    0xB956
#define PB9_57_AUD_FREQUENY_TH_5                                    0xB957
#define PB9_58_SCODE_0                                              0xB958
#define PB9_59_SCODE_1                                              0xB959
#define PB9_5A_SCODE_2                                              0xB95A
#define PB9_5B_DCODE_0                                              0xB95B
#define PB9_5C_DCODE_1                                              0xB95C
#define PB9_5D_DCODE_2                                              0xB95D
#define PB9_5E_DCODE_3                                              0xB95E
#define PB9_5F_DCODE_4                                              0xB95F
#define PB9_60_DCODE_5                                              0xB960
#define PB9_61_AUD_SAMPLE_CNT_0                                     0xB961
#define PB9_62_AUD_SAMPLE_CNT_1                                     0xB962
#define PB9_63_AUD_DEPTH_TRACKING_NUM_0                             0xB963
#define PB9_64_AUD_DEPTH_TRACKING_NUM_1                             0xB964
#define PB9_65_AUD_DEPTH_TRACKING_NUM_2                             0xB965
#define PB9_66_AUD_DEPTH_TRACKING_NUM_3                             0xB966
#define PB9_67_AUD_DEPTH_TRACKING_NUM_4                             0xB967
#define PB9_68_AUD_DEPTH_ICODE_0                                    0xB968
#define PB9_69_AUD_DEPTH_ICODE_1                                    0xB969
#define PB9_6A_AUD_DEPTH_ICODE_2                                    0xB96A
#define PB9_6B_AUD_DEPTH_ICODE_3                                    0xB96B
#define PB9_6C_AUD_DEPTH_ICODE_4                                    0xB96C
#define PB9_6D_AUD_DEPTH_IGAIN_0                                    0xB96D
#define PB9_6E_AUD_DEPTH_IGAIN_1                                    0xB96E
#define PB9_70_AUD_BUFFER_CTRL_0                                    0xB970
#define PB9_71_AUD_BUFFER_CTRL_1                                    0xB971
#define PB9_72_AUD_BUFFER_CTRL_2                                    0xB972
#define PB9_73_AUD_BUFFER_CTRL_3                                    0xB973
#define PB9_74_AUD_FSM_CTRL_0                                       0xB974
#define PB9_75_AUD_MAN_FSM_CTRL_1                                   0xB975
#define PB9_76_DVC_CTRL                                             0xB976
#define PB9_77_DVC_VA                                               0xB977
#define PB9_78_DVC_WINDOW_CONTROL_0                                 0xB978
#define PB9_79_DVC_WINDOW_CONTROL_1                                 0xB979
#define PB9_7A_DVC_GAIN_READ_MSB                                    0xB97A
#define PB9_7B_DVC_GAIN_READ_LSB                                    0xB97B
#define PB9_7C_AUD_FSM_CTRL_1                                       0xB97C
#define PB9_7D_AUD_FSM_CTRL_2                                       0xB97D
#define PB9_7E_DVC_WINDOW_CONTROL_FAN_OUT                           0xB97E
#define PB9_80_AUD_PS_CTRL_0                                        0xB980
#define PB9_81_AUD_BDRY_0                                           0xB981
#define PB9_82_AUD_BDRY_1                                           0xB982
#define PB9_83_AUD_BDRY_2                                           0xB983
#define PB9_84_AUD_BDRY_3                                           0xB984
#define PB9_85_AUD_BDRY_4                                           0xB985
#define PB9_86_AUD_BDRY_5                                           0xB986
#define PB9_87_AUD_DEPTH_0                                          0xB987
#define PB9_88_AUD_DEPTH_1                                          0xB988
#define PB9_89_AUD_DEPTH_2                                          0xB989
#define PB9_8A_AUD_DEPTH_5                                          0xB98A
#define PB9_8B_AUD_DEPTH_6                                          0xB98B
#define PB9_8C_AUD_MN_DEPTH                                         0xB98C
#define PB9_8D_AUD_MN_0                                             0xB98D
#define PB9_8E_AUD_MN_1                                             0xB98E
#define PB9_8F_AUD_MN_2                                             0xB98F
#define PB9_90_AUD_MN_3                                             0xB990
#define PB9_91_AUD_MN_4                                             0xB991
#define PB9_92_AUD_TRND_0                                           0xB992
#define PB9_93_AUD_TRND_1                                           0xB993
#define PB9_94_AUD_TRND_2                                           0xB994
#define PB9_95_AUD_TRND_3                                           0xB995
#define PB9_96_AUD_TRND_4                                           0xB996
#define PB9_97_AUD_TRND_5                                           0xB997
#define PB9_98_AUD_TRND_6                                           0xB998
#define PB9_99_AUD_TRND_7                                           0xB999
#define PB9_9A_AUD_TRND_8                                           0xB99A
#define PB9_9B_AUD_TRND_9                                           0xB99B
#define PB9_9C_AUD_TRND_10                                          0xB99C
#define PB9_9D_AUD_D_CODE_0                                         0xB99D
#define PB9_A0_AUD_D_CODE_1                                         0xB9A0
#define PB9_A1_AUD_SUMC_MSB                                         0xB9A1
#define PB9_A2_AUD_SUMC_LSB                                         0xB9A2
#define PB9_A9_SPDIF_TX_0                                           0xB9A9
#define PB9_AA_SPDIF_CS_0                                           0xB9AA
#define PB9_AB_SPDIF_CS_1                                           0xB9AB
#define PB9_AC_SPDIF_CS_2                                           0xB9AC
#define PB9_AD_SPDIF_CS_3                                           0xB9AD
#define PB9_AE_SPDIF_CS_4                                           0xB9AE
#define PB9_B0_DP_AUD_CTRL                                          0xB9B0
#define PB9_B1_DP_AUD_ID                                            0xB9B1
#define PB9_B2_DP_AUD_ID_DETECT                                     0xB9B2
#define PB9_B3_DP_CHANNEL_EN                                        0xB9B3
#define PB9_B4_DP_SEC_MISC                                          0xB9B4
#define PB9_B5_DP_AUD_CRC                                           0xB9B5
#define PB9_B6_DP_AUD_CRC_1                                         0xB9B6
#define PB9_B7_TEST_PIN                                             0xB9B7
#define PB9_B8_DP_I2S_CTRL                                          0xB9B8
#define PB9_B9_AUD_I2S_CRC_HB                                       0xB9B9
#define PB9_BA_AUD_I2S_CRC_LB                                       0xB9BA
#define PB9_BB_TO_DAC_CH_SEL                                        0xB9BB
#define PB9_C0_AUD_DEPTH_7                                          0xB9C0
#define PB9_C1_AUD_DEPTH_8                                          0xB9C1
#define PB9_FC_DUMMY_0                                              0xB9FC
#define PB9_FD_DUMMY_1                                              0xB9FD
#define PB9_FE_DUMMY_2                                              0xB9FE
#define PB9_FF_DUMMY_3                                              0xB9FF


//--------------------------------------------------
// D1 DisplayPort AUD PLL (Page B9)
//--------------------------------------------------
#define PB9_D0_AUDIO_CLK_CTRL                                       0xB9D0
#define PB9_D1_MN_SCLKG_DIVM                                        0xB9D1
#define PB9_D2_MN_SCLKG_DIVN                                        0xB9D2
#define PB9_D3_MN_SCLKG_PLL_PWR                                     0xB9D3
#define PB9_D4_MN_SCLKG_PLL_CHP                                     0xB9D4
#define PB9_D5_MN_SCLKG_PLL_WD                                      0xB9D5
#define PB9_D6_MN_SCLKG_PLL_INSEL                                   0xB9D6
#define PB9_D7_MN_SCLKG_PLL_RESERVE                                 0xB9D7


//--------------------------------------------------
// D1 Port DisplayPort 1.2 AUX Analog PHY(Page BA)
//--------------------------------------------------
#define PBA_60_DIG_TX_04                                            0xBA60
#define PBA_61_AUX_1                                                0xBA61
#define PBA_62_AUX_2                                                0xBA62
#define PBA_63_AUX_3                                                0xBA63
#define PBA_64_AUX_4                                                0xBA64
#define PBA_65_AUX_5                                                0xBA65
#define PBA_66_AUX_6                                                0xBA66
#define PBA_67_DIG_TX_03                                            0xBA67


//--------------------------------------------------
// D1 Port DisplayPort 1.2 AUX Digital PHY(Page BA)
//--------------------------------------------------
#define PBA_70_AUX_DIG_PHY0                                         0xBA70
#define PBA_71_AUX_DIG_PHY1                                         0xBA71
#define PBA_72_AUX_DIG_PHY2                                         0xBA72
#define PBA_73_AUX_DIG_PHY3                                         0xBA73
#define PBA_74_AUX_DIG_PHY4                                         0xBA74
#define PBA_75_AUX_DIG_PHY5                                         0xBA75
#define PBA_76_AUX_DIG_PHY6                                         0xBA76
#define PBA_77_AUX_DIG_PHY7                                         0xBA77
#define PBA_78_AUX_DIG_PHY8                                         0xBA78
#define PBA_79_AUX_DIG_PHY9                                         0xBA79
#define PBA_7A_AUX_DIG_PHYA                                         0xBA7A
#define PBA_7B_GDI_POWER_TIMER                                      0xBA7B
#define PBA_7C_GDI_POWER_FLAG                                       0xBA7C
#define PBA_7D_AUX_DELAY_TIMER                                      0xBA7D
#define PBA_7E_AUX_DELAY_FIFO                                       0xBA7E
#define PBA_7F_AUX_DEBUG                                            0xBA7F


//--------------------------------------------------
// D1 Port DisplayPort 1.2 AUX (Page BA)
//--------------------------------------------------
#define PBA_A0_AUX_RESERVE0                                         0xBAA0
#define PBA_A1_AUX_RESERVE1                                         0xBAA1
#define PBA_A2_AUX_RESERVE2                                         0xBAA2
#define PBA_A3_AUX_RESERVE3                                         0xBAA3
#define PBA_A4_AUX_RESERVE4                                         0xBAA4
#define PBA_A5_AUX_RESERVE5                                         0xBAA5
#define PBA_B0_AUX_PAYLOAD_CLEAR                                    0xBAB0
#define PBA_B1_MST_ACT_IRQ                                          0xBAB1
#define PBA_B2_AUX_SPECIAL_IRQ_EN                                   0xBAB2
#define PBA_B3_AUX_SPECIAL_IRQ_FLAG                                 0xBAB3
#define PBA_B4_AUX_IRQ_ADDR0_MSB                                    0xBAB4
#define PBA_B5_AUX_IRQ_ADDR0_MSB1                                   0xBAB5
#define PBA_B6_AUX_IRQ_ADDR0_LSB                                    0xBAB6
#define PBA_B7_AUX_IRQ_ADDR1_MSB                                    0xBAB7
#define PBA_B8_AUX_IRQ_ADDR1_MSB1                                   0xBAB8
#define PBA_B9_AUX_IRQ_ADDR1_LSB                                    0xBAB9
#define PBA_BA_AUX_IRQ_ADDR2_MSB                                    0xBABA
#define PBA_BB_AUX_IRQ_ADDR2_MSB1                                   0xBABB
#define PBA_BC_AUX_IRQ_ADDR2_LSB                                    0xBABC
#define PBA_BD_AUX_IRQ_ADDR3_MSB                                    0xBABD
#define PBA_BE_AUX_IRQ_ADDR3_MSB1                                   0xBABE
#define PBA_BF_AUX_IRQ_ADDR3_LSB                                    0xBABF
#define PBA_C0_DPCD_CTRL                                            0xBAC0
#define PBA_C1_DPCD_ADDR_PORT_H                                     0xBAC1
#define PBA_C2_DPCD_ADDR_PORT_M                                     0xBAC2
#define PBA_C3_DPCD_ADDR_PORT_L                                     0xBAC3
#define PBA_C4_DPCD_DATA_PORT                                       0xBAC4
#define PBA_C6_AUX_PHY_DIG2                                         0xBAC6
#define PBA_C7_TP1_OCCR                                             0xBAC7
#define PBA_D0_AUX_MODE_SET                                         0xBAD0
#define PBA_D1_DP_IIC_SET                                           0xBAD1
#define PBA_D2_AUX_RX_CMD                                           0xBAD2
#define PBA_D3_AUX_RX_ADDR_M                                        0xBAD3
#define PBA_D4_AUX_RX_ADDR_L                                        0xBAD4
#define PBA_D5_AUX_RXLEN                                            0xBAD5
#define PBA_D6_AUX_RX_DATA                                          0xBAD6
#define PBA_D7_AUX_TX_CMD                                           0xBAD7
#define PBA_D8_AUX_TX_LEN                                           0xBAD8
#define PBA_D9_AUX_TX_DATA                                          0xBAD9
#define PBA_DA_AUX_FIFO_RST                                         0xBADA
#define PBA_DB_AUX_STATUS                                           0xBADB
#define PBA_DC_AUX_IRQ_STATUS                                       0xBADC
#define PBA_DD_AUX_DPCD_IRQ                                         0xBADD
#define PBA_DE_AUX_DPCD_IRQ_EN                                      0xBADE
#define PBA_DF_AUX_IIC_MASTER_CTRL                                  0xBADF
#define PBA_F0_AUX_TX_TIMER                                         0xBAF0
#define PBA_F1_AUX_TX_TIMER_2                                       0xBAF1
#define PBA_F2_IIC_DEBOUNCE                                         0xBAF2
#define PBA_F3_IIC_SLAVE_ADD                                        0xBAF3
#define PBA_F4_MCUIIC                                               0xBAF4
#define PBA_F5_MCUNA_MSB_1                                          0xBAF5
#define PBA_F6_MCUNA_MSB_2                                          0xBAF6
#define PBA_F7_HDCP22_SRAM_BIST_0                                   0xBAF7
#define PBA_F8_HDCP22_SRAM_BIST_1                                   0xBAF8
#define PBA_FA_DUMMY_0                                              0xBAFA
#define PBA_FB_DUMMY_1                                              0xBAFB
#define PBA_FF_TEST_FUNCTION                                        0xBAFF


//--------------------------------------------------
// DisplayPort Tx Digital PHY CTRL (Page BB)
//--------------------------------------------------
#define PBB_00_DP_PHY_CTRL                                          0xBB00
#define PBB_01_DPTX_ML_PAT_SEL                                      0xBB01
#define PBB_02_CUSTOM_PATTERN_0                                     0xBB02
#define PBB_03_CUSTOM_PATTERN_1                                     0xBB03
#define PBB_04_CUSTOM_PATTERN_2                                     0xBB04
#define PBB_05_CUSTOM_PATTERN_3                                     0xBB05
#define PBB_06_CUSTOM_PATTERN_4                                     0xBB06
#define PBB_07_CUSTOM_PATTERN_5                                     0xBB07
#define PBB_08_CUSTOM_PATTERN_6                                     0xBB08
#define PBB_09_CUSTOM_PATTERN_7                                     0xBB09
#define PBB_0A_CUSTOM_PATTERN_8                                     0xBB0A
#define PBB_0B_CUSTOM_PATTERN_9                                     0xBB0B
#define PBB_0C_COMPLIANCE_EYE_PATTERN                               0xBB0C
#define PBB_0D_DPTX_PHY_CTRL                                        0xBB0D
#define PBB_0E_DPTX_LANE_SWAP                                       0xBB0E
#define PBB_0F_DPTX_8B10B_TST                                       0xBB0F
#define PBB_10_DPTX_PHY_DUMMY                                       0xBB10
#define PBB_11_RIV0                                                 0xBB11
#define PBB_12_RIV1                                                 0xBB12
#define PBB_13_RIV2                                                 0xBB13
#define PBB_14_RIV3                                                 0xBB14
#define PBB_15_RIV4                                                 0xBB15
#define PBB_16_RIV5                                                 0xBB16
#define PBB_17_RIV6                                                 0xBB17
#define PBB_18_RIV7                                                 0xBB18
#define PBB_30_DPTX_HDCP_CTRL1                                      0xBB30
#define PBB_31_DPTX_HDCP_CTRL2                                      0xBB31
#define PBB_32_DP_HDCP_KEY_DL_PORT                                  0xBB32
#define PBB_33_DP_HDCP_KEY_OUTPUT                                   0xBB33
#define PBB_34_AN_BYTE_7                                            0xBB34
#define PBB_35_AN_BYTE_6                                            0xBB35
#define PBB_36_AN_BYTE_5                                            0xBB36
#define PBB_37_AN_BYTE_4                                            0xBB37
#define PBB_38_AN_BYTE_3                                            0xBB38
#define PBB_39_AN_BYTE_2                                            0xBB39
#define PBB_3A_AN_BYTE_1                                            0xBB3A
#define PBB_3B_AN_BYTE_0                                            0xBB3B
#define PBB_3C_M0_BYTE_7                                            0xBB3C
#define PBB_3D_M0_BYTE_6                                            0xBB3D
#define PBB_3E_M0_BYTE_5                                            0xBB3E
#define PBB_3F_M0_BYTE_4                                            0xBB3F
#define PBB_40_M0_BYTE_3                                            0xBB40
#define PBB_41_M0_BYTE_2                                            0xBB41
#define PBB_42_M0_BYTE_1                                            0xBB42
#define PBB_43_M0_BYTE_0                                            0xBB43
#define PBB_44_KM_BYTE_6                                            0xBB44
#define PBB_45_KM_BYTE_5                                            0xBB45
#define PBB_46_KM_BYTE_4                                            0xBB46
#define PBB_47_KM_BYTE_3                                            0xBB47
#define PBB_48_KM_BYTE_2                                            0xBB48
#define PBB_49_KM_BYTE_1                                            0xBB49
#define PBB_4A_KM_BYTE_0                                            0xBB4A
#define PBB_4B_R0_BYTE_MSB                                          0xBB4B
#define PBB_4C_R0_BYTE_LSB                                          0xBB4C
#define PBB_4D_RI_BYTE_MSB                                          0xBB4D
#define PBB_4E_RI_BYTE_LSB                                          0xBB4E
#define PBB_4F_BKSV_0                                               0xBB4F
#define PBB_50_BKSV_1                                               0xBB50
#define PBB_51_BKSV_2                                               0xBB51
#define PBB_52_BKSV_3                                               0xBB52
#define PBB_53_BKSV_4                                               0xBB53
#define PBB_54_HDCP_TX_LIP_H                                        0xBB54
#define PBB_55_HDCP_TX_LIP_L                                        0xBB55
#define PBB_56_DP_HDCP_TX                                           0xBB56
#define PBB_57_DP_HDCP_BIST                                         0xBB57
#define PBB_58_DP_HDCP_AN_SEED                                      0xBB58
#define PBB_59_HDCP_IRQ_EVENT                                       0xBB59
#define PBB_5A_DPTX_HDCP_TST                                        0xBB5A
#define PBB_5B_DP_HDCP_TX_SHA_CTRL                                  0xBB5B
#define PBB_5C_DP_HDCP_TX_SHA_DATA_3                                0xBB5C
#define PBB_5D_DP_HDCP_TX_SHA_DATA_2                                0xBB5D
#define PBB_5E_DP_HDCP_TX_SHA_DATA_1                                0xBB5E
#define PBB_5F_DP_HDCP_TX_SHA_DATA_0                                0xBB5F
#define PBB_60_DP_HDCP_TX_SHA_OUT_3                                 0xBB60
#define PBB_61_DP_HDCP_TX_SHA_OUT_2                                 0xBB61
#define PBB_62_DP_HDCP_TX_SHA_OUT_1                                 0xBB62
#define PBB_63_DP_HDCP_TX_SHA_OUT_0                                 0xBB63
#define PBB_64_HDCP_ECF_BYTE0                                       0xBB64
#define PBB_65_HDCP_ECF_BYTE1                                       0xBB65
#define PBB_66_HDCP_ECF_BYTE2                                       0xBB66
#define PBB_67_HDCP_ECF_BYTE3                                       0xBB67
#define PBB_68_HDCP_ECF_BYTE4                                       0xBB68
#define PBB_69_HDCP_ECF_BYTE5                                       0xBB69
#define PBB_6A_HDCP_ECF_BYTE6                                       0xBB6A
#define PBB_6B_HDCP_ECF_BYTE7                                       0xBB6B
#define PBB_6C_DP_STREAM_1_PBN                                      0xBB6C
#define PBB_6D_DP_STREAM_2_PBN                                      0xBB6D
#define PBB_6E_DP_STREAM_3_PBN                                      0xBB6E
#define PBB_6F_DP_STREAM_4_PBN                                      0xBB6F
#define PBB_80_HDCP_AES_CIPHER_KEY_15                               0xBB80
#define PBB_81_HDCP_AES_CIPHER_KEY_14                               0xBB81
#define PBB_82_HDCP_AES_CIPHER_KEY_13                               0xBB82
#define PBB_83_HDCP_AES_CIPHER_KEY_12                               0xBB83
#define PBB_84_HDCP_AES_CIPHER_KEY_11                               0xBB84
#define PBB_85_HDCP_AES_CIPHER_KEY_10                               0xBB85
#define PBB_86_HDCP_AES_CIPHER_KEY_9                                0xBB86
#define PBB_87_HDCP_AES_CIPHER_KEY_8                                0xBB87
#define PBB_88_HDCP_AES_CIPHER_KEY_7                                0xBB88
#define PBB_89_HDCP_AES_CIPHER_KEY_6                                0xBB89
#define PBB_8A_HDCP_AES_CIPHER_KEY_5                                0xBB8A
#define PBB_8B_HDCP_AES_CIPHER_KEY_4                                0xBB8B
#define PBB_8C_HDCP_AES_CIPHER_KEY_3                                0xBB8C
#define PBB_8D_HDCP_AES_CIPHER_KEY_2                                0xBB8D
#define PBB_8E_HDCP_AES_CIPHER_KEY_1                                0xBB8E
#define PBB_8F_HDCP_AES_CIPHER_KEY_0                                0xBB8F
#define PBB_90_HDCP22_CTRL                                          0xBB90
#define PBB_91_HDCP22_TYPE_AES_0                                    0xBB91
#define PBB_92_HDCP22_TYPE_AES_1                                    0xBB92
#define PBB_9A_DUMMY_1                                              0xBB9A
#define PBB_9B_DUMMY_2                                              0xBB9B
#define PBB_9C_DUMMY_3                                              0xBB9C


//--------------------------------------------------
// DisplayPort Tx HPD Detection (Page BB)
//--------------------------------------------------
#define PBB_70_HPD_CTRL                                             0xBB70
#define PBB_71_HPD_IRQ                                              0xBB71
#define PBB_72_HPD_IRQ_EN                                           0xBB72
#define PBB_73_HPD_TIMER1                                           0xBB73
#define PBB_74_HPD_TIMER2                                           0xBB74
#define PBB_75_HPD_TIMER3                                           0xBB75
#define PBB_76_HPD_TIMER4                                           0xBB76
#define PBB_77_HPD_TIMER5                                           0xBB77
#define PBB_78_HPD_TIMER6                                           0xBB78
#define PBB_79_HPD_TIMER7                                           0xBB79
#define PBB_7A_HPD_LONG0                                            0xBB7A
#define PBB_7B_HPD_LONG1                                            0xBB7B
#define PBB_7C_HPD_STATE                                            0xBB7C
#define PBB_7D_RESERVED_0                                           0xBB7D
#define PBB_7E_RESERVED_1                                           0xBB7E


//--------------------------------------------------
// DisplayPort Tx MAC CTRL0 (Page BB)
//--------------------------------------------------
#define PBB_A0_DP_MAC_CTRL                                          0xBBA0
#define PBB_A1_DP_RESET_CTRL                                        0xBBA1
#define PBB_A2_DP_DEBUG_CTRL                                        0xBBA2
#define PBB_A3_DPTX_IRQ_CTRL                                        0xBBA3
#define PBB_A4_PG_FIFO_CTRL                                         0xBBA4
#define PBB_A5_MAX_WL                                               0xBBA5
#define PBB_A6_LFIFO_WL                                             0xBBA6
#define PBB_A7_PG_INTERRUPT_CTRL                                    0xBBA7
#define PBB_A8_MN_VID_AUTO_EN_1                                     0xBBA8
#define PBB_A9_MN_M_VID_H                                           0xBBA9
#define PBB_AA_MN_M_VID_M                                           0xBBAA
#define PBB_AB_MN_M_VID_L                                           0xBBAB
#define PBB_AC_MN_N_VID_H                                           0xBBAC
#define PBB_AD_MN_N_VID_M                                           0xBBAD
#define PBB_AE_MN_N_VID_L                                           0xBBAE
#define PBB_AF_MVID_AUTO_H                                          0xBBAF
#define PBB_B0_MVID_AUTO_M                                          0xBBB0
#define PBB_B1_MVID_AUTO_L                                          0xBBB1
#define PBB_B2_NVID_ASYNC_M                                         0xBBB2
#define PBB_B3_NVID_ASYNC_L                                         0xBBB3
#define PBB_B4_MSA_CTRL                                             0xBBB4
#define PBB_B5_MSA_MISC0                                            0xBBB5
#define PBB_B6_MN_STRM_ATTR_MISC1                                   0xBBB6
#define PBB_B7_MN_STRM_ATTR_HTT_M                                   0xBBB7
#define PBB_B8_MN_STRM_ATTR_HTT_L                                   0xBBB8
#define PBB_B9_MN_STRM_ATTR_HST_M                                   0xBBB9
#define PBB_BA_MN_STRM_ATTR_HST_L                                   0xBBBA
#define PBB_BB_MN_STRM_ATTR_HWD_M                                   0xBBBB
#define PBB_BC_MN_STRM_ATTR_HWD_L                                   0xBBBC
#define PBB_BD_MN_STRM_ATTR_HSW_M                                   0xBBBD
#define PBB_BE_MN_STRM_ATTR_HSW_L                                   0xBBBE
#define PBB_BF_MN_STRM_ATTR_VTTE_M                                  0xBBBF
#define PBB_C0_MN_STRM_ATTR_VTTE_L                                  0xBBC0
#define PBB_C1_MN_STRM_ATTR_VST_M                                   0xBBC1
#define PBB_C2_MN_STRM_ATTR_VST_L                                   0xBBC2
#define PBB_C3_MN_STRM_ATTR_VHT_M                                   0xBBC3
#define PBB_C4_MN_STRM_ATTR_VHT_L                                   0xBBC4
#define PBB_C5_MN_STRM_ATTR_VSW_M                                   0xBBC5
#define PBB_C6_MN_STRM_ATTR_VSW_L                                   0xBBC6
#define PBB_C7_VBID                                                 0xBBC7
#define PBB_C8_VBID_FW_CTL                                          0xBBC8
#define PBB_C9_ARBITER_CTRL                                         0xBBC9
#define PBB_CA_V_DATA_PER_LINE0                                     0xBBCA
#define PBB_CB_V_DATA_PER_LINE1                                     0xBBCB
#define PBB_CC_TU_SIZE                                              0xBBCC
#define PBB_CD_TU_DATA_SIZE0                                        0xBBCD
#define PBB_CE_TU_DATA_SIZE1                                        0xBBCE
#define PBB_CF_HDEALY0                                              0xBBCF
#define PBB_D0_HDEALY1                                              0xBBD0
#define PBB_D1_AUTO_HDEALY0                                         0xBBD1
#define PBB_D2_AUTO_HDEALY1                                         0xBBD2
#define PBB_D3_LFIFO_WL_SET                                         0xBBD3
#define PBB_D4_ARBITER_SEC_END_CNT_HB                               0xBBD4
#define PBB_D5_ARBITER_SEC_END_CNT_LB                               0xBBD5
#define PBB_D6_ARBITER_DEBUG                                        0xBBD6
#define PBB_D7_DPTX_CTSFIFO_CTRL                                    0xBBD7
#define PBB_D8_DPTX_CTSFIFO_RSV1                                    0xBBD8
#define PBB_D9_DPTX_TOP_CTL                                         0xBBD9
#define PBB_DA_DPTX_TOP_RSV1                                        0xBBDA
#define PBB_DB_DPTX_TOP_RSV2                                        0xBBDB
#define PBB_DC_ARBITER_MIN_H_BLANK_WIDTH_HB                         0xBBDC
#define PBB_DD_ARBITER_MIN_H_BLANK_WIDTH_LB                         0xBBDD
#define PBB_DE_ARBITER_INTERRUPT_CTRL                               0xBBDE
#define PBB_DF_VESA_FMT_REGEN                                       0xBBDF
#define PBB_E0_DPTX_CLK_GEN                                         0xBBE0
#define PBB_E1_PG_MBIST_CTRL                                        0xBBE1
#define PBB_E2_PG_DRF_MBIST_CTRL                                    0xBBE2
#define PBB_F0_ARBITER_SEC_IDLE_END_CNT                             0xBBF0
#define PBB_F8_DPTX_TOP_RSV3                                        0xBBF8
#define PBB_F9_DPTX_TOP_RSV4                                        0xBBF9
#define PBB_FA_DPTX_TOP_RSV5                                        0xBBFA
#define PBB_FB_DPTX_TOP_RSV6                                        0xBBFB
#define PBB_FC_DPTX_TOP_RSV7                                        0xBBFC
#define PBB_FD_DPTX_TOP_RSV8                                        0xBBFD
#define PBB_FE_DPTX_TOP_RSV9                                        0xBBFE
#define PBB_FF_DPTX_TOP_RSV10                                       0xBBFF


//--------------------------------------------------
// DisplayPort Tx MAC CTRL1 (Page BC)
//--------------------------------------------------
#define PBC_00_SEC_FUNCTION_CTRL                                    0xBC00
#define PBC_01_SEC_RESERVED_0                                       0xBC01
#define PBC_02_SEC_DBUF_CTRL                                        0xBC02
#define PBC_03_SEC_DEBUG                                            0xBC03
#define PBC_04_SEC_PSR_DB0                                          0xBC04
#define PBC_05_SEC_PSR_DB1                                          0xBC05
#define PBC_06_SEC_PSR_DB2                                          0xBC06
#define PBC_07_SEC_PSR_DB3                                          0xBC07
#define PBC_08_SEC_PSR_DB4                                          0xBC08
#define PBC_09_SEC_PSR_DB5                                          0xBC09
#define PBC_0A_SEC_PSR_DB6                                          0xBC0A
#define PBC_0B_SEC_PSR_DB7                                          0xBC0B
#define PBC_0C_SEC_PSR_DB8                                          0xBC0C
#define PBC_0D_SEC_PSR_DB9                                          0xBC0D
#define PBC_0E_SEC_PSR_DB10                                         0xBC0E
#define PBC_0F_SEC_PSR_DB11                                         0xBC0F
#define PBC_10_SEC_PSR_DB12                                         0xBC10
#define PBC_11_SEC_PSR_DB13                                         0xBC11
#define PBC_12_SEC_PSR_DB14                                         0xBC12
#define PBC_13_SEC_PSR_DB15                                         0xBC13
#define PBC_14_SEC_RESERVED_1                                       0xBC14
#define PBC_15_SEC_RESERVED_2                                       0xBC15
#define PBC_16_SEC_RESERVED_3                                       0xBC16
#define PBC_17_SEC_RESERVED_4                                       0xBC17
#define PBC_18_AUD_FUNCTION_CTRL1                                   0xBC18
#define PBC_19_AUD_PAYLOAD_B3                                       0xBC19
#define PBC_1A_DP_AUD_ID                                            0xBC1A
#define PBC_1B_SEC_RESERVED_6                                       0xBC1B
#define PBC_1C_AUD_FIFO_CTRL                                        0xBC1C
#define PBC_1D_AUD_LFIFO_MAX_WL                                     0xBC1D
#define PBC_1E_AUD_LFIFO_WL                                         0xBC1E
#define PBC_1F_AUD_INTERRUPT_CTRL                                   0xBC1F
#define PBC_20_AUD_TS_MAUD_H                                        0xBC20
#define PBC_21_AUD_TS_MAUD_M                                        0xBC21
#define PBC_22_AUD_TS_MAUD_L                                        0xBC22
#define PBC_23_AUD_TS_NAUD_H                                        0xBC23
#define PBC_24_AUD_TS_NAUD_M                                        0xBC24
#define PBC_25_AUD_TS_NAUD_L                                        0xBC25
#define PBC_26_SEC_INFO_AUD_DB0                                     0xBC26
#define PBC_27_SEC_INFO_AUD_DB1                                     0xBC27
#define PBC_28_SEC_INFO_AUD_DB2                                     0xBC28
#define PBC_29_SEC_INFO_AUD_DB3                                     0xBC29
#define PBC_2A_SEC_INFO_AUD_DB4                                     0xBC2A
#define PBC_2B_SEC_INFO_AUD_DB5                                     0xBC2B
#define PBC_2C_SEC_INFO_AUD_DB6                                     0xBC2C
#define PBC_2D_SEC_INFO_AUD_DB7                                     0xBC2D
#define PBC_2E_SEC_INFO_AUD_DB8                                     0xBC2E
#define PBC_2F_SEC_INFO_AUD_DB9                                     0xBC2F
#define PBC_30_SEC_INFO_AVI_DB0                                     0xBC30
#define PBC_31_SEC_INFO_AVI_DB1                                     0xBC31
#define PBC_32_SEC_INFO_AVI_DB2                                     0xBC32
#define PBC_33_SEC_INFO_AVI_DB3                                     0xBC33
#define PBC_34_SEC_INFO_AVI_DB4                                     0xBC34
#define PBC_35_SEC_INFO_AVI_DB5                                     0xBC35
#define PBC_36_SEC_INFO_AVI_DB6                                     0xBC36
#define PBC_37_SEC_INFO_AVI_DB7                                     0xBC37
#define PBC_38_SEC_INFO_AVI_DB8                                     0xBC38
#define PBC_39_SEC_INFO_AVI_DB9                                     0xBC39
#define PBC_3A_SEC_INFO_AVI_DB10                                    0xBC3A
#define PBC_3B_SEC_INFO_AVI_DB11                                    0xBC3B
#define PBC_3C_SEC_INFO_AVI_DB12                                    0xBC3C
#define PBC_3D_SEC_INFO_MPEG_DB0                                    0xBC3D
#define PBC_3E_SEC_INFO_MPEG_DB1                                    0xBC3E
#define PBC_3F_SEC_INFO_MPEG_DB2                                    0xBC3F
#define PBC_40_SEC_INFO_MPEG_DB3                                    0xBC40
#define PBC_41_SEC_INFO_MPEG_DB4                                    0xBC41
#define PBC_42_SEC_INFO_MPEG_DB5                                    0xBC42
#define PBC_43_SEC_INFO_MPEG_DB6                                    0xBC43
#define PBC_44_SEC_INFO_MPEG_DB7                                    0xBC44
#define PBC_45_SEC_INFO_MPEG_DB8                                    0xBC45
#define PBC_46_SEC_INFO_MPEG_DB9                                    0xBC46
#define PBC_47_AUD_FUNCTION_CTRL2                                   0xBC47
#define PBC_48_AUD_FUNCTION_CTRL3                                   0xBC48
#define PBC_49_MST_SEC_PKT_ID                                       0xBC49
#define PBC_4A_MST_SEC_PKT_HB3                                      0xBC4A
#define PBC_4B_SEC_RS_DECODE_CTRL                                   0xBC4B
#define PBC_4C_SEC_AUD_FREQDET_CTRL                                 0xBC4C
#define PBC_4D_SEC_AUD_XCLK_DIV                                     0xBC4D
#define PBC_4E_SEC_AUD_FREQ_TIME                                    0xBC4E
#define PBC_4F_SEC_AUD_SAMPLE_CNT_HB                                0xBC4F
#define PBC_50_SEC_AUD_SAMPLE_CNT_LB                                0xBC50
#define PBC_51_AUD_MBIST_CTRL                                       0xBC51
#define PBC_52_AUD_DRF_MBIST_CTRL                                   0xBC52
#define PBC_53_DP_INFO_FM_RSV0                                      0xBC53
#define PBC_54_DP_INFO_FM_RSV1                                      0xBC54
#define PBC_55_DP_INFO_FM_ADR                                       0xBC55
#define PBC_56_DP_INFO_FM_DAT                                       0xBC56
#define PBC_57_RESERVED_57                                          0xBC57
#define PBC_58_VSC_RX_DB0                                           0xBC58
#define PBC_59_VSC_RX_DB1                                           0xBC59
#define PBC_5A_VSC_RX_DB2                                           0xBC5A
#define PBC_5B_VSC_RX_DB3                                           0xBC5B
#define PBC_5C_VSC_RX_DB4                                           0xBC5C
#define PBC_5D_VSC_RX_DB5                                           0xBC5D
#define PBC_5E_VSC_RX_DB6                                           0xBC5E
#define PBC_5F_VSC_RX_DB7                                           0xBC5F
#define PBC_60_AUD_FREQ_TH_0                                        0xBC60
#define PBC_61_AUD_FREQ_TH_1                                        0xBC61
#define PBC_62_AUD_FREQ_TH_2                                        0xBC62
#define PBC_63_AUD_FREQ_TH_3                                        0xBC63
#define PBC_64_AUD_FREQ_TH_4                                        0xBC64
#define PBC_65_AUD_FREQ_TH_5                                        0xBC65
#define PBC_66_AUD_FREQ_TH_6                                        0xBC66
#define PBC_67_RESERVED_67                                          0xBC67
#define PBC_68_RESERVED_68                                          0xBC68
#define PBC_69_RESERVED_69                                          0xBC69
#define PBC_6A_VSC_CTRL_0                                           0xBC6A
#define PBC_6B_VSC_RX_HB0                                           0xBC6B
#define PBC_6C_VSC_RX_HB1                                           0xBC6C
#define PBC_6D_VSC_RX_HB2                                           0xBC6D
#define PBC_6E_VSC_RX_HB3                                           0xBC6E
#define PBC_70_SEC_AWD_CTRL                                         0xBC70
#define PBC_71_SEC_AWD_STATUS_0                                     0xBC71
#define PBC_72_SEC_IRQ_CTRL0                                        0xBC72
#define PBC_73_SEC_PH_HB0                                           0xBC73
#define PBC_74_SEC_PH_HB1                                           0xBC74
#define PBC_75_SEC_PH_HB2                                           0xBC75
#define PBC_76_SEC_PH_HB3                                           0xBC76
#define PBC_77_SEC_PH_PB0                                           0xBC77
#define PBC_78_SEC_PH_PB1                                           0xBC78
#define PBC_79_SEC_PH_PB2                                           0xBC79
#define PBC_7A_SEC_PH_PB3                                           0xBC7A
#define PBC_7B_SEC_PH_PACKET_TYPE                                   0xBC7B
#define PBC_80_SEC_AWD_STATUS_1                                     0xBC80
#define PBC_81_DP_INFO_VAR_EN_M                                     0xBC81
#define PBC_82_DP_INFO_VAR_EN_L                                     0xBC82
#define PBC_83_DP_INFO_VAR_ST_M                                     0xBC83
#define PBC_84_DP_INFO_VAR_ST_L                                     0xBC84
#define PBC_85_CH_STATUS_0                                          0xBC85
#define PBC_86_CH_STATUS_1                                          0xBC86
#define PBC_87_CH_STATUS_2                                          0xBC87
#define PBC_88_CH_STATUS_3                                          0xBC88
#define PBC_89_CH_STATUS_4                                          0xBC89
#define PBC_8A_DP_AVWD_CTRL0                                        0xBC8A
#define PBC_8B_RESERVED_8B                                          0xBC8B
#define PBC_8C_RESERVED_8C                                          0xBC8C
#define PBC_8D_RESERVED_8D                                          0xBC8D
#define PBC_8E_RESERVED_8E                                          0xBC8E
#define PBC_8F_DPTX_I2S_CTRL                                        0xBC8F
#define PBC_90_SEC_IRQ_CTRL1                                        0xBC90
#define PBC_95_DUMMY_95                                             0xBC95
#define PBC_96_DUMMY_96                                             0xBC96
#define PBC_97_DUMMY_97                                             0xBC97
#define PBC_98_DUMMY_98                                             0xBC98
#define PBC_99_DUMMY_99                                             0xBC99
#define PBC_9A_DUMMY_9A                                             0xBC9A
#define PBC_9B_DUMMY_9B                                             0xBC9B
#define PBC_9C_DUMMY_9C                                             0xBC9C


//--------------------------------------------------
// DisplayPort Tx Analog PHY CTRL (Page BC)
//--------------------------------------------------
#define PBC_A0_DPTX_PHY_CTRL0                                       0xBCA0
#define PBC_A1_DPTX_PHY_CTRL1                                       0xBCA1
#define PBC_A2_DPTX_RCV_DET0                                        0xBCA2
#define PBC_A3_DPTX_RCV_DET1                                        0xBCA3
#define PBC_A4_DPTX_PN_SWAP                                         0xBCA4
#define PBC_A7_DPTX_SFIFO_CTRL0                                     0xBCA7
#define PBC_A8_DPTX_SFIFO_CTRL1                                     0xBCA8
#define PBC_A9_DPTX_SFIFO_LANE_SWAP0                                0xBCA9
#define PBC_AA_DPTX_SFIFO_LANE_SWAP1                                0xBCAA
#define PBC_AB_DPTX_SFIFO_INT_EN                                    0xBCAB
#define PBC_B0_DPTX_DEEMP_EN_LANE3_0H                               0xBCB0
#define PBC_B1_DPTX_DEEMP_EN_LANE3L                                 0xBCB1
#define PBC_B2_DPTX_DEEMP_EN_LANE2L                                 0xBCB2
#define PBC_B3_DPTX_DEEMP_EN_LANE1L                                 0xBCB3
#define PBC_B4_DPTX_DEEMP_EN_LANE0L                                 0xBCB4
#define PBC_B5_DPTX_DLY_LANE3_0                                     0xBCB5
#define PBC_B6_DPTX_DRV_DAC_DAT_LANE3_2                             0xBCB6
#define PBC_B7_DPTX_DRV_DAC_DAT_LANE1_0                             0xBCB7
#define PBC_B8_DPTX_DRV_DAC_POST0_LANE3_2                           0xBCB8
#define PBC_B9_DPTX_DRV_DAC_POST0_LANE1_0                           0xBCB9
#define PBC_BA_DPTX_DRV_DAC_POST1_LANE3_2                           0xBCBA
#define PBC_BB_DPTX_DRV_DAC_POST1_LANE1_0                           0xBCBB
#define PBC_BC_DPTX_RCVDET_BIAS_PULLDN                              0xBCBC
#define PBC_BD_DPTX_CKRDDUTY_SPD_SEL                                0xBCBD
#define PBC_BE_DPTX_VCM_CTRL_LANE3_2                                0xBCBE
#define PBC_BF_DPTX_VCM_CTRL_LANE1_0                                0xBCBF
#define PBC_C0_DPTX_VREF_CTRL_LANE3_2                               0xBCC0
#define PBC_C1_DPTX_VREF_CTRL_LANE1_0                               0xBCC1
#define PBC_C2_DPTX_Z0_LANE3_2                                      0xBCC2
#define PBC_C3_DPTX_Z0_LANE1_0                                      0xBCC3
#define PBC_D0_DPTX_CMU0                                            0xBCD0
#define PBC_D1_DPTX_CMU1                                            0xBCD1
#define PBC_D2_DPTX_CMU2                                            0xBCD2
#define PBC_D3_DPTX_CMU3                                            0xBCD3
#define PBC_D4_DPTX_CMU4                                            0xBCD4
#define PBC_D5_DPTX_CMU5                                            0xBCD5
#define PBC_D6_DPTX_CMU6                                            0xBCD6
#define PBC_D7_DPTX_CMU7                                            0xBCD7
#define PBC_D8_DPTX_CMU8                                            0xBCD8
#define PBC_D9_DPTX_CMU9                                            0xBCD9
#define PBC_DA_DPTX_CMU10                                           0xBCDA
#define PBC_DB_DPTX_CMU11                                           0xBCDB
#define PBC_DD_DPTX_CMU12                                           0xBCDD
#define PBC_DE_DPTX_CMU13                                           0xBCDE
#define PBC_DF_DPTX_CMU14                                           0xBCDF
#define PBC_E0_DPTX_CMU15                                           0xBCE0
#define PBC_E1_DPTX_CMU16                                           0xBCE1
#define PBC_E2_DPTX_CMU17                                           0xBCE2
#define PBC_E3_DPTX_CMU18                                           0xBCE3
#define PBC_E4_DPTX_CMU19                                           0xBCE4
#define PBC_E5_DPTX_CMU20                                           0xBCE5
#define PBC_E6_DPTX_CMU21                                           0xBCE6
#define PBC_E7_DPTX_CMU22                                           0xBCE7


//--------------------------------------------------
// DisplayPort Tx AUX Analog PHY CTRL (Page BD)
//--------------------------------------------------
#define PBD_60_DIG_TX_04                                            0xBD60
#define PBD_61_AUX_1                                                0xBD61
#define PBD_62_AUX_2                                                0xBD62
#define PBD_63_AUX_3                                                0xBD63
#define PBD_64_AUX_4                                                0xBD64
#define PBD_65_AUX_5                                                0xBD65
#define PBD_66_AUX_6                                                0xBD66
#define PBD_67_DIG_TX_03                                            0xBD67


//--------------------------------------------------
// DisplayPort Tx AUX MAC CTRL (Page BD)
//--------------------------------------------------
#define PBD_A0_AUX_TX_CTRL                                          0xBDA0
#define PBD_A1_AUX_TIMEOUT                                          0xBDA1
#define PBD_A2_AUX_FSM_STATUS                                       0xBDA2
#define PBD_A3_AUXTX_TRAN_CTRL                                      0xBDA3
#define PBD_A4_AUXTX_REQ_CMD                                        0xBDA4
#define PBD_A5_AUXTX_REQ_ADDR_M                                     0xBDA5
#define PBD_A6_AUXTX_REQ_ADDR_L                                     0xBDA6
#define PBD_A7_AUXTX_REQ_LEN                                        0xBDA7
#define PBD_A8_AUXTX_REQ_DATA                                       0xBDA8
#define PBD_A9_AUX_REPLY_CMD                                        0xBDA9
#define PBD_AA_AUX_REPLY_DATA                                       0xBDAA
#define PBD_AB_AUX_FIFO_CTRL                                        0xBDAB
#define PBD_AC_AUX_TX_FIFO_STATUS                                   0xBDAC
#define PBD_AD_AUX_FIFO_RD_PTR                                      0xBDAD
#define PBD_AE_AUX_FIFO_WR_PTR                                      0xBDAE
#define PBD_AF_AUX_RETRY_1                                          0xBDAF
#define PBD_B0_AUX_RETRY_2                                          0xBDB0
#define PBD_B1_AUX_IRQ_EVENT                                        0xBDB1
#define PBD_B2_AUX_IRQ_EN                                           0xBDB2
#define PBD_F0_AUX_DIG_PHY2                                         0xBDF0
#define PBD_F1_AUX_DIG_PHY3                                         0xBDF1
#define PBD_F2_AUX_DIG_PHY4                                         0xBDF2
#define PBD_F3_AUX_DIG_PHY5                                         0xBDF3
#define PBD_F4_AUX_DIG_PHY6                                         0xBDF4
#define PBD_F5_AUX_DIG_PHY7                                         0xBDF5
#define PBD_F6_AUX_DIG_PHY8                                         0xBDF6
#define PBD_F7_AUX_DIG_PHY9                                         0xBDF7
#define PBD_F8_AUX_DEBUG                                            0xBDF8


//--------------------------------------------------
// DisplayPort Tx AUX MSG Write CTRL (Page BD)
//--------------------------------------------------
#define PBD_B5_MSG_WR_CTRL                                          0xBDB5
#define PBD_B6_MSG_WR_FINISH                                        0xBDB6
#define PBD_B7_MSG_WR_LENGTH                                        0xBDB7
#define PBD_B8_MSG_WR_BUR_LENGTH                                    0xBDB8
#define PBD_B9_MSG_WR_SET0                                          0xBDB9
#define PBD_BA_MSG_WR_SET1                                          0xBDBA
#define PBD_BB_MSG_WR_SET2                                          0xBDBB
#define PBD_BC_MSG_WR_SET3                                          0xBDBC
#define PBD_BD_MSG_WR_SET4                                          0xBDBD
#define PBD_BE_MSG_WR_SET5                                          0xBDBE
#define PBD_BF_MSG_WR_SET6                                          0xBDBF
#define PBD_C0_MSG_WR_SET7                                          0xBDC0
#define PBD_C1_MSG_WR_SET8                                          0xBDC1
#define PBD_C2_MSG_WR_SET9                                          0xBDC2
#define PBD_C3_MSG_WR_ADR_SEL                                       0xBDC3
#define PBD_C4_BUF_RDPTR                                            0xBDC4
#define PBD_C5_BUF_CLR                                              0xBDC5
#define PBD_C6_BUF_FW_WRPTR                                         0xBDC6
#define PBD_C7_BUF_FW_WR_DATA                                       0xBDC7
#define PBD_C8_MSG_DUMMY_0                                          0xBDC8
#define PBD_C9_MSG_DUMMY_1                                          0xBDC9


//--------------------------------------------------
// DisplayPort Tx AUX MSG Read CTRL (Page BD)
//--------------------------------------------------
#define PBD_CA_AUX_TX_MSG_RD_CTRL                                   0xBDCA
#define PBD_CB_MSG_RD_FINISH_IRQ                                    0xBDCB
#define PBD_CC_MSG_RD_FINISH                                        0xBDCC
#define PBD_CD_MSG_RD_LENGTH                                        0xBDCD
#define PBD_CE_MSG_RD_BUR_LENGTH                                    0xBDCE
#define PBD_CF_MSG_RD_DATA0                                         0xBDCF
#define PBD_D0_MSG_RD_DATA1                                         0xBDD0
#define PBD_D1_MSG_RD_DATA2                                         0xBDD1
#define PBD_D2_MSG_RD_DATA3                                         0xBDD2
#define PBD_D3_MSG_RD_DATA4                                         0xBDD3
#define PBD_D4_MSG_RD_DATA5                                         0xBDD4
#define PBD_D5_MSG_RD_DATA6                                         0xBDD5
#define PBD_D6_MSG_RD_DATA7                                         0xBDD6
#define PBD_D7_MSG_RD_DATA8                                         0xBDD7
#define PBD_D8_MSG_RD_DATA9                                         0xBDD8
#define PBD_D9_MSG_RD_DATAA                                         0xBDD9
#define PBD_DA_MSG_RD_ADR_SEL                                       0xBDDA
#define PBD_DB_MSG_RD_FLAG                                          0xBDDB
#define PBD_DC_MSG_BUF_RDPTR                                        0xBDDC
#define PBD_DD_MSG_BUF_RD_DATA                                      0xBDDD
#define PBD_DE_MSG_BUF_CLR                                          0xBDDE
#define PBD_DF_BUF_FW_WRPTR                                         0xBDDF
#define PBD_E0_MSG_SRAM_BIST_CTRL                                   0xBDE0
#define PBD_E1_MSG_SRAM_DRF_BIST_CTRL                               0xBDE1


//--------------------------------------------------
// AUDIO ADC PLL (Page BF)
//--------------------------------------------------
#define PBF_A0_MN_SCLKG_CTRL                                        0xBFA0
#define PBF_A1_MN_SCLKG_DIVM                                        0xBFA1
#define PBF_A2_MN_SCLKG_DIVN                                        0xBFA2
#define PBF_A3_MN_SCLKG_DIVS                                        0xBFA3
#define PBF_A4_MN_SCLKG_OFFS_H                                      0xBFA4
#define PBF_A5_MN_SCLKG_OFFS_M                                      0xBFA5
#define PBF_A6_MN_SCLKG_OFFS_L                                      0xBFA6
#define PBF_A7_MN_SCLKG_TRK_CTRL                                    0xBFA7
#define PBF_B8_MN_SCLKG_SDM_CTRL                                    0xBFB8
#define PBF_B9_MN_SCLKG_SDM_TEST                                    0xBFB9
#define PBF_BA_MN_SCLKG_SDM_SUMC_H                                  0xBFBA
#define PBF_BB_MN_SCLKG_SDM_SUMC_M                                  0xBFBB
#define PBF_BC_MN_SCLKG_SDM_SUMC_L                                  0xBFBC
#define PBF_BD_MN_SCLKG_PLL_PWR                                     0xBFBD
#define PBF_BE_MN_SCLKG_PLL_CHP                                     0xBFBE
#define PBF_BF_MN_SCLKG_PLL_WD                                      0xBFBF
#define PBF_C0_MN_SCLKG_PLL_INSEL                                   0xBFC0
#define PBF_C1_MN_SCLKG_PLL_RESERVE                                 0xBFC1
#define PBF_C2_DUMMY_0                                              0xBFC2
#define PBF_C3_DUMMY_1                                              0xBFC3
#define PBF_C4_DUMMY_2                                              0xBFC4
#define PBF_C5_DUMMY_3                                              0xBFC5


//--------------------------------------------------
// M1 Scan FIFO Frequency (Page C0)
//--------------------------------------------------
#define PC0_0D_M1_SCAN_FIFO_CLOCK_SELECT                            0xC00D


//--------------------------------------------------
// DDR2 PLL B (Page C8)
//--------------------------------------------------
#define PC8_00_CRT_CTRL_1                                           0xC800
#define PC8_01_CRT_CTRL_2                                           0xC801
#define PC8_02_CRT_CTRL_3                                           0xC802
#define PC8_03_CRT_CTRL_4                                           0xC803
#define PC8_04_PLL_CTRL0_1                                          0xC804
#define PC8_05_PLL_CTRL0_2                                          0xC805
#define PC8_06_PLL_CTRL0_3                                          0xC806
#define PC8_07_PLL_CTRL0_4                                          0xC807
#define PC8_08_PLL_CTRL1_1                                          0xC808
#define PC8_09_PLL_CTRL1_2                                          0xC809
#define PC8_0A_PLL_CTRL1_3                                          0xC80A
#define PC8_0B_PLL_CTRL1_4                                          0xC80B
#define PC8_0C_PLL_CTRL2_1                                          0xC80C
#define PC8_0D_PLL_CTRL2_2                                          0xC80D
#define PC8_0E_PLL_CTRL2_3                                          0xC80E
#define PC8_0F_PLL_CTRL2_4                                          0xC80F
#define PC8_10_PLL_PI0_1                                            0xC810
#define PC8_11_PLL_PI0_2                                            0xC811
#define PC8_12_PLL_PI0_3                                            0xC812
#define PC8_13_PLL_PI0_4                                            0xC813
#define PC8_14_PLL_PI1_1                                            0xC814
#define PC8_15_PLL_PI1_2                                            0xC815
#define PC8_16_PLL_PI1_3                                            0xC816
#define PC8_17_PLL_PI1_4                                            0xC817
#define PC8_18_PLL_PI2_1                                            0xC818
#define PC8_19_PLL_PI2_2                                            0xC819
#define PC8_1A_PLL_PI2_3                                            0xC81A
#define PC8_1B_PLL_PI2_4                                            0xC81B
#define PC8_1C_PLL_CTRL3_1                                          0xC81C
#define PC8_1D_PLL_CTRL3_2                                          0xC81D
#define PC8_1E_PLL_CTRL3_3                                          0xC81E
#define PC8_1F_PLL_CTRL3_4                                          0xC81F
#define PC8_20_PLL_SSC0_1                                           0xC820
#define PC8_21_PLL_SSC0_2                                           0xC821
#define PC8_22_PLL_SSC0_3                                           0xC822
#define PC8_23_PLL_SSC0_4                                           0xC823
#define PC8_24_PLL_SSC1_1                                           0xC824
#define PC8_25_PLL_SSC1_2                                           0xC825
#define PC8_26_PLL_SSC1_3                                           0xC826
#define PC8_27_PLL_SSC1_4                                           0xC827
#define PC8_28_PLL_SSC2_1                                           0xC828
#define PC8_29_PLL_SSC2_2                                           0xC829
#define PC8_2A_PLL_SSC2_3                                           0xC82A
#define PC8_2B_PLL_SSC2_4                                           0xC82B
#define PC8_2C_PLL_WDOG_1                                           0xC82C
#define PC8_2D_PLL_WDOG_2                                           0xC82D
#define PC8_2E_PLL_WDOG_3                                           0xC82E
#define PC8_2F_PLL_WDOG_4                                           0xC82F
#define PC8_30_CRT_DMY_1                                            0xC830
#define PC8_31_CRT_DMY_2                                            0xC831
#define PC8_32_CRT_DMY_3                                            0xC832
#define PC8_33_CRT_DMY_4                                            0xC833
#define PC8_34_CRT_RST_CTL_1                                        0xC834
#define PC8_35_CRT_RST_CTL_2                                        0xC835
#define PC8_36_CRT_RST_CTL_3                                        0xC836
#define PC8_37_CRT_RST_CTL_4                                        0xC837


//--------------------------------------------------
// DDR2 DC SYS B Part1 (Page CA)
//--------------------------------------------------
#define PCA_00_DC_PICT_SET3                                         0xCA00
#define PCA_01_DC_PICT_SET2                                         0xCA01
#define PCA_02_DC_PICT_SET1                                         0xCA02
#define PCA_03_DC_PICT_SET0                                         0xCA03
#define PCA_04_DC_SYS_MISC3                                         0xCA04
#define PCA_05_DC_SYS_MISC2                                         0xCA05
#define PCA_06_DC_SYS_MISC1                                         0xCA06
#define PCA_07_DC_SYS_MISC0                                         0xCA07
#define PCA_10_DC_OFFSET_DET3                                       0xCA10
#define PCA_11_DC_OFFSET_DET2                                       0xCA11
#define PCA_12_DC_OFFSET_DET1                                       0xCA12
#define PCA_13_DC_OFFSET_DET0                                       0xCA13
#define PCA_20_DC_PICT_SET_OFFSET3                                  0xCA20
#define PCA_21_DC_PICT_SET_OFFSET2                                  0xCA21
#define PCA_22_DC_PICT_SET_OFFSET1                                  0xCA22
#define PCA_23_DC_PICT_SET_OFFSET0                                  0xCA23
#define PCA_24_DC_REQ_STATUS3                                       0xCA24
#define PCA_25_DC_REQ_STATUS2                                       0xCA25
#define PCA_26_DC_REQ_STATUS1                                       0xCA26
#define PCA_27_DC_REQ_STATUS0                                       0xCA27
#define PCA_28_DC_SYS_MISC2_3                                       0xCA28
#define PCA_29_DC_SYS_MISC2_2                                       0xCA29
#define PCA_2A_DC_SYS_MISC2_1                                       0xCA2A
#define PCA_2B_DC_SYS_MISC2_0                                       0xCA2B
#define PCA_2C_DC_OFFSET_DET_3                                      0xCA2C
#define PCA_2D_DC_OFFSET_DET_2                                      0xCA2D
#define PCA_2E_DC_OFFSET_DET_1                                      0xCA2E
#define PCA_2F_DC_OFFSET_DET_0                                      0xCA2F
#define PCA_40_DC_SFMODE0_3                                         0xCA40
#define PCA_41_DC_SFMODE0_2                                         0xCA41
#define PCA_42_DC_SFMODE0_1                                         0xCA42
#define PCA_43_DC_SFMODE0_0                                         0xCA43
#define PCA_44_DC_SFMODE1_3                                         0xCA44
#define PCA_45_DC_SFMODE1_2                                         0xCA45
#define PCA_46_DC_SFMODE1_1                                         0xCA46
#define PCA_47_DC_SFMODE1_0                                         0xCA47
#define PCA_48_DC_SFMODE2_3                                         0xCA48
#define PCA_49_DC_SFMODE2_2                                         0xCA49
#define PCA_4A_DC_SFMODE2_1                                         0xCA4A
#define PCA_4B_DC_SFMODE2_0                                         0xCA4B
#define PCA_4C_DC_SFMODE3_3                                         0xCA4C
#define PCA_4D_DC_SFMODE3_2                                         0xCA4D
#define PCA_4E_DC_SFMODE3_1                                         0xCA4E
#define PCA_4F_DC_SFMODE3_0                                         0xCA4F
#define PCA_50_DC_SFMODE3_CMP0                                      0xCA50
#define PCA_51_DC_SFMODE2_CMP0                                      0xCA51
#define PCA_52_DC_SFMODE1_CMP0                                      0xCA52
#define PCA_53_DC_SFMODE0_CMP0                                      0xCA53
#define PCA_54_DC_SFMODE3_CMP1                                      0xCA54
#define PCA_55_DC_SFMODE2_CMP1                                      0xCA55
#define PCA_56_DC_SFMODE1_CMP1                                      0xCA56
#define PCA_57_DC_SFMODE0_CMP1                                      0xCA57
#define PCA_58_DC_SFMODE3_CMP2                                      0xCA58
#define PCA_59_DC_SFMODE2_CMP2                                      0xCA59
#define PCA_5A_DC_SFMODE1_CMP2                                      0xCA5A
#define PCA_5B_DC_SFMODE0_CMP2                                      0xCA5B
#define PCA_5C_DC_SFMODE3_CMP3                                      0xCA5C
#define PCA_5D_DC_SFMODE2_CMP3                                      0xCA5D
#define PCA_5E_DC_SFMODE1_CMP3                                      0xCA5E
#define PCA_5F_DC_SFMODE0_CMP3                                      0xCA5F
#define PCA_60_DC_DEBUG7                                            0xCA60
#define PCA_61_DC_DEBUG6                                            0xCA61
#define PCA_62_DC_DEBUG5                                            0xCA62
#define PCA_63_DC_DEBUG4                                            0xCA63
#define PCA_64_DC_DEBUG_STATUS3                                     0xCA64
#define PCA_65_DC_DEBUG_STATUS2                                     0xCA65
#define PCA_66_DC_DEBUG_STATUS1                                     0xCA66
#define PCA_67_DC_DEBUG_STATUS0                                     0xCA67
#define PCA_80_DC_DEBUG3                                            0xCA80
#define PCA_81_DC_DEBUG2                                            0xCA81
#define PCA_82_DC_DEBUG1                                            0xCA82
#define PCA_83_DC_DEBUG0                                            0xCA83
#define PCA_84_DC_PRIORITY3_CTRL1                                   0xCA84
#define PCA_85_DC_PRIORITY2_CTRL1                                   0xCA85
#define PCA_86_DC_PRIORITY1_CTRL1                                   0xCA86
#define PCA_87_DC_PRIORITY0_CTRL1                                   0xCA87
#define PCA_88_DC_PRIORITY3_CTRL2                                   0xCA88
#define PCA_89_DC_PRIORITY2_CTRL2                                   0xCA89
#define PCA_8A_DC_PRIORITY1_CTRL2                                   0xCA8A
#define PCA_8B_DC_PRIORITY0_CTRL2                                   0xCA8B
#define PCA_8C_DC_PRIORITY3_CTRL3                                   0xCA8C
#define PCA_8D_DC_PRIORITY2_CTRL3                                   0xCA8D
#define PCA_8E_DC_PRIORITY1_CTRL3                                   0xCA8E
#define PCA_8F_DC_PRIORITY0_CTRL3                                   0xCA8F
#define PCA_90_DC_PRIORITY3_CTRL4                                   0xCA90
#define PCA_91_DC_PRIORITY2_CTRL4                                   0xCA91
#define PCA_92_DC_PRIORITY1_CTRL4                                   0xCA92
#define PCA_93_DC_PRIORITY0_CTRL4                                   0xCA93
#define PCA_94_DC_PRIORITY3_CTRL5                                   0xCA94
#define PCA_95_DC_PRIORITY2_CTRL5                                   0xCA95
#define PCA_96_DC_PRIORITY1_CTRL5                                   0xCA96
#define PCA_97_DC_PRIORITY0_CTRL5                                   0xCA97
#define PCA_98_DC_PRIORITY3_CTRL6                                   0xCA98
#define PCA_99_DC_PRIORITY2_CTRL6                                   0xCA99
#define PCA_9A_DC_PRIORITY1_CTRL6                                   0xCA9A
#define PCA_9B_DC_PRIORITY0_CTRL6                                   0xCA9B
#define PCA_A0_DC_PRIORITY3_CTRL8                                   0xCAA0
#define PCA_A1_DC_PRIORITY2_CTRL8                                   0xCAA1
#define PCA_A2_DC_PRIORITY1_CTRL8                                   0xCAA2
#define PCA_A3_DC_PRIORITY0_CTRL8                                   0xCAA3
#define PCA_A4_DC_PRIORITY3_CTRL9                                   0xCAA4
#define PCA_A5_DC_PRIORITY2_CTRL9                                   0xCAA5
#define PCA_A6_DC_PRIORITY1_CTRL9                                   0xCAA6
#define PCA_A7_DC_PRIORITY0_CTRL9                                   0xCAA7
#define PCA_A8_DC_PRIORITY3_CTRLA                                   0xCAA8
#define PCA_A9_DC_PRIORITY2_CTRLA                                   0xCAA9
#define PCA_AA_DC_PRIORITY1_CTRLA                                   0xCAAA
#define PCA_AB_DC_PRIORITY0_CTRLA                                   0xCAAB
#define PCA_AC_DC_PRIORITY3_CTRLB                                   0xCAAC
#define PCA_AD_DC_PRIORITY2_CTRLB                                   0xCAAD
#define PCA_AE_DC_PRIORITY1_CTRLB                                   0xCAAE
#define PCA_AF_DC_PRIORITY0_CTRLB                                   0xCAAF
#define PCA_B0_DC_PRIORITY3_CTRLC                                   0xCAB0
#define PCA_B1_DC_PRIORITY2_CTRLC                                   0xCAB1
#define PCA_B2_DC_PRIORITY1_CTRLC                                   0xCAB2
#define PCA_B3_DC_PRIORITY0_CTRLC                                   0xCAB3
#define PCA_B4_DC_PRIORITY3_CTRL_HIE                                0xCAB4
#define PCA_B5_DC_PRIORITY2_CTRL_HIE                                0xCAB5
#define PCA_B6_DC_PRIORITY1_CTRL_HIE                                0xCAB6
#define PCA_B7_DC_PRIORITY0_CTRL_HIE                                0xCAB7
#define PCA_C0_DC_PRIORITY3_CTRL_SCPU                               0xCAC0
#define PCA_C1_DC_PRIORITY2_CTRL_SCPU                               0xCAC1
#define PCA_C2_DC_PRIORITY1_CTRL_SCPU                               0xCAC2
#define PCA_C3_DC_PRIORITY0_CTRL_SCPU                               0xCAC3
#define PCA_D0_DC_CLIENT_MASK3                                      0xCAD0
#define PCA_D1_DC_CLIENT_MASK2                                      0xCAD1
#define PCA_D2_DC_CLIENT_MASK1                                      0xCAD2
#define PCA_D3_DC_CLIENT_MASK0                                      0xCAD3


//--------------------------------------------------
// DDR2 DC SYS B Part2  (Page CB)
//--------------------------------------------------
#define PCB_00_DC_PC_CTRL3_1                                        0xCB00
#define PCB_01_DC_PC_CTRL2_1                                        0xCB01
#define PCB_02_DC_PC_CTRL1_1                                        0xCB02
#define PCB_03_DC_PC_CTRL0_1                                        0xCB03
#define PCB_04_DC_PC_CTRL3_0                                        0xCB04
#define PCB_05_DC_PC_CTRL2_0                                        0xCB05
#define PCB_06_DC_PC_CTRL1_0                                        0xCB06
#define PCB_07_DC_PC_CTRL0_0                                        0xCB07
#define PCB_08_DC_PC_TTA_ACK_NUM3                                   0xCB08
#define PCB_09_DC_PC_TTA_ACK_NUM2                                   0xCB09
#define PCB_0A_DC_PC_TTA_ACK_NUM1                                   0xCB0A
#define PCB_0B_DC_PC_TTA_ACK_NUM0                                   0xCB0B
#define PCB_0C_DC_PC_TOTA_IDL_NUM3_3                                0xCB0C
#define PCB_0D_DC_PC_TOTA_IDL_NUM2_3                                0xCB0D
#define PCB_0E_DC_PC_TOTA_IDL_NUM1_3                                0xCB0E
#define PCB_0F_DC_PC_TOTA_IDL_NUM0_3                                0xCB0F
#define PCB_10_DC_PC_TOTA_IDL_NUM3_2                                0xCB10
#define PCB_11_DC_PC_TOTA_IDL_NUM2_2                                0xCB11
#define PCB_12_DC_PC_TOTA_IDL_NUM1_2                                0xCB12
#define PCB_13_DC_PC_TOTA_IDL_NUM0_2                                0xCB13
#define PCB_20_DC_PC_TOTA_IDL_NUM3_1                                0xCB20
#define PCB_21_DC_PC_TOTA_IDL_NUM2_1                                0xCB21
#define PCB_22_DC_PC_TOTA_IDL_NUM1_1                                0xCB22
#define PCB_23_DC_PC_TOTA_IDL_NUM0_1                                0xCB23
#define PCB_30_DC_PC_SYSH_PROG0_ACC_LAT3_1                          0xCB30
#define PCB_31_DC_PC_SYSH_PROG0_ACC_LAT2_1                          0xCB31
#define PCB_32_DC_PC_SYSH_PROG0_ACC_LAT1_1                          0xCB32
#define PCB_33_DC_PC_SYSH_PROG0_ACC_LAT0_1                          0xCB33
#define PCB_34_DC_PC_SYSH_PROG0_ACC_LAT3_0                          0xCB34
#define PCB_35_DC_PC_SYSH_PROG0_ACC_LAT2_0                          0xCB35
#define PCB_36_DC_PC_SYSH_PROG0_ACC_LAT1_0                          0xCB36
#define PCB_37_DC_PC_SYSH_PROG0_ACC_LAT0_0                          0xCB37
#define PCB_38_DC_PC_SYSH_PROG0_REQ_NUM3                            0xCB38
#define PCB_39_DC_PC_SYSH_PROG0_REQ_NUM2                            0xCB39
#define PCB_3A_DC_PC_SYSH_PROG0_REQ_NUM1                            0xCB3A
#define PCB_3B_DC_PC_SYSH_PROG0_REQ_NUM0                            0xCB3B
#define PCB_3C_DC_PC_SYSH_PROG_0_ACK_NUM3                           0xCB3C
#define PCB_3D_DC_PC_SYSH_PROG_0_ACK_NUM2                           0xCB3D
#define PCB_3E_DC_PC_SYSH_PROG_0_ACK_NUM1                           0xCB3E
#define PCB_3F_DC_PC_SYSH_PROG_0_ACK_NUM0                           0xCB3F
#define PCB_40_DC_PC_SYSH_PROG_1_ACC_LAT3                           0xCB40
#define PCB_41_DC_PC_SYSH_PROG_1_ACC_LAT2                           0xCB41
#define PCB_42_DC_PC_SYSH_PROG_1_ACC_LAT1                           0xCB42
#define PCB_43_DC_PC_SYSH_PROG_1_ACC_LAT0                           0xCB43
#define PCB_44_DC_PC_SYSH_PROG_1_MAX_LAT3                           0xCB44
#define PCB_45_DC_PC_SYSH_PROG_1_MAX_LAT2                           0xCB45
#define PCB_46_DC_PC_SYSH_PROG_1_MAX_LAT1                           0xCB46
#define PCB_47_DC_PC_SYSH_PROG_1_MAX_LAT0                           0xCB47
#define PCB_48_DC_PC_SYSH_PROG_1_REQ_NUM3                           0xCB48
#define PCB_49_DC_PC_SYSH_PROG_1_REQ_NUM2                           0xCB49
#define PCB_4A_DC_PC_SYSH_PROG_1_REQ_NUM1                           0xCB4A
#define PCB_4B_DC_PC_SYSH_PROG_1_REQ_NUM0                           0xCB4B
#define PCB_4C_DC_PC_SYSH_PROG_1_ACK_NUM3                           0xCB4C
#define PCB_4D_DC_PC_SYSH_PROG_1_ACK_NUM2                           0xCB4D
#define PCB_4E_DC_PC_SYSH_PROG_1_ACK_NUM1                           0xCB4E
#define PCB_4F_DC_PC_SYSH_PROG_1_ACK_NUM0                           0xCB4F
#define PCB_50_DC_PC_SYSH_PROG_2_ACC_LAT3_1                         0xCB50
#define PCB_51_DC_PC_SYSH_PROG_2_ACC_LAT2_1                         0xCB51
#define PCB_52_DC_PC_SYSH_PROG_2_ACC_LAT1_1                         0xCB52
#define PCB_53_DC_PC_SYSH_PROG_2_ACC_LAT0_1                         0xCB53
#define PCB_54_DC_PC_SYSH_PROG_2_MAX_LAT3                           0xCB54
#define PCB_55_DC_PC_SYSH_PROG_2_MAX_LAT2                           0xCB55
#define PCB_56_DC_PC_SYSH_PROG_2_MAX_LAT1                           0xCB56
#define PCB_57_DC_PC_SYSH_PROG_2_MAX_LAT0                           0xCB57
#define PCB_58_DC_PC_SYSH_PROG_2_REQ_NUM3                           0xCB58
#define PCB_59_DC_PC_SYSH_PROG_2_REQ_NUM2                           0xCB59
#define PCB_5A_DC_PC_SYSH_PROG_2_REQ_NUM1                           0xCB5A
#define PCB_5B_DC_PC_SYSH_PROG_2_REQ_NUM0                           0xCB5B
#define PCB_5C_DC_PC_SYSH_PROG_2_ACC_LAT3_0                         0xCB5C
#define PCB_5D_DC_PC_SYSH_PROG_2_ACC_LAT2_0                         0xCB5D
#define PCB_5E_DC_PC_SYSH_PROG_2_ACC_LAT1_0                         0xCB5E
#define PCB_5F_DC_PC_SYSH_PROG_2_ACC_LAT0_0                         0xCB5F
#define PCB_90_DC_PC_SYSH_PROG_0_3                                  0xCB90
#define PCB_91_DC_PC_SYSH_PROG_0_2                                  0xCB91
#define PCB_92_DC_PC_SYSH_PROG_0_1                                  0xCB92
#define PCB_93_DC_PC_SYSH_PROG_0_0                                  0xCB93
#define PCB_94_DC_PC_SYSH_PROG_1_3                                  0xCB94
#define PCB_95_DC_PC_SYSH_PROG_1_2                                  0xCB95
#define PCB_96_DC_PC_SYSH_PROG_1_1                                  0xCB96
#define PCB_97_DC_PC_SYSH_PROG_1_0                                  0xCB97
#define PCB_98_DC_PC_SYSH_PROG_2_3                                  0xCB98
#define PCB_99_DC_PC_SYSH_PROG_2_2                                  0xCB99
#define PCB_9A_DC_PC_SYSH_PROG_2_1                                  0xCB9A
#define PCB_9B_DC_PC_SYSH_PROG_2_0                                  0xCB9B
#define PCB_C0_DC_BIST_MODEYS3                                      0xCBC0
#define PCB_C1_DC_BIST_MODEYS2                                      0xCBC1
#define PCB_C2_DC_BIST_MODEYS1                                      0xCBC2
#define PCB_C3_DC_BIST_MODEYS0                                      0xCBC3
#define PCB_C4_DC_BIST_DONE3                                        0xCBC4
#define PCB_C5_DC_BIST_DONE2                                        0xCBC5
#define PCB_C6_DC_BIST_DONE1                                        0xCBC6
#define PCB_C7_DC_BIST_DONE0                                        0xCBC7
#define PCB_C8_DC_BIST_FAIL3                                        0xCBC8
#define PCB_C9_DC_BIST_FAIL2                                        0xCBC9
#define PCB_CA_DC_BIST_FAIL1                                        0xCBCA
#define PCB_CB_DC_BIST_FAIL0                                        0xCBCB
#define PCB_CC_DC_BIST_DRFYS3                                       0xCBCC
#define PCB_CD_DC_BIST_DRFYS2                                       0xCBCD
#define PCB_CE_DC_BIST_DRFYS1                                       0xCBCE
#define PCB_CF_DC_BIST_DRFYS0                                       0xCBCF
#define PCB_D0_DC_BIST_RESUME3                                      0xCBD0
#define PCB_D1_DC_BIST_RESUME2                                      0xCBD1
#define PCB_D2_DC_BIST_RESUME1                                      0xCBD2
#define PCB_D3_DC_BIST_RESUME0                                      0xCBD3
#define PCB_D4_DC_BIST0_DRF_DONE3                                   0xCBD4
#define PCB_D5_DC_BIST0_DRF_DONE2                                   0xCBD5
#define PCB_D6_DC_BIST0_DRF_DONE1                                   0xCBD6
#define PCB_D7_DC_BIST0_DRF_DONE0                                   0xCBD7
#define PCB_D8_DC_BIST_DRF_PAUSE3                                   0xCBD8
#define PCB_D9_DC_BIST_DRF_PAUSE2                                   0xCBD9
#define PCB_DA_DC_BIST_DRF_PAUSE1                                   0xCBDA
#define PCB_DB_DC_BIST_DRF_PAUSE0                                   0xCBDB
#define PCB_DC_DC_BIST_DRF_FAIL3_1                                  0xCBDC
#define PCB_DD_DC_BIST_DRF_FAIL2_1                                  0xCBDD
#define PCB_DE_DC_BIST_DRF_FAIL1_1                                  0xCBDE
#define PCB_DF_DC_BIST_DRF_FAIL0_1                                  0xCBDF
#define PCB_E0_DC_BIST_DRF_FAIL3_0                                  0xCBE0
#define PCB_E1_DC_BIST_DRF_FAIL2_0                                  0xCBE1
#define PCB_E2_DC_BIST_DRF_FAIL1_0                                  0xCBE2
#define PCB_E3_DC_BIST_DRF_FAIL0_0                                  0xCBE3
#define PCB_E4_DC_BIST_RMYS3                                        0xCBE4
#define PCB_E5_DC_BIST_RMYS2                                        0xCBE5
#define PCB_E6_DC_BIST_RMYS1                                        0xCBE6
#define PCB_E7_DC_BIST_RMYS0                                        0xCBE7
#define PCB_F0_DC_DEMMY_REG0_3                                      0xCBF0
#define PCB_F1_DC_DEMMY_REG0_2                                      0xCBF1
#define PCB_F2_DC_DEMMY_REG0_1                                      0xCBF2
#define PCB_F3_DC_DEMMY_REG0_0                                      0xCBF3
#define PCB_F4_DC_DEMMY_REG1_3                                      0xCBF4
#define PCB_F5_DC_DEMMY_REG1_2                                      0xCBF5
#define PCB_F6_DC_DEMMY_REG1_1                                      0xCBF6
#define PCB_F7_DC_DEMMY_REG1_0                                      0xCBF7
#define PCB_F8_DC_DEMMY_REG2_3                                      0xCBF8
#define PCB_F9_DC_DEMMY_REG2_2                                      0xCBF9
#define PCB_FA_DC_DEMMY_REG2_1                                      0xCBFA
#define PCB_FB_DC_DEMMY_REG2_0                                      0xCBFB
#define PCB_FC_DC_DEMMY_REG3_3                                      0xCBFC
#define PCB_FD_DC_DEMMY_REG3_2                                      0xCBFD
#define PCB_FE_DC_DEMMY_REG3_1                                      0xCBFE
#define PCB_FF_DC_DEMMY_REG3_0                                      0xCBFF


//--------------------------------------------------
// DDR2 DC SYS B Part3  (Page CC)
//--------------------------------------------------
#define PCC_00_DC_MT_TYPE15                                         0xCC00
#define PCC_01_DC_MT_TYPE14                                         0xCC01
#define PCC_02_DC_MT_TYPE13                                         0xCC02
#define PCC_03_DC_MT_TYPE12                                         0xCC03
#define PCC_04_DC_MT_TYPE11                                         0xCC04
#define PCC_05_DC_MT_TYPE10                                         0xCC05
#define PCC_06_DC_MT_TYPE9                                          0xCC06
#define PCC_07_DC_MT_TYPE8                                          0xCC07
#define PCC_08_DC_MT_TYPE7                                          0xCC08
#define PCC_09_DC_MT_TYPE6                                          0xCC09
#define PCC_0A_DC_MT_TYPE5                                          0xCC0A
#define PCC_0B_DC_MT_TYPE4                                          0xCC0B
#define PCC_0C_DC_MT_TYPE3                                          0xCC0C
#define PCC_0D_DC_MT_TYPE2                                          0xCC0D
#define PCC_0E_DC_MT_TYPE1                                          0xCC0E
#define PCC_0F_DC_MT_TYPE0                                          0xCC0F
#define PCC_10_DC_MT_SADDR3_3                                       0xCC10
#define PCC_11_DC_MT_SADDR2_3                                       0xCC11
#define PCC_12_DC_MT_SADDR1_3                                       0xCC12
#define PCC_13_DC_MT_SADDR0_3                                       0xCC13
#define PCC_14_DC_MT_SADDR3_2                                       0xCC14
#define PCC_15_DC_MT_SADDR2_2                                       0xCC15
#define PCC_16_DC_MT_SADDR1_2                                       0xCC16
#define PCC_17_DC_MT_SADDR0_2                                       0xCC17
#define PCC_18_DC_MT_SADDR3_1                                       0xCC18
#define PCC_19_DC_MT_SADDR2_1                                       0xCC19
#define PCC_1A_DC_MT_SADDR1_1                                       0xCC1A
#define PCC_1B_DC_MT_SADDR0_1                                       0xCC1B
#define PCC_1C_DC_MT_SADDR3_0                                       0xCC1C
#define PCC_1D_DC_MT_SADDR2_0                                       0xCC1D
#define PCC_1E_DC_MT_SADDR1_0                                       0xCC1E
#define PCC_1F_DC_MT_SADDR0_0                                       0xCC1F
#define PCC_20_DC_MT_EADDR3_3                                       0xCC20
#define PCC_21_DC_MT_EADDR2_3                                       0xCC21
#define PCC_22_DC_MT_EADDR1_3                                       0xCC22
#define PCC_23_DC_MT_EADDR0_3                                       0xCC23
#define PCC_24_DC_MT_EADDR3_2                                       0xCC24
#define PCC_25_DC_MT_EADDR2_2                                       0xCC25
#define PCC_26_DC_MT_EADDR1_2                                       0xCC26
#define PCC_27_DC_MT_EADDR0_2                                       0xCC27
#define PCC_28_DC_MT_EADDR3_1                                       0xCC28
#define PCC_29_DC_MT_EADDR2_1                                       0xCC29
#define PCC_2A_DC_MT_EADDR1_1                                       0xCC2A
#define PCC_2B_DC_MT_EADDR0_1                                       0xCC2B
#define PCC_2C_DC_MT_EADDR3_0                                       0xCC2C
#define PCC_2D_DC_MT_EADDR2_0                                       0xCC2D
#define PCC_2E_DC_MT_EADDR1_0                                       0xCC2E
#define PCC_2F_DC_MT_EADDR0_0                                       0xCC2F
#define PCC_40_DC_MT_MODE3_3                                        0xCC40
#define PCC_41_DC_MT_MODE2_3                                        0xCC41
#define PCC_42_DC_MT_MODE1_3                                        0xCC42
#define PCC_43_DC_MT_MODE0_3                                        0xCC43
#define PCC_44_DC_MT_MODE3_2                                        0xCC44
#define PCC_45_DC_MT_MODE2_2                                        0xCC45
#define PCC_46_DC_MT_MODE1_2                                        0xCC46
#define PCC_47_DC_MT_MODE0_2                                        0xCC47
#define PCC_48_DC_MT_MODE3_1                                        0xCC48
#define PCC_49_DC_MT_MODE2_1                                        0xCC49
#define PCC_4A_DC_MT_MODE1_1                                        0xCC4A
#define PCC_4B_DC_MT_MODE0_1                                        0xCC4B
#define PCC_4C_DC_MT_MODE3_0                                        0xCC4C
#define PCC_4D_DC_MT_MODE2_0                                        0xCC4D
#define PCC_4E_DC_MT_MODE1_0                                        0xCC4E
#define PCC_4F_DC_MT_MODE0_0                                        0xCC4F
#define PCC_60_DC_MT_TABLE3_3                                       0xCC60
#define PCC_61_DC_MT_TABLE2_3                                       0xCC61
#define PCC_62_DC_MT_TABLE1_3                                       0xCC62
#define PCC_63_DC_MT_TABLE0_3                                       0xCC63
#define PCC_64_DC_MT_TABLE3_2                                       0xCC64
#define PCC_65_DC_MT_TABLE2_2                                       0xCC65
#define PCC_66_DC_MT_TABLE1_2                                       0xCC66
#define PCC_67_DC_MT_TABLE0_2                                       0xCC67
#define PCC_68_DC_MT_TABLE3_1                                       0xCC68
#define PCC_69_DC_MT_TABLE2_1                                       0xCC69
#define PCC_6A_DC_MT_TABLE1_1                                       0xCC6A
#define PCC_6B_DC_MT_TABLE0_1                                       0xCC6B
#define PCC_6C_DC_MT_TABLE3_0                                       0xCC6C
#define PCC_6D_DC_MT_TABLE2_0                                       0xCC6D
#define PCC_6E_DC_MT_TABLE1_0                                       0xCC6E
#define PCC_6F_DC_MT_TABLE0_0                                       0xCC6F
#define PCC_80_DC_MT_ADDCMD_HI_3_3                                  0xCC80
#define PCC_81_DC_MT_ADDCMD_HI_2_3                                  0xCC81
#define PCC_82_DC_MT_ADDCMD_HI1_1_3                                 0xCC82
#define PCC_83_DC_MT_ADDCMD_HI0_0_3                                 0xCC83
#define PCC_84_DC_MT_ADDCMD_HI_3_2                                  0xCC84
#define PCC_85_DC_MT_ADDCMD_HI_2_2                                  0xCC85
#define PCC_86_DC_MT_ADDCMD_HI1_1_2                                 0xCC86
#define PCC_87_DC_MT_ADDCMD_HI0_0_2                                 0xCC87
#define PCC_88_DC_MT_ADDCMD_HI_3_1                                  0xCC88
#define PCC_89_DC_MT_ADDCMD_HI_2_1                                  0xCC89
#define PCC_8A_DC_MT_ADDCMD_HI1_1_1                                 0xCC8A
#define PCC_8B_DC_MT_ADDCMD_HI0_0_1                                 0xCC8B
#define PCC_8C_DC_MT_ADDCMD_HI_3_0                                  0xCC8C
#define PCC_8D_DC_MT_ADDCMD_HI_2_0                                  0xCC8D
#define PCC_8E_DC_MT_ADDCMD_HI1_1_0                                 0xCC8E
#define PCC_8F_DC_MT_ADDCMD_HI0_0_0                                 0xCC8F
#define PCC_A0_DC_MT_ADDCMD_LO_3_3                                  0xCCA0
#define PCC_A1_DC_MT_ADDCMD_LO_2_3                                  0xCCA1
#define PCC_A2_DC_MT_ADDCMD_LO_1_3                                  0xCCA2
#define PCC_A3_DC_MT_ADDCMD_LO_0_3                                  0xCCA3
#define PCC_A4_DC_MT_ADDCMD_LO_3_2                                  0xCCA4
#define PCC_A5_DC_MT_ADDCMD_LO_2_2                                  0xCCA5
#define PCC_A6_DC_MT_ADDCMD_LO_1_2                                  0xCCA6
#define PCC_A7_DC_MT_ADDCMD_LO_0_2                                  0xCCA7
#define PCC_A8_DC_MT_ADDCMD_LO_3_1                                  0xCCA8
#define PCC_A9_DC_MT_ADDCMD_LO_2_1                                  0xCCA9
#define PCC_AA_DC_MT_ADDCMD_LO_1_1                                  0xCCAA
#define PCC_AB_DC_MT_ADDCMD_LO_0_1                                  0xCCAB
#define PCC_AC_DC_MT_ADDCMD_LO_3_0                                  0xCCAC
#define PCC_AD_DC_MT_ADDCMD_LO_2_0                                  0xCCAD
#define PCC_AE_DC_MT_ADDCMD_LO_1_0                                  0xCCAE
#define PCC_AF_DC_MT_ADDCMD_LO_0_0                                  0xCCAF
#define PCC_B0_DC_MT_ADDCMD_SA_15                                   0xCCB0
#define PCC_B1_DC_MT_ADDCMD_SA_14                                   0xCCB1
#define PCC_B2_DC_MT_ADDCMD_SA_13                                   0xCCB2
#define PCC_B3_DC_MT_ADDCMD_SA_12                                   0xCCB3
#define PCC_B4_DC_MT_ADDCMD_SA_11                                   0xCCB4
#define PCC_B5_DC_MT_ADDCMD_SA_10                                   0xCCB5
#define PCC_B6_DC_MT_ADDCMD_SA_9                                    0xCCB6
#define PCC_B7_DC_MT_ADDCMD_SA_8                                    0xCCB7
#define PCC_B8_DC_MT_ADDCMD_SA_7                                    0xCCB8
#define PCC_B9_DC_MT_ADDCMD_SA_6                                    0xCCB9
#define PCC_BA_DC_MT_ADDCMD_SA_5                                    0xCCBA
#define PCC_BB_DC_MT_ADDCMD_SA_4                                    0xCCBB
#define PCC_BC_DC_MT_ADDCMD_SA_3                                    0xCCBC
#define PCC_BD_DC_MT_ADDCMD_SA_2                                    0xCCBD
#define PCC_BE_DC_MT_ADDCMD_SA_1                                    0xCCBE
#define PCC_BF_DC_MT_ADDCMD_SA_0                                    0xCCBF
#define PCC_C0_DC_MT_MISC3                                          0xCCC0
#define PCC_C1_DC_MT_MISC2                                          0xCCC1
#define PCC_C2_DC_MT_MISC1                                          0xCCC2
#define PCC_C3_DC_MT_MISC0                                          0xCCC3
#define PCC_D0_DC_EC_CTRL3                                          0xCCD0
#define PCC_D1_DC_EC_CTRL2                                          0xCCD1
#define PCC_D2_DC_EC_CTRL1                                          0xCCD2
#define PCC_D3_DC_EC_CTRL0                                          0xCCD3
#define PCC_D4_DC_EC_ADDCMD_HI3                                     0xCCD4
#define PCC_D5_DC_EC_ADDCMD_HI2                                     0xCCD5
#define PCC_D6_DC_EC_ADDCMD_HI1                                     0xCCD6
#define PCC_D7_DC_EC_ADDCMD_HI0                                     0xCCD7
#define PCC_D8_DC_EC_ADDCMD_LO3                                     0xCCD8
#define PCC_D9_DC_EC_ADDCMD_LO2                                     0xCCD9
#define PCC_DA_DC_EC_ADDCMD_LO1                                     0xCCDA
#define PCC_DB_DC_EC_ADDCMD_LO0                                     0xCCDB
#define PCC_DC_DC_RD_TAG_CHECK3                                     0xCCDC
#define PCC_DD_DC_RD_TAG_CHECK2                                     0xCCDD
#define PCC_DE_DC_RD_TAG_CHECK1                                     0xCCDE
#define PCC_DF_DC_RD_TAG_CHECK0                                     0xCCDF
#define PCC_E8_DC_INT_ENABLE3                                       0xCCE8
#define PCC_E9_DC_INT_ENABLE2                                       0xCCE9
#define PCC_EA_DC_INT_ENABLE1                                       0xCCEA
#define PCC_EB_DC_INT_ENABLE0                                       0xCCEB
#define PCC_EC_DC_INT_STATUS3                                       0xCCEC
#define PCC_ED_DC_INT_STATUS2                                       0xCCED
#define PCC_EE_DC_INT_STATUS1                                       0xCCEE
#define PCC_EF_DC_INT_STATUS0                                       0xCCEF


//--------------------------------------------------
// DDR2 DC SYS B Part4  (Page CD)
//--------------------------------------------------
#define PCD_00_BW_CTRL3                                             0xCD00
#define PCD_01_BW_CTRL2                                             0xCD01
#define PCD_02_BW_CTRL1                                             0xCD02
#define PCD_03_BW_CTRL0                                             0xCD03
#define PCD_04_BW_TIMER_THRESHOLD12_3                               0xCD04
#define PCD_05_BW_TIMER_THRESHOLD12_2                               0xCD05
#define PCD_06_BW_TIMER_THRESHOLD12_1                               0xCD06
#define PCD_07_BW_TIMER_THRESHOLD12_0                               0xCD07
#define PCD_08_BW_TIMER_THRESHOLD11_3                               0xCD08
#define PCD_09_BW_TIMER_THRESHOLD11_2                               0xCD09
#define PCD_0A_BW_TIMER_THRESHOLD11_1                               0xCD0A
#define PCD_0B_BW_TIMER_THRESHOLD11_0                               0xCD0B
#define PCD_0C_BW_TIMER_THRESHOLD10_3                               0xCD0C
#define PCD_0D_BW_TIMER_THRESHOLD10_2                               0xCD0D
#define PCD_0E_BW_TIMER_THRESHOLD10_1                               0xCD0E
#define PCD_0F_BW_TIMER_THRESHOLD10_0                               0xCD0F
#define PCD_10_BW_TIMER_THRESHOLD9_3                                0xCD10
#define PCD_11_BW_TIMER_THRESHOLD9_2                                0xCD11
#define PCD_12_BW_TIMER_THRESHOLD9_1                                0xCD12
#define PCD_13_BW_TIMER_THRESHOLD9_0                                0xCD13
#define PCD_14_BW_TIMER_THRESHOLD8_3                                0xCD14
#define PCD_15_BW_TIMER_THRESHOLD8_2                                0xCD15
#define PCD_16_BW_TIMER_THRESHOLD8_1                                0xCD16
#define PCD_17_BW_TIMER_THRESHOLD8_0                                0xCD17
#define PCD_18_BW_TIMER_THRESHOLD7_3                                0xCD18
#define PCD_19_BW_TIMER_THRESHOLD7_2                                0xCD19
#define PCD_1A_BW_TIMER_THRESHOLD7_1                                0xCD1A
#define PCD_1B_BW_TIMER_THRESHOLD7_0                                0xCD1B
#define PCD_1C_BW_TIMER_THRESHOLD6_3                                0xCD1C
#define PCD_1D_BW_TIMER_THRESHOLD6_2                                0xCD1D
#define PCD_1E_BW_TIMER_THRESHOLD6_1                                0xCD1E
#define PCD_1F_BW_TIMER_THRESHOLD6_0                                0xCD1F
#define PCD_20_BW_TIMER_THRESHOLD5_3                                0xCD20
#define PCD_21_BW_TIMER_THRESHOLD5_2                                0xCD21
#define PCD_22_BW_TIMER_THRESHOLD5_1                                0xCD22
#define PCD_23_BW_TIMER_THRESHOLD5_0                                0xCD23
#define PCD_24_BW_TIMER_THRESHOLD4_3                                0xCD24
#define PCD_25_BW_TIMER_THRESHOLD4_2                                0xCD25
#define PCD_26_BW_TIMER_THRESHOLD4_1                                0xCD26
#define PCD_27_BW_TIMER_THRESHOLD4_0                                0xCD27
#define PCD_28_BW_TIMER_THRESHOLD3_3                                0xCD28
#define PCD_29_BW_TIMER_THRESHOLD3_2                                0xCD29
#define PCD_2A_BW_TIMER_THRESHOLD3_1                                0xCD2A
#define PCD_2B_BW_TIMER_THRESHOLD3_0                                0xCD2B
#define PCD_2C_BW_TIMER_THRESHOLD2_3                                0xCD2C
#define PCD_2D_BW_TIMER_THRESHOLD2_2                                0xCD2D
#define PCD_2E_BW_TIMER_THRESHOLD2_1                                0xCD2E
#define PCD_2F_BW_TIMER_THRESHOLD2_0                                0xCD2F
#define PCD_30_BW_TIMER_THRESHOLD1_3                                0xCD30
#define PCD_31_BW_TIMER_THRESHOLD1_2                                0xCD31
#define PCD_32_BW_TIMER_THRESHOLD1_1                                0xCD32
#define PCD_33_BW_TIMER_THRESHOLD1_0                                0xCD33
#define PCD_34_BW_TIMER_THRESHOLD0_3                                0xCD34
#define PCD_35_BW_TIMER_THRESHOLD0_2                                0xCD35
#define PCD_36_BW_TIMER_THRESHOLD0_1                                0xCD36
#define PCD_37_BW_TIMER_THRESHOLD0_0                                0xCD37
#define PCD_38_BW_REQUEST_THRESHOLD12_3                             0xCD38
#define PCD_39_BW_REQUEST_THRESHOLD12_2                             0xCD39
#define PCD_3A_BW_REQUEST_THRESHOLD12_1                             0xCD3A
#define PCD_3B_BW_REQUEST_THRESHOLD12_0                             0xCD3B
#define PCD_3C_BW_REQUEST_THRESHOLD11_3                             0xCD3C
#define PCD_3D_BW_REQUEST_THRESHOLD11_2                             0xCD3D
#define PCD_3E_BW_REQUEST_THRESHOLD11_1                             0xCD3E
#define PCD_3F_BW_REQUEST_THRESHOLD11_0                             0xCD3F
#define PCD_40_BW_REQUEST_THRESHOLD10_3                             0xCD40
#define PCD_41_BW_REQUEST_THRESHOLD10_2                             0xCD41
#define PCD_42_BW_REQUEST_THRESHOLD10_1                             0xCD42
#define PCD_43_BW_REQUEST_THRESHOLD10_0                             0xCD43
#define PCD_44_BW_REQUEST_THRESHOLD9_3                              0xCD44
#define PCD_45_BW_REQUEST_THRESHOLD9_2                              0xCD45
#define PCD_46_BW_REQUEST_THRESHOLD9_1                              0xCD46
#define PCD_47_BW_REQUEST_THRESHOLD9_0                              0xCD47
#define PCD_48_BW_REQUEST_THRESHOLD8_3                              0xCD48
#define PCD_49_BW_REQUEST_THRESHOLD8_2                              0xCD49
#define PCD_4A_BW_REQUEST_THRESHOLD8_1                              0xCD4A
#define PCD_4B_BW_REQUEST_THRESHOLD8_0                              0xCD4B
#define PCD_4C_BW_REQUEST_THRESHOLD7_3                              0xCD4C
#define PCD_4D_BW_REQUEST_THRESHOLD7_2                              0xCD4D
#define PCD_4E_BW_REQUEST_THRESHOLD7_1                              0xCD4E
#define PCD_4F_BW_REQUEST_THRESHOLD7_0                              0xCD4F
#define PCD_50_BW_REQUEST_THRESHOLD6_3                              0xCD50
#define PCD_51_BW_REQUEST_THRESHOLD6_2                              0xCD51
#define PCD_52_BW_REQUEST_THRESHOLD6_1                              0xCD52
#define PCD_53_BW_REQUEST_THRESHOLD6_0                              0xCD53
#define PCD_54_BW_REQUEST_THRESHOLD5_3                              0xCD54
#define PCD_55_BW_REQUEST_THRESHOLD5_2                              0xCD55
#define PCD_56_BW_REQUEST_THRESHOLD5_1                              0xCD56
#define PCD_57_BW_REQUEST_THRESHOLD5_0                              0xCD57
#define PCD_58_BW_REQUEST_THRESHOLD4_3                              0xCD58
#define PCD_59_BW_REQUEST_THRESHOLD4_2                              0xCD59
#define PCD_5A_BW_REQUEST_THRESHOLD4_1                              0xCD5A
#define PCD_5B_BW_REQUEST_THRESHOLD4_0                              0xCD5B
#define PCD_5C_BW_REQUEST_THRESHOLD3_3                              0xCD5C
#define PCD_5D_BW_REQUEST_THRESHOLD3_2                              0xCD5D
#define PCD_5E_BW_REQUEST_THRESHOLD3_1                              0xCD5E
#define PCD_5F_BW_REQUEST_THRESHOLD3_0                              0xCD5F
#define PCD_60_BW_REQUEST_THRESHOLD2_3                              0xCD60
#define PCD_61_BW_REQUEST_THRESHOLD2_2                              0xCD61
#define PCD_62_BW_REQUEST_THRESHOLD2_1                              0xCD62
#define PCD_63_BW_REQUEST_THRESHOLD2_0                              0xCD63
#define PCD_64_BW_REQUEST_THRESHOLD1_3                              0xCD64
#define PCD_65_BW_REQUEST_THRESHOLD1_2                              0xCD65
#define PCD_66_BW_REQUEST_THRESHOLD1_1                              0xCD66
#define PCD_67_BW_REQUEST_THRESHOLD1_0                              0xCD67
#define PCD_68_BW_REQUEST_THRESHOLD0_3                              0xCD68
#define PCD_69_BW_REQUEST_THRESHOLD0_2                              0xCD69
#define PCD_6A_BW_REQUEST_THRESHOLD0_1                              0xCD6A
#define PCD_6B_BW_REQUEST_THRESHOLD0_0                              0xCD6B


//--------------------------------------------------
// DDR2 DLL B part1 (Page CE)
//--------------------------------------------------
#define PCE_00_ADR_DLY0_3                                           0xCE00
#define PCE_01_ADR_DLY0_2                                           0xCE01
#define PCE_02_ADR_DLY0_1                                           0xCE02
#define PCE_03_ADR_DLY0_0                                           0xCE03
#define PCE_04_ADR_DLY1_3                                           0xCE04
#define PCE_05_ADR_DLY1_2                                           0xCE05
#define PCE_06_ADR_DLY1_1                                           0xCE06
#define PCE_07_ADR_DLY1_0                                           0xCE07
#define PCE_08_ADR_DLY2_3                                           0xCE08
#define PCE_09_ADR_DLY2_2                                           0xCE09
#define PCE_0A_ADR_DLY2_1                                           0xCE0A
#define PCE_0B_ADR_DLY2_0                                           0xCE0B
#define PCE_0C_CMD_DLY0_3                                           0xCE0C
#define PCE_0D_CMD_DLY0_2                                           0xCE0D
#define PCE_0E_CMD_DLY0_1                                           0xCE0E
#define PCE_0F_CMD_DLY0_0                                           0xCE0F
#define PCE_10_PAD_OE_CTRL_3                                        0xCE10
#define PCE_11_PAD_OE_CTRL_2                                        0xCE11
#define PCE_12_PAD_OE_CTRL_1                                        0xCE12
#define PCE_13_PAD_OE_CTRL_0                                        0xCE13
#define PCE_1C_CAL_LS_SEL_SET1_3                                    0xCE1C
#define PCE_1D_CAL_LS_SEL_SET1_2                                    0xCE1D
#define PCE_1E_CAL_LS_SEL_SET1_1                                    0xCE1E
#define PCE_1F_CAL_LS_SEL_SET1_0                                    0xCE1F
#define PCE_28_WRLVL_CTRL_3                                         0xCE28
#define PCE_29_WRLVL_CTRL_2                                         0xCE29
#define PCE_2A_WRLVL_CTRL_1                                         0xCE2A
#define PCE_2B_WRLVL_CTRL_0                                         0xCE2B
#define PCE_2C_WRLVL_RD_DATA_3                                      0xCE2C
#define PCE_2D_WRLVL_RD_DATA_2                                      0xCE2D
#define PCE_2E_WRLVL_RD_DATA_1                                      0xCE2E
#define PCE_2F_WRLVL_RD_DATA_0                                      0xCE2F
#define PCE_30_TEST_CTRL0_3                                         0xCE30
#define PCE_31_TEST_CTRL0_2                                         0xCE31
#define PCE_32_TEST_CTRL0_1                                         0xCE32
#define PCE_33_TEST_CTRL0_0                                         0xCE33
#define PCE_34_TEST_CTRL1_3                                         0xCE34
#define PCE_35_TEST_CTRL1_2                                         0xCE35
#define PCE_36_TEST_CTRL1_1                                         0xCE36
#define PCE_37_TEST_CTRL1_0                                         0xCE37
#define PCE_38_DQ_DLY0_SET0_3                                       0xCE38
#define PCE_39_DQ_DLY0_SET0_2                                       0xCE39
#define PCE_3A_DQ_DLY0_SET0_1                                       0xCE3A
#define PCE_3B_DQ_DLY0_SET0_0                                       0xCE3B
#define PCE_3C_DQ_DLY0_SET1_3                                       0xCE3C
#define PCE_3D_DQ_DLY0_SET1_2                                       0xCE3D
#define PCE_3E_DQ_DLY0_SET1_1                                       0xCE3E
#define PCE_3F_DQ_DLY0_SET1_0                                       0xCE3F
#define PCE_40_DQ_DLY0_SET2_3                                       0xCE40
#define PCE_41_DQ_DLY0_SET2_2                                       0xCE41
#define PCE_42_DQ_DLY0_SET2_1                                       0xCE42
#define PCE_43_DQ_DLY0_SET2_0                                       0xCE43
#define PCE_44_DQ_DLY0_SET3_3                                       0xCE44
#define PCE_45_DQ_DLY0_SET3_2                                       0xCE45
#define PCE_46_DQ_DLY0_SET3_1                                       0xCE46
#define PCE_47_DQ_DLY0_SET3_0                                       0xCE47
#define PCE_48_DQ_DLY1_3                                            0xCE48
#define PCE_49_DQ_DLY1_2                                            0xCE49
#define PCE_4A_DQ_DLY1_1                                            0xCE4A
#define PCE_4B_DQ_DLY1_0                                            0xCE4B
#define PCE_4C_DQ_DLY2_3                                            0xCE4C
#define PCE_4D_DQ_DLY2_2                                            0xCE4D
#define PCE_4E_DQ_DLY2_1                                            0xCE4E
#define PCE_4F_DQ_DLY2_0                                            0xCE4F
#define PCE_50_HALF_CYC_DET_3                                       0xCE50
#define PCE_51_HALF_CYC_DET_2                                       0xCE51
#define PCE_52_HALF_CYC_DET_1                                       0xCE52
#define PCE_53_HALF_CYC_DET_0                                       0xCE53
#define PCE_54_READ_CTRL0_SET0_3                                    0xCE54
#define PCE_55_READ_CTRL0_SET0_2                                    0xCE55
#define PCE_56_READ_CTRL0_SET0_1                                    0xCE56
#define PCE_57_READ_CTRL0_SET0_0                                    0xCE57
#define PCE_58_READ_CTRL0_SET1_3                                    0xCE58
#define PCE_59_READ_CTRL0_SET1_2                                    0xCE59
#define PCE_5A_READ_CTRL0_SET1_1                                    0xCE5A
#define PCE_5B_READ_CTRL0_SET1_0                                    0xCE5B
#define PCE_5C_READ_CTRL0_SET2_3                                    0xCE5C
#define PCE_5D_READ_CTRL0_SET2_2                                    0xCE5D
#define PCE_5E_READ_CTRL0_SET2_1                                    0xCE5E
#define PCE_5F_READ_CTRL0_SET2_0                                    0xCE5F
#define PCE_60_READ_CTRL0_SET3_3                                    0xCE60
#define PCE_61_READ_CTRL0_SET3_2                                    0xCE61
#define PCE_62_READ_CTRL0_SET3_1                                    0xCE62
#define PCE_63_READ_CTRL0_SET3_0                                    0xCE63
#define PCE_64_READ_CTRL1_3                                         0xCE64
#define PCE_65_READ_CTRL1_2                                         0xCE65
#define PCE_66_READ_CTRL1_1                                         0xCE66
#define PCE_67_READ_CTRL1_0                                         0xCE67
#define PCE_68_READ_CTRL2_SET0_3                                    0xCE68
#define PCE_69_READ_CTRL2_SET0_2                                    0xCE69
#define PCE_6A_READ_CTRL2_SET0_1                                    0xCE6A
#define PCE_6B_READ_CTRL2_SET0_0                                    0xCE6B
#define PCE_6C_READ_CTRL2_SET1_3                                    0xCE6C
#define PCE_6D_READ_CTRL2_SET1_2                                    0xCE6D
#define PCE_6E_READ_CTRL2_SET1_1                                    0xCE6E
#define PCE_6F_READ_CTRL2_SET1_0                                    0xCE6F
#define PCE_70_READ_CTRL2_SET2_3                                    0xCE70
#define PCE_71_READ_CTRL2_SET2_2                                    0xCE71
#define PCE_72_READ_CTRL2_SET2_1                                    0xCE72
#define PCE_73_READ_CTRL2_SET2_0                                    0xCE73
#define PCE_74_READ_CTRL2_SET3_3                                    0xCE74
#define PCE_75_READ_CTRL2_SET3_2                                    0xCE75
#define PCE_76_READ_CTRL2_SET3_1                                    0xCE76
#define PCE_77_READ_CTRL2_SET3_0                                    0xCE77
#define PCE_78_READ_CTRL3_3                                         0xCE78
#define PCE_79_READ_CTRL3_2                                         0xCE79
#define PCE_7A_READ_CTRL3_1                                         0xCE7A
#define PCE_7B_READ_CTRL3_0                                         0xCE7B
#define PCE_7C_READ_CTRL4_SET0_3                                    0xCE7C
#define PCE_7D_READ_CTRL4_SET0_2                                    0xCE7D
#define PCE_7E_READ_CTRL4_SET0_1                                    0xCE7E
#define PCE_7F_READ_CTRL4_SET0_0                                    0xCE7F
#define PCE_80_READ_CTRL4_SET1_3                                    0xCE80
#define PCE_81_READ_CTRL4_SET1_2                                    0xCE81
#define PCE_82_READ_CTRL4_SET1_1                                    0xCE82
#define PCE_83_READ_CTRL4_SET1_0                                    0xCE83
#define PCE_84_READ_CTRL4_SET2_3                                    0xCE84
#define PCE_85_READ_CTRL4_SET2_2                                    0xCE85
#define PCE_86_READ_CTRL4_SET2_1                                    0xCE86
#define PCE_87_READ_CTRL4_SET2_0                                    0xCE87
#define PCE_88_READ_CTRL4_SET3_3                                    0xCE88
#define PCE_89_READ_CTRL4_SET3_2                                    0xCE89
#define PCE_8A_READ_CTRL4_SET3_1                                    0xCE8A
#define PCE_8B_READ_CTRL4_SET3_0                                    0xCE8B
#define PCE_90_DQSEN_CAL_STATUS_3                                   0xCE90
#define PCE_91_DQSEN_CAL_STATUS_2                                   0xCE91
#define PCE_92_DQSEN_CAL_STATUS_1                                   0xCE92
#define PCE_93_DQSEN_CAL_STATUS_0                                   0xCE93
#define PCE_94_CAL_SHIFT_CTRL_3                                     0xCE94
#define PCE_95_CAL_SHIFT_CTRL_2                                     0xCE95
#define PCE_96_CAL_SHIFT_CTRL_1                                     0xCE96
#define PCE_97_CAL_SHIFT_CTRL_0                                     0xCE97
#define PCE_98_CAL_LS_SEL_SET0_3                                    0xCE98
#define PCE_99_CAL_LS_SEL_SET0_2                                    0xCE99
#define PCE_9A_CAL_LS_SEL_SET0_1                                    0xCE9A
#define PCE_9B_CAL_LS_SEL_SET0_0                                    0xCE9B
#define PCE_A0_CAL_LS_SEL_SET2_3                                    0xCEA0
#define PCE_A1_CAL_LS_SEL_SET2_2                                    0xCEA1
#define PCE_A2_CAL_LS_SEL_SET2_1                                    0xCEA2
#define PCE_A3_CAL_LS_SEL_SET2_0                                    0xCEA3
#define PCE_A4_CAL_LS_SEL_SET3_3                                    0xCEA4
#define PCE_A5_CAL_LS_SEL_SET3_2                                    0xCEA5
#define PCE_A6_CAL_LS_SEL_SET3_1                                    0xCEA6
#define PCE_A7_CAL_LS_SEL_SET3_0                                    0xCEA7
#define PCE_A8_CAL_RS_SEL_SET0_3                                    0xCEA8
#define PCE_A9_CAL_RS_SEL_SET0_2                                    0xCEA9
#define PCE_AA_CAL_RS_SEL_SET0_1                                    0xCEAA
#define PCE_AB_CAL_RS_SEL_SET0_0                                    0xCEAB
#define PCE_AC_CAL_RS_SEL_SET1_3                                    0xCEAC
#define PCE_AD_CAL_RS_SEL_SET1_2                                    0xCEAD
#define PCE_AE_CAL_RS_SEL_SET1_1                                    0xCEAE
#define PCE_AF_CAL_RS_SEL_SET1_0                                    0xCEAF
#define PCE_B0_CAL_RS_SEL_SET2_3                                    0xCEB0
#define PCE_B1_CAL_RS_SEL_SET2_2                                    0xCEB1
#define PCE_B2_CAL_RS_SEL_SET2_1                                    0xCEB2
#define PCE_B3_CAL_RS_SEL_SET2_0                                    0xCEB3
#define PCE_B4_CAL_RS_SEL_SET3_3                                    0xCEB4
#define PCE_B5_CAL_RS_SEL_SET3_2                                    0xCEB5
#define PCE_B6_CAL_RS_SEL_SET3_1                                    0xCEB6
#define PCE_B7_CAL_RS_SEL_SET3_0                                    0xCEB7
#define PCE_B8_DQS_IN_DLY0_SET0_3                                   0xCEB8
#define PCE_B9_DQS_IN_DLY0_SET0_2                                   0xCEB9
#define PCE_BA_DQS_IN_DLY0_SET0_1                                   0xCEBA
#define PCE_BB_DQS_IN_DLY0_SET0_0                                   0xCEBB
#define PCE_BC_DQS_IN_DLY0_SET1_3                                   0xCEBC
#define PCE_BD_DQS_IN_DLY0_SET1_2                                   0xCEBD
#define PCE_BE_DQS_IN_DLY0_SET1_1                                   0xCEBE
#define PCE_BF_DQS_IN_DLY0_SET1_0                                   0xCEBF
#define PCE_C0_DQS_IN_DLY0_SET2_3                                   0xCEC0
#define PCE_C1_DQS_IN_DLY0_SET2_2                                   0xCEC1
#define PCE_C2_DQS_IN_DLY0_SET2_1                                   0xCEC2
#define PCE_C3_DQS_IN_DLY0_SET2_0                                   0xCEC3
#define PCE_C4_DQS_IN_DLY0_SET3_3                                   0xCEC4
#define PCE_C5_DQS_IN_DLY0_SET3_2                                   0xCEC5
#define PCE_C6_DQS_IN_DLY0_SET3_1                                   0xCEC6
#define PCE_C7_DQS_IN_DLY0_SET3_0                                   0xCEC7
#define PCE_C8_DQS_IN_DLY1_SET0_3                                   0xCEC8
#define PCE_C9_DQS_IN_DLY1_SET0_2                                   0xCEC9
#define PCE_CA_DQS_IN_DLY1_SET0_1                                   0xCECA
#define PCE_CB_DQS_IN_DLY1_SET0_0                                   0xCECB
#define PCE_CC_DQS_IN_DLY1_SET1_3                                   0xCECC
#define PCE_CD_DQS_IN_DLY1_SET1_2                                   0xCECD
#define PCE_CE_DQS_IN_DLY1_SET1_1                                   0xCECE
#define PCE_CF_DQS_IN_DLY1_SET1_0                                   0xCECF
#define PCE_D0_DQS_IN_DLY1_SET2_3                                   0xCED0
#define PCE_D1_DQS_IN_DLY1_SET2_2                                   0xCED1
#define PCE_D2_DQS_IN_DLY1_SET2_1                                   0xCED2
#define PCE_D3_DQS_IN_DLY1_SET2_0                                   0xCED3
#define PCE_D4_DQS_IN_DLY1_SET3_3                                   0xCED4
#define PCE_D5_DQS_IN_DLY1_SET3_2                                   0xCED5
#define PCE_D6_DQS_IN_DLY1_SET3_1                                   0xCED6
#define PCE_D7_DQS_IN_DLY1_SET3_0                                   0xCED7
#define PCE_D8_DQS_IN_DLY2_SET0_3                                   0xCED8
#define PCE_D9_DQS_IN_DLY2_SET0_2                                   0xCED9
#define PCE_DA_DQS_IN_DLY2_SET0_1                                   0xCEDA
#define PCE_DB_DQS_IN_DLY2_SET0_0                                   0xCEDB
#define PCE_DC_DQS_IN_DLY2_SET1_3                                   0xCEDC
#define PCE_DD_DQS_IN_DLY2_SET1_2                                   0xCEDD
#define PCE_DE_DQS_IN_DLY2_SET1_1                                   0xCEDE
#define PCE_DF_DQS_IN_DLY2_SET1_0                                   0xCEDF
#define PCE_E0_DQS_IN_DLY2_SET2_3                                   0xCEE0
#define PCE_E1_DQS_IN_DLY2_SET2_2                                   0xCEE1
#define PCE_E2_DQS_IN_DLY2_SET2_1                                   0xCEE2
#define PCE_E3_DQS_IN_DLY2_SET2_0                                   0xCEE3
#define PCE_E4_DQS_IN_DLY2_SET3_3                                   0xCEE4
#define PCE_E5_DQS_IN_DLY2_SET3_2                                   0xCEE5
#define PCE_E6_DQS_IN_DLY2_SET3_1                                   0xCEE6
#define PCE_E7_DQS_IN_DLY2_SET3_0                                   0xCEE7
#define PCE_E8_DQS_IN_DLY3_SET0_3                                   0xCEE8
#define PCE_E9_DQS_IN_DLY3_SET0_2                                   0xCEE9
#define PCE_EA_DQS_IN_DLY3_SET0_1                                   0xCEEA
#define PCE_EB_DQS_IN_DLY3_SET0_0                                   0xCEEB
#define PCE_EC_DQS_IN_DLY3_SET1_3                                   0xCEEC
#define PCE_ED_DQS_IN_DLY3_SET1_2                                   0xCEED
#define PCE_EE_DQS_IN_DLY3_SET1_1                                   0xCEEE
#define PCE_EF_DQS_IN_DLY3_SET1_0                                   0xCEEF
#define PCE_F0_DQS_IN_DLY3_SET2_3                                   0xCEF0
#define PCE_F1_DQS_IN_DLY3_SET2_2                                   0xCEF1
#define PCE_F2_DQS_IN_DLY3_SET2_1                                   0xCEF2
#define PCE_F3_DQS_IN_DLY3_SET2_0                                   0xCEF3
#define PCE_F4_DQS_IN_DLY3_SET3_3                                   0xCEF4
#define PCE_F5_DQS_IN_DLY3_SET3_2                                   0xCEF5
#define PCE_F6_DQS_IN_DLY3_SET3_1                                   0xCEF6
#define PCE_F7_DQS_IN_DLY3_SET3_0                                   0xCEF7
#define PCE_F8_VALID_WIN_SEL_3                                      0xCEF8
#define PCE_F9_VALID_WIN_SEL_2                                      0xCEF9
#define PCE_FA_VALID_WIN_SEL_1                                      0xCEFA
#define PCE_FB_VALID_WIN_SEL_0                                      0xCEFB
#define PCE_FC_VALID_WIN_PH_3                                       0xCEFC
#define PCE_FD_VALID_WIN_PH_2                                       0xCEFD
#define PCE_FE_VALID_WIN_PH_1                                       0xCEFE
#define PCE_FF_VALID_WIN_PH_0                                       0xCEFF


//--------------------------------------------------
// DDR2 DLL B part2 (Page CF)
//--------------------------------------------------
#define PCF_00_VALID_WIN_DET_3                                      0xCF00
#define PCF_01_VALID_WIN_DET_2                                      0xCF01
#define PCF_02_VALID_WIN_DET_1                                      0xCF02
#define PCF_03_VALID_WIN_DET_0                                      0xCF03
#define PCF_04_VALID_WIN_DET_SLIC0_3                                0xCF04
#define PCF_05_VALID_WIN_DET_SLIC0_2                                0xCF05
#define PCF_06_VALID_WIN_DET_SLIC0_1                                0xCF06
#define PCF_07_VALID_WIN_DET_SLIC0_0                                0xCF07
#define PCF_08_VALID_WIN_DET_SLIC1_3                                0xCF08
#define PCF_09_VALID_WIN_DET_SLIC1_2                                0xCF09
#define PCF_0A_VALID_WIN_DET_SLIC1_1                                0xCF0A
#define PCF_0B_VALID_WIN_DET_SLIC1_0                                0xCF0B
#define PCF_0C_VALID_WIN_DET_SLIC2_3                                0xCF0C
#define PCF_0D_VALID_WIN_DET_SLIC2_2                                0xCF0D
#define PCF_0E_VALID_WIN_DET_SLIC2_1                                0xCF0E
#define PCF_0F_VALID_WIN_DET_SLIC2_0                                0xCF0F
#define PCF_10_VALID_WIN_DET_SLIC3_3                                0xCF10
#define PCF_11_VALID_WIN_DET_SLIC3_2                                0xCF11
#define PCF_12_VALID_WIN_DET_SLIC3_1                                0xCF12
#define PCF_13_VALID_WIN_DET_SLIC3_0                                0xCF13
#define PCF_14_VALID_WIN_SEL_ODD_3                                  0xCF14
#define PCF_15_VALID_WIN_SEL_ODD_2                                  0xCF15
#define PCF_16_VALID_WIN_SEL_ODD_1                                  0xCF16
#define PCF_17_VALID_WIN_SEL_ODD_0                                  0xCF17
#define PCF_18_VALID_WIN_PH_ODD_3                                   0xCF18
#define PCF_19_VALID_WIN_PH_ODD_2                                   0xCF19
#define PCF_1A_VALID_WIN_PH_ODD_1                                   0xCF1A
#define PCF_1B_VALID_WIN_PH_ODD_0                                   0xCF1B
#define PCF_1C_WR_FIFO_SET1_3                                       0xCF1C
#define PCF_1D_WR_FIFO_SET1_2                                       0xCF1D
#define PCF_1E_WR_FIFO_SET1_1                                       0xCF1E
#define PCF_1F_WR_FIFO_SET1_0                                       0xCF1F
#define PCF_20_NULL_DQS_3                                           0xCF20
#define PCF_21_NULL_DQS_2                                           0xCF21
#define PCF_22_NULL_DQS_1                                           0xCF22
#define PCF_23_NULL_DQS_0                                           0xCF23
#define PCF_24_PAD_CK_CTRL_3                                        0xCF24
#define PCF_25_PAD_CK_CTRL_2                                        0xCF25
#define PCF_26_PAD_CK_CTRL_1                                        0xCF26
#define PCF_27_PAD_CK_CTRL_0                                        0xCF27
#define PCF_28_PAD_CA_CTRL_3                                        0xCF28
#define PCF_29_PAD_CA_CTRL_2                                        0xCF29
#define PCF_2A_PAD_CA_CTRL_1                                        0xCF2A
#define PCF_2B_PAD_CA_CTRL_0                                        0xCF2B
#define PCF_2C_PAD_DQS01_CTRL_3                                     0xCF2C
#define PCF_2D_PAD_DQS01_CTRL_2                                     0xCF2D
#define PCF_2E_PAD_DQS01_CTRL_1                                     0xCF2E
#define PCF_2F_PAD_DQS01_CTRL_0                                     0xCF2F
#define PCF_30_PAD_DQS23_CTRL_3                                     0xCF30
#define PCF_31_PAD_DQS23_CTRL_2                                     0xCF31
#define PCF_32_PAD_DQS23_CTRL_1                                     0xCF32
#define PCF_33_PAD_DQS23_CTRL_0                                     0xCF33
#define PCF_34_PAD_DQ_CTRL_3                                        0xCF34
#define PCF_35_PAD_DQ_CTRL_2                                        0xCF35
#define PCF_36_PAD_DQ_CTRL_1                                        0xCF36
#define PCF_37_PAD_DQ_CTRL_0                                        0xCF37
#define PCF_38_PAD_DM_CTRL_3                                        0xCF38
#define PCF_39_PAD_DM_CTRL_2                                        0xCF39
#define PCF_3A_PAD_DM_CTRL_1                                        0xCF3A
#define PCF_3B_PAD_DM_CTRL_0                                        0xCF3B
#define PCF_3C_PAD_VERF_CTRL_3                                      0xCF3C
#define PCF_3D_PAD_VERF_CTRL_2                                      0xCF3D
#define PCF_3E_PAD_VERF_CTRL_1                                      0xCF3E
#define PCF_3F_PAD_VREF_CTRL_0                                      0xCF3F
#define PCF_7C_DPI_CTRL0_3                                          0xCF7C
#define PCF_7D_DPI_CTRL0_2                                          0xCF7D
#define PCF_7E_DPI_CTRL0_1                                          0xCF7E
#define PCF_7F_DPI_CTRL0_0                                          0xCF7F
#define PCF_80_DPI_CTRL1_3                                          0xCF80
#define PCF_81_DPI_CTRL1_2                                          0xCF81
#define PCF_82_DPI_CTRL1_1                                          0xCF82
#define PCF_83_DPI_CTRL1_0                                          0xCF83
#define PCF_84_CAL_OUT_SEL_3                                        0xCF84
#define PCF_85_CAL_OUT_SEL_2                                        0xCF85
#define PCF_86_CAL_OUT_SEL_1                                        0xCF86
#define PCF_87_CAL_OUT_SEL_0                                        0xCF87
#define PCF_88_CAL_OUT_SET0_3                                       0xCF88
#define PCF_89_CAL_OUT_SET0_2                                       0xCF89
#define PCF_8A_CAL_OUT_SET0_1                                       0xCF8A
#define PCF_8B_CAL_OUT_SET0_0                                       0xCF8B
#define PCF_8C_CAL_OUT_SET1_3                                       0xCF8C
#define PCF_8D_CAL_OUT_SET1_2                                       0xCF8D
#define PCF_8E_CAL_OUT_SET1_1                                       0xCF8E
#define PCF_8F_CAL_OUT_SET1_0                                       0xCF8F
#define PCF_90_CAL_OUT_SET2_3                                       0xCF90
#define PCF_91_CAL_OUT_SET2_2                                       0xCF91
#define PCF_92_CAL_OUT_SET2_1                                       0xCF92
#define PCF_93_CAL_OUT_SET2_0                                       0xCF93
#define PCF_94_CAL_OUT_SET3_3                                       0xCF94
#define PCF_95_CAL_OUT_SET3_2                                       0xCF95
#define PCF_96_CAL_OUT_SET3_1                                       0xCF96
#define PCF_97_CAL_OUT_SET3_0                                       0xCF97
#define PCF_98_WR_FIFO_SET0_3                                       0xCF98
#define PCF_99_WR_FIFO_SET0_2                                       0xCF99
#define PCF_9A_WR_FIFO_SET0_1                                       0xCF9A
#define PCF_9B_WR_FIFO_SET0_0                                       0xCF9B
#define PCF_A0_WR_FIFO_SET2_3                                       0xCFA0
#define PCF_A1_WR_FIFO_SET2_2                                       0xCFA1
#define PCF_A2_WR_FIFO_SET2_1                                       0xCFA2
#define PCF_A3_WR_FIFO_SET2_0                                       0xCFA3
#define PCF_A4_WR_FIFO_SET3_3                                       0xCFA4
#define PCF_A5_WR_FIFO_SET3_2                                       0xCFA5
#define PCF_A6_WR_FIFO_SET3_1                                       0xCFA6
#define PCF_A7_WR_FIFO_SET3_0                                       0xCFA7
#define PCF_A8_WR_FIFO_1_SET0_3                                     0xCFA8
#define PCF_A9_WR_FIFO_1_SET0_2                                     0xCFA9
#define PCF_AA_WR_FIFO_1_SET0_1                                     0xCFAA
#define PCF_AB_WR_FIFO_1_SET0_0                                     0xCFAB
#define PCF_AC_WR_FIFO_1_SET1_3                                     0xCFAC
#define PCF_AD_WR_FIFO_1_SET1_2                                     0xCFAD
#define PCF_AE_WR_FIFO_1_SET1_1                                     0xCFAE
#define PCF_AF_WR_FIFO_1_SET1_0                                     0xCFAF
#define PCF_B0_WR_FIFO_1_SET2_3                                     0xCFB0
#define PCF_B1_WR_FIFO_1_SET2_2                                     0xCFB1
#define PCF_B2_WR_FIFO_1_SET2_1                                     0xCFB2
#define PCF_B3_WR_FIFO_1_SET2_0                                     0xCFB3
#define PCF_B4_WR_FIFO_1_SET3_3                                     0xCFB4
#define PCF_B5_WR_FIFO_1_SET3_2                                     0xCFB5
#define PCF_B6_WR_FIFO_1_SET3_1                                     0xCFB6
#define PCF_B7_WR_FIFO_1_SET3_0                                     0xCFB7
#define PCF_B8_RD_FIFO_0_SET0_3                                     0xCFB8
#define PCF_B9_RD_FIFO_0_SET0_2                                     0xCFB9
#define PCF_BA_RD_FIFO_0_SET0_1                                     0xCFBA
#define PCF_BB_RD_FIFO_0_SET0_0                                     0xCFBB
#define PCF_BC_RD_FIFO_0_SET1_3                                     0xCFBC
#define PCF_BD_RD_FIFO_0_SET1_2                                     0xCFBD
#define PCF_BE_RD_FIFO_0_SET1_1                                     0xCFBE
#define PCF_BF_RD_FIFO_0_SET1_0                                     0xCFBF
#define PCF_C0_RD_FIFO_0_SET2_3                                     0xCFC0
#define PCF_C1_RD_FIFO_0_SET2_2                                     0xCFC1
#define PCF_C2_RD_FIFO_0_SET2_1                                     0xCFC2
#define PCF_C3_RD_FIFO_0_SET2_0                                     0xCFC3
#define PCF_C4_RD_FIFO_0_SET3_3                                     0xCFC4
#define PCF_C5_RD_FIFO_0_SET3_2                                     0xCFC5
#define PCF_C6_RD_FIFO_0_SET3_1                                     0xCFC6
#define PCF_C7_RD_FIFO_0_SET3_0                                     0xCFC7
#define PCF_C8_RD_FIFO_1_SET0_3                                     0xCFC8
#define PCF_C9_RD_FIFO_1_SET0_2                                     0xCFC9
#define PCF_CA_RD_FIFO_1_SET0_1                                     0xCFCA
#define PCF_CB_RD_FIFO_1_SET0_0                                     0xCFCB
#define PCF_CC_RD_FIFO_1_SET1_3                                     0xCFCC
#define PCF_CD_RD_FIFO_1_SET1_2                                     0xCFCD
#define PCF_CE_RD_FIFO_1_SET1_1                                     0xCFCE
#define PCF_CF_RD_FIFO_1_SET1_0                                     0xCFCF
#define PCF_D0_RD_FIFO_1_SET2_3                                     0xCFD0
#define PCF_D1_RD_FIFO_1_SET2_2                                     0xCFD1
#define PCF_D2_RD_FIFO_1_SET2_1                                     0xCFD2
#define PCF_D3_RD_FIFO_1_SET2_0                                     0xCFD3
#define PCF_D4_RD_FIFO_1_SET3_3                                     0xCFD4
#define PCF_D5_RD_FIFO_1_SET3_2                                     0xCFD5
#define PCF_D6_RD_FIFO_1_SET3_1                                     0xCFD6
#define PCF_D7_RD_FIFO_1_SET3_0                                     0xCFD7
#define PCF_D8_BIST_2TO1_0_3                                        0xCFD8
#define PCF_D9_BIST_2TO1_0_2                                        0xCFD9
#define PCF_DA_BIST_2TO1_0_1                                        0xCFDA
#define PCF_DB_BIST_2TO1_0_0                                        0xCFDB
#define PCF_DC_BIST_2TO1_1_3                                        0xCFDC
#define PCF_DD_BIST_2TO1_1_2                                        0xCFDD
#define PCF_DE_BIST_2TO1_1_1                                        0xCFDE
#define PCF_DF_BIST_2TO1_1_0                                        0xCFDF
#define PCF_E0_BIST_PT_3                                            0xCFE0
#define PCF_E1_BIST_PT_2                                            0xCFE1
#define PCF_E2_BIST_PT_1                                            0xCFE2
#define PCF_E3_BIST_PT_0                                            0xCFE3
#define PCF_E4_BIST_DEBUG_3                                         0xCFE4
#define PCF_E5_BIST_DEBUG_2                                         0xCFE5
#define PCF_E6_BIST_DEBUG_1                                         0xCFE6
#define PCF_E7_BIST_DEBUG_0                                         0xCFE7
#define PCF_E8_INT_CTRL_3                                           0xCFE8
#define PCF_E9_INT_CTRL_2                                           0xCFE9
#define PCF_EA_INT_CTRL_1                                           0xCFEA
#define PCF_EB_INT_CTRL_0                                           0xCFEB
#define PCF_EC_INT_STATUS0_3                                        0xCFEC
#define PCF_ED_INT_STATUS0_2                                        0xCFED
#define PCF_EE_INT_STATUS0_1                                        0xCFEE
#define PCF_EF_INT_STATUS0_0                                        0xCFEF
#define PCF_F0_INT_STATUS1_SET0_3                                   0xCFF0
#define PCF_F1_INT_STATUS1_SET0_2                                   0xCFF1
#define PCF_F2_INT_STATUS1_SET0_1                                   0xCFF2
#define PCF_F3_INT_STATUS1_SET0_0                                   0xCFF3
#define PCF_F4_INT_STATUS1_SET1_3                                   0xCFF4
#define PCF_F5_INT_STATUS1_SET1_2                                   0xCFF5
#define PCF_F6_INT_STATUS1_SET1_1                                   0xCFF6
#define PCF_F7_INT_STATUS1_SET1_0                                   0xCFF7
#define PCF_F8_INT_STATUS1_SET2_3                                   0xCFF8
#define PCF_F9_INT_STATUS1_SET2_2                                   0xCFF9
#define PCF_FA_INT_STATUS1_SET2_1                                   0xCFFA
#define PCF_FB_INT_STATUS1_SET2_0                                   0xCFFB
#define PCF_FC_INT_STATUS1_SET3_3                                   0xCFFC
#define PCF_FD_INT_STATUS1_SET3_2                                   0xCFFD
#define PCF_FE_INT_STATUS1_SET3_1                                   0xCFFE
#define PCF_FF_INT_STATUS1_SET3_0                                   0xCFFF


//--------------------------------------------------
// DDR2 DLL B part 3 (Page D0)
//--------------------------------------------------
#define PD0_00_INT_STATUS3_SET3_3                                   0xD000
#define PD0_01_INT_STATUS3_SET3_2                                   0xD001
#define PD0_02_INT_STATUS3_SET3_1                                   0xD002
#define PD0_03_INT_STATUS3_SET3_0                                   0xD003
#define PD0_04_INT_STATUS3_SET2_3                                   0xD004
#define PD0_05_INT_STATUS3_SET2_2                                   0xD005
#define PD0_06_INT_STATUS3_SET2_1                                   0xD006
#define PD0_07_INT_STATUS3_SET2_0                                   0xD007
#define PD0_08_INT_STATUS3_SET1_3                                   0xD008
#define PD0_09_INT_STATUS3_SET1_2                                   0xD009
#define PD0_0A_INT_STATUS3_SET1_1                                   0xD00A
#define PD0_0B_INT_STATUS3_SET1_0                                   0xD00B
#define PD0_0C_INT_STATUS3_SET0_3                                   0xD00C
#define PD0_0D_INT_STATUS3_SET0_2                                   0xD00D
#define PD0_0E_INT_STATUS3_SET0_1                                   0xD00E
#define PD0_0F_INT_STATUS3_SET0_0                                   0xD00F
#define PD0_10_INT_STATUS2_3                                        0xD010
#define PD0_11_INT_STATUS2_2                                        0xD011
#define PD0_12_INT_STATUS2_1                                        0xD012
#define PD0_13_INT_STATUS2_0                                        0xD013
#define PD0_14_PRBS7_TMUX0_3                                        0xD014
#define PD0_15_PRBS7_TMUX0_2                                        0xD015
#define PD0_16_PRBS7_TMUX0_1                                        0xD016
#define PD0_17_PRBS7_TMUX0_0                                        0xD017
#define PD0_18_PRBS7_TMUX1_3                                        0xD018
#define PD0_19_PRBS7_TMUX1_2                                        0xD019
#define PD0_1A_PRBS7_TMUX1_1                                        0xD01A
#define PD0_1B_PRBS7_TMUX1_0                                        0xD01B
#define PD0_1C_PRBS7_TMUX2_3                                        0xD01C
#define PD0_1D_PRBS7_TMUX2_2                                        0xD01D
#define PD0_1E_PRBS7_TMUX2_1                                        0xD01E
#define PD0_1F_PRBS7_TMUX2_0                                        0xD01F
#define PD0_20_PRBS7_TMUX3_3                                        0xD020
#define PD0_21_PRBS7_TMUX3_2                                        0xD021
#define PD0_22_PRBS7_TMUX3_1                                        0xD022
#define PD0_23_PRBS7_TMUX3_0                                        0xD023
#define PD0_24_PRBS7_TMUX4_SET3_3                                   0xD024
#define PD0_25_PRBS7_TMUX4_SET3_2                                   0xD025
#define PD0_26_PRBS7_TMUX4_SET3_1                                   0xD026
#define PD0_27_PRBS7_TMUX4_SET3_0                                   0xD027
#define PD0_28_PRBS7_TMUX4_SET2_3                                   0xD028
#define PD0_29_PRBS7_TMUX4_SET2_2                                   0xD029
#define PD0_2A_PRBS7_TMUX4_SET2_1                                   0xD02A
#define PD0_2B_PRBS7_TMUX4_SET2_0                                   0xD02B
#define PD0_2C_PRBS7_TMUX4_SET1_3                                   0xD02C
#define PD0_2D_PRBS7_TMUX4_SET1_2                                   0xD02D
#define PD0_2E_PRBS7_TMUX4_SET1_1                                   0xD02E
#define PD0_2F_PRBS7_TMUX4_SET1_0                                   0xD02F
#define PD0_30_PRBS7_TMUX4_SET0_3                                   0xD030
#define PD0_31_PRBS7_TMUX4_SET0_2                                   0xD031
#define PD0_32_PRBS7_TMUX4_SET0_1                                   0xD032
#define PD0_33_PRBS7_TMUX4_SET0_0                                   0xD033
#define PD0_34_PRBS7_TMUX5_SET3_3                                   0xD034
#define PD0_35_PRBS7_TMUX5_SET3_2                                   0xD035
#define PD0_36_PRBS7_TMUX5_SET3_1                                   0xD036
#define PD0_37_PRBS7_TMUX5_SET3_0                                   0xD037
#define PD0_38_PRBS7_TMUX5_SET2_3                                   0xD038
#define PD0_39_PRBS7_TMUX5_SET2_2                                   0xD039
#define PD0_3A_PRBS7_TMUX5_SET2_1                                   0xD03A
#define PD0_3B_PRBS7_TMUX5_SET2_0                                   0xD03B
#define PD0_3C_PRBS7_TMUX5_SET1_3                                   0xD03C
#define PD0_3D_PRBS7_TMUX5_SET1_2                                   0xD03D
#define PD0_3E_PRBS7_TMUX5_SET1_1                                   0xD03E
#define PD0_3F_PRBS7_TMUX5_SET1_0                                   0xD03F
#define PD0_40_PRBS7_TMUX5_SET0_3                                   0xD040
#define PD0_41_PRBS7_TMUX5_SET0_2                                   0xD041
#define PD0_42_PRBS7_TMUX5_SET0_1                                   0xD042
#define PD0_43_PRBS7_TMUX5_SET0_0                                   0xD043
#define PD0_44_PRBS7_TMUX6_3                                        0xD044
#define PD0_45_PRBS7_TMUX6_2                                        0xD045
#define PD0_46_PRBS7_TMUX6_1                                        0xD046
#define PD0_47_PRBS7_TMUX6_0                                        0xD047
#define PD0_48_DUMMY0_3                                             0xD048
#define PD0_49_DUMMY0_2                                             0xD049
#define PD0_4A_DUMMY0_1                                             0xD04A
#define PD0_4B_DUMMY0_0                                             0xD04B
#define PD0_4C_DUMMY1_3                                             0xD04C
#define PD0_4D_DUMMY1_2                                             0xD04D
#define PD0_4E_DUMMY1_1                                             0xD04E
#define PD0_4F_DUMMY1_0                                             0xD04F
#define PD0_50_DUMMY2_3                                             0xD050
#define PD0_51_DUMMY2_2                                             0xD051
#define PD0_52_DUMMY2_1                                             0xD052
#define PD0_53_DUMMY2_0                                             0xD053
#define PD0_54_DUMMY3_3                                             0xD054
#define PD0_55_DUMMY3_2                                             0xD055
#define PD0_56_DUMMY3_1                                             0xD056
#define PD0_57_DUMMY3_0                                             0xD057

//****************************************************************************
// STRUCT / TYPE / ENUM DEFINITTIONS
//****************************************************************************


//****************************************************************************
// VARIABLE EXTERN
//****************************************************************************


//****************************************************************************
// FUNCTION EXTERN
//****************************************************************************

