vlib work
vlib riviera

vlib riviera/xil_defaultlib

vmap xil_defaultlib riviera/xil_defaultlib

vcom -work xil_defaultlib -93 \
"../../../ipstatic/hdl/vhdl/BitDecider.vhd" \
"../../../ipstatic/hdl/vhdl/BitDecider_do_gen.vhd" \
"../../../ipstatic/hdl/vhdl/BitsToBytes.vhd" \
"../../../ipstatic/hdl/vhdl/BitsToBytes_do_gen.vhd" \
"../../../ipstatic/hdl/vhdl/CRCCheck.vhd" \
"../../../ipstatic/hdl/vhdl/CRCCheck_do_gen.vhd" \
"../../../ipstatic/hdl/vhdl/CRCCheck_do_gen_ibkb.vhd" \
"../../../ipstatic/hdl/vhdl/CRCCheck_mux_42_8cud.vhd" \
"../../../ipstatic/hdl/vhdl/Detecteur1.vhd" \
"../../../ipstatic/hdl/vhdl/DOUBLEUR_U.vhd" \
"../../../ipstatic/hdl/vhdl/DOUBLEUR_U_do_gen.vhd" \
"../../../ipstatic/hdl/vhdl/DownSampling.vhd" \
"../../../ipstatic/hdl/vhdl/DownSampling_do_gen.vhd" \
"../../../ipstatic/hdl/vhdl/fifo_w1_d32_A.vhd" \
"../../../ipstatic/hdl/vhdl/fifo_w1_d4096_A.vhd" \
"../../../ipstatic/hdl/vhdl/fifo_w8_d32_A.vhd" \
"../../../ipstatic/hdl/vhdl/fifo_w8_d4096_A.vhd" \
"../../../ipstatic/hdl/vhdl/fifo_w8_d4096_A_x.vhd" \
"../../../ipstatic/hdl/vhdl/FrameProcessing.vhd" \
"../../../ipstatic/hdl/vhdl/FrameProcessing_do_gen.vhd" \
"../../../ipstatic/hdl/vhdl/ModuleCompute.vhd" \
"../../../ipstatic/hdl/vhdl/ModuleCompute_do_gen.vhd" \
"../../../ipstatic/hdl/vhdl/ModuleCompute_macg8j.vhd" \
"../../../ipstatic/hdl/vhdl/Seuil_calc1.vhd" \
"../../../ipstatic/hdl/vhdl/Seuil_calc1_do_gen.vhd" \
"../../../ipstatic/hdl/vhdl/Seuil_calc1_mac_mdEe.vhd" \
"../../../ipstatic/hdl/vhdl/Seuil_calc1_mul_meOg.vhd" \
"../../../ipstatic/hdl/vhdl/Seuil_calc1_mul_mfYi.vhd" \
"../../../ipstatic/hdl/vhdl/trames_separ1.vhd" \
"../../../ipstatic/hdl/vhdl/trames_separ1_do_gen.vhd" \
"../../../ipstatic/hdl/vhdl/my_module1.vhd" \
"../../../../receiver_adsb_fpga.srcs/sources_1/ip/my_module1_0_9/sim/my_module1_0.vhd" \


