Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Jul 12 02:01:53 2025
| Host         : kyumaru running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_fpga_timing_summary_routed.rpt -pb cpu_fpga_timing_summary_routed.pb -rpx cpu_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_fpga
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  1000        
LUTAR-1    Warning           LUT drives async reset alert                 4           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal   1           
SYNTH-10   Warning           Wide multiplier                              15          
XDCB-5     Warning           Runtime inefficient way to find pin objects  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8551)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (43628)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8551)
---------------------------
 There are 4856 register/latch pins with no clock driven by root clock pin: CLK_GEN (HIGH)

 There are 3695 register/latch pins with no clock driven by root clock pin: CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (43628)
----------------------------------------------------
 There are 43628 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.514        0.000                      0                 1036        0.056        0.000                      0                 1028       15.732        0.000                       0                   483  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.514        0.000                      0                  928        0.056        0.000                      0                  928       15.732        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.593        0.000                      0                  100        0.261        0.000                      0                  100  
**default**                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                   32.275        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                              
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.923ns (26.441%)  route 2.568ns (73.559%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 35.535 - 33.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.366     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y329       FDRE (Prop_fdre_C_Q)         0.204     3.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.930     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X117Y332       LUT4 (Prop_lut4_I1_O)        0.134     4.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.622     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X115Y331       LUT6 (Prop_lut6_I3_O)        0.136     4.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     4.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X115Y331       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.723     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X111Y330       LUT5 (Prop_lut5_I1_O)        0.050     5.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.293     6.285    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X110Y328       LUT3 (Prop_lut3_I1_O)        0.132     6.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     6.417    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X110Y328       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.197    35.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y328       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.367    35.902    
                         clock uncertainty           -0.035    35.867    
    SLICE_X110Y328       FDRE (Setup_fdre_C_D)        0.064    35.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.931    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                 29.514    

Slack (MET) :             29.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.493ns  (logic 0.923ns (26.425%)  route 2.570ns (73.575%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 35.535 - 33.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.366     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y329       FDRE (Prop_fdre_C_Q)         0.204     3.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.930     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X117Y332       LUT4 (Prop_lut4_I1_O)        0.134     4.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.622     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X115Y331       LUT6 (Prop_lut6_I3_O)        0.136     4.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     4.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X115Y331       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.723     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X111Y330       LUT5 (Prop_lut5_I1_O)        0.050     5.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.295     6.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X110Y328       LUT3 (Prop_lut3_I1_O)        0.132     6.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     6.419    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X110Y328       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.197    35.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y328       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.367    35.902    
                         clock uncertainty           -0.035    35.867    
    SLICE_X110Y328       FDRE (Setup_fdre_C_D)        0.066    35.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         35.933    
                         arrival time                          -6.419    
  -------------------------------------------------------------------
                         slack                                 29.514    

Slack (MET) :             29.518ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 0.923ns (26.456%)  route 2.566ns (73.544%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 35.535 - 33.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.366     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y329       FDRE (Prop_fdre_C_Q)         0.204     3.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.930     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X117Y332       LUT4 (Prop_lut4_I1_O)        0.134     4.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.622     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X115Y331       LUT6 (Prop_lut6_I3_O)        0.136     4.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     4.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X115Y331       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.723     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X111Y330       LUT5 (Prop_lut5_I1_O)        0.050     5.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.291     6.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X110Y328       LUT3 (Prop_lut3_I1_O)        0.132     6.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     6.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X110Y328       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.197    35.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y328       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.367    35.902    
                         clock uncertainty           -0.035    35.867    
    SLICE_X110Y328       FDRE (Setup_fdre_C_D)        0.066    35.933    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         35.933    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                 29.518    

Slack (MET) :             29.518ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 0.923ns (26.711%)  route 2.532ns (73.289%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 35.535 - 33.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.366     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y329       FDRE (Prop_fdre_C_Q)         0.204     3.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.930     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X117Y332       LUT4 (Prop_lut4_I1_O)        0.134     4.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.622     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X115Y331       LUT6 (Prop_lut6_I3_O)        0.136     4.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     4.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X115Y331       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.723     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X111Y330       LUT5 (Prop_lut5_I1_O)        0.050     5.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.258     6.250    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X111Y328       LUT3 (Prop_lut3_I1_O)        0.132     6.382 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     6.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X111Y328       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.197    35.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y328       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.367    35.902    
                         clock uncertainty           -0.035    35.867    
    SLICE_X111Y328       FDRE (Setup_fdre_C_D)        0.033    35.900    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.900    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                 29.518    

Slack (MET) :             29.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 0.923ns (26.719%)  route 2.531ns (73.281%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 35.535 - 33.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.366     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y329       FDRE (Prop_fdre_C_Q)         0.204     3.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.930     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X117Y332       LUT4 (Prop_lut4_I1_O)        0.134     4.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.622     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X115Y331       LUT6 (Prop_lut6_I3_O)        0.136     4.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     4.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X115Y331       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.723     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X111Y330       LUT5 (Prop_lut5_I1_O)        0.050     5.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.257     6.249    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X111Y328       LUT3 (Prop_lut3_I1_O)        0.132     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     6.381    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X111Y328       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.197    35.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y328       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.367    35.902    
                         clock uncertainty           -0.035    35.867    
    SLICE_X111Y328       FDRE (Setup_fdre_C_D)        0.034    35.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.901    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                 29.520    

Slack (MET) :             29.538ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.923ns (26.619%)  route 2.544ns (73.381%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.535ns = ( 35.535 - 33.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.366     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y329       FDRE (Prop_fdre_C_Q)         0.204     3.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.930     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X117Y332       LUT4 (Prop_lut4_I1_O)        0.134     4.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.622     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X115Y331       LUT6 (Prop_lut6_I3_O)        0.136     4.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     4.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X115Y331       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.723     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X111Y330       LUT5 (Prop_lut5_I1_O)        0.050     5.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.270     6.262    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X110Y328       LUT3 (Prop_lut3_I1_O)        0.132     6.394 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     6.394    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X110Y328       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.197    35.535    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y328       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.367    35.902    
                         clock uncertainty           -0.035    35.867    
    SLICE_X110Y328       FDRE (Setup_fdre_C_D)        0.065    35.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         35.932    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                 29.538    

Slack (MET) :             29.560ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.923ns (26.850%)  route 2.515ns (73.150%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 35.537 - 33.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.366     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y329       FDRE (Prop_fdre_C_Q)         0.204     3.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.930     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X117Y332       LUT4 (Prop_lut4_I1_O)        0.134     4.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.622     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X115Y331       LUT6 (Prop_lut6_I3_O)        0.136     4.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     4.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X115Y331       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.723     5.942    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X111Y330       LUT5 (Prop_lut5_I1_O)        0.050     5.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.240     6.232    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X111Y329       LUT6 (Prop_lut6_I2_O)        0.132     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     6.364    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X111Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.199    35.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.389    35.926    
                         clock uncertainty           -0.035    35.891    
    SLICE_X111Y329       FDRE (Setup_fdre_C_D)        0.033    35.924    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.924    
                         arrival time                          -6.364    
  -------------------------------------------------------------------
                         slack                                 29.560    

Slack (MET) :             29.564ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.827ns (24.015%)  route 2.617ns (75.985%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.537ns = ( 35.537 - 33.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.366     2.926    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y329       FDRE (Prop_fdre_C_Q)         0.204     3.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.930     4.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X117Y332       LUT4 (Prop_lut4_I1_O)        0.134     4.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.622     4.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X115Y331       LUT6 (Prop_lut6_I3_O)        0.136     4.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     4.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X115Y331       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.219 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.618     5.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X111Y329       LUT6 (Prop_lut6_I5_O)        0.043     5.880 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.447     6.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X110Y329       LUT6 (Prop_lut6_I5_O)        0.043     6.370 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     6.370    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X110Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.199    35.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X110Y329       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.368    35.905    
                         clock uncertainty           -0.035    35.870    
    SLICE_X110Y329       FDRE (Setup_fdre_C_D)        0.064    35.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.934    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                 29.564    

Slack (MET) :             29.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.345ns (11.575%)  route 2.636ns (88.425%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 35.568 - 33.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.376     2.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X110Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y339       FDRE (Prop_fdre_C_Q)         0.259     3.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.519     4.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X95Y342        LUT6 (Prop_lut6_I0_O)        0.043     4.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.552     5.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X90Y344        LUT2 (Prop_lut2_I0_O)        0.043     5.353 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.564     5.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X92Y341        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230    35.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X92Y341        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.265    35.833    
                         clock uncertainty           -0.035    35.798    
    SLICE_X92Y341        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    35.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         35.495    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 29.578    

Slack (MET) :             29.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.345ns (11.575%)  route 2.636ns (88.425%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 35.568 - 33.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.376     2.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X110Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y339       FDRE (Prop_fdre_C_Q)         0.259     3.195 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.519     4.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in_0
    SLICE_X95Y342        LUT6 (Prop_lut6_I0_O)        0.043     4.758 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst_i_1/O
                         net (fo=3, routed)           0.552     5.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X90Y344        LUT2 (Prop_lut2_I0_O)        0.043     5.353 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          0.564     5.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WE
    SLICE_X92Y341        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.230    35.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X92Y341        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.265    35.833    
                         clock uncertainty           -0.035    35.798    
    SLICE_X92Y341        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    35.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         35.495    
                         arrival time                          -5.917    
  -------------------------------------------------------------------
                         slack                                 29.578    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.249%)  route 0.099ns (49.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X94Y341        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y341        FDCE (Prop_fdce_C_Q)         0.100     1.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.099     1.616    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X92Y341        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X92Y341        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.345     1.431    
    SLICE_X92Y341        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.412%)  route 0.102ns (50.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X94Y343        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y343        FDCE (Prop_fdce_C_Q)         0.100     1.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.102     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X92Y343        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     1.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y343        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.345     1.432    
    SLICE_X92Y343        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.337%)  route 0.103ns (50.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X94Y342        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y342        FDCE (Prop_fdce_C_Q)         0.100     1.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.103     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X92Y342        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X92Y342        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.345     1.431    
    SLICE_X92Y342        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.095%)  route 0.104ns (50.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X94Y341        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y341        FDCE (Prop_fdce_C_Q)         0.100     1.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.104     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X92Y341        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X92Y341        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.345     1.431    
    SLICE_X92Y341        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.261%)  route 0.103ns (50.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X94Y342        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y342        FDCE (Prop_fdce_C_Q)         0.100     1.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.103     1.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X92Y342        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X92Y342        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.345     1.431    
    SLICE_X92Y342        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.140%)  route 0.104ns (50.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.622     1.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X94Y341        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y341        FDCE (Prop_fdce_C_Q)         0.100     1.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.104     1.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X92Y341        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X92Y341        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.345     1.431    
    SLICE_X92Y341        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.602     1.397    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X109Y334       FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y334       FDSE (Prop_fdse_C_Q)         0.100     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/Q
                         net (fo=2, routed)           0.064     1.562    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[5]
    SLICE_X108Y334       LUT4 (Prop_lut4_I3_O)        0.028     1.590 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[4]_i_1/O
                         net (fo=1, routed)           0.000     1.590    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[4]
    SLICE_X108Y334       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.827     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X108Y334       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]/C
                         clock pessimism             -0.347     1.408    
    SLICE_X108Y334       FDRE (Hold_fdre_C_D)         0.087     1.495    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.540%)  route 0.100ns (52.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.623     1.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X94Y343        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y343        FDCE (Prop_fdce_C_Q)         0.091     1.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.100     1.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X92Y343        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.849     1.777    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y343        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.345     1.432    
    SLICE_X92Y343        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.627     1.422    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X89Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y345        FDCE (Prop_fdce_C_Q)         0.100     1.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X89Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     1.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X89Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.360     1.422    
    SLICE_X89Y345        FDCE (Hold_fdce_C_D)         0.047     1.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.625     1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X91Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y345        FDCE (Prop_fdce_C_Q)         0.100     1.520 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X91Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X91Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.359     1.420    
    SLICE_X91Y345        FDCE (Hold_fdce_C_D)         0.047     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.408         33.000      31.591     BUFGCTRL_X0Y1   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X107Y330  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X111Y339  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X96Y341   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X104Y339  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X103Y339  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X103Y339  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X103Y340  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X104Y342  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X105Y345  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X92Y343   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.447ns (20.825%)  route 1.699ns (79.175%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 35.543 - 33.000 ) 
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y327       FDRE (Prop_fdre_C_Q)         0.223     3.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.535     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y327       LUT6 (Prop_lut6_I2_O)        0.043     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y332       LUT4 (Prop_lut4_I3_O)        0.047     4.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.288     4.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y335       LUT1 (Prop_lut1_I0_O)        0.134     4.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.427     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y338       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.205    35.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y338       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.367    35.910    
                         clock uncertainty           -0.035    35.875    
    SLICE_X111Y338       FDCE (Recov_fdce_C_CLR)     -0.212    35.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.663    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                 30.593    

Slack (MET) :             30.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.447ns (20.825%)  route 1.699ns (79.175%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 35.543 - 33.000 ) 
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y327       FDRE (Prop_fdre_C_Q)         0.223     3.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.535     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y327       LUT6 (Prop_lut6_I2_O)        0.043     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y332       LUT4 (Prop_lut4_I3_O)        0.047     4.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.288     4.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y335       LUT1 (Prop_lut1_I0_O)        0.134     4.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.427     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y338       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.205    35.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y338       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.367    35.910    
                         clock uncertainty           -0.035    35.875    
    SLICE_X111Y338       FDCE (Recov_fdce_C_CLR)     -0.212    35.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.663    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                 30.593    

Slack (MET) :             30.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.447ns (20.825%)  route 1.699ns (79.175%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 35.543 - 33.000 ) 
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y327       FDRE (Prop_fdre_C_Q)         0.223     3.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.535     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y327       LUT6 (Prop_lut6_I2_O)        0.043     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y332       LUT4 (Prop_lut4_I3_O)        0.047     4.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.288     4.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y335       LUT1 (Prop_lut1_I0_O)        0.134     4.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.427     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y338       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.205    35.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y338       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.367    35.910    
                         clock uncertainty           -0.035    35.875    
    SLICE_X111Y338       FDCE (Recov_fdce_C_CLR)     -0.212    35.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.663    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                 30.593    

Slack (MET) :             30.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.447ns (20.825%)  route 1.699ns (79.175%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 35.543 - 33.000 ) 
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y327       FDRE (Prop_fdre_C_Q)         0.223     3.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.535     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y327       LUT6 (Prop_lut6_I2_O)        0.043     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y332       LUT4 (Prop_lut4_I3_O)        0.047     4.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.288     4.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y335       LUT1 (Prop_lut1_I0_O)        0.134     4.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.427     5.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y338       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.205    35.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y338       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.367    35.910    
                         clock uncertainty           -0.035    35.875    
    SLICE_X111Y338       FDCE (Recov_fdce_C_CLR)     -0.212    35.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.663    
                         arrival time                          -5.070    
  -------------------------------------------------------------------
                         slack                                 30.593    

Slack (MET) :             30.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.447ns (21.759%)  route 1.607ns (78.241%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 35.543 - 33.000 ) 
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y327       FDRE (Prop_fdre_C_Q)         0.223     3.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.535     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y327       LUT6 (Prop_lut6_I2_O)        0.043     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y332       LUT4 (Prop_lut4_I3_O)        0.047     4.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.288     4.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y335       LUT1 (Prop_lut1_I0_O)        0.134     4.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.335     4.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y337       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.205    35.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y337       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.367    35.910    
                         clock uncertainty           -0.035    35.875    
    SLICE_X111Y337       FDCE (Recov_fdce_C_CLR)     -0.212    35.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.663    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                 30.685    

Slack (MET) :             30.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.447ns (21.759%)  route 1.607ns (78.241%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 35.543 - 33.000 ) 
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y327       FDRE (Prop_fdre_C_Q)         0.223     3.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.535     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y327       LUT6 (Prop_lut6_I2_O)        0.043     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y332       LUT4 (Prop_lut4_I3_O)        0.047     4.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.288     4.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y335       LUT1 (Prop_lut1_I0_O)        0.134     4.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.335     4.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y337       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.205    35.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y337       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.367    35.910    
                         clock uncertainty           -0.035    35.875    
    SLICE_X111Y337       FDCE (Recov_fdce_C_CLR)     -0.212    35.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.663    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                 30.685    

Slack (MET) :             30.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.447ns (21.759%)  route 1.607ns (78.241%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 35.543 - 33.000 ) 
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y327       FDRE (Prop_fdre_C_Q)         0.223     3.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.535     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y327       LUT6 (Prop_lut6_I2_O)        0.043     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y332       LUT4 (Prop_lut4_I3_O)        0.047     4.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.288     4.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y335       LUT1 (Prop_lut1_I0_O)        0.134     4.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.335     4.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y337       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.205    35.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y337       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.367    35.910    
                         clock uncertainty           -0.035    35.875    
    SLICE_X111Y337       FDCE (Recov_fdce_C_CLR)     -0.212    35.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.663    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                 30.685    

Slack (MET) :             30.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.447ns (21.759%)  route 1.607ns (78.241%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 35.543 - 33.000 ) 
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y327       FDRE (Prop_fdre_C_Q)         0.223     3.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.535     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y327       LUT6 (Prop_lut6_I2_O)        0.043     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y332       LUT4 (Prop_lut4_I3_O)        0.047     4.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.288     4.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y335       LUT1 (Prop_lut1_I0_O)        0.134     4.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.335     4.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y337       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.205    35.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y337       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.367    35.910    
                         clock uncertainty           -0.035    35.875    
    SLICE_X111Y337       FDCE (Recov_fdce_C_CLR)     -0.212    35.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.663    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                 30.685    

Slack (MET) :             30.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.447ns (21.759%)  route 1.607ns (78.241%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 35.543 - 33.000 ) 
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y327       FDRE (Prop_fdre_C_Q)         0.223     3.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.535     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y327       LUT6 (Prop_lut6_I2_O)        0.043     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y332       LUT4 (Prop_lut4_I3_O)        0.047     4.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.288     4.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y335       LUT1 (Prop_lut1_I0_O)        0.134     4.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.335     4.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y337       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.205    35.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y337       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.367    35.910    
                         clock uncertainty           -0.035    35.875    
    SLICE_X111Y337       FDCE (Recov_fdce_C_CLR)     -0.212    35.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.663    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                 30.685    

Slack (MET) :             30.685ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.447ns (21.759%)  route 1.607ns (78.241%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 35.543 - 33.000 ) 
    Source Clock Delay      (SCD):    2.923ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.363     2.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X111Y327       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y327       FDRE (Prop_fdre_C_Q)         0.223     3.146 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.535     3.682    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X110Y327       LUT6 (Prop_lut6_I2_O)        0.043     3.725 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.449     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X110Y332       LUT4 (Prop_lut4_I3_O)        0.047     4.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.288     4.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X110Y335       LUT1 (Prop_lut1_I0_O)        0.134     4.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.335     4.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y337       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255    34.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    34.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.205    35.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y337       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.367    35.910    
                         clock uncertainty           -0.035    35.875    
    SLICE_X111Y337       FDCE (Recov_fdce_C_CLR)     -0.212    35.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.663    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                 30.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.045%)  route 0.109ns (47.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.620     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X96Y341        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y341        FDRE (Prop_fdre_C_Q)         0.118     1.533 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.109     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X94Y341        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X94Y341        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism             -0.326     1.450    
    SLICE_X94Y341        FDCE (Remov_fdce_C_CLR)     -0.069     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.045%)  route 0.109ns (47.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.620     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X96Y341        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y341        FDRE (Prop_fdre_C_Q)         0.118     1.533 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.109     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X94Y341        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X94Y341        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism             -0.326     1.450    
    SLICE_X94Y341        FDCE (Remov_fdce_C_CLR)     -0.069     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.045%)  route 0.109ns (47.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.620     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X96Y341        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y341        FDRE (Prop_fdre_C_Q)         0.118     1.533 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.109     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X94Y341        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X94Y341        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism             -0.326     1.450    
    SLICE_X94Y341        FDCE (Remov_fdce_C_CLR)     -0.069     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.045%)  route 0.109ns (47.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.620     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X96Y341        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y341        FDRE (Prop_fdre_C_Q)         0.118     1.533 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.109     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X94Y341        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X94Y341        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism             -0.326     1.450    
    SLICE_X94Y341        FDCE (Remov_fdce_C_CLR)     -0.069     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.045%)  route 0.109ns (47.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.620     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X96Y341        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y341        FDRE (Prop_fdre_C_Q)         0.118     1.533 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.109     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X94Y341        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X94Y341        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism             -0.326     1.450    
    SLICE_X94Y341        FDCE (Remov_fdce_C_CLR)     -0.069     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.118ns (52.045%)  route 0.109ns (47.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.620     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X96Y341        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y341        FDRE (Prop_fdre_C_Q)         0.118     1.533 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.109     1.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X94Y341        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.848     1.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X94Y341        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism             -0.326     1.450    
    SLICE_X94Y341        FDCE (Remov_fdce_C_CLR)     -0.069     1.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.053%)  route 0.156ns (60.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.606     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X103Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDPE (Prop_fdpe_C_Q)         0.100     1.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.156     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X100Y335       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X100Y335       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.326     1.437    
    SLICE_X100Y335       FDCE (Remov_fdce_C_CLR)     -0.050     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.053%)  route 0.156ns (60.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.606     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X103Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDPE (Prop_fdpe_C_Q)         0.100     1.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.156     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X100Y335       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X100Y335       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.326     1.437    
    SLICE_X100Y335       FDCE (Remov_fdce_C_CLR)     -0.050     1.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.053%)  route 0.156ns (60.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.606     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X103Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDPE (Prop_fdpe_C_Q)         0.100     1.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.156     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X100Y335       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X100Y335       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.326     1.437    
    SLICE_X100Y335       FDPE (Remov_fdpe_C_PRE)     -0.052     1.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.053%)  route 0.156ns (60.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.606     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X103Y334       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y334       FDPE (Prop_fdpe_C_Q)         0.100     1.501 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.156     1.658    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X100Y335       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X100Y335       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.326     1.437    
    SLICE_X100Y335       FDPE (Remov_fdpe_C_PRE)     -0.052     1.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.272    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       32.275ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.715ns  (logic 0.259ns (36.234%)  route 0.456ns (63.766%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y334                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X98Y334        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.456     0.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X99Y334        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X99Y334        FDCE (Setup_fdce_C_D)       -0.010    32.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.990    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                 32.275    

Slack (MET) :             32.396ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.595ns  (logic 0.223ns (37.451%)  route 0.372ns (62.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y344                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X90Y344        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.372     0.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X93Y346        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X93Y346        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                 32.396    

Slack (MET) :             32.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.582ns  (logic 0.223ns (38.339%)  route 0.359ns (61.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y344                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X90Y344        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.359     0.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X90Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y345        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                 32.409    

Slack (MET) :             32.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.448ns  (logic 0.236ns (52.631%)  route 0.212ns (47.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y334                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X98Y334        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.212     0.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X99Y334        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X99Y334        FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                 32.460    

Slack (MET) :             32.484ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.537ns  (logic 0.259ns (48.194%)  route 0.278ns (51.806%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y334                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X98Y334        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.278     0.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X100Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X100Y334       FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                 32.484    

Slack (MET) :             32.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.393ns  (logic 0.204ns (51.923%)  route 0.189ns (48.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y344                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X90Y344        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.189     0.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X90Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X90Y345        FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                 32.514    

Slack (MET) :             32.517ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.424ns  (logic 0.236ns (55.620%)  route 0.188ns (44.380%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y334                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X98Y334        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.188     0.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X100Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X100Y334       FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                 32.517    

Slack (MET) :             32.542ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.399ns  (logic 0.204ns (51.130%)  route 0.195ns (48.870%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y344                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X90Y344        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.195     0.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X92Y344        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X92Y344        FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                 32.542    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.796ns  (logic 1.412ns (50.493%)  route 1.384ns (49.507%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y325        SRL16E                       0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2/CLK
    SLICE_X68Y325        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     0.987 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.420     1.407    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X66Y325        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374     1.781 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.673     2.454    u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q
    SLICE_X73Y325        LUT2 (Prop_lut2_I1_O)        0.051     2.505 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.291     2.796    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X71Y326        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 1.384ns (58.500%)  route 0.982ns (41.500%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y322        SRL16E                       0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S2/CLK
    SLICE_X74Y322        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.993     0.993 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.389     1.382    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X72Y322        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348     1.730 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.593     2.323    u_ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q
    SLICE_X73Y325        LUT2 (Prop_lut2_I1_O)        0.043     2.366 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_scnt_cmp_q_i_1/O
                         net (fo=1, routed)           0.000     2.366    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X73Y325        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.334ns  (logic 1.041ns (44.594%)  route 1.293ns (55.406%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y325        SRLC32E                      0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
    SLICE_X72Y325        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     0.987 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     1.336    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X73Y325        LUT3 (Prop_lut3_I2_O)        0.054     1.390 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=17, routed)          0.944     2.334    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X73Y321        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.334ns  (logic 1.041ns (44.594%)  route 1.293ns (55.406%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y325        SRLC32E                      0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
    SLICE_X72Y325        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     0.987 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     1.336    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X73Y325        LUT3 (Prop_lut3_I2_O)        0.054     1.390 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=17, routed)          0.944     2.334    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X73Y321        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.334ns  (logic 1.041ns (44.594%)  route 1.293ns (55.406%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y325        SRLC32E                      0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
    SLICE_X72Y325        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     0.987 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     1.336    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X73Y325        LUT3 (Prop_lut3_I2_O)        0.054     1.390 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=17, routed)          0.944     2.334    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X73Y321        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.334ns  (logic 1.041ns (44.594%)  route 1.293ns (55.406%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y325        SRLC32E                      0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
    SLICE_X72Y325        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     0.987 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     1.336    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X73Y325        LUT3 (Prop_lut3_I2_O)        0.054     1.390 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=17, routed)          0.944     2.334    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X73Y321        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.317ns  (logic 1.404ns (60.587%)  route 0.913ns (39.413%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y326        SRL16E                       0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2/CLK
    SLICE_X66Y326        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     0.987 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.357     1.344    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X64Y326        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.374     1.718 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.557     2.274    u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q
    SLICE_X71Y327        LUT2 (Prop_lut2_I1_O)        0.043     2.317 r  u_ila_0/inst/ila_core_inst/u_ila_regs/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     2.317    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X71Y327        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.249ns  (logic 1.041ns (46.287%)  route 1.208ns (53.713%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y325        SRLC32E                      0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
    SLICE_X72Y325        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     0.987 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     1.336    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X73Y325        LUT3 (Prop_lut3_I2_O)        0.054     1.390 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=17, routed)          0.859     2.249    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X73Y320        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.249ns  (logic 1.041ns (46.287%)  route 1.208ns (53.713%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y325        SRLC32E                      0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
    SLICE_X72Y325        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     0.987 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     1.336    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X73Y325        LUT3 (Prop_lut3_I2_O)        0.054     1.390 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=17, routed)          0.859     2.249    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X73Y320        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.249ns  (logic 1.041ns (46.287%)  route 1.208ns (53.713%))
  Logic Levels:           2  (LUT3=1 SRLC32E=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y325        SRLC32E                      0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
    SLICE_X72Y325        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.987     0.987 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.349     1.336    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X73Y325        LUT3 (Prop_lut3_I2_O)        0.054     1.390 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=17, routed)          0.859     2.249    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_1
    SLICE_X73Y320        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y327        FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[15]/C
    SLICE_X70Y327        FDRE (Prop_fdre_C_Q)         0.107     0.107 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[15]/Q
                         net (fo=1, routed)           0.093     0.200    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[15]
    SLICE_X70Y328        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.480%)  route 0.102ns (50.520%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y331        FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
    SLICE_X73Y331        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.102     0.202    u_ila_0/inst/ila_core_inst/capture_qual_ctrl_1[1]
    SLICE_X73Y332        FDRE                                         r  u_ila_0/inst/ila_core_inst/capture_qual_ctrl_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.091ns (44.611%)  route 0.113ns (55.389%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y329        FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
    SLICE_X67Y329        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.113     0.204    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X67Y329        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_64k_to_1m.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.100ns (48.884%)  route 0.105ns (51.116%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y319        FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_64k_to_1m.cfg_data_vec_reg[9]/C
    SLICE_X69Y319        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_64k_to_1m.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.105     0.205    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X69Y320        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.100ns (48.870%)  route 0.105ns (51.130%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y327        FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/C
    SLICE_X83Y327        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[6]/Q
                         net (fo=2, routed)           0.105     0.205    u_ila_0/inst/ila_core_inst/debug_data_in[6]
    SLICE_X84Y326        FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_64k_to_1m.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.100ns (47.461%)  route 0.111ns (52.539%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y325        FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_64k_to_1m.cfg_data_vec_reg[4]/C
    SLICE_X75Y325        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_64k_to_1m.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.111     0.211    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X75Y324        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.091ns (43.148%)  route 0.120ns (56.852%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y328        FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
    SLICE_X67Y328        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.120     0.211    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X67Y328        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.211ns  (logic 0.100ns (47.333%)  route 0.111ns (52.667%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y327        FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/C
    SLICE_X76Y327        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/Q
                         net (fo=4, routed)           0.111     0.211    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/din_i[3]
    SLICE_X77Y328        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.118ns (54.755%)  route 0.098ns (45.245%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y327        FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
    SLICE_X74Y327        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/Q
                         net (fo=1, routed)           0.098     0.216    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[6]
    SLICE_X73Y328        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_64k_to_1m.cfg_data_vec_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.118ns (54.058%)  route 0.100ns (45.942%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y323        FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_64k_to_1m.cfg_data_vec_reg[6]/C
    SLICE_X74Y323        FDRE (Prop_fdre_C_Q)         0.118     0.118 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_64k_to_1m.cfg_data_vec_reg[6]/Q
                         net (fo=2, routed)           0.100     0.218    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[6]
    SLICE_X75Y322        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.189ns  (logic 0.259ns (21.780%)  route 0.930ns (78.220%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.389     2.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X100Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y339       FDRE (Prop_fdre_C_Q)         0.259     3.208 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.930     4.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X95Y341        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.102ns  (logic 0.713ns (64.727%)  route 0.389ns (35.273%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.403     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y343        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y343        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     3.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.389     4.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X93Y342        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.088ns  (logic 0.709ns (65.156%)  route 0.379ns (34.844%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.403     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y343        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y343        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     3.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.379     4.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X93Y342        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.078ns  (logic 0.704ns (65.312%)  route 0.374ns (34.688%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.403     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y343        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y343        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.704     3.667 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.374     4.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X93Y342        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.071ns  (logic 0.709ns (66.219%)  route 0.362ns (33.781%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.403     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X92Y342        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y342        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     3.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.362     4.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X93Y342        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.017ns  (logic 0.709ns (69.701%)  route 0.308ns (30.299%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.402     2.962    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X92Y341        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y341        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.709     3.671 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/O
                         net (fo=1, routed)           0.308     3.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X90Y341        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.005ns  (logic 0.696ns (69.265%)  route 0.309ns (30.735%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.403     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y343        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y343        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     3.659 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.309     3.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X90Y343        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.000ns  (logic 0.702ns (70.185%)  route 0.298ns (29.815%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.403     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y343        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y343        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.702     3.665 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.298     3.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X93Y342        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.012ns  (logic 0.223ns (22.038%)  route 0.789ns (77.962%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.374     2.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X107Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y339       FDRE (Prop_fdre_C_Q)         0.223     3.157 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp_reg/Q
                         net (fo=29, routed)          0.789     3.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp
    SLICE_X108Y344       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.982ns  (logic 0.692ns (70.484%)  route 0.290ns (29.516%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.467     1.467    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.560 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.403     2.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X92Y342        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y342        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.692     3.655 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.290     3.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X93Y342        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.160ns  (logic 0.107ns (66.836%)  route 0.053ns (33.164%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X106Y341       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y341       FDRE (Prop_fdre_C_Q)         0.107     1.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.053     1.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X107Y341       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.160ns  (logic 0.107ns (66.836%)  route 0.053ns (33.164%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.606     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X106Y343       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y343       FDRE (Prop_fdre_C_Q)         0.107     1.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.053     1.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X107Y343       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.169ns  (logic 0.107ns (63.311%)  route 0.062ns (36.689%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.605     1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X106Y342       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y342       FDRE (Prop_fdre_C_Q)         0.107     1.507 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/Q
                         net (fo=2, routed)           0.062     1.569    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[18]
    SLICE_X107Y342       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.091ns (47.618%)  route 0.100ns (52.382%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.603     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X107Y337       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y337       FDRE (Prop_fdre_C_Q)         0.091     1.489 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.100     1.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X108Y337       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.192ns  (logic 0.091ns (47.370%)  route 0.101ns (52.630%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.613     1.408    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X99Y341        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y341        FDRE (Prop_fdre_C_Q)         0.091     1.499 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.101     1.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X100Y341       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.201ns  (logic 0.091ns (45.210%)  route 0.110ns (54.790%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.608     1.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X103Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y339       FDRE (Prop_fdre_C_Q)         0.091     1.494 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/Q
                         net (fo=6, routed)           0.110     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp
    SLICE_X105Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.107ns (53.685%)  route 0.092ns (46.315%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.610     1.405    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X98Y334        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y334        FDCE (Prop_fdce_C_Q)         0.107     1.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.092     1.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X100Y334       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.107ns (52.079%)  route 0.098ns (47.921%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.606     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X106Y343       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y343       FDRE (Prop_fdre_C_Q)         0.107     1.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.098     1.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X107Y343       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.107ns (51.877%)  route 0.099ns (48.123%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.606     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X106Y343       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y343       FDRE (Prop_fdre_C_Q)         0.107     1.508 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.099     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[10]
    SLICE_X107Y344       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.189ns  (logic 0.091ns (48.177%)  route 0.098ns (51.823%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.769     0.769    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.625     1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X90Y344        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y344        FDCE (Prop_fdce_C_Q)         0.091     1.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.098     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X90Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.143ns  (logic 0.713ns (62.401%)  route 0.430ns (37.599%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y337        RAMD32                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
    SLICE_X92Y337        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/O
                         net (fo=1, routed)           0.430     1.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X100Y336       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X100Y336       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.133ns  (logic 0.696ns (61.440%)  route 0.437ns (38.560%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y336        RAMD32                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
    SLICE_X92Y336        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     0.696 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.437     1.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X100Y336       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X100Y336       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.259ns (22.904%)  route 0.872ns (77.096%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y337       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
    SLICE_X104Y337       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.872     1.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X98Y336        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X98Y336        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.259ns (22.904%)  route 0.872ns (77.096%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y337       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
    SLICE_X104Y337       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.872     1.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X98Y336        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X98Y336        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.259ns (22.904%)  route 0.872ns (77.096%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y337       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
    SLICE_X104Y337       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.872     1.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X98Y336        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X98Y336        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.259ns (22.904%)  route 0.872ns (77.096%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y337       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
    SLICE_X104Y337       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.872     1.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/RST_I
    SLICE_X98Y336        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X98Y336        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.130ns  (logic 0.692ns (61.260%)  route 0.438ns (38.740%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y335        RAMD32                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
    SLICE_X92Y335        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.692     0.692 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.438     1.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X100Y336       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     2.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X100Y336       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.098ns  (logic 0.713ns (64.960%)  route 0.385ns (35.040%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y336        RAMD32                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
    SLICE_X92Y336        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713     0.713 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.385     1.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X94Y336        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.228     2.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X94Y336        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.086ns  (logic 0.223ns (20.539%)  route 0.863ns (79.461%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y340       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X105Y340       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.863     1.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X106Y343       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.206     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X106Y343       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.086ns  (logic 0.223ns (20.539%)  route 0.863ns (79.461%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y340       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
    SLICE_X105Y340       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.863     1.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X106Y343       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.206     2.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X106Y343       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y338       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
    SLICE_X107Y338       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.106     0.197    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X107Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X107Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y341       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
    SLICE_X104Y341       FDRE (Prop_fdre_C_Q)         0.107     0.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.093     0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X104Y342       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X104Y342       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y345       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
    SLICE_X104Y345       FDRE (Prop_fdre_C_Q)         0.107     0.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.093     0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X104Y346       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X104Y346       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y340       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
    SLICE_X102Y340       FDRE (Prop_fdre_C_Q)         0.107     0.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.093     0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X102Y341       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X102Y341       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y337       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
    SLICE_X102Y337       FDRE (Prop_fdre_C_Q)         0.107     0.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.093     0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X102Y338       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X102Y338       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.107ns (53.371%)  route 0.093ns (46.629%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y338       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
    SLICE_X108Y338       FDRE (Prop_fdre_C_Q)         0.107     0.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.093     0.200    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X108Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X108Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.309%)  route 0.147ns (61.691%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y344       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
    SLICE_X105Y344       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.147     0.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X105Y345       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X105Y345       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.091ns (38.309%)  route 0.147ns (61.691%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y336       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
    SLICE_X103Y336       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.147     0.238    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X103Y337       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.833     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X103Y337       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.989%)  route 0.149ns (62.011%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y338       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
    SLICE_X103Y338       FDRE (Prop_fdre_C_Q)         0.091     0.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.149     0.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X103Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.835     1.763    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X103Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.107ns (42.328%)  route 0.146ns (57.672%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y338       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
    SLICE_X106Y338       FDRE (Prop_fdre_C_Q)         0.107     0.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.146     0.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X106Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X106Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         44241 Endpoints
Min Delay         44241 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            BRANCH_TAKEN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        88.865ns  (logic 28.044ns (31.558%)  route 60.821ns (68.442%))
  Logic Levels:           320  (CARRY4=272 FDRE=1 LUT2=1 LUT3=15 LUT4=2 LUT5=3 LUT6=25 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y288       FDRE                         0.000     0.000 r  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
    SLICE_X106Y288       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/Q
                         net (fo=115, routed)         2.664     2.923    cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0_n_0
    SLICE_X125Y282       LUT3 (Prop_lut3_I0_O)        0.043     2.966 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12/O
                         net (fo=42, routed)          1.876     4.842    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12_n_0
    SLICE_X102Y289       LUT6 (Prop_lut6_I0_O)        0.043     4.885 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[18]_i_19/O
                         net (fo=72, routed)          4.888     9.773    cpu_inst/id_ex_pipeline_reg_inst/data2sel_out_reg[1]_7
    SLICE_X114Y288       LUT6 (Prop_lut6_I1_O)        0.043     9.816 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33/O
                         net (fo=1, routed)           0.108     9.924    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33_n_0
    SLICE_X114Y288       LUT6 (Prop_lut6_I2_O)        0.043     9.967 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22/O
                         net (fo=3, routed)           0.603    10.570    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22_n_0
    SLICE_X122Y285       LUT6 (Prop_lut6_I4_O)        0.043    10.613 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_15/O
                         net (fo=68, routed)          3.509    14.123    cpu_inst/id_ex_pipeline_reg_inst/safe_div_op2[0]
    SLICE_X102Y303       LUT5 (Prop_lut5_I0_O)        0.043    14.166 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[31]_i_1384/O
                         net (fo=1, routed)           0.000    14.166    cpu_inst/alu_inst/S[0]
    SLICE_X102Y303       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    14.412 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1317/CO[3]
                         net (fo=1, routed)           0.000    14.412    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1317_n_0
    SLICE_X102Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.466 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1312/CO[3]
                         net (fo=1, routed)           0.000    14.466    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1312_n_0
    SLICE_X102Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.520 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1307/CO[3]
                         net (fo=1, routed)           0.000    14.520    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1307_n_0
    SLICE_X102Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.574 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1302/CO[3]
                         net (fo=1, routed)           0.000    14.574    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1302_n_0
    SLICE_X102Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.628 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1297/CO[3]
                         net (fo=1, routed)           0.000    14.628    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1297_n_0
    SLICE_X102Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.682 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1292/CO[3]
                         net (fo=1, routed)           0.000    14.682    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1292_n_0
    SLICE_X102Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.736 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1287/CO[3]
                         net (fo=1, routed)           0.000    14.736    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1287_n_0
    SLICE_X102Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.790 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1284/CO[3]
                         net (fo=1, routed)           0.000    14.790    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1284_n_0
    SLICE_X102Y311       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.923 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1283/CO[0]
                         net (fo=35, routed)          1.131    16.053    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1283_n_3
    SLICE_X104Y303       LUT6 (Prop_lut6_I0_O)        0.128    16.181 r  cpu_inst/alu_inst/alu_result_out[31]_i_1324/O
                         net (fo=1, routed)           0.000    16.181    cpu_inst/alu_inst/alu_result_out[31]_i_1324_n_0
    SLICE_X104Y303       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    16.437 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1275/CO[3]
                         net (fo=1, routed)           0.000    16.437    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1275_n_0
    SLICE_X104Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.491 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1270/CO[3]
                         net (fo=1, routed)           0.000    16.491    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1270_n_0
    SLICE_X104Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.545 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1265/CO[3]
                         net (fo=1, routed)           0.000    16.545    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1265_n_0
    SLICE_X104Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.599 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1260/CO[3]
                         net (fo=1, routed)           0.000    16.599    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1260_n_0
    SLICE_X104Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.653 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1255/CO[3]
                         net (fo=1, routed)           0.000    16.653    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1255_n_0
    SLICE_X104Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.707 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1250/CO[3]
                         net (fo=1, routed)           0.000    16.707    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1250_n_0
    SLICE_X104Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.761 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1245/CO[3]
                         net (fo=1, routed)           0.000    16.761    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1245_n_0
    SLICE_X104Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    16.815 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1242/CO[3]
                         net (fo=1, routed)           0.000    16.815    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1242_n_0
    SLICE_X104Y311       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    16.891 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1241/CO[1]
                         net (fo=35, routed)          1.329    18.220    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1241_n_2
    SLICE_X108Y300       LUT3 (Prop_lut3_I0_O)        0.124    18.344 r  cpu_inst/alu_inst/alu_result_out[31]_i_1281/O
                         net (fo=1, routed)           0.000    18.344    cpu_inst/alu_inst/alu_result_out[31]_i_1281_n_0
    SLICE_X108Y300       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    18.527 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    18.527    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1233_n_0
    SLICE_X108Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.581 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    18.581    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1228_n_0
    SLICE_X108Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.635 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    18.635    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1223_n_0
    SLICE_X108Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.689 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    18.689    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1218_n_0
    SLICE_X108Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.743 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    18.743    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1213_n_0
    SLICE_X108Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.797 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    18.797    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1208_n_0
    SLICE_X108Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.851 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    18.851    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1203_n_0
    SLICE_X108Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    18.905 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    18.905    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1200_n_0
    SLICE_X108Y308       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    18.981 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1199/CO[1]
                         net (fo=35, routed)          1.177    20.158    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1199_n_2
    SLICE_X109Y300       LUT3 (Prop_lut3_I0_O)        0.124    20.282 r  cpu_inst/alu_inst/alu_result_out[31]_i_1239/O
                         net (fo=1, routed)           0.000    20.282    cpu_inst/alu_inst/alu_result_out[31]_i_1239_n_0
    SLICE_X109Y300       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.477 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1191/CO[3]
                         net (fo=1, routed)           0.000    20.477    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1191_n_0
    SLICE_X109Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.530 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1186/CO[3]
                         net (fo=1, routed)           0.000    20.530    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1186_n_0
    SLICE_X109Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.583 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    20.583    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1181_n_0
    SLICE_X109Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.636 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    20.636    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1176_n_0
    SLICE_X109Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.689 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    20.689    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1171_n_0
    SLICE_X109Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.742 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    20.742    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1166_n_0
    SLICE_X109Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.795 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    20.795    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1161_n_0
    SLICE_X109Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.848 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    20.848    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1158_n_0
    SLICE_X109Y308       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.925 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1157/CO[1]
                         net (fo=35, routed)          1.099    22.024    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1157_n_2
    SLICE_X110Y315       LUT2 (Prop_lut2_I0_O)        0.122    22.146 r  cpu_inst/alu_inst/alu_result_out[31]_i_1159/O
                         net (fo=1, routed)           0.000    22.146    cpu_inst/alu_inst/alu_result_out[31]_i_1159_n_0
    SLICE_X110Y315       CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.245    22.391 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1115/CO[1]
                         net (fo=35, routed)          0.937    23.328    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1115_n_2
    SLICE_X112Y307       LUT6 (Prop_lut6_I0_O)        0.124    23.452 r  cpu_inst/alu_inst/alu_result_out[31]_i_1156/O
                         net (fo=1, routed)           0.000    23.452    cpu_inst/alu_inst/alu_result_out[31]_i_1156_n_0
    SLICE_X112Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    23.708 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1107/CO[3]
                         net (fo=1, routed)           0.000    23.708    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1107_n_0
    SLICE_X112Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.762 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1102/CO[3]
                         net (fo=1, routed)           0.000    23.762    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1102_n_0
    SLICE_X112Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.816 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    23.816    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1097_n_0
    SLICE_X112Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.870 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    23.870    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1092_n_0
    SLICE_X112Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.924 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    23.924    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1087_n_0
    SLICE_X112Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    23.978 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    23.978    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1082_n_0
    SLICE_X112Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.032 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    24.032    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1077_n_0
    SLICE_X112Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    24.086 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    24.086    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1074_n_0
    SLICE_X112Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    24.162 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1073/CO[1]
                         net (fo=35, routed)          1.251    25.413    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1073_n_2
    SLICE_X113Y306       LUT6 (Prop_lut6_I0_O)        0.124    25.537 r  cpu_inst/alu_inst/alu_result_out[31]_i_1114/O
                         net (fo=1, routed)           0.000    25.537    cpu_inst/alu_inst/alu_result_out[31]_i_1114_n_0
    SLICE_X113Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    25.804 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1065/CO[3]
                         net (fo=1, routed)           0.000    25.804    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1065_n_0
    SLICE_X113Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.857 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1060/CO[3]
                         net (fo=1, routed)           0.000    25.857    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1060_n_0
    SLICE_X113Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.910 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1055/CO[3]
                         net (fo=1, routed)           0.000    25.910    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1055_n_0
    SLICE_X113Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    25.963 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1050/CO[3]
                         net (fo=1, routed)           0.000    25.963    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1050_n_0
    SLICE_X113Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.016 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1045/CO[3]
                         net (fo=1, routed)           0.000    26.016    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1045_n_0
    SLICE_X113Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.069 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1040/CO[3]
                         net (fo=1, routed)           0.000    26.069    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1040_n_0
    SLICE_X113Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.122 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1035/CO[3]
                         net (fo=1, routed)           0.000    26.122    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1035_n_0
    SLICE_X113Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    26.175 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1032/CO[3]
                         net (fo=1, routed)           0.000    26.175    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1032_n_0
    SLICE_X113Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    26.252 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1031/CO[1]
                         net (fo=35, routed)          1.385    27.637    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1031_n_2
    SLICE_X117Y306       LUT6 (Prop_lut6_I0_O)        0.122    27.759 r  cpu_inst/alu_inst/alu_result_out[31]_i_1072/O
                         net (fo=1, routed)           0.000    27.759    cpu_inst/alu_inst/alu_result_out[31]_i_1072_n_0
    SLICE_X117Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    28.026 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    28.026    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1023_n_0
    SLICE_X117Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.079 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1018/CO[3]
                         net (fo=1, routed)           0.000    28.079    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1018_n_0
    SLICE_X117Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.132 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    28.132    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1013_n_0
    SLICE_X117Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.185 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1008/CO[3]
                         net (fo=1, routed)           0.000    28.185    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1008_n_0
    SLICE_X117Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.238 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_1003/CO[3]
                         net (fo=1, routed)           0.000    28.238    cpu_inst/alu_inst/alu_result_out_reg[31]_i_1003_n_0
    SLICE_X117Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.291 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_998/CO[3]
                         net (fo=1, routed)           0.000    28.291    cpu_inst/alu_inst/alu_result_out_reg[31]_i_998_n_0
    SLICE_X117Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.344 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_993/CO[3]
                         net (fo=1, routed)           0.000    28.344    cpu_inst/alu_inst/alu_result_out_reg[31]_i_993_n_0
    SLICE_X117Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    28.397 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_990/CO[3]
                         net (fo=1, routed)           0.000    28.397    cpu_inst/alu_inst/alu_result_out_reg[31]_i_990_n_0
    SLICE_X117Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    28.474 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_989/CO[1]
                         net (fo=35, routed)          1.267    29.741    cpu_inst/alu_inst/alu_result_out_reg[31]_i_989_n_2
    SLICE_X118Y306       LUT6 (Prop_lut6_I0_O)        0.122    29.863 r  cpu_inst/alu_inst/alu_result_out[31]_i_1030/O
                         net (fo=1, routed)           0.000    29.863    cpu_inst/alu_inst/alu_result_out[31]_i_1030_n_0
    SLICE_X118Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.119 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_981/CO[3]
                         net (fo=1, routed)           0.000    30.119    cpu_inst/alu_inst/alu_result_out_reg[31]_i_981_n_0
    SLICE_X118Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.173 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_976/CO[3]
                         net (fo=1, routed)           0.000    30.173    cpu_inst/alu_inst/alu_result_out_reg[31]_i_976_n_0
    SLICE_X118Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.227 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_971/CO[3]
                         net (fo=1, routed)           0.000    30.227    cpu_inst/alu_inst/alu_result_out_reg[31]_i_971_n_0
    SLICE_X118Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.281 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_966/CO[3]
                         net (fo=1, routed)           0.000    30.281    cpu_inst/alu_inst/alu_result_out_reg[31]_i_966_n_0
    SLICE_X118Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.335 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_961/CO[3]
                         net (fo=1, routed)           0.000    30.335    cpu_inst/alu_inst/alu_result_out_reg[31]_i_961_n_0
    SLICE_X118Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.389 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_956/CO[3]
                         net (fo=1, routed)           0.000    30.389    cpu_inst/alu_inst/alu_result_out_reg[31]_i_956_n_0
    SLICE_X118Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.443 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_951/CO[3]
                         net (fo=1, routed)           0.000    30.443    cpu_inst/alu_inst/alu_result_out_reg[31]_i_951_n_0
    SLICE_X118Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.497 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_948/CO[3]
                         net (fo=1, routed)           0.000    30.497    cpu_inst/alu_inst/alu_result_out_reg[31]_i_948_n_0
    SLICE_X118Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    30.573 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_947/CO[1]
                         net (fo=35, routed)          1.165    31.737    cpu_inst/alu_inst/alu_result_out_reg[31]_i_947_n_2
    SLICE_X121Y307       LUT3 (Prop_lut3_I0_O)        0.124    31.861 r  cpu_inst/alu_inst/alu_result_out[31]_i_986/O
                         net (fo=1, routed)           0.000    31.861    cpu_inst/alu_inst/alu_result_out[31]_i_986_n_0
    SLICE_X121Y307       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    32.054 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_939/CO[3]
                         net (fo=1, routed)           0.000    32.054    cpu_inst/alu_inst/alu_result_out_reg[31]_i_939_n_0
    SLICE_X121Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.107 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_934/CO[3]
                         net (fo=1, routed)           0.000    32.107    cpu_inst/alu_inst/alu_result_out_reg[31]_i_934_n_0
    SLICE_X121Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.160 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_929/CO[3]
                         net (fo=1, routed)           0.000    32.160    cpu_inst/alu_inst/alu_result_out_reg[31]_i_929_n_0
    SLICE_X121Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.213 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_924/CO[3]
                         net (fo=1, routed)           0.000    32.213    cpu_inst/alu_inst/alu_result_out_reg[31]_i_924_n_0
    SLICE_X121Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.266 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_919/CO[3]
                         net (fo=1, routed)           0.000    32.266    cpu_inst/alu_inst/alu_result_out_reg[31]_i_919_n_0
    SLICE_X121Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.319 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_914/CO[3]
                         net (fo=1, routed)           0.000    32.319    cpu_inst/alu_inst/alu_result_out_reg[31]_i_914_n_0
    SLICE_X121Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.372 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_909/CO[3]
                         net (fo=1, routed)           0.000    32.372    cpu_inst/alu_inst/alu_result_out_reg[31]_i_909_n_0
    SLICE_X121Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    32.425 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_906/CO[3]
                         net (fo=1, routed)           0.000    32.425    cpu_inst/alu_inst/alu_result_out_reg[31]_i_906_n_0
    SLICE_X121Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    32.502 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_905/CO[1]
                         net (fo=35, routed)          1.282    33.784    cpu_inst/alu_inst/alu_result_out_reg[31]_i_905_n_2
    SLICE_X119Y300       LUT6 (Prop_lut6_I0_O)        0.122    33.906 r  cpu_inst/alu_inst/alu_result_out[31]_i_946/O
                         net (fo=1, routed)           0.000    33.906    cpu_inst/alu_inst/alu_result_out[31]_i_946_n_0
    SLICE_X119Y300       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    34.173 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_897/CO[3]
                         net (fo=1, routed)           0.000    34.173    cpu_inst/alu_inst/alu_result_out_reg[31]_i_897_n_0
    SLICE_X119Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.226 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_892/CO[3]
                         net (fo=1, routed)           0.000    34.226    cpu_inst/alu_inst/alu_result_out_reg[31]_i_892_n_0
    SLICE_X119Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.279 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_887/CO[3]
                         net (fo=1, routed)           0.000    34.279    cpu_inst/alu_inst/alu_result_out_reg[31]_i_887_n_0
    SLICE_X119Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.332 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_882/CO[3]
                         net (fo=1, routed)           0.000    34.332    cpu_inst/alu_inst/alu_result_out_reg[31]_i_882_n_0
    SLICE_X119Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.385 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_877/CO[3]
                         net (fo=1, routed)           0.000    34.385    cpu_inst/alu_inst/alu_result_out_reg[31]_i_877_n_0
    SLICE_X119Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.438 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_872/CO[3]
                         net (fo=1, routed)           0.000    34.438    cpu_inst/alu_inst/alu_result_out_reg[31]_i_872_n_0
    SLICE_X119Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.491 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_867/CO[3]
                         net (fo=1, routed)           0.000    34.491    cpu_inst/alu_inst/alu_result_out_reg[31]_i_867_n_0
    SLICE_X119Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.544 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_864/CO[3]
                         net (fo=1, routed)           0.000    34.544    cpu_inst/alu_inst/alu_result_out_reg[31]_i_864_n_0
    SLICE_X119Y308       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.621 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_863/CO[1]
                         net (fo=35, routed)          1.064    35.684    cpu_inst/alu_inst/alu_result_out_reg[31]_i_863_n_2
    SLICE_X124Y303       LUT6 (Prop_lut6_I0_O)        0.122    35.806 r  cpu_inst/alu_inst/alu_result_out[31]_i_904/O
                         net (fo=1, routed)           0.000    35.806    cpu_inst/alu_inst/alu_result_out[31]_i_904_n_0
    SLICE_X124Y303       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.062 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_855/CO[3]
                         net (fo=1, routed)           0.000    36.062    cpu_inst/alu_inst/alu_result_out_reg[31]_i_855_n_0
    SLICE_X124Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.116 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_850/CO[3]
                         net (fo=1, routed)           0.000    36.116    cpu_inst/alu_inst/alu_result_out_reg[31]_i_850_n_0
    SLICE_X124Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.170 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_845/CO[3]
                         net (fo=1, routed)           0.000    36.170    cpu_inst/alu_inst/alu_result_out_reg[31]_i_845_n_0
    SLICE_X124Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.224 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_840/CO[3]
                         net (fo=1, routed)           0.000    36.224    cpu_inst/alu_inst/alu_result_out_reg[31]_i_840_n_0
    SLICE_X124Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.278 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_835/CO[3]
                         net (fo=1, routed)           0.000    36.278    cpu_inst/alu_inst/alu_result_out_reg[31]_i_835_n_0
    SLICE_X124Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.332 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_830/CO[3]
                         net (fo=1, routed)           0.000    36.332    cpu_inst/alu_inst/alu_result_out_reg[31]_i_830_n_0
    SLICE_X124Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.386 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_825/CO[3]
                         net (fo=1, routed)           0.000    36.386    cpu_inst/alu_inst/alu_result_out_reg[31]_i_825_n_0
    SLICE_X124Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.440 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_822/CO[3]
                         net (fo=1, routed)           0.000    36.440    cpu_inst/alu_inst/alu_result_out_reg[31]_i_822_n_0
    SLICE_X124Y311       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    36.516 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_821/CO[1]
                         net (fo=35, routed)          1.165    37.681    cpu_inst/alu_inst/alu_result_out_reg[31]_i_821_n_2
    SLICE_X127Y301       LUT6 (Prop_lut6_I0_O)        0.124    37.805 r  cpu_inst/alu_inst/alu_result_out[31]_i_862/O
                         net (fo=1, routed)           0.000    37.805    cpu_inst/alu_inst/alu_result_out[31]_i_862_n_0
    SLICE_X127Y301       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    38.072 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_813/CO[3]
                         net (fo=1, routed)           0.000    38.072    cpu_inst/alu_inst/alu_result_out_reg[31]_i_813_n_0
    SLICE_X127Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.125 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_808/CO[3]
                         net (fo=1, routed)           0.000    38.125    cpu_inst/alu_inst/alu_result_out_reg[31]_i_808_n_0
    SLICE_X127Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.178 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_803/CO[3]
                         net (fo=1, routed)           0.000    38.178    cpu_inst/alu_inst/alu_result_out_reg[31]_i_803_n_0
    SLICE_X127Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.231 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_798/CO[3]
                         net (fo=1, routed)           0.000    38.231    cpu_inst/alu_inst/alu_result_out_reg[31]_i_798_n_0
    SLICE_X127Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.284 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_793/CO[3]
                         net (fo=1, routed)           0.000    38.284    cpu_inst/alu_inst/alu_result_out_reg[31]_i_793_n_0
    SLICE_X127Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.337 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_788/CO[3]
                         net (fo=1, routed)           0.000    38.337    cpu_inst/alu_inst/alu_result_out_reg[31]_i_788_n_0
    SLICE_X127Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.390 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_783/CO[3]
                         net (fo=1, routed)           0.000    38.390    cpu_inst/alu_inst/alu_result_out_reg[31]_i_783_n_0
    SLICE_X127Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    38.443 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_780/CO[3]
                         net (fo=1, routed)           0.000    38.443    cpu_inst/alu_inst/alu_result_out_reg[31]_i_780_n_0
    SLICE_X127Y309       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    38.520 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_779/CO[1]
                         net (fo=35, routed)          1.460    39.981    cpu_inst/alu_inst/alu_result_out_reg[31]_i_779_n_2
    SLICE_X123Y300       LUT3 (Prop_lut3_I0_O)        0.122    40.103 r  cpu_inst/alu_inst/alu_result_out[31]_i_818/O
                         net (fo=1, routed)           0.000    40.103    cpu_inst/alu_inst/alu_result_out[31]_i_818_n_0
    SLICE_X123Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    40.296 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_771/CO[3]
                         net (fo=1, routed)           0.000    40.296    cpu_inst/alu_inst/alu_result_out_reg[31]_i_771_n_0
    SLICE_X123Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.349 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_766/CO[3]
                         net (fo=1, routed)           0.000    40.349    cpu_inst/alu_inst/alu_result_out_reg[31]_i_766_n_0
    SLICE_X123Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.402 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_761/CO[3]
                         net (fo=1, routed)           0.000    40.402    cpu_inst/alu_inst/alu_result_out_reg[31]_i_761_n_0
    SLICE_X123Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.455 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_756/CO[3]
                         net (fo=1, routed)           0.000    40.455    cpu_inst/alu_inst/alu_result_out_reg[31]_i_756_n_0
    SLICE_X123Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.508 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_751/CO[3]
                         net (fo=1, routed)           0.000    40.508    cpu_inst/alu_inst/alu_result_out_reg[31]_i_751_n_0
    SLICE_X123Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.561 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_746/CO[3]
                         net (fo=1, routed)           0.000    40.561    cpu_inst/alu_inst/alu_result_out_reg[31]_i_746_n_0
    SLICE_X123Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.614 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_741/CO[3]
                         net (fo=1, routed)           0.000    40.614    cpu_inst/alu_inst/alu_result_out_reg[31]_i_741_n_0
    SLICE_X123Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    40.667 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_738/CO[3]
                         net (fo=1, routed)           0.000    40.667    cpu_inst/alu_inst/alu_result_out_reg[31]_i_738_n_0
    SLICE_X123Y308       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    40.744 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_737/CO[1]
                         net (fo=35, routed)          1.381    42.124    cpu_inst/alu_inst/alu_result_out_reg[31]_i_737_n_2
    SLICE_X112Y299       LUT3 (Prop_lut3_I0_O)        0.122    42.246 r  cpu_inst/alu_inst/alu_result_out[31]_i_772/O
                         net (fo=1, routed)           0.000    42.246    cpu_inst/alu_inst/alu_result_out[31]_i_772_n_0
    SLICE_X112Y299       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    42.426 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_724/CO[3]
                         net (fo=1, routed)           0.001    42.427    cpu_inst/alu_inst/alu_result_out_reg[31]_i_724_n_0
    SLICE_X112Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.481 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_719/CO[3]
                         net (fo=1, routed)           0.000    42.481    cpu_inst/alu_inst/alu_result_out_reg[31]_i_719_n_0
    SLICE_X112Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.535 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_714/CO[3]
                         net (fo=1, routed)           0.000    42.535    cpu_inst/alu_inst/alu_result_out_reg[31]_i_714_n_0
    SLICE_X112Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.589 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_709/CO[3]
                         net (fo=1, routed)           0.000    42.589    cpu_inst/alu_inst/alu_result_out_reg[31]_i_709_n_0
    SLICE_X112Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.643 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_704/CO[3]
                         net (fo=1, routed)           0.000    42.643    cpu_inst/alu_inst/alu_result_out_reg[31]_i_704_n_0
    SLICE_X112Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.697 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_699/CO[3]
                         net (fo=1, routed)           0.000    42.697    cpu_inst/alu_inst/alu_result_out_reg[31]_i_699_n_0
    SLICE_X112Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.751 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_696/CO[3]
                         net (fo=1, routed)           0.000    42.751    cpu_inst/alu_inst/alu_result_out_reg[31]_i_696_n_0
    SLICE_X112Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    42.827 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_695/CO[1]
                         net (fo=35, routed)          1.288    44.115    cpu_inst/alu_inst/alu_result_out_reg[31]_i_695_n_2
    SLICE_X105Y298       LUT3 (Prop_lut3_I0_O)        0.124    44.239 r  cpu_inst/alu_inst/alu_result_out[31]_i_732/O
                         net (fo=1, routed)           0.000    44.239    cpu_inst/alu_inst/alu_result_out[31]_i_732_n_0
    SLICE_X105Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    44.506 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_682/CO[3]
                         net (fo=1, routed)           0.000    44.506    cpu_inst/alu_inst/alu_result_out_reg[31]_i_682_n_0
    SLICE_X105Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.559 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_677/CO[3]
                         net (fo=1, routed)           0.001    44.560    cpu_inst/alu_inst/alu_result_out_reg[31]_i_677_n_0
    SLICE_X105Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.613 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_672/CO[3]
                         net (fo=1, routed)           0.000    44.613    cpu_inst/alu_inst/alu_result_out_reg[31]_i_672_n_0
    SLICE_X105Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.666 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_667/CO[3]
                         net (fo=1, routed)           0.000    44.666    cpu_inst/alu_inst/alu_result_out_reg[31]_i_667_n_0
    SLICE_X105Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.719 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_662/CO[3]
                         net (fo=1, routed)           0.000    44.719    cpu_inst/alu_inst/alu_result_out_reg[31]_i_662_n_0
    SLICE_X105Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.772 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_657/CO[3]
                         net (fo=1, routed)           0.000    44.772    cpu_inst/alu_inst/alu_result_out_reg[31]_i_657_n_0
    SLICE_X105Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    44.825 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_654/CO[3]
                         net (fo=1, routed)           0.000    44.825    cpu_inst/alu_inst/alu_result_out_reg[31]_i_654_n_0
    SLICE_X105Y305       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    44.902 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_653/CO[1]
                         net (fo=35, routed)          1.551    46.453    cpu_inst/alu_inst/alu_result_out_reg[31]_i_653_n_2
    SLICE_X104Y293       LUT6 (Prop_lut6_I0_O)        0.122    46.575 r  cpu_inst/alu_inst/alu_result_out[31]_i_694/O
                         net (fo=1, routed)           0.000    46.575    cpu_inst/alu_inst/alu_result_out[31]_i_694_n_0
    SLICE_X104Y293       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    46.831 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_645/CO[3]
                         net (fo=1, routed)           0.000    46.831    cpu_inst/alu_inst/alu_result_out_reg[31]_i_645_n_0
    SLICE_X104Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.885 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_640/CO[3]
                         net (fo=1, routed)           0.000    46.885    cpu_inst/alu_inst/alu_result_out_reg[31]_i_640_n_0
    SLICE_X104Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.939 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_635/CO[3]
                         net (fo=1, routed)           0.000    46.939    cpu_inst/alu_inst/alu_result_out_reg[31]_i_635_n_0
    SLICE_X104Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    46.993 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_630/CO[3]
                         net (fo=1, routed)           0.000    46.993    cpu_inst/alu_inst/alu_result_out_reg[31]_i_630_n_0
    SLICE_X104Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    47.047 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_625/CO[3]
                         net (fo=1, routed)           0.000    47.047    cpu_inst/alu_inst/alu_result_out_reg[31]_i_625_n_0
    SLICE_X104Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    47.101 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_620/CO[3]
                         net (fo=1, routed)           0.000    47.101    cpu_inst/alu_inst/alu_result_out_reg[31]_i_620_n_0
    SLICE_X104Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    47.155 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_615/CO[3]
                         net (fo=1, routed)           0.001    47.155    cpu_inst/alu_inst/alu_result_out_reg[31]_i_615_n_0
    SLICE_X104Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    47.209 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_612/CO[3]
                         net (fo=1, routed)           0.000    47.209    cpu_inst/alu_inst/alu_result_out_reg[31]_i_612_n_0
    SLICE_X104Y301       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    47.285 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_611/CO[1]
                         net (fo=35, routed)          1.167    48.453    cpu_inst/alu_inst/alu_result_out_reg[31]_i_611_n_2
    SLICE_X103Y293       LUT3 (Prop_lut3_I0_O)        0.124    48.577 r  cpu_inst/alu_inst/alu_result_out[31]_i_650/O
                         net (fo=1, routed)           0.000    48.577    cpu_inst/alu_inst/alu_result_out[31]_i_650_n_0
    SLICE_X103Y293       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    48.770 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_603/CO[3]
                         net (fo=1, routed)           0.000    48.770    cpu_inst/alu_inst/alu_result_out_reg[31]_i_603_n_0
    SLICE_X103Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    48.823 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_598/CO[3]
                         net (fo=1, routed)           0.000    48.823    cpu_inst/alu_inst/alu_result_out_reg[31]_i_598_n_0
    SLICE_X103Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    48.876 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_593/CO[3]
                         net (fo=1, routed)           0.000    48.876    cpu_inst/alu_inst/alu_result_out_reg[31]_i_593_n_0
    SLICE_X103Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    48.929 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_588/CO[3]
                         net (fo=1, routed)           0.000    48.929    cpu_inst/alu_inst/alu_result_out_reg[31]_i_588_n_0
    SLICE_X103Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    48.982 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_583/CO[3]
                         net (fo=1, routed)           0.000    48.982    cpu_inst/alu_inst/alu_result_out_reg[31]_i_583_n_0
    SLICE_X103Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.035 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_578/CO[3]
                         net (fo=1, routed)           0.000    49.035    cpu_inst/alu_inst/alu_result_out_reg[31]_i_578_n_0
    SLICE_X103Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.088 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_573/CO[3]
                         net (fo=1, routed)           0.001    49.088    cpu_inst/alu_inst/alu_result_out_reg[31]_i_573_n_0
    SLICE_X103Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    49.141 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_570/CO[3]
                         net (fo=1, routed)           0.000    49.141    cpu_inst/alu_inst/alu_result_out_reg[31]_i_570_n_0
    SLICE_X103Y301       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    49.218 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_569/CO[1]
                         net (fo=35, routed)          1.010    50.229    cpu_inst/alu_inst/alu_result_out_reg[31]_i_569_n_2
    SLICE_X102Y292       LUT3 (Prop_lut3_I0_O)        0.122    50.351 r  cpu_inst/alu_inst/alu_result_out[31]_i_608/O
                         net (fo=1, routed)           0.000    50.351    cpu_inst/alu_inst/alu_result_out[31]_i_608_n_0
    SLICE_X102Y292       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    50.531 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_561/CO[3]
                         net (fo=1, routed)           0.000    50.531    cpu_inst/alu_inst/alu_result_out_reg[31]_i_561_n_0
    SLICE_X102Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    50.585 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_556/CO[3]
                         net (fo=1, routed)           0.000    50.585    cpu_inst/alu_inst/alu_result_out_reg[31]_i_556_n_0
    SLICE_X102Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    50.639 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_551/CO[3]
                         net (fo=1, routed)           0.000    50.639    cpu_inst/alu_inst/alu_result_out_reg[31]_i_551_n_0
    SLICE_X102Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    50.693 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_546/CO[3]
                         net (fo=1, routed)           0.000    50.693    cpu_inst/alu_inst/alu_result_out_reg[31]_i_546_n_0
    SLICE_X102Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    50.747 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_541/CO[3]
                         net (fo=1, routed)           0.000    50.747    cpu_inst/alu_inst/alu_result_out_reg[31]_i_541_n_0
    SLICE_X102Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    50.801 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_536/CO[3]
                         net (fo=1, routed)           0.000    50.801    cpu_inst/alu_inst/alu_result_out_reg[31]_i_536_n_0
    SLICE_X102Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    50.855 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_531/CO[3]
                         net (fo=1, routed)           0.000    50.855    cpu_inst/alu_inst/alu_result_out_reg[31]_i_531_n_0
    SLICE_X102Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    50.909 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_528/CO[3]
                         net (fo=1, routed)           0.001    50.909    cpu_inst/alu_inst/alu_result_out_reg[31]_i_528_n_0
    SLICE_X102Y300       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    50.985 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_527/CO[1]
                         net (fo=35, routed)          1.361    52.346    cpu_inst/alu_inst/alu_result_out_reg[31]_i_527_n_2
    SLICE_X106Y291       LUT6 (Prop_lut6_I0_O)        0.124    52.470 r  cpu_inst/alu_inst/alu_result_out[31]_i_568/O
                         net (fo=1, routed)           0.000    52.470    cpu_inst/alu_inst/alu_result_out[31]_i_568_n_0
    SLICE_X106Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    52.726 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_519/CO[3]
                         net (fo=1, routed)           0.000    52.726    cpu_inst/alu_inst/alu_result_out_reg[31]_i_519_n_0
    SLICE_X106Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.780 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_514/CO[3]
                         net (fo=1, routed)           0.000    52.780    cpu_inst/alu_inst/alu_result_out_reg[31]_i_514_n_0
    SLICE_X106Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.834 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_509/CO[3]
                         net (fo=1, routed)           0.000    52.834    cpu_inst/alu_inst/alu_result_out_reg[31]_i_509_n_0
    SLICE_X106Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.888 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_504/CO[3]
                         net (fo=1, routed)           0.000    52.888    cpu_inst/alu_inst/alu_result_out_reg[31]_i_504_n_0
    SLICE_X106Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.942 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_499/CO[3]
                         net (fo=1, routed)           0.000    52.942    cpu_inst/alu_inst/alu_result_out_reg[31]_i_499_n_0
    SLICE_X106Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    52.996 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_494/CO[3]
                         net (fo=1, routed)           0.000    52.996    cpu_inst/alu_inst/alu_result_out_reg[31]_i_494_n_0
    SLICE_X106Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.050 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_489/CO[3]
                         net (fo=1, routed)           0.000    53.050    cpu_inst/alu_inst/alu_result_out_reg[31]_i_489_n_0
    SLICE_X106Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.104 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_486/CO[3]
                         net (fo=1, routed)           0.000    53.104    cpu_inst/alu_inst/alu_result_out_reg[31]_i_486_n_0
    SLICE_X106Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.180 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_485/CO[1]
                         net (fo=35, routed)          1.179    54.359    cpu_inst/alu_inst/alu_result_out_reg[31]_i_485_n_2
    SLICE_X107Y291       LUT3 (Prop_lut3_I0_O)        0.124    54.483 r  cpu_inst/alu_inst/alu_result_out[31]_i_524/O
                         net (fo=1, routed)           0.000    54.483    cpu_inst/alu_inst/alu_result_out[31]_i_524_n_0
    SLICE_X107Y291       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    54.676 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_477/CO[3]
                         net (fo=1, routed)           0.000    54.676    cpu_inst/alu_inst/alu_result_out_reg[31]_i_477_n_0
    SLICE_X107Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.729 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_472/CO[3]
                         net (fo=1, routed)           0.000    54.729    cpu_inst/alu_inst/alu_result_out_reg[31]_i_472_n_0
    SLICE_X107Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.782 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_467/CO[3]
                         net (fo=1, routed)           0.000    54.782    cpu_inst/alu_inst/alu_result_out_reg[31]_i_467_n_0
    SLICE_X107Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.835 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_462/CO[3]
                         net (fo=1, routed)           0.000    54.835    cpu_inst/alu_inst/alu_result_out_reg[31]_i_462_n_0
    SLICE_X107Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.888 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_457/CO[3]
                         net (fo=1, routed)           0.000    54.888    cpu_inst/alu_inst/alu_result_out_reg[31]_i_457_n_0
    SLICE_X107Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.941 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_452/CO[3]
                         net (fo=1, routed)           0.000    54.941    cpu_inst/alu_inst/alu_result_out_reg[31]_i_452_n_0
    SLICE_X107Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    54.994 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_447/CO[3]
                         net (fo=1, routed)           0.000    54.994    cpu_inst/alu_inst/alu_result_out_reg[31]_i_447_n_0
    SLICE_X107Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    55.047 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_444/CO[3]
                         net (fo=1, routed)           0.000    55.047    cpu_inst/alu_inst/alu_result_out_reg[31]_i_444_n_0
    SLICE_X107Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    55.124 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_443/CO[1]
                         net (fo=35, routed)          1.345    56.469    cpu_inst/alu_inst/alu_result_out_reg[31]_i_443_n_2
    SLICE_X108Y290       LUT6 (Prop_lut6_I0_O)        0.122    56.591 r  cpu_inst/alu_inst/alu_result_out[31]_i_484/O
                         net (fo=1, routed)           0.000    56.591    cpu_inst/alu_inst/alu_result_out[31]_i_484_n_0
    SLICE_X108Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    56.847 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_435/CO[3]
                         net (fo=1, routed)           0.000    56.847    cpu_inst/alu_inst/alu_result_out_reg[31]_i_435_n_0
    SLICE_X108Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    56.901 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_430/CO[3]
                         net (fo=1, routed)           0.000    56.901    cpu_inst/alu_inst/alu_result_out_reg[31]_i_430_n_0
    SLICE_X108Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    56.955 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_425/CO[3]
                         net (fo=1, routed)           0.000    56.955    cpu_inst/alu_inst/alu_result_out_reg[31]_i_425_n_0
    SLICE_X108Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.009 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_420/CO[3]
                         net (fo=1, routed)           0.000    57.009    cpu_inst/alu_inst/alu_result_out_reg[31]_i_420_n_0
    SLICE_X108Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.063 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_415/CO[3]
                         net (fo=1, routed)           0.000    57.063    cpu_inst/alu_inst/alu_result_out_reg[31]_i_415_n_0
    SLICE_X108Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.117 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_410/CO[3]
                         net (fo=1, routed)           0.000    57.117    cpu_inst/alu_inst/alu_result_out_reg[31]_i_410_n_0
    SLICE_X108Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.171 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_405/CO[3]
                         net (fo=1, routed)           0.000    57.171    cpu_inst/alu_inst/alu_result_out_reg[31]_i_405_n_0
    SLICE_X108Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.225 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    57.225    cpu_inst/alu_inst/alu_result_out_reg[31]_i_402_n_0
    SLICE_X108Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    57.301 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_401/CO[1]
                         net (fo=35, routed)          1.192    58.493    cpu_inst/alu_inst/alu_result_out_reg[31]_i_401_n_2
    SLICE_X109Y291       LUT3 (Prop_lut3_I0_O)        0.124    58.617 r  cpu_inst/alu_inst/alu_result_out[31]_i_440/O
                         net (fo=1, routed)           0.000    58.617    cpu_inst/alu_inst/alu_result_out[31]_i_440_n_0
    SLICE_X109Y291       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    58.810 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    58.810    cpu_inst/alu_inst/alu_result_out_reg[31]_i_392_n_0
    SLICE_X109Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    58.863 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_387/CO[3]
                         net (fo=1, routed)           0.000    58.863    cpu_inst/alu_inst/alu_result_out_reg[31]_i_387_n_0
    SLICE_X109Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    58.916 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_382/CO[3]
                         net (fo=1, routed)           0.000    58.916    cpu_inst/alu_inst/alu_result_out_reg[31]_i_382_n_0
    SLICE_X109Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    58.969 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_377/CO[3]
                         net (fo=1, routed)           0.000    58.969    cpu_inst/alu_inst/alu_result_out_reg[31]_i_377_n_0
    SLICE_X109Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.022 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_372/CO[3]
                         net (fo=1, routed)           0.000    59.022    cpu_inst/alu_inst/alu_result_out_reg[31]_i_372_n_0
    SLICE_X109Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.075 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    59.075    cpu_inst/alu_inst/alu_result_out_reg[31]_i_367_n_0
    SLICE_X109Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.128 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_362/CO[3]
                         net (fo=1, routed)           0.000    59.128    cpu_inst/alu_inst/alu_result_out_reg[31]_i_362_n_0
    SLICE_X109Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.181 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.000    59.181    cpu_inst/alu_inst/alu_result_out_reg[31]_i_359_n_0
    SLICE_X109Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    59.258 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_358/CO[1]
                         net (fo=35, routed)          1.003    60.261    cpu_inst/alu_inst/alu_result_out_reg[31]_i_358_n_2
    SLICE_X110Y292       LUT6 (Prop_lut6_I0_O)        0.122    60.383 r  cpu_inst/alu_inst/alu_result_out[31]_i_400/O
                         net (fo=1, routed)           0.000    60.383    cpu_inst/alu_inst/alu_result_out[31]_i_400_n_0
    SLICE_X110Y292       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    60.639 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_345/CO[3]
                         net (fo=1, routed)           0.000    60.639    cpu_inst/alu_inst/alu_result_out_reg[31]_i_345_n_0
    SLICE_X110Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    60.693 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    60.693    cpu_inst/alu_inst/alu_result_out_reg[31]_i_340_n_0
    SLICE_X110Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    60.747 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_335/CO[3]
                         net (fo=1, routed)           0.000    60.747    cpu_inst/alu_inst/alu_result_out_reg[31]_i_335_n_0
    SLICE_X110Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    60.801 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    60.801    cpu_inst/alu_inst/alu_result_out_reg[31]_i_330_n_0
    SLICE_X110Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    60.855 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_325/CO[3]
                         net (fo=1, routed)           0.000    60.855    cpu_inst/alu_inst/alu_result_out_reg[31]_i_325_n_0
    SLICE_X110Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    60.909 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_320/CO[3]
                         net (fo=1, routed)           0.000    60.909    cpu_inst/alu_inst/alu_result_out_reg[31]_i_320_n_0
    SLICE_X110Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    60.963 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_315/CO[3]
                         net (fo=1, routed)           0.000    60.963    cpu_inst/alu_inst/alu_result_out_reg[31]_i_315_n_0
    SLICE_X110Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    61.017 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_312/CO[3]
                         net (fo=1, routed)           0.001    61.018    cpu_inst/alu_inst/alu_result_out_reg[31]_i_312_n_0
    SLICE_X110Y300       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    61.094 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_311/CO[1]
                         net (fo=35, routed)          0.677    61.771    cpu_inst/alu_inst/alu_result_out_reg[31]_i_311_n_2
    SLICE_X111Y295       LUT6 (Prop_lut6_I0_O)        0.124    61.895 r  cpu_inst/alu_inst/alu_result_out[30]_i_98/O
                         net (fo=1, routed)           0.000    61.895    cpu_inst/alu_inst/alu_result_out[30]_i_98_n_0
    SLICE_X111Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    62.162 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_85/CO[3]
                         net (fo=1, routed)           0.000    62.162    cpu_inst/alu_inst/alu_result_out_reg[30]_i_85_n_0
    SLICE_X111Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    62.215 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_297/CO[3]
                         net (fo=1, routed)           0.000    62.215    cpu_inst/alu_inst/alu_result_out_reg[31]_i_297_n_0
    SLICE_X111Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    62.268 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_292/CO[3]
                         net (fo=1, routed)           0.000    62.268    cpu_inst/alu_inst/alu_result_out_reg[31]_i_292_n_0
    SLICE_X111Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    62.321 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_287/CO[3]
                         net (fo=1, routed)           0.000    62.321    cpu_inst/alu_inst/alu_result_out_reg[31]_i_287_n_0
    SLICE_X111Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    62.374 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_282/CO[3]
                         net (fo=1, routed)           0.001    62.375    cpu_inst/alu_inst/alu_result_out_reg[31]_i_282_n_0
    SLICE_X111Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    62.428 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_277/CO[3]
                         net (fo=1, routed)           0.000    62.428    cpu_inst/alu_inst/alu_result_out_reg[31]_i_277_n_0
    SLICE_X111Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    62.481 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_272/CO[3]
                         net (fo=1, routed)           0.000    62.481    cpu_inst/alu_inst/alu_result_out_reg[31]_i_272_n_0
    SLICE_X111Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    62.534 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_269/CO[3]
                         net (fo=1, routed)           0.000    62.534    cpu_inst/alu_inst/alu_result_out_reg[31]_i_269_n_0
    SLICE_X111Y303       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    62.611 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_268/CO[1]
                         net (fo=35, routed)          1.276    63.887    cpu_inst/alu_inst/alu_result_out_reg[31]_i_268_n_2
    SLICE_X113Y294       LUT3 (Prop_lut3_I0_O)        0.122    64.009 r  cpu_inst/alu_inst/alu_result_out[27]_i_118/O
                         net (fo=1, routed)           0.000    64.009    cpu_inst/alu_inst/alu_result_out[27]_i_118_n_0
    SLICE_X113Y294       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    64.202 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_107/CO[3]
                         net (fo=1, routed)           0.000    64.202    cpu_inst/alu_inst/alu_result_out_reg[27]_i_107_n_0
    SLICE_X113Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.255 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_75/CO[3]
                         net (fo=1, routed)           0.000    64.255    cpu_inst/alu_inst/alu_result_out_reg[30]_i_75_n_0
    SLICE_X113Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.308 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_255/CO[3]
                         net (fo=1, routed)           0.000    64.308    cpu_inst/alu_inst/alu_result_out_reg[31]_i_255_n_0
    SLICE_X113Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.361 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_250/CO[3]
                         net (fo=1, routed)           0.000    64.361    cpu_inst/alu_inst/alu_result_out_reg[31]_i_250_n_0
    SLICE_X113Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.414 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_245/CO[3]
                         net (fo=1, routed)           0.000    64.414    cpu_inst/alu_inst/alu_result_out_reg[31]_i_245_n_0
    SLICE_X113Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.467 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.001    64.468    cpu_inst/alu_inst/alu_result_out_reg[31]_i_240_n_0
    SLICE_X113Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.521 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_235/CO[3]
                         net (fo=1, routed)           0.000    64.521    cpu_inst/alu_inst/alu_result_out_reg[31]_i_235_n_0
    SLICE_X113Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    64.574 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_232/CO[3]
                         net (fo=1, routed)           0.000    64.574    cpu_inst/alu_inst/alu_result_out_reg[31]_i_232_n_0
    SLICE_X113Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.651 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_231/CO[1]
                         net (fo=35, routed)          1.101    65.751    cpu_inst/alu_inst/alu_result_out_reg[31]_i_231_n_2
    SLICE_X114Y290       LUT3 (Prop_lut3_I0_O)        0.122    65.873 r  cpu_inst/alu_inst/alu_result_out[23]_i_101/O
                         net (fo=1, routed)           0.000    65.873    cpu_inst/alu_inst/alu_result_out[23]_i_101_n_0
    SLICE_X114Y290       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    66.053 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_90/CO[3]
                         net (fo=1, routed)           0.000    66.053    cpu_inst/alu_inst/alu_result_out_reg[23]_i_90_n_0
    SLICE_X114Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.107 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_97/CO[3]
                         net (fo=1, routed)           0.000    66.107    cpu_inst/alu_inst/alu_result_out_reg[27]_i_97_n_0
    SLICE_X114Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.161 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.161    cpu_inst/alu_inst/alu_result_out_reg[30]_i_65_n_0
    SLICE_X114Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.215 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_219/CO[3]
                         net (fo=1, routed)           0.000    66.215    cpu_inst/alu_inst/alu_result_out_reg[31]_i_219_n_0
    SLICE_X114Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.269 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_214/CO[3]
                         net (fo=1, routed)           0.000    66.269    cpu_inst/alu_inst/alu_result_out_reg[31]_i_214_n_0
    SLICE_X114Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.323 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_209/CO[3]
                         net (fo=1, routed)           0.000    66.323    cpu_inst/alu_inst/alu_result_out_reg[31]_i_209_n_0
    SLICE_X114Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.377 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_204/CO[3]
                         net (fo=1, routed)           0.000    66.377    cpu_inst/alu_inst/alu_result_out_reg[31]_i_204_n_0
    SLICE_X114Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.431 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_201/CO[3]
                         net (fo=1, routed)           0.000    66.431    cpu_inst/alu_inst/alu_result_out_reg[31]_i_201_n_0
    SLICE_X114Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    66.507 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_200/CO[1]
                         net (fo=35, routed)          1.260    67.767    cpu_inst/alu_inst/alu_result_out_reg[31]_i_200_n_2
    SLICE_X115Y289       LUT3 (Prop_lut3_I0_O)        0.124    67.891 r  cpu_inst/alu_inst/alu_result_out[18]_i_69/O
                         net (fo=1, routed)           0.000    67.891    cpu_inst/alu_inst/alu_result_out[18]_i_69_n_0
    SLICE_X115Y289       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    68.084 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_58/CO[3]
                         net (fo=1, routed)           0.000    68.084    cpu_inst/alu_inst/alu_result_out_reg[18]_i_58_n_0
    SLICE_X115Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    68.137 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_80/CO[3]
                         net (fo=1, routed)           0.000    68.137    cpu_inst/alu_inst/alu_result_out_reg[23]_i_80_n_0
    SLICE_X115Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    68.190 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_87/CO[3]
                         net (fo=1, routed)           0.000    68.190    cpu_inst/alu_inst/alu_result_out_reg[27]_i_87_n_0
    SLICE_X115Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    68.243 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_55/CO[3]
                         net (fo=1, routed)           0.000    68.243    cpu_inst/alu_inst/alu_result_out_reg[30]_i_55_n_0
    SLICE_X115Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    68.296 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    68.296    cpu_inst/alu_inst/alu_result_out_reg[31]_i_186_n_0
    SLICE_X115Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    68.349 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    68.349    cpu_inst/alu_inst/alu_result_out_reg[31]_i_181_n_0
    SLICE_X115Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    68.402 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_176/CO[3]
                         net (fo=1, routed)           0.000    68.402    cpu_inst/alu_inst/alu_result_out_reg[31]_i_176_n_0
    SLICE_X115Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    68.455 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    68.455    cpu_inst/alu_inst/alu_result_out_reg[31]_i_173_n_0
    SLICE_X115Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    68.532 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_172/CO[1]
                         net (fo=35, routed)          1.333    69.865    cpu_inst/alu_inst/alu_result_out_reg[31]_i_172_n_2
    SLICE_X112Y288       LUT6 (Prop_lut6_I0_O)        0.122    69.987 r  cpu_inst/alu_inst/alu_result_out[15]_i_83/O
                         net (fo=1, routed)           0.000    69.987    cpu_inst/alu_inst/alu_result_out[15]_i_83_n_0
    SLICE_X112Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    70.243 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_70/CO[3]
                         net (fo=1, routed)           0.000    70.243    cpu_inst/alu_inst/alu_result_out_reg[15]_i_70_n_0
    SLICE_X112Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.297 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_48/CO[3]
                         net (fo=1, routed)           0.000    70.297    cpu_inst/alu_inst/alu_result_out_reg[18]_i_48_n_0
    SLICE_X112Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.351 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_70/CO[3]
                         net (fo=1, routed)           0.000    70.351    cpu_inst/alu_inst/alu_result_out_reg[23]_i_70_n_0
    SLICE_X112Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.405 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_77/CO[3]
                         net (fo=1, routed)           0.000    70.405    cpu_inst/alu_inst/alu_result_out_reg[27]_i_77_n_0
    SLICE_X112Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.459 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.459    cpu_inst/alu_inst/alu_result_out_reg[30]_i_45_n_0
    SLICE_X112Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.513 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    70.513    cpu_inst/alu_inst/alu_result_out_reg[31]_i_156_n_0
    SLICE_X112Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.567 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    70.567    cpu_inst/alu_inst/alu_result_out_reg[31]_i_151_n_0
    SLICE_X112Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.621 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    70.621    cpu_inst/alu_inst/alu_result_out_reg[31]_i_148_n_0
    SLICE_X112Y296       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.697 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_147/CO[1]
                         net (fo=35, routed)          1.287    71.984    cpu_inst/alu_inst/alu_result_out_reg[31]_i_147_n_2
    SLICE_X111Y286       LUT3 (Prop_lut3_I0_O)        0.124    72.108 r  cpu_inst/alu_inst/alu_result_out[11]_i_58/O
                         net (fo=1, routed)           0.000    72.108    cpu_inst/alu_inst/alu_result_out[11]_i_58_n_0
    SLICE_X111Y286       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    72.303 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.303    cpu_inst/alu_inst/alu_result_out_reg[11]_i_46_n_0
    SLICE_X111Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.356 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    72.356    cpu_inst/alu_inst/alu_result_out_reg[15]_i_60_n_0
    SLICE_X111Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.409 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    72.409    cpu_inst/alu_inst/alu_result_out_reg[18]_i_38_n_0
    SLICE_X111Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.462 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_60/CO[3]
                         net (fo=1, routed)           0.000    72.462    cpu_inst/alu_inst/alu_result_out_reg[23]_i_60_n_0
    SLICE_X111Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.515 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.515    cpu_inst/alu_inst/alu_result_out_reg[27]_i_66_n_0
    SLICE_X111Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.568 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_35/CO[3]
                         net (fo=1, routed)           0.000    72.568    cpu_inst/alu_inst/alu_result_out_reg[30]_i_35_n_0
    SLICE_X111Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.621 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    72.621    cpu_inst/alu_inst/alu_result_out_reg[31]_i_121_n_0
    SLICE_X111Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    72.674 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_118/CO[3]
                         net (fo=1, routed)           0.000    72.674    cpu_inst/alu_inst/alu_result_out_reg[31]_i_118_n_0
    SLICE_X111Y294       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    72.751 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_117/CO[1]
                         net (fo=35, routed)          1.365    74.117    cpu_inst/alu_inst/alu_result_out_reg[31]_i_117_n_2
    SLICE_X113Y285       LUT6 (Prop_lut6_I0_O)        0.122    74.239 r  cpu_inst/alu_inst/alu_result_out[7]_i_63/O
                         net (fo=1, routed)           0.000    74.239    cpu_inst/alu_inst/alu_result_out[7]_i_63_n_0
    SLICE_X113Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    74.506 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_46/CO[3]
                         net (fo=1, routed)           0.000    74.506    cpu_inst/alu_inst/alu_result_out_reg[7]_i_46_n_0
    SLICE_X113Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    74.559 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_31/CO[3]
                         net (fo=1, routed)           0.000    74.559    cpu_inst/alu_inst/alu_result_out_reg[11]_i_31_n_0
    SLICE_X113Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    74.612 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_44/CO[3]
                         net (fo=1, routed)           0.000    74.612    cpu_inst/alu_inst/alu_result_out_reg[15]_i_44_n_0
    SLICE_X113Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    74.665 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_26/CO[3]
                         net (fo=1, routed)           0.000    74.665    cpu_inst/alu_inst/alu_result_out_reg[18]_i_26_n_0
    SLICE_X113Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    74.718 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    74.718    cpu_inst/alu_inst/alu_result_out_reg[23]_i_46_n_0
    SLICE_X113Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    74.771 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_55/CO[3]
                         net (fo=1, routed)           0.000    74.771    cpu_inst/alu_inst/alu_result_out_reg[27]_i_55_n_0
    SLICE_X113Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    74.824 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.824    cpu_inst/alu_inst/alu_result_out_reg[30]_i_25_n_0
    SLICE_X113Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    74.877 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_76/CO[3]
                         net (fo=1, routed)           0.000    74.877    cpu_inst/alu_inst/alu_result_out_reg[31]_i_76_n_0
    SLICE_X113Y293       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    74.954 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_75/CO[1]
                         net (fo=35, routed)          1.200    76.153    cpu_inst/alu_inst/alu_result_out_reg[31]_i_75_n_2
    SLICE_X118Y285       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376    76.529 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.529    cpu_inst/alu_inst/alu_result_out_reg[3]_i_21_n_0
    SLICE_X118Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    76.583 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    76.583    cpu_inst/alu_inst/alu_result_out_reg[7]_i_21_n_0
    SLICE_X118Y287       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    76.695 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_17/O[2]
                         net (fo=6, routed)           0.808    77.503    cpu_inst/alu_inst/alu_result_out[11]_i_35_0[2]
    SLICE_X130Y288       LUT4 (Prop_lut4_I3_O)        0.131    77.634 f  cpu_inst/alu_inst/alu_result_out[13]_i_34/O
                         net (fo=1, routed)           0.244    77.878    cpu_inst/alu_inst/alu_result_out[13]_i_34_n_0
    SLICE_X130Y288       LUT6 (Prop_lut6_I0_O)        0.134    78.012 f  cpu_inst/alu_inst/alu_result_out[13]_i_25/O
                         net (fo=2, routed)           0.571    78.583    cpu_inst/alu_inst/alu_result_out[13]_i_25_n_0
    SLICE_X127Y288       LUT6 (Prop_lut6_I0_O)        0.043    78.626 r  cpu_inst/alu_inst/alu_result_out[19]_i_44/O
                         net (fo=4, routed)           0.531    79.156    cpu_inst/alu_inst/alu_result_out[19]_i_44_n_0
    SLICE_X129Y289       LUT6 (Prop_lut6_I4_O)        0.043    79.199 r  cpu_inst/alu_inst/alu_result_out[19]_i_20/O
                         net (fo=2, routed)           0.320    79.520    cpu_inst/alu_inst/alu_result_out[19]_i_20_n_0
    SLICE_X129Y290       LUT6 (Prop_lut6_I3_O)        0.043    79.563 f  cpu_inst/alu_inst/alu_result_out[18]_i_10/O
                         net (fo=1, routed)           0.757    80.320    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out_reg[31][9]
    SLICE_X116Y288       LUT6 (Prop_lut6_I3_O)        0.043    80.363 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[18]_i_4/O
                         net (fo=1, routed)           0.710    81.074    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[18]_i_4_n_0
    SLICE_X116Y283       LUT6 (Prop_lut6_I4_O)        0.043    81.117 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[18]_i_1/O
                         net (fo=3, routed)           0.795    81.912    cpu_inst/id_ex_pipeline_reg_inst/ALU_OUT_EX[18]
    SLICE_X109Y282       LUT4 (Prop_lut4_I1_O)        0.043    81.955 f  cpu_inst/id_ex_pipeline_reg_inst/BRANCH_TAKEN_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.444    82.399    cpu_inst/id_ex_pipeline_reg_inst/BRANCH_TAKEN_OBUF_inst_i_9_n_0
    SLICE_X109Y284       LUT5 (Prop_lut5_I4_O)        0.043    82.442 f  cpu_inst/id_ex_pipeline_reg_inst/BRANCH_TAKEN_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.226    82.668    cpu_inst/id_ex_pipeline_reg_inst/BRANCH_TAKEN_OBUF_inst_i_5_n_0
    SLICE_X107Y284       LUT5 (Prop_lut5_I3_O)        0.043    82.711 r  cpu_inst/id_ex_pipeline_reg_inst/BRANCH_TAKEN_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.074    86.785    BRANCH_TAKEN_OBUF
    AR35                 OBUF (Prop_obuf_I_O)         2.080    88.865 r  BRANCH_TAKEN_OBUF_inst/O
                         net (fo=0)                   0.000    88.865    BRANCH_TAKEN
    AR35                                                              r  BRANCH_TAKEN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        86.018ns  (logic 26.782ns (31.135%)  route 59.236ns (68.865%))
  Logic Levels:           326  (CARRY4=287 FDRE=1 LUT3=10 LUT5=1 LUT6=27)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y288       FDRE                         0.000     0.000 r  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
    SLICE_X106Y288       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/Q
                         net (fo=115, routed)         2.664     2.923    cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0_n_0
    SLICE_X125Y282       LUT3 (Prop_lut3_I0_O)        0.043     2.966 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12/O
                         net (fo=42, routed)          1.876     4.842    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12_n_0
    SLICE_X102Y289       LUT6 (Prop_lut6_I0_O)        0.043     4.885 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[18]_i_19/O
                         net (fo=72, routed)          4.888     9.773    cpu_inst/id_ex_pipeline_reg_inst/data2sel_out_reg[1]_7
    SLICE_X114Y288       LUT6 (Prop_lut6_I1_O)        0.043     9.816 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33/O
                         net (fo=1, routed)           0.108     9.924    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33_n_0
    SLICE_X114Y288       LUT6 (Prop_lut6_I2_O)        0.043     9.967 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22/O
                         net (fo=3, routed)           0.603    10.570    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22_n_0
    SLICE_X122Y285       LUT6 (Prop_lut6_I4_O)        0.043    10.613 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_15/O
                         net (fo=68, routed)          2.964    13.577    cpu_inst/id_ex_pipeline_reg_inst/safe_div_op2[0]
    SLICE_X106Y306       LUT5 (Prop_lut5_I0_O)        0.043    13.620 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[31]_i_357/O
                         net (fo=1, routed)           0.000    13.620    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_0[0]
    SLICE_X106Y306       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.866 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_302/CO[3]
                         net (fo=1, routed)           0.000    13.866    cpu_inst/alu_inst/alu_result_out_reg[31]_i_302_n_0
    SLICE_X106Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.920 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    13.920    cpu_inst/alu_inst/alu_result_out_reg[31]_i_260_n_0
    SLICE_X106Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.974 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu_inst/alu_inst/alu_result_out_reg[31]_i_224_n_0
    SLICE_X106Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.028 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.028    cpu_inst/alu_inst/alu_result_out_reg[31]_i_191_n_0
    SLICE_X106Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.082 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.082    cpu_inst/alu_inst/alu_result_out_reg[31]_i_163_n_0
    SLICE_X106Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.136 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    14.136    cpu_inst/alu_inst/alu_result_out_reg[31]_i_139_n_0
    SLICE_X106Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.190 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    14.190    cpu_inst/alu_inst/alu_result_out_reg[31]_i_99_n_0
    SLICE_X106Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.244 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.244    cpu_inst/alu_inst/alu_result_out_reg[31]_i_56_n_0
    SLICE_X106Y314       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.377 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          1.201    15.578    cpu_inst/alu_inst/divu_quotient0[31]
    SLICE_X103Y306       LUT6 (Prop_lut6_I0_O)        0.128    15.706 r  cpu_inst/alu_inst/alu_result_out[30]_i_102/O
                         net (fo=1, routed)           0.000    15.706    cpu_inst/alu_inst/alu_result_out[30]_i_102_n_0
    SLICE_X103Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.973 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    15.973    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_n_0
    SLICE_X103Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.026 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000    16.026    cpu_inst/alu_inst/alu_result_out_reg[30]_i_80_n_0
    SLICE_X103Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.079 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.079    cpu_inst/alu_inst/alu_result_out_reg[30]_i_70_n_0
    SLICE_X103Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.132 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.132    cpu_inst/alu_inst/alu_result_out_reg[30]_i_60_n_0
    SLICE_X103Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.185 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    16.185    cpu_inst/alu_inst/alu_result_out_reg[30]_i_50_n_0
    SLICE_X103Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.238 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.238    cpu_inst/alu_inst/alu_result_out_reg[30]_i_40_n_0
    SLICE_X103Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.291 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.291    cpu_inst/alu_inst/alu_result_out_reg[30]_i_30_n_0
    SLICE_X103Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.344 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.344    cpu_inst/alu_inst/alu_result_out_reg[30]_i_22_n_0
    SLICE_X103Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.421 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_17/CO[1]
                         net (fo=36, routed)          1.265    17.686    cpu_inst/alu_inst/divu_quotient0[30]
    SLICE_X105Y306       LUT3 (Prop_lut3_I0_O)        0.122    17.808 r  cpu_inst/alu_inst/alu_result_out[29]_i_55/O
                         net (fo=1, routed)           0.000    17.808    cpu_inst/alu_inst/alu_result_out[29]_i_55_n_0
    SLICE_X105Y306       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.001 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.001    cpu_inst/alu_inst/alu_result_out_reg[29]_i_49_n_0
    SLICE_X105Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.054 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.054    cpu_inst/alu_inst/alu_result_out_reg[29]_i_44_n_0
    SLICE_X105Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.107 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.107    cpu_inst/alu_inst/alu_result_out_reg[29]_i_39_n_0
    SLICE_X105Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.160 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.160    cpu_inst/alu_inst/alu_result_out_reg[29]_i_34_n_0
    SLICE_X105Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.213 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.213    cpu_inst/alu_inst/alu_result_out_reg[29]_i_29_n_0
    SLICE_X105Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.266 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.266    cpu_inst/alu_inst/alu_result_out_reg[29]_i_24_n_0
    SLICE_X105Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.319 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.319    cpu_inst/alu_inst/alu_result_out_reg[29]_i_19_n_0
    SLICE_X105Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.372 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.372    cpu_inst/alu_inst/alu_result_out_reg[29]_i_16_n_0
    SLICE_X105Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.449 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_15/CO[1]
                         net (fo=36, routed)          1.353    19.802    cpu_inst/alu_inst/divu_quotient0[29]
    SLICE_X107Y306       LUT3 (Prop_lut3_I0_O)        0.122    19.924 r  cpu_inst/alu_inst/alu_result_out[28]_i_77/O
                         net (fo=1, routed)           0.000    19.924    cpu_inst/alu_inst/alu_result_out[28]_i_77_n_0
    SLICE_X107Y306       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.119 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.119    cpu_inst/alu_inst/alu_result_out_reg[28]_i_70_n_0
    SLICE_X107Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.172 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.172    cpu_inst/alu_inst/alu_result_out_reg[28]_i_65_n_0
    SLICE_X107Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.225 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.225    cpu_inst/alu_inst/alu_result_out_reg[28]_i_60_n_0
    SLICE_X107Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.278 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.278    cpu_inst/alu_inst/alu_result_out_reg[28]_i_55_n_0
    SLICE_X107Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.331 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.331    cpu_inst/alu_inst/alu_result_out_reg[28]_i_50_n_0
    SLICE_X107Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.384 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.384    cpu_inst/alu_inst/alu_result_out_reg[28]_i_45_n_0
    SLICE_X107Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.437 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.437    cpu_inst/alu_inst/alu_result_out_reg[28]_i_36_n_0
    SLICE_X107Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.490 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.490    cpu_inst/alu_inst/alu_result_out_reg[28]_i_29_n_0
    SLICE_X107Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.567 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_18/CO[1]
                         net (fo=36, routed)          0.972    21.539    cpu_inst/alu_inst/divu_quotient0[28]
    SLICE_X108Y309       LUT3 (Prop_lut3_I0_O)        0.122    21.661 r  cpu_inst/alu_inst/alu_result_out[27]_i_127/O
                         net (fo=1, routed)           0.000    21.661    cpu_inst/alu_inst/alu_result_out[27]_i_127_n_0
    SLICE_X108Y309       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.841 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    21.841    cpu_inst/alu_inst/alu_result_out_reg[27]_i_121_n_0
    SLICE_X108Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_112/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu_inst/alu_inst/alu_result_out_reg[27]_i_112_n_0
    SLICE_X108Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_102/CO[3]
                         net (fo=1, routed)           0.000    21.949    cpu_inst/alu_inst/alu_result_out_reg[27]_i_102_n_0
    SLICE_X108Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.003 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_92/CO[3]
                         net (fo=1, routed)           0.000    22.003    cpu_inst/alu_inst/alu_result_out_reg[27]_i_92_n_0
    SLICE_X108Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.057 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_82/CO[3]
                         net (fo=1, routed)           0.000    22.057    cpu_inst/alu_inst/alu_result_out_reg[27]_i_82_n_0
    SLICE_X108Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.111 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.111    cpu_inst/alu_inst/alu_result_out_reg[27]_i_72_n_0
    SLICE_X108Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.165 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.165    cpu_inst/alu_inst/alu_result_out_reg[27]_i_61_n_0
    SLICE_X108Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.219 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    22.219    cpu_inst/alu_inst/alu_result_out_reg[27]_i_52_n_0
    SLICE_X108Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    22.295 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_37/CO[1]
                         net (fo=36, routed)          1.074    23.368    cpu_inst/alu_inst/divu_quotient0[27]
    SLICE_X109Y309       LUT6 (Prop_lut6_I0_O)        0.124    23.492 r  cpu_inst/alu_inst/alu_result_out[26]_i_63/O
                         net (fo=1, routed)           0.000    23.492    cpu_inst/alu_inst/alu_result_out[26]_i_63_n_0
    SLICE_X109Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.759 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cpu_inst/alu_inst/alu_result_out_reg[26]_i_55_n_0
    SLICE_X109Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.812 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.812    cpu_inst/alu_inst/alu_result_out_reg[26]_i_50_n_0
    SLICE_X109Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.865 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.865    cpu_inst/alu_inst/alu_result_out_reg[26]_i_45_n_0
    SLICE_X109Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.918 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.918    cpu_inst/alu_inst/alu_result_out_reg[26]_i_40_n_0
    SLICE_X109Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.971 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.971    cpu_inst/alu_inst/alu_result_out_reg[26]_i_35_n_0
    SLICE_X109Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.024 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.024    cpu_inst/alu_inst/alu_result_out_reg[26]_i_30_n_0
    SLICE_X109Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.077 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.077    cpu_inst/alu_inst/alu_result_out_reg[26]_i_25_n_0
    SLICE_X109Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.130 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.130    cpu_inst/alu_inst/alu_result_out_reg[26]_i_21_n_0
    SLICE_X109Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.207 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_13/CO[1]
                         net (fo=36, routed)          1.475    25.682    cpu_inst/alu_inst/divu_quotient0[26]
    SLICE_X114Y307       LUT3 (Prop_lut3_I0_O)        0.122    25.804 r  cpu_inst/alu_inst/alu_result_out[25]_i_60/O
                         net (fo=1, routed)           0.000    25.804    cpu_inst/alu_inst/alu_result_out[25]_i_60_n_0
    SLICE_X114Y307       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    25.984 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.984    cpu_inst/alu_inst/alu_result_out_reg[25]_i_54_n_0
    SLICE_X114Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    26.038    cpu_inst/alu_inst/alu_result_out_reg[25]_i_49_n_0
    SLICE_X114Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    26.092    cpu_inst/alu_inst/alu_result_out_reg[25]_i_44_n_0
    SLICE_X114Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.146    cpu_inst/alu_inst/alu_result_out_reg[25]_i_39_n_0
    SLICE_X114Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.200 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.200    cpu_inst/alu_inst/alu_result_out_reg[25]_i_34_n_0
    SLICE_X114Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.254 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.254    cpu_inst/alu_inst/alu_result_out_reg[25]_i_29_n_0
    SLICE_X114Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.308 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.308    cpu_inst/alu_inst/alu_result_out_reg[25]_i_24_n_0
    SLICE_X114Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.362 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.362    cpu_inst/alu_inst/alu_result_out_reg[25]_i_19_n_0
    SLICE_X114Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    26.438 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_12/CO[1]
                         net (fo=36, routed)          1.000    27.438    cpu_inst/alu_inst/divu_quotient0[25]
    SLICE_X116Y307       LUT6 (Prop_lut6_I0_O)        0.124    27.562 r  cpu_inst/alu_inst/alu_result_out[24]_i_68/O
                         net (fo=1, routed)           0.000    27.562    cpu_inst/alu_inst/alu_result_out[24]_i_68_n_0
    SLICE_X116Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.818 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    27.818    cpu_inst/alu_inst/alu_result_out_reg[24]_i_60_n_0
    SLICE_X116Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.872 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.872    cpu_inst/alu_inst/alu_result_out_reg[24]_i_55_n_0
    SLICE_X116Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.926 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.926    cpu_inst/alu_inst/alu_result_out_reg[24]_i_50_n_0
    SLICE_X116Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.980 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.980    cpu_inst/alu_inst/alu_result_out_reg[24]_i_45_n_0
    SLICE_X116Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.034 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.034    cpu_inst/alu_inst/alu_result_out_reg[24]_i_40_n_0
    SLICE_X116Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.088 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.088    cpu_inst/alu_inst/alu_result_out_reg[24]_i_35_n_0
    SLICE_X116Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.142 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.142    cpu_inst/alu_inst/alu_result_out_reg[24]_i_30_n_0
    SLICE_X116Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.196 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.196    cpu_inst/alu_inst/alu_result_out_reg[24]_i_18_n_0
    SLICE_X116Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.272 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_12/CO[1]
                         net (fo=36, routed)          1.382    29.654    cpu_inst/alu_inst/divu_quotient0[24]
    SLICE_X120Y306       LUT6 (Prop_lut6_I0_O)        0.124    29.778 r  cpu_inst/alu_inst/alu_result_out[23]_i_117/O
                         net (fo=1, routed)           0.000    29.778    cpu_inst/alu_inst/alu_result_out[23]_i_117_n_0
    SLICE_X120Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.034 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_109/CO[3]
                         net (fo=1, routed)           0.000    30.034    cpu_inst/alu_inst/alu_result_out_reg[23]_i_109_n_0
    SLICE_X120Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    30.088    cpu_inst/alu_inst/alu_result_out_reg[23]_i_104_n_0
    SLICE_X120Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_95/CO[3]
                         net (fo=1, routed)           0.000    30.142    cpu_inst/alu_inst/alu_result_out_reg[23]_i_95_n_0
    SLICE_X120Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.196    cpu_inst/alu_inst/alu_result_out_reg[23]_i_85_n_0
    SLICE_X120Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.250    cpu_inst/alu_inst/alu_result_out_reg[23]_i_75_n_0
    SLICE_X120Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.304 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.304    cpu_inst/alu_inst/alu_result_out_reg[23]_i_65_n_0
    SLICE_X120Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.358    cpu_inst/alu_inst/alu_result_out_reg[23]_i_55_n_0
    SLICE_X120Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.412    cpu_inst/alu_inst/alu_result_out_reg[23]_i_43_n_0
    SLICE_X120Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    30.488 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_19/CO[1]
                         net (fo=36, routed)          1.472    31.960    cpu_inst/alu_inst/divu_quotient0[23]
    SLICE_X126Y305       LUT6 (Prop_lut6_I0_O)        0.124    32.084 r  cpu_inst/alu_inst/alu_result_out[22]_i_59/O
                         net (fo=1, routed)           0.000    32.084    cpu_inst/alu_inst/alu_result_out[22]_i_59_n_0
    SLICE_X126Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.340 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.340    cpu_inst/alu_inst/alu_result_out_reg[22]_i_51_n_0
    SLICE_X126Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.394 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.394    cpu_inst/alu_inst/alu_result_out_reg[22]_i_46_n_0
    SLICE_X126Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.448 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.448    cpu_inst/alu_inst/alu_result_out_reg[22]_i_41_n_0
    SLICE_X126Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.502 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.502    cpu_inst/alu_inst/alu_result_out_reg[22]_i_36_n_0
    SLICE_X126Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.556 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.556    cpu_inst/alu_inst/alu_result_out_reg[22]_i_31_n_0
    SLICE_X126Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.610 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.610    cpu_inst/alu_inst/alu_result_out_reg[22]_i_26_n_0
    SLICE_X126Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.664 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.664    cpu_inst/alu_inst/alu_result_out_reg[22]_i_21_n_0
    SLICE_X126Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.718 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.718    cpu_inst/alu_inst/alu_result_out_reg[22]_i_18_n_0
    SLICE_X126Y313       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    32.794 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_16/CO[1]
                         net (fo=36, routed)          1.121    33.915    cpu_inst/alu_inst/divu_quotient0[22]
    SLICE_X125Y304       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    34.283 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.283    cpu_inst/alu_inst/alu_result_out_reg[21]_i_55_n_0
    SLICE_X125Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.336 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.336    cpu_inst/alu_inst/alu_result_out_reg[21]_i_50_n_0
    SLICE_X125Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.389 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.389    cpu_inst/alu_inst/alu_result_out_reg[21]_i_45_n_0
    SLICE_X125Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.442 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.442    cpu_inst/alu_inst/alu_result_out_reg[21]_i_40_n_0
    SLICE_X125Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.495 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.495    cpu_inst/alu_inst/alu_result_out_reg[21]_i_35_n_0
    SLICE_X125Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.548 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.548    cpu_inst/alu_inst/alu_result_out_reg[21]_i_30_n_0
    SLICE_X125Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.601 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.601    cpu_inst/alu_inst/alu_result_out_reg[21]_i_25_n_0
    SLICE_X125Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.654 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.654    cpu_inst/alu_inst/alu_result_out_reg[21]_i_22_n_0
    SLICE_X125Y312       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.731 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_17/CO[1]
                         net (fo=36, routed)          1.446    36.177    cpu_inst/alu_inst/divu_quotient0[21]
    SLICE_X130Y303       LUT6 (Prop_lut6_I0_O)        0.122    36.299 r  cpu_inst/alu_inst/alu_result_out[19]_i_141/O
                         net (fo=1, routed)           0.000    36.299    cpu_inst/alu_inst/alu_result_out[19]_i_141_n_0
    SLICE_X130Y303       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.555 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_125/CO[3]
                         net (fo=1, routed)           0.000    36.555    cpu_inst/alu_inst/alu_result_out_reg[19]_i_125_n_0
    SLICE_X130Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.609 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_115/CO[3]
                         net (fo=1, routed)           0.000    36.609    cpu_inst/alu_inst/alu_result_out_reg[19]_i_115_n_0
    SLICE_X130Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.663 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_105/CO[3]
                         net (fo=1, routed)           0.000    36.663    cpu_inst/alu_inst/alu_result_out_reg[19]_i_105_n_0
    SLICE_X130Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.717 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    36.717    cpu_inst/alu_inst/alu_result_out_reg[19]_i_95_n_0
    SLICE_X130Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.771 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_85/CO[3]
                         net (fo=1, routed)           0.000    36.771    cpu_inst/alu_inst/alu_result_out_reg[19]_i_85_n_0
    SLICE_X130Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.825 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.825    cpu_inst/alu_inst/alu_result_out_reg[19]_i_73_n_0
    SLICE_X130Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.879 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.879    cpu_inst/alu_inst/alu_result_out_reg[19]_i_57_n_0
    SLICE_X130Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.933 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.933    cpu_inst/alu_inst/alu_result_out_reg[19]_i_37_n_0
    SLICE_X130Y311       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    37.009 r  cpu_inst/alu_inst/alu_result_out_reg[20]_i_39/CO[1]
                         net (fo=36, routed)          1.390    38.399    cpu_inst/alu_inst/divu_quotient0[20]
    SLICE_X132Y300       LUT3 (Prop_lut3_I0_O)        0.124    38.523 r  cpu_inst/alu_inst/alu_result_out[19]_i_135/O
                         net (fo=1, routed)           0.000    38.523    cpu_inst/alu_inst/alu_result_out[19]_i_135_n_0
    SLICE_X132Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    38.703 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_124/CO[3]
                         net (fo=1, routed)           0.000    38.703    cpu_inst/alu_inst/alu_result_out_reg[19]_i_124_n_0
    SLICE_X132Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.757 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_114/CO[3]
                         net (fo=1, routed)           0.000    38.757    cpu_inst/alu_inst/alu_result_out_reg[19]_i_114_n_0
    SLICE_X132Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.811 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    38.811    cpu_inst/alu_inst/alu_result_out_reg[19]_i_104_n_0
    SLICE_X132Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.865 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.865    cpu_inst/alu_inst/alu_result_out_reg[19]_i_94_n_0
    SLICE_X132Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.919 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_84/CO[3]
                         net (fo=1, routed)           0.000    38.919    cpu_inst/alu_inst/alu_result_out_reg[19]_i_84_n_0
    SLICE_X132Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.973 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.973    cpu_inst/alu_inst/alu_result_out_reg[19]_i_72_n_0
    SLICE_X132Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.027 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    39.027    cpu_inst/alu_inst/alu_result_out_reg[19]_i_56_n_0
    SLICE_X132Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.081 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.081    cpu_inst/alu_inst/alu_result_out_reg[19]_i_36_n_0
    SLICE_X132Y308       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    39.157 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_19/CO[1]
                         net (fo=36, routed)          1.640    40.796    cpu_inst/alu_inst/divu_quotient0[19]
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.124    40.920 r  cpu_inst/alu_inst/alu_result_out[18]_i_90/O
                         net (fo=1, routed)           0.000    40.920    cpu_inst/alu_inst/alu_result_out[18]_i_90_n_0
    SLICE_X115Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.187 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_82/CO[3]
                         net (fo=1, routed)           0.001    41.188    cpu_inst/alu_inst/alu_result_out_reg[18]_i_82_n_0
    SLICE_X115Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.241 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.241    cpu_inst/alu_inst/alu_result_out_reg[18]_i_77_n_0
    SLICE_X115Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.294 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    41.294    cpu_inst/alu_inst/alu_result_out_reg[18]_i_72_n_0
    SLICE_X115Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.347 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    41.347    cpu_inst/alu_inst/alu_result_out_reg[18]_i_63_n_0
    SLICE_X115Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.400 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.400    cpu_inst/alu_inst/alu_result_out_reg[18]_i_53_n_0
    SLICE_X115Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.453 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.453    cpu_inst/alu_inst/alu_result_out_reg[18]_i_43_n_0
    SLICE_X115Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.506 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.506    cpu_inst/alu_inst/alu_result_out_reg[18]_i_33_n_0
    SLICE_X115Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.559 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.559    cpu_inst/alu_inst/alu_result_out_reg[18]_i_23_n_0
    SLICE_X115Y307       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    41.636 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_16/CO[1]
                         net (fo=36, routed)          1.264    42.900    cpu_inst/alu_inst/divu_quotient0[18]
    SLICE_X116Y298       LUT6 (Prop_lut6_I0_O)        0.122    43.022 r  cpu_inst/alu_inst/alu_result_out[17]_i_64/O
                         net (fo=1, routed)           0.000    43.022    cpu_inst/alu_inst/alu_result_out[17]_i_64_n_0
    SLICE_X116Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    43.278 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.278    cpu_inst/alu_inst/alu_result_out_reg[17]_i_56_n_0
    SLICE_X116Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.332 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_51/CO[3]
                         net (fo=1, routed)           0.001    43.333    cpu_inst/alu_inst/alu_result_out_reg[17]_i_51_n_0
    SLICE_X116Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.387 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.387    cpu_inst/alu_inst/alu_result_out_reg[17]_i_46_n_0
    SLICE_X116Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.441 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_41/CO[3]
                         net (fo=1, routed)           0.000    43.441    cpu_inst/alu_inst/alu_result_out_reg[17]_i_41_n_0
    SLICE_X116Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.495 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.495    cpu_inst/alu_inst/alu_result_out_reg[17]_i_36_n_0
    SLICE_X116Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.549 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.549    cpu_inst/alu_inst/alu_result_out_reg[17]_i_31_n_0
    SLICE_X116Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.603 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.603    cpu_inst/alu_inst/alu_result_out_reg[17]_i_26_n_0
    SLICE_X116Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.657 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.657    cpu_inst/alu_inst/alu_result_out_reg[17]_i_21_n_0
    SLICE_X116Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    43.733 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_16/CO[1]
                         net (fo=36, routed)          1.117    44.849    cpu_inst/alu_inst/divu_quotient0[17]
    SLICE_X120Y297       LUT6 (Prop_lut6_I0_O)        0.124    44.973 r  cpu_inst/alu_inst/alu_result_out[16]_i_83/O
                         net (fo=1, routed)           0.000    44.973    cpu_inst/alu_inst/alu_result_out[16]_i_83_n_0
    SLICE_X120Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.229 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_75/CO[3]
                         net (fo=1, routed)           0.000    45.229    cpu_inst/alu_inst/alu_result_out_reg[16]_i_75_n_0
    SLICE_X120Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.283 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    45.283    cpu_inst/alu_inst/alu_result_out_reg[16]_i_70_n_0
    SLICE_X120Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.337 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.001    45.338    cpu_inst/alu_inst/alu_result_out_reg[16]_i_65_n_0
    SLICE_X120Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.392 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.392    cpu_inst/alu_inst/alu_result_out_reg[16]_i_60_n_0
    SLICE_X120Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.446 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.446    cpu_inst/alu_inst/alu_result_out_reg[16]_i_55_n_0
    SLICE_X120Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.500 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.500    cpu_inst/alu_inst/alu_result_out_reg[16]_i_50_n_0
    SLICE_X120Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.554 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.554    cpu_inst/alu_inst/alu_result_out_reg[16]_i_45_n_0
    SLICE_X120Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.608 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.608    cpu_inst/alu_inst/alu_result_out_reg[16]_i_36_n_0
    SLICE_X120Y305       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    45.684 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_26/CO[1]
                         net (fo=36, routed)          1.196    46.880    cpu_inst/alu_inst/divu_quotient0[16]
    SLICE_X121Y298       LUT3 (Prop_lut3_I0_O)        0.124    47.004 r  cpu_inst/alu_inst/alu_result_out[15]_i_105/O
                         net (fo=1, routed)           0.000    47.004    cpu_inst/alu_inst/alu_result_out[15]_i_105_n_0
    SLICE_X121Y298       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    47.197 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    47.197    cpu_inst/alu_inst/alu_result_out_reg[15]_i_99_n_0
    SLICE_X121Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.250 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.001    47.251    cpu_inst/alu_inst/alu_result_out_reg[15]_i_94_n_0
    SLICE_X121Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.304 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_89/CO[3]
                         net (fo=1, routed)           0.000    47.304    cpu_inst/alu_inst/alu_result_out_reg[15]_i_89_n_0
    SLICE_X121Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.357 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.357    cpu_inst/alu_inst/alu_result_out_reg[15]_i_84_n_0
    SLICE_X121Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.410 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    47.410    cpu_inst/alu_inst/alu_result_out_reg[15]_i_75_n_0
    SLICE_X121Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.463 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.463    cpu_inst/alu_inst/alu_result_out_reg[15]_i_65_n_0
    SLICE_X121Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.516 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    47.516    cpu_inst/alu_inst/alu_result_out_reg[15]_i_55_n_0
    SLICE_X121Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.569 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.569    cpu_inst/alu_inst/alu_result_out_reg[15]_i_41_n_0
    SLICE_X121Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    47.646 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_23/CO[1]
                         net (fo=36, routed)          1.190    48.836    cpu_inst/alu_inst/divu_quotient0[15]
    SLICE_X122Y299       LUT3 (Prop_lut3_I0_O)        0.122    48.958 r  cpu_inst/alu_inst/alu_result_out[14]_i_65/O
                         net (fo=1, routed)           0.000    48.958    cpu_inst/alu_inst/alu_result_out[14]_i_65_n_0
    SLICE_X122Y299       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    49.204 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.001    49.205    cpu_inst/alu_inst/alu_result_out_reg[14]_i_56_n_0
    SLICE_X122Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.259 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.259    cpu_inst/alu_inst/alu_result_out_reg[14]_i_51_n_0
    SLICE_X122Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.313 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.313    cpu_inst/alu_inst/alu_result_out_reg[14]_i_46_n_0
    SLICE_X122Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.367 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.367    cpu_inst/alu_inst/alu_result_out_reg[14]_i_41_n_0
    SLICE_X122Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.421 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.421    cpu_inst/alu_inst/alu_result_out_reg[14]_i_36_n_0
    SLICE_X122Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.475 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.475    cpu_inst/alu_inst/alu_result_out_reg[14]_i_30_n_0
    SLICE_X122Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.529 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.529    cpu_inst/alu_inst/alu_result_out_reg[14]_i_23_n_0
    SLICE_X122Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    49.605 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_18/CO[1]
                         net (fo=36, routed)          1.163    50.768    cpu_inst/alu_inst/divu_quotient0[14]
    SLICE_X126Y296       LUT3 (Prop_lut3_I0_O)        0.124    50.892 r  cpu_inst/alu_inst/alu_result_out[13]_i_67/O
                         net (fo=1, routed)           0.000    50.892    cpu_inst/alu_inst/alu_result_out[13]_i_67_n_0
    SLICE_X126Y296       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    51.072 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    51.072    cpu_inst/alu_inst/alu_result_out_reg[13]_i_61_n_0
    SLICE_X126Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.126 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.126    cpu_inst/alu_inst/alu_result_out_reg[13]_i_56_n_0
    SLICE_X126Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.180 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.180    cpu_inst/alu_inst/alu_result_out_reg[13]_i_51_n_0
    SLICE_X126Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.234 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.001    51.235    cpu_inst/alu_inst/alu_result_out_reg[13]_i_46_n_0
    SLICE_X126Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.289 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.289    cpu_inst/alu_inst/alu_result_out_reg[13]_i_41_n_0
    SLICE_X126Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.343 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    cpu_inst/alu_inst/alu_result_out_reg[13]_i_36_n_0
    SLICE_X126Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.397 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.397    cpu_inst/alu_inst/alu_result_out_reg[13]_i_29_n_0
    SLICE_X126Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.451 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.451    cpu_inst/alu_inst/alu_result_out_reg[13]_i_22_n_0
    SLICE_X126Y304       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    51.527 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_15/CO[1]
                         net (fo=36, routed)          1.185    52.712    cpu_inst/alu_inst/divu_quotient0[13]
    SLICE_X128Y295       LUT6 (Prop_lut6_I0_O)        0.124    52.836 r  cpu_inst/alu_inst/alu_result_out[12]_i_70/O
                         net (fo=1, routed)           0.000    52.836    cpu_inst/alu_inst/alu_result_out[12]_i_70_n_0
    SLICE_X128Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    53.092 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.092    cpu_inst/alu_inst/alu_result_out_reg[12]_i_62_n_0
    SLICE_X128Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.146 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    53.146    cpu_inst/alu_inst/alu_result_out_reg[12]_i_57_n_0
    SLICE_X128Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.200 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    53.200    cpu_inst/alu_inst/alu_result_out_reg[12]_i_52_n_0
    SLICE_X128Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.254 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    cpu_inst/alu_inst/alu_result_out_reg[12]_i_47_n_0
    SLICE_X128Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.308 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.001    53.309    cpu_inst/alu_inst/alu_result_out_reg[12]_i_42_n_0
    SLICE_X128Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.363    cpu_inst/alu_inst/alu_result_out_reg[12]_i_37_n_0
    SLICE_X128Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.417    cpu_inst/alu_inst/alu_result_out_reg[12]_i_31_n_0
    SLICE_X128Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.471    cpu_inst/alu_inst/alu_result_out_reg[12]_i_20_n_0
    SLICE_X128Y303       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.547 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_15/CO[1]
                         net (fo=36, routed)          1.342    54.889    cpu_inst/alu_inst/divu_quotient0[12]
    SLICE_X130Y294       LUT6 (Prop_lut6_I0_O)        0.124    55.013 r  cpu_inst/alu_inst/alu_result_out[11]_i_88/O
                         net (fo=1, routed)           0.000    55.013    cpu_inst/alu_inst/alu_result_out[11]_i_88_n_0
    SLICE_X130Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    55.269 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    55.269    cpu_inst/alu_inst/alu_result_out_reg[11]_i_80_n_0
    SLICE_X130Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.323 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    55.323    cpu_inst/alu_inst/alu_result_out_reg[11]_i_75_n_0
    SLICE_X130Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.377 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.377    cpu_inst/alu_inst/alu_result_out_reg[11]_i_70_n_0
    SLICE_X130Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.431 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    55.431    cpu_inst/alu_inst/alu_result_out_reg[11]_i_65_n_0
    SLICE_X130Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.485 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.485    cpu_inst/alu_inst/alu_result_out_reg[11]_i_60_n_0
    SLICE_X130Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.539 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.001    55.540    cpu_inst/alu_inst/alu_result_out_reg[11]_i_51_n_0
    SLICE_X130Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.594 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    55.594    cpu_inst/alu_inst/alu_result_out_reg[11]_i_41_n_0
    SLICE_X130Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.648 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.648    cpu_inst/alu_inst/alu_result_out_reg[11]_i_28_n_0
    SLICE_X130Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    55.724 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_16/CO[1]
                         net (fo=36, routed)          1.415    57.138    cpu_inst/alu_inst/divu_quotient0[11]
    SLICE_X118Y294       LUT6 (Prop_lut6_I0_O)        0.124    57.262 r  cpu_inst/alu_inst/alu_result_out[10]_i_63/O
                         net (fo=1, routed)           0.000    57.262    cpu_inst/alu_inst/alu_result_out[10]_i_63_n_0
    SLICE_X118Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    57.518 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.518    cpu_inst/alu_inst/alu_result_out_reg[10]_i_55_n_0
    SLICE_X118Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.572 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.572    cpu_inst/alu_inst/alu_result_out_reg[10]_i_50_n_0
    SLICE_X118Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.626 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.626    cpu_inst/alu_inst/alu_result_out_reg[10]_i_45_n_0
    SLICE_X118Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.680 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.680    cpu_inst/alu_inst/alu_result_out_reg[10]_i_40_n_0
    SLICE_X118Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.734 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.734    cpu_inst/alu_inst/alu_result_out_reg[10]_i_35_n_0
    SLICE_X118Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.788 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.001    57.789    cpu_inst/alu_inst/alu_result_out_reg[10]_i_30_n_0
    SLICE_X118Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.843 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.843    cpu_inst/alu_inst/alu_result_out_reg[10]_i_25_n_0
    SLICE_X118Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.897 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.897    cpu_inst/alu_inst/alu_result_out_reg[10]_i_20_n_0
    SLICE_X118Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    57.973 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_15/CO[1]
                         net (fo=36, routed)          1.268    59.242    cpu_inst/alu_inst/divu_quotient0[10]
    SLICE_X119Y291       LUT3 (Prop_lut3_I0_O)        0.124    59.366 r  cpu_inst/alu_inst/alu_result_out[9]_i_67/O
                         net (fo=1, routed)           0.000    59.366    cpu_inst/alu_inst/alu_result_out[9]_i_67_n_0
    SLICE_X119Y291       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    59.559 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.559    cpu_inst/alu_inst/alu_result_out_reg[9]_i_61_n_0
    SLICE_X119Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.612 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.612    cpu_inst/alu_inst/alu_result_out_reg[9]_i_56_n_0
    SLICE_X119Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.665 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.665    cpu_inst/alu_inst/alu_result_out_reg[9]_i_51_n_0
    SLICE_X119Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.718 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.718    cpu_inst/alu_inst/alu_result_out_reg[9]_i_46_n_0
    SLICE_X119Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.771 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.771    cpu_inst/alu_inst/alu_result_out_reg[9]_i_41_n_0
    SLICE_X119Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.824 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.824    cpu_inst/alu_inst/alu_result_out_reg[9]_i_36_n_0
    SLICE_X119Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.877 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.877    cpu_inst/alu_inst/alu_result_out_reg[9]_i_31_n_0
    SLICE_X119Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.930 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.930    cpu_inst/alu_inst/alu_result_out_reg[9]_i_27_n_0
    SLICE_X119Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.007 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_24/CO[1]
                         net (fo=36, routed)          1.062    61.069    cpu_inst/alu_inst/divu_quotient0[9]
    SLICE_X123Y291       LUT6 (Prop_lut6_I0_O)        0.122    61.191 r  cpu_inst/alu_inst/alu_result_out[8]_i_81/O
                         net (fo=1, routed)           0.000    61.191    cpu_inst/alu_inst/alu_result_out[8]_i_81_n_0
    SLICE_X123Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    61.458 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.458    cpu_inst/alu_inst/alu_result_out_reg[8]_i_74_n_0
    SLICE_X123Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.511 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_69/CO[3]
                         net (fo=1, routed)           0.000    61.511    cpu_inst/alu_inst/alu_result_out_reg[8]_i_69_n_0
    SLICE_X123Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.564 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    61.564    cpu_inst/alu_inst/alu_result_out_reg[8]_i_64_n_0
    SLICE_X123Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.617 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_59/CO[3]
                         net (fo=1, routed)           0.000    61.617    cpu_inst/alu_inst/alu_result_out_reg[8]_i_59_n_0
    SLICE_X123Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.670 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    61.670    cpu_inst/alu_inst/alu_result_out_reg[8]_i_54_n_0
    SLICE_X123Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.723 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.723    cpu_inst/alu_inst/alu_result_out_reg[8]_i_49_n_0
    SLICE_X123Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.776 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    61.776    cpu_inst/alu_inst/alu_result_out_reg[8]_i_44_n_0
    SLICE_X123Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.829 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.829    cpu_inst/alu_inst/alu_result_out_reg[8]_i_33_n_0
    SLICE_X123Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    61.906 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_17/CO[1]
                         net (fo=36, routed)          1.269    63.175    cpu_inst/alu_inst/divu_quotient0[8]
    SLICE_X127Y290       LUT6 (Prop_lut6_I0_O)        0.122    63.297 r  cpu_inst/alu_inst/alu_result_out[7]_i_96/O
                         net (fo=1, routed)           0.000    63.297    cpu_inst/alu_inst/alu_result_out[7]_i_96_n_0
    SLICE_X127Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.564 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    63.564    cpu_inst/alu_inst/alu_result_out_reg[7]_i_89_n_0
    SLICE_X127Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.617 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    63.617    cpu_inst/alu_inst/alu_result_out_reg[7]_i_84_n_0
    SLICE_X127Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.670 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    63.670    cpu_inst/alu_inst/alu_result_out_reg[7]_i_79_n_0
    SLICE_X127Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.723 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.723    cpu_inst/alu_inst/alu_result_out_reg[7]_i_74_n_0
    SLICE_X127Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.776 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000    63.776    cpu_inst/alu_inst/alu_result_out_reg[7]_i_69_n_0
    SLICE_X127Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.829 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000    63.829    cpu_inst/alu_inst/alu_result_out_reg[7]_i_64_n_0
    SLICE_X127Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.882 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    63.882    cpu_inst/alu_inst/alu_result_out_reg[7]_i_55_n_0
    SLICE_X127Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.935 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    63.935    cpu_inst/alu_inst/alu_result_out_reg[7]_i_43_n_0
    SLICE_X127Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.012 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_20/CO[1]
                         net (fo=36, routed)          1.485    65.497    cpu_inst/alu_inst/divu_quotient0[7]
    SLICE_X132Y290       LUT6 (Prop_lut6_I0_O)        0.122    65.619 r  cpu_inst/alu_inst/alu_result_out[6]_i_67/O
                         net (fo=1, routed)           0.000    65.619    cpu_inst/alu_inst/alu_result_out[6]_i_67_n_0
    SLICE_X132Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    65.875 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_60/CO[3]
                         net (fo=1, routed)           0.000    65.875    cpu_inst/alu_inst/alu_result_out_reg[6]_i_60_n_0
    SLICE_X132Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.929 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.929    cpu_inst/alu_inst/alu_result_out_reg[6]_i_55_n_0
    SLICE_X132Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.983 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.983    cpu_inst/alu_inst/alu_result_out_reg[6]_i_50_n_0
    SLICE_X132Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.037 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.037    cpu_inst/alu_inst/alu_result_out_reg[6]_i_45_n_0
    SLICE_X132Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.091 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.091    cpu_inst/alu_inst/alu_result_out_reg[6]_i_40_n_0
    SLICE_X132Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.145 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.145    cpu_inst/alu_inst/alu_result_out_reg[6]_i_33_n_0
    SLICE_X132Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.199 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.199    cpu_inst/alu_inst/alu_result_out_reg[6]_i_27_n_0
    SLICE_X132Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.253 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.253    cpu_inst/alu_inst/alu_result_out_reg[6]_i_22_n_0
    SLICE_X132Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    66.329 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_16/CO[1]
                         net (fo=36, routed)          1.097    67.426    cpu_inst/alu_inst/divu_quotient0[6]
    SLICE_X116Y289       LUT6 (Prop_lut6_I0_O)        0.124    67.550 r  cpu_inst/alu_inst/alu_result_out[5]_i_68/O
                         net (fo=1, routed)           0.000    67.550    cpu_inst/alu_inst/alu_result_out[5]_i_68_n_0
    SLICE_X116Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    67.806 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.806    cpu_inst/alu_inst/alu_result_out_reg[5]_i_61_n_0
    SLICE_X116Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.860 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.860    cpu_inst/alu_inst/alu_result_out_reg[5]_i_56_n_0
    SLICE_X116Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.914 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.914    cpu_inst/alu_inst/alu_result_out_reg[5]_i_51_n_0
    SLICE_X116Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.968 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.968    cpu_inst/alu_inst/alu_result_out_reg[5]_i_46_n_0
    SLICE_X116Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.022 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.022    cpu_inst/alu_inst/alu_result_out_reg[5]_i_41_n_0
    SLICE_X116Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.076 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.076    cpu_inst/alu_inst/alu_result_out_reg[5]_i_36_n_0
    SLICE_X116Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.130 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.130    cpu_inst/alu_inst/alu_result_out_reg[5]_i_31_n_0
    SLICE_X116Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.184 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.184    cpu_inst/alu_inst/alu_result_out_reg[5]_i_28_n_0
    SLICE_X116Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    68.260 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_24/CO[1]
                         net (fo=36, routed)          1.171    69.431    cpu_inst/alu_inst/divu_quotient0[5]
    SLICE_X122Y289       LUT6 (Prop_lut6_I0_O)        0.124    69.555 r  cpu_inst/alu_inst/alu_result_out[4]_i_61/O
                         net (fo=1, routed)           0.000    69.555    cpu_inst/alu_inst/alu_result_out[4]_i_61_n_0
    SLICE_X122Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.811 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.811    cpu_inst/alu_inst/alu_result_out_reg[4]_i_54_n_0
    SLICE_X122Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.865 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    69.865    cpu_inst/alu_inst/alu_result_out_reg[4]_i_49_n_0
    SLICE_X122Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.919 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.919    cpu_inst/alu_inst/alu_result_out_reg[4]_i_44_n_0
    SLICE_X122Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.973 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.973    cpu_inst/alu_inst/alu_result_out_reg[4]_i_39_n_0
    SLICE_X122Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.027 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.027    cpu_inst/alu_inst/alu_result_out_reg[4]_i_34_n_0
    SLICE_X122Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.081 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.081    cpu_inst/alu_inst/alu_result_out_reg[4]_i_29_n_0
    SLICE_X122Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.135 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.135    cpu_inst/alu_inst/alu_result_out_reg[4]_i_24_n_0
    SLICE_X122Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.189 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.189    cpu_inst/alu_inst/alu_result_out_reg[4]_i_21_n_0
    SLICE_X122Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.265 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_18/CO[1]
                         net (fo=36, routed)          1.198    71.464    cpu_inst/alu_inst/divu_quotient0[4]
    SLICE_X124Y288       LUT6 (Prop_lut6_I0_O)        0.124    71.588 r  cpu_inst/alu_inst/alu_result_out[3]_i_130/O
                         net (fo=1, routed)           0.000    71.588    cpu_inst/alu_inst/alu_result_out[3]_i_130_n_0
    SLICE_X124Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    71.844 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    71.844    cpu_inst/alu_inst/alu_result_out_reg[3]_i_123_n_0
    SLICE_X124Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.898 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.898    cpu_inst/alu_inst/alu_result_out_reg[3]_i_118_n_0
    SLICE_X124Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.952 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    71.952    cpu_inst/alu_inst/alu_result_out_reg[3]_i_113_n_0
    SLICE_X124Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.006 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.006    cpu_inst/alu_inst/alu_result_out_reg[3]_i_105_n_0
    SLICE_X124Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.060 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    72.060    cpu_inst/alu_inst/alu_result_out_reg[3]_i_92_n_0
    SLICE_X124Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.114 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    72.114    cpu_inst/alu_inst/alu_result_out_reg[3]_i_77_n_0
    SLICE_X124Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.168 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.168    cpu_inst/alu_inst/alu_result_out_reg[3]_i_62_n_0
    SLICE_X124Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.222 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.222    cpu_inst/alu_inst/alu_result_out_reg[3]_i_42_n_0
    SLICE_X124Y296       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    72.298 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_20/CO[1]
                         net (fo=36, routed)          1.227    73.524    cpu_inst/alu_inst/divu_quotient0[3]
    SLICE_X126Y287       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    73.902 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.902    cpu_inst/alu_inst/alu_result_out_reg[2]_i_50_n_0
    SLICE_X126Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    73.956 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.956    cpu_inst/alu_inst/alu_result_out_reg[2]_i_45_n_0
    SLICE_X126Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.010 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.010    cpu_inst/alu_inst/alu_result_out_reg[2]_i_40_n_0
    SLICE_X126Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.064 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.064    cpu_inst/alu_inst/alu_result_out_reg[2]_i_35_n_0
    SLICE_X126Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.118 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.118    cpu_inst/alu_inst/alu_result_out_reg[2]_i_30_n_0
    SLICE_X126Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.172 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.172    cpu_inst/alu_inst/alu_result_out_reg[2]_i_25_n_0
    SLICE_X126Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.226 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.226    cpu_inst/alu_inst/alu_result_out_reg[2]_i_20_n_0
    SLICE_X126Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.280 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.280    cpu_inst/alu_inst/alu_result_out_reg[2]_i_17_n_0
    SLICE_X126Y295       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    74.356 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_15/CO[1]
                         net (fo=36, routed)          1.322    75.679    cpu_inst/alu_inst/divu_quotient0[2]
    SLICE_X125Y285       LUT6 (Prop_lut6_I0_O)        0.124    75.803 r  cpu_inst/alu_inst/alu_result_out[1]_i_67/O
                         net (fo=1, routed)           0.000    75.803    cpu_inst/alu_inst/alu_result_out[1]_i_67_n_0
    SLICE_X125Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    76.070 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    76.070    cpu_inst/alu_inst/alu_result_out_reg[1]_i_60_n_0
    SLICE_X125Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.123 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000    76.123    cpu_inst/alu_inst/alu_result_out_reg[1]_i_55_n_0
    SLICE_X125Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.176 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    76.176    cpu_inst/alu_inst/alu_result_out_reg[1]_i_50_n_0
    SLICE_X125Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.229 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.229    cpu_inst/alu_inst/alu_result_out_reg[1]_i_45_n_0
    SLICE_X125Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.282 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.282    cpu_inst/alu_inst/alu_result_out_reg[1]_i_40_n_0
    SLICE_X125Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.335 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.335    cpu_inst/alu_inst/alu_result_out_reg[1]_i_35_n_0
    SLICE_X125Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.388 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.388    cpu_inst/alu_inst/alu_result_out_reg[1]_i_24_n_0
    SLICE_X125Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.441 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.441    cpu_inst/alu_inst/alu_result_out_reg[1]_i_17_n_0
    SLICE_X125Y293       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    76.518 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_13/CO[1]
                         net (fo=36, routed)          1.357    77.875    cpu_inst/alu_inst/divu_quotient0[1]
    SLICE_X129Y286       LUT6 (Prop_lut6_I0_O)        0.122    77.997 r  cpu_inst/alu_inst/alu_result_out[0]_i_144/O
                         net (fo=1, routed)           0.354    78.351    cpu_inst/alu_inst/alu_result_out[0]_i_144_n_0
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    78.640 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.000    78.640    cpu_inst/alu_inst/alu_result_out_reg[0]_i_136_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.694 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    78.694    cpu_inst/alu_inst/alu_result_out_reg[0]_i_131_n_0
    SLICE_X128Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.748 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    78.748    cpu_inst/alu_inst/alu_result_out_reg[0]_i_126_n_0
    SLICE_X128Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.802 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    78.802    cpu_inst/alu_inst/alu_result_out_reg[0]_i_121_n_0
    SLICE_X128Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.856 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    78.856    cpu_inst/alu_inst/alu_result_out_reg[0]_i_100_n_0
    SLICE_X128Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.910 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    78.910    cpu_inst/alu_inst/alu_result_out_reg[0]_i_79_n_0
    SLICE_X128Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.964 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.964    cpu_inst/alu_inst/alu_result_out_reg[0]_i_57_n_0
    SLICE_X128Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    79.018 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    79.018    cpu_inst/alu_inst/alu_result_out_reg[0]_i_38_n_0
    SLICE_X128Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    79.151 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_35/CO[0]
                         net (fo=1, routed)           0.658    79.810    cpu_inst/id_ex_pipeline_reg_inst/divu_quotient0[0]
    SLICE_X127Y286       LUT6 (Prop_lut6_I4_O)        0.128    79.938 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22/O
                         net (fo=1, routed)           0.827    80.764    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22_n_0
    SLICE_X115Y278       LUT6 (Prop_lut6_I4_O)        0.043    80.807 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7/O
                         net (fo=1, routed)           0.449    81.257    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7_n_0
    SLICE_X116Y278       LUT6 (Prop_lut6_I5_O)        0.043    81.300 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_1/O
                         net (fo=25, routed)          4.718    86.018    cpu_inst/ex_mem_pipeline_reg_inst/ALU_OUT_EX[0]
    SLICE_X128Y236       FDRE                                         r  cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        85.924ns  (logic 26.782ns (31.169%)  route 59.142ns (68.830%))
  Logic Levels:           326  (CARRY4=287 FDRE=1 LUT3=10 LUT5=1 LUT6=27)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y288       FDRE                         0.000     0.000 r  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
    SLICE_X106Y288       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/Q
                         net (fo=115, routed)         2.664     2.923    cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0_n_0
    SLICE_X125Y282       LUT3 (Prop_lut3_I0_O)        0.043     2.966 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12/O
                         net (fo=42, routed)          1.876     4.842    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12_n_0
    SLICE_X102Y289       LUT6 (Prop_lut6_I0_O)        0.043     4.885 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[18]_i_19/O
                         net (fo=72, routed)          4.888     9.773    cpu_inst/id_ex_pipeline_reg_inst/data2sel_out_reg[1]_7
    SLICE_X114Y288       LUT6 (Prop_lut6_I1_O)        0.043     9.816 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33/O
                         net (fo=1, routed)           0.108     9.924    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33_n_0
    SLICE_X114Y288       LUT6 (Prop_lut6_I2_O)        0.043     9.967 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22/O
                         net (fo=3, routed)           0.603    10.570    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22_n_0
    SLICE_X122Y285       LUT6 (Prop_lut6_I4_O)        0.043    10.613 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_15/O
                         net (fo=68, routed)          2.964    13.577    cpu_inst/id_ex_pipeline_reg_inst/safe_div_op2[0]
    SLICE_X106Y306       LUT5 (Prop_lut5_I0_O)        0.043    13.620 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[31]_i_357/O
                         net (fo=1, routed)           0.000    13.620    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_0[0]
    SLICE_X106Y306       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.866 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_302/CO[3]
                         net (fo=1, routed)           0.000    13.866    cpu_inst/alu_inst/alu_result_out_reg[31]_i_302_n_0
    SLICE_X106Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.920 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    13.920    cpu_inst/alu_inst/alu_result_out_reg[31]_i_260_n_0
    SLICE_X106Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.974 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu_inst/alu_inst/alu_result_out_reg[31]_i_224_n_0
    SLICE_X106Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.028 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.028    cpu_inst/alu_inst/alu_result_out_reg[31]_i_191_n_0
    SLICE_X106Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.082 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.082    cpu_inst/alu_inst/alu_result_out_reg[31]_i_163_n_0
    SLICE_X106Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.136 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    14.136    cpu_inst/alu_inst/alu_result_out_reg[31]_i_139_n_0
    SLICE_X106Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.190 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    14.190    cpu_inst/alu_inst/alu_result_out_reg[31]_i_99_n_0
    SLICE_X106Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.244 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.244    cpu_inst/alu_inst/alu_result_out_reg[31]_i_56_n_0
    SLICE_X106Y314       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.377 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          1.201    15.578    cpu_inst/alu_inst/divu_quotient0[31]
    SLICE_X103Y306       LUT6 (Prop_lut6_I0_O)        0.128    15.706 r  cpu_inst/alu_inst/alu_result_out[30]_i_102/O
                         net (fo=1, routed)           0.000    15.706    cpu_inst/alu_inst/alu_result_out[30]_i_102_n_0
    SLICE_X103Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.973 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    15.973    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_n_0
    SLICE_X103Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.026 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000    16.026    cpu_inst/alu_inst/alu_result_out_reg[30]_i_80_n_0
    SLICE_X103Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.079 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.079    cpu_inst/alu_inst/alu_result_out_reg[30]_i_70_n_0
    SLICE_X103Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.132 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.132    cpu_inst/alu_inst/alu_result_out_reg[30]_i_60_n_0
    SLICE_X103Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.185 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    16.185    cpu_inst/alu_inst/alu_result_out_reg[30]_i_50_n_0
    SLICE_X103Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.238 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.238    cpu_inst/alu_inst/alu_result_out_reg[30]_i_40_n_0
    SLICE_X103Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.291 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.291    cpu_inst/alu_inst/alu_result_out_reg[30]_i_30_n_0
    SLICE_X103Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.344 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.344    cpu_inst/alu_inst/alu_result_out_reg[30]_i_22_n_0
    SLICE_X103Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.421 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_17/CO[1]
                         net (fo=36, routed)          1.265    17.686    cpu_inst/alu_inst/divu_quotient0[30]
    SLICE_X105Y306       LUT3 (Prop_lut3_I0_O)        0.122    17.808 r  cpu_inst/alu_inst/alu_result_out[29]_i_55/O
                         net (fo=1, routed)           0.000    17.808    cpu_inst/alu_inst/alu_result_out[29]_i_55_n_0
    SLICE_X105Y306       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.001 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.001    cpu_inst/alu_inst/alu_result_out_reg[29]_i_49_n_0
    SLICE_X105Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.054 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.054    cpu_inst/alu_inst/alu_result_out_reg[29]_i_44_n_0
    SLICE_X105Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.107 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.107    cpu_inst/alu_inst/alu_result_out_reg[29]_i_39_n_0
    SLICE_X105Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.160 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.160    cpu_inst/alu_inst/alu_result_out_reg[29]_i_34_n_0
    SLICE_X105Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.213 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.213    cpu_inst/alu_inst/alu_result_out_reg[29]_i_29_n_0
    SLICE_X105Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.266 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.266    cpu_inst/alu_inst/alu_result_out_reg[29]_i_24_n_0
    SLICE_X105Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.319 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.319    cpu_inst/alu_inst/alu_result_out_reg[29]_i_19_n_0
    SLICE_X105Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.372 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.372    cpu_inst/alu_inst/alu_result_out_reg[29]_i_16_n_0
    SLICE_X105Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.449 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_15/CO[1]
                         net (fo=36, routed)          1.353    19.802    cpu_inst/alu_inst/divu_quotient0[29]
    SLICE_X107Y306       LUT3 (Prop_lut3_I0_O)        0.122    19.924 r  cpu_inst/alu_inst/alu_result_out[28]_i_77/O
                         net (fo=1, routed)           0.000    19.924    cpu_inst/alu_inst/alu_result_out[28]_i_77_n_0
    SLICE_X107Y306       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.119 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.119    cpu_inst/alu_inst/alu_result_out_reg[28]_i_70_n_0
    SLICE_X107Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.172 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.172    cpu_inst/alu_inst/alu_result_out_reg[28]_i_65_n_0
    SLICE_X107Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.225 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.225    cpu_inst/alu_inst/alu_result_out_reg[28]_i_60_n_0
    SLICE_X107Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.278 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.278    cpu_inst/alu_inst/alu_result_out_reg[28]_i_55_n_0
    SLICE_X107Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.331 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.331    cpu_inst/alu_inst/alu_result_out_reg[28]_i_50_n_0
    SLICE_X107Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.384 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.384    cpu_inst/alu_inst/alu_result_out_reg[28]_i_45_n_0
    SLICE_X107Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.437 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.437    cpu_inst/alu_inst/alu_result_out_reg[28]_i_36_n_0
    SLICE_X107Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.490 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.490    cpu_inst/alu_inst/alu_result_out_reg[28]_i_29_n_0
    SLICE_X107Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.567 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_18/CO[1]
                         net (fo=36, routed)          0.972    21.539    cpu_inst/alu_inst/divu_quotient0[28]
    SLICE_X108Y309       LUT3 (Prop_lut3_I0_O)        0.122    21.661 r  cpu_inst/alu_inst/alu_result_out[27]_i_127/O
                         net (fo=1, routed)           0.000    21.661    cpu_inst/alu_inst/alu_result_out[27]_i_127_n_0
    SLICE_X108Y309       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.841 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    21.841    cpu_inst/alu_inst/alu_result_out_reg[27]_i_121_n_0
    SLICE_X108Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_112/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu_inst/alu_inst/alu_result_out_reg[27]_i_112_n_0
    SLICE_X108Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_102/CO[3]
                         net (fo=1, routed)           0.000    21.949    cpu_inst/alu_inst/alu_result_out_reg[27]_i_102_n_0
    SLICE_X108Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.003 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_92/CO[3]
                         net (fo=1, routed)           0.000    22.003    cpu_inst/alu_inst/alu_result_out_reg[27]_i_92_n_0
    SLICE_X108Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.057 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_82/CO[3]
                         net (fo=1, routed)           0.000    22.057    cpu_inst/alu_inst/alu_result_out_reg[27]_i_82_n_0
    SLICE_X108Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.111 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.111    cpu_inst/alu_inst/alu_result_out_reg[27]_i_72_n_0
    SLICE_X108Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.165 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.165    cpu_inst/alu_inst/alu_result_out_reg[27]_i_61_n_0
    SLICE_X108Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.219 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    22.219    cpu_inst/alu_inst/alu_result_out_reg[27]_i_52_n_0
    SLICE_X108Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    22.295 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_37/CO[1]
                         net (fo=36, routed)          1.074    23.368    cpu_inst/alu_inst/divu_quotient0[27]
    SLICE_X109Y309       LUT6 (Prop_lut6_I0_O)        0.124    23.492 r  cpu_inst/alu_inst/alu_result_out[26]_i_63/O
                         net (fo=1, routed)           0.000    23.492    cpu_inst/alu_inst/alu_result_out[26]_i_63_n_0
    SLICE_X109Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.759 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cpu_inst/alu_inst/alu_result_out_reg[26]_i_55_n_0
    SLICE_X109Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.812 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.812    cpu_inst/alu_inst/alu_result_out_reg[26]_i_50_n_0
    SLICE_X109Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.865 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.865    cpu_inst/alu_inst/alu_result_out_reg[26]_i_45_n_0
    SLICE_X109Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.918 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.918    cpu_inst/alu_inst/alu_result_out_reg[26]_i_40_n_0
    SLICE_X109Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.971 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.971    cpu_inst/alu_inst/alu_result_out_reg[26]_i_35_n_0
    SLICE_X109Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.024 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.024    cpu_inst/alu_inst/alu_result_out_reg[26]_i_30_n_0
    SLICE_X109Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.077 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.077    cpu_inst/alu_inst/alu_result_out_reg[26]_i_25_n_0
    SLICE_X109Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.130 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.130    cpu_inst/alu_inst/alu_result_out_reg[26]_i_21_n_0
    SLICE_X109Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.207 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_13/CO[1]
                         net (fo=36, routed)          1.475    25.682    cpu_inst/alu_inst/divu_quotient0[26]
    SLICE_X114Y307       LUT3 (Prop_lut3_I0_O)        0.122    25.804 r  cpu_inst/alu_inst/alu_result_out[25]_i_60/O
                         net (fo=1, routed)           0.000    25.804    cpu_inst/alu_inst/alu_result_out[25]_i_60_n_0
    SLICE_X114Y307       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    25.984 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.984    cpu_inst/alu_inst/alu_result_out_reg[25]_i_54_n_0
    SLICE_X114Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    26.038    cpu_inst/alu_inst/alu_result_out_reg[25]_i_49_n_0
    SLICE_X114Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    26.092    cpu_inst/alu_inst/alu_result_out_reg[25]_i_44_n_0
    SLICE_X114Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.146    cpu_inst/alu_inst/alu_result_out_reg[25]_i_39_n_0
    SLICE_X114Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.200 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.200    cpu_inst/alu_inst/alu_result_out_reg[25]_i_34_n_0
    SLICE_X114Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.254 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.254    cpu_inst/alu_inst/alu_result_out_reg[25]_i_29_n_0
    SLICE_X114Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.308 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.308    cpu_inst/alu_inst/alu_result_out_reg[25]_i_24_n_0
    SLICE_X114Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.362 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.362    cpu_inst/alu_inst/alu_result_out_reg[25]_i_19_n_0
    SLICE_X114Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    26.438 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_12/CO[1]
                         net (fo=36, routed)          1.000    27.438    cpu_inst/alu_inst/divu_quotient0[25]
    SLICE_X116Y307       LUT6 (Prop_lut6_I0_O)        0.124    27.562 r  cpu_inst/alu_inst/alu_result_out[24]_i_68/O
                         net (fo=1, routed)           0.000    27.562    cpu_inst/alu_inst/alu_result_out[24]_i_68_n_0
    SLICE_X116Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.818 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    27.818    cpu_inst/alu_inst/alu_result_out_reg[24]_i_60_n_0
    SLICE_X116Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.872 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.872    cpu_inst/alu_inst/alu_result_out_reg[24]_i_55_n_0
    SLICE_X116Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.926 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.926    cpu_inst/alu_inst/alu_result_out_reg[24]_i_50_n_0
    SLICE_X116Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.980 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.980    cpu_inst/alu_inst/alu_result_out_reg[24]_i_45_n_0
    SLICE_X116Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.034 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.034    cpu_inst/alu_inst/alu_result_out_reg[24]_i_40_n_0
    SLICE_X116Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.088 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.088    cpu_inst/alu_inst/alu_result_out_reg[24]_i_35_n_0
    SLICE_X116Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.142 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.142    cpu_inst/alu_inst/alu_result_out_reg[24]_i_30_n_0
    SLICE_X116Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.196 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.196    cpu_inst/alu_inst/alu_result_out_reg[24]_i_18_n_0
    SLICE_X116Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.272 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_12/CO[1]
                         net (fo=36, routed)          1.382    29.654    cpu_inst/alu_inst/divu_quotient0[24]
    SLICE_X120Y306       LUT6 (Prop_lut6_I0_O)        0.124    29.778 r  cpu_inst/alu_inst/alu_result_out[23]_i_117/O
                         net (fo=1, routed)           0.000    29.778    cpu_inst/alu_inst/alu_result_out[23]_i_117_n_0
    SLICE_X120Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.034 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_109/CO[3]
                         net (fo=1, routed)           0.000    30.034    cpu_inst/alu_inst/alu_result_out_reg[23]_i_109_n_0
    SLICE_X120Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    30.088    cpu_inst/alu_inst/alu_result_out_reg[23]_i_104_n_0
    SLICE_X120Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_95/CO[3]
                         net (fo=1, routed)           0.000    30.142    cpu_inst/alu_inst/alu_result_out_reg[23]_i_95_n_0
    SLICE_X120Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.196    cpu_inst/alu_inst/alu_result_out_reg[23]_i_85_n_0
    SLICE_X120Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.250    cpu_inst/alu_inst/alu_result_out_reg[23]_i_75_n_0
    SLICE_X120Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.304 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.304    cpu_inst/alu_inst/alu_result_out_reg[23]_i_65_n_0
    SLICE_X120Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.358    cpu_inst/alu_inst/alu_result_out_reg[23]_i_55_n_0
    SLICE_X120Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.412    cpu_inst/alu_inst/alu_result_out_reg[23]_i_43_n_0
    SLICE_X120Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    30.488 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_19/CO[1]
                         net (fo=36, routed)          1.472    31.960    cpu_inst/alu_inst/divu_quotient0[23]
    SLICE_X126Y305       LUT6 (Prop_lut6_I0_O)        0.124    32.084 r  cpu_inst/alu_inst/alu_result_out[22]_i_59/O
                         net (fo=1, routed)           0.000    32.084    cpu_inst/alu_inst/alu_result_out[22]_i_59_n_0
    SLICE_X126Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.340 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.340    cpu_inst/alu_inst/alu_result_out_reg[22]_i_51_n_0
    SLICE_X126Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.394 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.394    cpu_inst/alu_inst/alu_result_out_reg[22]_i_46_n_0
    SLICE_X126Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.448 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.448    cpu_inst/alu_inst/alu_result_out_reg[22]_i_41_n_0
    SLICE_X126Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.502 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.502    cpu_inst/alu_inst/alu_result_out_reg[22]_i_36_n_0
    SLICE_X126Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.556 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.556    cpu_inst/alu_inst/alu_result_out_reg[22]_i_31_n_0
    SLICE_X126Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.610 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.610    cpu_inst/alu_inst/alu_result_out_reg[22]_i_26_n_0
    SLICE_X126Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.664 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.664    cpu_inst/alu_inst/alu_result_out_reg[22]_i_21_n_0
    SLICE_X126Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.718 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.718    cpu_inst/alu_inst/alu_result_out_reg[22]_i_18_n_0
    SLICE_X126Y313       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    32.794 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_16/CO[1]
                         net (fo=36, routed)          1.121    33.915    cpu_inst/alu_inst/divu_quotient0[22]
    SLICE_X125Y304       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    34.283 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.283    cpu_inst/alu_inst/alu_result_out_reg[21]_i_55_n_0
    SLICE_X125Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.336 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.336    cpu_inst/alu_inst/alu_result_out_reg[21]_i_50_n_0
    SLICE_X125Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.389 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.389    cpu_inst/alu_inst/alu_result_out_reg[21]_i_45_n_0
    SLICE_X125Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.442 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.442    cpu_inst/alu_inst/alu_result_out_reg[21]_i_40_n_0
    SLICE_X125Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.495 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.495    cpu_inst/alu_inst/alu_result_out_reg[21]_i_35_n_0
    SLICE_X125Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.548 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.548    cpu_inst/alu_inst/alu_result_out_reg[21]_i_30_n_0
    SLICE_X125Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.601 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.601    cpu_inst/alu_inst/alu_result_out_reg[21]_i_25_n_0
    SLICE_X125Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.654 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.654    cpu_inst/alu_inst/alu_result_out_reg[21]_i_22_n_0
    SLICE_X125Y312       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.731 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_17/CO[1]
                         net (fo=36, routed)          1.446    36.177    cpu_inst/alu_inst/divu_quotient0[21]
    SLICE_X130Y303       LUT6 (Prop_lut6_I0_O)        0.122    36.299 r  cpu_inst/alu_inst/alu_result_out[19]_i_141/O
                         net (fo=1, routed)           0.000    36.299    cpu_inst/alu_inst/alu_result_out[19]_i_141_n_0
    SLICE_X130Y303       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.555 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_125/CO[3]
                         net (fo=1, routed)           0.000    36.555    cpu_inst/alu_inst/alu_result_out_reg[19]_i_125_n_0
    SLICE_X130Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.609 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_115/CO[3]
                         net (fo=1, routed)           0.000    36.609    cpu_inst/alu_inst/alu_result_out_reg[19]_i_115_n_0
    SLICE_X130Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.663 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_105/CO[3]
                         net (fo=1, routed)           0.000    36.663    cpu_inst/alu_inst/alu_result_out_reg[19]_i_105_n_0
    SLICE_X130Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.717 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    36.717    cpu_inst/alu_inst/alu_result_out_reg[19]_i_95_n_0
    SLICE_X130Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.771 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_85/CO[3]
                         net (fo=1, routed)           0.000    36.771    cpu_inst/alu_inst/alu_result_out_reg[19]_i_85_n_0
    SLICE_X130Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.825 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.825    cpu_inst/alu_inst/alu_result_out_reg[19]_i_73_n_0
    SLICE_X130Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.879 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.879    cpu_inst/alu_inst/alu_result_out_reg[19]_i_57_n_0
    SLICE_X130Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.933 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.933    cpu_inst/alu_inst/alu_result_out_reg[19]_i_37_n_0
    SLICE_X130Y311       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    37.009 r  cpu_inst/alu_inst/alu_result_out_reg[20]_i_39/CO[1]
                         net (fo=36, routed)          1.390    38.399    cpu_inst/alu_inst/divu_quotient0[20]
    SLICE_X132Y300       LUT3 (Prop_lut3_I0_O)        0.124    38.523 r  cpu_inst/alu_inst/alu_result_out[19]_i_135/O
                         net (fo=1, routed)           0.000    38.523    cpu_inst/alu_inst/alu_result_out[19]_i_135_n_0
    SLICE_X132Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    38.703 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_124/CO[3]
                         net (fo=1, routed)           0.000    38.703    cpu_inst/alu_inst/alu_result_out_reg[19]_i_124_n_0
    SLICE_X132Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.757 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_114/CO[3]
                         net (fo=1, routed)           0.000    38.757    cpu_inst/alu_inst/alu_result_out_reg[19]_i_114_n_0
    SLICE_X132Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.811 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    38.811    cpu_inst/alu_inst/alu_result_out_reg[19]_i_104_n_0
    SLICE_X132Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.865 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.865    cpu_inst/alu_inst/alu_result_out_reg[19]_i_94_n_0
    SLICE_X132Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.919 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_84/CO[3]
                         net (fo=1, routed)           0.000    38.919    cpu_inst/alu_inst/alu_result_out_reg[19]_i_84_n_0
    SLICE_X132Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.973 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.973    cpu_inst/alu_inst/alu_result_out_reg[19]_i_72_n_0
    SLICE_X132Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.027 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    39.027    cpu_inst/alu_inst/alu_result_out_reg[19]_i_56_n_0
    SLICE_X132Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.081 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.081    cpu_inst/alu_inst/alu_result_out_reg[19]_i_36_n_0
    SLICE_X132Y308       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    39.157 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_19/CO[1]
                         net (fo=36, routed)          1.640    40.796    cpu_inst/alu_inst/divu_quotient0[19]
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.124    40.920 r  cpu_inst/alu_inst/alu_result_out[18]_i_90/O
                         net (fo=1, routed)           0.000    40.920    cpu_inst/alu_inst/alu_result_out[18]_i_90_n_0
    SLICE_X115Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.187 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_82/CO[3]
                         net (fo=1, routed)           0.001    41.188    cpu_inst/alu_inst/alu_result_out_reg[18]_i_82_n_0
    SLICE_X115Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.241 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.241    cpu_inst/alu_inst/alu_result_out_reg[18]_i_77_n_0
    SLICE_X115Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.294 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    41.294    cpu_inst/alu_inst/alu_result_out_reg[18]_i_72_n_0
    SLICE_X115Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.347 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    41.347    cpu_inst/alu_inst/alu_result_out_reg[18]_i_63_n_0
    SLICE_X115Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.400 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.400    cpu_inst/alu_inst/alu_result_out_reg[18]_i_53_n_0
    SLICE_X115Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.453 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.453    cpu_inst/alu_inst/alu_result_out_reg[18]_i_43_n_0
    SLICE_X115Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.506 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.506    cpu_inst/alu_inst/alu_result_out_reg[18]_i_33_n_0
    SLICE_X115Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.559 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.559    cpu_inst/alu_inst/alu_result_out_reg[18]_i_23_n_0
    SLICE_X115Y307       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    41.636 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_16/CO[1]
                         net (fo=36, routed)          1.264    42.900    cpu_inst/alu_inst/divu_quotient0[18]
    SLICE_X116Y298       LUT6 (Prop_lut6_I0_O)        0.122    43.022 r  cpu_inst/alu_inst/alu_result_out[17]_i_64/O
                         net (fo=1, routed)           0.000    43.022    cpu_inst/alu_inst/alu_result_out[17]_i_64_n_0
    SLICE_X116Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    43.278 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.278    cpu_inst/alu_inst/alu_result_out_reg[17]_i_56_n_0
    SLICE_X116Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.332 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_51/CO[3]
                         net (fo=1, routed)           0.001    43.333    cpu_inst/alu_inst/alu_result_out_reg[17]_i_51_n_0
    SLICE_X116Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.387 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.387    cpu_inst/alu_inst/alu_result_out_reg[17]_i_46_n_0
    SLICE_X116Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.441 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_41/CO[3]
                         net (fo=1, routed)           0.000    43.441    cpu_inst/alu_inst/alu_result_out_reg[17]_i_41_n_0
    SLICE_X116Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.495 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.495    cpu_inst/alu_inst/alu_result_out_reg[17]_i_36_n_0
    SLICE_X116Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.549 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.549    cpu_inst/alu_inst/alu_result_out_reg[17]_i_31_n_0
    SLICE_X116Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.603 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.603    cpu_inst/alu_inst/alu_result_out_reg[17]_i_26_n_0
    SLICE_X116Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.657 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.657    cpu_inst/alu_inst/alu_result_out_reg[17]_i_21_n_0
    SLICE_X116Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    43.733 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_16/CO[1]
                         net (fo=36, routed)          1.117    44.849    cpu_inst/alu_inst/divu_quotient0[17]
    SLICE_X120Y297       LUT6 (Prop_lut6_I0_O)        0.124    44.973 r  cpu_inst/alu_inst/alu_result_out[16]_i_83/O
                         net (fo=1, routed)           0.000    44.973    cpu_inst/alu_inst/alu_result_out[16]_i_83_n_0
    SLICE_X120Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.229 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_75/CO[3]
                         net (fo=1, routed)           0.000    45.229    cpu_inst/alu_inst/alu_result_out_reg[16]_i_75_n_0
    SLICE_X120Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.283 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    45.283    cpu_inst/alu_inst/alu_result_out_reg[16]_i_70_n_0
    SLICE_X120Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.337 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.001    45.338    cpu_inst/alu_inst/alu_result_out_reg[16]_i_65_n_0
    SLICE_X120Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.392 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.392    cpu_inst/alu_inst/alu_result_out_reg[16]_i_60_n_0
    SLICE_X120Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.446 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.446    cpu_inst/alu_inst/alu_result_out_reg[16]_i_55_n_0
    SLICE_X120Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.500 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.500    cpu_inst/alu_inst/alu_result_out_reg[16]_i_50_n_0
    SLICE_X120Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.554 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.554    cpu_inst/alu_inst/alu_result_out_reg[16]_i_45_n_0
    SLICE_X120Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.608 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.608    cpu_inst/alu_inst/alu_result_out_reg[16]_i_36_n_0
    SLICE_X120Y305       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    45.684 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_26/CO[1]
                         net (fo=36, routed)          1.196    46.880    cpu_inst/alu_inst/divu_quotient0[16]
    SLICE_X121Y298       LUT3 (Prop_lut3_I0_O)        0.124    47.004 r  cpu_inst/alu_inst/alu_result_out[15]_i_105/O
                         net (fo=1, routed)           0.000    47.004    cpu_inst/alu_inst/alu_result_out[15]_i_105_n_0
    SLICE_X121Y298       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    47.197 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    47.197    cpu_inst/alu_inst/alu_result_out_reg[15]_i_99_n_0
    SLICE_X121Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.250 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.001    47.251    cpu_inst/alu_inst/alu_result_out_reg[15]_i_94_n_0
    SLICE_X121Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.304 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_89/CO[3]
                         net (fo=1, routed)           0.000    47.304    cpu_inst/alu_inst/alu_result_out_reg[15]_i_89_n_0
    SLICE_X121Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.357 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.357    cpu_inst/alu_inst/alu_result_out_reg[15]_i_84_n_0
    SLICE_X121Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.410 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    47.410    cpu_inst/alu_inst/alu_result_out_reg[15]_i_75_n_0
    SLICE_X121Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.463 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.463    cpu_inst/alu_inst/alu_result_out_reg[15]_i_65_n_0
    SLICE_X121Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.516 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    47.516    cpu_inst/alu_inst/alu_result_out_reg[15]_i_55_n_0
    SLICE_X121Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.569 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.569    cpu_inst/alu_inst/alu_result_out_reg[15]_i_41_n_0
    SLICE_X121Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    47.646 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_23/CO[1]
                         net (fo=36, routed)          1.190    48.836    cpu_inst/alu_inst/divu_quotient0[15]
    SLICE_X122Y299       LUT3 (Prop_lut3_I0_O)        0.122    48.958 r  cpu_inst/alu_inst/alu_result_out[14]_i_65/O
                         net (fo=1, routed)           0.000    48.958    cpu_inst/alu_inst/alu_result_out[14]_i_65_n_0
    SLICE_X122Y299       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    49.204 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.001    49.205    cpu_inst/alu_inst/alu_result_out_reg[14]_i_56_n_0
    SLICE_X122Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.259 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.259    cpu_inst/alu_inst/alu_result_out_reg[14]_i_51_n_0
    SLICE_X122Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.313 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.313    cpu_inst/alu_inst/alu_result_out_reg[14]_i_46_n_0
    SLICE_X122Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.367 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.367    cpu_inst/alu_inst/alu_result_out_reg[14]_i_41_n_0
    SLICE_X122Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.421 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.421    cpu_inst/alu_inst/alu_result_out_reg[14]_i_36_n_0
    SLICE_X122Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.475 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.475    cpu_inst/alu_inst/alu_result_out_reg[14]_i_30_n_0
    SLICE_X122Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.529 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.529    cpu_inst/alu_inst/alu_result_out_reg[14]_i_23_n_0
    SLICE_X122Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    49.605 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_18/CO[1]
                         net (fo=36, routed)          1.163    50.768    cpu_inst/alu_inst/divu_quotient0[14]
    SLICE_X126Y296       LUT3 (Prop_lut3_I0_O)        0.124    50.892 r  cpu_inst/alu_inst/alu_result_out[13]_i_67/O
                         net (fo=1, routed)           0.000    50.892    cpu_inst/alu_inst/alu_result_out[13]_i_67_n_0
    SLICE_X126Y296       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    51.072 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    51.072    cpu_inst/alu_inst/alu_result_out_reg[13]_i_61_n_0
    SLICE_X126Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.126 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.126    cpu_inst/alu_inst/alu_result_out_reg[13]_i_56_n_0
    SLICE_X126Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.180 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.180    cpu_inst/alu_inst/alu_result_out_reg[13]_i_51_n_0
    SLICE_X126Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.234 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.001    51.235    cpu_inst/alu_inst/alu_result_out_reg[13]_i_46_n_0
    SLICE_X126Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.289 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.289    cpu_inst/alu_inst/alu_result_out_reg[13]_i_41_n_0
    SLICE_X126Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.343 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    cpu_inst/alu_inst/alu_result_out_reg[13]_i_36_n_0
    SLICE_X126Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.397 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.397    cpu_inst/alu_inst/alu_result_out_reg[13]_i_29_n_0
    SLICE_X126Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.451 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.451    cpu_inst/alu_inst/alu_result_out_reg[13]_i_22_n_0
    SLICE_X126Y304       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    51.527 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_15/CO[1]
                         net (fo=36, routed)          1.185    52.712    cpu_inst/alu_inst/divu_quotient0[13]
    SLICE_X128Y295       LUT6 (Prop_lut6_I0_O)        0.124    52.836 r  cpu_inst/alu_inst/alu_result_out[12]_i_70/O
                         net (fo=1, routed)           0.000    52.836    cpu_inst/alu_inst/alu_result_out[12]_i_70_n_0
    SLICE_X128Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    53.092 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.092    cpu_inst/alu_inst/alu_result_out_reg[12]_i_62_n_0
    SLICE_X128Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.146 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    53.146    cpu_inst/alu_inst/alu_result_out_reg[12]_i_57_n_0
    SLICE_X128Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.200 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    53.200    cpu_inst/alu_inst/alu_result_out_reg[12]_i_52_n_0
    SLICE_X128Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.254 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    cpu_inst/alu_inst/alu_result_out_reg[12]_i_47_n_0
    SLICE_X128Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.308 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.001    53.309    cpu_inst/alu_inst/alu_result_out_reg[12]_i_42_n_0
    SLICE_X128Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.363    cpu_inst/alu_inst/alu_result_out_reg[12]_i_37_n_0
    SLICE_X128Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.417    cpu_inst/alu_inst/alu_result_out_reg[12]_i_31_n_0
    SLICE_X128Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.471    cpu_inst/alu_inst/alu_result_out_reg[12]_i_20_n_0
    SLICE_X128Y303       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.547 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_15/CO[1]
                         net (fo=36, routed)          1.342    54.889    cpu_inst/alu_inst/divu_quotient0[12]
    SLICE_X130Y294       LUT6 (Prop_lut6_I0_O)        0.124    55.013 r  cpu_inst/alu_inst/alu_result_out[11]_i_88/O
                         net (fo=1, routed)           0.000    55.013    cpu_inst/alu_inst/alu_result_out[11]_i_88_n_0
    SLICE_X130Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    55.269 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    55.269    cpu_inst/alu_inst/alu_result_out_reg[11]_i_80_n_0
    SLICE_X130Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.323 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    55.323    cpu_inst/alu_inst/alu_result_out_reg[11]_i_75_n_0
    SLICE_X130Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.377 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.377    cpu_inst/alu_inst/alu_result_out_reg[11]_i_70_n_0
    SLICE_X130Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.431 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    55.431    cpu_inst/alu_inst/alu_result_out_reg[11]_i_65_n_0
    SLICE_X130Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.485 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.485    cpu_inst/alu_inst/alu_result_out_reg[11]_i_60_n_0
    SLICE_X130Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.539 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.001    55.540    cpu_inst/alu_inst/alu_result_out_reg[11]_i_51_n_0
    SLICE_X130Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.594 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    55.594    cpu_inst/alu_inst/alu_result_out_reg[11]_i_41_n_0
    SLICE_X130Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.648 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.648    cpu_inst/alu_inst/alu_result_out_reg[11]_i_28_n_0
    SLICE_X130Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    55.724 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_16/CO[1]
                         net (fo=36, routed)          1.415    57.138    cpu_inst/alu_inst/divu_quotient0[11]
    SLICE_X118Y294       LUT6 (Prop_lut6_I0_O)        0.124    57.262 r  cpu_inst/alu_inst/alu_result_out[10]_i_63/O
                         net (fo=1, routed)           0.000    57.262    cpu_inst/alu_inst/alu_result_out[10]_i_63_n_0
    SLICE_X118Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    57.518 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.518    cpu_inst/alu_inst/alu_result_out_reg[10]_i_55_n_0
    SLICE_X118Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.572 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.572    cpu_inst/alu_inst/alu_result_out_reg[10]_i_50_n_0
    SLICE_X118Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.626 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.626    cpu_inst/alu_inst/alu_result_out_reg[10]_i_45_n_0
    SLICE_X118Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.680 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.680    cpu_inst/alu_inst/alu_result_out_reg[10]_i_40_n_0
    SLICE_X118Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.734 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.734    cpu_inst/alu_inst/alu_result_out_reg[10]_i_35_n_0
    SLICE_X118Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.788 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.001    57.789    cpu_inst/alu_inst/alu_result_out_reg[10]_i_30_n_0
    SLICE_X118Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.843 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.843    cpu_inst/alu_inst/alu_result_out_reg[10]_i_25_n_0
    SLICE_X118Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.897 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.897    cpu_inst/alu_inst/alu_result_out_reg[10]_i_20_n_0
    SLICE_X118Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    57.973 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_15/CO[1]
                         net (fo=36, routed)          1.268    59.242    cpu_inst/alu_inst/divu_quotient0[10]
    SLICE_X119Y291       LUT3 (Prop_lut3_I0_O)        0.124    59.366 r  cpu_inst/alu_inst/alu_result_out[9]_i_67/O
                         net (fo=1, routed)           0.000    59.366    cpu_inst/alu_inst/alu_result_out[9]_i_67_n_0
    SLICE_X119Y291       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    59.559 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.559    cpu_inst/alu_inst/alu_result_out_reg[9]_i_61_n_0
    SLICE_X119Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.612 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.612    cpu_inst/alu_inst/alu_result_out_reg[9]_i_56_n_0
    SLICE_X119Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.665 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.665    cpu_inst/alu_inst/alu_result_out_reg[9]_i_51_n_0
    SLICE_X119Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.718 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.718    cpu_inst/alu_inst/alu_result_out_reg[9]_i_46_n_0
    SLICE_X119Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.771 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.771    cpu_inst/alu_inst/alu_result_out_reg[9]_i_41_n_0
    SLICE_X119Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.824 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.824    cpu_inst/alu_inst/alu_result_out_reg[9]_i_36_n_0
    SLICE_X119Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.877 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.877    cpu_inst/alu_inst/alu_result_out_reg[9]_i_31_n_0
    SLICE_X119Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.930 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.930    cpu_inst/alu_inst/alu_result_out_reg[9]_i_27_n_0
    SLICE_X119Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.007 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_24/CO[1]
                         net (fo=36, routed)          1.062    61.069    cpu_inst/alu_inst/divu_quotient0[9]
    SLICE_X123Y291       LUT6 (Prop_lut6_I0_O)        0.122    61.191 r  cpu_inst/alu_inst/alu_result_out[8]_i_81/O
                         net (fo=1, routed)           0.000    61.191    cpu_inst/alu_inst/alu_result_out[8]_i_81_n_0
    SLICE_X123Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    61.458 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.458    cpu_inst/alu_inst/alu_result_out_reg[8]_i_74_n_0
    SLICE_X123Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.511 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_69/CO[3]
                         net (fo=1, routed)           0.000    61.511    cpu_inst/alu_inst/alu_result_out_reg[8]_i_69_n_0
    SLICE_X123Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.564 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    61.564    cpu_inst/alu_inst/alu_result_out_reg[8]_i_64_n_0
    SLICE_X123Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.617 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_59/CO[3]
                         net (fo=1, routed)           0.000    61.617    cpu_inst/alu_inst/alu_result_out_reg[8]_i_59_n_0
    SLICE_X123Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.670 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    61.670    cpu_inst/alu_inst/alu_result_out_reg[8]_i_54_n_0
    SLICE_X123Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.723 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.723    cpu_inst/alu_inst/alu_result_out_reg[8]_i_49_n_0
    SLICE_X123Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.776 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    61.776    cpu_inst/alu_inst/alu_result_out_reg[8]_i_44_n_0
    SLICE_X123Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.829 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.829    cpu_inst/alu_inst/alu_result_out_reg[8]_i_33_n_0
    SLICE_X123Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    61.906 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_17/CO[1]
                         net (fo=36, routed)          1.269    63.175    cpu_inst/alu_inst/divu_quotient0[8]
    SLICE_X127Y290       LUT6 (Prop_lut6_I0_O)        0.122    63.297 r  cpu_inst/alu_inst/alu_result_out[7]_i_96/O
                         net (fo=1, routed)           0.000    63.297    cpu_inst/alu_inst/alu_result_out[7]_i_96_n_0
    SLICE_X127Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.564 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    63.564    cpu_inst/alu_inst/alu_result_out_reg[7]_i_89_n_0
    SLICE_X127Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.617 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    63.617    cpu_inst/alu_inst/alu_result_out_reg[7]_i_84_n_0
    SLICE_X127Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.670 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    63.670    cpu_inst/alu_inst/alu_result_out_reg[7]_i_79_n_0
    SLICE_X127Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.723 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.723    cpu_inst/alu_inst/alu_result_out_reg[7]_i_74_n_0
    SLICE_X127Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.776 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000    63.776    cpu_inst/alu_inst/alu_result_out_reg[7]_i_69_n_0
    SLICE_X127Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.829 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000    63.829    cpu_inst/alu_inst/alu_result_out_reg[7]_i_64_n_0
    SLICE_X127Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.882 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    63.882    cpu_inst/alu_inst/alu_result_out_reg[7]_i_55_n_0
    SLICE_X127Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.935 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    63.935    cpu_inst/alu_inst/alu_result_out_reg[7]_i_43_n_0
    SLICE_X127Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.012 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_20/CO[1]
                         net (fo=36, routed)          1.485    65.497    cpu_inst/alu_inst/divu_quotient0[7]
    SLICE_X132Y290       LUT6 (Prop_lut6_I0_O)        0.122    65.619 r  cpu_inst/alu_inst/alu_result_out[6]_i_67/O
                         net (fo=1, routed)           0.000    65.619    cpu_inst/alu_inst/alu_result_out[6]_i_67_n_0
    SLICE_X132Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    65.875 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_60/CO[3]
                         net (fo=1, routed)           0.000    65.875    cpu_inst/alu_inst/alu_result_out_reg[6]_i_60_n_0
    SLICE_X132Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.929 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.929    cpu_inst/alu_inst/alu_result_out_reg[6]_i_55_n_0
    SLICE_X132Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.983 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.983    cpu_inst/alu_inst/alu_result_out_reg[6]_i_50_n_0
    SLICE_X132Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.037 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.037    cpu_inst/alu_inst/alu_result_out_reg[6]_i_45_n_0
    SLICE_X132Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.091 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.091    cpu_inst/alu_inst/alu_result_out_reg[6]_i_40_n_0
    SLICE_X132Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.145 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.145    cpu_inst/alu_inst/alu_result_out_reg[6]_i_33_n_0
    SLICE_X132Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.199 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.199    cpu_inst/alu_inst/alu_result_out_reg[6]_i_27_n_0
    SLICE_X132Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.253 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.253    cpu_inst/alu_inst/alu_result_out_reg[6]_i_22_n_0
    SLICE_X132Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    66.329 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_16/CO[1]
                         net (fo=36, routed)          1.097    67.426    cpu_inst/alu_inst/divu_quotient0[6]
    SLICE_X116Y289       LUT6 (Prop_lut6_I0_O)        0.124    67.550 r  cpu_inst/alu_inst/alu_result_out[5]_i_68/O
                         net (fo=1, routed)           0.000    67.550    cpu_inst/alu_inst/alu_result_out[5]_i_68_n_0
    SLICE_X116Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    67.806 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.806    cpu_inst/alu_inst/alu_result_out_reg[5]_i_61_n_0
    SLICE_X116Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.860 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.860    cpu_inst/alu_inst/alu_result_out_reg[5]_i_56_n_0
    SLICE_X116Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.914 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.914    cpu_inst/alu_inst/alu_result_out_reg[5]_i_51_n_0
    SLICE_X116Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.968 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.968    cpu_inst/alu_inst/alu_result_out_reg[5]_i_46_n_0
    SLICE_X116Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.022 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.022    cpu_inst/alu_inst/alu_result_out_reg[5]_i_41_n_0
    SLICE_X116Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.076 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.076    cpu_inst/alu_inst/alu_result_out_reg[5]_i_36_n_0
    SLICE_X116Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.130 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.130    cpu_inst/alu_inst/alu_result_out_reg[5]_i_31_n_0
    SLICE_X116Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.184 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.184    cpu_inst/alu_inst/alu_result_out_reg[5]_i_28_n_0
    SLICE_X116Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    68.260 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_24/CO[1]
                         net (fo=36, routed)          1.171    69.431    cpu_inst/alu_inst/divu_quotient0[5]
    SLICE_X122Y289       LUT6 (Prop_lut6_I0_O)        0.124    69.555 r  cpu_inst/alu_inst/alu_result_out[4]_i_61/O
                         net (fo=1, routed)           0.000    69.555    cpu_inst/alu_inst/alu_result_out[4]_i_61_n_0
    SLICE_X122Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.811 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.811    cpu_inst/alu_inst/alu_result_out_reg[4]_i_54_n_0
    SLICE_X122Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.865 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    69.865    cpu_inst/alu_inst/alu_result_out_reg[4]_i_49_n_0
    SLICE_X122Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.919 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.919    cpu_inst/alu_inst/alu_result_out_reg[4]_i_44_n_0
    SLICE_X122Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.973 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.973    cpu_inst/alu_inst/alu_result_out_reg[4]_i_39_n_0
    SLICE_X122Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.027 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.027    cpu_inst/alu_inst/alu_result_out_reg[4]_i_34_n_0
    SLICE_X122Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.081 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.081    cpu_inst/alu_inst/alu_result_out_reg[4]_i_29_n_0
    SLICE_X122Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.135 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.135    cpu_inst/alu_inst/alu_result_out_reg[4]_i_24_n_0
    SLICE_X122Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.189 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.189    cpu_inst/alu_inst/alu_result_out_reg[4]_i_21_n_0
    SLICE_X122Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.265 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_18/CO[1]
                         net (fo=36, routed)          1.198    71.464    cpu_inst/alu_inst/divu_quotient0[4]
    SLICE_X124Y288       LUT6 (Prop_lut6_I0_O)        0.124    71.588 r  cpu_inst/alu_inst/alu_result_out[3]_i_130/O
                         net (fo=1, routed)           0.000    71.588    cpu_inst/alu_inst/alu_result_out[3]_i_130_n_0
    SLICE_X124Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    71.844 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    71.844    cpu_inst/alu_inst/alu_result_out_reg[3]_i_123_n_0
    SLICE_X124Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.898 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.898    cpu_inst/alu_inst/alu_result_out_reg[3]_i_118_n_0
    SLICE_X124Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.952 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    71.952    cpu_inst/alu_inst/alu_result_out_reg[3]_i_113_n_0
    SLICE_X124Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.006 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.006    cpu_inst/alu_inst/alu_result_out_reg[3]_i_105_n_0
    SLICE_X124Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.060 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    72.060    cpu_inst/alu_inst/alu_result_out_reg[3]_i_92_n_0
    SLICE_X124Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.114 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    72.114    cpu_inst/alu_inst/alu_result_out_reg[3]_i_77_n_0
    SLICE_X124Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.168 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.168    cpu_inst/alu_inst/alu_result_out_reg[3]_i_62_n_0
    SLICE_X124Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.222 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.222    cpu_inst/alu_inst/alu_result_out_reg[3]_i_42_n_0
    SLICE_X124Y296       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    72.298 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_20/CO[1]
                         net (fo=36, routed)          1.227    73.524    cpu_inst/alu_inst/divu_quotient0[3]
    SLICE_X126Y287       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    73.902 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.902    cpu_inst/alu_inst/alu_result_out_reg[2]_i_50_n_0
    SLICE_X126Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    73.956 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.956    cpu_inst/alu_inst/alu_result_out_reg[2]_i_45_n_0
    SLICE_X126Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.010 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.010    cpu_inst/alu_inst/alu_result_out_reg[2]_i_40_n_0
    SLICE_X126Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.064 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.064    cpu_inst/alu_inst/alu_result_out_reg[2]_i_35_n_0
    SLICE_X126Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.118 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.118    cpu_inst/alu_inst/alu_result_out_reg[2]_i_30_n_0
    SLICE_X126Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.172 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.172    cpu_inst/alu_inst/alu_result_out_reg[2]_i_25_n_0
    SLICE_X126Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.226 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.226    cpu_inst/alu_inst/alu_result_out_reg[2]_i_20_n_0
    SLICE_X126Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.280 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.280    cpu_inst/alu_inst/alu_result_out_reg[2]_i_17_n_0
    SLICE_X126Y295       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    74.356 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_15/CO[1]
                         net (fo=36, routed)          1.322    75.679    cpu_inst/alu_inst/divu_quotient0[2]
    SLICE_X125Y285       LUT6 (Prop_lut6_I0_O)        0.124    75.803 r  cpu_inst/alu_inst/alu_result_out[1]_i_67/O
                         net (fo=1, routed)           0.000    75.803    cpu_inst/alu_inst/alu_result_out[1]_i_67_n_0
    SLICE_X125Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    76.070 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    76.070    cpu_inst/alu_inst/alu_result_out_reg[1]_i_60_n_0
    SLICE_X125Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.123 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000    76.123    cpu_inst/alu_inst/alu_result_out_reg[1]_i_55_n_0
    SLICE_X125Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.176 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    76.176    cpu_inst/alu_inst/alu_result_out_reg[1]_i_50_n_0
    SLICE_X125Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.229 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.229    cpu_inst/alu_inst/alu_result_out_reg[1]_i_45_n_0
    SLICE_X125Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.282 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.282    cpu_inst/alu_inst/alu_result_out_reg[1]_i_40_n_0
    SLICE_X125Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.335 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.335    cpu_inst/alu_inst/alu_result_out_reg[1]_i_35_n_0
    SLICE_X125Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.388 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.388    cpu_inst/alu_inst/alu_result_out_reg[1]_i_24_n_0
    SLICE_X125Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.441 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.441    cpu_inst/alu_inst/alu_result_out_reg[1]_i_17_n_0
    SLICE_X125Y293       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    76.518 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_13/CO[1]
                         net (fo=36, routed)          1.357    77.875    cpu_inst/alu_inst/divu_quotient0[1]
    SLICE_X129Y286       LUT6 (Prop_lut6_I0_O)        0.122    77.997 r  cpu_inst/alu_inst/alu_result_out[0]_i_144/O
                         net (fo=1, routed)           0.354    78.351    cpu_inst/alu_inst/alu_result_out[0]_i_144_n_0
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    78.640 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.000    78.640    cpu_inst/alu_inst/alu_result_out_reg[0]_i_136_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.694 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    78.694    cpu_inst/alu_inst/alu_result_out_reg[0]_i_131_n_0
    SLICE_X128Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.748 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    78.748    cpu_inst/alu_inst/alu_result_out_reg[0]_i_126_n_0
    SLICE_X128Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.802 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    78.802    cpu_inst/alu_inst/alu_result_out_reg[0]_i_121_n_0
    SLICE_X128Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.856 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    78.856    cpu_inst/alu_inst/alu_result_out_reg[0]_i_100_n_0
    SLICE_X128Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.910 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    78.910    cpu_inst/alu_inst/alu_result_out_reg[0]_i_79_n_0
    SLICE_X128Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.964 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.964    cpu_inst/alu_inst/alu_result_out_reg[0]_i_57_n_0
    SLICE_X128Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    79.018 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    79.018    cpu_inst/alu_inst/alu_result_out_reg[0]_i_38_n_0
    SLICE_X128Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    79.151 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_35/CO[0]
                         net (fo=1, routed)           0.658    79.810    cpu_inst/id_ex_pipeline_reg_inst/divu_quotient0[0]
    SLICE_X127Y286       LUT6 (Prop_lut6_I4_O)        0.128    79.938 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22/O
                         net (fo=1, routed)           0.827    80.764    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22_n_0
    SLICE_X115Y278       LUT6 (Prop_lut6_I4_O)        0.043    80.807 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7/O
                         net (fo=1, routed)           0.449    81.257    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7_n_0
    SLICE_X116Y278       LUT6 (Prop_lut6_I5_O)        0.043    81.300 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_1/O
                         net (fo=25, routed)          4.624    85.924    cpu_inst/ex_mem_pipeline_reg_inst/ALU_OUT_EX[0]
    SLICE_X135Y242       FDRE                                         r  cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__18/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        85.713ns  (logic 26.782ns (31.246%)  route 58.931ns (68.754%))
  Logic Levels:           326  (CARRY4=287 FDRE=1 LUT3=10 LUT5=1 LUT6=27)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y288       FDRE                         0.000     0.000 r  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
    SLICE_X106Y288       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/Q
                         net (fo=115, routed)         2.664     2.923    cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0_n_0
    SLICE_X125Y282       LUT3 (Prop_lut3_I0_O)        0.043     2.966 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12/O
                         net (fo=42, routed)          1.876     4.842    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12_n_0
    SLICE_X102Y289       LUT6 (Prop_lut6_I0_O)        0.043     4.885 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[18]_i_19/O
                         net (fo=72, routed)          4.888     9.773    cpu_inst/id_ex_pipeline_reg_inst/data2sel_out_reg[1]_7
    SLICE_X114Y288       LUT6 (Prop_lut6_I1_O)        0.043     9.816 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33/O
                         net (fo=1, routed)           0.108     9.924    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33_n_0
    SLICE_X114Y288       LUT6 (Prop_lut6_I2_O)        0.043     9.967 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22/O
                         net (fo=3, routed)           0.603    10.570    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22_n_0
    SLICE_X122Y285       LUT6 (Prop_lut6_I4_O)        0.043    10.613 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_15/O
                         net (fo=68, routed)          2.964    13.577    cpu_inst/id_ex_pipeline_reg_inst/safe_div_op2[0]
    SLICE_X106Y306       LUT5 (Prop_lut5_I0_O)        0.043    13.620 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[31]_i_357/O
                         net (fo=1, routed)           0.000    13.620    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_0[0]
    SLICE_X106Y306       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.866 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_302/CO[3]
                         net (fo=1, routed)           0.000    13.866    cpu_inst/alu_inst/alu_result_out_reg[31]_i_302_n_0
    SLICE_X106Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.920 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    13.920    cpu_inst/alu_inst/alu_result_out_reg[31]_i_260_n_0
    SLICE_X106Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.974 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu_inst/alu_inst/alu_result_out_reg[31]_i_224_n_0
    SLICE_X106Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.028 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.028    cpu_inst/alu_inst/alu_result_out_reg[31]_i_191_n_0
    SLICE_X106Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.082 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.082    cpu_inst/alu_inst/alu_result_out_reg[31]_i_163_n_0
    SLICE_X106Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.136 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    14.136    cpu_inst/alu_inst/alu_result_out_reg[31]_i_139_n_0
    SLICE_X106Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.190 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    14.190    cpu_inst/alu_inst/alu_result_out_reg[31]_i_99_n_0
    SLICE_X106Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.244 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.244    cpu_inst/alu_inst/alu_result_out_reg[31]_i_56_n_0
    SLICE_X106Y314       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.377 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          1.201    15.578    cpu_inst/alu_inst/divu_quotient0[31]
    SLICE_X103Y306       LUT6 (Prop_lut6_I0_O)        0.128    15.706 r  cpu_inst/alu_inst/alu_result_out[30]_i_102/O
                         net (fo=1, routed)           0.000    15.706    cpu_inst/alu_inst/alu_result_out[30]_i_102_n_0
    SLICE_X103Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.973 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    15.973    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_n_0
    SLICE_X103Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.026 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000    16.026    cpu_inst/alu_inst/alu_result_out_reg[30]_i_80_n_0
    SLICE_X103Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.079 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.079    cpu_inst/alu_inst/alu_result_out_reg[30]_i_70_n_0
    SLICE_X103Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.132 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.132    cpu_inst/alu_inst/alu_result_out_reg[30]_i_60_n_0
    SLICE_X103Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.185 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    16.185    cpu_inst/alu_inst/alu_result_out_reg[30]_i_50_n_0
    SLICE_X103Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.238 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.238    cpu_inst/alu_inst/alu_result_out_reg[30]_i_40_n_0
    SLICE_X103Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.291 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.291    cpu_inst/alu_inst/alu_result_out_reg[30]_i_30_n_0
    SLICE_X103Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.344 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.344    cpu_inst/alu_inst/alu_result_out_reg[30]_i_22_n_0
    SLICE_X103Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.421 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_17/CO[1]
                         net (fo=36, routed)          1.265    17.686    cpu_inst/alu_inst/divu_quotient0[30]
    SLICE_X105Y306       LUT3 (Prop_lut3_I0_O)        0.122    17.808 r  cpu_inst/alu_inst/alu_result_out[29]_i_55/O
                         net (fo=1, routed)           0.000    17.808    cpu_inst/alu_inst/alu_result_out[29]_i_55_n_0
    SLICE_X105Y306       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.001 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.001    cpu_inst/alu_inst/alu_result_out_reg[29]_i_49_n_0
    SLICE_X105Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.054 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.054    cpu_inst/alu_inst/alu_result_out_reg[29]_i_44_n_0
    SLICE_X105Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.107 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.107    cpu_inst/alu_inst/alu_result_out_reg[29]_i_39_n_0
    SLICE_X105Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.160 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.160    cpu_inst/alu_inst/alu_result_out_reg[29]_i_34_n_0
    SLICE_X105Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.213 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.213    cpu_inst/alu_inst/alu_result_out_reg[29]_i_29_n_0
    SLICE_X105Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.266 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.266    cpu_inst/alu_inst/alu_result_out_reg[29]_i_24_n_0
    SLICE_X105Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.319 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.319    cpu_inst/alu_inst/alu_result_out_reg[29]_i_19_n_0
    SLICE_X105Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.372 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.372    cpu_inst/alu_inst/alu_result_out_reg[29]_i_16_n_0
    SLICE_X105Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.449 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_15/CO[1]
                         net (fo=36, routed)          1.353    19.802    cpu_inst/alu_inst/divu_quotient0[29]
    SLICE_X107Y306       LUT3 (Prop_lut3_I0_O)        0.122    19.924 r  cpu_inst/alu_inst/alu_result_out[28]_i_77/O
                         net (fo=1, routed)           0.000    19.924    cpu_inst/alu_inst/alu_result_out[28]_i_77_n_0
    SLICE_X107Y306       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.119 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.119    cpu_inst/alu_inst/alu_result_out_reg[28]_i_70_n_0
    SLICE_X107Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.172 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.172    cpu_inst/alu_inst/alu_result_out_reg[28]_i_65_n_0
    SLICE_X107Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.225 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.225    cpu_inst/alu_inst/alu_result_out_reg[28]_i_60_n_0
    SLICE_X107Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.278 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.278    cpu_inst/alu_inst/alu_result_out_reg[28]_i_55_n_0
    SLICE_X107Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.331 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.331    cpu_inst/alu_inst/alu_result_out_reg[28]_i_50_n_0
    SLICE_X107Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.384 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.384    cpu_inst/alu_inst/alu_result_out_reg[28]_i_45_n_0
    SLICE_X107Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.437 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.437    cpu_inst/alu_inst/alu_result_out_reg[28]_i_36_n_0
    SLICE_X107Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.490 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.490    cpu_inst/alu_inst/alu_result_out_reg[28]_i_29_n_0
    SLICE_X107Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.567 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_18/CO[1]
                         net (fo=36, routed)          0.972    21.539    cpu_inst/alu_inst/divu_quotient0[28]
    SLICE_X108Y309       LUT3 (Prop_lut3_I0_O)        0.122    21.661 r  cpu_inst/alu_inst/alu_result_out[27]_i_127/O
                         net (fo=1, routed)           0.000    21.661    cpu_inst/alu_inst/alu_result_out[27]_i_127_n_0
    SLICE_X108Y309       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.841 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    21.841    cpu_inst/alu_inst/alu_result_out_reg[27]_i_121_n_0
    SLICE_X108Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_112/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu_inst/alu_inst/alu_result_out_reg[27]_i_112_n_0
    SLICE_X108Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_102/CO[3]
                         net (fo=1, routed)           0.000    21.949    cpu_inst/alu_inst/alu_result_out_reg[27]_i_102_n_0
    SLICE_X108Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.003 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_92/CO[3]
                         net (fo=1, routed)           0.000    22.003    cpu_inst/alu_inst/alu_result_out_reg[27]_i_92_n_0
    SLICE_X108Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.057 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_82/CO[3]
                         net (fo=1, routed)           0.000    22.057    cpu_inst/alu_inst/alu_result_out_reg[27]_i_82_n_0
    SLICE_X108Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.111 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.111    cpu_inst/alu_inst/alu_result_out_reg[27]_i_72_n_0
    SLICE_X108Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.165 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.165    cpu_inst/alu_inst/alu_result_out_reg[27]_i_61_n_0
    SLICE_X108Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.219 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    22.219    cpu_inst/alu_inst/alu_result_out_reg[27]_i_52_n_0
    SLICE_X108Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    22.295 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_37/CO[1]
                         net (fo=36, routed)          1.074    23.368    cpu_inst/alu_inst/divu_quotient0[27]
    SLICE_X109Y309       LUT6 (Prop_lut6_I0_O)        0.124    23.492 r  cpu_inst/alu_inst/alu_result_out[26]_i_63/O
                         net (fo=1, routed)           0.000    23.492    cpu_inst/alu_inst/alu_result_out[26]_i_63_n_0
    SLICE_X109Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.759 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cpu_inst/alu_inst/alu_result_out_reg[26]_i_55_n_0
    SLICE_X109Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.812 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.812    cpu_inst/alu_inst/alu_result_out_reg[26]_i_50_n_0
    SLICE_X109Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.865 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.865    cpu_inst/alu_inst/alu_result_out_reg[26]_i_45_n_0
    SLICE_X109Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.918 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.918    cpu_inst/alu_inst/alu_result_out_reg[26]_i_40_n_0
    SLICE_X109Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.971 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.971    cpu_inst/alu_inst/alu_result_out_reg[26]_i_35_n_0
    SLICE_X109Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.024 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.024    cpu_inst/alu_inst/alu_result_out_reg[26]_i_30_n_0
    SLICE_X109Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.077 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.077    cpu_inst/alu_inst/alu_result_out_reg[26]_i_25_n_0
    SLICE_X109Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.130 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.130    cpu_inst/alu_inst/alu_result_out_reg[26]_i_21_n_0
    SLICE_X109Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.207 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_13/CO[1]
                         net (fo=36, routed)          1.475    25.682    cpu_inst/alu_inst/divu_quotient0[26]
    SLICE_X114Y307       LUT3 (Prop_lut3_I0_O)        0.122    25.804 r  cpu_inst/alu_inst/alu_result_out[25]_i_60/O
                         net (fo=1, routed)           0.000    25.804    cpu_inst/alu_inst/alu_result_out[25]_i_60_n_0
    SLICE_X114Y307       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    25.984 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.984    cpu_inst/alu_inst/alu_result_out_reg[25]_i_54_n_0
    SLICE_X114Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    26.038    cpu_inst/alu_inst/alu_result_out_reg[25]_i_49_n_0
    SLICE_X114Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    26.092    cpu_inst/alu_inst/alu_result_out_reg[25]_i_44_n_0
    SLICE_X114Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.146    cpu_inst/alu_inst/alu_result_out_reg[25]_i_39_n_0
    SLICE_X114Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.200 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.200    cpu_inst/alu_inst/alu_result_out_reg[25]_i_34_n_0
    SLICE_X114Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.254 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.254    cpu_inst/alu_inst/alu_result_out_reg[25]_i_29_n_0
    SLICE_X114Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.308 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.308    cpu_inst/alu_inst/alu_result_out_reg[25]_i_24_n_0
    SLICE_X114Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.362 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.362    cpu_inst/alu_inst/alu_result_out_reg[25]_i_19_n_0
    SLICE_X114Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    26.438 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_12/CO[1]
                         net (fo=36, routed)          1.000    27.438    cpu_inst/alu_inst/divu_quotient0[25]
    SLICE_X116Y307       LUT6 (Prop_lut6_I0_O)        0.124    27.562 r  cpu_inst/alu_inst/alu_result_out[24]_i_68/O
                         net (fo=1, routed)           0.000    27.562    cpu_inst/alu_inst/alu_result_out[24]_i_68_n_0
    SLICE_X116Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.818 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    27.818    cpu_inst/alu_inst/alu_result_out_reg[24]_i_60_n_0
    SLICE_X116Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.872 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.872    cpu_inst/alu_inst/alu_result_out_reg[24]_i_55_n_0
    SLICE_X116Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.926 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.926    cpu_inst/alu_inst/alu_result_out_reg[24]_i_50_n_0
    SLICE_X116Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.980 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.980    cpu_inst/alu_inst/alu_result_out_reg[24]_i_45_n_0
    SLICE_X116Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.034 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.034    cpu_inst/alu_inst/alu_result_out_reg[24]_i_40_n_0
    SLICE_X116Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.088 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.088    cpu_inst/alu_inst/alu_result_out_reg[24]_i_35_n_0
    SLICE_X116Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.142 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.142    cpu_inst/alu_inst/alu_result_out_reg[24]_i_30_n_0
    SLICE_X116Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.196 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.196    cpu_inst/alu_inst/alu_result_out_reg[24]_i_18_n_0
    SLICE_X116Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.272 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_12/CO[1]
                         net (fo=36, routed)          1.382    29.654    cpu_inst/alu_inst/divu_quotient0[24]
    SLICE_X120Y306       LUT6 (Prop_lut6_I0_O)        0.124    29.778 r  cpu_inst/alu_inst/alu_result_out[23]_i_117/O
                         net (fo=1, routed)           0.000    29.778    cpu_inst/alu_inst/alu_result_out[23]_i_117_n_0
    SLICE_X120Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.034 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_109/CO[3]
                         net (fo=1, routed)           0.000    30.034    cpu_inst/alu_inst/alu_result_out_reg[23]_i_109_n_0
    SLICE_X120Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    30.088    cpu_inst/alu_inst/alu_result_out_reg[23]_i_104_n_0
    SLICE_X120Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_95/CO[3]
                         net (fo=1, routed)           0.000    30.142    cpu_inst/alu_inst/alu_result_out_reg[23]_i_95_n_0
    SLICE_X120Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.196    cpu_inst/alu_inst/alu_result_out_reg[23]_i_85_n_0
    SLICE_X120Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.250    cpu_inst/alu_inst/alu_result_out_reg[23]_i_75_n_0
    SLICE_X120Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.304 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.304    cpu_inst/alu_inst/alu_result_out_reg[23]_i_65_n_0
    SLICE_X120Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.358    cpu_inst/alu_inst/alu_result_out_reg[23]_i_55_n_0
    SLICE_X120Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.412    cpu_inst/alu_inst/alu_result_out_reg[23]_i_43_n_0
    SLICE_X120Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    30.488 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_19/CO[1]
                         net (fo=36, routed)          1.472    31.960    cpu_inst/alu_inst/divu_quotient0[23]
    SLICE_X126Y305       LUT6 (Prop_lut6_I0_O)        0.124    32.084 r  cpu_inst/alu_inst/alu_result_out[22]_i_59/O
                         net (fo=1, routed)           0.000    32.084    cpu_inst/alu_inst/alu_result_out[22]_i_59_n_0
    SLICE_X126Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.340 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.340    cpu_inst/alu_inst/alu_result_out_reg[22]_i_51_n_0
    SLICE_X126Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.394 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.394    cpu_inst/alu_inst/alu_result_out_reg[22]_i_46_n_0
    SLICE_X126Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.448 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.448    cpu_inst/alu_inst/alu_result_out_reg[22]_i_41_n_0
    SLICE_X126Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.502 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.502    cpu_inst/alu_inst/alu_result_out_reg[22]_i_36_n_0
    SLICE_X126Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.556 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.556    cpu_inst/alu_inst/alu_result_out_reg[22]_i_31_n_0
    SLICE_X126Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.610 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.610    cpu_inst/alu_inst/alu_result_out_reg[22]_i_26_n_0
    SLICE_X126Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.664 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.664    cpu_inst/alu_inst/alu_result_out_reg[22]_i_21_n_0
    SLICE_X126Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.718 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.718    cpu_inst/alu_inst/alu_result_out_reg[22]_i_18_n_0
    SLICE_X126Y313       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    32.794 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_16/CO[1]
                         net (fo=36, routed)          1.121    33.915    cpu_inst/alu_inst/divu_quotient0[22]
    SLICE_X125Y304       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    34.283 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.283    cpu_inst/alu_inst/alu_result_out_reg[21]_i_55_n_0
    SLICE_X125Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.336 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.336    cpu_inst/alu_inst/alu_result_out_reg[21]_i_50_n_0
    SLICE_X125Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.389 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.389    cpu_inst/alu_inst/alu_result_out_reg[21]_i_45_n_0
    SLICE_X125Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.442 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.442    cpu_inst/alu_inst/alu_result_out_reg[21]_i_40_n_0
    SLICE_X125Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.495 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.495    cpu_inst/alu_inst/alu_result_out_reg[21]_i_35_n_0
    SLICE_X125Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.548 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.548    cpu_inst/alu_inst/alu_result_out_reg[21]_i_30_n_0
    SLICE_X125Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.601 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.601    cpu_inst/alu_inst/alu_result_out_reg[21]_i_25_n_0
    SLICE_X125Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.654 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.654    cpu_inst/alu_inst/alu_result_out_reg[21]_i_22_n_0
    SLICE_X125Y312       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.731 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_17/CO[1]
                         net (fo=36, routed)          1.446    36.177    cpu_inst/alu_inst/divu_quotient0[21]
    SLICE_X130Y303       LUT6 (Prop_lut6_I0_O)        0.122    36.299 r  cpu_inst/alu_inst/alu_result_out[19]_i_141/O
                         net (fo=1, routed)           0.000    36.299    cpu_inst/alu_inst/alu_result_out[19]_i_141_n_0
    SLICE_X130Y303       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.555 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_125/CO[3]
                         net (fo=1, routed)           0.000    36.555    cpu_inst/alu_inst/alu_result_out_reg[19]_i_125_n_0
    SLICE_X130Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.609 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_115/CO[3]
                         net (fo=1, routed)           0.000    36.609    cpu_inst/alu_inst/alu_result_out_reg[19]_i_115_n_0
    SLICE_X130Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.663 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_105/CO[3]
                         net (fo=1, routed)           0.000    36.663    cpu_inst/alu_inst/alu_result_out_reg[19]_i_105_n_0
    SLICE_X130Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.717 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    36.717    cpu_inst/alu_inst/alu_result_out_reg[19]_i_95_n_0
    SLICE_X130Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.771 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_85/CO[3]
                         net (fo=1, routed)           0.000    36.771    cpu_inst/alu_inst/alu_result_out_reg[19]_i_85_n_0
    SLICE_X130Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.825 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.825    cpu_inst/alu_inst/alu_result_out_reg[19]_i_73_n_0
    SLICE_X130Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.879 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.879    cpu_inst/alu_inst/alu_result_out_reg[19]_i_57_n_0
    SLICE_X130Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.933 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.933    cpu_inst/alu_inst/alu_result_out_reg[19]_i_37_n_0
    SLICE_X130Y311       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    37.009 r  cpu_inst/alu_inst/alu_result_out_reg[20]_i_39/CO[1]
                         net (fo=36, routed)          1.390    38.399    cpu_inst/alu_inst/divu_quotient0[20]
    SLICE_X132Y300       LUT3 (Prop_lut3_I0_O)        0.124    38.523 r  cpu_inst/alu_inst/alu_result_out[19]_i_135/O
                         net (fo=1, routed)           0.000    38.523    cpu_inst/alu_inst/alu_result_out[19]_i_135_n_0
    SLICE_X132Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    38.703 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_124/CO[3]
                         net (fo=1, routed)           0.000    38.703    cpu_inst/alu_inst/alu_result_out_reg[19]_i_124_n_0
    SLICE_X132Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.757 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_114/CO[3]
                         net (fo=1, routed)           0.000    38.757    cpu_inst/alu_inst/alu_result_out_reg[19]_i_114_n_0
    SLICE_X132Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.811 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    38.811    cpu_inst/alu_inst/alu_result_out_reg[19]_i_104_n_0
    SLICE_X132Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.865 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.865    cpu_inst/alu_inst/alu_result_out_reg[19]_i_94_n_0
    SLICE_X132Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.919 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_84/CO[3]
                         net (fo=1, routed)           0.000    38.919    cpu_inst/alu_inst/alu_result_out_reg[19]_i_84_n_0
    SLICE_X132Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.973 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.973    cpu_inst/alu_inst/alu_result_out_reg[19]_i_72_n_0
    SLICE_X132Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.027 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    39.027    cpu_inst/alu_inst/alu_result_out_reg[19]_i_56_n_0
    SLICE_X132Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.081 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.081    cpu_inst/alu_inst/alu_result_out_reg[19]_i_36_n_0
    SLICE_X132Y308       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    39.157 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_19/CO[1]
                         net (fo=36, routed)          1.640    40.796    cpu_inst/alu_inst/divu_quotient0[19]
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.124    40.920 r  cpu_inst/alu_inst/alu_result_out[18]_i_90/O
                         net (fo=1, routed)           0.000    40.920    cpu_inst/alu_inst/alu_result_out[18]_i_90_n_0
    SLICE_X115Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.187 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_82/CO[3]
                         net (fo=1, routed)           0.001    41.188    cpu_inst/alu_inst/alu_result_out_reg[18]_i_82_n_0
    SLICE_X115Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.241 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.241    cpu_inst/alu_inst/alu_result_out_reg[18]_i_77_n_0
    SLICE_X115Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.294 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    41.294    cpu_inst/alu_inst/alu_result_out_reg[18]_i_72_n_0
    SLICE_X115Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.347 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    41.347    cpu_inst/alu_inst/alu_result_out_reg[18]_i_63_n_0
    SLICE_X115Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.400 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.400    cpu_inst/alu_inst/alu_result_out_reg[18]_i_53_n_0
    SLICE_X115Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.453 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.453    cpu_inst/alu_inst/alu_result_out_reg[18]_i_43_n_0
    SLICE_X115Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.506 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.506    cpu_inst/alu_inst/alu_result_out_reg[18]_i_33_n_0
    SLICE_X115Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.559 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.559    cpu_inst/alu_inst/alu_result_out_reg[18]_i_23_n_0
    SLICE_X115Y307       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    41.636 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_16/CO[1]
                         net (fo=36, routed)          1.264    42.900    cpu_inst/alu_inst/divu_quotient0[18]
    SLICE_X116Y298       LUT6 (Prop_lut6_I0_O)        0.122    43.022 r  cpu_inst/alu_inst/alu_result_out[17]_i_64/O
                         net (fo=1, routed)           0.000    43.022    cpu_inst/alu_inst/alu_result_out[17]_i_64_n_0
    SLICE_X116Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    43.278 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.278    cpu_inst/alu_inst/alu_result_out_reg[17]_i_56_n_0
    SLICE_X116Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.332 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_51/CO[3]
                         net (fo=1, routed)           0.001    43.333    cpu_inst/alu_inst/alu_result_out_reg[17]_i_51_n_0
    SLICE_X116Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.387 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.387    cpu_inst/alu_inst/alu_result_out_reg[17]_i_46_n_0
    SLICE_X116Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.441 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_41/CO[3]
                         net (fo=1, routed)           0.000    43.441    cpu_inst/alu_inst/alu_result_out_reg[17]_i_41_n_0
    SLICE_X116Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.495 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.495    cpu_inst/alu_inst/alu_result_out_reg[17]_i_36_n_0
    SLICE_X116Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.549 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.549    cpu_inst/alu_inst/alu_result_out_reg[17]_i_31_n_0
    SLICE_X116Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.603 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.603    cpu_inst/alu_inst/alu_result_out_reg[17]_i_26_n_0
    SLICE_X116Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.657 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.657    cpu_inst/alu_inst/alu_result_out_reg[17]_i_21_n_0
    SLICE_X116Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    43.733 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_16/CO[1]
                         net (fo=36, routed)          1.117    44.849    cpu_inst/alu_inst/divu_quotient0[17]
    SLICE_X120Y297       LUT6 (Prop_lut6_I0_O)        0.124    44.973 r  cpu_inst/alu_inst/alu_result_out[16]_i_83/O
                         net (fo=1, routed)           0.000    44.973    cpu_inst/alu_inst/alu_result_out[16]_i_83_n_0
    SLICE_X120Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.229 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_75/CO[3]
                         net (fo=1, routed)           0.000    45.229    cpu_inst/alu_inst/alu_result_out_reg[16]_i_75_n_0
    SLICE_X120Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.283 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    45.283    cpu_inst/alu_inst/alu_result_out_reg[16]_i_70_n_0
    SLICE_X120Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.337 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.001    45.338    cpu_inst/alu_inst/alu_result_out_reg[16]_i_65_n_0
    SLICE_X120Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.392 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.392    cpu_inst/alu_inst/alu_result_out_reg[16]_i_60_n_0
    SLICE_X120Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.446 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.446    cpu_inst/alu_inst/alu_result_out_reg[16]_i_55_n_0
    SLICE_X120Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.500 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.500    cpu_inst/alu_inst/alu_result_out_reg[16]_i_50_n_0
    SLICE_X120Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.554 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.554    cpu_inst/alu_inst/alu_result_out_reg[16]_i_45_n_0
    SLICE_X120Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.608 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.608    cpu_inst/alu_inst/alu_result_out_reg[16]_i_36_n_0
    SLICE_X120Y305       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    45.684 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_26/CO[1]
                         net (fo=36, routed)          1.196    46.880    cpu_inst/alu_inst/divu_quotient0[16]
    SLICE_X121Y298       LUT3 (Prop_lut3_I0_O)        0.124    47.004 r  cpu_inst/alu_inst/alu_result_out[15]_i_105/O
                         net (fo=1, routed)           0.000    47.004    cpu_inst/alu_inst/alu_result_out[15]_i_105_n_0
    SLICE_X121Y298       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    47.197 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    47.197    cpu_inst/alu_inst/alu_result_out_reg[15]_i_99_n_0
    SLICE_X121Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.250 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.001    47.251    cpu_inst/alu_inst/alu_result_out_reg[15]_i_94_n_0
    SLICE_X121Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.304 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_89/CO[3]
                         net (fo=1, routed)           0.000    47.304    cpu_inst/alu_inst/alu_result_out_reg[15]_i_89_n_0
    SLICE_X121Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.357 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.357    cpu_inst/alu_inst/alu_result_out_reg[15]_i_84_n_0
    SLICE_X121Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.410 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    47.410    cpu_inst/alu_inst/alu_result_out_reg[15]_i_75_n_0
    SLICE_X121Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.463 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.463    cpu_inst/alu_inst/alu_result_out_reg[15]_i_65_n_0
    SLICE_X121Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.516 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    47.516    cpu_inst/alu_inst/alu_result_out_reg[15]_i_55_n_0
    SLICE_X121Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.569 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.569    cpu_inst/alu_inst/alu_result_out_reg[15]_i_41_n_0
    SLICE_X121Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    47.646 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_23/CO[1]
                         net (fo=36, routed)          1.190    48.836    cpu_inst/alu_inst/divu_quotient0[15]
    SLICE_X122Y299       LUT3 (Prop_lut3_I0_O)        0.122    48.958 r  cpu_inst/alu_inst/alu_result_out[14]_i_65/O
                         net (fo=1, routed)           0.000    48.958    cpu_inst/alu_inst/alu_result_out[14]_i_65_n_0
    SLICE_X122Y299       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    49.204 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.001    49.205    cpu_inst/alu_inst/alu_result_out_reg[14]_i_56_n_0
    SLICE_X122Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.259 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.259    cpu_inst/alu_inst/alu_result_out_reg[14]_i_51_n_0
    SLICE_X122Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.313 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.313    cpu_inst/alu_inst/alu_result_out_reg[14]_i_46_n_0
    SLICE_X122Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.367 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.367    cpu_inst/alu_inst/alu_result_out_reg[14]_i_41_n_0
    SLICE_X122Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.421 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.421    cpu_inst/alu_inst/alu_result_out_reg[14]_i_36_n_0
    SLICE_X122Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.475 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.475    cpu_inst/alu_inst/alu_result_out_reg[14]_i_30_n_0
    SLICE_X122Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.529 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.529    cpu_inst/alu_inst/alu_result_out_reg[14]_i_23_n_0
    SLICE_X122Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    49.605 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_18/CO[1]
                         net (fo=36, routed)          1.163    50.768    cpu_inst/alu_inst/divu_quotient0[14]
    SLICE_X126Y296       LUT3 (Prop_lut3_I0_O)        0.124    50.892 r  cpu_inst/alu_inst/alu_result_out[13]_i_67/O
                         net (fo=1, routed)           0.000    50.892    cpu_inst/alu_inst/alu_result_out[13]_i_67_n_0
    SLICE_X126Y296       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    51.072 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    51.072    cpu_inst/alu_inst/alu_result_out_reg[13]_i_61_n_0
    SLICE_X126Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.126 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.126    cpu_inst/alu_inst/alu_result_out_reg[13]_i_56_n_0
    SLICE_X126Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.180 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.180    cpu_inst/alu_inst/alu_result_out_reg[13]_i_51_n_0
    SLICE_X126Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.234 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.001    51.235    cpu_inst/alu_inst/alu_result_out_reg[13]_i_46_n_0
    SLICE_X126Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.289 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.289    cpu_inst/alu_inst/alu_result_out_reg[13]_i_41_n_0
    SLICE_X126Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.343 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    cpu_inst/alu_inst/alu_result_out_reg[13]_i_36_n_0
    SLICE_X126Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.397 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.397    cpu_inst/alu_inst/alu_result_out_reg[13]_i_29_n_0
    SLICE_X126Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.451 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.451    cpu_inst/alu_inst/alu_result_out_reg[13]_i_22_n_0
    SLICE_X126Y304       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    51.527 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_15/CO[1]
                         net (fo=36, routed)          1.185    52.712    cpu_inst/alu_inst/divu_quotient0[13]
    SLICE_X128Y295       LUT6 (Prop_lut6_I0_O)        0.124    52.836 r  cpu_inst/alu_inst/alu_result_out[12]_i_70/O
                         net (fo=1, routed)           0.000    52.836    cpu_inst/alu_inst/alu_result_out[12]_i_70_n_0
    SLICE_X128Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    53.092 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.092    cpu_inst/alu_inst/alu_result_out_reg[12]_i_62_n_0
    SLICE_X128Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.146 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    53.146    cpu_inst/alu_inst/alu_result_out_reg[12]_i_57_n_0
    SLICE_X128Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.200 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    53.200    cpu_inst/alu_inst/alu_result_out_reg[12]_i_52_n_0
    SLICE_X128Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.254 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    cpu_inst/alu_inst/alu_result_out_reg[12]_i_47_n_0
    SLICE_X128Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.308 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.001    53.309    cpu_inst/alu_inst/alu_result_out_reg[12]_i_42_n_0
    SLICE_X128Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.363    cpu_inst/alu_inst/alu_result_out_reg[12]_i_37_n_0
    SLICE_X128Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.417    cpu_inst/alu_inst/alu_result_out_reg[12]_i_31_n_0
    SLICE_X128Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.471    cpu_inst/alu_inst/alu_result_out_reg[12]_i_20_n_0
    SLICE_X128Y303       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.547 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_15/CO[1]
                         net (fo=36, routed)          1.342    54.889    cpu_inst/alu_inst/divu_quotient0[12]
    SLICE_X130Y294       LUT6 (Prop_lut6_I0_O)        0.124    55.013 r  cpu_inst/alu_inst/alu_result_out[11]_i_88/O
                         net (fo=1, routed)           0.000    55.013    cpu_inst/alu_inst/alu_result_out[11]_i_88_n_0
    SLICE_X130Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    55.269 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    55.269    cpu_inst/alu_inst/alu_result_out_reg[11]_i_80_n_0
    SLICE_X130Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.323 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    55.323    cpu_inst/alu_inst/alu_result_out_reg[11]_i_75_n_0
    SLICE_X130Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.377 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.377    cpu_inst/alu_inst/alu_result_out_reg[11]_i_70_n_0
    SLICE_X130Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.431 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    55.431    cpu_inst/alu_inst/alu_result_out_reg[11]_i_65_n_0
    SLICE_X130Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.485 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.485    cpu_inst/alu_inst/alu_result_out_reg[11]_i_60_n_0
    SLICE_X130Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.539 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.001    55.540    cpu_inst/alu_inst/alu_result_out_reg[11]_i_51_n_0
    SLICE_X130Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.594 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    55.594    cpu_inst/alu_inst/alu_result_out_reg[11]_i_41_n_0
    SLICE_X130Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.648 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.648    cpu_inst/alu_inst/alu_result_out_reg[11]_i_28_n_0
    SLICE_X130Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    55.724 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_16/CO[1]
                         net (fo=36, routed)          1.415    57.138    cpu_inst/alu_inst/divu_quotient0[11]
    SLICE_X118Y294       LUT6 (Prop_lut6_I0_O)        0.124    57.262 r  cpu_inst/alu_inst/alu_result_out[10]_i_63/O
                         net (fo=1, routed)           0.000    57.262    cpu_inst/alu_inst/alu_result_out[10]_i_63_n_0
    SLICE_X118Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    57.518 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.518    cpu_inst/alu_inst/alu_result_out_reg[10]_i_55_n_0
    SLICE_X118Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.572 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.572    cpu_inst/alu_inst/alu_result_out_reg[10]_i_50_n_0
    SLICE_X118Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.626 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.626    cpu_inst/alu_inst/alu_result_out_reg[10]_i_45_n_0
    SLICE_X118Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.680 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.680    cpu_inst/alu_inst/alu_result_out_reg[10]_i_40_n_0
    SLICE_X118Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.734 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.734    cpu_inst/alu_inst/alu_result_out_reg[10]_i_35_n_0
    SLICE_X118Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.788 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.001    57.789    cpu_inst/alu_inst/alu_result_out_reg[10]_i_30_n_0
    SLICE_X118Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.843 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.843    cpu_inst/alu_inst/alu_result_out_reg[10]_i_25_n_0
    SLICE_X118Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.897 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.897    cpu_inst/alu_inst/alu_result_out_reg[10]_i_20_n_0
    SLICE_X118Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    57.973 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_15/CO[1]
                         net (fo=36, routed)          1.268    59.242    cpu_inst/alu_inst/divu_quotient0[10]
    SLICE_X119Y291       LUT3 (Prop_lut3_I0_O)        0.124    59.366 r  cpu_inst/alu_inst/alu_result_out[9]_i_67/O
                         net (fo=1, routed)           0.000    59.366    cpu_inst/alu_inst/alu_result_out[9]_i_67_n_0
    SLICE_X119Y291       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    59.559 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.559    cpu_inst/alu_inst/alu_result_out_reg[9]_i_61_n_0
    SLICE_X119Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.612 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.612    cpu_inst/alu_inst/alu_result_out_reg[9]_i_56_n_0
    SLICE_X119Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.665 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.665    cpu_inst/alu_inst/alu_result_out_reg[9]_i_51_n_0
    SLICE_X119Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.718 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.718    cpu_inst/alu_inst/alu_result_out_reg[9]_i_46_n_0
    SLICE_X119Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.771 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.771    cpu_inst/alu_inst/alu_result_out_reg[9]_i_41_n_0
    SLICE_X119Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.824 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.824    cpu_inst/alu_inst/alu_result_out_reg[9]_i_36_n_0
    SLICE_X119Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.877 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.877    cpu_inst/alu_inst/alu_result_out_reg[9]_i_31_n_0
    SLICE_X119Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.930 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.930    cpu_inst/alu_inst/alu_result_out_reg[9]_i_27_n_0
    SLICE_X119Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.007 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_24/CO[1]
                         net (fo=36, routed)          1.062    61.069    cpu_inst/alu_inst/divu_quotient0[9]
    SLICE_X123Y291       LUT6 (Prop_lut6_I0_O)        0.122    61.191 r  cpu_inst/alu_inst/alu_result_out[8]_i_81/O
                         net (fo=1, routed)           0.000    61.191    cpu_inst/alu_inst/alu_result_out[8]_i_81_n_0
    SLICE_X123Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    61.458 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.458    cpu_inst/alu_inst/alu_result_out_reg[8]_i_74_n_0
    SLICE_X123Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.511 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_69/CO[3]
                         net (fo=1, routed)           0.000    61.511    cpu_inst/alu_inst/alu_result_out_reg[8]_i_69_n_0
    SLICE_X123Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.564 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    61.564    cpu_inst/alu_inst/alu_result_out_reg[8]_i_64_n_0
    SLICE_X123Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.617 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_59/CO[3]
                         net (fo=1, routed)           0.000    61.617    cpu_inst/alu_inst/alu_result_out_reg[8]_i_59_n_0
    SLICE_X123Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.670 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    61.670    cpu_inst/alu_inst/alu_result_out_reg[8]_i_54_n_0
    SLICE_X123Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.723 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.723    cpu_inst/alu_inst/alu_result_out_reg[8]_i_49_n_0
    SLICE_X123Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.776 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    61.776    cpu_inst/alu_inst/alu_result_out_reg[8]_i_44_n_0
    SLICE_X123Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.829 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.829    cpu_inst/alu_inst/alu_result_out_reg[8]_i_33_n_0
    SLICE_X123Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    61.906 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_17/CO[1]
                         net (fo=36, routed)          1.269    63.175    cpu_inst/alu_inst/divu_quotient0[8]
    SLICE_X127Y290       LUT6 (Prop_lut6_I0_O)        0.122    63.297 r  cpu_inst/alu_inst/alu_result_out[7]_i_96/O
                         net (fo=1, routed)           0.000    63.297    cpu_inst/alu_inst/alu_result_out[7]_i_96_n_0
    SLICE_X127Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.564 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    63.564    cpu_inst/alu_inst/alu_result_out_reg[7]_i_89_n_0
    SLICE_X127Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.617 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    63.617    cpu_inst/alu_inst/alu_result_out_reg[7]_i_84_n_0
    SLICE_X127Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.670 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    63.670    cpu_inst/alu_inst/alu_result_out_reg[7]_i_79_n_0
    SLICE_X127Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.723 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.723    cpu_inst/alu_inst/alu_result_out_reg[7]_i_74_n_0
    SLICE_X127Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.776 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000    63.776    cpu_inst/alu_inst/alu_result_out_reg[7]_i_69_n_0
    SLICE_X127Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.829 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000    63.829    cpu_inst/alu_inst/alu_result_out_reg[7]_i_64_n_0
    SLICE_X127Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.882 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    63.882    cpu_inst/alu_inst/alu_result_out_reg[7]_i_55_n_0
    SLICE_X127Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.935 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    63.935    cpu_inst/alu_inst/alu_result_out_reg[7]_i_43_n_0
    SLICE_X127Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.012 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_20/CO[1]
                         net (fo=36, routed)          1.485    65.497    cpu_inst/alu_inst/divu_quotient0[7]
    SLICE_X132Y290       LUT6 (Prop_lut6_I0_O)        0.122    65.619 r  cpu_inst/alu_inst/alu_result_out[6]_i_67/O
                         net (fo=1, routed)           0.000    65.619    cpu_inst/alu_inst/alu_result_out[6]_i_67_n_0
    SLICE_X132Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    65.875 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_60/CO[3]
                         net (fo=1, routed)           0.000    65.875    cpu_inst/alu_inst/alu_result_out_reg[6]_i_60_n_0
    SLICE_X132Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.929 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.929    cpu_inst/alu_inst/alu_result_out_reg[6]_i_55_n_0
    SLICE_X132Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.983 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.983    cpu_inst/alu_inst/alu_result_out_reg[6]_i_50_n_0
    SLICE_X132Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.037 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.037    cpu_inst/alu_inst/alu_result_out_reg[6]_i_45_n_0
    SLICE_X132Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.091 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.091    cpu_inst/alu_inst/alu_result_out_reg[6]_i_40_n_0
    SLICE_X132Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.145 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.145    cpu_inst/alu_inst/alu_result_out_reg[6]_i_33_n_0
    SLICE_X132Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.199 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.199    cpu_inst/alu_inst/alu_result_out_reg[6]_i_27_n_0
    SLICE_X132Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.253 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.253    cpu_inst/alu_inst/alu_result_out_reg[6]_i_22_n_0
    SLICE_X132Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    66.329 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_16/CO[1]
                         net (fo=36, routed)          1.097    67.426    cpu_inst/alu_inst/divu_quotient0[6]
    SLICE_X116Y289       LUT6 (Prop_lut6_I0_O)        0.124    67.550 r  cpu_inst/alu_inst/alu_result_out[5]_i_68/O
                         net (fo=1, routed)           0.000    67.550    cpu_inst/alu_inst/alu_result_out[5]_i_68_n_0
    SLICE_X116Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    67.806 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.806    cpu_inst/alu_inst/alu_result_out_reg[5]_i_61_n_0
    SLICE_X116Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.860 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.860    cpu_inst/alu_inst/alu_result_out_reg[5]_i_56_n_0
    SLICE_X116Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.914 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.914    cpu_inst/alu_inst/alu_result_out_reg[5]_i_51_n_0
    SLICE_X116Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.968 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.968    cpu_inst/alu_inst/alu_result_out_reg[5]_i_46_n_0
    SLICE_X116Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.022 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.022    cpu_inst/alu_inst/alu_result_out_reg[5]_i_41_n_0
    SLICE_X116Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.076 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.076    cpu_inst/alu_inst/alu_result_out_reg[5]_i_36_n_0
    SLICE_X116Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.130 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.130    cpu_inst/alu_inst/alu_result_out_reg[5]_i_31_n_0
    SLICE_X116Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.184 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.184    cpu_inst/alu_inst/alu_result_out_reg[5]_i_28_n_0
    SLICE_X116Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    68.260 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_24/CO[1]
                         net (fo=36, routed)          1.171    69.431    cpu_inst/alu_inst/divu_quotient0[5]
    SLICE_X122Y289       LUT6 (Prop_lut6_I0_O)        0.124    69.555 r  cpu_inst/alu_inst/alu_result_out[4]_i_61/O
                         net (fo=1, routed)           0.000    69.555    cpu_inst/alu_inst/alu_result_out[4]_i_61_n_0
    SLICE_X122Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.811 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.811    cpu_inst/alu_inst/alu_result_out_reg[4]_i_54_n_0
    SLICE_X122Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.865 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    69.865    cpu_inst/alu_inst/alu_result_out_reg[4]_i_49_n_0
    SLICE_X122Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.919 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.919    cpu_inst/alu_inst/alu_result_out_reg[4]_i_44_n_0
    SLICE_X122Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.973 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.973    cpu_inst/alu_inst/alu_result_out_reg[4]_i_39_n_0
    SLICE_X122Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.027 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.027    cpu_inst/alu_inst/alu_result_out_reg[4]_i_34_n_0
    SLICE_X122Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.081 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.081    cpu_inst/alu_inst/alu_result_out_reg[4]_i_29_n_0
    SLICE_X122Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.135 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.135    cpu_inst/alu_inst/alu_result_out_reg[4]_i_24_n_0
    SLICE_X122Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.189 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.189    cpu_inst/alu_inst/alu_result_out_reg[4]_i_21_n_0
    SLICE_X122Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.265 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_18/CO[1]
                         net (fo=36, routed)          1.198    71.464    cpu_inst/alu_inst/divu_quotient0[4]
    SLICE_X124Y288       LUT6 (Prop_lut6_I0_O)        0.124    71.588 r  cpu_inst/alu_inst/alu_result_out[3]_i_130/O
                         net (fo=1, routed)           0.000    71.588    cpu_inst/alu_inst/alu_result_out[3]_i_130_n_0
    SLICE_X124Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    71.844 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    71.844    cpu_inst/alu_inst/alu_result_out_reg[3]_i_123_n_0
    SLICE_X124Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.898 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.898    cpu_inst/alu_inst/alu_result_out_reg[3]_i_118_n_0
    SLICE_X124Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.952 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    71.952    cpu_inst/alu_inst/alu_result_out_reg[3]_i_113_n_0
    SLICE_X124Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.006 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.006    cpu_inst/alu_inst/alu_result_out_reg[3]_i_105_n_0
    SLICE_X124Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.060 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    72.060    cpu_inst/alu_inst/alu_result_out_reg[3]_i_92_n_0
    SLICE_X124Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.114 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    72.114    cpu_inst/alu_inst/alu_result_out_reg[3]_i_77_n_0
    SLICE_X124Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.168 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.168    cpu_inst/alu_inst/alu_result_out_reg[3]_i_62_n_0
    SLICE_X124Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.222 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.222    cpu_inst/alu_inst/alu_result_out_reg[3]_i_42_n_0
    SLICE_X124Y296       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    72.298 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_20/CO[1]
                         net (fo=36, routed)          1.227    73.524    cpu_inst/alu_inst/divu_quotient0[3]
    SLICE_X126Y287       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    73.902 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.902    cpu_inst/alu_inst/alu_result_out_reg[2]_i_50_n_0
    SLICE_X126Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    73.956 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.956    cpu_inst/alu_inst/alu_result_out_reg[2]_i_45_n_0
    SLICE_X126Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.010 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.010    cpu_inst/alu_inst/alu_result_out_reg[2]_i_40_n_0
    SLICE_X126Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.064 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.064    cpu_inst/alu_inst/alu_result_out_reg[2]_i_35_n_0
    SLICE_X126Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.118 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.118    cpu_inst/alu_inst/alu_result_out_reg[2]_i_30_n_0
    SLICE_X126Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.172 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.172    cpu_inst/alu_inst/alu_result_out_reg[2]_i_25_n_0
    SLICE_X126Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.226 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.226    cpu_inst/alu_inst/alu_result_out_reg[2]_i_20_n_0
    SLICE_X126Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.280 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.280    cpu_inst/alu_inst/alu_result_out_reg[2]_i_17_n_0
    SLICE_X126Y295       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    74.356 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_15/CO[1]
                         net (fo=36, routed)          1.322    75.679    cpu_inst/alu_inst/divu_quotient0[2]
    SLICE_X125Y285       LUT6 (Prop_lut6_I0_O)        0.124    75.803 r  cpu_inst/alu_inst/alu_result_out[1]_i_67/O
                         net (fo=1, routed)           0.000    75.803    cpu_inst/alu_inst/alu_result_out[1]_i_67_n_0
    SLICE_X125Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    76.070 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    76.070    cpu_inst/alu_inst/alu_result_out_reg[1]_i_60_n_0
    SLICE_X125Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.123 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000    76.123    cpu_inst/alu_inst/alu_result_out_reg[1]_i_55_n_0
    SLICE_X125Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.176 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    76.176    cpu_inst/alu_inst/alu_result_out_reg[1]_i_50_n_0
    SLICE_X125Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.229 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.229    cpu_inst/alu_inst/alu_result_out_reg[1]_i_45_n_0
    SLICE_X125Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.282 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.282    cpu_inst/alu_inst/alu_result_out_reg[1]_i_40_n_0
    SLICE_X125Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.335 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.335    cpu_inst/alu_inst/alu_result_out_reg[1]_i_35_n_0
    SLICE_X125Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.388 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.388    cpu_inst/alu_inst/alu_result_out_reg[1]_i_24_n_0
    SLICE_X125Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.441 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.441    cpu_inst/alu_inst/alu_result_out_reg[1]_i_17_n_0
    SLICE_X125Y293       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    76.518 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_13/CO[1]
                         net (fo=36, routed)          1.357    77.875    cpu_inst/alu_inst/divu_quotient0[1]
    SLICE_X129Y286       LUT6 (Prop_lut6_I0_O)        0.122    77.997 r  cpu_inst/alu_inst/alu_result_out[0]_i_144/O
                         net (fo=1, routed)           0.354    78.351    cpu_inst/alu_inst/alu_result_out[0]_i_144_n_0
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    78.640 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.000    78.640    cpu_inst/alu_inst/alu_result_out_reg[0]_i_136_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.694 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    78.694    cpu_inst/alu_inst/alu_result_out_reg[0]_i_131_n_0
    SLICE_X128Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.748 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    78.748    cpu_inst/alu_inst/alu_result_out_reg[0]_i_126_n_0
    SLICE_X128Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.802 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    78.802    cpu_inst/alu_inst/alu_result_out_reg[0]_i_121_n_0
    SLICE_X128Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.856 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    78.856    cpu_inst/alu_inst/alu_result_out_reg[0]_i_100_n_0
    SLICE_X128Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.910 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    78.910    cpu_inst/alu_inst/alu_result_out_reg[0]_i_79_n_0
    SLICE_X128Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.964 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.964    cpu_inst/alu_inst/alu_result_out_reg[0]_i_57_n_0
    SLICE_X128Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    79.018 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    79.018    cpu_inst/alu_inst/alu_result_out_reg[0]_i_38_n_0
    SLICE_X128Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    79.151 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_35/CO[0]
                         net (fo=1, routed)           0.658    79.810    cpu_inst/id_ex_pipeline_reg_inst/divu_quotient0[0]
    SLICE_X127Y286       LUT6 (Prop_lut6_I4_O)        0.128    79.938 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22/O
                         net (fo=1, routed)           0.827    80.764    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22_n_0
    SLICE_X115Y278       LUT6 (Prop_lut6_I4_O)        0.043    80.807 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7/O
                         net (fo=1, routed)           0.449    81.257    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7_n_0
    SLICE_X116Y278       LUT6 (Prop_lut6_I5_O)        0.043    81.300 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_1/O
                         net (fo=25, routed)          4.414    85.713    cpu_inst/ex_mem_pipeline_reg_inst/ALU_OUT_EX[0]
    SLICE_X130Y237       FDRE                                         r  cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__18/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        85.680ns  (logic 26.782ns (31.258%)  route 58.897ns (68.742%))
  Logic Levels:           326  (CARRY4=287 FDRE=1 LUT3=10 LUT5=1 LUT6=27)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y288       FDRE                         0.000     0.000 r  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
    SLICE_X106Y288       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/Q
                         net (fo=115, routed)         2.664     2.923    cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0_n_0
    SLICE_X125Y282       LUT3 (Prop_lut3_I0_O)        0.043     2.966 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12/O
                         net (fo=42, routed)          1.876     4.842    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12_n_0
    SLICE_X102Y289       LUT6 (Prop_lut6_I0_O)        0.043     4.885 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[18]_i_19/O
                         net (fo=72, routed)          4.888     9.773    cpu_inst/id_ex_pipeline_reg_inst/data2sel_out_reg[1]_7
    SLICE_X114Y288       LUT6 (Prop_lut6_I1_O)        0.043     9.816 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33/O
                         net (fo=1, routed)           0.108     9.924    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33_n_0
    SLICE_X114Y288       LUT6 (Prop_lut6_I2_O)        0.043     9.967 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22/O
                         net (fo=3, routed)           0.603    10.570    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22_n_0
    SLICE_X122Y285       LUT6 (Prop_lut6_I4_O)        0.043    10.613 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_15/O
                         net (fo=68, routed)          2.964    13.577    cpu_inst/id_ex_pipeline_reg_inst/safe_div_op2[0]
    SLICE_X106Y306       LUT5 (Prop_lut5_I0_O)        0.043    13.620 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[31]_i_357/O
                         net (fo=1, routed)           0.000    13.620    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_0[0]
    SLICE_X106Y306       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.866 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_302/CO[3]
                         net (fo=1, routed)           0.000    13.866    cpu_inst/alu_inst/alu_result_out_reg[31]_i_302_n_0
    SLICE_X106Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.920 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    13.920    cpu_inst/alu_inst/alu_result_out_reg[31]_i_260_n_0
    SLICE_X106Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.974 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu_inst/alu_inst/alu_result_out_reg[31]_i_224_n_0
    SLICE_X106Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.028 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.028    cpu_inst/alu_inst/alu_result_out_reg[31]_i_191_n_0
    SLICE_X106Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.082 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.082    cpu_inst/alu_inst/alu_result_out_reg[31]_i_163_n_0
    SLICE_X106Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.136 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    14.136    cpu_inst/alu_inst/alu_result_out_reg[31]_i_139_n_0
    SLICE_X106Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.190 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    14.190    cpu_inst/alu_inst/alu_result_out_reg[31]_i_99_n_0
    SLICE_X106Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.244 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.244    cpu_inst/alu_inst/alu_result_out_reg[31]_i_56_n_0
    SLICE_X106Y314       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.377 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          1.201    15.578    cpu_inst/alu_inst/divu_quotient0[31]
    SLICE_X103Y306       LUT6 (Prop_lut6_I0_O)        0.128    15.706 r  cpu_inst/alu_inst/alu_result_out[30]_i_102/O
                         net (fo=1, routed)           0.000    15.706    cpu_inst/alu_inst/alu_result_out[30]_i_102_n_0
    SLICE_X103Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.973 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    15.973    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_n_0
    SLICE_X103Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.026 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000    16.026    cpu_inst/alu_inst/alu_result_out_reg[30]_i_80_n_0
    SLICE_X103Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.079 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.079    cpu_inst/alu_inst/alu_result_out_reg[30]_i_70_n_0
    SLICE_X103Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.132 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.132    cpu_inst/alu_inst/alu_result_out_reg[30]_i_60_n_0
    SLICE_X103Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.185 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    16.185    cpu_inst/alu_inst/alu_result_out_reg[30]_i_50_n_0
    SLICE_X103Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.238 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.238    cpu_inst/alu_inst/alu_result_out_reg[30]_i_40_n_0
    SLICE_X103Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.291 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.291    cpu_inst/alu_inst/alu_result_out_reg[30]_i_30_n_0
    SLICE_X103Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.344 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.344    cpu_inst/alu_inst/alu_result_out_reg[30]_i_22_n_0
    SLICE_X103Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.421 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_17/CO[1]
                         net (fo=36, routed)          1.265    17.686    cpu_inst/alu_inst/divu_quotient0[30]
    SLICE_X105Y306       LUT3 (Prop_lut3_I0_O)        0.122    17.808 r  cpu_inst/alu_inst/alu_result_out[29]_i_55/O
                         net (fo=1, routed)           0.000    17.808    cpu_inst/alu_inst/alu_result_out[29]_i_55_n_0
    SLICE_X105Y306       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.001 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.001    cpu_inst/alu_inst/alu_result_out_reg[29]_i_49_n_0
    SLICE_X105Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.054 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.054    cpu_inst/alu_inst/alu_result_out_reg[29]_i_44_n_0
    SLICE_X105Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.107 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.107    cpu_inst/alu_inst/alu_result_out_reg[29]_i_39_n_0
    SLICE_X105Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.160 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.160    cpu_inst/alu_inst/alu_result_out_reg[29]_i_34_n_0
    SLICE_X105Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.213 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.213    cpu_inst/alu_inst/alu_result_out_reg[29]_i_29_n_0
    SLICE_X105Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.266 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.266    cpu_inst/alu_inst/alu_result_out_reg[29]_i_24_n_0
    SLICE_X105Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.319 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.319    cpu_inst/alu_inst/alu_result_out_reg[29]_i_19_n_0
    SLICE_X105Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.372 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.372    cpu_inst/alu_inst/alu_result_out_reg[29]_i_16_n_0
    SLICE_X105Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.449 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_15/CO[1]
                         net (fo=36, routed)          1.353    19.802    cpu_inst/alu_inst/divu_quotient0[29]
    SLICE_X107Y306       LUT3 (Prop_lut3_I0_O)        0.122    19.924 r  cpu_inst/alu_inst/alu_result_out[28]_i_77/O
                         net (fo=1, routed)           0.000    19.924    cpu_inst/alu_inst/alu_result_out[28]_i_77_n_0
    SLICE_X107Y306       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.119 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.119    cpu_inst/alu_inst/alu_result_out_reg[28]_i_70_n_0
    SLICE_X107Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.172 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.172    cpu_inst/alu_inst/alu_result_out_reg[28]_i_65_n_0
    SLICE_X107Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.225 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.225    cpu_inst/alu_inst/alu_result_out_reg[28]_i_60_n_0
    SLICE_X107Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.278 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.278    cpu_inst/alu_inst/alu_result_out_reg[28]_i_55_n_0
    SLICE_X107Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.331 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.331    cpu_inst/alu_inst/alu_result_out_reg[28]_i_50_n_0
    SLICE_X107Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.384 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.384    cpu_inst/alu_inst/alu_result_out_reg[28]_i_45_n_0
    SLICE_X107Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.437 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.437    cpu_inst/alu_inst/alu_result_out_reg[28]_i_36_n_0
    SLICE_X107Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.490 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.490    cpu_inst/alu_inst/alu_result_out_reg[28]_i_29_n_0
    SLICE_X107Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.567 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_18/CO[1]
                         net (fo=36, routed)          0.972    21.539    cpu_inst/alu_inst/divu_quotient0[28]
    SLICE_X108Y309       LUT3 (Prop_lut3_I0_O)        0.122    21.661 r  cpu_inst/alu_inst/alu_result_out[27]_i_127/O
                         net (fo=1, routed)           0.000    21.661    cpu_inst/alu_inst/alu_result_out[27]_i_127_n_0
    SLICE_X108Y309       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.841 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    21.841    cpu_inst/alu_inst/alu_result_out_reg[27]_i_121_n_0
    SLICE_X108Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_112/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu_inst/alu_inst/alu_result_out_reg[27]_i_112_n_0
    SLICE_X108Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_102/CO[3]
                         net (fo=1, routed)           0.000    21.949    cpu_inst/alu_inst/alu_result_out_reg[27]_i_102_n_0
    SLICE_X108Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.003 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_92/CO[3]
                         net (fo=1, routed)           0.000    22.003    cpu_inst/alu_inst/alu_result_out_reg[27]_i_92_n_0
    SLICE_X108Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.057 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_82/CO[3]
                         net (fo=1, routed)           0.000    22.057    cpu_inst/alu_inst/alu_result_out_reg[27]_i_82_n_0
    SLICE_X108Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.111 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.111    cpu_inst/alu_inst/alu_result_out_reg[27]_i_72_n_0
    SLICE_X108Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.165 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.165    cpu_inst/alu_inst/alu_result_out_reg[27]_i_61_n_0
    SLICE_X108Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.219 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    22.219    cpu_inst/alu_inst/alu_result_out_reg[27]_i_52_n_0
    SLICE_X108Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    22.295 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_37/CO[1]
                         net (fo=36, routed)          1.074    23.368    cpu_inst/alu_inst/divu_quotient0[27]
    SLICE_X109Y309       LUT6 (Prop_lut6_I0_O)        0.124    23.492 r  cpu_inst/alu_inst/alu_result_out[26]_i_63/O
                         net (fo=1, routed)           0.000    23.492    cpu_inst/alu_inst/alu_result_out[26]_i_63_n_0
    SLICE_X109Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.759 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cpu_inst/alu_inst/alu_result_out_reg[26]_i_55_n_0
    SLICE_X109Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.812 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.812    cpu_inst/alu_inst/alu_result_out_reg[26]_i_50_n_0
    SLICE_X109Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.865 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.865    cpu_inst/alu_inst/alu_result_out_reg[26]_i_45_n_0
    SLICE_X109Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.918 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.918    cpu_inst/alu_inst/alu_result_out_reg[26]_i_40_n_0
    SLICE_X109Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.971 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.971    cpu_inst/alu_inst/alu_result_out_reg[26]_i_35_n_0
    SLICE_X109Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.024 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.024    cpu_inst/alu_inst/alu_result_out_reg[26]_i_30_n_0
    SLICE_X109Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.077 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.077    cpu_inst/alu_inst/alu_result_out_reg[26]_i_25_n_0
    SLICE_X109Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.130 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.130    cpu_inst/alu_inst/alu_result_out_reg[26]_i_21_n_0
    SLICE_X109Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.207 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_13/CO[1]
                         net (fo=36, routed)          1.475    25.682    cpu_inst/alu_inst/divu_quotient0[26]
    SLICE_X114Y307       LUT3 (Prop_lut3_I0_O)        0.122    25.804 r  cpu_inst/alu_inst/alu_result_out[25]_i_60/O
                         net (fo=1, routed)           0.000    25.804    cpu_inst/alu_inst/alu_result_out[25]_i_60_n_0
    SLICE_X114Y307       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    25.984 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.984    cpu_inst/alu_inst/alu_result_out_reg[25]_i_54_n_0
    SLICE_X114Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    26.038    cpu_inst/alu_inst/alu_result_out_reg[25]_i_49_n_0
    SLICE_X114Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    26.092    cpu_inst/alu_inst/alu_result_out_reg[25]_i_44_n_0
    SLICE_X114Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.146    cpu_inst/alu_inst/alu_result_out_reg[25]_i_39_n_0
    SLICE_X114Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.200 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.200    cpu_inst/alu_inst/alu_result_out_reg[25]_i_34_n_0
    SLICE_X114Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.254 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.254    cpu_inst/alu_inst/alu_result_out_reg[25]_i_29_n_0
    SLICE_X114Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.308 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.308    cpu_inst/alu_inst/alu_result_out_reg[25]_i_24_n_0
    SLICE_X114Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.362 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.362    cpu_inst/alu_inst/alu_result_out_reg[25]_i_19_n_0
    SLICE_X114Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    26.438 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_12/CO[1]
                         net (fo=36, routed)          1.000    27.438    cpu_inst/alu_inst/divu_quotient0[25]
    SLICE_X116Y307       LUT6 (Prop_lut6_I0_O)        0.124    27.562 r  cpu_inst/alu_inst/alu_result_out[24]_i_68/O
                         net (fo=1, routed)           0.000    27.562    cpu_inst/alu_inst/alu_result_out[24]_i_68_n_0
    SLICE_X116Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.818 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    27.818    cpu_inst/alu_inst/alu_result_out_reg[24]_i_60_n_0
    SLICE_X116Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.872 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.872    cpu_inst/alu_inst/alu_result_out_reg[24]_i_55_n_0
    SLICE_X116Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.926 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.926    cpu_inst/alu_inst/alu_result_out_reg[24]_i_50_n_0
    SLICE_X116Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.980 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.980    cpu_inst/alu_inst/alu_result_out_reg[24]_i_45_n_0
    SLICE_X116Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.034 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.034    cpu_inst/alu_inst/alu_result_out_reg[24]_i_40_n_0
    SLICE_X116Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.088 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.088    cpu_inst/alu_inst/alu_result_out_reg[24]_i_35_n_0
    SLICE_X116Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.142 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.142    cpu_inst/alu_inst/alu_result_out_reg[24]_i_30_n_0
    SLICE_X116Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.196 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.196    cpu_inst/alu_inst/alu_result_out_reg[24]_i_18_n_0
    SLICE_X116Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.272 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_12/CO[1]
                         net (fo=36, routed)          1.382    29.654    cpu_inst/alu_inst/divu_quotient0[24]
    SLICE_X120Y306       LUT6 (Prop_lut6_I0_O)        0.124    29.778 r  cpu_inst/alu_inst/alu_result_out[23]_i_117/O
                         net (fo=1, routed)           0.000    29.778    cpu_inst/alu_inst/alu_result_out[23]_i_117_n_0
    SLICE_X120Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.034 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_109/CO[3]
                         net (fo=1, routed)           0.000    30.034    cpu_inst/alu_inst/alu_result_out_reg[23]_i_109_n_0
    SLICE_X120Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    30.088    cpu_inst/alu_inst/alu_result_out_reg[23]_i_104_n_0
    SLICE_X120Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_95/CO[3]
                         net (fo=1, routed)           0.000    30.142    cpu_inst/alu_inst/alu_result_out_reg[23]_i_95_n_0
    SLICE_X120Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.196    cpu_inst/alu_inst/alu_result_out_reg[23]_i_85_n_0
    SLICE_X120Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.250    cpu_inst/alu_inst/alu_result_out_reg[23]_i_75_n_0
    SLICE_X120Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.304 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.304    cpu_inst/alu_inst/alu_result_out_reg[23]_i_65_n_0
    SLICE_X120Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.358    cpu_inst/alu_inst/alu_result_out_reg[23]_i_55_n_0
    SLICE_X120Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.412    cpu_inst/alu_inst/alu_result_out_reg[23]_i_43_n_0
    SLICE_X120Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    30.488 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_19/CO[1]
                         net (fo=36, routed)          1.472    31.960    cpu_inst/alu_inst/divu_quotient0[23]
    SLICE_X126Y305       LUT6 (Prop_lut6_I0_O)        0.124    32.084 r  cpu_inst/alu_inst/alu_result_out[22]_i_59/O
                         net (fo=1, routed)           0.000    32.084    cpu_inst/alu_inst/alu_result_out[22]_i_59_n_0
    SLICE_X126Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.340 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.340    cpu_inst/alu_inst/alu_result_out_reg[22]_i_51_n_0
    SLICE_X126Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.394 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.394    cpu_inst/alu_inst/alu_result_out_reg[22]_i_46_n_0
    SLICE_X126Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.448 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.448    cpu_inst/alu_inst/alu_result_out_reg[22]_i_41_n_0
    SLICE_X126Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.502 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.502    cpu_inst/alu_inst/alu_result_out_reg[22]_i_36_n_0
    SLICE_X126Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.556 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.556    cpu_inst/alu_inst/alu_result_out_reg[22]_i_31_n_0
    SLICE_X126Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.610 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.610    cpu_inst/alu_inst/alu_result_out_reg[22]_i_26_n_0
    SLICE_X126Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.664 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.664    cpu_inst/alu_inst/alu_result_out_reg[22]_i_21_n_0
    SLICE_X126Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.718 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.718    cpu_inst/alu_inst/alu_result_out_reg[22]_i_18_n_0
    SLICE_X126Y313       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    32.794 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_16/CO[1]
                         net (fo=36, routed)          1.121    33.915    cpu_inst/alu_inst/divu_quotient0[22]
    SLICE_X125Y304       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    34.283 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.283    cpu_inst/alu_inst/alu_result_out_reg[21]_i_55_n_0
    SLICE_X125Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.336 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.336    cpu_inst/alu_inst/alu_result_out_reg[21]_i_50_n_0
    SLICE_X125Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.389 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.389    cpu_inst/alu_inst/alu_result_out_reg[21]_i_45_n_0
    SLICE_X125Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.442 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.442    cpu_inst/alu_inst/alu_result_out_reg[21]_i_40_n_0
    SLICE_X125Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.495 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.495    cpu_inst/alu_inst/alu_result_out_reg[21]_i_35_n_0
    SLICE_X125Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.548 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.548    cpu_inst/alu_inst/alu_result_out_reg[21]_i_30_n_0
    SLICE_X125Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.601 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.601    cpu_inst/alu_inst/alu_result_out_reg[21]_i_25_n_0
    SLICE_X125Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.654 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.654    cpu_inst/alu_inst/alu_result_out_reg[21]_i_22_n_0
    SLICE_X125Y312       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.731 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_17/CO[1]
                         net (fo=36, routed)          1.446    36.177    cpu_inst/alu_inst/divu_quotient0[21]
    SLICE_X130Y303       LUT6 (Prop_lut6_I0_O)        0.122    36.299 r  cpu_inst/alu_inst/alu_result_out[19]_i_141/O
                         net (fo=1, routed)           0.000    36.299    cpu_inst/alu_inst/alu_result_out[19]_i_141_n_0
    SLICE_X130Y303       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.555 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_125/CO[3]
                         net (fo=1, routed)           0.000    36.555    cpu_inst/alu_inst/alu_result_out_reg[19]_i_125_n_0
    SLICE_X130Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.609 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_115/CO[3]
                         net (fo=1, routed)           0.000    36.609    cpu_inst/alu_inst/alu_result_out_reg[19]_i_115_n_0
    SLICE_X130Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.663 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_105/CO[3]
                         net (fo=1, routed)           0.000    36.663    cpu_inst/alu_inst/alu_result_out_reg[19]_i_105_n_0
    SLICE_X130Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.717 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    36.717    cpu_inst/alu_inst/alu_result_out_reg[19]_i_95_n_0
    SLICE_X130Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.771 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_85/CO[3]
                         net (fo=1, routed)           0.000    36.771    cpu_inst/alu_inst/alu_result_out_reg[19]_i_85_n_0
    SLICE_X130Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.825 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.825    cpu_inst/alu_inst/alu_result_out_reg[19]_i_73_n_0
    SLICE_X130Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.879 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.879    cpu_inst/alu_inst/alu_result_out_reg[19]_i_57_n_0
    SLICE_X130Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.933 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.933    cpu_inst/alu_inst/alu_result_out_reg[19]_i_37_n_0
    SLICE_X130Y311       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    37.009 r  cpu_inst/alu_inst/alu_result_out_reg[20]_i_39/CO[1]
                         net (fo=36, routed)          1.390    38.399    cpu_inst/alu_inst/divu_quotient0[20]
    SLICE_X132Y300       LUT3 (Prop_lut3_I0_O)        0.124    38.523 r  cpu_inst/alu_inst/alu_result_out[19]_i_135/O
                         net (fo=1, routed)           0.000    38.523    cpu_inst/alu_inst/alu_result_out[19]_i_135_n_0
    SLICE_X132Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    38.703 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_124/CO[3]
                         net (fo=1, routed)           0.000    38.703    cpu_inst/alu_inst/alu_result_out_reg[19]_i_124_n_0
    SLICE_X132Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.757 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_114/CO[3]
                         net (fo=1, routed)           0.000    38.757    cpu_inst/alu_inst/alu_result_out_reg[19]_i_114_n_0
    SLICE_X132Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.811 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    38.811    cpu_inst/alu_inst/alu_result_out_reg[19]_i_104_n_0
    SLICE_X132Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.865 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.865    cpu_inst/alu_inst/alu_result_out_reg[19]_i_94_n_0
    SLICE_X132Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.919 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_84/CO[3]
                         net (fo=1, routed)           0.000    38.919    cpu_inst/alu_inst/alu_result_out_reg[19]_i_84_n_0
    SLICE_X132Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.973 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.973    cpu_inst/alu_inst/alu_result_out_reg[19]_i_72_n_0
    SLICE_X132Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.027 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    39.027    cpu_inst/alu_inst/alu_result_out_reg[19]_i_56_n_0
    SLICE_X132Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.081 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.081    cpu_inst/alu_inst/alu_result_out_reg[19]_i_36_n_0
    SLICE_X132Y308       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    39.157 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_19/CO[1]
                         net (fo=36, routed)          1.640    40.796    cpu_inst/alu_inst/divu_quotient0[19]
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.124    40.920 r  cpu_inst/alu_inst/alu_result_out[18]_i_90/O
                         net (fo=1, routed)           0.000    40.920    cpu_inst/alu_inst/alu_result_out[18]_i_90_n_0
    SLICE_X115Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.187 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_82/CO[3]
                         net (fo=1, routed)           0.001    41.188    cpu_inst/alu_inst/alu_result_out_reg[18]_i_82_n_0
    SLICE_X115Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.241 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.241    cpu_inst/alu_inst/alu_result_out_reg[18]_i_77_n_0
    SLICE_X115Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.294 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    41.294    cpu_inst/alu_inst/alu_result_out_reg[18]_i_72_n_0
    SLICE_X115Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.347 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    41.347    cpu_inst/alu_inst/alu_result_out_reg[18]_i_63_n_0
    SLICE_X115Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.400 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.400    cpu_inst/alu_inst/alu_result_out_reg[18]_i_53_n_0
    SLICE_X115Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.453 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.453    cpu_inst/alu_inst/alu_result_out_reg[18]_i_43_n_0
    SLICE_X115Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.506 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.506    cpu_inst/alu_inst/alu_result_out_reg[18]_i_33_n_0
    SLICE_X115Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.559 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.559    cpu_inst/alu_inst/alu_result_out_reg[18]_i_23_n_0
    SLICE_X115Y307       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    41.636 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_16/CO[1]
                         net (fo=36, routed)          1.264    42.900    cpu_inst/alu_inst/divu_quotient0[18]
    SLICE_X116Y298       LUT6 (Prop_lut6_I0_O)        0.122    43.022 r  cpu_inst/alu_inst/alu_result_out[17]_i_64/O
                         net (fo=1, routed)           0.000    43.022    cpu_inst/alu_inst/alu_result_out[17]_i_64_n_0
    SLICE_X116Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    43.278 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.278    cpu_inst/alu_inst/alu_result_out_reg[17]_i_56_n_0
    SLICE_X116Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.332 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_51/CO[3]
                         net (fo=1, routed)           0.001    43.333    cpu_inst/alu_inst/alu_result_out_reg[17]_i_51_n_0
    SLICE_X116Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.387 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.387    cpu_inst/alu_inst/alu_result_out_reg[17]_i_46_n_0
    SLICE_X116Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.441 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_41/CO[3]
                         net (fo=1, routed)           0.000    43.441    cpu_inst/alu_inst/alu_result_out_reg[17]_i_41_n_0
    SLICE_X116Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.495 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.495    cpu_inst/alu_inst/alu_result_out_reg[17]_i_36_n_0
    SLICE_X116Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.549 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.549    cpu_inst/alu_inst/alu_result_out_reg[17]_i_31_n_0
    SLICE_X116Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.603 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.603    cpu_inst/alu_inst/alu_result_out_reg[17]_i_26_n_0
    SLICE_X116Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.657 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.657    cpu_inst/alu_inst/alu_result_out_reg[17]_i_21_n_0
    SLICE_X116Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    43.733 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_16/CO[1]
                         net (fo=36, routed)          1.117    44.849    cpu_inst/alu_inst/divu_quotient0[17]
    SLICE_X120Y297       LUT6 (Prop_lut6_I0_O)        0.124    44.973 r  cpu_inst/alu_inst/alu_result_out[16]_i_83/O
                         net (fo=1, routed)           0.000    44.973    cpu_inst/alu_inst/alu_result_out[16]_i_83_n_0
    SLICE_X120Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.229 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_75/CO[3]
                         net (fo=1, routed)           0.000    45.229    cpu_inst/alu_inst/alu_result_out_reg[16]_i_75_n_0
    SLICE_X120Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.283 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    45.283    cpu_inst/alu_inst/alu_result_out_reg[16]_i_70_n_0
    SLICE_X120Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.337 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.001    45.338    cpu_inst/alu_inst/alu_result_out_reg[16]_i_65_n_0
    SLICE_X120Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.392 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.392    cpu_inst/alu_inst/alu_result_out_reg[16]_i_60_n_0
    SLICE_X120Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.446 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.446    cpu_inst/alu_inst/alu_result_out_reg[16]_i_55_n_0
    SLICE_X120Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.500 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.500    cpu_inst/alu_inst/alu_result_out_reg[16]_i_50_n_0
    SLICE_X120Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.554 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.554    cpu_inst/alu_inst/alu_result_out_reg[16]_i_45_n_0
    SLICE_X120Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.608 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.608    cpu_inst/alu_inst/alu_result_out_reg[16]_i_36_n_0
    SLICE_X120Y305       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    45.684 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_26/CO[1]
                         net (fo=36, routed)          1.196    46.880    cpu_inst/alu_inst/divu_quotient0[16]
    SLICE_X121Y298       LUT3 (Prop_lut3_I0_O)        0.124    47.004 r  cpu_inst/alu_inst/alu_result_out[15]_i_105/O
                         net (fo=1, routed)           0.000    47.004    cpu_inst/alu_inst/alu_result_out[15]_i_105_n_0
    SLICE_X121Y298       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    47.197 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    47.197    cpu_inst/alu_inst/alu_result_out_reg[15]_i_99_n_0
    SLICE_X121Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.250 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.001    47.251    cpu_inst/alu_inst/alu_result_out_reg[15]_i_94_n_0
    SLICE_X121Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.304 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_89/CO[3]
                         net (fo=1, routed)           0.000    47.304    cpu_inst/alu_inst/alu_result_out_reg[15]_i_89_n_0
    SLICE_X121Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.357 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.357    cpu_inst/alu_inst/alu_result_out_reg[15]_i_84_n_0
    SLICE_X121Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.410 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    47.410    cpu_inst/alu_inst/alu_result_out_reg[15]_i_75_n_0
    SLICE_X121Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.463 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.463    cpu_inst/alu_inst/alu_result_out_reg[15]_i_65_n_0
    SLICE_X121Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.516 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    47.516    cpu_inst/alu_inst/alu_result_out_reg[15]_i_55_n_0
    SLICE_X121Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.569 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.569    cpu_inst/alu_inst/alu_result_out_reg[15]_i_41_n_0
    SLICE_X121Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    47.646 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_23/CO[1]
                         net (fo=36, routed)          1.190    48.836    cpu_inst/alu_inst/divu_quotient0[15]
    SLICE_X122Y299       LUT3 (Prop_lut3_I0_O)        0.122    48.958 r  cpu_inst/alu_inst/alu_result_out[14]_i_65/O
                         net (fo=1, routed)           0.000    48.958    cpu_inst/alu_inst/alu_result_out[14]_i_65_n_0
    SLICE_X122Y299       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    49.204 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.001    49.205    cpu_inst/alu_inst/alu_result_out_reg[14]_i_56_n_0
    SLICE_X122Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.259 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.259    cpu_inst/alu_inst/alu_result_out_reg[14]_i_51_n_0
    SLICE_X122Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.313 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.313    cpu_inst/alu_inst/alu_result_out_reg[14]_i_46_n_0
    SLICE_X122Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.367 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.367    cpu_inst/alu_inst/alu_result_out_reg[14]_i_41_n_0
    SLICE_X122Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.421 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.421    cpu_inst/alu_inst/alu_result_out_reg[14]_i_36_n_0
    SLICE_X122Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.475 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.475    cpu_inst/alu_inst/alu_result_out_reg[14]_i_30_n_0
    SLICE_X122Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.529 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.529    cpu_inst/alu_inst/alu_result_out_reg[14]_i_23_n_0
    SLICE_X122Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    49.605 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_18/CO[1]
                         net (fo=36, routed)          1.163    50.768    cpu_inst/alu_inst/divu_quotient0[14]
    SLICE_X126Y296       LUT3 (Prop_lut3_I0_O)        0.124    50.892 r  cpu_inst/alu_inst/alu_result_out[13]_i_67/O
                         net (fo=1, routed)           0.000    50.892    cpu_inst/alu_inst/alu_result_out[13]_i_67_n_0
    SLICE_X126Y296       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    51.072 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    51.072    cpu_inst/alu_inst/alu_result_out_reg[13]_i_61_n_0
    SLICE_X126Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.126 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.126    cpu_inst/alu_inst/alu_result_out_reg[13]_i_56_n_0
    SLICE_X126Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.180 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.180    cpu_inst/alu_inst/alu_result_out_reg[13]_i_51_n_0
    SLICE_X126Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.234 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.001    51.235    cpu_inst/alu_inst/alu_result_out_reg[13]_i_46_n_0
    SLICE_X126Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.289 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.289    cpu_inst/alu_inst/alu_result_out_reg[13]_i_41_n_0
    SLICE_X126Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.343 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    cpu_inst/alu_inst/alu_result_out_reg[13]_i_36_n_0
    SLICE_X126Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.397 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.397    cpu_inst/alu_inst/alu_result_out_reg[13]_i_29_n_0
    SLICE_X126Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.451 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.451    cpu_inst/alu_inst/alu_result_out_reg[13]_i_22_n_0
    SLICE_X126Y304       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    51.527 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_15/CO[1]
                         net (fo=36, routed)          1.185    52.712    cpu_inst/alu_inst/divu_quotient0[13]
    SLICE_X128Y295       LUT6 (Prop_lut6_I0_O)        0.124    52.836 r  cpu_inst/alu_inst/alu_result_out[12]_i_70/O
                         net (fo=1, routed)           0.000    52.836    cpu_inst/alu_inst/alu_result_out[12]_i_70_n_0
    SLICE_X128Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    53.092 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.092    cpu_inst/alu_inst/alu_result_out_reg[12]_i_62_n_0
    SLICE_X128Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.146 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    53.146    cpu_inst/alu_inst/alu_result_out_reg[12]_i_57_n_0
    SLICE_X128Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.200 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    53.200    cpu_inst/alu_inst/alu_result_out_reg[12]_i_52_n_0
    SLICE_X128Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.254 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    cpu_inst/alu_inst/alu_result_out_reg[12]_i_47_n_0
    SLICE_X128Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.308 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.001    53.309    cpu_inst/alu_inst/alu_result_out_reg[12]_i_42_n_0
    SLICE_X128Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.363    cpu_inst/alu_inst/alu_result_out_reg[12]_i_37_n_0
    SLICE_X128Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.417    cpu_inst/alu_inst/alu_result_out_reg[12]_i_31_n_0
    SLICE_X128Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.471    cpu_inst/alu_inst/alu_result_out_reg[12]_i_20_n_0
    SLICE_X128Y303       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.547 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_15/CO[1]
                         net (fo=36, routed)          1.342    54.889    cpu_inst/alu_inst/divu_quotient0[12]
    SLICE_X130Y294       LUT6 (Prop_lut6_I0_O)        0.124    55.013 r  cpu_inst/alu_inst/alu_result_out[11]_i_88/O
                         net (fo=1, routed)           0.000    55.013    cpu_inst/alu_inst/alu_result_out[11]_i_88_n_0
    SLICE_X130Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    55.269 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    55.269    cpu_inst/alu_inst/alu_result_out_reg[11]_i_80_n_0
    SLICE_X130Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.323 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    55.323    cpu_inst/alu_inst/alu_result_out_reg[11]_i_75_n_0
    SLICE_X130Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.377 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.377    cpu_inst/alu_inst/alu_result_out_reg[11]_i_70_n_0
    SLICE_X130Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.431 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    55.431    cpu_inst/alu_inst/alu_result_out_reg[11]_i_65_n_0
    SLICE_X130Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.485 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.485    cpu_inst/alu_inst/alu_result_out_reg[11]_i_60_n_0
    SLICE_X130Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.539 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.001    55.540    cpu_inst/alu_inst/alu_result_out_reg[11]_i_51_n_0
    SLICE_X130Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.594 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    55.594    cpu_inst/alu_inst/alu_result_out_reg[11]_i_41_n_0
    SLICE_X130Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.648 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.648    cpu_inst/alu_inst/alu_result_out_reg[11]_i_28_n_0
    SLICE_X130Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    55.724 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_16/CO[1]
                         net (fo=36, routed)          1.415    57.138    cpu_inst/alu_inst/divu_quotient0[11]
    SLICE_X118Y294       LUT6 (Prop_lut6_I0_O)        0.124    57.262 r  cpu_inst/alu_inst/alu_result_out[10]_i_63/O
                         net (fo=1, routed)           0.000    57.262    cpu_inst/alu_inst/alu_result_out[10]_i_63_n_0
    SLICE_X118Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    57.518 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.518    cpu_inst/alu_inst/alu_result_out_reg[10]_i_55_n_0
    SLICE_X118Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.572 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.572    cpu_inst/alu_inst/alu_result_out_reg[10]_i_50_n_0
    SLICE_X118Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.626 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.626    cpu_inst/alu_inst/alu_result_out_reg[10]_i_45_n_0
    SLICE_X118Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.680 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.680    cpu_inst/alu_inst/alu_result_out_reg[10]_i_40_n_0
    SLICE_X118Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.734 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.734    cpu_inst/alu_inst/alu_result_out_reg[10]_i_35_n_0
    SLICE_X118Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.788 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.001    57.789    cpu_inst/alu_inst/alu_result_out_reg[10]_i_30_n_0
    SLICE_X118Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.843 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.843    cpu_inst/alu_inst/alu_result_out_reg[10]_i_25_n_0
    SLICE_X118Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.897 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.897    cpu_inst/alu_inst/alu_result_out_reg[10]_i_20_n_0
    SLICE_X118Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    57.973 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_15/CO[1]
                         net (fo=36, routed)          1.268    59.242    cpu_inst/alu_inst/divu_quotient0[10]
    SLICE_X119Y291       LUT3 (Prop_lut3_I0_O)        0.124    59.366 r  cpu_inst/alu_inst/alu_result_out[9]_i_67/O
                         net (fo=1, routed)           0.000    59.366    cpu_inst/alu_inst/alu_result_out[9]_i_67_n_0
    SLICE_X119Y291       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    59.559 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.559    cpu_inst/alu_inst/alu_result_out_reg[9]_i_61_n_0
    SLICE_X119Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.612 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.612    cpu_inst/alu_inst/alu_result_out_reg[9]_i_56_n_0
    SLICE_X119Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.665 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.665    cpu_inst/alu_inst/alu_result_out_reg[9]_i_51_n_0
    SLICE_X119Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.718 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.718    cpu_inst/alu_inst/alu_result_out_reg[9]_i_46_n_0
    SLICE_X119Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.771 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.771    cpu_inst/alu_inst/alu_result_out_reg[9]_i_41_n_0
    SLICE_X119Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.824 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.824    cpu_inst/alu_inst/alu_result_out_reg[9]_i_36_n_0
    SLICE_X119Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.877 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.877    cpu_inst/alu_inst/alu_result_out_reg[9]_i_31_n_0
    SLICE_X119Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.930 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.930    cpu_inst/alu_inst/alu_result_out_reg[9]_i_27_n_0
    SLICE_X119Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.007 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_24/CO[1]
                         net (fo=36, routed)          1.062    61.069    cpu_inst/alu_inst/divu_quotient0[9]
    SLICE_X123Y291       LUT6 (Prop_lut6_I0_O)        0.122    61.191 r  cpu_inst/alu_inst/alu_result_out[8]_i_81/O
                         net (fo=1, routed)           0.000    61.191    cpu_inst/alu_inst/alu_result_out[8]_i_81_n_0
    SLICE_X123Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    61.458 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.458    cpu_inst/alu_inst/alu_result_out_reg[8]_i_74_n_0
    SLICE_X123Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.511 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_69/CO[3]
                         net (fo=1, routed)           0.000    61.511    cpu_inst/alu_inst/alu_result_out_reg[8]_i_69_n_0
    SLICE_X123Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.564 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    61.564    cpu_inst/alu_inst/alu_result_out_reg[8]_i_64_n_0
    SLICE_X123Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.617 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_59/CO[3]
                         net (fo=1, routed)           0.000    61.617    cpu_inst/alu_inst/alu_result_out_reg[8]_i_59_n_0
    SLICE_X123Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.670 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    61.670    cpu_inst/alu_inst/alu_result_out_reg[8]_i_54_n_0
    SLICE_X123Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.723 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.723    cpu_inst/alu_inst/alu_result_out_reg[8]_i_49_n_0
    SLICE_X123Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.776 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    61.776    cpu_inst/alu_inst/alu_result_out_reg[8]_i_44_n_0
    SLICE_X123Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.829 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.829    cpu_inst/alu_inst/alu_result_out_reg[8]_i_33_n_0
    SLICE_X123Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    61.906 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_17/CO[1]
                         net (fo=36, routed)          1.269    63.175    cpu_inst/alu_inst/divu_quotient0[8]
    SLICE_X127Y290       LUT6 (Prop_lut6_I0_O)        0.122    63.297 r  cpu_inst/alu_inst/alu_result_out[7]_i_96/O
                         net (fo=1, routed)           0.000    63.297    cpu_inst/alu_inst/alu_result_out[7]_i_96_n_0
    SLICE_X127Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.564 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    63.564    cpu_inst/alu_inst/alu_result_out_reg[7]_i_89_n_0
    SLICE_X127Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.617 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    63.617    cpu_inst/alu_inst/alu_result_out_reg[7]_i_84_n_0
    SLICE_X127Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.670 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    63.670    cpu_inst/alu_inst/alu_result_out_reg[7]_i_79_n_0
    SLICE_X127Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.723 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.723    cpu_inst/alu_inst/alu_result_out_reg[7]_i_74_n_0
    SLICE_X127Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.776 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000    63.776    cpu_inst/alu_inst/alu_result_out_reg[7]_i_69_n_0
    SLICE_X127Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.829 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000    63.829    cpu_inst/alu_inst/alu_result_out_reg[7]_i_64_n_0
    SLICE_X127Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.882 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    63.882    cpu_inst/alu_inst/alu_result_out_reg[7]_i_55_n_0
    SLICE_X127Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.935 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    63.935    cpu_inst/alu_inst/alu_result_out_reg[7]_i_43_n_0
    SLICE_X127Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.012 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_20/CO[1]
                         net (fo=36, routed)          1.485    65.497    cpu_inst/alu_inst/divu_quotient0[7]
    SLICE_X132Y290       LUT6 (Prop_lut6_I0_O)        0.122    65.619 r  cpu_inst/alu_inst/alu_result_out[6]_i_67/O
                         net (fo=1, routed)           0.000    65.619    cpu_inst/alu_inst/alu_result_out[6]_i_67_n_0
    SLICE_X132Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    65.875 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_60/CO[3]
                         net (fo=1, routed)           0.000    65.875    cpu_inst/alu_inst/alu_result_out_reg[6]_i_60_n_0
    SLICE_X132Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.929 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.929    cpu_inst/alu_inst/alu_result_out_reg[6]_i_55_n_0
    SLICE_X132Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.983 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.983    cpu_inst/alu_inst/alu_result_out_reg[6]_i_50_n_0
    SLICE_X132Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.037 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.037    cpu_inst/alu_inst/alu_result_out_reg[6]_i_45_n_0
    SLICE_X132Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.091 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.091    cpu_inst/alu_inst/alu_result_out_reg[6]_i_40_n_0
    SLICE_X132Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.145 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.145    cpu_inst/alu_inst/alu_result_out_reg[6]_i_33_n_0
    SLICE_X132Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.199 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.199    cpu_inst/alu_inst/alu_result_out_reg[6]_i_27_n_0
    SLICE_X132Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.253 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.253    cpu_inst/alu_inst/alu_result_out_reg[6]_i_22_n_0
    SLICE_X132Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    66.329 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_16/CO[1]
                         net (fo=36, routed)          1.097    67.426    cpu_inst/alu_inst/divu_quotient0[6]
    SLICE_X116Y289       LUT6 (Prop_lut6_I0_O)        0.124    67.550 r  cpu_inst/alu_inst/alu_result_out[5]_i_68/O
                         net (fo=1, routed)           0.000    67.550    cpu_inst/alu_inst/alu_result_out[5]_i_68_n_0
    SLICE_X116Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    67.806 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.806    cpu_inst/alu_inst/alu_result_out_reg[5]_i_61_n_0
    SLICE_X116Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.860 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.860    cpu_inst/alu_inst/alu_result_out_reg[5]_i_56_n_0
    SLICE_X116Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.914 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.914    cpu_inst/alu_inst/alu_result_out_reg[5]_i_51_n_0
    SLICE_X116Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.968 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.968    cpu_inst/alu_inst/alu_result_out_reg[5]_i_46_n_0
    SLICE_X116Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.022 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.022    cpu_inst/alu_inst/alu_result_out_reg[5]_i_41_n_0
    SLICE_X116Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.076 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.076    cpu_inst/alu_inst/alu_result_out_reg[5]_i_36_n_0
    SLICE_X116Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.130 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.130    cpu_inst/alu_inst/alu_result_out_reg[5]_i_31_n_0
    SLICE_X116Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.184 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.184    cpu_inst/alu_inst/alu_result_out_reg[5]_i_28_n_0
    SLICE_X116Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    68.260 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_24/CO[1]
                         net (fo=36, routed)          1.171    69.431    cpu_inst/alu_inst/divu_quotient0[5]
    SLICE_X122Y289       LUT6 (Prop_lut6_I0_O)        0.124    69.555 r  cpu_inst/alu_inst/alu_result_out[4]_i_61/O
                         net (fo=1, routed)           0.000    69.555    cpu_inst/alu_inst/alu_result_out[4]_i_61_n_0
    SLICE_X122Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.811 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.811    cpu_inst/alu_inst/alu_result_out_reg[4]_i_54_n_0
    SLICE_X122Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.865 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    69.865    cpu_inst/alu_inst/alu_result_out_reg[4]_i_49_n_0
    SLICE_X122Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.919 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.919    cpu_inst/alu_inst/alu_result_out_reg[4]_i_44_n_0
    SLICE_X122Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.973 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.973    cpu_inst/alu_inst/alu_result_out_reg[4]_i_39_n_0
    SLICE_X122Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.027 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.027    cpu_inst/alu_inst/alu_result_out_reg[4]_i_34_n_0
    SLICE_X122Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.081 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.081    cpu_inst/alu_inst/alu_result_out_reg[4]_i_29_n_0
    SLICE_X122Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.135 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.135    cpu_inst/alu_inst/alu_result_out_reg[4]_i_24_n_0
    SLICE_X122Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.189 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.189    cpu_inst/alu_inst/alu_result_out_reg[4]_i_21_n_0
    SLICE_X122Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.265 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_18/CO[1]
                         net (fo=36, routed)          1.198    71.464    cpu_inst/alu_inst/divu_quotient0[4]
    SLICE_X124Y288       LUT6 (Prop_lut6_I0_O)        0.124    71.588 r  cpu_inst/alu_inst/alu_result_out[3]_i_130/O
                         net (fo=1, routed)           0.000    71.588    cpu_inst/alu_inst/alu_result_out[3]_i_130_n_0
    SLICE_X124Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    71.844 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    71.844    cpu_inst/alu_inst/alu_result_out_reg[3]_i_123_n_0
    SLICE_X124Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.898 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.898    cpu_inst/alu_inst/alu_result_out_reg[3]_i_118_n_0
    SLICE_X124Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.952 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    71.952    cpu_inst/alu_inst/alu_result_out_reg[3]_i_113_n_0
    SLICE_X124Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.006 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.006    cpu_inst/alu_inst/alu_result_out_reg[3]_i_105_n_0
    SLICE_X124Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.060 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    72.060    cpu_inst/alu_inst/alu_result_out_reg[3]_i_92_n_0
    SLICE_X124Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.114 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    72.114    cpu_inst/alu_inst/alu_result_out_reg[3]_i_77_n_0
    SLICE_X124Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.168 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.168    cpu_inst/alu_inst/alu_result_out_reg[3]_i_62_n_0
    SLICE_X124Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.222 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.222    cpu_inst/alu_inst/alu_result_out_reg[3]_i_42_n_0
    SLICE_X124Y296       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    72.298 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_20/CO[1]
                         net (fo=36, routed)          1.227    73.524    cpu_inst/alu_inst/divu_quotient0[3]
    SLICE_X126Y287       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    73.902 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.902    cpu_inst/alu_inst/alu_result_out_reg[2]_i_50_n_0
    SLICE_X126Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    73.956 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.956    cpu_inst/alu_inst/alu_result_out_reg[2]_i_45_n_0
    SLICE_X126Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.010 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.010    cpu_inst/alu_inst/alu_result_out_reg[2]_i_40_n_0
    SLICE_X126Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.064 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.064    cpu_inst/alu_inst/alu_result_out_reg[2]_i_35_n_0
    SLICE_X126Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.118 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.118    cpu_inst/alu_inst/alu_result_out_reg[2]_i_30_n_0
    SLICE_X126Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.172 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.172    cpu_inst/alu_inst/alu_result_out_reg[2]_i_25_n_0
    SLICE_X126Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.226 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.226    cpu_inst/alu_inst/alu_result_out_reg[2]_i_20_n_0
    SLICE_X126Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.280 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.280    cpu_inst/alu_inst/alu_result_out_reg[2]_i_17_n_0
    SLICE_X126Y295       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    74.356 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_15/CO[1]
                         net (fo=36, routed)          1.322    75.679    cpu_inst/alu_inst/divu_quotient0[2]
    SLICE_X125Y285       LUT6 (Prop_lut6_I0_O)        0.124    75.803 r  cpu_inst/alu_inst/alu_result_out[1]_i_67/O
                         net (fo=1, routed)           0.000    75.803    cpu_inst/alu_inst/alu_result_out[1]_i_67_n_0
    SLICE_X125Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    76.070 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    76.070    cpu_inst/alu_inst/alu_result_out_reg[1]_i_60_n_0
    SLICE_X125Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.123 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000    76.123    cpu_inst/alu_inst/alu_result_out_reg[1]_i_55_n_0
    SLICE_X125Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.176 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    76.176    cpu_inst/alu_inst/alu_result_out_reg[1]_i_50_n_0
    SLICE_X125Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.229 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.229    cpu_inst/alu_inst/alu_result_out_reg[1]_i_45_n_0
    SLICE_X125Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.282 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.282    cpu_inst/alu_inst/alu_result_out_reg[1]_i_40_n_0
    SLICE_X125Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.335 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.335    cpu_inst/alu_inst/alu_result_out_reg[1]_i_35_n_0
    SLICE_X125Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.388 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.388    cpu_inst/alu_inst/alu_result_out_reg[1]_i_24_n_0
    SLICE_X125Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.441 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.441    cpu_inst/alu_inst/alu_result_out_reg[1]_i_17_n_0
    SLICE_X125Y293       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    76.518 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_13/CO[1]
                         net (fo=36, routed)          1.357    77.875    cpu_inst/alu_inst/divu_quotient0[1]
    SLICE_X129Y286       LUT6 (Prop_lut6_I0_O)        0.122    77.997 r  cpu_inst/alu_inst/alu_result_out[0]_i_144/O
                         net (fo=1, routed)           0.354    78.351    cpu_inst/alu_inst/alu_result_out[0]_i_144_n_0
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    78.640 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.000    78.640    cpu_inst/alu_inst/alu_result_out_reg[0]_i_136_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.694 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    78.694    cpu_inst/alu_inst/alu_result_out_reg[0]_i_131_n_0
    SLICE_X128Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.748 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    78.748    cpu_inst/alu_inst/alu_result_out_reg[0]_i_126_n_0
    SLICE_X128Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.802 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    78.802    cpu_inst/alu_inst/alu_result_out_reg[0]_i_121_n_0
    SLICE_X128Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.856 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    78.856    cpu_inst/alu_inst/alu_result_out_reg[0]_i_100_n_0
    SLICE_X128Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.910 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    78.910    cpu_inst/alu_inst/alu_result_out_reg[0]_i_79_n_0
    SLICE_X128Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.964 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.964    cpu_inst/alu_inst/alu_result_out_reg[0]_i_57_n_0
    SLICE_X128Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    79.018 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    79.018    cpu_inst/alu_inst/alu_result_out_reg[0]_i_38_n_0
    SLICE_X128Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    79.151 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_35/CO[0]
                         net (fo=1, routed)           0.658    79.810    cpu_inst/id_ex_pipeline_reg_inst/divu_quotient0[0]
    SLICE_X127Y286       LUT6 (Prop_lut6_I4_O)        0.128    79.938 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22/O
                         net (fo=1, routed)           0.827    80.764    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22_n_0
    SLICE_X115Y278       LUT6 (Prop_lut6_I4_O)        0.043    80.807 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7/O
                         net (fo=1, routed)           0.449    81.257    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7_n_0
    SLICE_X116Y278       LUT6 (Prop_lut6_I5_O)        0.043    81.300 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_1/O
                         net (fo=25, routed)          4.380    85.680    cpu_inst/ex_mem_pipeline_reg_inst/ALU_OUT_EX[0]
    SLICE_X135Y234       FDRE                                         r  cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__17/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        85.594ns  (logic 26.782ns (31.289%)  route 58.812ns (68.710%))
  Logic Levels:           326  (CARRY4=287 FDRE=1 LUT3=10 LUT5=1 LUT6=27)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y288       FDRE                         0.000     0.000 r  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
    SLICE_X106Y288       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/Q
                         net (fo=115, routed)         2.664     2.923    cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0_n_0
    SLICE_X125Y282       LUT3 (Prop_lut3_I0_O)        0.043     2.966 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12/O
                         net (fo=42, routed)          1.876     4.842    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12_n_0
    SLICE_X102Y289       LUT6 (Prop_lut6_I0_O)        0.043     4.885 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[18]_i_19/O
                         net (fo=72, routed)          4.888     9.773    cpu_inst/id_ex_pipeline_reg_inst/data2sel_out_reg[1]_7
    SLICE_X114Y288       LUT6 (Prop_lut6_I1_O)        0.043     9.816 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33/O
                         net (fo=1, routed)           0.108     9.924    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33_n_0
    SLICE_X114Y288       LUT6 (Prop_lut6_I2_O)        0.043     9.967 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22/O
                         net (fo=3, routed)           0.603    10.570    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22_n_0
    SLICE_X122Y285       LUT6 (Prop_lut6_I4_O)        0.043    10.613 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_15/O
                         net (fo=68, routed)          2.964    13.577    cpu_inst/id_ex_pipeline_reg_inst/safe_div_op2[0]
    SLICE_X106Y306       LUT5 (Prop_lut5_I0_O)        0.043    13.620 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[31]_i_357/O
                         net (fo=1, routed)           0.000    13.620    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_0[0]
    SLICE_X106Y306       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.866 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_302/CO[3]
                         net (fo=1, routed)           0.000    13.866    cpu_inst/alu_inst/alu_result_out_reg[31]_i_302_n_0
    SLICE_X106Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.920 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    13.920    cpu_inst/alu_inst/alu_result_out_reg[31]_i_260_n_0
    SLICE_X106Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.974 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu_inst/alu_inst/alu_result_out_reg[31]_i_224_n_0
    SLICE_X106Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.028 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.028    cpu_inst/alu_inst/alu_result_out_reg[31]_i_191_n_0
    SLICE_X106Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.082 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.082    cpu_inst/alu_inst/alu_result_out_reg[31]_i_163_n_0
    SLICE_X106Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.136 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    14.136    cpu_inst/alu_inst/alu_result_out_reg[31]_i_139_n_0
    SLICE_X106Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.190 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    14.190    cpu_inst/alu_inst/alu_result_out_reg[31]_i_99_n_0
    SLICE_X106Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.244 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.244    cpu_inst/alu_inst/alu_result_out_reg[31]_i_56_n_0
    SLICE_X106Y314       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.377 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          1.201    15.578    cpu_inst/alu_inst/divu_quotient0[31]
    SLICE_X103Y306       LUT6 (Prop_lut6_I0_O)        0.128    15.706 r  cpu_inst/alu_inst/alu_result_out[30]_i_102/O
                         net (fo=1, routed)           0.000    15.706    cpu_inst/alu_inst/alu_result_out[30]_i_102_n_0
    SLICE_X103Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.973 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    15.973    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_n_0
    SLICE_X103Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.026 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000    16.026    cpu_inst/alu_inst/alu_result_out_reg[30]_i_80_n_0
    SLICE_X103Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.079 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.079    cpu_inst/alu_inst/alu_result_out_reg[30]_i_70_n_0
    SLICE_X103Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.132 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.132    cpu_inst/alu_inst/alu_result_out_reg[30]_i_60_n_0
    SLICE_X103Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.185 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    16.185    cpu_inst/alu_inst/alu_result_out_reg[30]_i_50_n_0
    SLICE_X103Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.238 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.238    cpu_inst/alu_inst/alu_result_out_reg[30]_i_40_n_0
    SLICE_X103Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.291 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.291    cpu_inst/alu_inst/alu_result_out_reg[30]_i_30_n_0
    SLICE_X103Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.344 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.344    cpu_inst/alu_inst/alu_result_out_reg[30]_i_22_n_0
    SLICE_X103Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.421 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_17/CO[1]
                         net (fo=36, routed)          1.265    17.686    cpu_inst/alu_inst/divu_quotient0[30]
    SLICE_X105Y306       LUT3 (Prop_lut3_I0_O)        0.122    17.808 r  cpu_inst/alu_inst/alu_result_out[29]_i_55/O
                         net (fo=1, routed)           0.000    17.808    cpu_inst/alu_inst/alu_result_out[29]_i_55_n_0
    SLICE_X105Y306       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.001 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.001    cpu_inst/alu_inst/alu_result_out_reg[29]_i_49_n_0
    SLICE_X105Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.054 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.054    cpu_inst/alu_inst/alu_result_out_reg[29]_i_44_n_0
    SLICE_X105Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.107 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.107    cpu_inst/alu_inst/alu_result_out_reg[29]_i_39_n_0
    SLICE_X105Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.160 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.160    cpu_inst/alu_inst/alu_result_out_reg[29]_i_34_n_0
    SLICE_X105Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.213 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.213    cpu_inst/alu_inst/alu_result_out_reg[29]_i_29_n_0
    SLICE_X105Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.266 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.266    cpu_inst/alu_inst/alu_result_out_reg[29]_i_24_n_0
    SLICE_X105Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.319 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.319    cpu_inst/alu_inst/alu_result_out_reg[29]_i_19_n_0
    SLICE_X105Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.372 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.372    cpu_inst/alu_inst/alu_result_out_reg[29]_i_16_n_0
    SLICE_X105Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.449 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_15/CO[1]
                         net (fo=36, routed)          1.353    19.802    cpu_inst/alu_inst/divu_quotient0[29]
    SLICE_X107Y306       LUT3 (Prop_lut3_I0_O)        0.122    19.924 r  cpu_inst/alu_inst/alu_result_out[28]_i_77/O
                         net (fo=1, routed)           0.000    19.924    cpu_inst/alu_inst/alu_result_out[28]_i_77_n_0
    SLICE_X107Y306       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.119 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.119    cpu_inst/alu_inst/alu_result_out_reg[28]_i_70_n_0
    SLICE_X107Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.172 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.172    cpu_inst/alu_inst/alu_result_out_reg[28]_i_65_n_0
    SLICE_X107Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.225 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.225    cpu_inst/alu_inst/alu_result_out_reg[28]_i_60_n_0
    SLICE_X107Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.278 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.278    cpu_inst/alu_inst/alu_result_out_reg[28]_i_55_n_0
    SLICE_X107Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.331 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.331    cpu_inst/alu_inst/alu_result_out_reg[28]_i_50_n_0
    SLICE_X107Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.384 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.384    cpu_inst/alu_inst/alu_result_out_reg[28]_i_45_n_0
    SLICE_X107Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.437 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.437    cpu_inst/alu_inst/alu_result_out_reg[28]_i_36_n_0
    SLICE_X107Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.490 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.490    cpu_inst/alu_inst/alu_result_out_reg[28]_i_29_n_0
    SLICE_X107Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.567 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_18/CO[1]
                         net (fo=36, routed)          0.972    21.539    cpu_inst/alu_inst/divu_quotient0[28]
    SLICE_X108Y309       LUT3 (Prop_lut3_I0_O)        0.122    21.661 r  cpu_inst/alu_inst/alu_result_out[27]_i_127/O
                         net (fo=1, routed)           0.000    21.661    cpu_inst/alu_inst/alu_result_out[27]_i_127_n_0
    SLICE_X108Y309       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.841 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    21.841    cpu_inst/alu_inst/alu_result_out_reg[27]_i_121_n_0
    SLICE_X108Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_112/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu_inst/alu_inst/alu_result_out_reg[27]_i_112_n_0
    SLICE_X108Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_102/CO[3]
                         net (fo=1, routed)           0.000    21.949    cpu_inst/alu_inst/alu_result_out_reg[27]_i_102_n_0
    SLICE_X108Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.003 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_92/CO[3]
                         net (fo=1, routed)           0.000    22.003    cpu_inst/alu_inst/alu_result_out_reg[27]_i_92_n_0
    SLICE_X108Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.057 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_82/CO[3]
                         net (fo=1, routed)           0.000    22.057    cpu_inst/alu_inst/alu_result_out_reg[27]_i_82_n_0
    SLICE_X108Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.111 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.111    cpu_inst/alu_inst/alu_result_out_reg[27]_i_72_n_0
    SLICE_X108Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.165 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.165    cpu_inst/alu_inst/alu_result_out_reg[27]_i_61_n_0
    SLICE_X108Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.219 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    22.219    cpu_inst/alu_inst/alu_result_out_reg[27]_i_52_n_0
    SLICE_X108Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    22.295 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_37/CO[1]
                         net (fo=36, routed)          1.074    23.368    cpu_inst/alu_inst/divu_quotient0[27]
    SLICE_X109Y309       LUT6 (Prop_lut6_I0_O)        0.124    23.492 r  cpu_inst/alu_inst/alu_result_out[26]_i_63/O
                         net (fo=1, routed)           0.000    23.492    cpu_inst/alu_inst/alu_result_out[26]_i_63_n_0
    SLICE_X109Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.759 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cpu_inst/alu_inst/alu_result_out_reg[26]_i_55_n_0
    SLICE_X109Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.812 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.812    cpu_inst/alu_inst/alu_result_out_reg[26]_i_50_n_0
    SLICE_X109Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.865 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.865    cpu_inst/alu_inst/alu_result_out_reg[26]_i_45_n_0
    SLICE_X109Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.918 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.918    cpu_inst/alu_inst/alu_result_out_reg[26]_i_40_n_0
    SLICE_X109Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.971 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.971    cpu_inst/alu_inst/alu_result_out_reg[26]_i_35_n_0
    SLICE_X109Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.024 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.024    cpu_inst/alu_inst/alu_result_out_reg[26]_i_30_n_0
    SLICE_X109Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.077 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.077    cpu_inst/alu_inst/alu_result_out_reg[26]_i_25_n_0
    SLICE_X109Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.130 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.130    cpu_inst/alu_inst/alu_result_out_reg[26]_i_21_n_0
    SLICE_X109Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.207 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_13/CO[1]
                         net (fo=36, routed)          1.475    25.682    cpu_inst/alu_inst/divu_quotient0[26]
    SLICE_X114Y307       LUT3 (Prop_lut3_I0_O)        0.122    25.804 r  cpu_inst/alu_inst/alu_result_out[25]_i_60/O
                         net (fo=1, routed)           0.000    25.804    cpu_inst/alu_inst/alu_result_out[25]_i_60_n_0
    SLICE_X114Y307       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    25.984 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.984    cpu_inst/alu_inst/alu_result_out_reg[25]_i_54_n_0
    SLICE_X114Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    26.038    cpu_inst/alu_inst/alu_result_out_reg[25]_i_49_n_0
    SLICE_X114Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    26.092    cpu_inst/alu_inst/alu_result_out_reg[25]_i_44_n_0
    SLICE_X114Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.146    cpu_inst/alu_inst/alu_result_out_reg[25]_i_39_n_0
    SLICE_X114Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.200 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.200    cpu_inst/alu_inst/alu_result_out_reg[25]_i_34_n_0
    SLICE_X114Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.254 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.254    cpu_inst/alu_inst/alu_result_out_reg[25]_i_29_n_0
    SLICE_X114Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.308 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.308    cpu_inst/alu_inst/alu_result_out_reg[25]_i_24_n_0
    SLICE_X114Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.362 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.362    cpu_inst/alu_inst/alu_result_out_reg[25]_i_19_n_0
    SLICE_X114Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    26.438 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_12/CO[1]
                         net (fo=36, routed)          1.000    27.438    cpu_inst/alu_inst/divu_quotient0[25]
    SLICE_X116Y307       LUT6 (Prop_lut6_I0_O)        0.124    27.562 r  cpu_inst/alu_inst/alu_result_out[24]_i_68/O
                         net (fo=1, routed)           0.000    27.562    cpu_inst/alu_inst/alu_result_out[24]_i_68_n_0
    SLICE_X116Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.818 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    27.818    cpu_inst/alu_inst/alu_result_out_reg[24]_i_60_n_0
    SLICE_X116Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.872 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.872    cpu_inst/alu_inst/alu_result_out_reg[24]_i_55_n_0
    SLICE_X116Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.926 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.926    cpu_inst/alu_inst/alu_result_out_reg[24]_i_50_n_0
    SLICE_X116Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.980 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.980    cpu_inst/alu_inst/alu_result_out_reg[24]_i_45_n_0
    SLICE_X116Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.034 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.034    cpu_inst/alu_inst/alu_result_out_reg[24]_i_40_n_0
    SLICE_X116Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.088 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.088    cpu_inst/alu_inst/alu_result_out_reg[24]_i_35_n_0
    SLICE_X116Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.142 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.142    cpu_inst/alu_inst/alu_result_out_reg[24]_i_30_n_0
    SLICE_X116Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.196 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.196    cpu_inst/alu_inst/alu_result_out_reg[24]_i_18_n_0
    SLICE_X116Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.272 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_12/CO[1]
                         net (fo=36, routed)          1.382    29.654    cpu_inst/alu_inst/divu_quotient0[24]
    SLICE_X120Y306       LUT6 (Prop_lut6_I0_O)        0.124    29.778 r  cpu_inst/alu_inst/alu_result_out[23]_i_117/O
                         net (fo=1, routed)           0.000    29.778    cpu_inst/alu_inst/alu_result_out[23]_i_117_n_0
    SLICE_X120Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.034 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_109/CO[3]
                         net (fo=1, routed)           0.000    30.034    cpu_inst/alu_inst/alu_result_out_reg[23]_i_109_n_0
    SLICE_X120Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    30.088    cpu_inst/alu_inst/alu_result_out_reg[23]_i_104_n_0
    SLICE_X120Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_95/CO[3]
                         net (fo=1, routed)           0.000    30.142    cpu_inst/alu_inst/alu_result_out_reg[23]_i_95_n_0
    SLICE_X120Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.196    cpu_inst/alu_inst/alu_result_out_reg[23]_i_85_n_0
    SLICE_X120Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.250    cpu_inst/alu_inst/alu_result_out_reg[23]_i_75_n_0
    SLICE_X120Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.304 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.304    cpu_inst/alu_inst/alu_result_out_reg[23]_i_65_n_0
    SLICE_X120Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.358    cpu_inst/alu_inst/alu_result_out_reg[23]_i_55_n_0
    SLICE_X120Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.412    cpu_inst/alu_inst/alu_result_out_reg[23]_i_43_n_0
    SLICE_X120Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    30.488 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_19/CO[1]
                         net (fo=36, routed)          1.472    31.960    cpu_inst/alu_inst/divu_quotient0[23]
    SLICE_X126Y305       LUT6 (Prop_lut6_I0_O)        0.124    32.084 r  cpu_inst/alu_inst/alu_result_out[22]_i_59/O
                         net (fo=1, routed)           0.000    32.084    cpu_inst/alu_inst/alu_result_out[22]_i_59_n_0
    SLICE_X126Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.340 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.340    cpu_inst/alu_inst/alu_result_out_reg[22]_i_51_n_0
    SLICE_X126Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.394 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.394    cpu_inst/alu_inst/alu_result_out_reg[22]_i_46_n_0
    SLICE_X126Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.448 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.448    cpu_inst/alu_inst/alu_result_out_reg[22]_i_41_n_0
    SLICE_X126Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.502 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.502    cpu_inst/alu_inst/alu_result_out_reg[22]_i_36_n_0
    SLICE_X126Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.556 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.556    cpu_inst/alu_inst/alu_result_out_reg[22]_i_31_n_0
    SLICE_X126Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.610 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.610    cpu_inst/alu_inst/alu_result_out_reg[22]_i_26_n_0
    SLICE_X126Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.664 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.664    cpu_inst/alu_inst/alu_result_out_reg[22]_i_21_n_0
    SLICE_X126Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.718 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.718    cpu_inst/alu_inst/alu_result_out_reg[22]_i_18_n_0
    SLICE_X126Y313       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    32.794 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_16/CO[1]
                         net (fo=36, routed)          1.121    33.915    cpu_inst/alu_inst/divu_quotient0[22]
    SLICE_X125Y304       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    34.283 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.283    cpu_inst/alu_inst/alu_result_out_reg[21]_i_55_n_0
    SLICE_X125Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.336 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.336    cpu_inst/alu_inst/alu_result_out_reg[21]_i_50_n_0
    SLICE_X125Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.389 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.389    cpu_inst/alu_inst/alu_result_out_reg[21]_i_45_n_0
    SLICE_X125Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.442 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.442    cpu_inst/alu_inst/alu_result_out_reg[21]_i_40_n_0
    SLICE_X125Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.495 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.495    cpu_inst/alu_inst/alu_result_out_reg[21]_i_35_n_0
    SLICE_X125Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.548 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.548    cpu_inst/alu_inst/alu_result_out_reg[21]_i_30_n_0
    SLICE_X125Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.601 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.601    cpu_inst/alu_inst/alu_result_out_reg[21]_i_25_n_0
    SLICE_X125Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.654 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.654    cpu_inst/alu_inst/alu_result_out_reg[21]_i_22_n_0
    SLICE_X125Y312       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.731 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_17/CO[1]
                         net (fo=36, routed)          1.446    36.177    cpu_inst/alu_inst/divu_quotient0[21]
    SLICE_X130Y303       LUT6 (Prop_lut6_I0_O)        0.122    36.299 r  cpu_inst/alu_inst/alu_result_out[19]_i_141/O
                         net (fo=1, routed)           0.000    36.299    cpu_inst/alu_inst/alu_result_out[19]_i_141_n_0
    SLICE_X130Y303       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.555 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_125/CO[3]
                         net (fo=1, routed)           0.000    36.555    cpu_inst/alu_inst/alu_result_out_reg[19]_i_125_n_0
    SLICE_X130Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.609 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_115/CO[3]
                         net (fo=1, routed)           0.000    36.609    cpu_inst/alu_inst/alu_result_out_reg[19]_i_115_n_0
    SLICE_X130Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.663 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_105/CO[3]
                         net (fo=1, routed)           0.000    36.663    cpu_inst/alu_inst/alu_result_out_reg[19]_i_105_n_0
    SLICE_X130Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.717 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    36.717    cpu_inst/alu_inst/alu_result_out_reg[19]_i_95_n_0
    SLICE_X130Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.771 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_85/CO[3]
                         net (fo=1, routed)           0.000    36.771    cpu_inst/alu_inst/alu_result_out_reg[19]_i_85_n_0
    SLICE_X130Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.825 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.825    cpu_inst/alu_inst/alu_result_out_reg[19]_i_73_n_0
    SLICE_X130Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.879 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.879    cpu_inst/alu_inst/alu_result_out_reg[19]_i_57_n_0
    SLICE_X130Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.933 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.933    cpu_inst/alu_inst/alu_result_out_reg[19]_i_37_n_0
    SLICE_X130Y311       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    37.009 r  cpu_inst/alu_inst/alu_result_out_reg[20]_i_39/CO[1]
                         net (fo=36, routed)          1.390    38.399    cpu_inst/alu_inst/divu_quotient0[20]
    SLICE_X132Y300       LUT3 (Prop_lut3_I0_O)        0.124    38.523 r  cpu_inst/alu_inst/alu_result_out[19]_i_135/O
                         net (fo=1, routed)           0.000    38.523    cpu_inst/alu_inst/alu_result_out[19]_i_135_n_0
    SLICE_X132Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    38.703 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_124/CO[3]
                         net (fo=1, routed)           0.000    38.703    cpu_inst/alu_inst/alu_result_out_reg[19]_i_124_n_0
    SLICE_X132Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.757 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_114/CO[3]
                         net (fo=1, routed)           0.000    38.757    cpu_inst/alu_inst/alu_result_out_reg[19]_i_114_n_0
    SLICE_X132Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.811 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    38.811    cpu_inst/alu_inst/alu_result_out_reg[19]_i_104_n_0
    SLICE_X132Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.865 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.865    cpu_inst/alu_inst/alu_result_out_reg[19]_i_94_n_0
    SLICE_X132Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.919 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_84/CO[3]
                         net (fo=1, routed)           0.000    38.919    cpu_inst/alu_inst/alu_result_out_reg[19]_i_84_n_0
    SLICE_X132Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.973 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.973    cpu_inst/alu_inst/alu_result_out_reg[19]_i_72_n_0
    SLICE_X132Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.027 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    39.027    cpu_inst/alu_inst/alu_result_out_reg[19]_i_56_n_0
    SLICE_X132Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.081 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.081    cpu_inst/alu_inst/alu_result_out_reg[19]_i_36_n_0
    SLICE_X132Y308       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    39.157 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_19/CO[1]
                         net (fo=36, routed)          1.640    40.796    cpu_inst/alu_inst/divu_quotient0[19]
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.124    40.920 r  cpu_inst/alu_inst/alu_result_out[18]_i_90/O
                         net (fo=1, routed)           0.000    40.920    cpu_inst/alu_inst/alu_result_out[18]_i_90_n_0
    SLICE_X115Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.187 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_82/CO[3]
                         net (fo=1, routed)           0.001    41.188    cpu_inst/alu_inst/alu_result_out_reg[18]_i_82_n_0
    SLICE_X115Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.241 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.241    cpu_inst/alu_inst/alu_result_out_reg[18]_i_77_n_0
    SLICE_X115Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.294 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    41.294    cpu_inst/alu_inst/alu_result_out_reg[18]_i_72_n_0
    SLICE_X115Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.347 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    41.347    cpu_inst/alu_inst/alu_result_out_reg[18]_i_63_n_0
    SLICE_X115Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.400 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.400    cpu_inst/alu_inst/alu_result_out_reg[18]_i_53_n_0
    SLICE_X115Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.453 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.453    cpu_inst/alu_inst/alu_result_out_reg[18]_i_43_n_0
    SLICE_X115Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.506 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.506    cpu_inst/alu_inst/alu_result_out_reg[18]_i_33_n_0
    SLICE_X115Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.559 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.559    cpu_inst/alu_inst/alu_result_out_reg[18]_i_23_n_0
    SLICE_X115Y307       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    41.636 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_16/CO[1]
                         net (fo=36, routed)          1.264    42.900    cpu_inst/alu_inst/divu_quotient0[18]
    SLICE_X116Y298       LUT6 (Prop_lut6_I0_O)        0.122    43.022 r  cpu_inst/alu_inst/alu_result_out[17]_i_64/O
                         net (fo=1, routed)           0.000    43.022    cpu_inst/alu_inst/alu_result_out[17]_i_64_n_0
    SLICE_X116Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    43.278 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.278    cpu_inst/alu_inst/alu_result_out_reg[17]_i_56_n_0
    SLICE_X116Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.332 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_51/CO[3]
                         net (fo=1, routed)           0.001    43.333    cpu_inst/alu_inst/alu_result_out_reg[17]_i_51_n_0
    SLICE_X116Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.387 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.387    cpu_inst/alu_inst/alu_result_out_reg[17]_i_46_n_0
    SLICE_X116Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.441 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_41/CO[3]
                         net (fo=1, routed)           0.000    43.441    cpu_inst/alu_inst/alu_result_out_reg[17]_i_41_n_0
    SLICE_X116Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.495 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.495    cpu_inst/alu_inst/alu_result_out_reg[17]_i_36_n_0
    SLICE_X116Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.549 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.549    cpu_inst/alu_inst/alu_result_out_reg[17]_i_31_n_0
    SLICE_X116Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.603 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.603    cpu_inst/alu_inst/alu_result_out_reg[17]_i_26_n_0
    SLICE_X116Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.657 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.657    cpu_inst/alu_inst/alu_result_out_reg[17]_i_21_n_0
    SLICE_X116Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    43.733 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_16/CO[1]
                         net (fo=36, routed)          1.117    44.849    cpu_inst/alu_inst/divu_quotient0[17]
    SLICE_X120Y297       LUT6 (Prop_lut6_I0_O)        0.124    44.973 r  cpu_inst/alu_inst/alu_result_out[16]_i_83/O
                         net (fo=1, routed)           0.000    44.973    cpu_inst/alu_inst/alu_result_out[16]_i_83_n_0
    SLICE_X120Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.229 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_75/CO[3]
                         net (fo=1, routed)           0.000    45.229    cpu_inst/alu_inst/alu_result_out_reg[16]_i_75_n_0
    SLICE_X120Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.283 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    45.283    cpu_inst/alu_inst/alu_result_out_reg[16]_i_70_n_0
    SLICE_X120Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.337 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.001    45.338    cpu_inst/alu_inst/alu_result_out_reg[16]_i_65_n_0
    SLICE_X120Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.392 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.392    cpu_inst/alu_inst/alu_result_out_reg[16]_i_60_n_0
    SLICE_X120Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.446 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.446    cpu_inst/alu_inst/alu_result_out_reg[16]_i_55_n_0
    SLICE_X120Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.500 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.500    cpu_inst/alu_inst/alu_result_out_reg[16]_i_50_n_0
    SLICE_X120Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.554 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.554    cpu_inst/alu_inst/alu_result_out_reg[16]_i_45_n_0
    SLICE_X120Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.608 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.608    cpu_inst/alu_inst/alu_result_out_reg[16]_i_36_n_0
    SLICE_X120Y305       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    45.684 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_26/CO[1]
                         net (fo=36, routed)          1.196    46.880    cpu_inst/alu_inst/divu_quotient0[16]
    SLICE_X121Y298       LUT3 (Prop_lut3_I0_O)        0.124    47.004 r  cpu_inst/alu_inst/alu_result_out[15]_i_105/O
                         net (fo=1, routed)           0.000    47.004    cpu_inst/alu_inst/alu_result_out[15]_i_105_n_0
    SLICE_X121Y298       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    47.197 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    47.197    cpu_inst/alu_inst/alu_result_out_reg[15]_i_99_n_0
    SLICE_X121Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.250 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.001    47.251    cpu_inst/alu_inst/alu_result_out_reg[15]_i_94_n_0
    SLICE_X121Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.304 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_89/CO[3]
                         net (fo=1, routed)           0.000    47.304    cpu_inst/alu_inst/alu_result_out_reg[15]_i_89_n_0
    SLICE_X121Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.357 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.357    cpu_inst/alu_inst/alu_result_out_reg[15]_i_84_n_0
    SLICE_X121Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.410 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    47.410    cpu_inst/alu_inst/alu_result_out_reg[15]_i_75_n_0
    SLICE_X121Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.463 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.463    cpu_inst/alu_inst/alu_result_out_reg[15]_i_65_n_0
    SLICE_X121Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.516 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    47.516    cpu_inst/alu_inst/alu_result_out_reg[15]_i_55_n_0
    SLICE_X121Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.569 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.569    cpu_inst/alu_inst/alu_result_out_reg[15]_i_41_n_0
    SLICE_X121Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    47.646 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_23/CO[1]
                         net (fo=36, routed)          1.190    48.836    cpu_inst/alu_inst/divu_quotient0[15]
    SLICE_X122Y299       LUT3 (Prop_lut3_I0_O)        0.122    48.958 r  cpu_inst/alu_inst/alu_result_out[14]_i_65/O
                         net (fo=1, routed)           0.000    48.958    cpu_inst/alu_inst/alu_result_out[14]_i_65_n_0
    SLICE_X122Y299       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    49.204 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.001    49.205    cpu_inst/alu_inst/alu_result_out_reg[14]_i_56_n_0
    SLICE_X122Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.259 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.259    cpu_inst/alu_inst/alu_result_out_reg[14]_i_51_n_0
    SLICE_X122Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.313 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.313    cpu_inst/alu_inst/alu_result_out_reg[14]_i_46_n_0
    SLICE_X122Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.367 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.367    cpu_inst/alu_inst/alu_result_out_reg[14]_i_41_n_0
    SLICE_X122Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.421 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.421    cpu_inst/alu_inst/alu_result_out_reg[14]_i_36_n_0
    SLICE_X122Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.475 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.475    cpu_inst/alu_inst/alu_result_out_reg[14]_i_30_n_0
    SLICE_X122Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.529 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.529    cpu_inst/alu_inst/alu_result_out_reg[14]_i_23_n_0
    SLICE_X122Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    49.605 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_18/CO[1]
                         net (fo=36, routed)          1.163    50.768    cpu_inst/alu_inst/divu_quotient0[14]
    SLICE_X126Y296       LUT3 (Prop_lut3_I0_O)        0.124    50.892 r  cpu_inst/alu_inst/alu_result_out[13]_i_67/O
                         net (fo=1, routed)           0.000    50.892    cpu_inst/alu_inst/alu_result_out[13]_i_67_n_0
    SLICE_X126Y296       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    51.072 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    51.072    cpu_inst/alu_inst/alu_result_out_reg[13]_i_61_n_0
    SLICE_X126Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.126 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.126    cpu_inst/alu_inst/alu_result_out_reg[13]_i_56_n_0
    SLICE_X126Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.180 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.180    cpu_inst/alu_inst/alu_result_out_reg[13]_i_51_n_0
    SLICE_X126Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.234 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.001    51.235    cpu_inst/alu_inst/alu_result_out_reg[13]_i_46_n_0
    SLICE_X126Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.289 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.289    cpu_inst/alu_inst/alu_result_out_reg[13]_i_41_n_0
    SLICE_X126Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.343 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    cpu_inst/alu_inst/alu_result_out_reg[13]_i_36_n_0
    SLICE_X126Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.397 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.397    cpu_inst/alu_inst/alu_result_out_reg[13]_i_29_n_0
    SLICE_X126Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.451 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.451    cpu_inst/alu_inst/alu_result_out_reg[13]_i_22_n_0
    SLICE_X126Y304       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    51.527 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_15/CO[1]
                         net (fo=36, routed)          1.185    52.712    cpu_inst/alu_inst/divu_quotient0[13]
    SLICE_X128Y295       LUT6 (Prop_lut6_I0_O)        0.124    52.836 r  cpu_inst/alu_inst/alu_result_out[12]_i_70/O
                         net (fo=1, routed)           0.000    52.836    cpu_inst/alu_inst/alu_result_out[12]_i_70_n_0
    SLICE_X128Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    53.092 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.092    cpu_inst/alu_inst/alu_result_out_reg[12]_i_62_n_0
    SLICE_X128Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.146 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    53.146    cpu_inst/alu_inst/alu_result_out_reg[12]_i_57_n_0
    SLICE_X128Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.200 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    53.200    cpu_inst/alu_inst/alu_result_out_reg[12]_i_52_n_0
    SLICE_X128Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.254 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    cpu_inst/alu_inst/alu_result_out_reg[12]_i_47_n_0
    SLICE_X128Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.308 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.001    53.309    cpu_inst/alu_inst/alu_result_out_reg[12]_i_42_n_0
    SLICE_X128Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.363    cpu_inst/alu_inst/alu_result_out_reg[12]_i_37_n_0
    SLICE_X128Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.417    cpu_inst/alu_inst/alu_result_out_reg[12]_i_31_n_0
    SLICE_X128Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.471    cpu_inst/alu_inst/alu_result_out_reg[12]_i_20_n_0
    SLICE_X128Y303       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.547 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_15/CO[1]
                         net (fo=36, routed)          1.342    54.889    cpu_inst/alu_inst/divu_quotient0[12]
    SLICE_X130Y294       LUT6 (Prop_lut6_I0_O)        0.124    55.013 r  cpu_inst/alu_inst/alu_result_out[11]_i_88/O
                         net (fo=1, routed)           0.000    55.013    cpu_inst/alu_inst/alu_result_out[11]_i_88_n_0
    SLICE_X130Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    55.269 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    55.269    cpu_inst/alu_inst/alu_result_out_reg[11]_i_80_n_0
    SLICE_X130Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.323 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    55.323    cpu_inst/alu_inst/alu_result_out_reg[11]_i_75_n_0
    SLICE_X130Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.377 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.377    cpu_inst/alu_inst/alu_result_out_reg[11]_i_70_n_0
    SLICE_X130Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.431 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    55.431    cpu_inst/alu_inst/alu_result_out_reg[11]_i_65_n_0
    SLICE_X130Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.485 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.485    cpu_inst/alu_inst/alu_result_out_reg[11]_i_60_n_0
    SLICE_X130Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.539 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.001    55.540    cpu_inst/alu_inst/alu_result_out_reg[11]_i_51_n_0
    SLICE_X130Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.594 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    55.594    cpu_inst/alu_inst/alu_result_out_reg[11]_i_41_n_0
    SLICE_X130Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.648 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.648    cpu_inst/alu_inst/alu_result_out_reg[11]_i_28_n_0
    SLICE_X130Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    55.724 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_16/CO[1]
                         net (fo=36, routed)          1.415    57.138    cpu_inst/alu_inst/divu_quotient0[11]
    SLICE_X118Y294       LUT6 (Prop_lut6_I0_O)        0.124    57.262 r  cpu_inst/alu_inst/alu_result_out[10]_i_63/O
                         net (fo=1, routed)           0.000    57.262    cpu_inst/alu_inst/alu_result_out[10]_i_63_n_0
    SLICE_X118Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    57.518 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.518    cpu_inst/alu_inst/alu_result_out_reg[10]_i_55_n_0
    SLICE_X118Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.572 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.572    cpu_inst/alu_inst/alu_result_out_reg[10]_i_50_n_0
    SLICE_X118Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.626 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.626    cpu_inst/alu_inst/alu_result_out_reg[10]_i_45_n_0
    SLICE_X118Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.680 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.680    cpu_inst/alu_inst/alu_result_out_reg[10]_i_40_n_0
    SLICE_X118Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.734 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.734    cpu_inst/alu_inst/alu_result_out_reg[10]_i_35_n_0
    SLICE_X118Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.788 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.001    57.789    cpu_inst/alu_inst/alu_result_out_reg[10]_i_30_n_0
    SLICE_X118Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.843 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.843    cpu_inst/alu_inst/alu_result_out_reg[10]_i_25_n_0
    SLICE_X118Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.897 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.897    cpu_inst/alu_inst/alu_result_out_reg[10]_i_20_n_0
    SLICE_X118Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    57.973 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_15/CO[1]
                         net (fo=36, routed)          1.268    59.242    cpu_inst/alu_inst/divu_quotient0[10]
    SLICE_X119Y291       LUT3 (Prop_lut3_I0_O)        0.124    59.366 r  cpu_inst/alu_inst/alu_result_out[9]_i_67/O
                         net (fo=1, routed)           0.000    59.366    cpu_inst/alu_inst/alu_result_out[9]_i_67_n_0
    SLICE_X119Y291       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    59.559 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.559    cpu_inst/alu_inst/alu_result_out_reg[9]_i_61_n_0
    SLICE_X119Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.612 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.612    cpu_inst/alu_inst/alu_result_out_reg[9]_i_56_n_0
    SLICE_X119Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.665 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.665    cpu_inst/alu_inst/alu_result_out_reg[9]_i_51_n_0
    SLICE_X119Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.718 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.718    cpu_inst/alu_inst/alu_result_out_reg[9]_i_46_n_0
    SLICE_X119Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.771 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.771    cpu_inst/alu_inst/alu_result_out_reg[9]_i_41_n_0
    SLICE_X119Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.824 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.824    cpu_inst/alu_inst/alu_result_out_reg[9]_i_36_n_0
    SLICE_X119Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.877 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.877    cpu_inst/alu_inst/alu_result_out_reg[9]_i_31_n_0
    SLICE_X119Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.930 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.930    cpu_inst/alu_inst/alu_result_out_reg[9]_i_27_n_0
    SLICE_X119Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.007 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_24/CO[1]
                         net (fo=36, routed)          1.062    61.069    cpu_inst/alu_inst/divu_quotient0[9]
    SLICE_X123Y291       LUT6 (Prop_lut6_I0_O)        0.122    61.191 r  cpu_inst/alu_inst/alu_result_out[8]_i_81/O
                         net (fo=1, routed)           0.000    61.191    cpu_inst/alu_inst/alu_result_out[8]_i_81_n_0
    SLICE_X123Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    61.458 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.458    cpu_inst/alu_inst/alu_result_out_reg[8]_i_74_n_0
    SLICE_X123Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.511 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_69/CO[3]
                         net (fo=1, routed)           0.000    61.511    cpu_inst/alu_inst/alu_result_out_reg[8]_i_69_n_0
    SLICE_X123Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.564 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    61.564    cpu_inst/alu_inst/alu_result_out_reg[8]_i_64_n_0
    SLICE_X123Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.617 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_59/CO[3]
                         net (fo=1, routed)           0.000    61.617    cpu_inst/alu_inst/alu_result_out_reg[8]_i_59_n_0
    SLICE_X123Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.670 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    61.670    cpu_inst/alu_inst/alu_result_out_reg[8]_i_54_n_0
    SLICE_X123Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.723 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.723    cpu_inst/alu_inst/alu_result_out_reg[8]_i_49_n_0
    SLICE_X123Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.776 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    61.776    cpu_inst/alu_inst/alu_result_out_reg[8]_i_44_n_0
    SLICE_X123Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.829 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.829    cpu_inst/alu_inst/alu_result_out_reg[8]_i_33_n_0
    SLICE_X123Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    61.906 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_17/CO[1]
                         net (fo=36, routed)          1.269    63.175    cpu_inst/alu_inst/divu_quotient0[8]
    SLICE_X127Y290       LUT6 (Prop_lut6_I0_O)        0.122    63.297 r  cpu_inst/alu_inst/alu_result_out[7]_i_96/O
                         net (fo=1, routed)           0.000    63.297    cpu_inst/alu_inst/alu_result_out[7]_i_96_n_0
    SLICE_X127Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.564 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    63.564    cpu_inst/alu_inst/alu_result_out_reg[7]_i_89_n_0
    SLICE_X127Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.617 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    63.617    cpu_inst/alu_inst/alu_result_out_reg[7]_i_84_n_0
    SLICE_X127Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.670 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    63.670    cpu_inst/alu_inst/alu_result_out_reg[7]_i_79_n_0
    SLICE_X127Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.723 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.723    cpu_inst/alu_inst/alu_result_out_reg[7]_i_74_n_0
    SLICE_X127Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.776 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000    63.776    cpu_inst/alu_inst/alu_result_out_reg[7]_i_69_n_0
    SLICE_X127Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.829 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000    63.829    cpu_inst/alu_inst/alu_result_out_reg[7]_i_64_n_0
    SLICE_X127Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.882 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    63.882    cpu_inst/alu_inst/alu_result_out_reg[7]_i_55_n_0
    SLICE_X127Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.935 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    63.935    cpu_inst/alu_inst/alu_result_out_reg[7]_i_43_n_0
    SLICE_X127Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.012 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_20/CO[1]
                         net (fo=36, routed)          1.485    65.497    cpu_inst/alu_inst/divu_quotient0[7]
    SLICE_X132Y290       LUT6 (Prop_lut6_I0_O)        0.122    65.619 r  cpu_inst/alu_inst/alu_result_out[6]_i_67/O
                         net (fo=1, routed)           0.000    65.619    cpu_inst/alu_inst/alu_result_out[6]_i_67_n_0
    SLICE_X132Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    65.875 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_60/CO[3]
                         net (fo=1, routed)           0.000    65.875    cpu_inst/alu_inst/alu_result_out_reg[6]_i_60_n_0
    SLICE_X132Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.929 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.929    cpu_inst/alu_inst/alu_result_out_reg[6]_i_55_n_0
    SLICE_X132Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.983 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.983    cpu_inst/alu_inst/alu_result_out_reg[6]_i_50_n_0
    SLICE_X132Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.037 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.037    cpu_inst/alu_inst/alu_result_out_reg[6]_i_45_n_0
    SLICE_X132Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.091 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.091    cpu_inst/alu_inst/alu_result_out_reg[6]_i_40_n_0
    SLICE_X132Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.145 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.145    cpu_inst/alu_inst/alu_result_out_reg[6]_i_33_n_0
    SLICE_X132Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.199 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.199    cpu_inst/alu_inst/alu_result_out_reg[6]_i_27_n_0
    SLICE_X132Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.253 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.253    cpu_inst/alu_inst/alu_result_out_reg[6]_i_22_n_0
    SLICE_X132Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    66.329 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_16/CO[1]
                         net (fo=36, routed)          1.097    67.426    cpu_inst/alu_inst/divu_quotient0[6]
    SLICE_X116Y289       LUT6 (Prop_lut6_I0_O)        0.124    67.550 r  cpu_inst/alu_inst/alu_result_out[5]_i_68/O
                         net (fo=1, routed)           0.000    67.550    cpu_inst/alu_inst/alu_result_out[5]_i_68_n_0
    SLICE_X116Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    67.806 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.806    cpu_inst/alu_inst/alu_result_out_reg[5]_i_61_n_0
    SLICE_X116Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.860 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.860    cpu_inst/alu_inst/alu_result_out_reg[5]_i_56_n_0
    SLICE_X116Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.914 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.914    cpu_inst/alu_inst/alu_result_out_reg[5]_i_51_n_0
    SLICE_X116Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.968 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.968    cpu_inst/alu_inst/alu_result_out_reg[5]_i_46_n_0
    SLICE_X116Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.022 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.022    cpu_inst/alu_inst/alu_result_out_reg[5]_i_41_n_0
    SLICE_X116Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.076 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.076    cpu_inst/alu_inst/alu_result_out_reg[5]_i_36_n_0
    SLICE_X116Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.130 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.130    cpu_inst/alu_inst/alu_result_out_reg[5]_i_31_n_0
    SLICE_X116Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.184 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.184    cpu_inst/alu_inst/alu_result_out_reg[5]_i_28_n_0
    SLICE_X116Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    68.260 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_24/CO[1]
                         net (fo=36, routed)          1.171    69.431    cpu_inst/alu_inst/divu_quotient0[5]
    SLICE_X122Y289       LUT6 (Prop_lut6_I0_O)        0.124    69.555 r  cpu_inst/alu_inst/alu_result_out[4]_i_61/O
                         net (fo=1, routed)           0.000    69.555    cpu_inst/alu_inst/alu_result_out[4]_i_61_n_0
    SLICE_X122Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.811 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.811    cpu_inst/alu_inst/alu_result_out_reg[4]_i_54_n_0
    SLICE_X122Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.865 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    69.865    cpu_inst/alu_inst/alu_result_out_reg[4]_i_49_n_0
    SLICE_X122Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.919 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.919    cpu_inst/alu_inst/alu_result_out_reg[4]_i_44_n_0
    SLICE_X122Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.973 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.973    cpu_inst/alu_inst/alu_result_out_reg[4]_i_39_n_0
    SLICE_X122Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.027 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.027    cpu_inst/alu_inst/alu_result_out_reg[4]_i_34_n_0
    SLICE_X122Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.081 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.081    cpu_inst/alu_inst/alu_result_out_reg[4]_i_29_n_0
    SLICE_X122Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.135 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.135    cpu_inst/alu_inst/alu_result_out_reg[4]_i_24_n_0
    SLICE_X122Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.189 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.189    cpu_inst/alu_inst/alu_result_out_reg[4]_i_21_n_0
    SLICE_X122Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.265 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_18/CO[1]
                         net (fo=36, routed)          1.198    71.464    cpu_inst/alu_inst/divu_quotient0[4]
    SLICE_X124Y288       LUT6 (Prop_lut6_I0_O)        0.124    71.588 r  cpu_inst/alu_inst/alu_result_out[3]_i_130/O
                         net (fo=1, routed)           0.000    71.588    cpu_inst/alu_inst/alu_result_out[3]_i_130_n_0
    SLICE_X124Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    71.844 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    71.844    cpu_inst/alu_inst/alu_result_out_reg[3]_i_123_n_0
    SLICE_X124Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.898 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.898    cpu_inst/alu_inst/alu_result_out_reg[3]_i_118_n_0
    SLICE_X124Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.952 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    71.952    cpu_inst/alu_inst/alu_result_out_reg[3]_i_113_n_0
    SLICE_X124Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.006 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.006    cpu_inst/alu_inst/alu_result_out_reg[3]_i_105_n_0
    SLICE_X124Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.060 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    72.060    cpu_inst/alu_inst/alu_result_out_reg[3]_i_92_n_0
    SLICE_X124Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.114 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    72.114    cpu_inst/alu_inst/alu_result_out_reg[3]_i_77_n_0
    SLICE_X124Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.168 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.168    cpu_inst/alu_inst/alu_result_out_reg[3]_i_62_n_0
    SLICE_X124Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.222 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.222    cpu_inst/alu_inst/alu_result_out_reg[3]_i_42_n_0
    SLICE_X124Y296       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    72.298 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_20/CO[1]
                         net (fo=36, routed)          1.227    73.524    cpu_inst/alu_inst/divu_quotient0[3]
    SLICE_X126Y287       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    73.902 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.902    cpu_inst/alu_inst/alu_result_out_reg[2]_i_50_n_0
    SLICE_X126Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    73.956 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.956    cpu_inst/alu_inst/alu_result_out_reg[2]_i_45_n_0
    SLICE_X126Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.010 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.010    cpu_inst/alu_inst/alu_result_out_reg[2]_i_40_n_0
    SLICE_X126Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.064 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.064    cpu_inst/alu_inst/alu_result_out_reg[2]_i_35_n_0
    SLICE_X126Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.118 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.118    cpu_inst/alu_inst/alu_result_out_reg[2]_i_30_n_0
    SLICE_X126Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.172 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.172    cpu_inst/alu_inst/alu_result_out_reg[2]_i_25_n_0
    SLICE_X126Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.226 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.226    cpu_inst/alu_inst/alu_result_out_reg[2]_i_20_n_0
    SLICE_X126Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.280 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.280    cpu_inst/alu_inst/alu_result_out_reg[2]_i_17_n_0
    SLICE_X126Y295       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    74.356 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_15/CO[1]
                         net (fo=36, routed)          1.322    75.679    cpu_inst/alu_inst/divu_quotient0[2]
    SLICE_X125Y285       LUT6 (Prop_lut6_I0_O)        0.124    75.803 r  cpu_inst/alu_inst/alu_result_out[1]_i_67/O
                         net (fo=1, routed)           0.000    75.803    cpu_inst/alu_inst/alu_result_out[1]_i_67_n_0
    SLICE_X125Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    76.070 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    76.070    cpu_inst/alu_inst/alu_result_out_reg[1]_i_60_n_0
    SLICE_X125Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.123 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000    76.123    cpu_inst/alu_inst/alu_result_out_reg[1]_i_55_n_0
    SLICE_X125Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.176 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    76.176    cpu_inst/alu_inst/alu_result_out_reg[1]_i_50_n_0
    SLICE_X125Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.229 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.229    cpu_inst/alu_inst/alu_result_out_reg[1]_i_45_n_0
    SLICE_X125Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.282 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.282    cpu_inst/alu_inst/alu_result_out_reg[1]_i_40_n_0
    SLICE_X125Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.335 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.335    cpu_inst/alu_inst/alu_result_out_reg[1]_i_35_n_0
    SLICE_X125Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.388 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.388    cpu_inst/alu_inst/alu_result_out_reg[1]_i_24_n_0
    SLICE_X125Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.441 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.441    cpu_inst/alu_inst/alu_result_out_reg[1]_i_17_n_0
    SLICE_X125Y293       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    76.518 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_13/CO[1]
                         net (fo=36, routed)          1.357    77.875    cpu_inst/alu_inst/divu_quotient0[1]
    SLICE_X129Y286       LUT6 (Prop_lut6_I0_O)        0.122    77.997 r  cpu_inst/alu_inst/alu_result_out[0]_i_144/O
                         net (fo=1, routed)           0.354    78.351    cpu_inst/alu_inst/alu_result_out[0]_i_144_n_0
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    78.640 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.000    78.640    cpu_inst/alu_inst/alu_result_out_reg[0]_i_136_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.694 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    78.694    cpu_inst/alu_inst/alu_result_out_reg[0]_i_131_n_0
    SLICE_X128Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.748 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    78.748    cpu_inst/alu_inst/alu_result_out_reg[0]_i_126_n_0
    SLICE_X128Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.802 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    78.802    cpu_inst/alu_inst/alu_result_out_reg[0]_i_121_n_0
    SLICE_X128Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.856 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    78.856    cpu_inst/alu_inst/alu_result_out_reg[0]_i_100_n_0
    SLICE_X128Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.910 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    78.910    cpu_inst/alu_inst/alu_result_out_reg[0]_i_79_n_0
    SLICE_X128Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.964 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.964    cpu_inst/alu_inst/alu_result_out_reg[0]_i_57_n_0
    SLICE_X128Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    79.018 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    79.018    cpu_inst/alu_inst/alu_result_out_reg[0]_i_38_n_0
    SLICE_X128Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    79.151 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_35/CO[0]
                         net (fo=1, routed)           0.658    79.810    cpu_inst/id_ex_pipeline_reg_inst/divu_quotient0[0]
    SLICE_X127Y286       LUT6 (Prop_lut6_I4_O)        0.128    79.938 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22/O
                         net (fo=1, routed)           0.827    80.764    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22_n_0
    SLICE_X115Y278       LUT6 (Prop_lut6_I4_O)        0.043    80.807 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7/O
                         net (fo=1, routed)           0.449    81.257    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7_n_0
    SLICE_X116Y278       LUT6 (Prop_lut6_I5_O)        0.043    81.300 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_1/O
                         net (fo=25, routed)          4.295    85.594    cpu_inst/ex_mem_pipeline_reg_inst/ALU_OUT_EX[0]
    SLICE_X134Y233       FDRE                                         r  cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__17/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        85.509ns  (logic 26.782ns (31.321%)  route 58.727ns (68.679%))
  Logic Levels:           326  (CARRY4=287 FDRE=1 LUT3=10 LUT5=1 LUT6=27)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y288       FDRE                         0.000     0.000 r  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
    SLICE_X106Y288       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/Q
                         net (fo=115, routed)         2.664     2.923    cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0_n_0
    SLICE_X125Y282       LUT3 (Prop_lut3_I0_O)        0.043     2.966 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12/O
                         net (fo=42, routed)          1.876     4.842    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12_n_0
    SLICE_X102Y289       LUT6 (Prop_lut6_I0_O)        0.043     4.885 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[18]_i_19/O
                         net (fo=72, routed)          4.888     9.773    cpu_inst/id_ex_pipeline_reg_inst/data2sel_out_reg[1]_7
    SLICE_X114Y288       LUT6 (Prop_lut6_I1_O)        0.043     9.816 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33/O
                         net (fo=1, routed)           0.108     9.924    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33_n_0
    SLICE_X114Y288       LUT6 (Prop_lut6_I2_O)        0.043     9.967 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22/O
                         net (fo=3, routed)           0.603    10.570    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22_n_0
    SLICE_X122Y285       LUT6 (Prop_lut6_I4_O)        0.043    10.613 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_15/O
                         net (fo=68, routed)          2.964    13.577    cpu_inst/id_ex_pipeline_reg_inst/safe_div_op2[0]
    SLICE_X106Y306       LUT5 (Prop_lut5_I0_O)        0.043    13.620 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[31]_i_357/O
                         net (fo=1, routed)           0.000    13.620    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_0[0]
    SLICE_X106Y306       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.866 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_302/CO[3]
                         net (fo=1, routed)           0.000    13.866    cpu_inst/alu_inst/alu_result_out_reg[31]_i_302_n_0
    SLICE_X106Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.920 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    13.920    cpu_inst/alu_inst/alu_result_out_reg[31]_i_260_n_0
    SLICE_X106Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.974 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu_inst/alu_inst/alu_result_out_reg[31]_i_224_n_0
    SLICE_X106Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.028 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.028    cpu_inst/alu_inst/alu_result_out_reg[31]_i_191_n_0
    SLICE_X106Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.082 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.082    cpu_inst/alu_inst/alu_result_out_reg[31]_i_163_n_0
    SLICE_X106Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.136 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    14.136    cpu_inst/alu_inst/alu_result_out_reg[31]_i_139_n_0
    SLICE_X106Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.190 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    14.190    cpu_inst/alu_inst/alu_result_out_reg[31]_i_99_n_0
    SLICE_X106Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.244 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.244    cpu_inst/alu_inst/alu_result_out_reg[31]_i_56_n_0
    SLICE_X106Y314       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.377 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          1.201    15.578    cpu_inst/alu_inst/divu_quotient0[31]
    SLICE_X103Y306       LUT6 (Prop_lut6_I0_O)        0.128    15.706 r  cpu_inst/alu_inst/alu_result_out[30]_i_102/O
                         net (fo=1, routed)           0.000    15.706    cpu_inst/alu_inst/alu_result_out[30]_i_102_n_0
    SLICE_X103Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.973 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    15.973    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_n_0
    SLICE_X103Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.026 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000    16.026    cpu_inst/alu_inst/alu_result_out_reg[30]_i_80_n_0
    SLICE_X103Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.079 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.079    cpu_inst/alu_inst/alu_result_out_reg[30]_i_70_n_0
    SLICE_X103Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.132 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.132    cpu_inst/alu_inst/alu_result_out_reg[30]_i_60_n_0
    SLICE_X103Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.185 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    16.185    cpu_inst/alu_inst/alu_result_out_reg[30]_i_50_n_0
    SLICE_X103Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.238 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.238    cpu_inst/alu_inst/alu_result_out_reg[30]_i_40_n_0
    SLICE_X103Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.291 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.291    cpu_inst/alu_inst/alu_result_out_reg[30]_i_30_n_0
    SLICE_X103Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.344 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.344    cpu_inst/alu_inst/alu_result_out_reg[30]_i_22_n_0
    SLICE_X103Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.421 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_17/CO[1]
                         net (fo=36, routed)          1.265    17.686    cpu_inst/alu_inst/divu_quotient0[30]
    SLICE_X105Y306       LUT3 (Prop_lut3_I0_O)        0.122    17.808 r  cpu_inst/alu_inst/alu_result_out[29]_i_55/O
                         net (fo=1, routed)           0.000    17.808    cpu_inst/alu_inst/alu_result_out[29]_i_55_n_0
    SLICE_X105Y306       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.001 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.001    cpu_inst/alu_inst/alu_result_out_reg[29]_i_49_n_0
    SLICE_X105Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.054 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.054    cpu_inst/alu_inst/alu_result_out_reg[29]_i_44_n_0
    SLICE_X105Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.107 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.107    cpu_inst/alu_inst/alu_result_out_reg[29]_i_39_n_0
    SLICE_X105Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.160 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.160    cpu_inst/alu_inst/alu_result_out_reg[29]_i_34_n_0
    SLICE_X105Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.213 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.213    cpu_inst/alu_inst/alu_result_out_reg[29]_i_29_n_0
    SLICE_X105Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.266 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.266    cpu_inst/alu_inst/alu_result_out_reg[29]_i_24_n_0
    SLICE_X105Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.319 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.319    cpu_inst/alu_inst/alu_result_out_reg[29]_i_19_n_0
    SLICE_X105Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.372 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.372    cpu_inst/alu_inst/alu_result_out_reg[29]_i_16_n_0
    SLICE_X105Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.449 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_15/CO[1]
                         net (fo=36, routed)          1.353    19.802    cpu_inst/alu_inst/divu_quotient0[29]
    SLICE_X107Y306       LUT3 (Prop_lut3_I0_O)        0.122    19.924 r  cpu_inst/alu_inst/alu_result_out[28]_i_77/O
                         net (fo=1, routed)           0.000    19.924    cpu_inst/alu_inst/alu_result_out[28]_i_77_n_0
    SLICE_X107Y306       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.119 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.119    cpu_inst/alu_inst/alu_result_out_reg[28]_i_70_n_0
    SLICE_X107Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.172 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.172    cpu_inst/alu_inst/alu_result_out_reg[28]_i_65_n_0
    SLICE_X107Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.225 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.225    cpu_inst/alu_inst/alu_result_out_reg[28]_i_60_n_0
    SLICE_X107Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.278 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.278    cpu_inst/alu_inst/alu_result_out_reg[28]_i_55_n_0
    SLICE_X107Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.331 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.331    cpu_inst/alu_inst/alu_result_out_reg[28]_i_50_n_0
    SLICE_X107Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.384 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.384    cpu_inst/alu_inst/alu_result_out_reg[28]_i_45_n_0
    SLICE_X107Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.437 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.437    cpu_inst/alu_inst/alu_result_out_reg[28]_i_36_n_0
    SLICE_X107Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.490 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.490    cpu_inst/alu_inst/alu_result_out_reg[28]_i_29_n_0
    SLICE_X107Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.567 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_18/CO[1]
                         net (fo=36, routed)          0.972    21.539    cpu_inst/alu_inst/divu_quotient0[28]
    SLICE_X108Y309       LUT3 (Prop_lut3_I0_O)        0.122    21.661 r  cpu_inst/alu_inst/alu_result_out[27]_i_127/O
                         net (fo=1, routed)           0.000    21.661    cpu_inst/alu_inst/alu_result_out[27]_i_127_n_0
    SLICE_X108Y309       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.841 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    21.841    cpu_inst/alu_inst/alu_result_out_reg[27]_i_121_n_0
    SLICE_X108Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_112/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu_inst/alu_inst/alu_result_out_reg[27]_i_112_n_0
    SLICE_X108Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_102/CO[3]
                         net (fo=1, routed)           0.000    21.949    cpu_inst/alu_inst/alu_result_out_reg[27]_i_102_n_0
    SLICE_X108Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.003 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_92/CO[3]
                         net (fo=1, routed)           0.000    22.003    cpu_inst/alu_inst/alu_result_out_reg[27]_i_92_n_0
    SLICE_X108Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.057 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_82/CO[3]
                         net (fo=1, routed)           0.000    22.057    cpu_inst/alu_inst/alu_result_out_reg[27]_i_82_n_0
    SLICE_X108Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.111 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.111    cpu_inst/alu_inst/alu_result_out_reg[27]_i_72_n_0
    SLICE_X108Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.165 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.165    cpu_inst/alu_inst/alu_result_out_reg[27]_i_61_n_0
    SLICE_X108Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.219 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    22.219    cpu_inst/alu_inst/alu_result_out_reg[27]_i_52_n_0
    SLICE_X108Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    22.295 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_37/CO[1]
                         net (fo=36, routed)          1.074    23.368    cpu_inst/alu_inst/divu_quotient0[27]
    SLICE_X109Y309       LUT6 (Prop_lut6_I0_O)        0.124    23.492 r  cpu_inst/alu_inst/alu_result_out[26]_i_63/O
                         net (fo=1, routed)           0.000    23.492    cpu_inst/alu_inst/alu_result_out[26]_i_63_n_0
    SLICE_X109Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.759 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cpu_inst/alu_inst/alu_result_out_reg[26]_i_55_n_0
    SLICE_X109Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.812 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.812    cpu_inst/alu_inst/alu_result_out_reg[26]_i_50_n_0
    SLICE_X109Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.865 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.865    cpu_inst/alu_inst/alu_result_out_reg[26]_i_45_n_0
    SLICE_X109Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.918 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.918    cpu_inst/alu_inst/alu_result_out_reg[26]_i_40_n_0
    SLICE_X109Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.971 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.971    cpu_inst/alu_inst/alu_result_out_reg[26]_i_35_n_0
    SLICE_X109Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.024 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.024    cpu_inst/alu_inst/alu_result_out_reg[26]_i_30_n_0
    SLICE_X109Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.077 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.077    cpu_inst/alu_inst/alu_result_out_reg[26]_i_25_n_0
    SLICE_X109Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.130 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.130    cpu_inst/alu_inst/alu_result_out_reg[26]_i_21_n_0
    SLICE_X109Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.207 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_13/CO[1]
                         net (fo=36, routed)          1.475    25.682    cpu_inst/alu_inst/divu_quotient0[26]
    SLICE_X114Y307       LUT3 (Prop_lut3_I0_O)        0.122    25.804 r  cpu_inst/alu_inst/alu_result_out[25]_i_60/O
                         net (fo=1, routed)           0.000    25.804    cpu_inst/alu_inst/alu_result_out[25]_i_60_n_0
    SLICE_X114Y307       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    25.984 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.984    cpu_inst/alu_inst/alu_result_out_reg[25]_i_54_n_0
    SLICE_X114Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    26.038    cpu_inst/alu_inst/alu_result_out_reg[25]_i_49_n_0
    SLICE_X114Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    26.092    cpu_inst/alu_inst/alu_result_out_reg[25]_i_44_n_0
    SLICE_X114Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.146    cpu_inst/alu_inst/alu_result_out_reg[25]_i_39_n_0
    SLICE_X114Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.200 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.200    cpu_inst/alu_inst/alu_result_out_reg[25]_i_34_n_0
    SLICE_X114Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.254 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.254    cpu_inst/alu_inst/alu_result_out_reg[25]_i_29_n_0
    SLICE_X114Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.308 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.308    cpu_inst/alu_inst/alu_result_out_reg[25]_i_24_n_0
    SLICE_X114Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.362 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.362    cpu_inst/alu_inst/alu_result_out_reg[25]_i_19_n_0
    SLICE_X114Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    26.438 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_12/CO[1]
                         net (fo=36, routed)          1.000    27.438    cpu_inst/alu_inst/divu_quotient0[25]
    SLICE_X116Y307       LUT6 (Prop_lut6_I0_O)        0.124    27.562 r  cpu_inst/alu_inst/alu_result_out[24]_i_68/O
                         net (fo=1, routed)           0.000    27.562    cpu_inst/alu_inst/alu_result_out[24]_i_68_n_0
    SLICE_X116Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.818 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    27.818    cpu_inst/alu_inst/alu_result_out_reg[24]_i_60_n_0
    SLICE_X116Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.872 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.872    cpu_inst/alu_inst/alu_result_out_reg[24]_i_55_n_0
    SLICE_X116Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.926 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.926    cpu_inst/alu_inst/alu_result_out_reg[24]_i_50_n_0
    SLICE_X116Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.980 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.980    cpu_inst/alu_inst/alu_result_out_reg[24]_i_45_n_0
    SLICE_X116Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.034 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.034    cpu_inst/alu_inst/alu_result_out_reg[24]_i_40_n_0
    SLICE_X116Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.088 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.088    cpu_inst/alu_inst/alu_result_out_reg[24]_i_35_n_0
    SLICE_X116Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.142 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.142    cpu_inst/alu_inst/alu_result_out_reg[24]_i_30_n_0
    SLICE_X116Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.196 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.196    cpu_inst/alu_inst/alu_result_out_reg[24]_i_18_n_0
    SLICE_X116Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.272 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_12/CO[1]
                         net (fo=36, routed)          1.382    29.654    cpu_inst/alu_inst/divu_quotient0[24]
    SLICE_X120Y306       LUT6 (Prop_lut6_I0_O)        0.124    29.778 r  cpu_inst/alu_inst/alu_result_out[23]_i_117/O
                         net (fo=1, routed)           0.000    29.778    cpu_inst/alu_inst/alu_result_out[23]_i_117_n_0
    SLICE_X120Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.034 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_109/CO[3]
                         net (fo=1, routed)           0.000    30.034    cpu_inst/alu_inst/alu_result_out_reg[23]_i_109_n_0
    SLICE_X120Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    30.088    cpu_inst/alu_inst/alu_result_out_reg[23]_i_104_n_0
    SLICE_X120Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_95/CO[3]
                         net (fo=1, routed)           0.000    30.142    cpu_inst/alu_inst/alu_result_out_reg[23]_i_95_n_0
    SLICE_X120Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.196    cpu_inst/alu_inst/alu_result_out_reg[23]_i_85_n_0
    SLICE_X120Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.250    cpu_inst/alu_inst/alu_result_out_reg[23]_i_75_n_0
    SLICE_X120Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.304 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.304    cpu_inst/alu_inst/alu_result_out_reg[23]_i_65_n_0
    SLICE_X120Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.358    cpu_inst/alu_inst/alu_result_out_reg[23]_i_55_n_0
    SLICE_X120Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.412    cpu_inst/alu_inst/alu_result_out_reg[23]_i_43_n_0
    SLICE_X120Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    30.488 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_19/CO[1]
                         net (fo=36, routed)          1.472    31.960    cpu_inst/alu_inst/divu_quotient0[23]
    SLICE_X126Y305       LUT6 (Prop_lut6_I0_O)        0.124    32.084 r  cpu_inst/alu_inst/alu_result_out[22]_i_59/O
                         net (fo=1, routed)           0.000    32.084    cpu_inst/alu_inst/alu_result_out[22]_i_59_n_0
    SLICE_X126Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.340 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.340    cpu_inst/alu_inst/alu_result_out_reg[22]_i_51_n_0
    SLICE_X126Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.394 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.394    cpu_inst/alu_inst/alu_result_out_reg[22]_i_46_n_0
    SLICE_X126Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.448 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.448    cpu_inst/alu_inst/alu_result_out_reg[22]_i_41_n_0
    SLICE_X126Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.502 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.502    cpu_inst/alu_inst/alu_result_out_reg[22]_i_36_n_0
    SLICE_X126Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.556 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.556    cpu_inst/alu_inst/alu_result_out_reg[22]_i_31_n_0
    SLICE_X126Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.610 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.610    cpu_inst/alu_inst/alu_result_out_reg[22]_i_26_n_0
    SLICE_X126Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.664 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.664    cpu_inst/alu_inst/alu_result_out_reg[22]_i_21_n_0
    SLICE_X126Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.718 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.718    cpu_inst/alu_inst/alu_result_out_reg[22]_i_18_n_0
    SLICE_X126Y313       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    32.794 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_16/CO[1]
                         net (fo=36, routed)          1.121    33.915    cpu_inst/alu_inst/divu_quotient0[22]
    SLICE_X125Y304       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    34.283 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.283    cpu_inst/alu_inst/alu_result_out_reg[21]_i_55_n_0
    SLICE_X125Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.336 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.336    cpu_inst/alu_inst/alu_result_out_reg[21]_i_50_n_0
    SLICE_X125Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.389 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.389    cpu_inst/alu_inst/alu_result_out_reg[21]_i_45_n_0
    SLICE_X125Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.442 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.442    cpu_inst/alu_inst/alu_result_out_reg[21]_i_40_n_0
    SLICE_X125Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.495 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.495    cpu_inst/alu_inst/alu_result_out_reg[21]_i_35_n_0
    SLICE_X125Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.548 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.548    cpu_inst/alu_inst/alu_result_out_reg[21]_i_30_n_0
    SLICE_X125Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.601 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.601    cpu_inst/alu_inst/alu_result_out_reg[21]_i_25_n_0
    SLICE_X125Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.654 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.654    cpu_inst/alu_inst/alu_result_out_reg[21]_i_22_n_0
    SLICE_X125Y312       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.731 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_17/CO[1]
                         net (fo=36, routed)          1.446    36.177    cpu_inst/alu_inst/divu_quotient0[21]
    SLICE_X130Y303       LUT6 (Prop_lut6_I0_O)        0.122    36.299 r  cpu_inst/alu_inst/alu_result_out[19]_i_141/O
                         net (fo=1, routed)           0.000    36.299    cpu_inst/alu_inst/alu_result_out[19]_i_141_n_0
    SLICE_X130Y303       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.555 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_125/CO[3]
                         net (fo=1, routed)           0.000    36.555    cpu_inst/alu_inst/alu_result_out_reg[19]_i_125_n_0
    SLICE_X130Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.609 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_115/CO[3]
                         net (fo=1, routed)           0.000    36.609    cpu_inst/alu_inst/alu_result_out_reg[19]_i_115_n_0
    SLICE_X130Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.663 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_105/CO[3]
                         net (fo=1, routed)           0.000    36.663    cpu_inst/alu_inst/alu_result_out_reg[19]_i_105_n_0
    SLICE_X130Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.717 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    36.717    cpu_inst/alu_inst/alu_result_out_reg[19]_i_95_n_0
    SLICE_X130Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.771 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_85/CO[3]
                         net (fo=1, routed)           0.000    36.771    cpu_inst/alu_inst/alu_result_out_reg[19]_i_85_n_0
    SLICE_X130Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.825 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.825    cpu_inst/alu_inst/alu_result_out_reg[19]_i_73_n_0
    SLICE_X130Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.879 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.879    cpu_inst/alu_inst/alu_result_out_reg[19]_i_57_n_0
    SLICE_X130Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.933 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.933    cpu_inst/alu_inst/alu_result_out_reg[19]_i_37_n_0
    SLICE_X130Y311       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    37.009 r  cpu_inst/alu_inst/alu_result_out_reg[20]_i_39/CO[1]
                         net (fo=36, routed)          1.390    38.399    cpu_inst/alu_inst/divu_quotient0[20]
    SLICE_X132Y300       LUT3 (Prop_lut3_I0_O)        0.124    38.523 r  cpu_inst/alu_inst/alu_result_out[19]_i_135/O
                         net (fo=1, routed)           0.000    38.523    cpu_inst/alu_inst/alu_result_out[19]_i_135_n_0
    SLICE_X132Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    38.703 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_124/CO[3]
                         net (fo=1, routed)           0.000    38.703    cpu_inst/alu_inst/alu_result_out_reg[19]_i_124_n_0
    SLICE_X132Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.757 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_114/CO[3]
                         net (fo=1, routed)           0.000    38.757    cpu_inst/alu_inst/alu_result_out_reg[19]_i_114_n_0
    SLICE_X132Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.811 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    38.811    cpu_inst/alu_inst/alu_result_out_reg[19]_i_104_n_0
    SLICE_X132Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.865 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.865    cpu_inst/alu_inst/alu_result_out_reg[19]_i_94_n_0
    SLICE_X132Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.919 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_84/CO[3]
                         net (fo=1, routed)           0.000    38.919    cpu_inst/alu_inst/alu_result_out_reg[19]_i_84_n_0
    SLICE_X132Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.973 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.973    cpu_inst/alu_inst/alu_result_out_reg[19]_i_72_n_0
    SLICE_X132Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.027 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    39.027    cpu_inst/alu_inst/alu_result_out_reg[19]_i_56_n_0
    SLICE_X132Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.081 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.081    cpu_inst/alu_inst/alu_result_out_reg[19]_i_36_n_0
    SLICE_X132Y308       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    39.157 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_19/CO[1]
                         net (fo=36, routed)          1.640    40.796    cpu_inst/alu_inst/divu_quotient0[19]
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.124    40.920 r  cpu_inst/alu_inst/alu_result_out[18]_i_90/O
                         net (fo=1, routed)           0.000    40.920    cpu_inst/alu_inst/alu_result_out[18]_i_90_n_0
    SLICE_X115Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.187 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_82/CO[3]
                         net (fo=1, routed)           0.001    41.188    cpu_inst/alu_inst/alu_result_out_reg[18]_i_82_n_0
    SLICE_X115Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.241 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.241    cpu_inst/alu_inst/alu_result_out_reg[18]_i_77_n_0
    SLICE_X115Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.294 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    41.294    cpu_inst/alu_inst/alu_result_out_reg[18]_i_72_n_0
    SLICE_X115Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.347 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    41.347    cpu_inst/alu_inst/alu_result_out_reg[18]_i_63_n_0
    SLICE_X115Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.400 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.400    cpu_inst/alu_inst/alu_result_out_reg[18]_i_53_n_0
    SLICE_X115Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.453 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.453    cpu_inst/alu_inst/alu_result_out_reg[18]_i_43_n_0
    SLICE_X115Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.506 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.506    cpu_inst/alu_inst/alu_result_out_reg[18]_i_33_n_0
    SLICE_X115Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.559 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.559    cpu_inst/alu_inst/alu_result_out_reg[18]_i_23_n_0
    SLICE_X115Y307       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    41.636 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_16/CO[1]
                         net (fo=36, routed)          1.264    42.900    cpu_inst/alu_inst/divu_quotient0[18]
    SLICE_X116Y298       LUT6 (Prop_lut6_I0_O)        0.122    43.022 r  cpu_inst/alu_inst/alu_result_out[17]_i_64/O
                         net (fo=1, routed)           0.000    43.022    cpu_inst/alu_inst/alu_result_out[17]_i_64_n_0
    SLICE_X116Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    43.278 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.278    cpu_inst/alu_inst/alu_result_out_reg[17]_i_56_n_0
    SLICE_X116Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.332 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_51/CO[3]
                         net (fo=1, routed)           0.001    43.333    cpu_inst/alu_inst/alu_result_out_reg[17]_i_51_n_0
    SLICE_X116Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.387 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.387    cpu_inst/alu_inst/alu_result_out_reg[17]_i_46_n_0
    SLICE_X116Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.441 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_41/CO[3]
                         net (fo=1, routed)           0.000    43.441    cpu_inst/alu_inst/alu_result_out_reg[17]_i_41_n_0
    SLICE_X116Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.495 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.495    cpu_inst/alu_inst/alu_result_out_reg[17]_i_36_n_0
    SLICE_X116Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.549 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.549    cpu_inst/alu_inst/alu_result_out_reg[17]_i_31_n_0
    SLICE_X116Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.603 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.603    cpu_inst/alu_inst/alu_result_out_reg[17]_i_26_n_0
    SLICE_X116Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.657 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.657    cpu_inst/alu_inst/alu_result_out_reg[17]_i_21_n_0
    SLICE_X116Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    43.733 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_16/CO[1]
                         net (fo=36, routed)          1.117    44.849    cpu_inst/alu_inst/divu_quotient0[17]
    SLICE_X120Y297       LUT6 (Prop_lut6_I0_O)        0.124    44.973 r  cpu_inst/alu_inst/alu_result_out[16]_i_83/O
                         net (fo=1, routed)           0.000    44.973    cpu_inst/alu_inst/alu_result_out[16]_i_83_n_0
    SLICE_X120Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.229 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_75/CO[3]
                         net (fo=1, routed)           0.000    45.229    cpu_inst/alu_inst/alu_result_out_reg[16]_i_75_n_0
    SLICE_X120Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.283 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    45.283    cpu_inst/alu_inst/alu_result_out_reg[16]_i_70_n_0
    SLICE_X120Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.337 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.001    45.338    cpu_inst/alu_inst/alu_result_out_reg[16]_i_65_n_0
    SLICE_X120Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.392 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.392    cpu_inst/alu_inst/alu_result_out_reg[16]_i_60_n_0
    SLICE_X120Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.446 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.446    cpu_inst/alu_inst/alu_result_out_reg[16]_i_55_n_0
    SLICE_X120Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.500 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.500    cpu_inst/alu_inst/alu_result_out_reg[16]_i_50_n_0
    SLICE_X120Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.554 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.554    cpu_inst/alu_inst/alu_result_out_reg[16]_i_45_n_0
    SLICE_X120Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.608 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.608    cpu_inst/alu_inst/alu_result_out_reg[16]_i_36_n_0
    SLICE_X120Y305       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    45.684 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_26/CO[1]
                         net (fo=36, routed)          1.196    46.880    cpu_inst/alu_inst/divu_quotient0[16]
    SLICE_X121Y298       LUT3 (Prop_lut3_I0_O)        0.124    47.004 r  cpu_inst/alu_inst/alu_result_out[15]_i_105/O
                         net (fo=1, routed)           0.000    47.004    cpu_inst/alu_inst/alu_result_out[15]_i_105_n_0
    SLICE_X121Y298       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    47.197 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    47.197    cpu_inst/alu_inst/alu_result_out_reg[15]_i_99_n_0
    SLICE_X121Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.250 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.001    47.251    cpu_inst/alu_inst/alu_result_out_reg[15]_i_94_n_0
    SLICE_X121Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.304 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_89/CO[3]
                         net (fo=1, routed)           0.000    47.304    cpu_inst/alu_inst/alu_result_out_reg[15]_i_89_n_0
    SLICE_X121Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.357 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.357    cpu_inst/alu_inst/alu_result_out_reg[15]_i_84_n_0
    SLICE_X121Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.410 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    47.410    cpu_inst/alu_inst/alu_result_out_reg[15]_i_75_n_0
    SLICE_X121Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.463 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.463    cpu_inst/alu_inst/alu_result_out_reg[15]_i_65_n_0
    SLICE_X121Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.516 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    47.516    cpu_inst/alu_inst/alu_result_out_reg[15]_i_55_n_0
    SLICE_X121Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.569 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.569    cpu_inst/alu_inst/alu_result_out_reg[15]_i_41_n_0
    SLICE_X121Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    47.646 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_23/CO[1]
                         net (fo=36, routed)          1.190    48.836    cpu_inst/alu_inst/divu_quotient0[15]
    SLICE_X122Y299       LUT3 (Prop_lut3_I0_O)        0.122    48.958 r  cpu_inst/alu_inst/alu_result_out[14]_i_65/O
                         net (fo=1, routed)           0.000    48.958    cpu_inst/alu_inst/alu_result_out[14]_i_65_n_0
    SLICE_X122Y299       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    49.204 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.001    49.205    cpu_inst/alu_inst/alu_result_out_reg[14]_i_56_n_0
    SLICE_X122Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.259 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.259    cpu_inst/alu_inst/alu_result_out_reg[14]_i_51_n_0
    SLICE_X122Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.313 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.313    cpu_inst/alu_inst/alu_result_out_reg[14]_i_46_n_0
    SLICE_X122Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.367 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.367    cpu_inst/alu_inst/alu_result_out_reg[14]_i_41_n_0
    SLICE_X122Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.421 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.421    cpu_inst/alu_inst/alu_result_out_reg[14]_i_36_n_0
    SLICE_X122Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.475 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.475    cpu_inst/alu_inst/alu_result_out_reg[14]_i_30_n_0
    SLICE_X122Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.529 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.529    cpu_inst/alu_inst/alu_result_out_reg[14]_i_23_n_0
    SLICE_X122Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    49.605 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_18/CO[1]
                         net (fo=36, routed)          1.163    50.768    cpu_inst/alu_inst/divu_quotient0[14]
    SLICE_X126Y296       LUT3 (Prop_lut3_I0_O)        0.124    50.892 r  cpu_inst/alu_inst/alu_result_out[13]_i_67/O
                         net (fo=1, routed)           0.000    50.892    cpu_inst/alu_inst/alu_result_out[13]_i_67_n_0
    SLICE_X126Y296       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    51.072 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    51.072    cpu_inst/alu_inst/alu_result_out_reg[13]_i_61_n_0
    SLICE_X126Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.126 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.126    cpu_inst/alu_inst/alu_result_out_reg[13]_i_56_n_0
    SLICE_X126Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.180 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.180    cpu_inst/alu_inst/alu_result_out_reg[13]_i_51_n_0
    SLICE_X126Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.234 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.001    51.235    cpu_inst/alu_inst/alu_result_out_reg[13]_i_46_n_0
    SLICE_X126Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.289 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.289    cpu_inst/alu_inst/alu_result_out_reg[13]_i_41_n_0
    SLICE_X126Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.343 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    cpu_inst/alu_inst/alu_result_out_reg[13]_i_36_n_0
    SLICE_X126Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.397 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.397    cpu_inst/alu_inst/alu_result_out_reg[13]_i_29_n_0
    SLICE_X126Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.451 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.451    cpu_inst/alu_inst/alu_result_out_reg[13]_i_22_n_0
    SLICE_X126Y304       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    51.527 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_15/CO[1]
                         net (fo=36, routed)          1.185    52.712    cpu_inst/alu_inst/divu_quotient0[13]
    SLICE_X128Y295       LUT6 (Prop_lut6_I0_O)        0.124    52.836 r  cpu_inst/alu_inst/alu_result_out[12]_i_70/O
                         net (fo=1, routed)           0.000    52.836    cpu_inst/alu_inst/alu_result_out[12]_i_70_n_0
    SLICE_X128Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    53.092 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.092    cpu_inst/alu_inst/alu_result_out_reg[12]_i_62_n_0
    SLICE_X128Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.146 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    53.146    cpu_inst/alu_inst/alu_result_out_reg[12]_i_57_n_0
    SLICE_X128Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.200 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    53.200    cpu_inst/alu_inst/alu_result_out_reg[12]_i_52_n_0
    SLICE_X128Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.254 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    cpu_inst/alu_inst/alu_result_out_reg[12]_i_47_n_0
    SLICE_X128Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.308 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.001    53.309    cpu_inst/alu_inst/alu_result_out_reg[12]_i_42_n_0
    SLICE_X128Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.363    cpu_inst/alu_inst/alu_result_out_reg[12]_i_37_n_0
    SLICE_X128Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.417    cpu_inst/alu_inst/alu_result_out_reg[12]_i_31_n_0
    SLICE_X128Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.471    cpu_inst/alu_inst/alu_result_out_reg[12]_i_20_n_0
    SLICE_X128Y303       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.547 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_15/CO[1]
                         net (fo=36, routed)          1.342    54.889    cpu_inst/alu_inst/divu_quotient0[12]
    SLICE_X130Y294       LUT6 (Prop_lut6_I0_O)        0.124    55.013 r  cpu_inst/alu_inst/alu_result_out[11]_i_88/O
                         net (fo=1, routed)           0.000    55.013    cpu_inst/alu_inst/alu_result_out[11]_i_88_n_0
    SLICE_X130Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    55.269 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    55.269    cpu_inst/alu_inst/alu_result_out_reg[11]_i_80_n_0
    SLICE_X130Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.323 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    55.323    cpu_inst/alu_inst/alu_result_out_reg[11]_i_75_n_0
    SLICE_X130Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.377 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.377    cpu_inst/alu_inst/alu_result_out_reg[11]_i_70_n_0
    SLICE_X130Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.431 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    55.431    cpu_inst/alu_inst/alu_result_out_reg[11]_i_65_n_0
    SLICE_X130Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.485 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.485    cpu_inst/alu_inst/alu_result_out_reg[11]_i_60_n_0
    SLICE_X130Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.539 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.001    55.540    cpu_inst/alu_inst/alu_result_out_reg[11]_i_51_n_0
    SLICE_X130Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.594 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    55.594    cpu_inst/alu_inst/alu_result_out_reg[11]_i_41_n_0
    SLICE_X130Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.648 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.648    cpu_inst/alu_inst/alu_result_out_reg[11]_i_28_n_0
    SLICE_X130Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    55.724 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_16/CO[1]
                         net (fo=36, routed)          1.415    57.138    cpu_inst/alu_inst/divu_quotient0[11]
    SLICE_X118Y294       LUT6 (Prop_lut6_I0_O)        0.124    57.262 r  cpu_inst/alu_inst/alu_result_out[10]_i_63/O
                         net (fo=1, routed)           0.000    57.262    cpu_inst/alu_inst/alu_result_out[10]_i_63_n_0
    SLICE_X118Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    57.518 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.518    cpu_inst/alu_inst/alu_result_out_reg[10]_i_55_n_0
    SLICE_X118Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.572 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.572    cpu_inst/alu_inst/alu_result_out_reg[10]_i_50_n_0
    SLICE_X118Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.626 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.626    cpu_inst/alu_inst/alu_result_out_reg[10]_i_45_n_0
    SLICE_X118Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.680 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.680    cpu_inst/alu_inst/alu_result_out_reg[10]_i_40_n_0
    SLICE_X118Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.734 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.734    cpu_inst/alu_inst/alu_result_out_reg[10]_i_35_n_0
    SLICE_X118Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.788 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.001    57.789    cpu_inst/alu_inst/alu_result_out_reg[10]_i_30_n_0
    SLICE_X118Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.843 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.843    cpu_inst/alu_inst/alu_result_out_reg[10]_i_25_n_0
    SLICE_X118Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.897 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.897    cpu_inst/alu_inst/alu_result_out_reg[10]_i_20_n_0
    SLICE_X118Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    57.973 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_15/CO[1]
                         net (fo=36, routed)          1.268    59.242    cpu_inst/alu_inst/divu_quotient0[10]
    SLICE_X119Y291       LUT3 (Prop_lut3_I0_O)        0.124    59.366 r  cpu_inst/alu_inst/alu_result_out[9]_i_67/O
                         net (fo=1, routed)           0.000    59.366    cpu_inst/alu_inst/alu_result_out[9]_i_67_n_0
    SLICE_X119Y291       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    59.559 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.559    cpu_inst/alu_inst/alu_result_out_reg[9]_i_61_n_0
    SLICE_X119Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.612 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.612    cpu_inst/alu_inst/alu_result_out_reg[9]_i_56_n_0
    SLICE_X119Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.665 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.665    cpu_inst/alu_inst/alu_result_out_reg[9]_i_51_n_0
    SLICE_X119Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.718 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.718    cpu_inst/alu_inst/alu_result_out_reg[9]_i_46_n_0
    SLICE_X119Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.771 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.771    cpu_inst/alu_inst/alu_result_out_reg[9]_i_41_n_0
    SLICE_X119Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.824 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.824    cpu_inst/alu_inst/alu_result_out_reg[9]_i_36_n_0
    SLICE_X119Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.877 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.877    cpu_inst/alu_inst/alu_result_out_reg[9]_i_31_n_0
    SLICE_X119Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.930 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.930    cpu_inst/alu_inst/alu_result_out_reg[9]_i_27_n_0
    SLICE_X119Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.007 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_24/CO[1]
                         net (fo=36, routed)          1.062    61.069    cpu_inst/alu_inst/divu_quotient0[9]
    SLICE_X123Y291       LUT6 (Prop_lut6_I0_O)        0.122    61.191 r  cpu_inst/alu_inst/alu_result_out[8]_i_81/O
                         net (fo=1, routed)           0.000    61.191    cpu_inst/alu_inst/alu_result_out[8]_i_81_n_0
    SLICE_X123Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    61.458 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.458    cpu_inst/alu_inst/alu_result_out_reg[8]_i_74_n_0
    SLICE_X123Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.511 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_69/CO[3]
                         net (fo=1, routed)           0.000    61.511    cpu_inst/alu_inst/alu_result_out_reg[8]_i_69_n_0
    SLICE_X123Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.564 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    61.564    cpu_inst/alu_inst/alu_result_out_reg[8]_i_64_n_0
    SLICE_X123Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.617 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_59/CO[3]
                         net (fo=1, routed)           0.000    61.617    cpu_inst/alu_inst/alu_result_out_reg[8]_i_59_n_0
    SLICE_X123Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.670 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    61.670    cpu_inst/alu_inst/alu_result_out_reg[8]_i_54_n_0
    SLICE_X123Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.723 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.723    cpu_inst/alu_inst/alu_result_out_reg[8]_i_49_n_0
    SLICE_X123Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.776 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    61.776    cpu_inst/alu_inst/alu_result_out_reg[8]_i_44_n_0
    SLICE_X123Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.829 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.829    cpu_inst/alu_inst/alu_result_out_reg[8]_i_33_n_0
    SLICE_X123Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    61.906 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_17/CO[1]
                         net (fo=36, routed)          1.269    63.175    cpu_inst/alu_inst/divu_quotient0[8]
    SLICE_X127Y290       LUT6 (Prop_lut6_I0_O)        0.122    63.297 r  cpu_inst/alu_inst/alu_result_out[7]_i_96/O
                         net (fo=1, routed)           0.000    63.297    cpu_inst/alu_inst/alu_result_out[7]_i_96_n_0
    SLICE_X127Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.564 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    63.564    cpu_inst/alu_inst/alu_result_out_reg[7]_i_89_n_0
    SLICE_X127Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.617 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    63.617    cpu_inst/alu_inst/alu_result_out_reg[7]_i_84_n_0
    SLICE_X127Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.670 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    63.670    cpu_inst/alu_inst/alu_result_out_reg[7]_i_79_n_0
    SLICE_X127Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.723 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.723    cpu_inst/alu_inst/alu_result_out_reg[7]_i_74_n_0
    SLICE_X127Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.776 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000    63.776    cpu_inst/alu_inst/alu_result_out_reg[7]_i_69_n_0
    SLICE_X127Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.829 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000    63.829    cpu_inst/alu_inst/alu_result_out_reg[7]_i_64_n_0
    SLICE_X127Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.882 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    63.882    cpu_inst/alu_inst/alu_result_out_reg[7]_i_55_n_0
    SLICE_X127Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.935 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    63.935    cpu_inst/alu_inst/alu_result_out_reg[7]_i_43_n_0
    SLICE_X127Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.012 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_20/CO[1]
                         net (fo=36, routed)          1.485    65.497    cpu_inst/alu_inst/divu_quotient0[7]
    SLICE_X132Y290       LUT6 (Prop_lut6_I0_O)        0.122    65.619 r  cpu_inst/alu_inst/alu_result_out[6]_i_67/O
                         net (fo=1, routed)           0.000    65.619    cpu_inst/alu_inst/alu_result_out[6]_i_67_n_0
    SLICE_X132Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    65.875 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_60/CO[3]
                         net (fo=1, routed)           0.000    65.875    cpu_inst/alu_inst/alu_result_out_reg[6]_i_60_n_0
    SLICE_X132Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.929 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.929    cpu_inst/alu_inst/alu_result_out_reg[6]_i_55_n_0
    SLICE_X132Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.983 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.983    cpu_inst/alu_inst/alu_result_out_reg[6]_i_50_n_0
    SLICE_X132Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.037 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.037    cpu_inst/alu_inst/alu_result_out_reg[6]_i_45_n_0
    SLICE_X132Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.091 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.091    cpu_inst/alu_inst/alu_result_out_reg[6]_i_40_n_0
    SLICE_X132Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.145 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.145    cpu_inst/alu_inst/alu_result_out_reg[6]_i_33_n_0
    SLICE_X132Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.199 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.199    cpu_inst/alu_inst/alu_result_out_reg[6]_i_27_n_0
    SLICE_X132Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.253 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.253    cpu_inst/alu_inst/alu_result_out_reg[6]_i_22_n_0
    SLICE_X132Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    66.329 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_16/CO[1]
                         net (fo=36, routed)          1.097    67.426    cpu_inst/alu_inst/divu_quotient0[6]
    SLICE_X116Y289       LUT6 (Prop_lut6_I0_O)        0.124    67.550 r  cpu_inst/alu_inst/alu_result_out[5]_i_68/O
                         net (fo=1, routed)           0.000    67.550    cpu_inst/alu_inst/alu_result_out[5]_i_68_n_0
    SLICE_X116Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    67.806 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.806    cpu_inst/alu_inst/alu_result_out_reg[5]_i_61_n_0
    SLICE_X116Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.860 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.860    cpu_inst/alu_inst/alu_result_out_reg[5]_i_56_n_0
    SLICE_X116Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.914 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.914    cpu_inst/alu_inst/alu_result_out_reg[5]_i_51_n_0
    SLICE_X116Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.968 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.968    cpu_inst/alu_inst/alu_result_out_reg[5]_i_46_n_0
    SLICE_X116Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.022 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.022    cpu_inst/alu_inst/alu_result_out_reg[5]_i_41_n_0
    SLICE_X116Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.076 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.076    cpu_inst/alu_inst/alu_result_out_reg[5]_i_36_n_0
    SLICE_X116Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.130 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.130    cpu_inst/alu_inst/alu_result_out_reg[5]_i_31_n_0
    SLICE_X116Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.184 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.184    cpu_inst/alu_inst/alu_result_out_reg[5]_i_28_n_0
    SLICE_X116Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    68.260 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_24/CO[1]
                         net (fo=36, routed)          1.171    69.431    cpu_inst/alu_inst/divu_quotient0[5]
    SLICE_X122Y289       LUT6 (Prop_lut6_I0_O)        0.124    69.555 r  cpu_inst/alu_inst/alu_result_out[4]_i_61/O
                         net (fo=1, routed)           0.000    69.555    cpu_inst/alu_inst/alu_result_out[4]_i_61_n_0
    SLICE_X122Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.811 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.811    cpu_inst/alu_inst/alu_result_out_reg[4]_i_54_n_0
    SLICE_X122Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.865 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    69.865    cpu_inst/alu_inst/alu_result_out_reg[4]_i_49_n_0
    SLICE_X122Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.919 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.919    cpu_inst/alu_inst/alu_result_out_reg[4]_i_44_n_0
    SLICE_X122Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.973 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.973    cpu_inst/alu_inst/alu_result_out_reg[4]_i_39_n_0
    SLICE_X122Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.027 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.027    cpu_inst/alu_inst/alu_result_out_reg[4]_i_34_n_0
    SLICE_X122Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.081 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.081    cpu_inst/alu_inst/alu_result_out_reg[4]_i_29_n_0
    SLICE_X122Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.135 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.135    cpu_inst/alu_inst/alu_result_out_reg[4]_i_24_n_0
    SLICE_X122Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.189 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.189    cpu_inst/alu_inst/alu_result_out_reg[4]_i_21_n_0
    SLICE_X122Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.265 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_18/CO[1]
                         net (fo=36, routed)          1.198    71.464    cpu_inst/alu_inst/divu_quotient0[4]
    SLICE_X124Y288       LUT6 (Prop_lut6_I0_O)        0.124    71.588 r  cpu_inst/alu_inst/alu_result_out[3]_i_130/O
                         net (fo=1, routed)           0.000    71.588    cpu_inst/alu_inst/alu_result_out[3]_i_130_n_0
    SLICE_X124Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    71.844 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    71.844    cpu_inst/alu_inst/alu_result_out_reg[3]_i_123_n_0
    SLICE_X124Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.898 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.898    cpu_inst/alu_inst/alu_result_out_reg[3]_i_118_n_0
    SLICE_X124Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.952 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    71.952    cpu_inst/alu_inst/alu_result_out_reg[3]_i_113_n_0
    SLICE_X124Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.006 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.006    cpu_inst/alu_inst/alu_result_out_reg[3]_i_105_n_0
    SLICE_X124Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.060 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    72.060    cpu_inst/alu_inst/alu_result_out_reg[3]_i_92_n_0
    SLICE_X124Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.114 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    72.114    cpu_inst/alu_inst/alu_result_out_reg[3]_i_77_n_0
    SLICE_X124Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.168 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.168    cpu_inst/alu_inst/alu_result_out_reg[3]_i_62_n_0
    SLICE_X124Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.222 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.222    cpu_inst/alu_inst/alu_result_out_reg[3]_i_42_n_0
    SLICE_X124Y296       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    72.298 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_20/CO[1]
                         net (fo=36, routed)          1.227    73.524    cpu_inst/alu_inst/divu_quotient0[3]
    SLICE_X126Y287       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    73.902 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.902    cpu_inst/alu_inst/alu_result_out_reg[2]_i_50_n_0
    SLICE_X126Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    73.956 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.956    cpu_inst/alu_inst/alu_result_out_reg[2]_i_45_n_0
    SLICE_X126Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.010 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.010    cpu_inst/alu_inst/alu_result_out_reg[2]_i_40_n_0
    SLICE_X126Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.064 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.064    cpu_inst/alu_inst/alu_result_out_reg[2]_i_35_n_0
    SLICE_X126Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.118 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.118    cpu_inst/alu_inst/alu_result_out_reg[2]_i_30_n_0
    SLICE_X126Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.172 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.172    cpu_inst/alu_inst/alu_result_out_reg[2]_i_25_n_0
    SLICE_X126Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.226 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.226    cpu_inst/alu_inst/alu_result_out_reg[2]_i_20_n_0
    SLICE_X126Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.280 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.280    cpu_inst/alu_inst/alu_result_out_reg[2]_i_17_n_0
    SLICE_X126Y295       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    74.356 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_15/CO[1]
                         net (fo=36, routed)          1.322    75.679    cpu_inst/alu_inst/divu_quotient0[2]
    SLICE_X125Y285       LUT6 (Prop_lut6_I0_O)        0.124    75.803 r  cpu_inst/alu_inst/alu_result_out[1]_i_67/O
                         net (fo=1, routed)           0.000    75.803    cpu_inst/alu_inst/alu_result_out[1]_i_67_n_0
    SLICE_X125Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    76.070 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    76.070    cpu_inst/alu_inst/alu_result_out_reg[1]_i_60_n_0
    SLICE_X125Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.123 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000    76.123    cpu_inst/alu_inst/alu_result_out_reg[1]_i_55_n_0
    SLICE_X125Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.176 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    76.176    cpu_inst/alu_inst/alu_result_out_reg[1]_i_50_n_0
    SLICE_X125Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.229 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.229    cpu_inst/alu_inst/alu_result_out_reg[1]_i_45_n_0
    SLICE_X125Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.282 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.282    cpu_inst/alu_inst/alu_result_out_reg[1]_i_40_n_0
    SLICE_X125Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.335 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.335    cpu_inst/alu_inst/alu_result_out_reg[1]_i_35_n_0
    SLICE_X125Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.388 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.388    cpu_inst/alu_inst/alu_result_out_reg[1]_i_24_n_0
    SLICE_X125Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.441 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.441    cpu_inst/alu_inst/alu_result_out_reg[1]_i_17_n_0
    SLICE_X125Y293       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    76.518 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_13/CO[1]
                         net (fo=36, routed)          1.357    77.875    cpu_inst/alu_inst/divu_quotient0[1]
    SLICE_X129Y286       LUT6 (Prop_lut6_I0_O)        0.122    77.997 r  cpu_inst/alu_inst/alu_result_out[0]_i_144/O
                         net (fo=1, routed)           0.354    78.351    cpu_inst/alu_inst/alu_result_out[0]_i_144_n_0
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    78.640 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.000    78.640    cpu_inst/alu_inst/alu_result_out_reg[0]_i_136_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.694 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    78.694    cpu_inst/alu_inst/alu_result_out_reg[0]_i_131_n_0
    SLICE_X128Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.748 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    78.748    cpu_inst/alu_inst/alu_result_out_reg[0]_i_126_n_0
    SLICE_X128Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.802 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    78.802    cpu_inst/alu_inst/alu_result_out_reg[0]_i_121_n_0
    SLICE_X128Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.856 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    78.856    cpu_inst/alu_inst/alu_result_out_reg[0]_i_100_n_0
    SLICE_X128Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.910 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    78.910    cpu_inst/alu_inst/alu_result_out_reg[0]_i_79_n_0
    SLICE_X128Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.964 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.964    cpu_inst/alu_inst/alu_result_out_reg[0]_i_57_n_0
    SLICE_X128Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    79.018 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    79.018    cpu_inst/alu_inst/alu_result_out_reg[0]_i_38_n_0
    SLICE_X128Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    79.151 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_35/CO[0]
                         net (fo=1, routed)           0.658    79.810    cpu_inst/id_ex_pipeline_reg_inst/divu_quotient0[0]
    SLICE_X127Y286       LUT6 (Prop_lut6_I4_O)        0.128    79.938 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22/O
                         net (fo=1, routed)           0.827    80.764    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22_n_0
    SLICE_X115Y278       LUT6 (Prop_lut6_I4_O)        0.043    80.807 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7/O
                         net (fo=1, routed)           0.449    81.257    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7_n_0
    SLICE_X116Y278       LUT6 (Prop_lut6_I5_O)        0.043    81.300 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_1/O
                         net (fo=25, routed)          4.209    85.509    cpu_inst/ex_mem_pipeline_reg_inst/ALU_OUT_EX[0]
    SLICE_X132Y234       FDRE                                         r  cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        85.147ns  (logic 26.782ns (31.454%)  route 58.365ns (68.546%))
  Logic Levels:           326  (CARRY4=287 FDRE=1 LUT3=10 LUT5=1 LUT6=27)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y288       FDRE                         0.000     0.000 r  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
    SLICE_X106Y288       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/Q
                         net (fo=115, routed)         2.664     2.923    cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0_n_0
    SLICE_X125Y282       LUT3 (Prop_lut3_I0_O)        0.043     2.966 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12/O
                         net (fo=42, routed)          1.876     4.842    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12_n_0
    SLICE_X102Y289       LUT6 (Prop_lut6_I0_O)        0.043     4.885 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[18]_i_19/O
                         net (fo=72, routed)          4.888     9.773    cpu_inst/id_ex_pipeline_reg_inst/data2sel_out_reg[1]_7
    SLICE_X114Y288       LUT6 (Prop_lut6_I1_O)        0.043     9.816 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33/O
                         net (fo=1, routed)           0.108     9.924    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33_n_0
    SLICE_X114Y288       LUT6 (Prop_lut6_I2_O)        0.043     9.967 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22/O
                         net (fo=3, routed)           0.603    10.570    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22_n_0
    SLICE_X122Y285       LUT6 (Prop_lut6_I4_O)        0.043    10.613 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_15/O
                         net (fo=68, routed)          2.964    13.577    cpu_inst/id_ex_pipeline_reg_inst/safe_div_op2[0]
    SLICE_X106Y306       LUT5 (Prop_lut5_I0_O)        0.043    13.620 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[31]_i_357/O
                         net (fo=1, routed)           0.000    13.620    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_0[0]
    SLICE_X106Y306       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.866 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_302/CO[3]
                         net (fo=1, routed)           0.000    13.866    cpu_inst/alu_inst/alu_result_out_reg[31]_i_302_n_0
    SLICE_X106Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.920 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    13.920    cpu_inst/alu_inst/alu_result_out_reg[31]_i_260_n_0
    SLICE_X106Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.974 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu_inst/alu_inst/alu_result_out_reg[31]_i_224_n_0
    SLICE_X106Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.028 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.028    cpu_inst/alu_inst/alu_result_out_reg[31]_i_191_n_0
    SLICE_X106Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.082 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.082    cpu_inst/alu_inst/alu_result_out_reg[31]_i_163_n_0
    SLICE_X106Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.136 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    14.136    cpu_inst/alu_inst/alu_result_out_reg[31]_i_139_n_0
    SLICE_X106Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.190 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    14.190    cpu_inst/alu_inst/alu_result_out_reg[31]_i_99_n_0
    SLICE_X106Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.244 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.244    cpu_inst/alu_inst/alu_result_out_reg[31]_i_56_n_0
    SLICE_X106Y314       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.377 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          1.201    15.578    cpu_inst/alu_inst/divu_quotient0[31]
    SLICE_X103Y306       LUT6 (Prop_lut6_I0_O)        0.128    15.706 r  cpu_inst/alu_inst/alu_result_out[30]_i_102/O
                         net (fo=1, routed)           0.000    15.706    cpu_inst/alu_inst/alu_result_out[30]_i_102_n_0
    SLICE_X103Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.973 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    15.973    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_n_0
    SLICE_X103Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.026 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000    16.026    cpu_inst/alu_inst/alu_result_out_reg[30]_i_80_n_0
    SLICE_X103Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.079 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.079    cpu_inst/alu_inst/alu_result_out_reg[30]_i_70_n_0
    SLICE_X103Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.132 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.132    cpu_inst/alu_inst/alu_result_out_reg[30]_i_60_n_0
    SLICE_X103Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.185 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    16.185    cpu_inst/alu_inst/alu_result_out_reg[30]_i_50_n_0
    SLICE_X103Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.238 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.238    cpu_inst/alu_inst/alu_result_out_reg[30]_i_40_n_0
    SLICE_X103Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.291 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.291    cpu_inst/alu_inst/alu_result_out_reg[30]_i_30_n_0
    SLICE_X103Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.344 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.344    cpu_inst/alu_inst/alu_result_out_reg[30]_i_22_n_0
    SLICE_X103Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.421 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_17/CO[1]
                         net (fo=36, routed)          1.265    17.686    cpu_inst/alu_inst/divu_quotient0[30]
    SLICE_X105Y306       LUT3 (Prop_lut3_I0_O)        0.122    17.808 r  cpu_inst/alu_inst/alu_result_out[29]_i_55/O
                         net (fo=1, routed)           0.000    17.808    cpu_inst/alu_inst/alu_result_out[29]_i_55_n_0
    SLICE_X105Y306       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.001 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.001    cpu_inst/alu_inst/alu_result_out_reg[29]_i_49_n_0
    SLICE_X105Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.054 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.054    cpu_inst/alu_inst/alu_result_out_reg[29]_i_44_n_0
    SLICE_X105Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.107 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.107    cpu_inst/alu_inst/alu_result_out_reg[29]_i_39_n_0
    SLICE_X105Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.160 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.160    cpu_inst/alu_inst/alu_result_out_reg[29]_i_34_n_0
    SLICE_X105Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.213 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.213    cpu_inst/alu_inst/alu_result_out_reg[29]_i_29_n_0
    SLICE_X105Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.266 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.266    cpu_inst/alu_inst/alu_result_out_reg[29]_i_24_n_0
    SLICE_X105Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.319 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.319    cpu_inst/alu_inst/alu_result_out_reg[29]_i_19_n_0
    SLICE_X105Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.372 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.372    cpu_inst/alu_inst/alu_result_out_reg[29]_i_16_n_0
    SLICE_X105Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.449 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_15/CO[1]
                         net (fo=36, routed)          1.353    19.802    cpu_inst/alu_inst/divu_quotient0[29]
    SLICE_X107Y306       LUT3 (Prop_lut3_I0_O)        0.122    19.924 r  cpu_inst/alu_inst/alu_result_out[28]_i_77/O
                         net (fo=1, routed)           0.000    19.924    cpu_inst/alu_inst/alu_result_out[28]_i_77_n_0
    SLICE_X107Y306       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.119 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.119    cpu_inst/alu_inst/alu_result_out_reg[28]_i_70_n_0
    SLICE_X107Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.172 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.172    cpu_inst/alu_inst/alu_result_out_reg[28]_i_65_n_0
    SLICE_X107Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.225 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.225    cpu_inst/alu_inst/alu_result_out_reg[28]_i_60_n_0
    SLICE_X107Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.278 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.278    cpu_inst/alu_inst/alu_result_out_reg[28]_i_55_n_0
    SLICE_X107Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.331 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.331    cpu_inst/alu_inst/alu_result_out_reg[28]_i_50_n_0
    SLICE_X107Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.384 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.384    cpu_inst/alu_inst/alu_result_out_reg[28]_i_45_n_0
    SLICE_X107Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.437 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.437    cpu_inst/alu_inst/alu_result_out_reg[28]_i_36_n_0
    SLICE_X107Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.490 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.490    cpu_inst/alu_inst/alu_result_out_reg[28]_i_29_n_0
    SLICE_X107Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.567 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_18/CO[1]
                         net (fo=36, routed)          0.972    21.539    cpu_inst/alu_inst/divu_quotient0[28]
    SLICE_X108Y309       LUT3 (Prop_lut3_I0_O)        0.122    21.661 r  cpu_inst/alu_inst/alu_result_out[27]_i_127/O
                         net (fo=1, routed)           0.000    21.661    cpu_inst/alu_inst/alu_result_out[27]_i_127_n_0
    SLICE_X108Y309       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.841 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    21.841    cpu_inst/alu_inst/alu_result_out_reg[27]_i_121_n_0
    SLICE_X108Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_112/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu_inst/alu_inst/alu_result_out_reg[27]_i_112_n_0
    SLICE_X108Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_102/CO[3]
                         net (fo=1, routed)           0.000    21.949    cpu_inst/alu_inst/alu_result_out_reg[27]_i_102_n_0
    SLICE_X108Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.003 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_92/CO[3]
                         net (fo=1, routed)           0.000    22.003    cpu_inst/alu_inst/alu_result_out_reg[27]_i_92_n_0
    SLICE_X108Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.057 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_82/CO[3]
                         net (fo=1, routed)           0.000    22.057    cpu_inst/alu_inst/alu_result_out_reg[27]_i_82_n_0
    SLICE_X108Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.111 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.111    cpu_inst/alu_inst/alu_result_out_reg[27]_i_72_n_0
    SLICE_X108Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.165 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.165    cpu_inst/alu_inst/alu_result_out_reg[27]_i_61_n_0
    SLICE_X108Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.219 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    22.219    cpu_inst/alu_inst/alu_result_out_reg[27]_i_52_n_0
    SLICE_X108Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    22.295 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_37/CO[1]
                         net (fo=36, routed)          1.074    23.368    cpu_inst/alu_inst/divu_quotient0[27]
    SLICE_X109Y309       LUT6 (Prop_lut6_I0_O)        0.124    23.492 r  cpu_inst/alu_inst/alu_result_out[26]_i_63/O
                         net (fo=1, routed)           0.000    23.492    cpu_inst/alu_inst/alu_result_out[26]_i_63_n_0
    SLICE_X109Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.759 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cpu_inst/alu_inst/alu_result_out_reg[26]_i_55_n_0
    SLICE_X109Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.812 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.812    cpu_inst/alu_inst/alu_result_out_reg[26]_i_50_n_0
    SLICE_X109Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.865 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.865    cpu_inst/alu_inst/alu_result_out_reg[26]_i_45_n_0
    SLICE_X109Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.918 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.918    cpu_inst/alu_inst/alu_result_out_reg[26]_i_40_n_0
    SLICE_X109Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.971 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.971    cpu_inst/alu_inst/alu_result_out_reg[26]_i_35_n_0
    SLICE_X109Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.024 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.024    cpu_inst/alu_inst/alu_result_out_reg[26]_i_30_n_0
    SLICE_X109Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.077 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.077    cpu_inst/alu_inst/alu_result_out_reg[26]_i_25_n_0
    SLICE_X109Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.130 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.130    cpu_inst/alu_inst/alu_result_out_reg[26]_i_21_n_0
    SLICE_X109Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.207 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_13/CO[1]
                         net (fo=36, routed)          1.475    25.682    cpu_inst/alu_inst/divu_quotient0[26]
    SLICE_X114Y307       LUT3 (Prop_lut3_I0_O)        0.122    25.804 r  cpu_inst/alu_inst/alu_result_out[25]_i_60/O
                         net (fo=1, routed)           0.000    25.804    cpu_inst/alu_inst/alu_result_out[25]_i_60_n_0
    SLICE_X114Y307       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    25.984 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.984    cpu_inst/alu_inst/alu_result_out_reg[25]_i_54_n_0
    SLICE_X114Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    26.038    cpu_inst/alu_inst/alu_result_out_reg[25]_i_49_n_0
    SLICE_X114Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    26.092    cpu_inst/alu_inst/alu_result_out_reg[25]_i_44_n_0
    SLICE_X114Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.146    cpu_inst/alu_inst/alu_result_out_reg[25]_i_39_n_0
    SLICE_X114Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.200 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.200    cpu_inst/alu_inst/alu_result_out_reg[25]_i_34_n_0
    SLICE_X114Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.254 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.254    cpu_inst/alu_inst/alu_result_out_reg[25]_i_29_n_0
    SLICE_X114Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.308 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.308    cpu_inst/alu_inst/alu_result_out_reg[25]_i_24_n_0
    SLICE_X114Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.362 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.362    cpu_inst/alu_inst/alu_result_out_reg[25]_i_19_n_0
    SLICE_X114Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    26.438 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_12/CO[1]
                         net (fo=36, routed)          1.000    27.438    cpu_inst/alu_inst/divu_quotient0[25]
    SLICE_X116Y307       LUT6 (Prop_lut6_I0_O)        0.124    27.562 r  cpu_inst/alu_inst/alu_result_out[24]_i_68/O
                         net (fo=1, routed)           0.000    27.562    cpu_inst/alu_inst/alu_result_out[24]_i_68_n_0
    SLICE_X116Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.818 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    27.818    cpu_inst/alu_inst/alu_result_out_reg[24]_i_60_n_0
    SLICE_X116Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.872 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.872    cpu_inst/alu_inst/alu_result_out_reg[24]_i_55_n_0
    SLICE_X116Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.926 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.926    cpu_inst/alu_inst/alu_result_out_reg[24]_i_50_n_0
    SLICE_X116Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.980 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.980    cpu_inst/alu_inst/alu_result_out_reg[24]_i_45_n_0
    SLICE_X116Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.034 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.034    cpu_inst/alu_inst/alu_result_out_reg[24]_i_40_n_0
    SLICE_X116Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.088 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.088    cpu_inst/alu_inst/alu_result_out_reg[24]_i_35_n_0
    SLICE_X116Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.142 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.142    cpu_inst/alu_inst/alu_result_out_reg[24]_i_30_n_0
    SLICE_X116Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.196 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.196    cpu_inst/alu_inst/alu_result_out_reg[24]_i_18_n_0
    SLICE_X116Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.272 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_12/CO[1]
                         net (fo=36, routed)          1.382    29.654    cpu_inst/alu_inst/divu_quotient0[24]
    SLICE_X120Y306       LUT6 (Prop_lut6_I0_O)        0.124    29.778 r  cpu_inst/alu_inst/alu_result_out[23]_i_117/O
                         net (fo=1, routed)           0.000    29.778    cpu_inst/alu_inst/alu_result_out[23]_i_117_n_0
    SLICE_X120Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.034 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_109/CO[3]
                         net (fo=1, routed)           0.000    30.034    cpu_inst/alu_inst/alu_result_out_reg[23]_i_109_n_0
    SLICE_X120Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    30.088    cpu_inst/alu_inst/alu_result_out_reg[23]_i_104_n_0
    SLICE_X120Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_95/CO[3]
                         net (fo=1, routed)           0.000    30.142    cpu_inst/alu_inst/alu_result_out_reg[23]_i_95_n_0
    SLICE_X120Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.196    cpu_inst/alu_inst/alu_result_out_reg[23]_i_85_n_0
    SLICE_X120Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.250    cpu_inst/alu_inst/alu_result_out_reg[23]_i_75_n_0
    SLICE_X120Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.304 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.304    cpu_inst/alu_inst/alu_result_out_reg[23]_i_65_n_0
    SLICE_X120Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.358    cpu_inst/alu_inst/alu_result_out_reg[23]_i_55_n_0
    SLICE_X120Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.412    cpu_inst/alu_inst/alu_result_out_reg[23]_i_43_n_0
    SLICE_X120Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    30.488 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_19/CO[1]
                         net (fo=36, routed)          1.472    31.960    cpu_inst/alu_inst/divu_quotient0[23]
    SLICE_X126Y305       LUT6 (Prop_lut6_I0_O)        0.124    32.084 r  cpu_inst/alu_inst/alu_result_out[22]_i_59/O
                         net (fo=1, routed)           0.000    32.084    cpu_inst/alu_inst/alu_result_out[22]_i_59_n_0
    SLICE_X126Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.340 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.340    cpu_inst/alu_inst/alu_result_out_reg[22]_i_51_n_0
    SLICE_X126Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.394 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.394    cpu_inst/alu_inst/alu_result_out_reg[22]_i_46_n_0
    SLICE_X126Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.448 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.448    cpu_inst/alu_inst/alu_result_out_reg[22]_i_41_n_0
    SLICE_X126Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.502 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.502    cpu_inst/alu_inst/alu_result_out_reg[22]_i_36_n_0
    SLICE_X126Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.556 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.556    cpu_inst/alu_inst/alu_result_out_reg[22]_i_31_n_0
    SLICE_X126Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.610 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.610    cpu_inst/alu_inst/alu_result_out_reg[22]_i_26_n_0
    SLICE_X126Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.664 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.664    cpu_inst/alu_inst/alu_result_out_reg[22]_i_21_n_0
    SLICE_X126Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.718 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.718    cpu_inst/alu_inst/alu_result_out_reg[22]_i_18_n_0
    SLICE_X126Y313       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    32.794 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_16/CO[1]
                         net (fo=36, routed)          1.121    33.915    cpu_inst/alu_inst/divu_quotient0[22]
    SLICE_X125Y304       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    34.283 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.283    cpu_inst/alu_inst/alu_result_out_reg[21]_i_55_n_0
    SLICE_X125Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.336 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.336    cpu_inst/alu_inst/alu_result_out_reg[21]_i_50_n_0
    SLICE_X125Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.389 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.389    cpu_inst/alu_inst/alu_result_out_reg[21]_i_45_n_0
    SLICE_X125Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.442 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.442    cpu_inst/alu_inst/alu_result_out_reg[21]_i_40_n_0
    SLICE_X125Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.495 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.495    cpu_inst/alu_inst/alu_result_out_reg[21]_i_35_n_0
    SLICE_X125Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.548 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.548    cpu_inst/alu_inst/alu_result_out_reg[21]_i_30_n_0
    SLICE_X125Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.601 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.601    cpu_inst/alu_inst/alu_result_out_reg[21]_i_25_n_0
    SLICE_X125Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.654 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.654    cpu_inst/alu_inst/alu_result_out_reg[21]_i_22_n_0
    SLICE_X125Y312       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.731 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_17/CO[1]
                         net (fo=36, routed)          1.446    36.177    cpu_inst/alu_inst/divu_quotient0[21]
    SLICE_X130Y303       LUT6 (Prop_lut6_I0_O)        0.122    36.299 r  cpu_inst/alu_inst/alu_result_out[19]_i_141/O
                         net (fo=1, routed)           0.000    36.299    cpu_inst/alu_inst/alu_result_out[19]_i_141_n_0
    SLICE_X130Y303       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.555 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_125/CO[3]
                         net (fo=1, routed)           0.000    36.555    cpu_inst/alu_inst/alu_result_out_reg[19]_i_125_n_0
    SLICE_X130Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.609 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_115/CO[3]
                         net (fo=1, routed)           0.000    36.609    cpu_inst/alu_inst/alu_result_out_reg[19]_i_115_n_0
    SLICE_X130Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.663 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_105/CO[3]
                         net (fo=1, routed)           0.000    36.663    cpu_inst/alu_inst/alu_result_out_reg[19]_i_105_n_0
    SLICE_X130Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.717 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    36.717    cpu_inst/alu_inst/alu_result_out_reg[19]_i_95_n_0
    SLICE_X130Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.771 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_85/CO[3]
                         net (fo=1, routed)           0.000    36.771    cpu_inst/alu_inst/alu_result_out_reg[19]_i_85_n_0
    SLICE_X130Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.825 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.825    cpu_inst/alu_inst/alu_result_out_reg[19]_i_73_n_0
    SLICE_X130Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.879 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.879    cpu_inst/alu_inst/alu_result_out_reg[19]_i_57_n_0
    SLICE_X130Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.933 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.933    cpu_inst/alu_inst/alu_result_out_reg[19]_i_37_n_0
    SLICE_X130Y311       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    37.009 r  cpu_inst/alu_inst/alu_result_out_reg[20]_i_39/CO[1]
                         net (fo=36, routed)          1.390    38.399    cpu_inst/alu_inst/divu_quotient0[20]
    SLICE_X132Y300       LUT3 (Prop_lut3_I0_O)        0.124    38.523 r  cpu_inst/alu_inst/alu_result_out[19]_i_135/O
                         net (fo=1, routed)           0.000    38.523    cpu_inst/alu_inst/alu_result_out[19]_i_135_n_0
    SLICE_X132Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    38.703 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_124/CO[3]
                         net (fo=1, routed)           0.000    38.703    cpu_inst/alu_inst/alu_result_out_reg[19]_i_124_n_0
    SLICE_X132Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.757 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_114/CO[3]
                         net (fo=1, routed)           0.000    38.757    cpu_inst/alu_inst/alu_result_out_reg[19]_i_114_n_0
    SLICE_X132Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.811 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    38.811    cpu_inst/alu_inst/alu_result_out_reg[19]_i_104_n_0
    SLICE_X132Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.865 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.865    cpu_inst/alu_inst/alu_result_out_reg[19]_i_94_n_0
    SLICE_X132Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.919 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_84/CO[3]
                         net (fo=1, routed)           0.000    38.919    cpu_inst/alu_inst/alu_result_out_reg[19]_i_84_n_0
    SLICE_X132Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.973 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.973    cpu_inst/alu_inst/alu_result_out_reg[19]_i_72_n_0
    SLICE_X132Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.027 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    39.027    cpu_inst/alu_inst/alu_result_out_reg[19]_i_56_n_0
    SLICE_X132Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.081 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.081    cpu_inst/alu_inst/alu_result_out_reg[19]_i_36_n_0
    SLICE_X132Y308       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    39.157 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_19/CO[1]
                         net (fo=36, routed)          1.640    40.796    cpu_inst/alu_inst/divu_quotient0[19]
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.124    40.920 r  cpu_inst/alu_inst/alu_result_out[18]_i_90/O
                         net (fo=1, routed)           0.000    40.920    cpu_inst/alu_inst/alu_result_out[18]_i_90_n_0
    SLICE_X115Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.187 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_82/CO[3]
                         net (fo=1, routed)           0.001    41.188    cpu_inst/alu_inst/alu_result_out_reg[18]_i_82_n_0
    SLICE_X115Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.241 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.241    cpu_inst/alu_inst/alu_result_out_reg[18]_i_77_n_0
    SLICE_X115Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.294 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    41.294    cpu_inst/alu_inst/alu_result_out_reg[18]_i_72_n_0
    SLICE_X115Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.347 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    41.347    cpu_inst/alu_inst/alu_result_out_reg[18]_i_63_n_0
    SLICE_X115Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.400 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.400    cpu_inst/alu_inst/alu_result_out_reg[18]_i_53_n_0
    SLICE_X115Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.453 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.453    cpu_inst/alu_inst/alu_result_out_reg[18]_i_43_n_0
    SLICE_X115Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.506 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.506    cpu_inst/alu_inst/alu_result_out_reg[18]_i_33_n_0
    SLICE_X115Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.559 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.559    cpu_inst/alu_inst/alu_result_out_reg[18]_i_23_n_0
    SLICE_X115Y307       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    41.636 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_16/CO[1]
                         net (fo=36, routed)          1.264    42.900    cpu_inst/alu_inst/divu_quotient0[18]
    SLICE_X116Y298       LUT6 (Prop_lut6_I0_O)        0.122    43.022 r  cpu_inst/alu_inst/alu_result_out[17]_i_64/O
                         net (fo=1, routed)           0.000    43.022    cpu_inst/alu_inst/alu_result_out[17]_i_64_n_0
    SLICE_X116Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    43.278 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.278    cpu_inst/alu_inst/alu_result_out_reg[17]_i_56_n_0
    SLICE_X116Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.332 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_51/CO[3]
                         net (fo=1, routed)           0.001    43.333    cpu_inst/alu_inst/alu_result_out_reg[17]_i_51_n_0
    SLICE_X116Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.387 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.387    cpu_inst/alu_inst/alu_result_out_reg[17]_i_46_n_0
    SLICE_X116Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.441 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_41/CO[3]
                         net (fo=1, routed)           0.000    43.441    cpu_inst/alu_inst/alu_result_out_reg[17]_i_41_n_0
    SLICE_X116Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.495 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.495    cpu_inst/alu_inst/alu_result_out_reg[17]_i_36_n_0
    SLICE_X116Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.549 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.549    cpu_inst/alu_inst/alu_result_out_reg[17]_i_31_n_0
    SLICE_X116Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.603 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.603    cpu_inst/alu_inst/alu_result_out_reg[17]_i_26_n_0
    SLICE_X116Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.657 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.657    cpu_inst/alu_inst/alu_result_out_reg[17]_i_21_n_0
    SLICE_X116Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    43.733 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_16/CO[1]
                         net (fo=36, routed)          1.117    44.849    cpu_inst/alu_inst/divu_quotient0[17]
    SLICE_X120Y297       LUT6 (Prop_lut6_I0_O)        0.124    44.973 r  cpu_inst/alu_inst/alu_result_out[16]_i_83/O
                         net (fo=1, routed)           0.000    44.973    cpu_inst/alu_inst/alu_result_out[16]_i_83_n_0
    SLICE_X120Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.229 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_75/CO[3]
                         net (fo=1, routed)           0.000    45.229    cpu_inst/alu_inst/alu_result_out_reg[16]_i_75_n_0
    SLICE_X120Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.283 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    45.283    cpu_inst/alu_inst/alu_result_out_reg[16]_i_70_n_0
    SLICE_X120Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.337 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.001    45.338    cpu_inst/alu_inst/alu_result_out_reg[16]_i_65_n_0
    SLICE_X120Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.392 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.392    cpu_inst/alu_inst/alu_result_out_reg[16]_i_60_n_0
    SLICE_X120Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.446 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.446    cpu_inst/alu_inst/alu_result_out_reg[16]_i_55_n_0
    SLICE_X120Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.500 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.500    cpu_inst/alu_inst/alu_result_out_reg[16]_i_50_n_0
    SLICE_X120Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.554 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.554    cpu_inst/alu_inst/alu_result_out_reg[16]_i_45_n_0
    SLICE_X120Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.608 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.608    cpu_inst/alu_inst/alu_result_out_reg[16]_i_36_n_0
    SLICE_X120Y305       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    45.684 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_26/CO[1]
                         net (fo=36, routed)          1.196    46.880    cpu_inst/alu_inst/divu_quotient0[16]
    SLICE_X121Y298       LUT3 (Prop_lut3_I0_O)        0.124    47.004 r  cpu_inst/alu_inst/alu_result_out[15]_i_105/O
                         net (fo=1, routed)           0.000    47.004    cpu_inst/alu_inst/alu_result_out[15]_i_105_n_0
    SLICE_X121Y298       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    47.197 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    47.197    cpu_inst/alu_inst/alu_result_out_reg[15]_i_99_n_0
    SLICE_X121Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.250 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.001    47.251    cpu_inst/alu_inst/alu_result_out_reg[15]_i_94_n_0
    SLICE_X121Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.304 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_89/CO[3]
                         net (fo=1, routed)           0.000    47.304    cpu_inst/alu_inst/alu_result_out_reg[15]_i_89_n_0
    SLICE_X121Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.357 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.357    cpu_inst/alu_inst/alu_result_out_reg[15]_i_84_n_0
    SLICE_X121Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.410 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    47.410    cpu_inst/alu_inst/alu_result_out_reg[15]_i_75_n_0
    SLICE_X121Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.463 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.463    cpu_inst/alu_inst/alu_result_out_reg[15]_i_65_n_0
    SLICE_X121Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.516 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    47.516    cpu_inst/alu_inst/alu_result_out_reg[15]_i_55_n_0
    SLICE_X121Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.569 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.569    cpu_inst/alu_inst/alu_result_out_reg[15]_i_41_n_0
    SLICE_X121Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    47.646 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_23/CO[1]
                         net (fo=36, routed)          1.190    48.836    cpu_inst/alu_inst/divu_quotient0[15]
    SLICE_X122Y299       LUT3 (Prop_lut3_I0_O)        0.122    48.958 r  cpu_inst/alu_inst/alu_result_out[14]_i_65/O
                         net (fo=1, routed)           0.000    48.958    cpu_inst/alu_inst/alu_result_out[14]_i_65_n_0
    SLICE_X122Y299       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    49.204 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.001    49.205    cpu_inst/alu_inst/alu_result_out_reg[14]_i_56_n_0
    SLICE_X122Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.259 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.259    cpu_inst/alu_inst/alu_result_out_reg[14]_i_51_n_0
    SLICE_X122Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.313 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.313    cpu_inst/alu_inst/alu_result_out_reg[14]_i_46_n_0
    SLICE_X122Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.367 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.367    cpu_inst/alu_inst/alu_result_out_reg[14]_i_41_n_0
    SLICE_X122Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.421 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.421    cpu_inst/alu_inst/alu_result_out_reg[14]_i_36_n_0
    SLICE_X122Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.475 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.475    cpu_inst/alu_inst/alu_result_out_reg[14]_i_30_n_0
    SLICE_X122Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.529 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.529    cpu_inst/alu_inst/alu_result_out_reg[14]_i_23_n_0
    SLICE_X122Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    49.605 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_18/CO[1]
                         net (fo=36, routed)          1.163    50.768    cpu_inst/alu_inst/divu_quotient0[14]
    SLICE_X126Y296       LUT3 (Prop_lut3_I0_O)        0.124    50.892 r  cpu_inst/alu_inst/alu_result_out[13]_i_67/O
                         net (fo=1, routed)           0.000    50.892    cpu_inst/alu_inst/alu_result_out[13]_i_67_n_0
    SLICE_X126Y296       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    51.072 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    51.072    cpu_inst/alu_inst/alu_result_out_reg[13]_i_61_n_0
    SLICE_X126Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.126 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.126    cpu_inst/alu_inst/alu_result_out_reg[13]_i_56_n_0
    SLICE_X126Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.180 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.180    cpu_inst/alu_inst/alu_result_out_reg[13]_i_51_n_0
    SLICE_X126Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.234 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.001    51.235    cpu_inst/alu_inst/alu_result_out_reg[13]_i_46_n_0
    SLICE_X126Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.289 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.289    cpu_inst/alu_inst/alu_result_out_reg[13]_i_41_n_0
    SLICE_X126Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.343 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    cpu_inst/alu_inst/alu_result_out_reg[13]_i_36_n_0
    SLICE_X126Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.397 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.397    cpu_inst/alu_inst/alu_result_out_reg[13]_i_29_n_0
    SLICE_X126Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.451 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.451    cpu_inst/alu_inst/alu_result_out_reg[13]_i_22_n_0
    SLICE_X126Y304       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    51.527 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_15/CO[1]
                         net (fo=36, routed)          1.185    52.712    cpu_inst/alu_inst/divu_quotient0[13]
    SLICE_X128Y295       LUT6 (Prop_lut6_I0_O)        0.124    52.836 r  cpu_inst/alu_inst/alu_result_out[12]_i_70/O
                         net (fo=1, routed)           0.000    52.836    cpu_inst/alu_inst/alu_result_out[12]_i_70_n_0
    SLICE_X128Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    53.092 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.092    cpu_inst/alu_inst/alu_result_out_reg[12]_i_62_n_0
    SLICE_X128Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.146 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    53.146    cpu_inst/alu_inst/alu_result_out_reg[12]_i_57_n_0
    SLICE_X128Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.200 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    53.200    cpu_inst/alu_inst/alu_result_out_reg[12]_i_52_n_0
    SLICE_X128Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.254 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    cpu_inst/alu_inst/alu_result_out_reg[12]_i_47_n_0
    SLICE_X128Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.308 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.001    53.309    cpu_inst/alu_inst/alu_result_out_reg[12]_i_42_n_0
    SLICE_X128Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.363    cpu_inst/alu_inst/alu_result_out_reg[12]_i_37_n_0
    SLICE_X128Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.417    cpu_inst/alu_inst/alu_result_out_reg[12]_i_31_n_0
    SLICE_X128Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.471    cpu_inst/alu_inst/alu_result_out_reg[12]_i_20_n_0
    SLICE_X128Y303       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.547 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_15/CO[1]
                         net (fo=36, routed)          1.342    54.889    cpu_inst/alu_inst/divu_quotient0[12]
    SLICE_X130Y294       LUT6 (Prop_lut6_I0_O)        0.124    55.013 r  cpu_inst/alu_inst/alu_result_out[11]_i_88/O
                         net (fo=1, routed)           0.000    55.013    cpu_inst/alu_inst/alu_result_out[11]_i_88_n_0
    SLICE_X130Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    55.269 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    55.269    cpu_inst/alu_inst/alu_result_out_reg[11]_i_80_n_0
    SLICE_X130Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.323 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    55.323    cpu_inst/alu_inst/alu_result_out_reg[11]_i_75_n_0
    SLICE_X130Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.377 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.377    cpu_inst/alu_inst/alu_result_out_reg[11]_i_70_n_0
    SLICE_X130Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.431 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    55.431    cpu_inst/alu_inst/alu_result_out_reg[11]_i_65_n_0
    SLICE_X130Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.485 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.485    cpu_inst/alu_inst/alu_result_out_reg[11]_i_60_n_0
    SLICE_X130Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.539 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.001    55.540    cpu_inst/alu_inst/alu_result_out_reg[11]_i_51_n_0
    SLICE_X130Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.594 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    55.594    cpu_inst/alu_inst/alu_result_out_reg[11]_i_41_n_0
    SLICE_X130Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.648 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.648    cpu_inst/alu_inst/alu_result_out_reg[11]_i_28_n_0
    SLICE_X130Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    55.724 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_16/CO[1]
                         net (fo=36, routed)          1.415    57.138    cpu_inst/alu_inst/divu_quotient0[11]
    SLICE_X118Y294       LUT6 (Prop_lut6_I0_O)        0.124    57.262 r  cpu_inst/alu_inst/alu_result_out[10]_i_63/O
                         net (fo=1, routed)           0.000    57.262    cpu_inst/alu_inst/alu_result_out[10]_i_63_n_0
    SLICE_X118Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    57.518 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.518    cpu_inst/alu_inst/alu_result_out_reg[10]_i_55_n_0
    SLICE_X118Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.572 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.572    cpu_inst/alu_inst/alu_result_out_reg[10]_i_50_n_0
    SLICE_X118Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.626 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.626    cpu_inst/alu_inst/alu_result_out_reg[10]_i_45_n_0
    SLICE_X118Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.680 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.680    cpu_inst/alu_inst/alu_result_out_reg[10]_i_40_n_0
    SLICE_X118Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.734 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.734    cpu_inst/alu_inst/alu_result_out_reg[10]_i_35_n_0
    SLICE_X118Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.788 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.001    57.789    cpu_inst/alu_inst/alu_result_out_reg[10]_i_30_n_0
    SLICE_X118Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.843 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.843    cpu_inst/alu_inst/alu_result_out_reg[10]_i_25_n_0
    SLICE_X118Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.897 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.897    cpu_inst/alu_inst/alu_result_out_reg[10]_i_20_n_0
    SLICE_X118Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    57.973 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_15/CO[1]
                         net (fo=36, routed)          1.268    59.242    cpu_inst/alu_inst/divu_quotient0[10]
    SLICE_X119Y291       LUT3 (Prop_lut3_I0_O)        0.124    59.366 r  cpu_inst/alu_inst/alu_result_out[9]_i_67/O
                         net (fo=1, routed)           0.000    59.366    cpu_inst/alu_inst/alu_result_out[9]_i_67_n_0
    SLICE_X119Y291       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    59.559 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.559    cpu_inst/alu_inst/alu_result_out_reg[9]_i_61_n_0
    SLICE_X119Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.612 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.612    cpu_inst/alu_inst/alu_result_out_reg[9]_i_56_n_0
    SLICE_X119Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.665 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.665    cpu_inst/alu_inst/alu_result_out_reg[9]_i_51_n_0
    SLICE_X119Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.718 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.718    cpu_inst/alu_inst/alu_result_out_reg[9]_i_46_n_0
    SLICE_X119Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.771 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.771    cpu_inst/alu_inst/alu_result_out_reg[9]_i_41_n_0
    SLICE_X119Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.824 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.824    cpu_inst/alu_inst/alu_result_out_reg[9]_i_36_n_0
    SLICE_X119Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.877 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.877    cpu_inst/alu_inst/alu_result_out_reg[9]_i_31_n_0
    SLICE_X119Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.930 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.930    cpu_inst/alu_inst/alu_result_out_reg[9]_i_27_n_0
    SLICE_X119Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.007 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_24/CO[1]
                         net (fo=36, routed)          1.062    61.069    cpu_inst/alu_inst/divu_quotient0[9]
    SLICE_X123Y291       LUT6 (Prop_lut6_I0_O)        0.122    61.191 r  cpu_inst/alu_inst/alu_result_out[8]_i_81/O
                         net (fo=1, routed)           0.000    61.191    cpu_inst/alu_inst/alu_result_out[8]_i_81_n_0
    SLICE_X123Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    61.458 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.458    cpu_inst/alu_inst/alu_result_out_reg[8]_i_74_n_0
    SLICE_X123Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.511 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_69/CO[3]
                         net (fo=1, routed)           0.000    61.511    cpu_inst/alu_inst/alu_result_out_reg[8]_i_69_n_0
    SLICE_X123Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.564 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    61.564    cpu_inst/alu_inst/alu_result_out_reg[8]_i_64_n_0
    SLICE_X123Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.617 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_59/CO[3]
                         net (fo=1, routed)           0.000    61.617    cpu_inst/alu_inst/alu_result_out_reg[8]_i_59_n_0
    SLICE_X123Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.670 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    61.670    cpu_inst/alu_inst/alu_result_out_reg[8]_i_54_n_0
    SLICE_X123Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.723 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.723    cpu_inst/alu_inst/alu_result_out_reg[8]_i_49_n_0
    SLICE_X123Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.776 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    61.776    cpu_inst/alu_inst/alu_result_out_reg[8]_i_44_n_0
    SLICE_X123Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.829 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.829    cpu_inst/alu_inst/alu_result_out_reg[8]_i_33_n_0
    SLICE_X123Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    61.906 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_17/CO[1]
                         net (fo=36, routed)          1.269    63.175    cpu_inst/alu_inst/divu_quotient0[8]
    SLICE_X127Y290       LUT6 (Prop_lut6_I0_O)        0.122    63.297 r  cpu_inst/alu_inst/alu_result_out[7]_i_96/O
                         net (fo=1, routed)           0.000    63.297    cpu_inst/alu_inst/alu_result_out[7]_i_96_n_0
    SLICE_X127Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.564 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    63.564    cpu_inst/alu_inst/alu_result_out_reg[7]_i_89_n_0
    SLICE_X127Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.617 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    63.617    cpu_inst/alu_inst/alu_result_out_reg[7]_i_84_n_0
    SLICE_X127Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.670 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    63.670    cpu_inst/alu_inst/alu_result_out_reg[7]_i_79_n_0
    SLICE_X127Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.723 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.723    cpu_inst/alu_inst/alu_result_out_reg[7]_i_74_n_0
    SLICE_X127Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.776 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000    63.776    cpu_inst/alu_inst/alu_result_out_reg[7]_i_69_n_0
    SLICE_X127Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.829 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000    63.829    cpu_inst/alu_inst/alu_result_out_reg[7]_i_64_n_0
    SLICE_X127Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.882 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    63.882    cpu_inst/alu_inst/alu_result_out_reg[7]_i_55_n_0
    SLICE_X127Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.935 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    63.935    cpu_inst/alu_inst/alu_result_out_reg[7]_i_43_n_0
    SLICE_X127Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.012 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_20/CO[1]
                         net (fo=36, routed)          1.485    65.497    cpu_inst/alu_inst/divu_quotient0[7]
    SLICE_X132Y290       LUT6 (Prop_lut6_I0_O)        0.122    65.619 r  cpu_inst/alu_inst/alu_result_out[6]_i_67/O
                         net (fo=1, routed)           0.000    65.619    cpu_inst/alu_inst/alu_result_out[6]_i_67_n_0
    SLICE_X132Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    65.875 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_60/CO[3]
                         net (fo=1, routed)           0.000    65.875    cpu_inst/alu_inst/alu_result_out_reg[6]_i_60_n_0
    SLICE_X132Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.929 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.929    cpu_inst/alu_inst/alu_result_out_reg[6]_i_55_n_0
    SLICE_X132Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.983 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.983    cpu_inst/alu_inst/alu_result_out_reg[6]_i_50_n_0
    SLICE_X132Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.037 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.037    cpu_inst/alu_inst/alu_result_out_reg[6]_i_45_n_0
    SLICE_X132Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.091 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.091    cpu_inst/alu_inst/alu_result_out_reg[6]_i_40_n_0
    SLICE_X132Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.145 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.145    cpu_inst/alu_inst/alu_result_out_reg[6]_i_33_n_0
    SLICE_X132Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.199 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.199    cpu_inst/alu_inst/alu_result_out_reg[6]_i_27_n_0
    SLICE_X132Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.253 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.253    cpu_inst/alu_inst/alu_result_out_reg[6]_i_22_n_0
    SLICE_X132Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    66.329 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_16/CO[1]
                         net (fo=36, routed)          1.097    67.426    cpu_inst/alu_inst/divu_quotient0[6]
    SLICE_X116Y289       LUT6 (Prop_lut6_I0_O)        0.124    67.550 r  cpu_inst/alu_inst/alu_result_out[5]_i_68/O
                         net (fo=1, routed)           0.000    67.550    cpu_inst/alu_inst/alu_result_out[5]_i_68_n_0
    SLICE_X116Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    67.806 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.806    cpu_inst/alu_inst/alu_result_out_reg[5]_i_61_n_0
    SLICE_X116Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.860 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.860    cpu_inst/alu_inst/alu_result_out_reg[5]_i_56_n_0
    SLICE_X116Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.914 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.914    cpu_inst/alu_inst/alu_result_out_reg[5]_i_51_n_0
    SLICE_X116Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.968 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.968    cpu_inst/alu_inst/alu_result_out_reg[5]_i_46_n_0
    SLICE_X116Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.022 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.022    cpu_inst/alu_inst/alu_result_out_reg[5]_i_41_n_0
    SLICE_X116Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.076 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.076    cpu_inst/alu_inst/alu_result_out_reg[5]_i_36_n_0
    SLICE_X116Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.130 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.130    cpu_inst/alu_inst/alu_result_out_reg[5]_i_31_n_0
    SLICE_X116Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.184 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.184    cpu_inst/alu_inst/alu_result_out_reg[5]_i_28_n_0
    SLICE_X116Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    68.260 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_24/CO[1]
                         net (fo=36, routed)          1.171    69.431    cpu_inst/alu_inst/divu_quotient0[5]
    SLICE_X122Y289       LUT6 (Prop_lut6_I0_O)        0.124    69.555 r  cpu_inst/alu_inst/alu_result_out[4]_i_61/O
                         net (fo=1, routed)           0.000    69.555    cpu_inst/alu_inst/alu_result_out[4]_i_61_n_0
    SLICE_X122Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.811 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.811    cpu_inst/alu_inst/alu_result_out_reg[4]_i_54_n_0
    SLICE_X122Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.865 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    69.865    cpu_inst/alu_inst/alu_result_out_reg[4]_i_49_n_0
    SLICE_X122Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.919 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.919    cpu_inst/alu_inst/alu_result_out_reg[4]_i_44_n_0
    SLICE_X122Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.973 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.973    cpu_inst/alu_inst/alu_result_out_reg[4]_i_39_n_0
    SLICE_X122Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.027 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.027    cpu_inst/alu_inst/alu_result_out_reg[4]_i_34_n_0
    SLICE_X122Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.081 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.081    cpu_inst/alu_inst/alu_result_out_reg[4]_i_29_n_0
    SLICE_X122Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.135 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.135    cpu_inst/alu_inst/alu_result_out_reg[4]_i_24_n_0
    SLICE_X122Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.189 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.189    cpu_inst/alu_inst/alu_result_out_reg[4]_i_21_n_0
    SLICE_X122Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.265 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_18/CO[1]
                         net (fo=36, routed)          1.198    71.464    cpu_inst/alu_inst/divu_quotient0[4]
    SLICE_X124Y288       LUT6 (Prop_lut6_I0_O)        0.124    71.588 r  cpu_inst/alu_inst/alu_result_out[3]_i_130/O
                         net (fo=1, routed)           0.000    71.588    cpu_inst/alu_inst/alu_result_out[3]_i_130_n_0
    SLICE_X124Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    71.844 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    71.844    cpu_inst/alu_inst/alu_result_out_reg[3]_i_123_n_0
    SLICE_X124Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.898 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.898    cpu_inst/alu_inst/alu_result_out_reg[3]_i_118_n_0
    SLICE_X124Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.952 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    71.952    cpu_inst/alu_inst/alu_result_out_reg[3]_i_113_n_0
    SLICE_X124Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.006 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.006    cpu_inst/alu_inst/alu_result_out_reg[3]_i_105_n_0
    SLICE_X124Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.060 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    72.060    cpu_inst/alu_inst/alu_result_out_reg[3]_i_92_n_0
    SLICE_X124Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.114 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    72.114    cpu_inst/alu_inst/alu_result_out_reg[3]_i_77_n_0
    SLICE_X124Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.168 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.168    cpu_inst/alu_inst/alu_result_out_reg[3]_i_62_n_0
    SLICE_X124Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.222 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.222    cpu_inst/alu_inst/alu_result_out_reg[3]_i_42_n_0
    SLICE_X124Y296       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    72.298 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_20/CO[1]
                         net (fo=36, routed)          1.227    73.524    cpu_inst/alu_inst/divu_quotient0[3]
    SLICE_X126Y287       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    73.902 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.902    cpu_inst/alu_inst/alu_result_out_reg[2]_i_50_n_0
    SLICE_X126Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    73.956 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.956    cpu_inst/alu_inst/alu_result_out_reg[2]_i_45_n_0
    SLICE_X126Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.010 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.010    cpu_inst/alu_inst/alu_result_out_reg[2]_i_40_n_0
    SLICE_X126Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.064 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.064    cpu_inst/alu_inst/alu_result_out_reg[2]_i_35_n_0
    SLICE_X126Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.118 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.118    cpu_inst/alu_inst/alu_result_out_reg[2]_i_30_n_0
    SLICE_X126Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.172 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.172    cpu_inst/alu_inst/alu_result_out_reg[2]_i_25_n_0
    SLICE_X126Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.226 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.226    cpu_inst/alu_inst/alu_result_out_reg[2]_i_20_n_0
    SLICE_X126Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.280 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.280    cpu_inst/alu_inst/alu_result_out_reg[2]_i_17_n_0
    SLICE_X126Y295       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    74.356 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_15/CO[1]
                         net (fo=36, routed)          1.322    75.679    cpu_inst/alu_inst/divu_quotient0[2]
    SLICE_X125Y285       LUT6 (Prop_lut6_I0_O)        0.124    75.803 r  cpu_inst/alu_inst/alu_result_out[1]_i_67/O
                         net (fo=1, routed)           0.000    75.803    cpu_inst/alu_inst/alu_result_out[1]_i_67_n_0
    SLICE_X125Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    76.070 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    76.070    cpu_inst/alu_inst/alu_result_out_reg[1]_i_60_n_0
    SLICE_X125Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.123 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000    76.123    cpu_inst/alu_inst/alu_result_out_reg[1]_i_55_n_0
    SLICE_X125Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.176 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    76.176    cpu_inst/alu_inst/alu_result_out_reg[1]_i_50_n_0
    SLICE_X125Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.229 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.229    cpu_inst/alu_inst/alu_result_out_reg[1]_i_45_n_0
    SLICE_X125Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.282 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.282    cpu_inst/alu_inst/alu_result_out_reg[1]_i_40_n_0
    SLICE_X125Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.335 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.335    cpu_inst/alu_inst/alu_result_out_reg[1]_i_35_n_0
    SLICE_X125Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.388 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.388    cpu_inst/alu_inst/alu_result_out_reg[1]_i_24_n_0
    SLICE_X125Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.441 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.441    cpu_inst/alu_inst/alu_result_out_reg[1]_i_17_n_0
    SLICE_X125Y293       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    76.518 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_13/CO[1]
                         net (fo=36, routed)          1.357    77.875    cpu_inst/alu_inst/divu_quotient0[1]
    SLICE_X129Y286       LUT6 (Prop_lut6_I0_O)        0.122    77.997 r  cpu_inst/alu_inst/alu_result_out[0]_i_144/O
                         net (fo=1, routed)           0.354    78.351    cpu_inst/alu_inst/alu_result_out[0]_i_144_n_0
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    78.640 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.000    78.640    cpu_inst/alu_inst/alu_result_out_reg[0]_i_136_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.694 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    78.694    cpu_inst/alu_inst/alu_result_out_reg[0]_i_131_n_0
    SLICE_X128Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.748 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    78.748    cpu_inst/alu_inst/alu_result_out_reg[0]_i_126_n_0
    SLICE_X128Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.802 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    78.802    cpu_inst/alu_inst/alu_result_out_reg[0]_i_121_n_0
    SLICE_X128Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.856 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    78.856    cpu_inst/alu_inst/alu_result_out_reg[0]_i_100_n_0
    SLICE_X128Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.910 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    78.910    cpu_inst/alu_inst/alu_result_out_reg[0]_i_79_n_0
    SLICE_X128Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.964 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.964    cpu_inst/alu_inst/alu_result_out_reg[0]_i_57_n_0
    SLICE_X128Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    79.018 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    79.018    cpu_inst/alu_inst/alu_result_out_reg[0]_i_38_n_0
    SLICE_X128Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    79.151 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_35/CO[0]
                         net (fo=1, routed)           0.658    79.810    cpu_inst/id_ex_pipeline_reg_inst/divu_quotient0[0]
    SLICE_X127Y286       LUT6 (Prop_lut6_I4_O)        0.128    79.938 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22/O
                         net (fo=1, routed)           0.827    80.764    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22_n_0
    SLICE_X115Y278       LUT6 (Prop_lut6_I4_O)        0.043    80.807 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7/O
                         net (fo=1, routed)           0.449    81.257    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7_n_0
    SLICE_X116Y278       LUT6 (Prop_lut6_I5_O)        0.043    81.300 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_1/O
                         net (fo=25, routed)          3.847    85.147    cpu_inst/ex_mem_pipeline_reg_inst/ALU_OUT_EX[0]
    SLICE_X132Y230       FDRE                                         r  cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__5/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        84.907ns  (logic 26.782ns (31.543%)  route 58.125ns (68.457%))
  Logic Levels:           326  (CARRY4=287 FDRE=1 LUT3=10 LUT5=1 LUT6=27)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y288       FDRE                         0.000     0.000 r  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
    SLICE_X106Y288       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/Q
                         net (fo=115, routed)         2.664     2.923    cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0_n_0
    SLICE_X125Y282       LUT3 (Prop_lut3_I0_O)        0.043     2.966 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12/O
                         net (fo=42, routed)          1.876     4.842    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12_n_0
    SLICE_X102Y289       LUT6 (Prop_lut6_I0_O)        0.043     4.885 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[18]_i_19/O
                         net (fo=72, routed)          4.888     9.773    cpu_inst/id_ex_pipeline_reg_inst/data2sel_out_reg[1]_7
    SLICE_X114Y288       LUT6 (Prop_lut6_I1_O)        0.043     9.816 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33/O
                         net (fo=1, routed)           0.108     9.924    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33_n_0
    SLICE_X114Y288       LUT6 (Prop_lut6_I2_O)        0.043     9.967 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22/O
                         net (fo=3, routed)           0.603    10.570    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22_n_0
    SLICE_X122Y285       LUT6 (Prop_lut6_I4_O)        0.043    10.613 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_15/O
                         net (fo=68, routed)          2.964    13.577    cpu_inst/id_ex_pipeline_reg_inst/safe_div_op2[0]
    SLICE_X106Y306       LUT5 (Prop_lut5_I0_O)        0.043    13.620 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[31]_i_357/O
                         net (fo=1, routed)           0.000    13.620    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_0[0]
    SLICE_X106Y306       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.866 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_302/CO[3]
                         net (fo=1, routed)           0.000    13.866    cpu_inst/alu_inst/alu_result_out_reg[31]_i_302_n_0
    SLICE_X106Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.920 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    13.920    cpu_inst/alu_inst/alu_result_out_reg[31]_i_260_n_0
    SLICE_X106Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.974 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu_inst/alu_inst/alu_result_out_reg[31]_i_224_n_0
    SLICE_X106Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.028 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.028    cpu_inst/alu_inst/alu_result_out_reg[31]_i_191_n_0
    SLICE_X106Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.082 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.082    cpu_inst/alu_inst/alu_result_out_reg[31]_i_163_n_0
    SLICE_X106Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.136 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    14.136    cpu_inst/alu_inst/alu_result_out_reg[31]_i_139_n_0
    SLICE_X106Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.190 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    14.190    cpu_inst/alu_inst/alu_result_out_reg[31]_i_99_n_0
    SLICE_X106Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.244 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.244    cpu_inst/alu_inst/alu_result_out_reg[31]_i_56_n_0
    SLICE_X106Y314       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.377 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          1.201    15.578    cpu_inst/alu_inst/divu_quotient0[31]
    SLICE_X103Y306       LUT6 (Prop_lut6_I0_O)        0.128    15.706 r  cpu_inst/alu_inst/alu_result_out[30]_i_102/O
                         net (fo=1, routed)           0.000    15.706    cpu_inst/alu_inst/alu_result_out[30]_i_102_n_0
    SLICE_X103Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.973 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    15.973    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_n_0
    SLICE_X103Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.026 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000    16.026    cpu_inst/alu_inst/alu_result_out_reg[30]_i_80_n_0
    SLICE_X103Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.079 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.079    cpu_inst/alu_inst/alu_result_out_reg[30]_i_70_n_0
    SLICE_X103Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.132 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.132    cpu_inst/alu_inst/alu_result_out_reg[30]_i_60_n_0
    SLICE_X103Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.185 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    16.185    cpu_inst/alu_inst/alu_result_out_reg[30]_i_50_n_0
    SLICE_X103Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.238 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.238    cpu_inst/alu_inst/alu_result_out_reg[30]_i_40_n_0
    SLICE_X103Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.291 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.291    cpu_inst/alu_inst/alu_result_out_reg[30]_i_30_n_0
    SLICE_X103Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.344 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.344    cpu_inst/alu_inst/alu_result_out_reg[30]_i_22_n_0
    SLICE_X103Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.421 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_17/CO[1]
                         net (fo=36, routed)          1.265    17.686    cpu_inst/alu_inst/divu_quotient0[30]
    SLICE_X105Y306       LUT3 (Prop_lut3_I0_O)        0.122    17.808 r  cpu_inst/alu_inst/alu_result_out[29]_i_55/O
                         net (fo=1, routed)           0.000    17.808    cpu_inst/alu_inst/alu_result_out[29]_i_55_n_0
    SLICE_X105Y306       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.001 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.001    cpu_inst/alu_inst/alu_result_out_reg[29]_i_49_n_0
    SLICE_X105Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.054 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.054    cpu_inst/alu_inst/alu_result_out_reg[29]_i_44_n_0
    SLICE_X105Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.107 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.107    cpu_inst/alu_inst/alu_result_out_reg[29]_i_39_n_0
    SLICE_X105Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.160 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.160    cpu_inst/alu_inst/alu_result_out_reg[29]_i_34_n_0
    SLICE_X105Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.213 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.213    cpu_inst/alu_inst/alu_result_out_reg[29]_i_29_n_0
    SLICE_X105Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.266 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.266    cpu_inst/alu_inst/alu_result_out_reg[29]_i_24_n_0
    SLICE_X105Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.319 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.319    cpu_inst/alu_inst/alu_result_out_reg[29]_i_19_n_0
    SLICE_X105Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.372 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.372    cpu_inst/alu_inst/alu_result_out_reg[29]_i_16_n_0
    SLICE_X105Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.449 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_15/CO[1]
                         net (fo=36, routed)          1.353    19.802    cpu_inst/alu_inst/divu_quotient0[29]
    SLICE_X107Y306       LUT3 (Prop_lut3_I0_O)        0.122    19.924 r  cpu_inst/alu_inst/alu_result_out[28]_i_77/O
                         net (fo=1, routed)           0.000    19.924    cpu_inst/alu_inst/alu_result_out[28]_i_77_n_0
    SLICE_X107Y306       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.119 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.119    cpu_inst/alu_inst/alu_result_out_reg[28]_i_70_n_0
    SLICE_X107Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.172 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.172    cpu_inst/alu_inst/alu_result_out_reg[28]_i_65_n_0
    SLICE_X107Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.225 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.225    cpu_inst/alu_inst/alu_result_out_reg[28]_i_60_n_0
    SLICE_X107Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.278 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.278    cpu_inst/alu_inst/alu_result_out_reg[28]_i_55_n_0
    SLICE_X107Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.331 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.331    cpu_inst/alu_inst/alu_result_out_reg[28]_i_50_n_0
    SLICE_X107Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.384 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.384    cpu_inst/alu_inst/alu_result_out_reg[28]_i_45_n_0
    SLICE_X107Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.437 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.437    cpu_inst/alu_inst/alu_result_out_reg[28]_i_36_n_0
    SLICE_X107Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.490 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.490    cpu_inst/alu_inst/alu_result_out_reg[28]_i_29_n_0
    SLICE_X107Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.567 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_18/CO[1]
                         net (fo=36, routed)          0.972    21.539    cpu_inst/alu_inst/divu_quotient0[28]
    SLICE_X108Y309       LUT3 (Prop_lut3_I0_O)        0.122    21.661 r  cpu_inst/alu_inst/alu_result_out[27]_i_127/O
                         net (fo=1, routed)           0.000    21.661    cpu_inst/alu_inst/alu_result_out[27]_i_127_n_0
    SLICE_X108Y309       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.841 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    21.841    cpu_inst/alu_inst/alu_result_out_reg[27]_i_121_n_0
    SLICE_X108Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_112/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu_inst/alu_inst/alu_result_out_reg[27]_i_112_n_0
    SLICE_X108Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_102/CO[3]
                         net (fo=1, routed)           0.000    21.949    cpu_inst/alu_inst/alu_result_out_reg[27]_i_102_n_0
    SLICE_X108Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.003 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_92/CO[3]
                         net (fo=1, routed)           0.000    22.003    cpu_inst/alu_inst/alu_result_out_reg[27]_i_92_n_0
    SLICE_X108Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.057 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_82/CO[3]
                         net (fo=1, routed)           0.000    22.057    cpu_inst/alu_inst/alu_result_out_reg[27]_i_82_n_0
    SLICE_X108Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.111 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.111    cpu_inst/alu_inst/alu_result_out_reg[27]_i_72_n_0
    SLICE_X108Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.165 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.165    cpu_inst/alu_inst/alu_result_out_reg[27]_i_61_n_0
    SLICE_X108Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.219 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    22.219    cpu_inst/alu_inst/alu_result_out_reg[27]_i_52_n_0
    SLICE_X108Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    22.295 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_37/CO[1]
                         net (fo=36, routed)          1.074    23.368    cpu_inst/alu_inst/divu_quotient0[27]
    SLICE_X109Y309       LUT6 (Prop_lut6_I0_O)        0.124    23.492 r  cpu_inst/alu_inst/alu_result_out[26]_i_63/O
                         net (fo=1, routed)           0.000    23.492    cpu_inst/alu_inst/alu_result_out[26]_i_63_n_0
    SLICE_X109Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.759 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cpu_inst/alu_inst/alu_result_out_reg[26]_i_55_n_0
    SLICE_X109Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.812 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.812    cpu_inst/alu_inst/alu_result_out_reg[26]_i_50_n_0
    SLICE_X109Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.865 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.865    cpu_inst/alu_inst/alu_result_out_reg[26]_i_45_n_0
    SLICE_X109Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.918 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.918    cpu_inst/alu_inst/alu_result_out_reg[26]_i_40_n_0
    SLICE_X109Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.971 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.971    cpu_inst/alu_inst/alu_result_out_reg[26]_i_35_n_0
    SLICE_X109Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.024 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.024    cpu_inst/alu_inst/alu_result_out_reg[26]_i_30_n_0
    SLICE_X109Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.077 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.077    cpu_inst/alu_inst/alu_result_out_reg[26]_i_25_n_0
    SLICE_X109Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.130 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.130    cpu_inst/alu_inst/alu_result_out_reg[26]_i_21_n_0
    SLICE_X109Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.207 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_13/CO[1]
                         net (fo=36, routed)          1.475    25.682    cpu_inst/alu_inst/divu_quotient0[26]
    SLICE_X114Y307       LUT3 (Prop_lut3_I0_O)        0.122    25.804 r  cpu_inst/alu_inst/alu_result_out[25]_i_60/O
                         net (fo=1, routed)           0.000    25.804    cpu_inst/alu_inst/alu_result_out[25]_i_60_n_0
    SLICE_X114Y307       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    25.984 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.984    cpu_inst/alu_inst/alu_result_out_reg[25]_i_54_n_0
    SLICE_X114Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    26.038    cpu_inst/alu_inst/alu_result_out_reg[25]_i_49_n_0
    SLICE_X114Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    26.092    cpu_inst/alu_inst/alu_result_out_reg[25]_i_44_n_0
    SLICE_X114Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.146    cpu_inst/alu_inst/alu_result_out_reg[25]_i_39_n_0
    SLICE_X114Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.200 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.200    cpu_inst/alu_inst/alu_result_out_reg[25]_i_34_n_0
    SLICE_X114Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.254 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.254    cpu_inst/alu_inst/alu_result_out_reg[25]_i_29_n_0
    SLICE_X114Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.308 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.308    cpu_inst/alu_inst/alu_result_out_reg[25]_i_24_n_0
    SLICE_X114Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.362 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.362    cpu_inst/alu_inst/alu_result_out_reg[25]_i_19_n_0
    SLICE_X114Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    26.438 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_12/CO[1]
                         net (fo=36, routed)          1.000    27.438    cpu_inst/alu_inst/divu_quotient0[25]
    SLICE_X116Y307       LUT6 (Prop_lut6_I0_O)        0.124    27.562 r  cpu_inst/alu_inst/alu_result_out[24]_i_68/O
                         net (fo=1, routed)           0.000    27.562    cpu_inst/alu_inst/alu_result_out[24]_i_68_n_0
    SLICE_X116Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.818 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    27.818    cpu_inst/alu_inst/alu_result_out_reg[24]_i_60_n_0
    SLICE_X116Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.872 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.872    cpu_inst/alu_inst/alu_result_out_reg[24]_i_55_n_0
    SLICE_X116Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.926 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.926    cpu_inst/alu_inst/alu_result_out_reg[24]_i_50_n_0
    SLICE_X116Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.980 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.980    cpu_inst/alu_inst/alu_result_out_reg[24]_i_45_n_0
    SLICE_X116Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.034 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.034    cpu_inst/alu_inst/alu_result_out_reg[24]_i_40_n_0
    SLICE_X116Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.088 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.088    cpu_inst/alu_inst/alu_result_out_reg[24]_i_35_n_0
    SLICE_X116Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.142 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.142    cpu_inst/alu_inst/alu_result_out_reg[24]_i_30_n_0
    SLICE_X116Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.196 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.196    cpu_inst/alu_inst/alu_result_out_reg[24]_i_18_n_0
    SLICE_X116Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.272 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_12/CO[1]
                         net (fo=36, routed)          1.382    29.654    cpu_inst/alu_inst/divu_quotient0[24]
    SLICE_X120Y306       LUT6 (Prop_lut6_I0_O)        0.124    29.778 r  cpu_inst/alu_inst/alu_result_out[23]_i_117/O
                         net (fo=1, routed)           0.000    29.778    cpu_inst/alu_inst/alu_result_out[23]_i_117_n_0
    SLICE_X120Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.034 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_109/CO[3]
                         net (fo=1, routed)           0.000    30.034    cpu_inst/alu_inst/alu_result_out_reg[23]_i_109_n_0
    SLICE_X120Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    30.088    cpu_inst/alu_inst/alu_result_out_reg[23]_i_104_n_0
    SLICE_X120Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_95/CO[3]
                         net (fo=1, routed)           0.000    30.142    cpu_inst/alu_inst/alu_result_out_reg[23]_i_95_n_0
    SLICE_X120Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.196    cpu_inst/alu_inst/alu_result_out_reg[23]_i_85_n_0
    SLICE_X120Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.250    cpu_inst/alu_inst/alu_result_out_reg[23]_i_75_n_0
    SLICE_X120Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.304 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.304    cpu_inst/alu_inst/alu_result_out_reg[23]_i_65_n_0
    SLICE_X120Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.358    cpu_inst/alu_inst/alu_result_out_reg[23]_i_55_n_0
    SLICE_X120Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.412    cpu_inst/alu_inst/alu_result_out_reg[23]_i_43_n_0
    SLICE_X120Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    30.488 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_19/CO[1]
                         net (fo=36, routed)          1.472    31.960    cpu_inst/alu_inst/divu_quotient0[23]
    SLICE_X126Y305       LUT6 (Prop_lut6_I0_O)        0.124    32.084 r  cpu_inst/alu_inst/alu_result_out[22]_i_59/O
                         net (fo=1, routed)           0.000    32.084    cpu_inst/alu_inst/alu_result_out[22]_i_59_n_0
    SLICE_X126Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.340 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.340    cpu_inst/alu_inst/alu_result_out_reg[22]_i_51_n_0
    SLICE_X126Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.394 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.394    cpu_inst/alu_inst/alu_result_out_reg[22]_i_46_n_0
    SLICE_X126Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.448 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.448    cpu_inst/alu_inst/alu_result_out_reg[22]_i_41_n_0
    SLICE_X126Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.502 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.502    cpu_inst/alu_inst/alu_result_out_reg[22]_i_36_n_0
    SLICE_X126Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.556 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.556    cpu_inst/alu_inst/alu_result_out_reg[22]_i_31_n_0
    SLICE_X126Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.610 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.610    cpu_inst/alu_inst/alu_result_out_reg[22]_i_26_n_0
    SLICE_X126Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.664 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.664    cpu_inst/alu_inst/alu_result_out_reg[22]_i_21_n_0
    SLICE_X126Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.718 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.718    cpu_inst/alu_inst/alu_result_out_reg[22]_i_18_n_0
    SLICE_X126Y313       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    32.794 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_16/CO[1]
                         net (fo=36, routed)          1.121    33.915    cpu_inst/alu_inst/divu_quotient0[22]
    SLICE_X125Y304       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    34.283 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.283    cpu_inst/alu_inst/alu_result_out_reg[21]_i_55_n_0
    SLICE_X125Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.336 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.336    cpu_inst/alu_inst/alu_result_out_reg[21]_i_50_n_0
    SLICE_X125Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.389 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.389    cpu_inst/alu_inst/alu_result_out_reg[21]_i_45_n_0
    SLICE_X125Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.442 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.442    cpu_inst/alu_inst/alu_result_out_reg[21]_i_40_n_0
    SLICE_X125Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.495 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.495    cpu_inst/alu_inst/alu_result_out_reg[21]_i_35_n_0
    SLICE_X125Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.548 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.548    cpu_inst/alu_inst/alu_result_out_reg[21]_i_30_n_0
    SLICE_X125Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.601 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.601    cpu_inst/alu_inst/alu_result_out_reg[21]_i_25_n_0
    SLICE_X125Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.654 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.654    cpu_inst/alu_inst/alu_result_out_reg[21]_i_22_n_0
    SLICE_X125Y312       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.731 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_17/CO[1]
                         net (fo=36, routed)          1.446    36.177    cpu_inst/alu_inst/divu_quotient0[21]
    SLICE_X130Y303       LUT6 (Prop_lut6_I0_O)        0.122    36.299 r  cpu_inst/alu_inst/alu_result_out[19]_i_141/O
                         net (fo=1, routed)           0.000    36.299    cpu_inst/alu_inst/alu_result_out[19]_i_141_n_0
    SLICE_X130Y303       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.555 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_125/CO[3]
                         net (fo=1, routed)           0.000    36.555    cpu_inst/alu_inst/alu_result_out_reg[19]_i_125_n_0
    SLICE_X130Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.609 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_115/CO[3]
                         net (fo=1, routed)           0.000    36.609    cpu_inst/alu_inst/alu_result_out_reg[19]_i_115_n_0
    SLICE_X130Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.663 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_105/CO[3]
                         net (fo=1, routed)           0.000    36.663    cpu_inst/alu_inst/alu_result_out_reg[19]_i_105_n_0
    SLICE_X130Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.717 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    36.717    cpu_inst/alu_inst/alu_result_out_reg[19]_i_95_n_0
    SLICE_X130Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.771 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_85/CO[3]
                         net (fo=1, routed)           0.000    36.771    cpu_inst/alu_inst/alu_result_out_reg[19]_i_85_n_0
    SLICE_X130Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.825 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.825    cpu_inst/alu_inst/alu_result_out_reg[19]_i_73_n_0
    SLICE_X130Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.879 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.879    cpu_inst/alu_inst/alu_result_out_reg[19]_i_57_n_0
    SLICE_X130Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.933 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.933    cpu_inst/alu_inst/alu_result_out_reg[19]_i_37_n_0
    SLICE_X130Y311       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    37.009 r  cpu_inst/alu_inst/alu_result_out_reg[20]_i_39/CO[1]
                         net (fo=36, routed)          1.390    38.399    cpu_inst/alu_inst/divu_quotient0[20]
    SLICE_X132Y300       LUT3 (Prop_lut3_I0_O)        0.124    38.523 r  cpu_inst/alu_inst/alu_result_out[19]_i_135/O
                         net (fo=1, routed)           0.000    38.523    cpu_inst/alu_inst/alu_result_out[19]_i_135_n_0
    SLICE_X132Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    38.703 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_124/CO[3]
                         net (fo=1, routed)           0.000    38.703    cpu_inst/alu_inst/alu_result_out_reg[19]_i_124_n_0
    SLICE_X132Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.757 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_114/CO[3]
                         net (fo=1, routed)           0.000    38.757    cpu_inst/alu_inst/alu_result_out_reg[19]_i_114_n_0
    SLICE_X132Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.811 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    38.811    cpu_inst/alu_inst/alu_result_out_reg[19]_i_104_n_0
    SLICE_X132Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.865 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.865    cpu_inst/alu_inst/alu_result_out_reg[19]_i_94_n_0
    SLICE_X132Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.919 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_84/CO[3]
                         net (fo=1, routed)           0.000    38.919    cpu_inst/alu_inst/alu_result_out_reg[19]_i_84_n_0
    SLICE_X132Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.973 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.973    cpu_inst/alu_inst/alu_result_out_reg[19]_i_72_n_0
    SLICE_X132Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.027 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    39.027    cpu_inst/alu_inst/alu_result_out_reg[19]_i_56_n_0
    SLICE_X132Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.081 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.081    cpu_inst/alu_inst/alu_result_out_reg[19]_i_36_n_0
    SLICE_X132Y308       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    39.157 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_19/CO[1]
                         net (fo=36, routed)          1.640    40.796    cpu_inst/alu_inst/divu_quotient0[19]
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.124    40.920 r  cpu_inst/alu_inst/alu_result_out[18]_i_90/O
                         net (fo=1, routed)           0.000    40.920    cpu_inst/alu_inst/alu_result_out[18]_i_90_n_0
    SLICE_X115Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.187 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_82/CO[3]
                         net (fo=1, routed)           0.001    41.188    cpu_inst/alu_inst/alu_result_out_reg[18]_i_82_n_0
    SLICE_X115Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.241 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.241    cpu_inst/alu_inst/alu_result_out_reg[18]_i_77_n_0
    SLICE_X115Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.294 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    41.294    cpu_inst/alu_inst/alu_result_out_reg[18]_i_72_n_0
    SLICE_X115Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.347 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    41.347    cpu_inst/alu_inst/alu_result_out_reg[18]_i_63_n_0
    SLICE_X115Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.400 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.400    cpu_inst/alu_inst/alu_result_out_reg[18]_i_53_n_0
    SLICE_X115Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.453 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.453    cpu_inst/alu_inst/alu_result_out_reg[18]_i_43_n_0
    SLICE_X115Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.506 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.506    cpu_inst/alu_inst/alu_result_out_reg[18]_i_33_n_0
    SLICE_X115Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.559 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.559    cpu_inst/alu_inst/alu_result_out_reg[18]_i_23_n_0
    SLICE_X115Y307       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    41.636 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_16/CO[1]
                         net (fo=36, routed)          1.264    42.900    cpu_inst/alu_inst/divu_quotient0[18]
    SLICE_X116Y298       LUT6 (Prop_lut6_I0_O)        0.122    43.022 r  cpu_inst/alu_inst/alu_result_out[17]_i_64/O
                         net (fo=1, routed)           0.000    43.022    cpu_inst/alu_inst/alu_result_out[17]_i_64_n_0
    SLICE_X116Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    43.278 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.278    cpu_inst/alu_inst/alu_result_out_reg[17]_i_56_n_0
    SLICE_X116Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.332 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_51/CO[3]
                         net (fo=1, routed)           0.001    43.333    cpu_inst/alu_inst/alu_result_out_reg[17]_i_51_n_0
    SLICE_X116Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.387 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.387    cpu_inst/alu_inst/alu_result_out_reg[17]_i_46_n_0
    SLICE_X116Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.441 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_41/CO[3]
                         net (fo=1, routed)           0.000    43.441    cpu_inst/alu_inst/alu_result_out_reg[17]_i_41_n_0
    SLICE_X116Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.495 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.495    cpu_inst/alu_inst/alu_result_out_reg[17]_i_36_n_0
    SLICE_X116Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.549 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.549    cpu_inst/alu_inst/alu_result_out_reg[17]_i_31_n_0
    SLICE_X116Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.603 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.603    cpu_inst/alu_inst/alu_result_out_reg[17]_i_26_n_0
    SLICE_X116Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.657 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.657    cpu_inst/alu_inst/alu_result_out_reg[17]_i_21_n_0
    SLICE_X116Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    43.733 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_16/CO[1]
                         net (fo=36, routed)          1.117    44.849    cpu_inst/alu_inst/divu_quotient0[17]
    SLICE_X120Y297       LUT6 (Prop_lut6_I0_O)        0.124    44.973 r  cpu_inst/alu_inst/alu_result_out[16]_i_83/O
                         net (fo=1, routed)           0.000    44.973    cpu_inst/alu_inst/alu_result_out[16]_i_83_n_0
    SLICE_X120Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.229 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_75/CO[3]
                         net (fo=1, routed)           0.000    45.229    cpu_inst/alu_inst/alu_result_out_reg[16]_i_75_n_0
    SLICE_X120Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.283 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    45.283    cpu_inst/alu_inst/alu_result_out_reg[16]_i_70_n_0
    SLICE_X120Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.337 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.001    45.338    cpu_inst/alu_inst/alu_result_out_reg[16]_i_65_n_0
    SLICE_X120Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.392 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.392    cpu_inst/alu_inst/alu_result_out_reg[16]_i_60_n_0
    SLICE_X120Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.446 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.446    cpu_inst/alu_inst/alu_result_out_reg[16]_i_55_n_0
    SLICE_X120Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.500 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.500    cpu_inst/alu_inst/alu_result_out_reg[16]_i_50_n_0
    SLICE_X120Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.554 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.554    cpu_inst/alu_inst/alu_result_out_reg[16]_i_45_n_0
    SLICE_X120Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.608 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.608    cpu_inst/alu_inst/alu_result_out_reg[16]_i_36_n_0
    SLICE_X120Y305       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    45.684 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_26/CO[1]
                         net (fo=36, routed)          1.196    46.880    cpu_inst/alu_inst/divu_quotient0[16]
    SLICE_X121Y298       LUT3 (Prop_lut3_I0_O)        0.124    47.004 r  cpu_inst/alu_inst/alu_result_out[15]_i_105/O
                         net (fo=1, routed)           0.000    47.004    cpu_inst/alu_inst/alu_result_out[15]_i_105_n_0
    SLICE_X121Y298       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    47.197 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    47.197    cpu_inst/alu_inst/alu_result_out_reg[15]_i_99_n_0
    SLICE_X121Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.250 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.001    47.251    cpu_inst/alu_inst/alu_result_out_reg[15]_i_94_n_0
    SLICE_X121Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.304 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_89/CO[3]
                         net (fo=1, routed)           0.000    47.304    cpu_inst/alu_inst/alu_result_out_reg[15]_i_89_n_0
    SLICE_X121Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.357 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.357    cpu_inst/alu_inst/alu_result_out_reg[15]_i_84_n_0
    SLICE_X121Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.410 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    47.410    cpu_inst/alu_inst/alu_result_out_reg[15]_i_75_n_0
    SLICE_X121Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.463 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.463    cpu_inst/alu_inst/alu_result_out_reg[15]_i_65_n_0
    SLICE_X121Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.516 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    47.516    cpu_inst/alu_inst/alu_result_out_reg[15]_i_55_n_0
    SLICE_X121Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.569 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.569    cpu_inst/alu_inst/alu_result_out_reg[15]_i_41_n_0
    SLICE_X121Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    47.646 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_23/CO[1]
                         net (fo=36, routed)          1.190    48.836    cpu_inst/alu_inst/divu_quotient0[15]
    SLICE_X122Y299       LUT3 (Prop_lut3_I0_O)        0.122    48.958 r  cpu_inst/alu_inst/alu_result_out[14]_i_65/O
                         net (fo=1, routed)           0.000    48.958    cpu_inst/alu_inst/alu_result_out[14]_i_65_n_0
    SLICE_X122Y299       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    49.204 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.001    49.205    cpu_inst/alu_inst/alu_result_out_reg[14]_i_56_n_0
    SLICE_X122Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.259 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.259    cpu_inst/alu_inst/alu_result_out_reg[14]_i_51_n_0
    SLICE_X122Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.313 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.313    cpu_inst/alu_inst/alu_result_out_reg[14]_i_46_n_0
    SLICE_X122Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.367 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.367    cpu_inst/alu_inst/alu_result_out_reg[14]_i_41_n_0
    SLICE_X122Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.421 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.421    cpu_inst/alu_inst/alu_result_out_reg[14]_i_36_n_0
    SLICE_X122Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.475 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.475    cpu_inst/alu_inst/alu_result_out_reg[14]_i_30_n_0
    SLICE_X122Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.529 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.529    cpu_inst/alu_inst/alu_result_out_reg[14]_i_23_n_0
    SLICE_X122Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    49.605 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_18/CO[1]
                         net (fo=36, routed)          1.163    50.768    cpu_inst/alu_inst/divu_quotient0[14]
    SLICE_X126Y296       LUT3 (Prop_lut3_I0_O)        0.124    50.892 r  cpu_inst/alu_inst/alu_result_out[13]_i_67/O
                         net (fo=1, routed)           0.000    50.892    cpu_inst/alu_inst/alu_result_out[13]_i_67_n_0
    SLICE_X126Y296       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    51.072 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    51.072    cpu_inst/alu_inst/alu_result_out_reg[13]_i_61_n_0
    SLICE_X126Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.126 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.126    cpu_inst/alu_inst/alu_result_out_reg[13]_i_56_n_0
    SLICE_X126Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.180 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.180    cpu_inst/alu_inst/alu_result_out_reg[13]_i_51_n_0
    SLICE_X126Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.234 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.001    51.235    cpu_inst/alu_inst/alu_result_out_reg[13]_i_46_n_0
    SLICE_X126Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.289 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.289    cpu_inst/alu_inst/alu_result_out_reg[13]_i_41_n_0
    SLICE_X126Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.343 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    cpu_inst/alu_inst/alu_result_out_reg[13]_i_36_n_0
    SLICE_X126Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.397 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.397    cpu_inst/alu_inst/alu_result_out_reg[13]_i_29_n_0
    SLICE_X126Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.451 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.451    cpu_inst/alu_inst/alu_result_out_reg[13]_i_22_n_0
    SLICE_X126Y304       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    51.527 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_15/CO[1]
                         net (fo=36, routed)          1.185    52.712    cpu_inst/alu_inst/divu_quotient0[13]
    SLICE_X128Y295       LUT6 (Prop_lut6_I0_O)        0.124    52.836 r  cpu_inst/alu_inst/alu_result_out[12]_i_70/O
                         net (fo=1, routed)           0.000    52.836    cpu_inst/alu_inst/alu_result_out[12]_i_70_n_0
    SLICE_X128Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    53.092 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.092    cpu_inst/alu_inst/alu_result_out_reg[12]_i_62_n_0
    SLICE_X128Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.146 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    53.146    cpu_inst/alu_inst/alu_result_out_reg[12]_i_57_n_0
    SLICE_X128Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.200 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    53.200    cpu_inst/alu_inst/alu_result_out_reg[12]_i_52_n_0
    SLICE_X128Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.254 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    cpu_inst/alu_inst/alu_result_out_reg[12]_i_47_n_0
    SLICE_X128Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.308 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.001    53.309    cpu_inst/alu_inst/alu_result_out_reg[12]_i_42_n_0
    SLICE_X128Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.363    cpu_inst/alu_inst/alu_result_out_reg[12]_i_37_n_0
    SLICE_X128Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.417    cpu_inst/alu_inst/alu_result_out_reg[12]_i_31_n_0
    SLICE_X128Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.471    cpu_inst/alu_inst/alu_result_out_reg[12]_i_20_n_0
    SLICE_X128Y303       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.547 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_15/CO[1]
                         net (fo=36, routed)          1.342    54.889    cpu_inst/alu_inst/divu_quotient0[12]
    SLICE_X130Y294       LUT6 (Prop_lut6_I0_O)        0.124    55.013 r  cpu_inst/alu_inst/alu_result_out[11]_i_88/O
                         net (fo=1, routed)           0.000    55.013    cpu_inst/alu_inst/alu_result_out[11]_i_88_n_0
    SLICE_X130Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    55.269 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    55.269    cpu_inst/alu_inst/alu_result_out_reg[11]_i_80_n_0
    SLICE_X130Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.323 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    55.323    cpu_inst/alu_inst/alu_result_out_reg[11]_i_75_n_0
    SLICE_X130Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.377 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.377    cpu_inst/alu_inst/alu_result_out_reg[11]_i_70_n_0
    SLICE_X130Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.431 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    55.431    cpu_inst/alu_inst/alu_result_out_reg[11]_i_65_n_0
    SLICE_X130Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.485 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.485    cpu_inst/alu_inst/alu_result_out_reg[11]_i_60_n_0
    SLICE_X130Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.539 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.001    55.540    cpu_inst/alu_inst/alu_result_out_reg[11]_i_51_n_0
    SLICE_X130Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.594 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    55.594    cpu_inst/alu_inst/alu_result_out_reg[11]_i_41_n_0
    SLICE_X130Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.648 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.648    cpu_inst/alu_inst/alu_result_out_reg[11]_i_28_n_0
    SLICE_X130Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    55.724 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_16/CO[1]
                         net (fo=36, routed)          1.415    57.138    cpu_inst/alu_inst/divu_quotient0[11]
    SLICE_X118Y294       LUT6 (Prop_lut6_I0_O)        0.124    57.262 r  cpu_inst/alu_inst/alu_result_out[10]_i_63/O
                         net (fo=1, routed)           0.000    57.262    cpu_inst/alu_inst/alu_result_out[10]_i_63_n_0
    SLICE_X118Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    57.518 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.518    cpu_inst/alu_inst/alu_result_out_reg[10]_i_55_n_0
    SLICE_X118Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.572 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.572    cpu_inst/alu_inst/alu_result_out_reg[10]_i_50_n_0
    SLICE_X118Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.626 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.626    cpu_inst/alu_inst/alu_result_out_reg[10]_i_45_n_0
    SLICE_X118Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.680 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.680    cpu_inst/alu_inst/alu_result_out_reg[10]_i_40_n_0
    SLICE_X118Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.734 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.734    cpu_inst/alu_inst/alu_result_out_reg[10]_i_35_n_0
    SLICE_X118Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.788 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.001    57.789    cpu_inst/alu_inst/alu_result_out_reg[10]_i_30_n_0
    SLICE_X118Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.843 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.843    cpu_inst/alu_inst/alu_result_out_reg[10]_i_25_n_0
    SLICE_X118Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.897 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.897    cpu_inst/alu_inst/alu_result_out_reg[10]_i_20_n_0
    SLICE_X118Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    57.973 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_15/CO[1]
                         net (fo=36, routed)          1.268    59.242    cpu_inst/alu_inst/divu_quotient0[10]
    SLICE_X119Y291       LUT3 (Prop_lut3_I0_O)        0.124    59.366 r  cpu_inst/alu_inst/alu_result_out[9]_i_67/O
                         net (fo=1, routed)           0.000    59.366    cpu_inst/alu_inst/alu_result_out[9]_i_67_n_0
    SLICE_X119Y291       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    59.559 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.559    cpu_inst/alu_inst/alu_result_out_reg[9]_i_61_n_0
    SLICE_X119Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.612 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.612    cpu_inst/alu_inst/alu_result_out_reg[9]_i_56_n_0
    SLICE_X119Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.665 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.665    cpu_inst/alu_inst/alu_result_out_reg[9]_i_51_n_0
    SLICE_X119Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.718 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.718    cpu_inst/alu_inst/alu_result_out_reg[9]_i_46_n_0
    SLICE_X119Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.771 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.771    cpu_inst/alu_inst/alu_result_out_reg[9]_i_41_n_0
    SLICE_X119Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.824 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.824    cpu_inst/alu_inst/alu_result_out_reg[9]_i_36_n_0
    SLICE_X119Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.877 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.877    cpu_inst/alu_inst/alu_result_out_reg[9]_i_31_n_0
    SLICE_X119Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.930 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.930    cpu_inst/alu_inst/alu_result_out_reg[9]_i_27_n_0
    SLICE_X119Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.007 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_24/CO[1]
                         net (fo=36, routed)          1.062    61.069    cpu_inst/alu_inst/divu_quotient0[9]
    SLICE_X123Y291       LUT6 (Prop_lut6_I0_O)        0.122    61.191 r  cpu_inst/alu_inst/alu_result_out[8]_i_81/O
                         net (fo=1, routed)           0.000    61.191    cpu_inst/alu_inst/alu_result_out[8]_i_81_n_0
    SLICE_X123Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    61.458 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.458    cpu_inst/alu_inst/alu_result_out_reg[8]_i_74_n_0
    SLICE_X123Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.511 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_69/CO[3]
                         net (fo=1, routed)           0.000    61.511    cpu_inst/alu_inst/alu_result_out_reg[8]_i_69_n_0
    SLICE_X123Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.564 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    61.564    cpu_inst/alu_inst/alu_result_out_reg[8]_i_64_n_0
    SLICE_X123Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.617 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_59/CO[3]
                         net (fo=1, routed)           0.000    61.617    cpu_inst/alu_inst/alu_result_out_reg[8]_i_59_n_0
    SLICE_X123Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.670 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    61.670    cpu_inst/alu_inst/alu_result_out_reg[8]_i_54_n_0
    SLICE_X123Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.723 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.723    cpu_inst/alu_inst/alu_result_out_reg[8]_i_49_n_0
    SLICE_X123Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.776 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    61.776    cpu_inst/alu_inst/alu_result_out_reg[8]_i_44_n_0
    SLICE_X123Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.829 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.829    cpu_inst/alu_inst/alu_result_out_reg[8]_i_33_n_0
    SLICE_X123Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    61.906 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_17/CO[1]
                         net (fo=36, routed)          1.269    63.175    cpu_inst/alu_inst/divu_quotient0[8]
    SLICE_X127Y290       LUT6 (Prop_lut6_I0_O)        0.122    63.297 r  cpu_inst/alu_inst/alu_result_out[7]_i_96/O
                         net (fo=1, routed)           0.000    63.297    cpu_inst/alu_inst/alu_result_out[7]_i_96_n_0
    SLICE_X127Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.564 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    63.564    cpu_inst/alu_inst/alu_result_out_reg[7]_i_89_n_0
    SLICE_X127Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.617 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    63.617    cpu_inst/alu_inst/alu_result_out_reg[7]_i_84_n_0
    SLICE_X127Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.670 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    63.670    cpu_inst/alu_inst/alu_result_out_reg[7]_i_79_n_0
    SLICE_X127Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.723 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.723    cpu_inst/alu_inst/alu_result_out_reg[7]_i_74_n_0
    SLICE_X127Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.776 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000    63.776    cpu_inst/alu_inst/alu_result_out_reg[7]_i_69_n_0
    SLICE_X127Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.829 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000    63.829    cpu_inst/alu_inst/alu_result_out_reg[7]_i_64_n_0
    SLICE_X127Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.882 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    63.882    cpu_inst/alu_inst/alu_result_out_reg[7]_i_55_n_0
    SLICE_X127Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.935 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    63.935    cpu_inst/alu_inst/alu_result_out_reg[7]_i_43_n_0
    SLICE_X127Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.012 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_20/CO[1]
                         net (fo=36, routed)          1.485    65.497    cpu_inst/alu_inst/divu_quotient0[7]
    SLICE_X132Y290       LUT6 (Prop_lut6_I0_O)        0.122    65.619 r  cpu_inst/alu_inst/alu_result_out[6]_i_67/O
                         net (fo=1, routed)           0.000    65.619    cpu_inst/alu_inst/alu_result_out[6]_i_67_n_0
    SLICE_X132Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    65.875 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_60/CO[3]
                         net (fo=1, routed)           0.000    65.875    cpu_inst/alu_inst/alu_result_out_reg[6]_i_60_n_0
    SLICE_X132Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.929 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.929    cpu_inst/alu_inst/alu_result_out_reg[6]_i_55_n_0
    SLICE_X132Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.983 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.983    cpu_inst/alu_inst/alu_result_out_reg[6]_i_50_n_0
    SLICE_X132Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.037 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.037    cpu_inst/alu_inst/alu_result_out_reg[6]_i_45_n_0
    SLICE_X132Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.091 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.091    cpu_inst/alu_inst/alu_result_out_reg[6]_i_40_n_0
    SLICE_X132Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.145 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.145    cpu_inst/alu_inst/alu_result_out_reg[6]_i_33_n_0
    SLICE_X132Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.199 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.199    cpu_inst/alu_inst/alu_result_out_reg[6]_i_27_n_0
    SLICE_X132Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.253 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.253    cpu_inst/alu_inst/alu_result_out_reg[6]_i_22_n_0
    SLICE_X132Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    66.329 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_16/CO[1]
                         net (fo=36, routed)          1.097    67.426    cpu_inst/alu_inst/divu_quotient0[6]
    SLICE_X116Y289       LUT6 (Prop_lut6_I0_O)        0.124    67.550 r  cpu_inst/alu_inst/alu_result_out[5]_i_68/O
                         net (fo=1, routed)           0.000    67.550    cpu_inst/alu_inst/alu_result_out[5]_i_68_n_0
    SLICE_X116Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    67.806 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.806    cpu_inst/alu_inst/alu_result_out_reg[5]_i_61_n_0
    SLICE_X116Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.860 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.860    cpu_inst/alu_inst/alu_result_out_reg[5]_i_56_n_0
    SLICE_X116Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.914 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.914    cpu_inst/alu_inst/alu_result_out_reg[5]_i_51_n_0
    SLICE_X116Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.968 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.968    cpu_inst/alu_inst/alu_result_out_reg[5]_i_46_n_0
    SLICE_X116Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.022 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.022    cpu_inst/alu_inst/alu_result_out_reg[5]_i_41_n_0
    SLICE_X116Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.076 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.076    cpu_inst/alu_inst/alu_result_out_reg[5]_i_36_n_0
    SLICE_X116Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.130 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.130    cpu_inst/alu_inst/alu_result_out_reg[5]_i_31_n_0
    SLICE_X116Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.184 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.184    cpu_inst/alu_inst/alu_result_out_reg[5]_i_28_n_0
    SLICE_X116Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    68.260 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_24/CO[1]
                         net (fo=36, routed)          1.171    69.431    cpu_inst/alu_inst/divu_quotient0[5]
    SLICE_X122Y289       LUT6 (Prop_lut6_I0_O)        0.124    69.555 r  cpu_inst/alu_inst/alu_result_out[4]_i_61/O
                         net (fo=1, routed)           0.000    69.555    cpu_inst/alu_inst/alu_result_out[4]_i_61_n_0
    SLICE_X122Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.811 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.811    cpu_inst/alu_inst/alu_result_out_reg[4]_i_54_n_0
    SLICE_X122Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.865 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    69.865    cpu_inst/alu_inst/alu_result_out_reg[4]_i_49_n_0
    SLICE_X122Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.919 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.919    cpu_inst/alu_inst/alu_result_out_reg[4]_i_44_n_0
    SLICE_X122Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.973 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.973    cpu_inst/alu_inst/alu_result_out_reg[4]_i_39_n_0
    SLICE_X122Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.027 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.027    cpu_inst/alu_inst/alu_result_out_reg[4]_i_34_n_0
    SLICE_X122Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.081 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.081    cpu_inst/alu_inst/alu_result_out_reg[4]_i_29_n_0
    SLICE_X122Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.135 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.135    cpu_inst/alu_inst/alu_result_out_reg[4]_i_24_n_0
    SLICE_X122Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.189 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.189    cpu_inst/alu_inst/alu_result_out_reg[4]_i_21_n_0
    SLICE_X122Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.265 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_18/CO[1]
                         net (fo=36, routed)          1.198    71.464    cpu_inst/alu_inst/divu_quotient0[4]
    SLICE_X124Y288       LUT6 (Prop_lut6_I0_O)        0.124    71.588 r  cpu_inst/alu_inst/alu_result_out[3]_i_130/O
                         net (fo=1, routed)           0.000    71.588    cpu_inst/alu_inst/alu_result_out[3]_i_130_n_0
    SLICE_X124Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    71.844 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    71.844    cpu_inst/alu_inst/alu_result_out_reg[3]_i_123_n_0
    SLICE_X124Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.898 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.898    cpu_inst/alu_inst/alu_result_out_reg[3]_i_118_n_0
    SLICE_X124Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.952 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    71.952    cpu_inst/alu_inst/alu_result_out_reg[3]_i_113_n_0
    SLICE_X124Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.006 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.006    cpu_inst/alu_inst/alu_result_out_reg[3]_i_105_n_0
    SLICE_X124Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.060 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    72.060    cpu_inst/alu_inst/alu_result_out_reg[3]_i_92_n_0
    SLICE_X124Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.114 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    72.114    cpu_inst/alu_inst/alu_result_out_reg[3]_i_77_n_0
    SLICE_X124Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.168 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.168    cpu_inst/alu_inst/alu_result_out_reg[3]_i_62_n_0
    SLICE_X124Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.222 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.222    cpu_inst/alu_inst/alu_result_out_reg[3]_i_42_n_0
    SLICE_X124Y296       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    72.298 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_20/CO[1]
                         net (fo=36, routed)          1.227    73.524    cpu_inst/alu_inst/divu_quotient0[3]
    SLICE_X126Y287       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    73.902 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.902    cpu_inst/alu_inst/alu_result_out_reg[2]_i_50_n_0
    SLICE_X126Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    73.956 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.956    cpu_inst/alu_inst/alu_result_out_reg[2]_i_45_n_0
    SLICE_X126Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.010 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.010    cpu_inst/alu_inst/alu_result_out_reg[2]_i_40_n_0
    SLICE_X126Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.064 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.064    cpu_inst/alu_inst/alu_result_out_reg[2]_i_35_n_0
    SLICE_X126Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.118 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.118    cpu_inst/alu_inst/alu_result_out_reg[2]_i_30_n_0
    SLICE_X126Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.172 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.172    cpu_inst/alu_inst/alu_result_out_reg[2]_i_25_n_0
    SLICE_X126Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.226 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.226    cpu_inst/alu_inst/alu_result_out_reg[2]_i_20_n_0
    SLICE_X126Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.280 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.280    cpu_inst/alu_inst/alu_result_out_reg[2]_i_17_n_0
    SLICE_X126Y295       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    74.356 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_15/CO[1]
                         net (fo=36, routed)          1.322    75.679    cpu_inst/alu_inst/divu_quotient0[2]
    SLICE_X125Y285       LUT6 (Prop_lut6_I0_O)        0.124    75.803 r  cpu_inst/alu_inst/alu_result_out[1]_i_67/O
                         net (fo=1, routed)           0.000    75.803    cpu_inst/alu_inst/alu_result_out[1]_i_67_n_0
    SLICE_X125Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    76.070 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    76.070    cpu_inst/alu_inst/alu_result_out_reg[1]_i_60_n_0
    SLICE_X125Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.123 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000    76.123    cpu_inst/alu_inst/alu_result_out_reg[1]_i_55_n_0
    SLICE_X125Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.176 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    76.176    cpu_inst/alu_inst/alu_result_out_reg[1]_i_50_n_0
    SLICE_X125Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.229 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.229    cpu_inst/alu_inst/alu_result_out_reg[1]_i_45_n_0
    SLICE_X125Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.282 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.282    cpu_inst/alu_inst/alu_result_out_reg[1]_i_40_n_0
    SLICE_X125Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.335 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.335    cpu_inst/alu_inst/alu_result_out_reg[1]_i_35_n_0
    SLICE_X125Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.388 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.388    cpu_inst/alu_inst/alu_result_out_reg[1]_i_24_n_0
    SLICE_X125Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.441 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.441    cpu_inst/alu_inst/alu_result_out_reg[1]_i_17_n_0
    SLICE_X125Y293       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    76.518 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_13/CO[1]
                         net (fo=36, routed)          1.357    77.875    cpu_inst/alu_inst/divu_quotient0[1]
    SLICE_X129Y286       LUT6 (Prop_lut6_I0_O)        0.122    77.997 r  cpu_inst/alu_inst/alu_result_out[0]_i_144/O
                         net (fo=1, routed)           0.354    78.351    cpu_inst/alu_inst/alu_result_out[0]_i_144_n_0
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    78.640 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.000    78.640    cpu_inst/alu_inst/alu_result_out_reg[0]_i_136_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.694 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    78.694    cpu_inst/alu_inst/alu_result_out_reg[0]_i_131_n_0
    SLICE_X128Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.748 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    78.748    cpu_inst/alu_inst/alu_result_out_reg[0]_i_126_n_0
    SLICE_X128Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.802 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    78.802    cpu_inst/alu_inst/alu_result_out_reg[0]_i_121_n_0
    SLICE_X128Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.856 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    78.856    cpu_inst/alu_inst/alu_result_out_reg[0]_i_100_n_0
    SLICE_X128Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.910 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    78.910    cpu_inst/alu_inst/alu_result_out_reg[0]_i_79_n_0
    SLICE_X128Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.964 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.964    cpu_inst/alu_inst/alu_result_out_reg[0]_i_57_n_0
    SLICE_X128Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    79.018 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    79.018    cpu_inst/alu_inst/alu_result_out_reg[0]_i_38_n_0
    SLICE_X128Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    79.151 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_35/CO[0]
                         net (fo=1, routed)           0.658    79.810    cpu_inst/id_ex_pipeline_reg_inst/divu_quotient0[0]
    SLICE_X127Y286       LUT6 (Prop_lut6_I4_O)        0.128    79.938 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22/O
                         net (fo=1, routed)           0.827    80.764    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22_n_0
    SLICE_X115Y278       LUT6 (Prop_lut6_I4_O)        0.043    80.807 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7/O
                         net (fo=1, routed)           0.449    81.257    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7_n_0
    SLICE_X116Y278       LUT6 (Prop_lut6_I5_O)        0.043    81.300 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_1/O
                         net (fo=25, routed)          3.608    84.907    cpu_inst/ex_mem_pipeline_reg_inst/ALU_OUT_EX[0]
    SLICE_X129Y229       FDRE                                         r  cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__5/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        84.543ns  (logic 26.782ns (31.679%)  route 57.761ns (68.321%))
  Logic Levels:           326  (CARRY4=287 FDRE=1 LUT3=10 LUT5=1 LUT6=27)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y288       FDRE                         0.000     0.000 r  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/C
    SLICE_X106Y288       FDRE (Prop_fdre_C_Q)         0.259     0.259 f  cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0/Q
                         net (fo=115, routed)         2.664     2.923    cpu_inst/id_ex_pipeline_reg_inst/aluop_out_reg[2]_rep__0_n_0
    SLICE_X125Y282       LUT3 (Prop_lut3_I0_O)        0.043     2.966 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12/O
                         net (fo=42, routed)          1.876     4.842    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[30]_i_12_n_0
    SLICE_X102Y289       LUT6 (Prop_lut6_I0_O)        0.043     4.885 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[18]_i_19/O
                         net (fo=72, routed)          4.888     9.773    cpu_inst/id_ex_pipeline_reg_inst/data2sel_out_reg[1]_7
    SLICE_X114Y288       LUT6 (Prop_lut6_I1_O)        0.043     9.816 f  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33/O
                         net (fo=1, routed)           0.108     9.924    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_33_n_0
    SLICE_X114Y288       LUT6 (Prop_lut6_I2_O)        0.043     9.967 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22/O
                         net (fo=3, routed)           0.603    10.570    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_22_n_0
    SLICE_X122Y285       LUT6 (Prop_lut6_I4_O)        0.043    10.613 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[1]_i_15/O
                         net (fo=68, routed)          2.964    13.577    cpu_inst/id_ex_pipeline_reg_inst/safe_div_op2[0]
    SLICE_X106Y306       LUT5 (Prop_lut5_I0_O)        0.043    13.620 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[31]_i_357/O
                         net (fo=1, routed)           0.000    13.620    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_0[0]
    SLICE_X106Y306       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    13.866 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_302/CO[3]
                         net (fo=1, routed)           0.000    13.866    cpu_inst/alu_inst/alu_result_out_reg[31]_i_302_n_0
    SLICE_X106Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.920 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    13.920    cpu_inst/alu_inst/alu_result_out_reg[31]_i_260_n_0
    SLICE_X106Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    13.974 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    13.974    cpu_inst/alu_inst/alu_result_out_reg[31]_i_224_n_0
    SLICE_X106Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.028 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.028    cpu_inst/alu_inst/alu_result_out_reg[31]_i_191_n_0
    SLICE_X106Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.082 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.082    cpu_inst/alu_inst/alu_result_out_reg[31]_i_163_n_0
    SLICE_X106Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.136 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_139/CO[3]
                         net (fo=1, routed)           0.000    14.136    cpu_inst/alu_inst/alu_result_out_reg[31]_i_139_n_0
    SLICE_X106Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.190 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_99/CO[3]
                         net (fo=1, routed)           0.000    14.190    cpu_inst/alu_inst/alu_result_out_reg[31]_i_99_n_0
    SLICE_X106Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    14.244 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    14.244    cpu_inst/alu_inst/alu_result_out_reg[31]_i_56_n_0
    SLICE_X106Y314       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    14.377 r  cpu_inst/alu_inst/alu_result_out_reg[31]_i_17/CO[0]
                         net (fo=36, routed)          1.201    15.578    cpu_inst/alu_inst/divu_quotient0[31]
    SLICE_X103Y306       LUT6 (Prop_lut6_I0_O)        0.128    15.706 r  cpu_inst/alu_inst/alu_result_out[30]_i_102/O
                         net (fo=1, routed)           0.000    15.706    cpu_inst/alu_inst/alu_result_out[30]_i_102_n_0
    SLICE_X103Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    15.973 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_90/CO[3]
                         net (fo=1, routed)           0.000    15.973    cpu_inst/alu_inst/alu_result_out_reg[30]_i_90_n_0
    SLICE_X103Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.026 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_80/CO[3]
                         net (fo=1, routed)           0.000    16.026    cpu_inst/alu_inst/alu_result_out_reg[30]_i_80_n_0
    SLICE_X103Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.079 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_70/CO[3]
                         net (fo=1, routed)           0.000    16.079    cpu_inst/alu_inst/alu_result_out_reg[30]_i_70_n_0
    SLICE_X103Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.132 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_60/CO[3]
                         net (fo=1, routed)           0.000    16.132    cpu_inst/alu_inst/alu_result_out_reg[30]_i_60_n_0
    SLICE_X103Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.185 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_50/CO[3]
                         net (fo=1, routed)           0.000    16.185    cpu_inst/alu_inst/alu_result_out_reg[30]_i_50_n_0
    SLICE_X103Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.238 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_40/CO[3]
                         net (fo=1, routed)           0.000    16.238    cpu_inst/alu_inst/alu_result_out_reg[30]_i_40_n_0
    SLICE_X103Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.291 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_30/CO[3]
                         net (fo=1, routed)           0.000    16.291    cpu_inst/alu_inst/alu_result_out_reg[30]_i_30_n_0
    SLICE_X103Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    16.344 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.344    cpu_inst/alu_inst/alu_result_out_reg[30]_i_22_n_0
    SLICE_X103Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    16.421 r  cpu_inst/alu_inst/alu_result_out_reg[30]_i_17/CO[1]
                         net (fo=36, routed)          1.265    17.686    cpu_inst/alu_inst/divu_quotient0[30]
    SLICE_X105Y306       LUT3 (Prop_lut3_I0_O)        0.122    17.808 r  cpu_inst/alu_inst/alu_result_out[29]_i_55/O
                         net (fo=1, routed)           0.000    17.808    cpu_inst/alu_inst/alu_result_out[29]_i_55_n_0
    SLICE_X105Y306       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    18.001 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    18.001    cpu_inst/alu_inst/alu_result_out_reg[29]_i_49_n_0
    SLICE_X105Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.054 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.054    cpu_inst/alu_inst/alu_result_out_reg[29]_i_44_n_0
    SLICE_X105Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.107 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.107    cpu_inst/alu_inst/alu_result_out_reg[29]_i_39_n_0
    SLICE_X105Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.160 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.160    cpu_inst/alu_inst/alu_result_out_reg[29]_i_34_n_0
    SLICE_X105Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.213 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.213    cpu_inst/alu_inst/alu_result_out_reg[29]_i_29_n_0
    SLICE_X105Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.266 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    18.266    cpu_inst/alu_inst/alu_result_out_reg[29]_i_24_n_0
    SLICE_X105Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.319 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.319    cpu_inst/alu_inst/alu_result_out_reg[29]_i_19_n_0
    SLICE_X105Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    18.372 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000    18.372    cpu_inst/alu_inst/alu_result_out_reg[29]_i_16_n_0
    SLICE_X105Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    18.449 r  cpu_inst/alu_inst/alu_result_out_reg[29]_i_15/CO[1]
                         net (fo=36, routed)          1.353    19.802    cpu_inst/alu_inst/divu_quotient0[29]
    SLICE_X107Y306       LUT3 (Prop_lut3_I0_O)        0.122    19.924 r  cpu_inst/alu_inst/alu_result_out[28]_i_77/O
                         net (fo=1, routed)           0.000    19.924    cpu_inst/alu_inst/alu_result_out[28]_i_77_n_0
    SLICE_X107Y306       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    20.119 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.119    cpu_inst/alu_inst/alu_result_out_reg[28]_i_70_n_0
    SLICE_X107Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.172 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.172    cpu_inst/alu_inst/alu_result_out_reg[28]_i_65_n_0
    SLICE_X107Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.225 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_60/CO[3]
                         net (fo=1, routed)           0.000    20.225    cpu_inst/alu_inst/alu_result_out_reg[28]_i_60_n_0
    SLICE_X107Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.278 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.278    cpu_inst/alu_inst/alu_result_out_reg[28]_i_55_n_0
    SLICE_X107Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.331 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    20.331    cpu_inst/alu_inst/alu_result_out_reg[28]_i_50_n_0
    SLICE_X107Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.384 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    20.384    cpu_inst/alu_inst/alu_result_out_reg[28]_i_45_n_0
    SLICE_X107Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.437 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.437    cpu_inst/alu_inst/alu_result_out_reg[28]_i_36_n_0
    SLICE_X107Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    20.490 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.490    cpu_inst/alu_inst/alu_result_out_reg[28]_i_29_n_0
    SLICE_X107Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    20.567 r  cpu_inst/alu_inst/alu_result_out_reg[28]_i_18/CO[1]
                         net (fo=36, routed)          0.972    21.539    cpu_inst/alu_inst/divu_quotient0[28]
    SLICE_X108Y309       LUT3 (Prop_lut3_I0_O)        0.122    21.661 r  cpu_inst/alu_inst/alu_result_out[27]_i_127/O
                         net (fo=1, routed)           0.000    21.661    cpu_inst/alu_inst/alu_result_out[27]_i_127_n_0
    SLICE_X108Y309       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    21.841 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_121/CO[3]
                         net (fo=1, routed)           0.000    21.841    cpu_inst/alu_inst/alu_result_out_reg[27]_i_121_n_0
    SLICE_X108Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.895 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_112/CO[3]
                         net (fo=1, routed)           0.000    21.895    cpu_inst/alu_inst/alu_result_out_reg[27]_i_112_n_0
    SLICE_X108Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.949 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_102/CO[3]
                         net (fo=1, routed)           0.000    21.949    cpu_inst/alu_inst/alu_result_out_reg[27]_i_102_n_0
    SLICE_X108Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.003 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_92/CO[3]
                         net (fo=1, routed)           0.000    22.003    cpu_inst/alu_inst/alu_result_out_reg[27]_i_92_n_0
    SLICE_X108Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.057 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_82/CO[3]
                         net (fo=1, routed)           0.000    22.057    cpu_inst/alu_inst/alu_result_out_reg[27]_i_82_n_0
    SLICE_X108Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.111 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.111    cpu_inst/alu_inst/alu_result_out_reg[27]_i_72_n_0
    SLICE_X108Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.165 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.165    cpu_inst/alu_inst/alu_result_out_reg[27]_i_61_n_0
    SLICE_X108Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    22.219 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    22.219    cpu_inst/alu_inst/alu_result_out_reg[27]_i_52_n_0
    SLICE_X108Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    22.295 r  cpu_inst/alu_inst/alu_result_out_reg[27]_i_37/CO[1]
                         net (fo=36, routed)          1.074    23.368    cpu_inst/alu_inst/divu_quotient0[27]
    SLICE_X109Y309       LUT6 (Prop_lut6_I0_O)        0.124    23.492 r  cpu_inst/alu_inst/alu_result_out[26]_i_63/O
                         net (fo=1, routed)           0.000    23.492    cpu_inst/alu_inst/alu_result_out[26]_i_63_n_0
    SLICE_X109Y309       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    23.759 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.759    cpu_inst/alu_inst/alu_result_out_reg[26]_i_55_n_0
    SLICE_X109Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.812 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.812    cpu_inst/alu_inst/alu_result_out_reg[26]_i_50_n_0
    SLICE_X109Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.865 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_45/CO[3]
                         net (fo=1, routed)           0.000    23.865    cpu_inst/alu_inst/alu_result_out_reg[26]_i_45_n_0
    SLICE_X109Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.918 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_40/CO[3]
                         net (fo=1, routed)           0.000    23.918    cpu_inst/alu_inst/alu_result_out_reg[26]_i_40_n_0
    SLICE_X109Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    23.971 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_35/CO[3]
                         net (fo=1, routed)           0.000    23.971    cpu_inst/alu_inst/alu_result_out_reg[26]_i_35_n_0
    SLICE_X109Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.024 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.024    cpu_inst/alu_inst/alu_result_out_reg[26]_i_30_n_0
    SLICE_X109Y315       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.077 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.077    cpu_inst/alu_inst/alu_result_out_reg[26]_i_25_n_0
    SLICE_X109Y316       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    24.130 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    24.130    cpu_inst/alu_inst/alu_result_out_reg[26]_i_21_n_0
    SLICE_X109Y317       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    24.207 r  cpu_inst/alu_inst/alu_result_out_reg[26]_i_13/CO[1]
                         net (fo=36, routed)          1.475    25.682    cpu_inst/alu_inst/divu_quotient0[26]
    SLICE_X114Y307       LUT3 (Prop_lut3_I0_O)        0.122    25.804 r  cpu_inst/alu_inst/alu_result_out[25]_i_60/O
                         net (fo=1, routed)           0.000    25.804    cpu_inst/alu_inst/alu_result_out[25]_i_60_n_0
    SLICE_X114Y307       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    25.984 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_54/CO[3]
                         net (fo=1, routed)           0.000    25.984    cpu_inst/alu_inst/alu_result_out_reg[25]_i_54_n_0
    SLICE_X114Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.038 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_49/CO[3]
                         net (fo=1, routed)           0.000    26.038    cpu_inst/alu_inst/alu_result_out_reg[25]_i_49_n_0
    SLICE_X114Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.092 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_44/CO[3]
                         net (fo=1, routed)           0.000    26.092    cpu_inst/alu_inst/alu_result_out_reg[25]_i_44_n_0
    SLICE_X114Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.146 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    26.146    cpu_inst/alu_inst/alu_result_out_reg[25]_i_39_n_0
    SLICE_X114Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.200 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.200    cpu_inst/alu_inst/alu_result_out_reg[25]_i_34_n_0
    SLICE_X114Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.254 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.254    cpu_inst/alu_inst/alu_result_out_reg[25]_i_29_n_0
    SLICE_X114Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.308 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.308    cpu_inst/alu_inst/alu_result_out_reg[25]_i_24_n_0
    SLICE_X114Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    26.362 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.362    cpu_inst/alu_inst/alu_result_out_reg[25]_i_19_n_0
    SLICE_X114Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    26.438 r  cpu_inst/alu_inst/alu_result_out_reg[25]_i_12/CO[1]
                         net (fo=36, routed)          1.000    27.438    cpu_inst/alu_inst/divu_quotient0[25]
    SLICE_X116Y307       LUT6 (Prop_lut6_I0_O)        0.124    27.562 r  cpu_inst/alu_inst/alu_result_out[24]_i_68/O
                         net (fo=1, routed)           0.000    27.562    cpu_inst/alu_inst/alu_result_out[24]_i_68_n_0
    SLICE_X116Y307       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    27.818 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_60/CO[3]
                         net (fo=1, routed)           0.000    27.818    cpu_inst/alu_inst/alu_result_out_reg[24]_i_60_n_0
    SLICE_X116Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.872 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_55/CO[3]
                         net (fo=1, routed)           0.000    27.872    cpu_inst/alu_inst/alu_result_out_reg[24]_i_55_n_0
    SLICE_X116Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.926 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.926    cpu_inst/alu_inst/alu_result_out_reg[24]_i_50_n_0
    SLICE_X116Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    27.980 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_45/CO[3]
                         net (fo=1, routed)           0.000    27.980    cpu_inst/alu_inst/alu_result_out_reg[24]_i_45_n_0
    SLICE_X116Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.034 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.034    cpu_inst/alu_inst/alu_result_out_reg[24]_i_40_n_0
    SLICE_X116Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.088 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_35/CO[3]
                         net (fo=1, routed)           0.000    28.088    cpu_inst/alu_inst/alu_result_out_reg[24]_i_35_n_0
    SLICE_X116Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.142 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_30/CO[3]
                         net (fo=1, routed)           0.000    28.142    cpu_inst/alu_inst/alu_result_out_reg[24]_i_30_n_0
    SLICE_X116Y314       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    28.196 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    28.196    cpu_inst/alu_inst/alu_result_out_reg[24]_i_18_n_0
    SLICE_X116Y315       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    28.272 r  cpu_inst/alu_inst/alu_result_out_reg[24]_i_12/CO[1]
                         net (fo=36, routed)          1.382    29.654    cpu_inst/alu_inst/divu_quotient0[24]
    SLICE_X120Y306       LUT6 (Prop_lut6_I0_O)        0.124    29.778 r  cpu_inst/alu_inst/alu_result_out[23]_i_117/O
                         net (fo=1, routed)           0.000    29.778    cpu_inst/alu_inst/alu_result_out[23]_i_117_n_0
    SLICE_X120Y306       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    30.034 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_109/CO[3]
                         net (fo=1, routed)           0.000    30.034    cpu_inst/alu_inst/alu_result_out_reg[23]_i_109_n_0
    SLICE_X120Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.088 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_104/CO[3]
                         net (fo=1, routed)           0.000    30.088    cpu_inst/alu_inst/alu_result_out_reg[23]_i_104_n_0
    SLICE_X120Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.142 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_95/CO[3]
                         net (fo=1, routed)           0.000    30.142    cpu_inst/alu_inst/alu_result_out_reg[23]_i_95_n_0
    SLICE_X120Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.196 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    30.196    cpu_inst/alu_inst/alu_result_out_reg[23]_i_85_n_0
    SLICE_X120Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.250 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_75/CO[3]
                         net (fo=1, routed)           0.000    30.250    cpu_inst/alu_inst/alu_result_out_reg[23]_i_75_n_0
    SLICE_X120Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.304 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_65/CO[3]
                         net (fo=1, routed)           0.000    30.304    cpu_inst/alu_inst/alu_result_out_reg[23]_i_65_n_0
    SLICE_X120Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.358 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_55/CO[3]
                         net (fo=1, routed)           0.000    30.358    cpu_inst/alu_inst/alu_result_out_reg[23]_i_55_n_0
    SLICE_X120Y313       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    30.412 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    30.412    cpu_inst/alu_inst/alu_result_out_reg[23]_i_43_n_0
    SLICE_X120Y314       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    30.488 r  cpu_inst/alu_inst/alu_result_out_reg[23]_i_19/CO[1]
                         net (fo=36, routed)          1.472    31.960    cpu_inst/alu_inst/divu_quotient0[23]
    SLICE_X126Y305       LUT6 (Prop_lut6_I0_O)        0.124    32.084 r  cpu_inst/alu_inst/alu_result_out[22]_i_59/O
                         net (fo=1, routed)           0.000    32.084    cpu_inst/alu_inst/alu_result_out[22]_i_59_n_0
    SLICE_X126Y305       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    32.340 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.340    cpu_inst/alu_inst/alu_result_out_reg[22]_i_51_n_0
    SLICE_X126Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.394 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.394    cpu_inst/alu_inst/alu_result_out_reg[22]_i_46_n_0
    SLICE_X126Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.448 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.448    cpu_inst/alu_inst/alu_result_out_reg[22]_i_41_n_0
    SLICE_X126Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.502 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.502    cpu_inst/alu_inst/alu_result_out_reg[22]_i_36_n_0
    SLICE_X126Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.556 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.556    cpu_inst/alu_inst/alu_result_out_reg[22]_i_31_n_0
    SLICE_X126Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.610 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.610    cpu_inst/alu_inst/alu_result_out_reg[22]_i_26_n_0
    SLICE_X126Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.664 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_21/CO[3]
                         net (fo=1, routed)           0.000    32.664    cpu_inst/alu_inst/alu_result_out_reg[22]_i_21_n_0
    SLICE_X126Y312       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    32.718 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.718    cpu_inst/alu_inst/alu_result_out_reg[22]_i_18_n_0
    SLICE_X126Y313       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    32.794 r  cpu_inst/alu_inst/alu_result_out_reg[22]_i_16/CO[1]
                         net (fo=36, routed)          1.121    33.915    cpu_inst/alu_inst/divu_quotient0[22]
    SLICE_X125Y304       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    34.283 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_55/CO[3]
                         net (fo=1, routed)           0.000    34.283    cpu_inst/alu_inst/alu_result_out_reg[21]_i_55_n_0
    SLICE_X125Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.336 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.336    cpu_inst/alu_inst/alu_result_out_reg[21]_i_50_n_0
    SLICE_X125Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.389 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_45/CO[3]
                         net (fo=1, routed)           0.000    34.389    cpu_inst/alu_inst/alu_result_out_reg[21]_i_45_n_0
    SLICE_X125Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.442 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    34.442    cpu_inst/alu_inst/alu_result_out_reg[21]_i_40_n_0
    SLICE_X125Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.495 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_35/CO[3]
                         net (fo=1, routed)           0.000    34.495    cpu_inst/alu_inst/alu_result_out_reg[21]_i_35_n_0
    SLICE_X125Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.548 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.548    cpu_inst/alu_inst/alu_result_out_reg[21]_i_30_n_0
    SLICE_X125Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.601 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    34.601    cpu_inst/alu_inst/alu_result_out_reg[21]_i_25_n_0
    SLICE_X125Y311       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    34.654 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.654    cpu_inst/alu_inst/alu_result_out_reg[21]_i_22_n_0
    SLICE_X125Y312       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    34.731 r  cpu_inst/alu_inst/alu_result_out_reg[21]_i_17/CO[1]
                         net (fo=36, routed)          1.446    36.177    cpu_inst/alu_inst/divu_quotient0[21]
    SLICE_X130Y303       LUT6 (Prop_lut6_I0_O)        0.122    36.299 r  cpu_inst/alu_inst/alu_result_out[19]_i_141/O
                         net (fo=1, routed)           0.000    36.299    cpu_inst/alu_inst/alu_result_out[19]_i_141_n_0
    SLICE_X130Y303       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    36.555 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_125/CO[3]
                         net (fo=1, routed)           0.000    36.555    cpu_inst/alu_inst/alu_result_out_reg[19]_i_125_n_0
    SLICE_X130Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.609 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_115/CO[3]
                         net (fo=1, routed)           0.000    36.609    cpu_inst/alu_inst/alu_result_out_reg[19]_i_115_n_0
    SLICE_X130Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.663 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_105/CO[3]
                         net (fo=1, routed)           0.000    36.663    cpu_inst/alu_inst/alu_result_out_reg[19]_i_105_n_0
    SLICE_X130Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.717 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_95/CO[3]
                         net (fo=1, routed)           0.000    36.717    cpu_inst/alu_inst/alu_result_out_reg[19]_i_95_n_0
    SLICE_X130Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.771 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_85/CO[3]
                         net (fo=1, routed)           0.000    36.771    cpu_inst/alu_inst/alu_result_out_reg[19]_i_85_n_0
    SLICE_X130Y308       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.825 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_73/CO[3]
                         net (fo=1, routed)           0.000    36.825    cpu_inst/alu_inst/alu_result_out_reg[19]_i_73_n_0
    SLICE_X130Y309       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.879 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_57/CO[3]
                         net (fo=1, routed)           0.000    36.879    cpu_inst/alu_inst/alu_result_out_reg[19]_i_57_n_0
    SLICE_X130Y310       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    36.933 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    36.933    cpu_inst/alu_inst/alu_result_out_reg[19]_i_37_n_0
    SLICE_X130Y311       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    37.009 r  cpu_inst/alu_inst/alu_result_out_reg[20]_i_39/CO[1]
                         net (fo=36, routed)          1.390    38.399    cpu_inst/alu_inst/divu_quotient0[20]
    SLICE_X132Y300       LUT3 (Prop_lut3_I0_O)        0.124    38.523 r  cpu_inst/alu_inst/alu_result_out[19]_i_135/O
                         net (fo=1, routed)           0.000    38.523    cpu_inst/alu_inst/alu_result_out[19]_i_135_n_0
    SLICE_X132Y300       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    38.703 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_124/CO[3]
                         net (fo=1, routed)           0.000    38.703    cpu_inst/alu_inst/alu_result_out_reg[19]_i_124_n_0
    SLICE_X132Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.757 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_114/CO[3]
                         net (fo=1, routed)           0.000    38.757    cpu_inst/alu_inst/alu_result_out_reg[19]_i_114_n_0
    SLICE_X132Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.811 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    38.811    cpu_inst/alu_inst/alu_result_out_reg[19]_i_104_n_0
    SLICE_X132Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.865 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_94/CO[3]
                         net (fo=1, routed)           0.000    38.865    cpu_inst/alu_inst/alu_result_out_reg[19]_i_94_n_0
    SLICE_X132Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.919 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_84/CO[3]
                         net (fo=1, routed)           0.000    38.919    cpu_inst/alu_inst/alu_result_out_reg[19]_i_84_n_0
    SLICE_X132Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.973 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.973    cpu_inst/alu_inst/alu_result_out_reg[19]_i_72_n_0
    SLICE_X132Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.027 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_56/CO[3]
                         net (fo=1, routed)           0.000    39.027    cpu_inst/alu_inst/alu_result_out_reg[19]_i_56_n_0
    SLICE_X132Y307       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    39.081 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.081    cpu_inst/alu_inst/alu_result_out_reg[19]_i_36_n_0
    SLICE_X132Y308       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    39.157 r  cpu_inst/alu_inst/alu_result_out_reg[19]_i_19/CO[1]
                         net (fo=36, routed)          1.640    40.796    cpu_inst/alu_inst/divu_quotient0[19]
    SLICE_X115Y299       LUT6 (Prop_lut6_I0_O)        0.124    40.920 r  cpu_inst/alu_inst/alu_result_out[18]_i_90/O
                         net (fo=1, routed)           0.000    40.920    cpu_inst/alu_inst/alu_result_out[18]_i_90_n_0
    SLICE_X115Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    41.187 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_82/CO[3]
                         net (fo=1, routed)           0.001    41.188    cpu_inst/alu_inst/alu_result_out_reg[18]_i_82_n_0
    SLICE_X115Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.241 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.241    cpu_inst/alu_inst/alu_result_out_reg[18]_i_77_n_0
    SLICE_X115Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.294 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_72/CO[3]
                         net (fo=1, routed)           0.000    41.294    cpu_inst/alu_inst/alu_result_out_reg[18]_i_72_n_0
    SLICE_X115Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.347 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_63/CO[3]
                         net (fo=1, routed)           0.000    41.347    cpu_inst/alu_inst/alu_result_out_reg[18]_i_63_n_0
    SLICE_X115Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.400 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_53/CO[3]
                         net (fo=1, routed)           0.000    41.400    cpu_inst/alu_inst/alu_result_out_reg[18]_i_53_n_0
    SLICE_X115Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.453 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.453    cpu_inst/alu_inst/alu_result_out_reg[18]_i_43_n_0
    SLICE_X115Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.506 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.506    cpu_inst/alu_inst/alu_result_out_reg[18]_i_33_n_0
    SLICE_X115Y306       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    41.559 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.559    cpu_inst/alu_inst/alu_result_out_reg[18]_i_23_n_0
    SLICE_X115Y307       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    41.636 r  cpu_inst/alu_inst/alu_result_out_reg[18]_i_16/CO[1]
                         net (fo=36, routed)          1.264    42.900    cpu_inst/alu_inst/divu_quotient0[18]
    SLICE_X116Y298       LUT6 (Prop_lut6_I0_O)        0.122    43.022 r  cpu_inst/alu_inst/alu_result_out[17]_i_64/O
                         net (fo=1, routed)           0.000    43.022    cpu_inst/alu_inst/alu_result_out[17]_i_64_n_0
    SLICE_X116Y298       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    43.278 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_56/CO[3]
                         net (fo=1, routed)           0.000    43.278    cpu_inst/alu_inst/alu_result_out_reg[17]_i_56_n_0
    SLICE_X116Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.332 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_51/CO[3]
                         net (fo=1, routed)           0.001    43.333    cpu_inst/alu_inst/alu_result_out_reg[17]_i_51_n_0
    SLICE_X116Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.387 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_46/CO[3]
                         net (fo=1, routed)           0.000    43.387    cpu_inst/alu_inst/alu_result_out_reg[17]_i_46_n_0
    SLICE_X116Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.441 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_41/CO[3]
                         net (fo=1, routed)           0.000    43.441    cpu_inst/alu_inst/alu_result_out_reg[17]_i_41_n_0
    SLICE_X116Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.495 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_36/CO[3]
                         net (fo=1, routed)           0.000    43.495    cpu_inst/alu_inst/alu_result_out_reg[17]_i_36_n_0
    SLICE_X116Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.549 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.549    cpu_inst/alu_inst/alu_result_out_reg[17]_i_31_n_0
    SLICE_X116Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.603 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    43.603    cpu_inst/alu_inst/alu_result_out_reg[17]_i_26_n_0
    SLICE_X116Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    43.657 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.657    cpu_inst/alu_inst/alu_result_out_reg[17]_i_21_n_0
    SLICE_X116Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    43.733 r  cpu_inst/alu_inst/alu_result_out_reg[17]_i_16/CO[1]
                         net (fo=36, routed)          1.117    44.849    cpu_inst/alu_inst/divu_quotient0[17]
    SLICE_X120Y297       LUT6 (Prop_lut6_I0_O)        0.124    44.973 r  cpu_inst/alu_inst/alu_result_out[16]_i_83/O
                         net (fo=1, routed)           0.000    44.973    cpu_inst/alu_inst/alu_result_out[16]_i_83_n_0
    SLICE_X120Y297       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    45.229 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_75/CO[3]
                         net (fo=1, routed)           0.000    45.229    cpu_inst/alu_inst/alu_result_out_reg[16]_i_75_n_0
    SLICE_X120Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.283 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_70/CO[3]
                         net (fo=1, routed)           0.000    45.283    cpu_inst/alu_inst/alu_result_out_reg[16]_i_70_n_0
    SLICE_X120Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.337 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_65/CO[3]
                         net (fo=1, routed)           0.001    45.338    cpu_inst/alu_inst/alu_result_out_reg[16]_i_65_n_0
    SLICE_X120Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.392 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    45.392    cpu_inst/alu_inst/alu_result_out_reg[16]_i_60_n_0
    SLICE_X120Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.446 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    45.446    cpu_inst/alu_inst/alu_result_out_reg[16]_i_55_n_0
    SLICE_X120Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.500 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    45.500    cpu_inst/alu_inst/alu_result_out_reg[16]_i_50_n_0
    SLICE_X120Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.554 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    45.554    cpu_inst/alu_inst/alu_result_out_reg[16]_i_45_n_0
    SLICE_X120Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    45.608 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.608    cpu_inst/alu_inst/alu_result_out_reg[16]_i_36_n_0
    SLICE_X120Y305       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    45.684 r  cpu_inst/alu_inst/alu_result_out_reg[16]_i_26/CO[1]
                         net (fo=36, routed)          1.196    46.880    cpu_inst/alu_inst/divu_quotient0[16]
    SLICE_X121Y298       LUT3 (Prop_lut3_I0_O)        0.124    47.004 r  cpu_inst/alu_inst/alu_result_out[15]_i_105/O
                         net (fo=1, routed)           0.000    47.004    cpu_inst/alu_inst/alu_result_out[15]_i_105_n_0
    SLICE_X121Y298       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    47.197 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_99/CO[3]
                         net (fo=1, routed)           0.000    47.197    cpu_inst/alu_inst/alu_result_out_reg[15]_i_99_n_0
    SLICE_X121Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.250 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_94/CO[3]
                         net (fo=1, routed)           0.001    47.251    cpu_inst/alu_inst/alu_result_out_reg[15]_i_94_n_0
    SLICE_X121Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.304 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_89/CO[3]
                         net (fo=1, routed)           0.000    47.304    cpu_inst/alu_inst/alu_result_out_reg[15]_i_89_n_0
    SLICE_X121Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.357 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_84/CO[3]
                         net (fo=1, routed)           0.000    47.357    cpu_inst/alu_inst/alu_result_out_reg[15]_i_84_n_0
    SLICE_X121Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.410 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    47.410    cpu_inst/alu_inst/alu_result_out_reg[15]_i_75_n_0
    SLICE_X121Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.463 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.463    cpu_inst/alu_inst/alu_result_out_reg[15]_i_65_n_0
    SLICE_X121Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.516 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    47.516    cpu_inst/alu_inst/alu_result_out_reg[15]_i_55_n_0
    SLICE_X121Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    47.569 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    47.569    cpu_inst/alu_inst/alu_result_out_reg[15]_i_41_n_0
    SLICE_X121Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    47.646 r  cpu_inst/alu_inst/alu_result_out_reg[15]_i_23/CO[1]
                         net (fo=36, routed)          1.190    48.836    cpu_inst/alu_inst/divu_quotient0[15]
    SLICE_X122Y299       LUT3 (Prop_lut3_I0_O)        0.122    48.958 r  cpu_inst/alu_inst/alu_result_out[14]_i_65/O
                         net (fo=1, routed)           0.000    48.958    cpu_inst/alu_inst/alu_result_out[14]_i_65_n_0
    SLICE_X122Y299       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    49.204 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_56/CO[3]
                         net (fo=1, routed)           0.001    49.205    cpu_inst/alu_inst/alu_result_out_reg[14]_i_56_n_0
    SLICE_X122Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.259 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.259    cpu_inst/alu_inst/alu_result_out_reg[14]_i_51_n_0
    SLICE_X122Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.313 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.313    cpu_inst/alu_inst/alu_result_out_reg[14]_i_46_n_0
    SLICE_X122Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.367 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.367    cpu_inst/alu_inst/alu_result_out_reg[14]_i_41_n_0
    SLICE_X122Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.421 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    49.421    cpu_inst/alu_inst/alu_result_out_reg[14]_i_36_n_0
    SLICE_X122Y304       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.475 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.475    cpu_inst/alu_inst/alu_result_out_reg[14]_i_30_n_0
    SLICE_X122Y305       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    49.529 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.529    cpu_inst/alu_inst/alu_result_out_reg[14]_i_23_n_0
    SLICE_X122Y306       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    49.605 r  cpu_inst/alu_inst/alu_result_out_reg[14]_i_18/CO[1]
                         net (fo=36, routed)          1.163    50.768    cpu_inst/alu_inst/divu_quotient0[14]
    SLICE_X126Y296       LUT3 (Prop_lut3_I0_O)        0.124    50.892 r  cpu_inst/alu_inst/alu_result_out[13]_i_67/O
                         net (fo=1, routed)           0.000    50.892    cpu_inst/alu_inst/alu_result_out[13]_i_67_n_0
    SLICE_X126Y296       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    51.072 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_61/CO[3]
                         net (fo=1, routed)           0.000    51.072    cpu_inst/alu_inst/alu_result_out_reg[13]_i_61_n_0
    SLICE_X126Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.126 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.126    cpu_inst/alu_inst/alu_result_out_reg[13]_i_56_n_0
    SLICE_X126Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.180 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.180    cpu_inst/alu_inst/alu_result_out_reg[13]_i_51_n_0
    SLICE_X126Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.234 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_46/CO[3]
                         net (fo=1, routed)           0.001    51.235    cpu_inst/alu_inst/alu_result_out_reg[13]_i_46_n_0
    SLICE_X126Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.289 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.289    cpu_inst/alu_inst/alu_result_out_reg[13]_i_41_n_0
    SLICE_X126Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.343 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.343    cpu_inst/alu_inst/alu_result_out_reg[13]_i_36_n_0
    SLICE_X126Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.397 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    51.397    cpu_inst/alu_inst/alu_result_out_reg[13]_i_29_n_0
    SLICE_X126Y303       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    51.451 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    51.451    cpu_inst/alu_inst/alu_result_out_reg[13]_i_22_n_0
    SLICE_X126Y304       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    51.527 r  cpu_inst/alu_inst/alu_result_out_reg[13]_i_15/CO[1]
                         net (fo=36, routed)          1.185    52.712    cpu_inst/alu_inst/divu_quotient0[13]
    SLICE_X128Y295       LUT6 (Prop_lut6_I0_O)        0.124    52.836 r  cpu_inst/alu_inst/alu_result_out[12]_i_70/O
                         net (fo=1, routed)           0.000    52.836    cpu_inst/alu_inst/alu_result_out[12]_i_70_n_0
    SLICE_X128Y295       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    53.092 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    53.092    cpu_inst/alu_inst/alu_result_out_reg[12]_i_62_n_0
    SLICE_X128Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.146 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    53.146    cpu_inst/alu_inst/alu_result_out_reg[12]_i_57_n_0
    SLICE_X128Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.200 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    53.200    cpu_inst/alu_inst/alu_result_out_reg[12]_i_52_n_0
    SLICE_X128Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.254 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    53.254    cpu_inst/alu_inst/alu_result_out_reg[12]_i_47_n_0
    SLICE_X128Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.308 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.001    53.309    cpu_inst/alu_inst/alu_result_out_reg[12]_i_42_n_0
    SLICE_X128Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.363 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    53.363    cpu_inst/alu_inst/alu_result_out_reg[12]_i_37_n_0
    SLICE_X128Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.417 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_31/CO[3]
                         net (fo=1, routed)           0.000    53.417    cpu_inst/alu_inst/alu_result_out_reg[12]_i_31_n_0
    SLICE_X128Y302       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    53.471 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.471    cpu_inst/alu_inst/alu_result_out_reg[12]_i_20_n_0
    SLICE_X128Y303       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    53.547 r  cpu_inst/alu_inst/alu_result_out_reg[12]_i_15/CO[1]
                         net (fo=36, routed)          1.342    54.889    cpu_inst/alu_inst/divu_quotient0[12]
    SLICE_X130Y294       LUT6 (Prop_lut6_I0_O)        0.124    55.013 r  cpu_inst/alu_inst/alu_result_out[11]_i_88/O
                         net (fo=1, routed)           0.000    55.013    cpu_inst/alu_inst/alu_result_out[11]_i_88_n_0
    SLICE_X130Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    55.269 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_80/CO[3]
                         net (fo=1, routed)           0.000    55.269    cpu_inst/alu_inst/alu_result_out_reg[11]_i_80_n_0
    SLICE_X130Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.323 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_75/CO[3]
                         net (fo=1, routed)           0.000    55.323    cpu_inst/alu_inst/alu_result_out_reg[11]_i_75_n_0
    SLICE_X130Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.377 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_70/CO[3]
                         net (fo=1, routed)           0.000    55.377    cpu_inst/alu_inst/alu_result_out_reg[11]_i_70_n_0
    SLICE_X130Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.431 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_65/CO[3]
                         net (fo=1, routed)           0.000    55.431    cpu_inst/alu_inst/alu_result_out_reg[11]_i_65_n_0
    SLICE_X130Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.485 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_60/CO[3]
                         net (fo=1, routed)           0.000    55.485    cpu_inst/alu_inst/alu_result_out_reg[11]_i_60_n_0
    SLICE_X130Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.539 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_51/CO[3]
                         net (fo=1, routed)           0.001    55.540    cpu_inst/alu_inst/alu_result_out_reg[11]_i_51_n_0
    SLICE_X130Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.594 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_41/CO[3]
                         net (fo=1, routed)           0.000    55.594    cpu_inst/alu_inst/alu_result_out_reg[11]_i_41_n_0
    SLICE_X130Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    55.648 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.648    cpu_inst/alu_inst/alu_result_out_reg[11]_i_28_n_0
    SLICE_X130Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    55.724 r  cpu_inst/alu_inst/alu_result_out_reg[11]_i_16/CO[1]
                         net (fo=36, routed)          1.415    57.138    cpu_inst/alu_inst/divu_quotient0[11]
    SLICE_X118Y294       LUT6 (Prop_lut6_I0_O)        0.124    57.262 r  cpu_inst/alu_inst/alu_result_out[10]_i_63/O
                         net (fo=1, routed)           0.000    57.262    cpu_inst/alu_inst/alu_result_out[10]_i_63_n_0
    SLICE_X118Y294       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    57.518 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_55/CO[3]
                         net (fo=1, routed)           0.000    57.518    cpu_inst/alu_inst/alu_result_out_reg[10]_i_55_n_0
    SLICE_X118Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.572 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_50/CO[3]
                         net (fo=1, routed)           0.000    57.572    cpu_inst/alu_inst/alu_result_out_reg[10]_i_50_n_0
    SLICE_X118Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.626 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_45/CO[3]
                         net (fo=1, routed)           0.000    57.626    cpu_inst/alu_inst/alu_result_out_reg[10]_i_45_n_0
    SLICE_X118Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.680 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.680    cpu_inst/alu_inst/alu_result_out_reg[10]_i_40_n_0
    SLICE_X118Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.734 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000    57.734    cpu_inst/alu_inst/alu_result_out_reg[10]_i_35_n_0
    SLICE_X118Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.788 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_30/CO[3]
                         net (fo=1, routed)           0.001    57.789    cpu_inst/alu_inst/alu_result_out_reg[10]_i_30_n_0
    SLICE_X118Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.843 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    57.843    cpu_inst/alu_inst/alu_result_out_reg[10]_i_25_n_0
    SLICE_X118Y301       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    57.897 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    57.897    cpu_inst/alu_inst/alu_result_out_reg[10]_i_20_n_0
    SLICE_X118Y302       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    57.973 r  cpu_inst/alu_inst/alu_result_out_reg[10]_i_15/CO[1]
                         net (fo=36, routed)          1.268    59.242    cpu_inst/alu_inst/divu_quotient0[10]
    SLICE_X119Y291       LUT3 (Prop_lut3_I0_O)        0.124    59.366 r  cpu_inst/alu_inst/alu_result_out[9]_i_67/O
                         net (fo=1, routed)           0.000    59.366    cpu_inst/alu_inst/alu_result_out[9]_i_67_n_0
    SLICE_X119Y291       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    59.559 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_61/CO[3]
                         net (fo=1, routed)           0.000    59.559    cpu_inst/alu_inst/alu_result_out_reg[9]_i_61_n_0
    SLICE_X119Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.612 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_56/CO[3]
                         net (fo=1, routed)           0.000    59.612    cpu_inst/alu_inst/alu_result_out_reg[9]_i_56_n_0
    SLICE_X119Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.665 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.665    cpu_inst/alu_inst/alu_result_out_reg[9]_i_51_n_0
    SLICE_X119Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.718 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.718    cpu_inst/alu_inst/alu_result_out_reg[9]_i_46_n_0
    SLICE_X119Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.771 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.771    cpu_inst/alu_inst/alu_result_out_reg[9]_i_41_n_0
    SLICE_X119Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.824 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.824    cpu_inst/alu_inst/alu_result_out_reg[9]_i_36_n_0
    SLICE_X119Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.877 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.877    cpu_inst/alu_inst/alu_result_out_reg[9]_i_31_n_0
    SLICE_X119Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    59.930 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_27/CO[3]
                         net (fo=1, routed)           0.000    59.930    cpu_inst/alu_inst/alu_result_out_reg[9]_i_27_n_0
    SLICE_X119Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    60.007 r  cpu_inst/alu_inst/alu_result_out_reg[9]_i_24/CO[1]
                         net (fo=36, routed)          1.062    61.069    cpu_inst/alu_inst/divu_quotient0[9]
    SLICE_X123Y291       LUT6 (Prop_lut6_I0_O)        0.122    61.191 r  cpu_inst/alu_inst/alu_result_out[8]_i_81/O
                         net (fo=1, routed)           0.000    61.191    cpu_inst/alu_inst/alu_result_out[8]_i_81_n_0
    SLICE_X123Y291       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    61.458 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_74/CO[3]
                         net (fo=1, routed)           0.000    61.458    cpu_inst/alu_inst/alu_result_out_reg[8]_i_74_n_0
    SLICE_X123Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.511 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_69/CO[3]
                         net (fo=1, routed)           0.000    61.511    cpu_inst/alu_inst/alu_result_out_reg[8]_i_69_n_0
    SLICE_X123Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.564 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_64/CO[3]
                         net (fo=1, routed)           0.000    61.564    cpu_inst/alu_inst/alu_result_out_reg[8]_i_64_n_0
    SLICE_X123Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.617 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_59/CO[3]
                         net (fo=1, routed)           0.000    61.617    cpu_inst/alu_inst/alu_result_out_reg[8]_i_59_n_0
    SLICE_X123Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.670 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_54/CO[3]
                         net (fo=1, routed)           0.000    61.670    cpu_inst/alu_inst/alu_result_out_reg[8]_i_54_n_0
    SLICE_X123Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.723 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.723    cpu_inst/alu_inst/alu_result_out_reg[8]_i_49_n_0
    SLICE_X123Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.776 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_44/CO[3]
                         net (fo=1, routed)           0.000    61.776    cpu_inst/alu_inst/alu_result_out_reg[8]_i_44_n_0
    SLICE_X123Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    61.829 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    61.829    cpu_inst/alu_inst/alu_result_out_reg[8]_i_33_n_0
    SLICE_X123Y299       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    61.906 r  cpu_inst/alu_inst/alu_result_out_reg[8]_i_17/CO[1]
                         net (fo=36, routed)          1.269    63.175    cpu_inst/alu_inst/divu_quotient0[8]
    SLICE_X127Y290       LUT6 (Prop_lut6_I0_O)        0.122    63.297 r  cpu_inst/alu_inst/alu_result_out[7]_i_96/O
                         net (fo=1, routed)           0.000    63.297    cpu_inst/alu_inst/alu_result_out[7]_i_96_n_0
    SLICE_X127Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    63.564 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000    63.564    cpu_inst/alu_inst/alu_result_out_reg[7]_i_89_n_0
    SLICE_X127Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.617 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_84/CO[3]
                         net (fo=1, routed)           0.000    63.617    cpu_inst/alu_inst/alu_result_out_reg[7]_i_84_n_0
    SLICE_X127Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.670 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_79/CO[3]
                         net (fo=1, routed)           0.000    63.670    cpu_inst/alu_inst/alu_result_out_reg[7]_i_79_n_0
    SLICE_X127Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.723 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000    63.723    cpu_inst/alu_inst/alu_result_out_reg[7]_i_74_n_0
    SLICE_X127Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.776 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_69/CO[3]
                         net (fo=1, routed)           0.000    63.776    cpu_inst/alu_inst/alu_result_out_reg[7]_i_69_n_0
    SLICE_X127Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.829 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_64/CO[3]
                         net (fo=1, routed)           0.000    63.829    cpu_inst/alu_inst/alu_result_out_reg[7]_i_64_n_0
    SLICE_X127Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.882 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_55/CO[3]
                         net (fo=1, routed)           0.000    63.882    cpu_inst/alu_inst/alu_result_out_reg[7]_i_55_n_0
    SLICE_X127Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    63.935 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000    63.935    cpu_inst/alu_inst/alu_result_out_reg[7]_i_43_n_0
    SLICE_X127Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    64.012 r  cpu_inst/alu_inst/alu_result_out_reg[7]_i_20/CO[1]
                         net (fo=36, routed)          1.485    65.497    cpu_inst/alu_inst/divu_quotient0[7]
    SLICE_X132Y290       LUT6 (Prop_lut6_I0_O)        0.122    65.619 r  cpu_inst/alu_inst/alu_result_out[6]_i_67/O
                         net (fo=1, routed)           0.000    65.619    cpu_inst/alu_inst/alu_result_out[6]_i_67_n_0
    SLICE_X132Y290       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    65.875 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_60/CO[3]
                         net (fo=1, routed)           0.000    65.875    cpu_inst/alu_inst/alu_result_out_reg[6]_i_60_n_0
    SLICE_X132Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.929 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.929    cpu_inst/alu_inst/alu_result_out_reg[6]_i_55_n_0
    SLICE_X132Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    65.983 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.983    cpu_inst/alu_inst/alu_result_out_reg[6]_i_50_n_0
    SLICE_X132Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.037 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.037    cpu_inst/alu_inst/alu_result_out_reg[6]_i_45_n_0
    SLICE_X132Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.091 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.091    cpu_inst/alu_inst/alu_result_out_reg[6]_i_40_n_0
    SLICE_X132Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.145 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    66.145    cpu_inst/alu_inst/alu_result_out_reg[6]_i_33_n_0
    SLICE_X132Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.199 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000    66.199    cpu_inst/alu_inst/alu_result_out_reg[6]_i_27_n_0
    SLICE_X132Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    66.253 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.253    cpu_inst/alu_inst/alu_result_out_reg[6]_i_22_n_0
    SLICE_X132Y298       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    66.329 r  cpu_inst/alu_inst/alu_result_out_reg[6]_i_16/CO[1]
                         net (fo=36, routed)          1.097    67.426    cpu_inst/alu_inst/divu_quotient0[6]
    SLICE_X116Y289       LUT6 (Prop_lut6_I0_O)        0.124    67.550 r  cpu_inst/alu_inst/alu_result_out[5]_i_68/O
                         net (fo=1, routed)           0.000    67.550    cpu_inst/alu_inst/alu_result_out[5]_i_68_n_0
    SLICE_X116Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    67.806 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_61/CO[3]
                         net (fo=1, routed)           0.000    67.806    cpu_inst/alu_inst/alu_result_out_reg[5]_i_61_n_0
    SLICE_X116Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.860 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    67.860    cpu_inst/alu_inst/alu_result_out_reg[5]_i_56_n_0
    SLICE_X116Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.914 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_51/CO[3]
                         net (fo=1, routed)           0.000    67.914    cpu_inst/alu_inst/alu_result_out_reg[5]_i_51_n_0
    SLICE_X116Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    67.968 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_46/CO[3]
                         net (fo=1, routed)           0.000    67.968    cpu_inst/alu_inst/alu_result_out_reg[5]_i_46_n_0
    SLICE_X116Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.022 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_41/CO[3]
                         net (fo=1, routed)           0.000    68.022    cpu_inst/alu_inst/alu_result_out_reg[5]_i_41_n_0
    SLICE_X116Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.076 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_36/CO[3]
                         net (fo=1, routed)           0.000    68.076    cpu_inst/alu_inst/alu_result_out_reg[5]_i_36_n_0
    SLICE_X116Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.130 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_31/CO[3]
                         net (fo=1, routed)           0.000    68.130    cpu_inst/alu_inst/alu_result_out_reg[5]_i_31_n_0
    SLICE_X116Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    68.184 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.184    cpu_inst/alu_inst/alu_result_out_reg[5]_i_28_n_0
    SLICE_X116Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    68.260 r  cpu_inst/alu_inst/alu_result_out_reg[5]_i_24/CO[1]
                         net (fo=36, routed)          1.171    69.431    cpu_inst/alu_inst/divu_quotient0[5]
    SLICE_X122Y289       LUT6 (Prop_lut6_I0_O)        0.124    69.555 r  cpu_inst/alu_inst/alu_result_out[4]_i_61/O
                         net (fo=1, routed)           0.000    69.555    cpu_inst/alu_inst/alu_result_out[4]_i_61_n_0
    SLICE_X122Y289       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    69.811 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_54/CO[3]
                         net (fo=1, routed)           0.000    69.811    cpu_inst/alu_inst/alu_result_out_reg[4]_i_54_n_0
    SLICE_X122Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.865 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_49/CO[3]
                         net (fo=1, routed)           0.000    69.865    cpu_inst/alu_inst/alu_result_out_reg[4]_i_49_n_0
    SLICE_X122Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.919 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_44/CO[3]
                         net (fo=1, routed)           0.000    69.919    cpu_inst/alu_inst/alu_result_out_reg[4]_i_44_n_0
    SLICE_X122Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    69.973 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.973    cpu_inst/alu_inst/alu_result_out_reg[4]_i_39_n_0
    SLICE_X122Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.027 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000    70.027    cpu_inst/alu_inst/alu_result_out_reg[4]_i_34_n_0
    SLICE_X122Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.081 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_29/CO[3]
                         net (fo=1, routed)           0.000    70.081    cpu_inst/alu_inst/alu_result_out_reg[4]_i_29_n_0
    SLICE_X122Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.135 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_24/CO[3]
                         net (fo=1, routed)           0.000    70.135    cpu_inst/alu_inst/alu_result_out_reg[4]_i_24_n_0
    SLICE_X122Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    70.189 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    70.189    cpu_inst/alu_inst/alu_result_out_reg[4]_i_21_n_0
    SLICE_X122Y297       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    70.265 r  cpu_inst/alu_inst/alu_result_out_reg[4]_i_18/CO[1]
                         net (fo=36, routed)          1.198    71.464    cpu_inst/alu_inst/divu_quotient0[4]
    SLICE_X124Y288       LUT6 (Prop_lut6_I0_O)        0.124    71.588 r  cpu_inst/alu_inst/alu_result_out[3]_i_130/O
                         net (fo=1, routed)           0.000    71.588    cpu_inst/alu_inst/alu_result_out[3]_i_130_n_0
    SLICE_X124Y288       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    71.844 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    71.844    cpu_inst/alu_inst/alu_result_out_reg[3]_i_123_n_0
    SLICE_X124Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.898 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    71.898    cpu_inst/alu_inst/alu_result_out_reg[3]_i_118_n_0
    SLICE_X124Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    71.952 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    71.952    cpu_inst/alu_inst/alu_result_out_reg[3]_i_113_n_0
    SLICE_X124Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.006 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_105/CO[3]
                         net (fo=1, routed)           0.000    72.006    cpu_inst/alu_inst/alu_result_out_reg[3]_i_105_n_0
    SLICE_X124Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.060 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    72.060    cpu_inst/alu_inst/alu_result_out_reg[3]_i_92_n_0
    SLICE_X124Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.114 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    72.114    cpu_inst/alu_inst/alu_result_out_reg[3]_i_77_n_0
    SLICE_X124Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.168 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    72.168    cpu_inst/alu_inst/alu_result_out_reg[3]_i_62_n_0
    SLICE_X124Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    72.222 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    72.222    cpu_inst/alu_inst/alu_result_out_reg[3]_i_42_n_0
    SLICE_X124Y296       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    72.298 r  cpu_inst/alu_inst/alu_result_out_reg[3]_i_20/CO[1]
                         net (fo=36, routed)          1.227    73.524    cpu_inst/alu_inst/divu_quotient0[3]
    SLICE_X126Y287       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.378    73.902 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    73.902    cpu_inst/alu_inst/alu_result_out_reg[2]_i_50_n_0
    SLICE_X126Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    73.956 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_45/CO[3]
                         net (fo=1, routed)           0.000    73.956    cpu_inst/alu_inst/alu_result_out_reg[2]_i_45_n_0
    SLICE_X126Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.010 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_40/CO[3]
                         net (fo=1, routed)           0.000    74.010    cpu_inst/alu_inst/alu_result_out_reg[2]_i_40_n_0
    SLICE_X126Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.064 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_35/CO[3]
                         net (fo=1, routed)           0.000    74.064    cpu_inst/alu_inst/alu_result_out_reg[2]_i_35_n_0
    SLICE_X126Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.118 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_30/CO[3]
                         net (fo=1, routed)           0.000    74.118    cpu_inst/alu_inst/alu_result_out_reg[2]_i_30_n_0
    SLICE_X126Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.172 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    74.172    cpu_inst/alu_inst/alu_result_out_reg[2]_i_25_n_0
    SLICE_X126Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.226 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    74.226    cpu_inst/alu_inst/alu_result_out_reg[2]_i_20_n_0
    SLICE_X126Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    74.280 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    74.280    cpu_inst/alu_inst/alu_result_out_reg[2]_i_17_n_0
    SLICE_X126Y295       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    74.356 r  cpu_inst/alu_inst/alu_result_out_reg[2]_i_15/CO[1]
                         net (fo=36, routed)          1.322    75.679    cpu_inst/alu_inst/divu_quotient0[2]
    SLICE_X125Y285       LUT6 (Prop_lut6_I0_O)        0.124    75.803 r  cpu_inst/alu_inst/alu_result_out[1]_i_67/O
                         net (fo=1, routed)           0.000    75.803    cpu_inst/alu_inst/alu_result_out[1]_i_67_n_0
    SLICE_X125Y285       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    76.070 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000    76.070    cpu_inst/alu_inst/alu_result_out_reg[1]_i_60_n_0
    SLICE_X125Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.123 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_55/CO[3]
                         net (fo=1, routed)           0.000    76.123    cpu_inst/alu_inst/alu_result_out_reg[1]_i_55_n_0
    SLICE_X125Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.176 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    76.176    cpu_inst/alu_inst/alu_result_out_reg[1]_i_50_n_0
    SLICE_X125Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.229 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.229    cpu_inst/alu_inst/alu_result_out_reg[1]_i_45_n_0
    SLICE_X125Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.282 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.282    cpu_inst/alu_inst/alu_result_out_reg[1]_i_40_n_0
    SLICE_X125Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.335 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.335    cpu_inst/alu_inst/alu_result_out_reg[1]_i_35_n_0
    SLICE_X125Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.388 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000    76.388    cpu_inst/alu_inst/alu_result_out_reg[1]_i_24_n_0
    SLICE_X125Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    76.441 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    76.441    cpu_inst/alu_inst/alu_result_out_reg[1]_i_17_n_0
    SLICE_X125Y293       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    76.518 r  cpu_inst/alu_inst/alu_result_out_reg[1]_i_13/CO[1]
                         net (fo=36, routed)          1.357    77.875    cpu_inst/alu_inst/divu_quotient0[1]
    SLICE_X129Y286       LUT6 (Prop_lut6_I0_O)        0.122    77.997 r  cpu_inst/alu_inst/alu_result_out[0]_i_144/O
                         net (fo=1, routed)           0.354    78.351    cpu_inst/alu_inst/alu_result_out[0]_i_144_n_0
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    78.640 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.000    78.640    cpu_inst/alu_inst/alu_result_out_reg[0]_i_136_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.694 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_131/CO[3]
                         net (fo=1, routed)           0.000    78.694    cpu_inst/alu_inst/alu_result_out_reg[0]_i_131_n_0
    SLICE_X128Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.748 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_126/CO[3]
                         net (fo=1, routed)           0.000    78.748    cpu_inst/alu_inst/alu_result_out_reg[0]_i_126_n_0
    SLICE_X128Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.802 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_121/CO[3]
                         net (fo=1, routed)           0.000    78.802    cpu_inst/alu_inst/alu_result_out_reg[0]_i_121_n_0
    SLICE_X128Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.856 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_100/CO[3]
                         net (fo=1, routed)           0.000    78.856    cpu_inst/alu_inst/alu_result_out_reg[0]_i_100_n_0
    SLICE_X128Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.910 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000    78.910    cpu_inst/alu_inst/alu_result_out_reg[0]_i_79_n_0
    SLICE_X128Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    78.964 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_57/CO[3]
                         net (fo=1, routed)           0.000    78.964    cpu_inst/alu_inst/alu_result_out_reg[0]_i_57_n_0
    SLICE_X128Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    79.018 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000    79.018    cpu_inst/alu_inst/alu_result_out_reg[0]_i_38_n_0
    SLICE_X128Y294       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133    79.151 r  cpu_inst/alu_inst/alu_result_out_reg[0]_i_35/CO[0]
                         net (fo=1, routed)           0.658    79.810    cpu_inst/id_ex_pipeline_reg_inst/divu_quotient0[0]
    SLICE_X127Y286       LUT6 (Prop_lut6_I4_O)        0.128    79.938 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22/O
                         net (fo=1, routed)           0.827    80.764    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_22_n_0
    SLICE_X115Y278       LUT6 (Prop_lut6_I4_O)        0.043    80.807 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7/O
                         net (fo=1, routed)           0.449    81.257    cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_7_n_0
    SLICE_X116Y278       LUT6 (Prop_lut6_I5_O)        0.043    81.300 r  cpu_inst/id_ex_pipeline_reg_inst/alu_result_out[0]_i_1/O
                         net (fo=25, routed)          3.243    84.543    cpu_inst/ex_mem_pipeline_reg_inst/ALU_OUT_EX[0]
    SLICE_X116Y230       FDRE                                         r  cpu_inst/ex_mem_pipeline_reg_inst/alu_result_out_reg[0]_rep__7/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y324        FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]/C
    SLICE_X73Y324        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[0]/Q
                         net (fo=1, routed)           0.052     0.143    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[0]
    SLICE_X73Y324        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y323        FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]/C
    SLICE_X75Y323        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]/Q
                         net (fo=1, routed)           0.052     0.143    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[2]
    SLICE_X75Y323        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.146ns  (logic 0.091ns (62.176%)  route 0.055ns (37.824%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y330        FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C
    SLICE_X80Y330        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_890/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     0.146    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_890[9]
    SLICE_X81Y330        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.153ns  (logic 0.091ns (59.506%)  route 0.062ns (40.494%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y332        FDRE                         0.000     0.000 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[8]/C
    SLICE_X86Y332        FDRE (Prop_fdre_C_Q)         0.091     0.091 r  u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[8]/Q
                         net (fo=2, routed)           0.062     0.153    u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_tcConfig[5120]_7[8]
    SLICE_X87Y332        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_5_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.154ns  (logic 0.091ns (58.943%)  route 0.063ns (41.057%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y343        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
    SLICE_X93Y343        FDCE (Prop_fdce_C_Q)         0.091     0.091 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.063     0.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X93Y343        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/ex_mem_pipeline_reg_inst/pc_out_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cpu_inst/mem_wb_pipeline_reg_inst/pc_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y281       FDRE                         0.000     0.000 r  cpu_inst/ex_mem_pipeline_reg_inst/pc_out_reg[13]/C
    SLICE_X103Y281       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  cpu_inst/ex_mem_pipeline_reg_inst/pc_out_reg[13]/Q
                         net (fo=1, routed)           0.055     0.155    cpu_inst/mem_wb_pipeline_reg_inst/pc_out_reg[13]_0
    SLICE_X103Y281       FDRE                                         r  cpu_inst/mem_wb_pipeline_reg_inst/pc_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y339       FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/C
    SLICE_X105Y339       FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[0]/Q
                         net (fo=1, routed)           0.055     0.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[0]
    SLICE_X105Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y341        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C
    SLICE_X95Y341        FDRE (Prop_fdre_C_Q)         0.100     0.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/Q
                         net (fo=1, routed)           0.055     0.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1[0]
    SLICE_X95Y341        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
    SLICE_X99Y334        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X99Y334        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
    SLICE_X99Y334        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     0.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X99Y334        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           265 Endpoints
Min Delay           265 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.129ns (2.517%)  route 4.996ns (97.483%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.810     3.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y332       LUT5 (Prop_lut5_I4_O)        0.043     3.853 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.478     4.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X110Y337       LUT4 (Prop_lut4_I1_O)        0.043     4.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X110Y337       LUT5 (Prop_lut5_I4_O)        0.043     4.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.465     5.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X112Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.207     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X112Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.129ns (2.517%)  route 4.996ns (97.483%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.810     3.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y332       LUT5 (Prop_lut5_I4_O)        0.043     3.853 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.478     4.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X110Y337       LUT4 (Prop_lut4_I1_O)        0.043     4.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X110Y337       LUT5 (Prop_lut5_I4_O)        0.043     4.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.465     5.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X112Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.207     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X112Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.129ns (2.517%)  route 4.996ns (97.483%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.810     3.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y332       LUT5 (Prop_lut5_I4_O)        0.043     3.853 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.478     4.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X110Y337       LUT4 (Prop_lut4_I1_O)        0.043     4.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X110Y337       LUT5 (Prop_lut5_I4_O)        0.043     4.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.465     5.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X112Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.207     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X112Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.129ns (2.517%)  route 4.996ns (97.483%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.810     3.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y332       LUT5 (Prop_lut5_I4_O)        0.043     3.853 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.478     4.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X110Y337       LUT4 (Prop_lut4_I1_O)        0.043     4.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X110Y337       LUT5 (Prop_lut5_I4_O)        0.043     4.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.465     5.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X112Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.207     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X112Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.129ns (2.517%)  route 4.996ns (97.483%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.810     3.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y332       LUT5 (Prop_lut5_I4_O)        0.043     3.853 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.478     4.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X110Y337       LUT4 (Prop_lut4_I1_O)        0.043     4.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X110Y337       LUT5 (Prop_lut5_I4_O)        0.043     4.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.465     5.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X112Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.207     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X112Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.125ns  (logic 0.129ns (2.517%)  route 4.996ns (97.483%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          3.810     3.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X110Y332       LUT5 (Prop_lut5_I4_O)        0.043     3.853 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.478     4.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X110Y337       LUT4 (Prop_lut4_I1_O)        0.043     4.373 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.244     4.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X110Y337       LUT5 (Prop_lut5_I4_O)        0.043     4.661 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.465     5.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X112Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.207     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X112Y339       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 0.043ns (0.852%)  route 5.007ns (99.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.171     4.171    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X116Y332       LUT5 (Prop_lut5_I4_O)        0.043     4.214 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.836     5.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X113Y330       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.201     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y330       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[29]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 0.043ns (0.852%)  route 5.007ns (99.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.171     4.171    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X116Y332       LUT5 (Prop_lut5_I4_O)        0.043     4.214 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.836     5.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X113Y330       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.201     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y330       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 0.043ns (0.852%)  route 5.007ns (99.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.171     4.171    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X116Y332       LUT5 (Prop_lut5_I4_O)        0.043     4.214 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.836     5.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X113Y330       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.201     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y330       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 0.043ns (0.852%)  route 5.007ns (99.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          4.171     4.171    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X116Y332       LUT5 (Prop_lut5_I4_O)        0.043     4.214 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1/O
                         net (fo=32, routed)          0.836     5.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0
    SLICE_X113Y330       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.255     1.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     1.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.201     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X113Y330       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.296%)  route 0.056ns (35.704%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X99Y334        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.056     0.156    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X98Y334        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.834     1.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X98Y334        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.107ns (52.893%)  route 0.095ns (47.107%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y333        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X96Y333        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.095     0.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X96Y334        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.841     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X96Y334        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.529%)  route 0.106ns (51.471%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y345        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X90Y345        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.106     0.206    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X89Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.854     1.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X89Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.210ns  (logic 0.107ns (50.916%)  route 0.103ns (49.084%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y344        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X92Y344        FDCE (Prop_fdce_C_Q)         0.107     0.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.103     0.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X91Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X91Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.222%)  route 0.096ns (44.778%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y333        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X96Y333        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.096     0.214    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X96Y334        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.841     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X96Y334        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.297%)  route 0.137ns (53.703%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y344        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X92Y344        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.137     0.255    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X91Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X91Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.961%)  route 0.139ns (54.039%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y333        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X96Y333        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.139     0.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X96Y334        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.841     1.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X96Y334        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.143%)  route 0.191ns (61.857%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y344        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X92Y344        FDCE (Prop_fdce_C_Q)         0.118     0.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.191     0.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X91Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     1.779    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X91Y345        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.000ns (0.000%)  route 1.322ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.322     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X106Y332       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X106Y332       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.000ns (0.000%)  route 1.322ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          1.322     1.322    dbg_hub/inst/BSCANID.u_xsdbm_id/RESET
    SLICE_X106Y332       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.898     0.898    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.825     1.753    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X106Y332       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C





