Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Sep 17 19:38:23 2021
| Host         : CAMILO-LAPTOP-LX running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file main_control_sets.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    58 |
| Unused register locations in slices containing registers |   115 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      4 |           11 |
|      5 |            3 |
|      6 |            1 |
|      7 |            1 |
|      8 |            6 |
|    16+ |           34 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              84 |           48 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |             262 |          111 |
| Yes          | No                    | No                     |            1035 |          358 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             340 |          105 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                     Enable Signal                                    |                              Set/Reset Signal                             | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|  sys_clk     | main_basesoc_serial_tx_rs232phytx_next_value_ce1                                     | cpu_reset_IBUF                                                            |                1 |              1 |
|  sys_clk     | VexRiscv/_zz_iBus_rsp_valid                                                          | VexRiscv/dataCache_1/reset0                                               |                2 |              3 |
|  sys_clk     |                                                                                      | VexRiscv/IBusCachedPlugin_cache/SR[0]                                     |                2 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_LED_REG_storage[3]_i_4_0[0]                     | cpu_reset_IBUF                                                            |                1 |              4 |
|  sys_clk     | main_basesoc_tx_tick                                                                 | main_basesoc_tx_phase[31]_i_1_n_0                                         |                1 |              4 |
|  sys_clk     | main_basesoc_rx_tick                                                                 | p_10_in                                                                   |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_state_reg_3                                  | cpu_reset_IBUF                                                            |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1/decode_to_execute_CSR_WRITE_OPCODE_reg[0]                       | VexRiscv/dataCache_1/reset0                                               |                2 |              4 |
|  sys_clk     | VexRiscv/dataCache_1/when_CsrPlugin_l909_1                                           | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[23]_0   |                1 |              4 |
|  sys_clk     | main_basesoc_uart_tx_fifo_syncfifo_re                                                | cpu_reset_IBUF                                                            |                1 |              4 |
|  sys_clk     | main_basesoc_uart_rx_fifo_wrport_we__0                                               | cpu_reset_IBUF                                                            |                1 |              4 |
|  sys_clk     | main_basesoc_uart_rx_fifo_syncfifo_re                                                | cpu_reset_IBUF                                                            |                2 |              4 |
|  sys_clk     | gpio/sw_reg[3]_i_1_n_0                                                               |                                                                           |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_basesoc_uart_tx_fifo_readable_reg[0]            | cpu_reset_IBUF                                                            |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1019                                 |                                                                           |                3 |              5 |
|  sys_clk     | main_basesoc_uart_rx_fifo_level0[4]_i_1_n_0                                          | cpu_reset_IBUF                                                            |                2 |              5 |
|  sys_clk     |                                                                                      | VexRiscv/dataCache_1/SR[0]                                                |                3 |              6 |
|  sys_clk     | main_basesoc_tx_data1_in0                                                            |                                                                           |                1 |              7 |
|  sys_clk     | main_basesoc_rx_data_rs232phyrx_next_value_ce1                                       |                                                                           |                2 |              8 |
|  sys_clk     |                                                                                      | VexRiscv/IBusCachedPlugin_cache/builder_state_reg_1[0]                    |                4 |              8 |
|  sys_clk     | main_basesoc_uart_rx_fifo_syncfifo_re                                                |                                                                           |                2 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                           | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351                |                3 |              8 |
|  sys_clk     | main_basesoc_uart_tx_fifo_syncfifo_re                                                |                                                                           |                2 |              8 |
|  sys_clk     | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_2_n_0                               | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                    |                3 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_state_reg_3                                  |                                                                           |                2 |             16 |
|  sys_clk     | main_basesoc_uart_rx_fifo_wrport_we__0                                               |                                                                           |                2 |             16 |
|  sys_clk     | sel                                                                                  | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rValid_reg |                5 |             20 |
|  sys_clk     |                                                                                      | VexRiscv/dataCache_1/reset0                                               |               11 |             22 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                       |                                                                           |                9 |             27 |
|  sys_clk     |                                                                                      | p_10_in                                                                   |                7 |             27 |
|  sys_clk     |                                                                                      | main_basesoc_tx_phase[31]_i_1_n_0                                         |                7 |             27 |
|  sys_clk     | VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress[30]_i_1_n_0                       |                                                                           |                9 |             30 |
|  sys_clk     | VexRiscv/dataCache_1/execute_CsrPlugin_csr_773_reg[0]                                |                                                                           |                7 |             30 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                  | VexRiscv/IBusCachedPlugin_cache/main_basesoc_reset_storage_reg[1]         |               16 |             30 |
|  sys_clk     | VexRiscv/dataCache_1/E[0]                                                            |                                                                           |                8 |             30 |
|  sys_clk     | VexRiscv/memory_DivPlugin_div_result                                                 |                                                                           |                8 |             32 |
|  sys_clk     | main_basesoc_timer_update_value_re                                                   | cpu_reset_IBUF                                                            |                6 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[0]                                                 | cpu_reset_IBUF                                                            |                8 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_basesoc_timer_pending_re_i_3_0[0]               | cpu_reset_IBUF                                                            |               12 |             32 |
|  sys_clk     |                                                                                      | VexRiscv/IBusCachedPlugin_cache/builder_count_reg_12_sn_1                 |               17 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr |                                                                           |               21 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/execute_CsrPlugin_csr_3008_reg[0]                               | VexRiscv/dataCache_1/reset0                                               |               10 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/memory_DivPlugin_div_done_reg_0[0]                              |                                                                           |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/execute_arbitration_isValid_reg_1[0]                            |                                                                           |               17 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_basesoc_reset_storage[1]_i_2_0[0]               | cpu_reset_IBUF                                                            |               11 |             32 |
|  sys_clk     | main_basesoc_bus_errors                                                              | cpu_reset_IBUF                                                            |                8 |             32 |
|  sys_clk     |                                                                                      | VexRiscv/IBusCachedPlugin_cache/builder_state_reg_2[0]                    |               13 |             32 |
|  sys_clk     |                                                                                      | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]_0[0]           |               13 |             32 |
|  sys_clk     | VexRiscv/memory_DivPlugin_rs1[31]                                                    | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear               |                5 |             32 |
|  sys_clk     | VexRiscv/CsrPlugin_hadException                                                      |                                                                           |                7 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_reg_0                          |                                                                           |               18 |             64 |
|  sys_clk     | VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_ready                                        |                                                                           |               24 |             70 |
|  sys_clk     | VexRiscv/dataCache_1_io_mem_cmd_ready                                                |                                                                           |               19 |             70 |
|  sys_clk     |                                                                                      | cpu_reset_IBUF                                                            |               37 |             76 |
|  sys_clk     |                                                                                      |                                                                           |               48 |             84 |
|  sys_clk     | VexRiscv/dataCache_1/when_CsrPlugin_l909_3                                           |                                                                           |               54 |            140 |
|  sys_clk     | VexRiscv/dataCache_1/when_CsrPlugin_l909_1                                           |                                                                           |               69 |            158 |
|  sys_clk     | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                          |                                                                           |               69 |            216 |
+--------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+


