; Top Design: "4460_Project2_lib:1D_Schematic:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="4460_Project2_lib:1D_Schematic:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
V_Source:SRC3  Vin1 0 Type="V_DC" Vdc=3.3 V SaveCurrent=1 
IBIS:IBIS1 VinPRBS VoutDriver N__3 Vin2 Vin2 0  IbisFile="C:\Users\hparameswaran6\OneDrive - Georgia Institute of Technology\Classes\6th Semester\ECE 4460\Project 2\4460-Project-2\ADS Files\4460_Project_2_ADS\MC100EP17DT_33.IBS" ComponentName="MC100EP17DT_33" PinName="13" InvPinName="12" ModelName="Z630798_OUT15" SetAllData=yes DataTypeSelector=1 UsePkg=yes RpkgType=1 LpkgType=1 CpkgType=1 DiffTimeDelayType=1 CcompType=1 TTgndType=1 TTpowerType=1 RgndType=1 RpowerType=1 RacType=1 CacType=1 PuDataType=1 PdDataType=1 PcDataType=1 GcDataType=1 WaveformType=1 RampType=1 IgnoreWaveforms=no VinhType=1 VinlType=1 OffDelayType=1 DisableRampWaveformSolution=yes InterpMode="linear" CcompPuRatio=0.0 CcompPdRatio=0.0 CcompPcRatio=0.0 CcompGcRatio=0.0
#uselib "ckt" , "VtLFSR_DT"
VtLFSR_DT:SRC2  VinPRBS 0 Vlow=0 V Vhigh=3.3 V Rate=500 MHz Delay=0 nsec Taps=bin("10000000000000100") Seed=bin("10101010101010101") Rout=1 Ohm 
R:R2  N__3 N__5 R=50 Ohm Noise=yes 
TLIN4:TL718  VoutDriver Vin2 Vout Vin1 Z=50.0 Ohm E=130 F=500 MHz 
R:R1  Vout 0 R=50 Ohm Noise=yes 
TLIN4:TL719  Vin2 0 Vin1 0 Z=0.41 Ohm E=195.2 F=500 MHz 
Tran:Tran1 StartTime=0.0 nsec StopTime=200 nsec MaxTimeStep=1.0 psec LimitStepForTL=yes TimeStepControl=2 TruncTol=7.0 ChargeTol=1.0e-14 IntegMethod=0 MaxGearOrder=2 \
Mu=0.5 MaxOrder=4 Freq[1]=1.0 GHz Order[1]=3 HB_Window=no \
HB_Sol=no ImpApprox=no ShortTL_Delay=1.0 psec ImpMode=1 UseInitCond=no \
LoadGminDC=no CheckKCL=yes CheckOnlyDeltaV=yes OverloadAlert=no DeviceBypass=no \
MaxIters=10 MaxItersDC=200 DevOpPtLevel=0 StatusLevel=2 OutputAllPoints=yes \
NoiseScale=1 ImpEnforcePassivity=yes \
OutputPlan="Tran1_Output" 

OutputPlan:Tran1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"


__debug_ImpLFEOff=0 
