$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 8 # A [7:0] $end
  $var wire 12 $ S [11:0] $end
  $scope module singextend_wrap $end
   $var wire 32 ) DATA_W [31:0] $end
   $var wire 32 * EXT_W [31:0] $end
   $var wire 8 % A [7:0] $end
   $var wire 12 & S [11:0] $end
   $scope module signext $end
    $var wire 32 ) DATA_W [31:0] $end
    $var wire 32 * EXT_W [31:0] $end
    $var wire 8 ' A [7:0] $end
    $var wire 12 ( S [11:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b10001111 #
b111110001111 $
b10001111 %
b111110001111 &
b10001111 '
b111110001111 (
b00000000000000000000000000001000 )
b00000000000000000000000000000100 *
#2000
b11111101 #
b111111111101 $
b11111101 %
b111111111101 &
b11111101 '
b111111111101 (
#4000
b00100011 #
b000000100011 $
b00100011 %
b000000100011 &
b00100011 '
b000000100011 (
#6000
b00111001 #
b000000111001 $
b00111001 %
b000000111001 &
b00111001 '
b000000111001 (
#8000
#10000
b00100000 #
b000000100000 $
b00100000 %
b000000100000 &
b00100000 '
b000000100000 (
#12000
b10101101 #
b111110101101 $
b10101101 %
b111110101101 &
b10101101 '
b111110101101 (
#14000
b00011001 #
b000000011001 $
b00011001 %
b000000011001 &
b00011001 '
b000000011001 (
#16000
b01000100 #
b000001000100 $
b01000100 %
b000001000100 &
b01000100 '
b000001000100 (
#18000
b11001000 #
b111111001000 $
b11001000 %
b111111001000 &
b11001000 '
b111111001000 (
#20000
#20001
