

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            solution1
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 24 11:11:21 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           59
LUT:            218
FF:              67
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    2.064
CP achieved post-implementation:    2.371
Timing met
