{"children":[{"children":[{"data":[74,62,1,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 192 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"192b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"32b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 12 due to a loop initiation interval of 12.","type":"text"}],"text":"1 register of width 32 bits and depth 1","type":"text"},{"details":[{"text":" Depth was increased by a factor of 12 due to a loop initiation interval of 12.","type":"text"}],"text":"1 register of width 33 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (if_loop_3.cpp:22)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 12 due to a loop initiation interval of 12.","type":"text"}],"text":"1 register of width 32 bits and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'sum' (if_loop_3.cpp:24)","type":"resource"},{"children":[{"count":2,"data":[246,899,0,0,13],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[246,899,0,0,13],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[1,34,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"27"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"27"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"27"}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"27"}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"27"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"27"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"27"}]],"name":"4-bit Select","type":"resource"}],"data":[106,37,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":27}]],"name":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp:27","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"21"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":21}]],"name":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp:21","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"24"}]],"name":"State","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"24"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"24"}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"24"}]],"name":"FFwd Destination","type":"resource"}],"data":[71,32,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":24}]],"name":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp:24","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"28"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":2,"data":[52,82,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"28"}]],"name":"Load","type":"resource"}],"data":[84,82,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":28}]],"name":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp:28","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"30"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":30}]],"name":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp:30","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[702,188,4,7,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"32"}]],"name":"32-bit Signed Integer Divide","type":"resource"}],"data":[702,188,4,7,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":32}]],"name":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp:32","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":"36"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp","line":36}]],"name":"/home/dirren/IntelHLS/Cleaned/if_loop_3_best/if_loop_3.cpp:36","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1343,1412,5,7,13],"debug":[[{"filename":"if_loop_3.cpp","line":22}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"if_loop_3","total_kernel_resources":[1343,1412,5,7,13],"total_percent":[1.32349,0.997759,0.439437,0.851789,3.64583],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[1343,1412,5,7,13],"debug_enabled":"true","max_resources":[160660,321320,587,192,8033],"name":"System","total":[1343,1412,5,7,13],"total_percent":[1.32349,0.997759,0.439437,0.851789,3.64583],"type":"module"}