<session jtag_chain="USB-Blaster [2-6]" jtag_device="@1: EP2C8 (0x020B20DD)" sof_file="mc68k_probe.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="101"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="32"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="4088"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2013/09/21 19:03:07  #0">
      <clock name="SysClock:mySysClock|c0" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="MemChecker:mymemchecker|currentstate.PAUSE" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.READ1" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.VGAREAD" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.VGAWRITE" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.WAITING" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.WAITSPIR" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.WAITSPIW" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.WRITE1" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_ack" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[0]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[1]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[2]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[3]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[4]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[5]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[6]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[7]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_req" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.idle" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.read1" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.read2" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.read3" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.write1" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.write2" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.write3" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.writeb" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|out_mem_readEnable" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|out_mem_writeEnable" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[0]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[10]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[11]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[12]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[13]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[14]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[15]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[16]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[17]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[18]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[19]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[1]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[20]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[21]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[22]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[23]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[24]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[25]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[26]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[27]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[28]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[29]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[2]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[30]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[31]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[3]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[4]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[5]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[6]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[7]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[8]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[9]" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|busstate[0]" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|busstate[1]" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|state.readhigh" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|state.readlow" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|state.waiting" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|state.writehigh" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|state.writelow" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_bEnable" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_hEnable" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_readEnable" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_writeEnable" tap_mode="classic"/>
          <wire name="mystate.bootrom" tap_mode="classic"/>
          <wire name="mystate.delay1" tap_mode="classic"/>
          <wire name="mystate.delay2" tap_mode="classic"/>
          <wire name="mystate.delay3" tap_mode="classic"/>
          <wire name="mystate.delay4" tap_mode="classic"/>
          <wire name="mystate.fast2" tap_mode="classic"/>
          <wire name="mystate.fast3" tap_mode="classic"/>
          <wire name="mystate.fast_access" tap_mode="classic"/>
          <wire name="mystate.init" tap_mode="classic"/>
          <wire name="mystate.main" tap_mode="classic"/>
          <wire name="mystate.peripheral_access" tap_mode="classic"/>
          <wire name="mystate.readS0" tap_mode="classic"/>
          <wire name="mystate.readS1" tap_mode="classic"/>
          <wire name="mystate.readS2" tap_mode="classic"/>
          <wire name="mystate.readS3" tap_mode="classic"/>
          <wire name="mystate.readS4" tap_mode="classic"/>
          <wire name="mystate.readS5" tap_mode="classic"/>
          <wire name="mystate.readS6" tap_mode="classic"/>
          <wire name="mystate.readS7" tap_mode="classic"/>
          <wire name="mystate.reset" tap_mode="classic"/>
          <wire name="mystate.state1" tap_mode="classic"/>
          <wire name="mystate.state2" tap_mode="classic"/>
          <wire name="mystate.writeS0" tap_mode="classic"/>
          <wire name="mystate.writeS1" tap_mode="classic"/>
          <wire name="mystate.writeS2" tap_mode="classic"/>
          <wire name="mystate.writeS3" tap_mode="classic"/>
          <wire name="mystate.writeS4" tap_mode="classic"/>
          <wire name="mystate.writeS5" tap_mode="classic"/>
          <wire name="mystate.writeS6" tap_mode="classic"/>
          <wire name="mystate.writeS7" tap_mode="classic"/>
          <wire name="mystate.writeS8" tap_mode="classic"/>
          <wire name="reset_a" tap_mode="classic"/>
          <wire name="reset_b" tap_mode="classic"/>
          <wire name="sampled_reset" tap_mode="classic"/>
          <wire name="sampled_reset_s" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="MemChecker:mymemchecker|currentstate.PAUSE" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.READ1" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.VGAREAD" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.VGAWRITE" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.WAITING" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.WAITSPIR" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.WAITSPIW" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.WRITE1" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_ack" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[0]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[1]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[2]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[3]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[4]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[5]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[6]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[7]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_req" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.idle" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.read1" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.read2" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.read3" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.write1" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.write2" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.write3" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.writeb" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|out_mem_readEnable" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|out_mem_writeEnable" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[0]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[10]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[11]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[12]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[13]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[14]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[15]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[16]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[17]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[18]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[19]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[1]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[20]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[21]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[22]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[23]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[24]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[25]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[26]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[27]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[28]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[29]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[2]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[30]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[31]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[3]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[4]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[5]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[6]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[7]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[8]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[9]" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|busstate[0]" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|busstate[1]" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|state.readhigh" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|state.readlow" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|state.waiting" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|state.writehigh" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|state.writelow" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_bEnable" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_hEnable" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_readEnable" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_writeEnable" tap_mode="classic"/>
          <wire name="mystate.bootrom" tap_mode="classic"/>
          <wire name="mystate.delay1" tap_mode="classic"/>
          <wire name="mystate.delay2" tap_mode="classic"/>
          <wire name="mystate.delay3" tap_mode="classic"/>
          <wire name="mystate.delay4" tap_mode="classic"/>
          <wire name="mystate.fast2" tap_mode="classic"/>
          <wire name="mystate.fast3" tap_mode="classic"/>
          <wire name="mystate.fast_access" tap_mode="classic"/>
          <wire name="mystate.init" tap_mode="classic"/>
          <wire name="mystate.main" tap_mode="classic"/>
          <wire name="mystate.peripheral_access" tap_mode="classic"/>
          <wire name="mystate.readS0" tap_mode="classic"/>
          <wire name="mystate.readS1" tap_mode="classic"/>
          <wire name="mystate.readS2" tap_mode="classic"/>
          <wire name="mystate.readS3" tap_mode="classic"/>
          <wire name="mystate.readS4" tap_mode="classic"/>
          <wire name="mystate.readS5" tap_mode="classic"/>
          <wire name="mystate.readS6" tap_mode="classic"/>
          <wire name="mystate.readS7" tap_mode="classic"/>
          <wire name="mystate.reset" tap_mode="classic"/>
          <wire name="mystate.state1" tap_mode="classic"/>
          <wire name="mystate.state2" tap_mode="classic"/>
          <wire name="mystate.writeS0" tap_mode="classic"/>
          <wire name="mystate.writeS1" tap_mode="classic"/>
          <wire name="mystate.writeS2" tap_mode="classic"/>
          <wire name="mystate.writeS3" tap_mode="classic"/>
          <wire name="mystate.writeS4" tap_mode="classic"/>
          <wire name="mystate.writeS5" tap_mode="classic"/>
          <wire name="mystate.writeS6" tap_mode="classic"/>
          <wire name="mystate.writeS7" tap_mode="classic"/>
          <wire name="mystate.writeS8" tap_mode="classic"/>
          <wire name="reset_a" tap_mode="classic"/>
          <wire name="reset_b" tap_mode="classic"/>
          <wire name="sampled_reset" tap_mode="classic"/>
          <wire name="sampled_reset_s" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="MemChecker:mymemchecker|currentstate.PAUSE" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.READ1" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.VGAREAD" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.VGAWRITE" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.WAITING" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.WAITSPIR" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.WAITSPIW" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|currentstate.WRITE1" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_ack" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[0]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[1]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[2]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[3]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[4]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[5]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[6]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_out[7]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|debug_req" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.idle" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.read1" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.read2" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.read3" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.write1" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.write2" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.write3" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|sdram_state.writeb" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|out_mem_readEnable" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|out_mem_writeEnable" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[0]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[10]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[11]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[12]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[13]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[14]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[15]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[16]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[17]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[18]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[19]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[1]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[20]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[21]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[22]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[23]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[24]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[25]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[26]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[27]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[28]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[29]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[2]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[30]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[31]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[3]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[4]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[5]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[6]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[7]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[8]" tap_mode="classic"/>
          <wire name="MemChecker:mymemchecker|zpu_core:zpu|pc[9]" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|busstate[0]" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|busstate[1]" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|state.readhigh" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|state.readlow" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|state.waiting" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|state.writehigh" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|state.writelow" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_bEnable" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_hEnable" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_readEnable" tap_mode="classic"/>
          <wire name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_writeEnable" tap_mode="classic"/>
          <wire name="mystate.bootrom" tap_mode="classic"/>
          <wire name="mystate.delay1" tap_mode="classic"/>
          <wire name="mystate.delay2" tap_mode="classic"/>
          <wire name="mystate.delay3" tap_mode="classic"/>
          <wire name="mystate.delay4" tap_mode="classic"/>
          <wire name="mystate.fast2" tap_mode="classic"/>
          <wire name="mystate.fast3" tap_mode="classic"/>
          <wire name="mystate.fast_access" tap_mode="classic"/>
          <wire name="mystate.init" tap_mode="classic"/>
          <wire name="mystate.main" tap_mode="classic"/>
          <wire name="mystate.peripheral_access" tap_mode="classic"/>
          <wire name="mystate.readS0" tap_mode="classic"/>
          <wire name="mystate.readS1" tap_mode="classic"/>
          <wire name="mystate.readS2" tap_mode="classic"/>
          <wire name="mystate.readS3" tap_mode="classic"/>
          <wire name="mystate.readS4" tap_mode="classic"/>
          <wire name="mystate.readS5" tap_mode="classic"/>
          <wire name="mystate.readS6" tap_mode="classic"/>
          <wire name="mystate.readS7" tap_mode="classic"/>
          <wire name="mystate.reset" tap_mode="classic"/>
          <wire name="mystate.state1" tap_mode="classic"/>
          <wire name="mystate.state2" tap_mode="classic"/>
          <wire name="mystate.writeS0" tap_mode="classic"/>
          <wire name="mystate.writeS1" tap_mode="classic"/>
          <wire name="mystate.writeS2" tap_mode="classic"/>
          <wire name="mystate.writeS3" tap_mode="classic"/>
          <wire name="mystate.writeS4" tap_mode="classic"/>
          <wire name="mystate.writeS5" tap_mode="classic"/>
          <wire name="mystate.writeS6" tap_mode="classic"/>
          <wire name="mystate.writeS7" tap_mode="classic"/>
          <wire name="mystate.writeS8" tap_mode="classic"/>
          <wire name="reset_a" tap_mode="classic"/>
          <wire name="reset_b" tap_mode="classic"/>
          <wire name="sampled_reset" tap_mode="classic"/>
          <wire name="sampled_reset_s" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="102" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="reset_a" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" trigger_index="102"/>
          <node is_signal_inverted="no" link="all" mnemonics="state_table" name="ZPU_Bridge:myTG68|state" order="lsb_to_msb" state="collapse" type="state machine">
            <node data_index="62" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|state.readhigh" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" trigger_index="62"/>
            <node data_index="63" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|state.readlow" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" trigger_index="63"/>
            <node data_index="64" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|state.waiting" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" trigger_index="64"/>
            <node data_index="65" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|state.writehigh" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" trigger_index="65"/>
            <node data_index="66" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|state.writelow" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" trigger_index="66"/>
          </node>
          <node data_index="67" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_bEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" trigger_index="67"/>
          <node data_index="68" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_hEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" trigger_index="68"/>
          <node data_index="69" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_readEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" trigger_index="69"/>
          <node data_index="70" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_writeEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" trigger_index="70"/>
          <node is_signal_inverted="no" link="all" name="ZPU_Bridge:myTG68|busstate" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <node data_index="61" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|busstate[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" trigger_index="61"/>
            <node data_index="60" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|busstate[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" trigger_index="60"/>
          </node>
          <node data_index="17" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_req" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" trigger_index="17"/>
          <node data_index="8" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_ack" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" trigger_index="8"/>
          <node is_signal_inverted="no" link="all" name="MemChecker:mymemchecker|debug_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <node data_index="16" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" trigger_index="16"/>
            <node data_index="15" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" trigger_index="15"/>
            <node data_index="14" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" trigger_index="14"/>
            <node data_index="13" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" trigger_index="13"/>
            <node data_index="12" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" trigger_index="12"/>
            <node data_index="11" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" trigger_index="11"/>
            <node data_index="10" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" trigger_index="10"/>
            <node data_index="9" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" trigger_index="9"/>
          </node>
          <node is_signal_inverted="no" link="all" name="MemChecker:mymemchecker|zpu_core:zpu|pc" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <node data_index="52" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" trigger_index="52"/>
            <node data_index="51" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" trigger_index="51"/>
            <node data_index="49" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" trigger_index="49"/>
            <node data_index="48" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" trigger_index="48"/>
            <node data_index="47" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" trigger_index="47"/>
            <node data_index="46" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" trigger_index="46"/>
            <node data_index="45" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" trigger_index="45"/>
            <node data_index="44" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" trigger_index="44"/>
            <node data_index="43" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" trigger_index="43"/>
            <node data_index="42" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" trigger_index="42"/>
            <node data_index="41" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" trigger_index="41"/>
            <node data_index="40" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" trigger_index="40"/>
            <node data_index="38" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" trigger_index="38"/>
            <node data_index="37" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" trigger_index="37"/>
            <node data_index="36" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" trigger_index="36"/>
            <node data_index="35" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" trigger_index="35"/>
            <node data_index="34" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" trigger_index="34"/>
            <node data_index="33" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" trigger_index="33"/>
            <node data_index="32" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" trigger_index="32"/>
            <node data_index="31" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" trigger_index="31"/>
            <node data_index="30" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" trigger_index="30"/>
            <node data_index="29" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" trigger_index="29"/>
            <node data_index="59" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" trigger_index="59"/>
            <node data_index="58" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" trigger_index="58"/>
            <node data_index="57" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" trigger_index="57"/>
            <node data_index="56" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" trigger_index="56"/>
            <node data_index="55" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" trigger_index="55"/>
            <node data_index="54" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" trigger_index="54"/>
            <node data_index="53" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" trigger_index="53"/>
            <node data_index="50" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" trigger_index="50"/>
            <node data_index="39" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" trigger_index="39"/>
            <node data_index="28" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" trigger_index="28"/>
          </node>
          <node is_signal_inverted="no" link="all" mnemonics="currentstate_table" name="MemChecker:mymemchecker|currentstate" order="lsb_to_msb" state="collapse" type="state machine">
            <node data_index="0" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.PAUSE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" trigger_index="0"/>
            <node data_index="1" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.READ1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" trigger_index="1"/>
            <node data_index="2" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.VGAREAD" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" trigger_index="2"/>
            <node data_index="3" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.VGAWRITE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" trigger_index="3"/>
            <node data_index="4" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.WAITING" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" trigger_index="4"/>
            <node data_index="5" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.WAITSPIR" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" trigger_index="5"/>
            <node data_index="6" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.WAITSPIW" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" trigger_index="6"/>
            <node data_index="7" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.WRITE1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" trigger_index="7"/>
          </node>
          <node is_signal_inverted="no" link="all" mnemonics="sdram_state_table" name="MemChecker:mymemchecker|sdram_state" order="lsb_to_msb" state="collapse" type="state machine">
            <node data_index="18" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.idle" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" trigger_index="18"/>
            <node data_index="19" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.read1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" trigger_index="19"/>
            <node data_index="20" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.read2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" trigger_index="20"/>
            <node data_index="21" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.read3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" trigger_index="21"/>
            <node data_index="22" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.write1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" trigger_index="22"/>
            <node data_index="23" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.write2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" trigger_index="23"/>
            <node data_index="24" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.write3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" trigger_index="24"/>
            <node data_index="25" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.writeb" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" trigger_index="25"/>
          </node>
          <node data_index="27" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|out_mem_writeEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" trigger_index="27"/>
          <node data_index="26" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|out_mem_readEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" trigger_index="26"/>
          <node is_signal_inverted="no" link="all" mnemonics="mystate_table (1)" name="mystate" order="lsb_to_msb" state="collapse" type="state machine">
            <node data_index="71" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.bootrom" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" trigger_index="71"/>
            <node data_index="72" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.delay1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" trigger_index="72"/>
            <node data_index="73" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.delay2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" trigger_index="73"/>
            <node data_index="74" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.delay3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" trigger_index="74"/>
            <node data_index="75" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.delay4" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" trigger_index="75"/>
            <node data_index="76" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.fast2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" trigger_index="76"/>
            <node data_index="77" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.fast3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" trigger_index="77"/>
            <node data_index="78" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.fast_access" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" trigger_index="78"/>
            <node data_index="79" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.init" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" trigger_index="79"/>
            <node data_index="80" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.main" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" trigger_index="80"/>
            <node data_index="81" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.peripheral_access" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" trigger_index="81"/>
            <node data_index="82" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="mystate.readS0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" trigger_index="82"/>
            <node data_index="83" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" trigger_index="83"/>
            <node data_index="84" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" trigger_index="84"/>
            <node data_index="85" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" trigger_index="85"/>
            <node data_index="86" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS4" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" trigger_index="86"/>
            <node data_index="87" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS5" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" trigger_index="87"/>
            <node data_index="88" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS6" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" trigger_index="88"/>
            <node data_index="89" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS7" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" trigger_index="89"/>
            <node data_index="90" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.reset" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" trigger_index="90"/>
            <node data_index="91" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.state1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" trigger_index="91"/>
            <node data_index="92" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.state2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" trigger_index="92"/>
            <node data_index="93" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" trigger_index="93"/>
            <node data_index="94" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" trigger_index="94"/>
            <node data_index="95" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" trigger_index="95"/>
            <node data_index="96" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" trigger_index="96"/>
            <node data_index="97" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS4" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" trigger_index="97"/>
            <node data_index="98" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS5" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" trigger_index="98"/>
            <node data_index="99" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS6" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" trigger_index="99"/>
            <node data_index="100" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS7" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" trigger_index="100"/>
            <node data_index="101" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS8" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" trigger_index="101"/>
          </node>
          <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sampled_reset" tap_mode="classic" type="register"/>
          <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sampled_reset_s" tap_mode="classic" type="register"/>
          <node is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="reset_b" tap_mode="classic" type="output pin"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="102" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="reset_a" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" trigger_index="102"/>
          <bus is_signal_inverted="no" link="all" mnemonics="state_table" name="ZPU_Bridge:myTG68|state" order="lsb_to_msb" state="collapse" type="state machine">
            <net data_index="62" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|state.readhigh" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" trigger_index="62"/>
            <net data_index="63" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|state.readlow" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" trigger_index="63"/>
            <net data_index="64" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|state.waiting" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" trigger_index="64"/>
            <net data_index="65" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|state.writehigh" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" trigger_index="65"/>
            <net data_index="66" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|state.writelow" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" trigger_index="66"/>
          </bus>
          <net data_index="67" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_bEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" trigger_index="67"/>
          <net data_index="68" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_hEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" trigger_index="68"/>
          <net data_index="69" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_readEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" trigger_index="69"/>
          <net data_index="70" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_writeEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" trigger_index="70"/>
          <bus is_signal_inverted="no" link="all" name="ZPU_Bridge:myTG68|busstate" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net data_index="61" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|busstate[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" trigger_index="61"/>
            <net data_index="60" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|busstate[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" trigger_index="60"/>
          </bus>
          <net data_index="17" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_req" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" trigger_index="17"/>
          <net data_index="8" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_ack" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" trigger_index="8"/>
          <bus is_signal_inverted="no" link="all" name="MemChecker:mymemchecker|debug_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net data_index="16" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" trigger_index="16"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" trigger_index="15"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" trigger_index="14"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" trigger_index="13"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" trigger_index="12"/>
            <net data_index="11" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" trigger_index="11"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" trigger_index="10"/>
            <net data_index="9" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" trigger_index="9"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MemChecker:mymemchecker|zpu_core:zpu|pc" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net data_index="52" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" trigger_index="52"/>
            <net data_index="51" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" trigger_index="51"/>
            <net data_index="49" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" trigger_index="49"/>
            <net data_index="48" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" trigger_index="48"/>
            <net data_index="47" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" trigger_index="47"/>
            <net data_index="46" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" trigger_index="46"/>
            <net data_index="45" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" trigger_index="45"/>
            <net data_index="44" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" trigger_index="44"/>
            <net data_index="43" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" trigger_index="43"/>
            <net data_index="42" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" trigger_index="42"/>
            <net data_index="41" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" trigger_index="41"/>
            <net data_index="40" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" trigger_index="40"/>
            <net data_index="38" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" trigger_index="38"/>
            <net data_index="37" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" trigger_index="37"/>
            <net data_index="36" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" trigger_index="36"/>
            <net data_index="35" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" trigger_index="35"/>
            <net data_index="34" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" trigger_index="34"/>
            <net data_index="33" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" trigger_index="33"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" trigger_index="32"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" trigger_index="31"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" trigger_index="30"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" trigger_index="29"/>
            <net data_index="59" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" trigger_index="59"/>
            <net data_index="58" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" trigger_index="58"/>
            <net data_index="57" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" trigger_index="57"/>
            <net data_index="56" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" trigger_index="56"/>
            <net data_index="55" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" trigger_index="55"/>
            <net data_index="54" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" trigger_index="54"/>
            <net data_index="53" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" trigger_index="53"/>
            <net data_index="50" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" trigger_index="50"/>
            <net data_index="39" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" trigger_index="39"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" trigger_index="28"/>
          </bus>
          <bus is_signal_inverted="no" link="all" mnemonics="currentstate_table" name="MemChecker:mymemchecker|currentstate" order="lsb_to_msb" state="collapse" type="state machine">
            <net data_index="0" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.PAUSE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" trigger_index="0"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.READ1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" trigger_index="1"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.VGAREAD" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" trigger_index="2"/>
            <net data_index="3" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.VGAWRITE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" trigger_index="3"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.WAITING" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" trigger_index="4"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.WAITSPIR" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" trigger_index="5"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.WAITSPIW" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" trigger_index="6"/>
            <net data_index="7" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.WRITE1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" trigger_index="7"/>
          </bus>
          <bus is_signal_inverted="no" link="all" mnemonics="sdram_state_table" name="MemChecker:mymemchecker|sdram_state" order="lsb_to_msb" state="collapse" type="state machine">
            <net data_index="18" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.idle" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" trigger_index="18"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.read1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" trigger_index="19"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.read2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" trigger_index="20"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.read3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" trigger_index="21"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.write1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" trigger_index="22"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.write2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" trigger_index="23"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.write3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" trigger_index="24"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.writeb" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" trigger_index="25"/>
          </bus>
          <net data_index="27" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|out_mem_writeEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" trigger_index="27"/>
          <net data_index="26" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|out_mem_readEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" trigger_index="26"/>
          <bus is_signal_inverted="no" link="all" mnemonics="mystate_table (1)" name="mystate" order="lsb_to_msb" state="collapse" type="state machine">
            <net data_index="71" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.bootrom" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" trigger_index="71"/>
            <net data_index="72" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.delay1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" trigger_index="72"/>
            <net data_index="73" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.delay2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" trigger_index="73"/>
            <net data_index="74" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.delay3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" trigger_index="74"/>
            <net data_index="75" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.delay4" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" trigger_index="75"/>
            <net data_index="76" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.fast2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" trigger_index="76"/>
            <net data_index="77" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.fast3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" trigger_index="77"/>
            <net data_index="78" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.fast_access" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" trigger_index="78"/>
            <net data_index="79" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.init" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" trigger_index="79"/>
            <net data_index="80" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.main" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" trigger_index="80"/>
            <net data_index="81" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.peripheral_access" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" trigger_index="81"/>
            <net data_index="82" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="mystate.readS0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" trigger_index="82"/>
            <net data_index="83" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" trigger_index="83"/>
            <net data_index="84" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" trigger_index="84"/>
            <net data_index="85" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" trigger_index="85"/>
            <net data_index="86" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS4" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" trigger_index="86"/>
            <net data_index="87" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS5" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" trigger_index="87"/>
            <net data_index="88" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS6" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" trigger_index="88"/>
            <net data_index="89" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS7" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" trigger_index="89"/>
            <net data_index="90" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.reset" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" trigger_index="90"/>
            <net data_index="91" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.state1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" trigger_index="91"/>
            <net data_index="92" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.state2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" trigger_index="92"/>
            <net data_index="93" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" trigger_index="93"/>
            <net data_index="94" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" trigger_index="94"/>
            <net data_index="95" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" trigger_index="95"/>
            <net data_index="96" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" trigger_index="96"/>
            <net data_index="97" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS4" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" trigger_index="97"/>
            <net data_index="98" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS5" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" trigger_index="98"/>
            <net data_index="99" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS6" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" trigger_index="99"/>
            <net data_index="100" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS7" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" trigger_index="100"/>
            <net data_index="101" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS8" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" trigger_index="101"/>
          </bus>
          <net data_index="104" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sampled_reset" storage_index="104" tap_mode="classic" trigger_index="104" type="register"/>
          <net data_index="105" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sampled_reset_s" storage_index="105" tap_mode="classic" trigger_index="105" type="register"/>
          <net data_index="103" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="reset_b" storage_index="103" tap_mode="classic" trigger_index="103" type="output pin"/>
        </data_view>
        <setup_view>
          <net data_index="102" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="reset_a" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" trigger_index="102"/>
          <bus is_signal_inverted="no" link="all" mnemonics="state_table" name="ZPU_Bridge:myTG68|state" order="lsb_to_msb" state="collapse" type="state machine">
            <net data_index="62" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|state.readhigh" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" trigger_index="62"/>
            <net data_index="63" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|state.readlow" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" trigger_index="63"/>
            <net data_index="64" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|state.waiting" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" trigger_index="64"/>
            <net data_index="65" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|state.writehigh" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" trigger_index="65"/>
            <net data_index="66" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|state.writelow" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" trigger_index="66"/>
          </bus>
          <net data_index="67" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_bEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" trigger_index="67"/>
          <net data_index="68" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_hEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" trigger_index="68"/>
          <net data_index="69" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_readEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" trigger_index="69"/>
          <net data_index="70" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|zpu_core:zpu|out_mem_writeEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" trigger_index="70"/>
          <bus is_signal_inverted="no" link="all" name="ZPU_Bridge:myTG68|busstate" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net data_index="61" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|busstate[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" trigger_index="61"/>
            <net data_index="60" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="ZPU_Bridge:myTG68|busstate[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" trigger_index="60"/>
          </bus>
          <net data_index="17" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_req" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" trigger_index="17"/>
          <net data_index="8" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_ack" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" trigger_index="8"/>
          <bus is_signal_inverted="no" link="all" name="MemChecker:mymemchecker|debug_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net data_index="16" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" trigger_index="16"/>
            <net data_index="15" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" trigger_index="15"/>
            <net data_index="14" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" trigger_index="14"/>
            <net data_index="13" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" trigger_index="13"/>
            <net data_index="12" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" trigger_index="12"/>
            <net data_index="11" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" trigger_index="11"/>
            <net data_index="10" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" trigger_index="10"/>
            <net data_index="9" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|debug_out[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" trigger_index="9"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MemChecker:mymemchecker|zpu_core:zpu|pc" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net data_index="52" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[31]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" trigger_index="52"/>
            <net data_index="51" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[30]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" trigger_index="51"/>
            <net data_index="49" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[29]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" trigger_index="49"/>
            <net data_index="48" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[28]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" trigger_index="48"/>
            <net data_index="47" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[27]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" trigger_index="47"/>
            <net data_index="46" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[26]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" trigger_index="46"/>
            <net data_index="45" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[25]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" trigger_index="45"/>
            <net data_index="44" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[24]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" trigger_index="44"/>
            <net data_index="43" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[23]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" trigger_index="43"/>
            <net data_index="42" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[22]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" trigger_index="42"/>
            <net data_index="41" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[21]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" trigger_index="41"/>
            <net data_index="40" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[20]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" trigger_index="40"/>
            <net data_index="38" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[19]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" trigger_index="38"/>
            <net data_index="37" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[18]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" trigger_index="37"/>
            <net data_index="36" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[17]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" trigger_index="36"/>
            <net data_index="35" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[16]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" trigger_index="35"/>
            <net data_index="34" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[15]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" trigger_index="34"/>
            <net data_index="33" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[14]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" trigger_index="33"/>
            <net data_index="32" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[13]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" trigger_index="32"/>
            <net data_index="31" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[12]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" trigger_index="31"/>
            <net data_index="30" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[11]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" trigger_index="30"/>
            <net data_index="29" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[10]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" trigger_index="29"/>
            <net data_index="59" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[9]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" trigger_index="59"/>
            <net data_index="58" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[8]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" trigger_index="58"/>
            <net data_index="57" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[7]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" trigger_index="57"/>
            <net data_index="56" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[6]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" trigger_index="56"/>
            <net data_index="55" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[5]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" trigger_index="55"/>
            <net data_index="54" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[4]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" trigger_index="54"/>
            <net data_index="53" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[3]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" trigger_index="53"/>
            <net data_index="50" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[2]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" trigger_index="50"/>
            <net data_index="39" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[1]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" trigger_index="39"/>
            <net data_index="28" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|pc[0]" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" trigger_index="28"/>
          </bus>
          <bus is_signal_inverted="no" link="all" mnemonics="currentstate_table" name="MemChecker:mymemchecker|currentstate" order="lsb_to_msb" state="collapse" type="state machine">
            <net data_index="0" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.PAUSE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" trigger_index="0"/>
            <net data_index="1" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.READ1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" trigger_index="1"/>
            <net data_index="2" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.VGAREAD" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" trigger_index="2"/>
            <net data_index="3" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.VGAWRITE" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" trigger_index="3"/>
            <net data_index="4" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.WAITING" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" trigger_index="4"/>
            <net data_index="5" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.WAITSPIR" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" trigger_index="5"/>
            <net data_index="6" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.WAITSPIW" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" trigger_index="6"/>
            <net data_index="7" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|currentstate.WRITE1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" trigger_index="7"/>
          </bus>
          <bus is_signal_inverted="no" link="all" mnemonics="sdram_state_table" name="MemChecker:mymemchecker|sdram_state" order="lsb_to_msb" state="collapse" type="state machine">
            <net data_index="18" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.idle" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" trigger_index="18"/>
            <net data_index="19" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.read1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" trigger_index="19"/>
            <net data_index="20" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.read2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" trigger_index="20"/>
            <net data_index="21" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.read3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" trigger_index="21"/>
            <net data_index="22" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.write1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" trigger_index="22"/>
            <net data_index="23" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.write2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" trigger_index="23"/>
            <net data_index="24" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.write3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" trigger_index="24"/>
            <net data_index="25" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|sdram_state.writeb" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" trigger_index="25"/>
          </bus>
          <net data_index="27" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|out_mem_writeEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" trigger_index="27"/>
          <net data_index="26" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="MemChecker:mymemchecker|zpu_core:zpu|out_mem_readEnable" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" trigger_index="26"/>
          <bus is_signal_inverted="no" link="all" mnemonics="mystate_table (1)" name="mystate" order="lsb_to_msb" state="collapse" type="state machine">
            <net data_index="71" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.bootrom" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" trigger_index="71"/>
            <net data_index="72" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.delay1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" trigger_index="72"/>
            <net data_index="73" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.delay2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" trigger_index="73"/>
            <net data_index="74" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.delay3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="74" trigger_index="74"/>
            <net data_index="75" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.delay4" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="75" trigger_index="75"/>
            <net data_index="76" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.fast2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="76" trigger_index="76"/>
            <net data_index="77" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.fast3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" trigger_index="77"/>
            <net data_index="78" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.fast_access" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" trigger_index="78"/>
            <net data_index="79" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.init" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" trigger_index="79"/>
            <net data_index="80" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.main" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" trigger_index="80"/>
            <net data_index="81" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.peripheral_access" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" trigger_index="81"/>
            <net data_index="82" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="rising edge" name="mystate.readS0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" trigger_index="82"/>
            <net data_index="83" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" trigger_index="83"/>
            <net data_index="84" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" trigger_index="84"/>
            <net data_index="85" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" trigger_index="85"/>
            <net data_index="86" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS4" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" trigger_index="86"/>
            <net data_index="87" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS5" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" trigger_index="87"/>
            <net data_index="88" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS6" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" trigger_index="88"/>
            <net data_index="89" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.readS7" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" trigger_index="89"/>
            <net data_index="90" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.reset" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" trigger_index="90"/>
            <net data_index="91" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.state1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" trigger_index="91"/>
            <net data_index="92" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.state2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" trigger_index="92"/>
            <net data_index="93" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS0" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" trigger_index="93"/>
            <net data_index="94" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS1" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" trigger_index="94"/>
            <net data_index="95" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS2" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" trigger_index="95"/>
            <net data_index="96" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS3" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" trigger_index="96"/>
            <net data_index="97" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS4" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" trigger_index="97"/>
            <net data_index="98" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS5" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" trigger_index="98"/>
            <net data_index="99" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS6" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" trigger_index="99"/>
            <net data_index="100" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS7" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" trigger_index="100"/>
            <net data_index="101" is_data_input="true" is_node_valid="true" is_signal_inverted="no" is_storage_input="true" is_trigger_input="true" level-0="dont_care" name="mystate.writeS8" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" trigger_index="101"/>
          </bus>
          <net data_index="104" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sampled_reset" storage_index="104" tap_mode="classic" trigger_index="104" type="register"/>
          <net data_index="105" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="sampled_reset_s" storage_index="105" tap_mode="classic" trigger_index="105" type="register"/>
          <net data_index="103" is_data_input="true" is_node_valid="true" is_storage_input="true" is_trigger_input="true" name="reset_b" storage_index="103" tap_mode="classic" trigger_index="103" type="output pin"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2013/09/21 19:03:07  #1" position="pre" power_up_trigger_mode="true" record_data_gap="true" segment_size="128" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'mystate.readS0' == rising edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
            <pwr_up_transitional>1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics>
    <table name="mystate_table" width="30">
      <symbol name="bootrom" value="000000000000000000000000000001"/>
      <symbol name="delay1" value="000000000000000000000000000010"/>
      <symbol name="delay2" value="000000000000000000000000000100"/>
      <symbol name="delay3" value="000000000000000000000000001000"/>
      <symbol name="delay4" value="000000000000000000000000010000"/>
      <symbol name="fast2" value="000000000000000000000000100000"/>
      <symbol name="fast3" value="000000000000000000000001000000"/>
      <symbol name="fast_access" value="000000000000000000000010000000"/>
      <symbol name="init" value="000000000000000000000100000000"/>
      <symbol name="main" value="000000000000000000001000000000"/>
      <symbol name="readS0" value="000000000000000000010000000000"/>
      <symbol name="readS1" value="000000000000000000100000000000"/>
      <symbol name="readS2" value="000000000000000001000000000000"/>
      <symbol name="readS3" value="000000000000000010000000000000"/>
      <symbol name="readS4" value="000000000000000100000000000000"/>
      <symbol name="readS5" value="000000000000001000000000000000"/>
      <symbol name="readS6" value="000000000000010000000000000000"/>
      <symbol name="readS7" value="000000000000100000000000000000"/>
      <symbol name="reset" value="000000000001000000000000000000"/>
      <symbol name="state1" value="000000000010000000000000000000"/>
      <symbol name="state2" value="000000000100000000000000000000"/>
      <symbol name="writeS0" value="000000001000000000000000000000"/>
      <symbol name="writeS1" value="000000010000000000000000000000"/>
      <symbol name="writeS2" value="000000100000000000000000000000"/>
      <symbol name="writeS3" value="000001000000000000000000000000"/>
      <symbol name="writeS4" value="000010000000000000000000000000"/>
      <symbol name="writeS5" value="000100000000000000000000000000"/>
      <symbol name="writeS6" value="001000000000000000000000000000"/>
      <symbol name="writeS7" value="010000000000000000000000000000"/>
      <symbol name="writeS8" value="100000000000000000000000000000"/>
    </table>
    <table name="state_table" width="5">
      <symbol name="readhigh" value="00001"/>
      <symbol name="readlow" value="00010"/>
      <symbol name="waiting" value="00100"/>
      <symbol name="writehigh" value="01000"/>
      <symbol name="writelow" value="10000"/>
    </table>
    <table name="currentstate_table" width="8">
      <symbol name="PAUSE" value="00000001"/>
      <symbol name="READ1" value="00000010"/>
      <symbol name="VGAREAD" value="00000100"/>
      <symbol name="VGAWRITE" value="00001000"/>
      <symbol name="WAITING" value="00010000"/>
      <symbol name="WAITSPIR" value="00100000"/>
      <symbol name="WAITSPIW" value="01000000"/>
      <symbol name="WRITE1" value="10000000"/>
    </table>
    <table name="sdram_state_table" width="8">
      <symbol name="idle" value="00000001"/>
      <symbol name="read1" value="00000010"/>
      <symbol name="read2" value="00000100"/>
      <symbol name="read3" value="00001000"/>
      <symbol name="write1" value="00010000"/>
      <symbol name="write2" value="00100000"/>
      <symbol name="write3" value="01000000"/>
      <symbol name="writeb" value="10000000"/>
    </table>
    <table name="mystate_table (1)" width="31">
      <symbol name="bootrom" value="0000000000000000000000000000001"/>
      <symbol name="delay1" value="0000000000000000000000000000010"/>
      <symbol name="delay2" value="0000000000000000000000000000100"/>
      <symbol name="delay3" value="0000000000000000000000000001000"/>
      <symbol name="delay4" value="0000000000000000000000000010000"/>
      <symbol name="fast2" value="0000000000000000000000000100000"/>
      <symbol name="fast3" value="0000000000000000000000001000000"/>
      <symbol name="fast_access" value="0000000000000000000000010000000"/>
      <symbol name="init" value="0000000000000000000000100000000"/>
      <symbol name="main" value="0000000000000000000001000000000"/>
      <symbol name="peripheral_access" value="0000000000000000000010000000000"/>
      <symbol name="readS0" value="0000000000000000000100000000000"/>
      <symbol name="readS1" value="0000000000000000001000000000000"/>
      <symbol name="readS2" value="0000000000000000010000000000000"/>
      <symbol name="readS3" value="0000000000000000100000000000000"/>
      <symbol name="readS4" value="0000000000000001000000000000000"/>
      <symbol name="readS5" value="0000000000000010000000000000000"/>
      <symbol name="readS6" value="0000000000000100000000000000000"/>
      <symbol name="readS7" value="0000000000001000000000000000000"/>
      <symbol name="reset" value="0000000000010000000000000000000"/>
      <symbol name="state1" value="0000000000100000000000000000000"/>
      <symbol name="state2" value="0000000001000000000000000000000"/>
      <symbol name="writeS0" value="0000000010000000000000000000000"/>
      <symbol name="writeS1" value="0000000100000000000000000000000"/>
      <symbol name="writeS2" value="0000001000000000000000000000000"/>
      <symbol name="writeS3" value="0000010000000000000000000000000"/>
      <symbol name="writeS4" value="0000100000000000000000000000000"/>
      <symbol name="writeS5" value="0001000000000000000000000000000"/>
      <symbol name="writeS6" value="0010000000000000000000000000000"/>
      <symbol name="writeS7" value="0100000000000000000000000000000"/>
      <symbol name="writeS8" value="1000000000000000000000000000000"/>
    </table>
  </mnemonics>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="0"/>
    <single attribute="hierarchy widget visible" value="0"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,223,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1268,957"/>
    <multi attribute="jtag widget size" size="2" value="384,133"/>
  </global_info>
</session>
