# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../src/adder.sv" \
"../../../../src/fetch.sv" \
"../../../../src/flopr.sv" \
"../../../../src/mux2.sv" \
"../../../../tb/fetch_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
