#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:23:50 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Wed Feb 13 00:26:56 2019
# Process ID: 28890
# Current directory: /home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/vivado.log
# Journal file: /home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a35tcpg236-1
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY} [current_project]
# add_files {top.v}
# set_property library work [get_files {top.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_AudVid/SubPeripheral_I2S/I2S.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_AudVid/SubPeripheral_I2S/I2S.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_AudVid/SubPeripheral_I2S/I2S.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_AudVid/SubPeripheral_I2S/SquareGenerator.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_AudVid/SubPeripheral_I2S/SquareGenerator.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_AudVid/SubPeripheral_I2S/SquareGenerator.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/FrequencyGenerator.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/FrequencyGenerator.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/FrequencyGenerator.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/ButtonDebouncer.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/ButtonDebouncer.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/ButtonDebouncer.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/Counter.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/Counter.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/Counter.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/ButtonDebouncerTester.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/ButtonDebouncerTester.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/ButtonDebouncerTester.v:]
# add_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/ClockManager.v}
# set_property library work [get_files {/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/ClockManager.v}]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/ClockManager.v:]
# read_xdc top.xdc
# synth_design -top top -part xc7a35tcpg236-1
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28929 
WARNING: [Synth 8-2507] parameter declaration becomes local in FrequencyGenerator with formal parameter declaration list [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/FrequencyGenerator.v:6]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1261.156 ; gain = 77.262 ; free physical = 851 ; free virtual = 4227
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'ClockManager' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/ClockManager.v:193]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/ClockManager.v:67]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 55.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 78.125000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/home/camilo/Programas/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (4#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/ClockManager.v:67]
INFO: [Synth 8-6155] done synthesizing module 'ClockManager' (5#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/utilities/ClockManager.v:193]
INFO: [Synth 8-6157] synthesizing module 'I2S' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_AudVid/SubPeripheral_I2S/I2S.v:1]
INFO: [Synth 8-6157] synthesizing module 'SquareGenerator' [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_AudVid/SubPeripheral_I2S/SquareGenerator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SquareGenerator' (6#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_AudVid/SubPeripheral_I2S/SquareGenerator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'I2S' (7#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/Hardware/Peripheral_AudVid/SubPeripheral_I2S/I2S.v:1]
WARNING: [Synth 8-350] instance 'I2S' of module 'I2S' requires 8 connections, but only 5 given [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.v:66]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.v:2]
WARNING: [Synth 8-3331] design I2S has unconnected port Reset
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[31]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[30]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[29]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[28]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[27]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[26]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[25]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[24]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[23]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[22]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[21]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[20]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[19]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[18]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[17]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[16]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[15]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[14]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[13]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[12]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[11]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[10]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[9]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[8]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[7]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[6]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[5]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[4]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[3]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[2]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[1]
WARNING: [Synth 8-3331] design I2S has unconnected port InputData[0]
WARNING: [Synth 8-3331] design top has unconnected port user_sw
WARNING: [Synth 8-3331] design top has unconnected port user_sw_1
WARNING: [Synth 8-3331] design top has unconnected port user_sw_2
WARNING: [Synth 8-3331] design top has unconnected port user_sw_3
WARNING: [Synth 8-3331] design top has unconnected port user_sw_4
WARNING: [Synth 8-3331] design top has unconnected port user_sw_5
WARNING: [Synth 8-3331] design top has unconnected port user_sw_6
WARNING: [Synth 8-3331] design top has unconnected port user_sw_7
WARNING: [Synth 8-3331] design top has unconnected port user_sw_8
WARNING: [Synth 8-3331] design top has unconnected port user_sw_9
WARNING: [Synth 8-3331] design top has unconnected port user_sw_10
WARNING: [Synth 8-3331] design top has unconnected port user_sw_11
WARNING: [Synth 8-3331] design top has unconnected port user_sw_12
WARNING: [Synth 8-3331] design top has unconnected port user_sw_13
WARNING: [Synth 8-3331] design top has unconnected port user_sw_14
WARNING: [Synth 8-3331] design top has unconnected port user_sw_15
WARNING: [Synth 8-3331] design top has unconnected port user_btn
WARNING: [Synth 8-3331] design top has unconnected port user_btn_1
WARNING: [Synth 8-3331] design top has unconnected port user_btn_2
WARNING: [Synth 8-3331] design top has unconnected port user_btn_3
WARNING: [Synth 8-3331] design top has unconnected port user_btn_4
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1289.406 ; gain = 105.512 ; free physical = 870 ; free virtual = 4246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1289.406 ; gain = 105.512 ; free physical = 870 ; free virtual = 4246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1289.406 ; gain = 105.512 ; free physical = 870 ; free virtual = 4246
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -filter {mr_ff == TRUE}'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc:82]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc:84]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc:86]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc:86]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc:86]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc:86]
Finished Parsing XDC File [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1604.750 ; gain = 0.000 ; free physical = 587 ; free virtual = 3991
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 1604.750 ; gain = 420.855 ; free physical = 665 ; free virtual = 4068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 1604.750 ; gain = 420.855 ; free physical = 665 ; free virtual = 4067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 1604.750 ; gain = 420.855 ; free physical = 664 ; free virtual = 4066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1604.750 ; gain = 420.855 ; free physical = 658 ; free virtual = 4059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ClockManager 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module SquareGenerator 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
Module I2S 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design top has unconnected port user_sw
WARNING: [Synth 8-3331] design top has unconnected port user_sw_1
WARNING: [Synth 8-3331] design top has unconnected port user_sw_2
WARNING: [Synth 8-3331] design top has unconnected port user_sw_3
WARNING: [Synth 8-3331] design top has unconnected port user_sw_4
WARNING: [Synth 8-3331] design top has unconnected port user_sw_5
WARNING: [Synth 8-3331] design top has unconnected port user_sw_6
WARNING: [Synth 8-3331] design top has unconnected port user_sw_7
WARNING: [Synth 8-3331] design top has unconnected port user_sw_8
WARNING: [Synth 8-3331] design top has unconnected port user_sw_9
WARNING: [Synth 8-3331] design top has unconnected port user_sw_10
WARNING: [Synth 8-3331] design top has unconnected port user_sw_11
WARNING: [Synth 8-3331] design top has unconnected port user_sw_12
WARNING: [Synth 8-3331] design top has unconnected port user_sw_13
WARNING: [Synth 8-3331] design top has unconnected port user_sw_14
WARNING: [Synth 8-3331] design top has unconnected port user_sw_15
WARNING: [Synth 8-3331] design top has unconnected port user_btn
WARNING: [Synth 8-3331] design top has unconnected port user_btn_1
WARNING: [Synth 8-3331] design top has unconnected port user_btn_2
WARNING: [Synth 8-3331] design top has unconnected port user_btn_3
WARNING: [Synth 8-3331] design top has unconnected port user_btn_4
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[31]' (FDRE) to 'I2S/squaregenerator/data_reg[12]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[30]' (FDRE) to 'I2S/squaregenerator/data_reg[29]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[29]' (FDRE) to 'I2S/squaregenerator/data_reg[14]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[28]' (FDSE) to 'I2S/squaregenerator/data_reg[15]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[27]' (FDSE) to 'I2S/squaregenerator/data_reg[26]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[26]' (FDSE) to 'I2S/squaregenerator/data_reg[25]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[25]' (FDSE) to 'I2S/squaregenerator/data_reg[24]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[24]' (FDSE) to 'I2S/squaregenerator/data_reg[23]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[23]' (FDSE) to 'I2S/squaregenerator/data_reg[22]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[22]' (FDSE) to 'I2S/squaregenerator/data_reg[21]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[21]' (FDSE) to 'I2S/squaregenerator/data_reg[20]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[20]' (FDSE) to 'I2S/squaregenerator/data_reg[19]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[19]' (FDSE) to 'I2S/squaregenerator/data_reg[18]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[18]' (FDSE) to 'I2S/squaregenerator/data_reg[17]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[17]' (FDSE) to 'I2S/squaregenerator/data_reg[16]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[16]' (FDSE) to 'I2S/squaregenerator/data_reg[11]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[14]' (FDRE) to 'I2S/squaregenerator/data_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2S/squaregenerator/data_reg[13] )
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[11]' (FDSE) to 'I2S/squaregenerator/data_reg[10]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[10]' (FDSE) to 'I2S/squaregenerator/data_reg[9]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[9]' (FDSE) to 'I2S/squaregenerator/data_reg[8]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[8]' (FDSE) to 'I2S/squaregenerator/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[7]' (FDSE) to 'I2S/squaregenerator/data_reg[6]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[6]' (FDSE) to 'I2S/squaregenerator/data_reg[5]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[5]' (FDSE) to 'I2S/squaregenerator/data_reg[4]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[4]' (FDSE) to 'I2S/squaregenerator/data_reg[3]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[3]' (FDSE) to 'I2S/squaregenerator/data_reg[2]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[2]' (FDSE) to 'I2S/squaregenerator/data_reg[1]'
INFO: [Synth 8-3886] merging instance 'I2S/squaregenerator/data_reg[1]' (FDSE) to 'I2S/squaregenerator/data_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I2S/squaregenerator/data_reg[0] )
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[31]' (FD_1) to 'I2S/Data_reg[12]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[30]' (FD_1) to 'I2S/Data_reg[13]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[29]' (FD_1) to 'I2S/Data_reg[13]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[28]' (FD_1) to 'I2S/Data_reg[15]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[27]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[26]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[25]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[24]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[23]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[22]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[21]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[20]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[19]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[18]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[17]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[16]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[14]' (FD_1) to 'I2S/Data_reg[13]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[11]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[10]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[9]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[8]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[7]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[6]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[5]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[4]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[3]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[2]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3886] merging instance 'I2S/Data_reg[1]' (FD_1) to 'I2S/Data_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2S/Data_reg[13] )
WARNING: [Synth 8-3332] Sequential element (I2S/squaregenerator/data_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (I2S/squaregenerator/data_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (I2S/Data_reg[13]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 1604.750 ; gain = 420.855 ; free physical = 646 ; free virtual = 4049
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1604.750 ; gain = 420.855 ; free physical = 515 ; free virtual = 3925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1604.750 ; gain = 420.855 ; free physical = 514 ; free virtual = 3923
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1604.750 ; gain = 420.855 ; free physical = 514 ; free virtual = 3923
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1604.750 ; gain = 420.855 ; free physical = 513 ; free virtual = 3923
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1604.750 ; gain = 420.855 ; free physical = 513 ; free virtual = 3923
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1604.750 ; gain = 420.855 ; free physical = 513 ; free virtual = 3923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1604.750 ; gain = 420.855 ; free physical = 514 ; free virtual = 3923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1604.750 ; gain = 420.855 ; free physical = 514 ; free virtual = 3923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1604.750 ; gain = 420.855 ; free physical = 514 ; free virtual = 3923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |     5|
|3     |LUT1       |     3|
|4     |LUT2       |     2|
|5     |LUT3       |     6|
|6     |LUT4       |     1|
|7     |LUT5       |     4|
|8     |LUT6       |     6|
|9     |MMCME2_ADV |     1|
|10    |FDRE       |    33|
|11    |IBUF       |     1|
|12    |OBUF       |     4|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |    69|
|2     |  ClockManager      |ClockManager    |    12|
|3     |    Clk_wiz         |clk_wiz         |     4|
|4     |  I2S               |I2S             |    52|
|5     |    squaregenerator |SquareGenerator |    34|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1604.750 ; gain = 420.855 ; free physical = 514 ; free virtual = 3923
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1604.750 ; gain = 105.512 ; free physical = 569 ; free virtual = 3979
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:01:01 . Memory (MB): peak = 1604.758 ; gain = 420.855 ; free physical = 578 ; free virtual = 3988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -filter {mr_ff == TRUE}'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc:82]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc:84]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff1 == TRUE}'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc:86]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc:86]
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {ars_ff2 == TRUE}'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc:86]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]'. [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc:86]
Finished Parsing XDC File [/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 1612.750 ; gain = 428.969 ; free physical = 557 ; free virtual = 3967
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1952.945 ; gain = 340.195 ; free physical = 248 ; free virtual = 3665
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1952.945 ; gain = 0.000 ; free physical = 248 ; free virtual = 3664
# report_utilization -file top_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1952.945 ; gain = 0.000 ; free physical = 247 ; free virtual = 3664
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.961 ; gain = 53.016 ; free physical = 242 ; free virtual = 3658

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1f541abd7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 242 ; free virtual = 3658

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f541abd7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 242 ; free virtual = 3658
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f541abd7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 242 ; free virtual = 3658
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 218a921aa

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 242 ; free virtual = 3658
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 218a921aa

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 242 ; free virtual = 3658
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b3b95349

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 242 ; free virtual = 3658
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b3b95349

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 242 ; free virtual = 3658
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 242 ; free virtual = 3658
Ending Logic Optimization Task | Checksum: 1b3b95349

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 242 ; free virtual = 3658

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b3b95349

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 242 ; free virtual = 3658

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b3b95349

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 242 ; free virtual = 3658
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 241 ; free virtual = 3657
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18fef1d59

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 241 ; free virtual = 3657
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 241 ; free virtual = 3657

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 129921599

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 241 ; free virtual = 3657

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c0e051dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 240 ; free virtual = 3656

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c0e051dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 240 ; free virtual = 3656
Phase 1 Placer Initialization | Checksum: 1c0e051dd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2005.961 ; gain = 0.000 ; free physical = 240 ; free virtual = 3656

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d3a94bc9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2045.980 ; gain = 40.020 ; free physical = 239 ; free virtual = 3655

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2053.984 ; gain = 0.000 ; free physical = 236 ; free virtual = 3650

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 191d9f10b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 237 ; free virtual = 3651
Phase 2 Global Placement | Checksum: 21e3a4f0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 236 ; free virtual = 3651

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21e3a4f0e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 236 ; free virtual = 3651

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14d8fb3b8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 235 ; free virtual = 3651

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d4220a26

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 235 ; free virtual = 3651

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d4220a26

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 235 ; free virtual = 3651

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10989cf99

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 234 ; free virtual = 3649

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1162564cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 234 ; free virtual = 3649

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1162564cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 234 ; free virtual = 3649
Phase 3 Detail Placement | Checksum: 1162564cc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 234 ; free virtual = 3649

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14e5c3907

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14e5c3907

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 234 ; free virtual = 3649
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.578. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14090885d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 234 ; free virtual = 3649
Phase 4.1 Post Commit Optimization | Checksum: 14090885d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 234 ; free virtual = 3649

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14090885d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 234 ; free virtual = 3649

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14090885d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 234 ; free virtual = 3649

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1d62609b4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 234 ; free virtual = 3649
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d62609b4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 234 ; free virtual = 3649
Ending Placer Task | Checksum: 1acec96ec

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2053.984 ; gain = 48.023 ; free physical = 240 ; free virtual = 3656
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2053.984 ; gain = 0.000 ; free physical = 237 ; free virtual = 3655
# report_utilization -file top_utilization_place.rpt
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2053.984 ; gain = 0.000 ; free physical = 237 ; free virtual = 3655
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2053.984 ; gain = 0.000 ; free physical = 235 ; free virtual = 3653
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2053.984 ; gain = 0.000 ; free physical = 240 ; free virtual = 3658
# report_clock_utilization -file top_clock_utilization.rpt
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b57b6c5c ConstDB: 0 ShapeSum: f7712a90 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7ca261db

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2089.637 ; gain = 35.652 ; free physical = 139 ; free virtual = 3546
Post Restoration Checksum: NetGraph: 3fc30182 NumContArr: 3cdf6059 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7ca261db

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2089.637 ; gain = 35.652 ; free physical = 139 ; free virtual = 3546

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7ca261db

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2090.637 ; gain = 36.652 ; free physical = 124 ; free virtual = 3531

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7ca261db

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 2090.637 ; gain = 36.652 ; free physical = 124 ; free virtual = 3531
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ec56e156

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 113 ; free virtual = 3520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.564  | TNS=0.000  | WHS=-0.004 | THS=-0.026 |

Phase 2 Router Initialization | Checksum: 155ed1358

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 113 ; free virtual = 3520

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e2e8e2a7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 117 ; free virtual = 3524

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.460  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f4f174b6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 116 ; free virtual = 3523
Phase 4 Rip-up And Reroute | Checksum: 1f4f174b6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 116 ; free virtual = 3523

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c36eefc7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 116 ; free virtual = 3523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.562  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1c36eefc7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 116 ; free virtual = 3523

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c36eefc7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 116 ; free virtual = 3523
Phase 5 Delay and Skew Optimization | Checksum: 1c36eefc7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 116 ; free virtual = 3523

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b5dee18c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 116 ; free virtual = 3523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.562  | TNS=0.000  | WHS=0.240  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d7a56f6a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 116 ; free virtual = 3523
Phase 6 Post Hold Fix | Checksum: 1d7a56f6a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 116 ; free virtual = 3523

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0228813 %
  Global Horizontal Routing Utilization  = 0.00507548 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b824fdd9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 117 ; free virtual = 3523

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b824fdd9

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 116 ; free virtual = 3522

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cf80cb51

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 116 ; free virtual = 3522

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.562  | TNS=0.000  | WHS=0.240  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cf80cb51

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 116 ; free virtual = 3522
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 134 ; free virtual = 3540

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2108.637 ; gain = 54.652 ; free physical = 134 ; free virtual = 3540
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# report_timing_summary -no_header -no_detailed_paths
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: ClockManager/I2SCLK_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: I2S/I2S_WS_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.563        0.000                      0                   44        0.254        0.000                      0                   44        3.000        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 35.431}     70.862          14.112          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                      6.563        0.000                      0                   38        0.254        0.000                      0                   38        3.000        0.000                       0                    22  
  clk_out1_clk_wiz_0       68.506        0.000                      0                    6        0.268        0.000                      0                    6       34.931        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


# write_checkpoint -force top_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2108.637 ; gain = 0.000 ; free physical = 133 ; free virtual = 3541
INFO: [Common 17-1381] The checkpoint '/home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top_route.dcp' has been generated.
# report_route_status -file top_route_status.rpt
# report_drc -file top_drc.rpt
Command: report_drc -file top_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/camilo/Programas/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/camilo/MEGA/Universidad/2018-2/Digital2/Proyecto/SoC/build/top_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2132.648 ; gain = 0.000 ; free physical = 111 ; free virtual = 3498
# report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_power -file top_power.rpt
Command: report_power -file top_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# write_bitstream -force top.bit 
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2449.324 ; gain = 280.641 ; free physical = 417 ; free virtual = 3502
# quit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 13 00:29:56 2019...
