# compile verilog/system verilog design source files
sv xil_defaultlib  "../../../Lab4.srcs/sources_1/new/xycounter.sv"
verilog xil_defaultlib  "../../../Lab4.srcs/sim_4/new/xycounter_test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
