acceler volatil hybrid processor cach design space explor applic embed system mohammad shihabul haqu ang akash kumar qingsong wei nation univers singapor data storag institut dsi singapor matmsh ang akash wei_qingsong abstract articl propos techniqu acceler volatil hybrid volatil volatil processor cach design space explor applic embed system util novel cach behavior model equat accur cach predict mechan propos techniqu acceler nvm hybrid fifo processor cach design space explor spec cpu applic time compar convent approach introduct presenc volatil memori nvm cell processor cach longer scienc june toshiba corpor reveal volatil perpendicular stt mram cell base pro cessor cach overwhelm advantag convent volatil sram cach toshiba corpor offer budget friend stt mram sram hybrid cach commerci implement design volatil phase chang random cess memori pcram cell sram cell low power hybrid processor cach extens research util nvm cell technolog resist random access memori nand flash level processor cach hierarchi featur bcpem clparsim applic spec grant singapor star technolog scienc agenc support work isca technolog memori chang phase memori main energi durabl zhang yang zhao zhou simul model system fast model systemc xtensa protocol model xtensa xtmp code strip trace cpus embed simul cach iter wolf circuit state solid journal ieee model time cycl access cach enhanc cacti jouppi wilton apr rev eval perform sigmetr analysi perform cach method simul driven trace baer wang dac asp system embed simul cach fast exact ohtsuki yanagisawa togawa tojo feb eval perform size memori model equat fault zou tay isscc capabl access mlc time access random write read macro ram resist slc embed sheu jan acm algorithm replac lru proof optim weikum circuit technolog vlsi symposia cpu perform high mram stt perpendicular advanc memori cach nonvolatil power low reliabl high noguchi physic appli journal comput generat cach hybrid base sram mram stt perpendicular processor 