# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_1/project_1.srcs/sources_1/new/bai_1.vhd" \
"../../../../../project_1/project_1.srcs/sim_1/new/tb_bai_1.vhd" \

# Do not sort compile order
nosort
