{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-201,-118",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port S00_AXI -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace port UART -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD -left
preplace port DCMAC_GT_REFCLK -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port GT_Serial -pg 1 -lvl 5 -x 1500 -y 280 -defaultsOSRD
preplace port port-id_aclk -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace port port-id_aresetn -pg 1 -lvl 0 -x 0 -y 720 -defaultsOSRD
preplace port port-id_irq -pg 1 -lvl 5 -x 1500 -y 1570 -defaultsOSRD
preplace portBus intr -pg 1 -lvl 0 -x 0 -y 1670 -defaultsOSRD
preplace inst icn_ctrl -pg 1 -lvl 2 -x 380 -y 600 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 224 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 184 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 204 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 80 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 122 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 60 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir S01_AXI left -pinY S01_AXI 80L -pinDir M00_AXI right -pinY M00_AXI 970R -pinDir M01_AXI right -pinY M01_AXI 650R -pinDir M02_AXI right -pinY M02_AXI 810R -pinDir M03_AXI right -pinY M03_AXI 510R -pinDir M04_AXI right -pinY M04_AXI 40R -pinDir M05_AXI right -pinY M05_AXI 250R -pinDir M06_AXI right -pinY M06_AXI 20R -pinDir aclk left -pinY aclk 170L -pinDir aclk1 right -pinY aclk1 990R -pinDir aresetn left -pinY aresetn 190L
preplace inst icn_ctrl_0 -pg 1 -lvl 3 -x 960 -y 1230 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 60R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst icn_ctrl_1 -pg 1 -lvl 3 -x 960 -y 1390 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 60R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst axil_slave_0 -pg 1 -lvl 4 -x 1380 -y 1270 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir clk left -pinY clk 60L -pinDir resetn left -pinY resetn 80L
preplace inst axil_slave_1 -pg 1 -lvl 4 -x 1380 -y 1430 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 60L
preplace inst axi_uart_bridge -pg 1 -lvl 1 -x 140 -y 660 -defaultsOSRD -pinDir UART left -pinY UART 20L -pinDir M_AXI right -pinY M_AXI 20R -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst axi_revision -pg 1 -lvl 3 -x 960 -y 1090 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir AXI_ACLK left -pinY AXI_ACLK 40L -pinDir AXI_ARESETN left -pinY AXI_ARESETN 60L
preplace inst ethernet -pg 1 -lvl 3 -x 960 -y 260 -swap {25 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 0 23 24 22 26 27 28 29 30 41 43 42 40 39 38 37 36 35 34 33 32 31} -defaultsOSRD -pinDir s_axi left -pinY s_axi 380L -pinDir GT_Serial right -pinY GT_Serial 20R -pinDir DCMAC_GT_REFCLK left -pinY DCMAC_GT_REFCLK 20L -pinDir axis_in left -pinY axis_in 80L -pinDir s_axi_aclk left -pinY s_axi_aclk 460L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 500L -pinDir axis_clk left -pinY axis_clk 480L -pinDir user_rx_core_reset right -pinY user_rx_core_reset 160R -pinDir user_tx_core_reset right -pinY user_tx_core_reset 140R -pinDir user_rx_serdes_reset right -pinY user_rx_serdes_reset 120R -pinDir user_tx_serdes_reset right -pinY user_tx_serdes_reset 100R -pinDir user_gt_reset_all right -pinY user_gt_reset_all 80R -pinDir user_gt_reset_rx_datapath right -pinY user_gt_reset_rx_datapath 60R -pinDir user_gt_reset_tx_datapath right -pinY user_gt_reset_tx_datapath 40R -pinDir axis_resetn left -pinY axis_resetn 440L -pinBusDir gt_rx_reset_done left -pinBusY gt_rx_reset_done 420L -pinBusDir gt_tx_reset_done left -pinBusY gt_tx_reset_done 400L
preplace inst axi_intc_0 -pg 1 -lvl 3 -x 960 -y 1550 -defaultsOSRD -pinDir s_axi left -pinY s_axi 20L -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 100L -pinBusDir intr left -pinBusY intr 120L -pinDir irq right -pinY irq 20R
preplace inst packet_config -pg 1 -lvl 3 -x 960 -y 830 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 25 20 22 21 24 23 26 27} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir clk left -pinY clk 140L -pinDir resetn left -pinY resetn 40L -pinBusDir packet_len left -pinBusY packet_len 80L -pinBusDir packet_count left -pinBusY packet_count 60L -pinBusDir idle_cycles left -pinBusY idle_cycles 120L -pinBusDir initial_value left -pinBusY initial_value 100L -pinDir start left -pinY start 160L -pinDir packet_gen_busy left -pinY packet_gen_busy 180L
preplace inst packet_gen -pg 1 -lvl 2 -x 380 -y 320 -swap {0 1 2 3 4 5 13 6 7 8 10 9 11 12} -defaultsOSRD -pinDir axis_out right -pinY axis_out 20R -pinDir clk right -pinY clk 180R -pinDir resetn right -pinY resetn 40R -pinBusDir packet_count right -pinBusY packet_count 60R -pinBusDir packet_length right -pinBusY packet_length 80R -pinBusDir idle_cycles right -pinBusY idle_cycles 120R -pinBusDir initial_value right -pinBusY initial_value 100R -pinDir start right -pinY start 140R -pinDir busy right -pinY busy 160R
preplace inst dcmac_ctrl -pg 1 -lvl 3 -x 960 -y 40 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 60L -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 100L -pinDir rx_core_reset right -pinY rx_core_reset 20R -pinDir tx_core_reset right -pinY tx_core_reset 40R -pinDir rx_serdes_reset right -pinY rx_serdes_reset 60R -pinDir tx_serdes_reset right -pinY tx_serdes_reset 80R -pinDir gt_reset_all right -pinY gt_reset_all 100R -pinDir gt_reset_rx_datapath right -pinY gt_reset_rx_datapath 120R -pinDir gt_reset_tx_datapath right -pinY gt_reset_tx_datapath 140R -pinBusDir rx_reset_done left -pinBusY rx_reset_done 120L -pinBusDir tx_reset_done left -pinBusY tx_reset_done 140L
preplace netloc axi_intc_irq 1 3 2 NJ 1570 NJ
preplace netloc clk_wizard_0_clk_out1 1 0 4 50 770 250 560 650 1350 1170
preplace netloc dcmac_ctrl_0_gt_reset_all 1 3 1 1190 140n
preplace netloc dcmac_ctrl_0_gt_reset_rx_datapath 1 3 1 1170 160n
preplace netloc dcmac_ctrl_0_gt_reset_tx_datapath 1 3 1 1150 180n
preplace netloc dcmac_ctrl_0_rx_core_reset 1 3 1 1270 60n
preplace netloc dcmac_ctrl_0_rx_serdes_reset 1 3 1 1230 100n
preplace netloc dcmac_ctrl_0_tx_core_reset 1 3 1 1250 80n
preplace netloc dcmac_ctrl_0_tx_serdes_reset 1 3 1 1210 120n
preplace netloc ethernet_axis_clk 1 2 1 510 500n
preplace netloc ethernet_axis_resetn 1 2 1 730 360n
preplace netloc ethernet_gt_rx_reset_done 1 2 1 750 160n
preplace netloc ethernet_gt_tx_reset_done 1 2 1 770 180n
preplace netloc intr_1 1 0 3 NJ 1670 NJ 1670 NJ
preplace netloc packet_config_idle_cycles 1 2 1 590 440n
preplace netloc packet_config_initial_value 1 2 1 610 420n
preplace netloc packet_config_packet_count 1 2 1 710 380n
preplace netloc packet_config_packet_len 1 2 1 690 400n
preplace netloc packet_config_start 1 2 1 550 460n
preplace netloc packet_gen_busy 1 2 1 530 480n
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 0 4 30 790 250 1650 670 1510 1230
preplace netloc CIPS_0_M_AXI_GP0 1 0 2 NJ 620 NJ
preplace netloc Conn1 1 0 3 NJ 280 NJ 280 NJ
preplace netloc Conn2 1 3 2 NJ 280 NJ
preplace netloc axi_uart_bridge_M_AXI 1 1 1 N 680
preplace netloc axi_uart_bridge_UART 1 0 1 NJ 680
preplace netloc icn_ctrl_0_M00_AXI 1 3 1 N 1290
preplace netloc icn_ctrl_1_M00_AXI 1 3 1 N 1450
preplace netloc icn_ctrl_M00_AXI 1 2 1 N 1570
preplace netloc icn_ctrl_M01_AXI 1 2 1 N 1250
preplace netloc icn_ctrl_M02_AXI 1 2 1 N 1410
preplace netloc icn_ctrl_M03_AXI 1 2 1 N 1110
preplace netloc icn_ctrl_M05_AXI 1 2 1 N 850
preplace netloc icn_ctrl_M06_AXI 1 2 1 570 100n
preplace netloc packet_gen_axis_out 1 2 1 N 340
preplace netloc s_axi_1 1 2 1 N 640
levelinfo -pg 1 0 140 380 960 1380 1500
pagesize -pg 1 -db -bbox -sgen -200 0 1620 1730
",
   "No Loops_ScaleFactor":"0.757229",
   "No Loops_TopLeft":"148,107",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port S00_AXI -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port M00_AXI -pg 1 -lvl 4 -x 770 -y 170 -defaultsOSRD
preplace port port-id_aclk -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port port-id_aresetn -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace inst icn_ctrl -pg 1 -lvl 1 -x 150 -y 190 -defaultsOSRD
preplace inst icn_ctrl_0 -pg 1 -lvl 2 -x 430 -y 70 -defaultsOSRD
preplace inst icn_ctrl_1 -pg 1 -lvl 2 -x 430 -y 250 -defaultsOSRD
preplace inst axil_slave_0 -pg 1 -lvl 3 -x 660 -y 90 -defaultsOSRD
preplace inst axil_slave_1 -pg 1 -lvl 3 -x 660 -y 270 -defaultsOSRD
preplace netloc clk_wizard_0_clk_out1 1 0 3 20 110 290 150 560
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 0 3 20 270 300 160 570
preplace netloc CIPS_0_M_AXI_GP0 1 0 1 NJ 170
preplace netloc icn_ctrl_0_M00_AXI 1 2 1 N 70
preplace netloc icn_ctrl_1_M00_AXI 1 2 1 N 250
preplace netloc icn_ctrl_M00_AXI 1 1 3 NJ 170 NJ 170 NJ
preplace netloc icn_ctrl_M01_AXI 1 1 1 280 50n
preplace netloc icn_ctrl_M02_AXI 1 1 1 280 210n
levelinfo -pg 1 0 150 430 660 770
pagesize -pg 1 -db -bbox -sgen -100 0 870 340
"
}
0
