
Network Parameters:
MESH:	size: 4x4	Speed: 2 (x prcr speed)
	Width of links: 8 (in bytes)	Switch Buffer Size: 64 (in flits; )


Primary Cache Size 16KB, Line Size: 64B, Set Size: 1, Coherence: PR_WT, Adaptive: FALSE


Secondary Cache Size 64KB, Line Size: 64B, Set Size: 4, Coherence: WB_NREF, Adaptive: FALSE

Running simulation on *** pakhawaj.rice.edu ***
Associate Addr Node: start -2147315776 end -2147315508 node 0
Associate Addr Node: start -2147315508 end -2147315240 node 1
Associate Addr Node: start -2147315240 end -2147314972 node 2
Associate Addr Node: start -2147314972 end -2147314704 node 3
Associate Addr Node: start -2147314704 end -2147314436 node 4
Associate Addr Node: start -2147314436 end -2147314168 node 5
Associate Addr Node: start -2147314168 end -2147313900 node 6
Associate Addr Node: start -2147313900 end -2147313632 node 7
Associate Addr Node: start -2147481152 end -2147470976 node 0
Associate Addr Node: start -2147398592 end -2147388416 node 0
Associate Addr Node: start -2147316288 end -2147316276 node 0
Associate Addr Node: start -2147470912 end -2147460736 node 1
Associate Addr Node: start -2147388352 end -2147378176 node 1
Associate Addr Node: start -2147316224 end -2147316212 node 1
Associate Addr Node: start -2147460672 end -2147450496 node 2
Associate Addr Node: start -2147378112 end -2147367936 node 2
Associate Addr Node: start -2147316160 end -2147316148 node 2
Associate Addr Node: start -2147450432 end -2147440256 node 3
Associate Addr Node: start -2147367872 end -2147357696 node 3
Associate Addr Node: start -2147316096 end -2147316084 node 3
Associate Addr Node: start -2147440192 end -2147430016 node 4
Associate Addr Node: start -2147357632 end -2147347456 node 4
Associate Addr Node: start -2147316032 end -2147316020 node 4
Associate Addr Node: start -2147429952 end -2147419776 node 5
Associate Addr Node: start -2147347392 end -2147337216 node 5
Associate Addr Node: start -2147315968 end -2147315956 node 5
Associate Addr Node: start -2147419712 end -2147409536 node 6
Associate Addr Node: start -2147337152 end -2147326976 node 6
Associate Addr Node: start -2147315904 end -2147315892 node 6
Associate Addr Node: start -2147409472 end -2147399296 node 7
Associate Addr Node: start -2147326912 end -2147316736 node 7
Associate Addr Node: start -2147315840 end -2147315828 node 7

TIME FOR EXECUTION:	6.15853e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0           136              124(   91%)          0             2.436e-06
Num_hit: 124  Num_miss: 12 Num_lat: 0
DEMAND READ	CACHE_HIT: 116      (0.879,0.853)
DEMAND READ	CACHE_MISS_COLD: 6        (0.045,0.044)
DEMAND READ	CACHE_MISS_CONF: 1        (0.008,0.007)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.008,0.007)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 8        (0.061,0.059)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 4        (1.000,0.029)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.737 [stddev 0.973]

Statistics Record Mshr occupancy:
   Number of intervals = 13, Max Value = 3, Min Value = 0
   Sampling interval = 6.15852e+07,   Sampling rate = 2.27327e-07
   Mean = 0.737425,   Standard Deviation = 0.972807
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    611.000 (52.09%) |**************************
     1.000    397.000 (33.84%) |****************
     2.000    27.000 ( 2.30%) |*
     3.000    138.000 (11.76%) |*****
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.281 [stddev 1.513]

Statistics Record Mshr req occupancy:
   Number of intervals = 21, Max Value = 4, Min Value = 0
   Sampling interval = 6.15852e+07,   Sampling rate = 3.57229e-07
   Mean = 1.28133,   Standard Deviation = 1.51251
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1173.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0          11                0(    0%)          0             1.494e-06
Num_hit: 0  Num_miss: 11 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 6        (0.750,0.545)
DEMAND READ	CACHE_MISS_CONF: 1        (0.125,0.091)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.125,0.091)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 3        (1.000,0.273)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 7 @ 111.571 [stddev 58.475]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.679 [stddev 0.956]

Statistics Record Mshr occupancy:
   Number of intervals = 16, Max Value = 3, Min Value = 0
   Sampling interval = 6.15852e+07,   Sampling rate = 2.7604e-07
   Mean = 0.678542,   Standard Deviation = 0.955595
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    678.000 (56.17%) |****************************
     1.000    368.000 (30.49%) |***************
     2.000    32.000 ( 2.65%) |*
     3.000    129.000 (10.69%) |*****
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.679 [stddev 0.956]

Statistics Record Mshr req occupancy:
   Number of intervals = 16, Max Value = 3, Min Value = 0
   Sampling interval = 6.15852e+07,   Sampling rate = 2.7604e-07
   Mean = 0.678542,   Standard Deviation = 0.955595
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1207.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1           649              645(   99%)          0             1.065e-05
Num_hit: 645  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 641      (0.989,0.988)
DEMAND READ	CACHE_MISS_COLD: 3        (0.005,0.005)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 4        (0.006,0.006)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.002)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.902 [stddev 0.298]

Statistics Record Mshr occupancy:
   Number of intervals = 5, Max Value = 1, Min Value = 0
   Sampling interval = 6.1582e+07,   Sampling rate = 9.7431e-08
   Mean = 0.902098,   Standard Deviation = 0.298227
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14.000 ( 9.79%) |****
     1.000    129.000 (90.21%) |*********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.476 [stddev 0.670]

Statistics Record Mshr req occupancy:
   Number of intervals = 9, Max Value = 2, Min Value = 0
   Sampling interval = 6.1582e+07,   Sampling rate = 1.62385e-07
   Mean = 1.47552,   Standard Deviation = 0.669582
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    143.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1           4                1(   25%)          0             1.039e-06
Num_hit: 1  Num_miss: 3 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 3        (1.000,0.750)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 1        (1.000,0.250)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 3 @ 31.000 [stddev 0.000]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.761 [stddev 0.428]

Statistics Record Mshr occupancy:
   Number of intervals = 5, Max Value = 1, Min Value = 0
   Sampling interval = 6.1582e+07,   Sampling rate = 9.7431e-08
   Mean = 0.761194,   Standard Deviation = 0.427954
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    32.000 (23.88%) |***********
     1.000    102.000 (76.12%) |**************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.761 [stddev 0.428]

Statistics Record Mshr req occupancy:
   Number of intervals = 5, Max Value = 1, Min Value = 0
   Sampling interval = 6.1582e+07,   Sampling rate = 9.7431e-08
   Mean = 0.761194,   Standard Deviation = 0.427954
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    134.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	2
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	2
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	2
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2           500              493(   99%)          0             8.265e-06
Num_hit: 493  Num_miss: 7 Num_lat: 0
DEMAND READ	CACHE_HIT: 485      (0.972,0.970)
DEMAND READ	CACHE_MISS_COLD: 4        (0.008,0.008)
DEMAND READ	CACHE_MISS_CONF: 1        (0.002,0.002)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.002,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 8        (0.016,0.016)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.002)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.547 [stddev 0.498]

Statistics Record Mshr occupancy:
   Number of intervals = 9, Max Value = 1, Min Value = 0
   Sampling interval = 6.15832e+07,   Sampling rate = 1.62382e-07
   Mean = 0.547468,   Standard Deviation = 0.498004
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    429.000 (45.25%) |**********************
     1.000    519.000 (54.75%) |***************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.243 [stddev 1.443]

Statistics Record Mshr req occupancy:
   Number of intervals = 17, Max Value = 4, Min Value = 0
   Sampling interval = 6.15832e+07,   Sampling rate = 2.92287e-07
   Mean = 1.24262,   Standard Deviation = 1.44311
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    948.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	3
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2           7                1(   14%)          0             1.494e-06
Num_hit: 1  Num_miss: 6 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 4        (0.667,0.571)
DEMAND READ	CACHE_MISS_CONF: 1        (0.167,0.143)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.167,0.143)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 1        (1.000,0.143)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 5 @ 91.800 [stddev 58.367]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.505 [stddev 0.500]

Statistics Record Mshr occupancy:
   Number of intervals = 9, Max Value = 1, Min Value = 0
   Sampling interval = 6.15832e+07,   Sampling rate = 1.62382e-07
   Mean = 0.504792,   Standard Deviation = 0.500243
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    465.000 (49.52%) |************************
     1.000    474.000 (50.48%) |*************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.505 [stddev 0.500]

Statistics Record Mshr req occupancy:
   Number of intervals = 9, Max Value = 1, Min Value = 0
   Sampling interval = 6.15832e+07,   Sampling rate = 1.62382e-07
   Mean = 0.504792,   Standard Deviation = 0.500243
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    939.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	3
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	2
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3           464              460(   99%)          0             7.599e-06
Num_hit: 460  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 456      (0.985,0.983)
DEMAND READ	CACHE_MISS_COLD: 3        (0.006,0.006)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 4        (0.009,0.009)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.002)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.959 [stddev 0.198]

Statistics Record Mshr occupancy:
   Number of intervals = 5, Max Value = 1, Min Value = 0
   Sampling interval = 6.1583e+07,   Sampling rate = 9.74295e-08
   Mean = 0.959184,   Standard Deviation = 0.198154
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14.000 ( 4.08%) |**
     1.000    329.000 (95.92%) |***********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.464 [stddev 0.576]

Statistics Record Mshr req occupancy:
   Number of intervals = 9, Max Value = 2, Min Value = 0
   Sampling interval = 6.1583e+07,   Sampling rate = 1.62383e-07
   Mean = 1.46356,   Standard Deviation = 0.575561
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    343.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3           4                0(    0%)          0             9.093e-07
Num_hit: 0  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 3        (1.000,0.750)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.250)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 3 @ 97.667 [stddev 58.432]
DEMAND network miss WRITE	: 1 @ 125.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.898 [stddev 0.303]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6.15831e+07,   Sampling rate = 1.29906e-07
   Mean = 0.897704,   Standard Deviation = 0.303355
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    49.000 (10.23%) |*****
     1.000    430.000 (89.77%) |********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.898 [stddev 0.303]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6.15831e+07,   Sampling rate = 1.29906e-07
   Mean = 0.897704,   Standard Deviation = 0.303355
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    479.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4           325              315(   97%)          0             5.488e-06
Num_hit: 315  Num_miss: 10 Num_lat: 0
DEMAND READ	CACHE_HIT: 303      (0.935,0.932)
DEMAND READ	CACHE_MISS_COLD: 5        (0.015,0.015)
DEMAND READ	CACHE_MISS_CONF: 2        (0.006,0.006)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2        (0.006,0.006)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 12       (0.037,0.037)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.003)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.424 [stddev 0.602]

Statistics Record Mshr occupancy:
   Number of intervals = 13, Max Value = 2, Min Value = 0
   Sampling interval = 6.15849e+07,   Sampling rate = 2.27328e-07
   Mean = 0.424012,   Standard Deviation = 0.602454
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1254.000 (63.53%) |*******************************
     1.000    603.000 (30.55%) |***************
     2.000    117.000 ( 5.93%) |**
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.019 [stddev 1.515]

Statistics Record Mshr req occupancy:
   Number of intervals = 25, Max Value = 4, Min Value = 0
   Sampling interval = 6.15849e+07,   Sampling rate = 4.22181e-07
   Mean = 1.01925,   Standard Deviation = 1.51547
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1974.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	5
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	5
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4          10                0(    0%)          0             2.176e-06
Num_hit: 0  Num_miss: 10 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 5        (0.556,0.500)
DEMAND READ	CACHE_MISS_CONF: 2        (0.222,0.200)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 2        (0.222,0.200)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.100)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 7 @ 107.571 [stddev 56.924]
DEMAND network miss WRITE	: 1 @ 127.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.426 [stddev 0.589]

Statistics Record Mshr occupancy:
   Number of intervals = 15, Max Value = 2, Min Value = 0
   Sampling interval = 6.15851e+07,   Sampling rate = 2.59803e-07
   Mean = 0.425813,   Standard Deviation = 0.588559
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1327.000 (62.51%) |*******************************
     1.000    688.000 (32.41%) |****************
     2.000    108.000 ( 5.09%) |**
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.426 [stddev 0.589]

Statistics Record Mshr req occupancy:
   Number of intervals = 15, Max Value = 2, Min Value = 0
   Sampling interval = 6.15851e+07,   Sampling rate = 2.59803e-07
   Mean = 0.425813,   Standard Deviation = 0.588559
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    2123.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	5
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	5
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	4
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5           321              316(   98%)          0             5.326e-06
Num_hit: 316  Num_miss: 5 Num_lat: 0
DEMAND READ	CACHE_HIT: 308      (0.966,0.960)
DEMAND READ	CACHE_MISS_COLD: 3        (0.009,0.009)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 8        (0.025,0.025)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 1        (0.500,0.003)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (0.500,0.003)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.915 [stddev 0.279]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6.15837e+07,   Sampling rate = 1.29904e-07
   Mean = 0.915344,   Standard Deviation = 0.278738
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    32.000 ( 8.47%) |****
     1.000    346.000 (91.53%) |*********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 2.362 [stddev 1.304]

Statistics Record Mshr req occupancy:
   Number of intervals = 15, Max Value = 4, Min Value = 0
   Sampling interval = 6.15837e+07,   Sampling rate = 2.59809e-07
   Mean = 2.36243,   Standard Deviation = 1.30429
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    378.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5           5                1(   20%)          0             9.58e-07
Num_hit: 1  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 3        (0.750,0.600)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 1        (0.250,0.200)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 1        (1.000,0.200)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 3 @ 56.000 [stddev 43.301]
DEMAND network miss WRITE	: 1 @ 140.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.867 [stddev 0.340]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6.15837e+07,   Sampling rate = 1.29905e-07
   Mean = 0.867209,   Standard Deviation = 0.33981
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    49.000 (13.28%) |******
     1.000    320.000 (86.72%) |*******************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.867 [stddev 0.340]

Statistics Record Mshr req occupancy:
   Number of intervals = 8, Max Value = 1, Min Value = 0
   Sampling interval = 6.15837e+07,   Sampling rate = 1.46143e-07
   Mean = 0.867209,   Standard Deviation = 0.33981
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    369.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6           192              185(   96%)          0             3.264e-06
Num_hit: 185  Num_miss: 7 Num_lat: 0
DEMAND READ	CACHE_HIT: 177      (0.927,0.922)
DEMAND READ	CACHE_MISS_COLD: 4        (0.021,0.021)
DEMAND READ	CACHE_MISS_CONF: 1        (0.005,0.005)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.005,0.005)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 8        (0.042,0.042)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.005)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.647 [stddev 0.478]

Statistics Record Mshr occupancy:
   Number of intervals = 9, Max Value = 1, Min Value = 0
   Sampling interval = 6.15847e+07,   Sampling rate = 1.62378e-07
   Mean = 0.647239,   Standard Deviation = 0.478074
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    345.000 (35.28%) |*****************
     1.000    633.000 (64.72%) |********************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.315 [stddev 1.376]

Statistics Record Mshr req occupancy:
   Number of intervals = 17, Max Value = 4, Min Value = 0
   Sampling interval = 6.15847e+07,   Sampling rate = 2.92281e-07
   Mean = 1.31493,   Standard Deviation = 1.37644
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    978.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	3
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6           7                0(    0%)          0             1.543e-06
Num_hit: 0  Num_miss: 7 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 4        (0.667,0.571)
DEMAND READ	CACHE_MISS_CONF: 1        (0.167,0.143)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 1        (0.167,0.143)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.143)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 5 @ 114.600 [stddev 51.757]
DEMAND network miss WRITE	: 1 @ 141.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.642 [stddev 0.480]

Statistics Record Mshr occupancy:
   Number of intervals = 11, Max Value = 1, Min Value = 0
   Sampling interval = 6.15848e+07,   Sampling rate = 1.94853e-07
   Mean = 0.641543,   Standard Deviation = 0.479758
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    409.000 (35.85%) |*****************
     1.000    732.000 (64.15%) |********************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.642 [stddev 0.480]

Statistics Record Mshr req occupancy:
   Number of intervals = 11, Max Value = 1, Min Value = 0
   Sampling interval = 6.15848e+07,   Sampling rate = 1.94853e-07
   Mean = 0.641543,   Standard Deviation = 0.479758
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    1141.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	3
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	3
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	2
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7           174              170(   98%)          0             2.89e-06
Num_hit: 170  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 166      (0.960,0.954)
DEMAND READ	CACHE_MISS_COLD: 3        (0.017,0.017)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 4        (0.023,0.023)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 1        (1.000,0.006)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.962 [stddev 0.190]

Statistics Record Mshr occupancy:
   Number of intervals = 5, Max Value = 1, Min Value = 0
   Sampling interval = 6.15844e+07,   Sampling rate = 9.74272e-08
   Mean = 0.962466,   Standard Deviation = 0.19032
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    14.000 ( 3.75%) |*
     1.000    359.000 (96.25%) |************************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 1.507 [stddev 0.571]

Statistics Record Mshr req occupancy:
   Number of intervals = 9, Max Value = 2, Min Value = 0
   Sampling interval = 6.15844e+07,   Sampling rate = 1.62379e-07
   Mean = 1.5067,   Standard Deviation = 0.570873
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    373.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7           4                0(    0%)          0             9.093e-07
Num_hit: 0  Num_miss: 4 Num_lat: 0
DEMAND READ	CACHE_HIT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COLD: 3        (1.000,0.750)
DEMAND READ	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 1        (1.000,0.250)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 3 @ 107.667 [stddev 66.666]
DEMAND network miss WRITE	: 1 @ 125.000 [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.904 [stddev 0.295]

Statistics Record Mshr occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6.15846e+07,   Sampling rate = 1.29903e-07
   Mean = 0.903733,   Standard Deviation = 0.295247
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    49.000 ( 9.63%) |****
     1.000    460.000 (90.37%) |*********************************************
     2.000     0.000 ( 0.00%) |
     3.000     0.000 ( 0.00%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.904 [stddev 0.295]

Statistics Record Mshr req occupancy:
   Number of intervals = 7, Max Value = 1, Min Value = 0
   Sampling interval = 6.15846e+07,   Sampling rate = 1.29903e-07
   Mean = 0.903733,   Standard Deviation = 0.295247
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    509.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	1
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	1
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	1
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


##### wbuffer Statistics #####
wbuf0	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf1	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf2	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf3	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf4	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf5	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf6	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf7	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf8	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf9	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf10	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf11	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf12	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf13	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf14	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf15	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0

##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 0.0004%
bus1: Bus Utilization (time spent delivering pkts) = 0.0005%
bus2: Bus Utilization (time spent delivering pkts) = 0.0004%
bus3: Bus Utilization (time spent delivering pkts) = 0.0003%
bus4: Bus Utilization (time spent delivering pkts) = 0.0006%
bus5: Bus Utilization (time spent delivering pkts) = 0.0003%
bus6: Bus Utilization (time spent delivering pkts) = 0.0005%
bus7: Bus Utilization (time spent delivering pkts) = 0.0003%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 4,   Max Value = 1,   Min Value = 1
   Sampling interval = 6.1585e+07,   Sampling rate = 6.49509e-08
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
     1.000     4.000 (100.00%) |**************************************************
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 28,   Max Value = 3,   Min Value = 1
   Sampling interval = 6.15853e+07,   Sampling rate = 4.54654e-07
   Mean = 1.35714,   Standard Deviation = 0.558721
      Bin         Value
      ---         -----
     1.000    19.000 (67.86%) |*********************************
     2.000     8.000 (28.57%) |**************
     3.000     1.000 ( 3.57%) |*
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 28,   Max Value = 2,   Min Value = 2
   Sampling interval = 6.15853e+07,   Sampling rate = 4.54654e-07
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    28.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 28,   Max Value = 36.5,   Min Value = 20.5
   Sampling interval = 6.15853e+07,   Sampling rate = 4.54654e-07
   Mean = 24.1607,   Standard Deviation = 5.31081
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 28,   Max Value = 36,   Min Value = 20
   Sampling interval = 6.15853e+07,   Sampling rate = 4.54654e-07
   Mean = 23.7143,   Standard Deviation = 5.4082
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 28,   Max Value = 12,   Min Value = 0
   Sampling interval = 6.15853e+07,   Sampling rate = 4.54654e-07
   Mean = 0.857143,   Standard Deviation = 2.69037
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 19,   Max Value = 32,   Min Value = 20.5
   Sampling interval = 6.15853e+07,   Sampling rate = 3.08515e-07
   Mean = 21.1053,   Standard Deviation = 2.63828
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 19,   Max Value = 32,   Min Value = 20
   Sampling interval = 6.15853e+07,   Sampling rate = 3.08515e-07
   Mean = 20.6316,   Standard Deviation = 2.75299
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 19,   Max Value = 12,   Min Value = 0
   Sampling interval = 6.15853e+07,   Sampling rate = 3.08515e-07
   Mean = 0.631579,   Standard Deviation = 2.75299
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 8,   Max Value = 34,   Min Value = 28.5
   Sampling interval = 6.15848e+07,   Sampling rate = 1.29902e-07
   Mean = 29.875,   Standard Deviation = 2.54601
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 8,   Max Value = 34,   Min Value = 28
   Sampling interval = 6.15848e+07,   Sampling rate = 1.29902e-07
   Mean = 29.5,   Standard Deviation = 2.77746
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 8,   Max Value = 6,   Min Value = 0
   Sampling interval = 6.15848e+07,   Sampling rate = 1.29902e-07
   Mean = 1.5,   Standard Deviation = 2.77746
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 1,   Max Value = 36.5,   Min Value = 36.5
   Sampling interval = 6.15841e+07,   Sampling rate = 1.6238e-08
   Mean = 36.5,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 1,   Max Value = 36,   Min Value = 36
   Sampling interval = 6.15841e+07,   Sampling rate = 1.6238e-08
   Mean = 36,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 6.15841e+07,   Sampling rate = 1.6238e-08
   Mean = 0,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 28,   Max Value = 36.5,   Min Value = 20.5
   Sampling interval = 6.15853e+07,   Sampling rate = 4.54654e-07
   Mean = 24.1607,   Standard Deviation = 5.31081
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 28,   Max Value = 36,   Min Value = 20
   Sampling interval = 6.15853e+07,   Sampling rate = 4.54654e-07
   Mean = 23.7143,   Standard Deviation = 5.4082
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 28,   Max Value = 12,   Min Value = 0
   Sampling interval = 6.15853e+07,   Sampling rate = 4.54654e-07
   Mean = 0.857143,   Standard Deviation = 2.69037
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 31,   Max Value = 3,   Min Value = 1
   Sampling interval = 6.15852e+07,   Sampling rate = 5.03368e-07
   Mean = 1.35484,   Standard Deviation = 0.550659
      Bin         Value
      ---         -----
     1.000    21.000 (67.74%) |*********************************
     2.000     9.000 (29.03%) |**************
     3.000     1.000 ( 3.23%) |*
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 31,   Max Value = 10,   Min Value = 2
   Sampling interval = 6.15852e+07,   Sampling rate = 5.03368e-07
   Mean = 7.93548,   Standard Deviation = 3.55842
      Bin         Value
      ---         -----
     2.000     8.000 (25.81%) |************
    10.000    23.000 (74.19%) |*************************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 8,   Max Value = 34.5,   Min Value = 26.5
   Sampling interval = 6.15851e+07,   Sampling rate = 1.29902e-07
   Mean = 28.5,   Standard Deviation = 3.70328
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 8,   Max Value = 34,   Min Value = 26
   Sampling interval = 6.15851e+07,   Sampling rate = 1.29902e-07
   Mean = 28,   Standard Deviation = 3.70328
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 8,   Max Value = 0,   Min Value = 0
   Sampling interval = 6.15851e+07,   Sampling rate = 1.29902e-07
   Mean = 0,   Standard Deviation = 0
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 23,   Max Value = 70,   Min Value = 42
   Sampling interval = 6.15852e+07,   Sampling rate = 3.73466e-07
   Mean = 47.413,   Standard Deviation = 7.52972
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 23,   Max Value = 70,   Min Value = 42
   Sampling interval = 6.15852e+07,   Sampling rate = 3.73466e-07
   Mean = 47.1304,   Standard Deviation = 7.55167
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 23,   Max Value = 14,   Min Value = 0
   Sampling interval = 6.15852e+07,   Sampling rate = 3.73466e-07
   Mean = 2,   Standard Deviation = 4.0452
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 21,   Max Value = 48.5,   Min Value = 26.5
   Sampling interval = 6.15852e+07,   Sampling rate = 3.40991e-07
   Mean = 38.4762,   Standard Deviation = 7.97884
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 21,   Max Value = 48,   Min Value = 26
   Sampling interval = 6.15852e+07,   Sampling rate = 3.40991e-07
   Mean = 38.0952,   Standard Deviation = 8.03682
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 21,   Max Value = 6,   Min Value = 0
   Sampling interval = 6.15852e+07,   Sampling rate = 3.40991e-07
   Mean = 0.666667,   Standard Deviation = 1.82574
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 9,   Max Value = 64.5,   Min Value = 34.5
   Sampling interval = 6.15849e+07,   Sampling rate = 1.4614e-07
   Mean = 48.9444,   Standard Deviation = 9.50804
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 9,   Max Value = 64,   Min Value = 34
   Sampling interval = 6.15849e+07,   Sampling rate = 1.4614e-07
   Mean = 48.6667,   Standard Deviation = 9.53939
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 9,   Max Value = 14,   Min Value = 0
   Sampling interval = 6.15849e+07,   Sampling rate = 1.4614e-07
   Mean = 2.22222,   Standard Deviation = 4.84195
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 1,   Max Value = 70,   Min Value = 70
   Sampling interval = 6.15842e+07,   Sampling rate = 1.62379e-08
   Mean = 70,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 1,   Max Value = 70,   Min Value = 70
   Sampling interval = 6.15842e+07,   Sampling rate = 1.62379e-08
   Mean = 70,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 1,   Max Value = 12,   Min Value = 12
   Sampling interval = 6.15842e+07,   Sampling rate = 1.62379e-08
   Mean = 12,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 31,   Max Value = 70,   Min Value = 26.5
   Sampling interval = 6.15852e+07,   Sampling rate = 5.03368e-07
   Mean = 42.5323,   Standard Deviation = 10.7494
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 31,   Max Value = 70,   Min Value = 26
   Sampling interval = 6.15852e+07,   Sampling rate = 5.03368e-07
   Mean = 42.1935,   Standard Deviation = 10.8364
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 31,   Max Value = 14,   Min Value = 0
   Sampling interval = 6.15852e+07,   Sampling rate = 5.03368e-07
   Mean = 1.48387,   Standard Deviation = 3.57651
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 1.49386e-06
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 4.22179e-07
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 8.44358e-07
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 8.44358e-07
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 1.16911e-06
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 2.11089e-06
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 1.33149e-06
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 8.44358e-07
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 1.59129e-06
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 8.44358e-07
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 1.16911e-06
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 8.44358e-07
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 1.62377e-07
Utilization of buffer Buffer of node 5, dim 1, dir0 in network Reply = 1.68872e-06
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 2.59802e-07
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 4.15684e-06
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 1.55881e-06
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 1.03921e-06
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 2.85783e-06
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 1.03921e-06
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 2.07842e-06
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 1.03921e-06
Utilization of oport 0 in network Reply = 1.50198e-06
Utilization of oport 2 in network Reply = 9.0119e-07
Utilization of oport 3 in network Reply = 6.81981e-07
Utilization of oport 4 in network Reply = 1.54258e-06
Utilization of oport 5 in network Reply = 6.41387e-07
Utilization of oport 6 in network Reply = 1.28277e-06
Utilization of oport 7 in network Reply = 6.81981e-07
Reply Network Utilization: 1.2629e-06
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 6.49506e-07
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 6.49506e-07
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 1.62377e-07
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 6.49506e-07
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 3.24753e-07
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 4.8713e-07
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 6.49506e-07
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 3.24753e-07
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 3.24753e-07
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 3.24753e-07
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 3.24753e-07
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 3.24753e-07
Utilization of buffer Buffer of node 1, dim 1, dir1 in network Request = 1.62377e-07
Utilization of buffer Buffer of node 2, dim 1, dir1 in network Request = 1.62377e-07
Utilization of buffer Buffer of node 3, dim 1, dir1 in network Request = 1.62377e-07
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 4.8713e-07
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 8.11883e-07
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 4.8713e-07
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 4.8713e-07
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 9.74259e-07
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 3.24753e-07
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 8.11883e-07
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 4.8713e-07
Utilization of oport 0 in network Request = 4.05941e-08
Utilization of oport 1 in network Request = 3.24753e-07
Utilization of oport 2 in network Request = 1.21782e-07
Utilization of oport 3 in network Request = 8.11883e-08
Utilization of oport 4 in network Request = 2.43565e-07
Utilization of oport 5 in network Request = 8.11883e-08
Utilization of oport 6 in network Request = 1.62377e-07
Utilization of oport 7 in network Request = 8.11883e-08
Req Network Utilization: 3.77133e-07
Total Network Utilization: 8.05252e-07

PROCESSOR 0 Phase 0 STATISTICS: 
Start cycle: 0		icount: 0
End cycle: 61585281		icount: 158137309

Statistics Record Active list size:
   Number of samples = 59404395,   Max Value = 64,   Min Value = 1
   Sampling interval = 6.15853e+07,   Sampling rate = 0.964588
   Mean = 37.7853,   Standard Deviation = 22.303
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    4319065.000 ( 7.27%) |***
     8.000    10385193.000 (17.48%) |********
    16.000    6553395.000 (11.03%) |*****
    24.000    5240826.000 ( 8.82%) |****
    32.000    4946151.000 ( 8.33%) |****
    40.000    3272593.000 ( 5.51%) |**
    48.000    2647980.000 ( 4.46%) |**
    56.000    7431262.000 (12.51%) |******
    64.000    14607930.000 (24.59%) |************
End of Report


Statistics Record Speculation level:
   Number of samples = 59404395,   Max Value = 8,   Min Value = 0
   Sampling interval = 6.15853e+07,   Sampling rate = 0.964588
   Mean = 2.17179,   Standard Deviation = 1.8734
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 59404395,   Max Value = 4,   Min Value = 0
   Sampling interval = 6.15853e+07,   Sampling rate = 0.964588
   Mean = 0.148094,   Standard Deviation = 0.403523
End of Report


Statistics Record Load queue size:
   Number of samples = 59404395,   Max Value = 23,   Min Value = 0
   Sampling interval = 6.15853e+07,   Sampling rate = 0.964588
   Mean = 1.16394,   Standard Deviation = 1.30233
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    55961666.000 (94.20%) |***********************************************
     4.000    3398616.000 ( 5.72%) |**
     8.000    31177.000 ( 0.05%) |
    12.000    7420.000 ( 0.01%) |
    16.000    4866.000 ( 0.01%) |
    20.000    650.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 10235571, BPB Bad predictions: 1394917, BPB Prediction rate: 0.880064
RAS Good predictions: 1779699, RAS Bad predictions: 1358437, RAS Prediction rate: 0.567120
Loads issued: 14656069, speced: 886692, limbos: 818330, unlimbos: 809753, redos: 0, kills: 0
Memory unit fwds: 1516933, Virtual store buffer fwds: 0 Partial overlaps: 172218

Statistics Record Bad prediction flushes:
   Number of samples = 2752798,   Max Value = 63,   Min Value = 0
   Sampling interval = 6.15853e+07,   Sampling rate = 0.044699
   Mean = 9.52292,   Standard Deviation = 12.6719
End of Report

Exceptions: 869005
Soft Exceptions: 508
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 2416 underflows: 2415
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 869005,   Max Value = 63,   Min Value = 2
   Sampling interval = 6.15853e+07,   Sampling rate = 0.0141106
   Mean = 15.1613,   Standard Deviation = 5.41226
End of Report

ALU utilization: 93.4%
FPU utilization: 0.1%
Addr. gen. utilization: 23.0%

Statistics Record Waiting for exceptions:
   Number of samples = 868497,   Max Value = 0,   Min Value = 0
   Sampling interval = 6.15853e+07,   Sampling rate = 0.0141023
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 116(0.885,0.879) Mean 17.224/1.000/1.000 Stddev 2.246/0.000/0.000
Demand read L1COAL -- Num 8(0.061,0.061) Mean 160.750/121.750/121.750 Stddev 23.493/51.555/51.555
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 2(0.015,0.015) Mean 194.000/44.000/44.000 Stddev 33.941/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1(0.008,0.008) Mean 125.000/122.000/122.000 Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 4(0.031,0.030) Mean 192.250/165.500/165.500 Stddev 22.366/16.583/16.583
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 1(1.000,0.008) Mean 27.000/10.000/10.000 Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.134
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.000
Avail loss from Branch time: 0.010
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.121
Efficiency loss from Unpredicted branch: 0.084
Efficiency loss from Shadow mappers full: 0.014
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.166 excepts: 0.083



PROCESSOR 4 Phase 0 STATISTICS: 
Start cycle: 61582959		icount: 0
End cycle: 61585497		icount: 5261

Statistics Record Active list size:
   Number of samples = 2538,   Max Value = 64,   Min Value = 2
   Sampling interval = 2537,   Sampling rate = 1.00039
   Mean = 61.0504,   Standard Deviation = 9.49592
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    17.000 ( 0.67%) |
     8.000    26.000 ( 1.02%) |
    16.000    23.000 ( 0.91%) |
    24.000    31.000 ( 1.22%) |
    32.000    19.000 ( 0.75%) |
    40.000    22.000 ( 0.87%) |
    48.000    31.000 ( 1.22%) |
    56.000    750.000 (29.55%) |**************
    64.000    1619.000 (63.79%) |*******************************
End of Report


Statistics Record Speculation level:
   Number of samples = 2538,   Max Value = 5,   Min Value = 0
   Sampling interval = 2537,   Sampling rate = 1.00039
   Mean = 4.02561,   Standard Deviation = 1.06385
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 2538,   Max Value = 3,   Min Value = 0
   Sampling interval = 2537,   Sampling rate = 1.00039
   Mean = 0.0772262,   Standard Deviation = 0.304262
End of Report


Statistics Record Load queue size:
   Number of samples = 2538,   Max Value = 13,   Min Value = 0
   Sampling interval = 2537,   Sampling rate = 1.00039
   Mean = 5.34712,   Standard Deviation = 1.77833
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    218.000 ( 8.59%) |****
     4.000    2139.000 (84.28%) |******************************************
     8.000    176.000 ( 6.93%) |***
    12.000     5.000 ( 0.20%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 320, BPB Bad predictions: 12, BPB Prediction rate: 0.963855
RAS Good predictions: 4, RAS Bad predictions: 2, RAS Prediction rate: 0.666667
Loads issued: 1711, speced: 19, limbos: 17, unlimbos: 15, redos: 0, kills: 0
Memory unit fwds: 16, Virtual store buffer fwds: 28 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 14,   Max Value = 63,   Min Value = 0
   Sampling interval = 2535,   Sampling rate = 0.00552268
   Mean = 24.8571,   Standard Deviation = 25.9077
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 23,   Min Value = 5
   Sampling interval = 2538,   Sampling rate = 0.000788022
   Mean = 14,   Standard Deviation = 12.7279
End of Report

ALU utilization: 67.5%
FPU utilization: 0.0%
Addr. gen. utilization: 34.4%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 2538,   Sampling rate = 0.000788022
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 311(0.928,0.926) Mean 17.367/1.000/1.000 Stddev 1.964/0.000/0.000
Demand read L1COAL -- Num 16(0.048,0.048) Mean 170.312/142.625/142.625 Stddev 18.952/41.676/41.676
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 2(0.006,0.006) Mean 208.000/44.000/44.000 Stddev 35.355/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 3(0.009,0.009) Mean 229.000/132.667/132.667 Stddev 107.084/12.662/12.662
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 3(0.009,0.009) Mean 186.333/170.000/170.000 Stddev 16.166/17.521/17.521
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(1.000,0.003) Mean 145.000/140.000/140.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.023
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.326
Avail loss from Branch time: 0.083
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.088
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.066 excepts: 0.005



PROCESSOR 1 Phase 0 STATISTICS: 
Start cycle: 61581879		icount: 0
End cycle: 61585545		icount: 10129

Statistics Record Active list size:
   Number of samples = 3666,   Max Value = 64,   Min Value = 2
   Sampling interval = 3665,   Sampling rate = 1.00027
   Mean = 62.2752,   Standard Deviation = 5.98546
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12.000 ( 0.33%) |
     8.000    13.000 ( 0.35%) |
    16.000    14.000 ( 0.38%) |
    24.000    10.000 ( 0.27%) |
    32.000    11.000 ( 0.30%) |
    40.000    15.000 ( 0.41%) |
    48.000    10.000 ( 0.27%) |
    56.000    1633.000 (44.54%) |**********************
    64.000    1948.000 (53.14%) |**************************
End of Report


Statistics Record Speculation level:
   Number of samples = 3666,   Max Value = 5,   Min Value = 0
   Sampling interval = 3665,   Sampling rate = 1.00027
   Mean = 4.22941,   Standard Deviation = 0.69535
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 3666,   Max Value = 1,   Min Value = 0
   Sampling interval = 3665,   Sampling rate = 1.00027
   Mean = 0.00518276,   Standard Deviation = 0.0718144
End of Report


Statistics Record Load queue size:
   Number of samples = 3666,   Max Value = 13,   Min Value = 0
   Sampling interval = 3665,   Sampling rate = 1.00027
   Mean = 5.42526,   Standard Deviation = 1.21788
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    144.000 ( 3.93%) |*
     4.000    3389.000 (92.44%) |**********************************************
     8.000    128.000 ( 3.49%) |*
    12.000     5.000 ( 0.14%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 656, BPB Bad predictions: 5, BPB Prediction rate: 0.992436
RAS Good predictions: 6, RAS Bad predictions: 3, RAS Prediction rate: 0.666667
Loads issued: 3335, speced: 3, limbos: 3, unlimbos: 3, redos: 0, kills: 0
Memory unit fwds: 11, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 8,   Max Value = 63,   Min Value = 0
   Sampling interval = 3655,   Sampling rate = 0.00218878
   Mean = 21.625,   Standard Deviation = 25.5283
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 31,   Min Value = 5
   Sampling interval = 3666,   Sampling rate = 0.000545554
   Mean = 18,   Standard Deviation = 18.3848
End of Report

ALU utilization: 91.2%
FPU utilization: 0.0%
Addr. gen. utilization: 45.8%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 3666,   Sampling rate = 0.000545554
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 653(0.982,0.980) Mean 17.622/1.000/1.000 Stddev 1.480/0.000/0.000
Demand read L1COAL -- Num 8(0.012,0.012) Mean 137.375/118.000/118.000 Stddev 76.410/80.474/80.474
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 3(0.005,0.005) Mean 93.333/44.000/44.000 Stddev 47.014/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 1(0.002,0.002) Mean 218.000/204.000/204.000 Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 1(1.000,0.002) Mean 63.000/13.000/10.000 Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.023
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.085
Avail loss from Branch time: 0.133
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.091
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.017 excepts: 0.004



PROCESSOR 2 Phase 0 STATISTICS: 
Start cycle: 61582247		icount: 0
End cycle: 61585627		icount: 7958

Statistics Record Active list size:
   Number of samples = 3380,   Max Value = 64,   Min Value = 2
   Sampling interval = 3379,   Sampling rate = 1.0003
   Mean = 61.7006,   Standard Deviation = 7.71018
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16.000 ( 0.47%) |
     8.000    24.000 ( 0.71%) |
    16.000    24.000 ( 0.71%) |
    24.000    15.000 ( 0.44%) |
    32.000    14.000 ( 0.41%) |
    40.000    19.000 ( 0.56%) |
    48.000    21.000 ( 0.62%) |
    56.000    1170.000 (34.62%) |*****************
    64.000    2077.000 (61.45%) |******************************
End of Report


Statistics Record Speculation level:
   Number of samples = 3380,   Max Value = 5,   Min Value = 0
   Sampling interval = 3379,   Sampling rate = 1.0003
   Mean = 4.03195,   Standard Deviation = 0.996078
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 3380,   Max Value = 2,   Min Value = 0
   Sampling interval = 3379,   Sampling rate = 1.0003
   Mean = 0.0100592,   Standard Deviation = 0.111034
End of Report


Statistics Record Load queue size:
   Number of samples = 3380,   Max Value = 13,   Min Value = 0
   Sampling interval = 3379,   Sampling rate = 1.0003
   Mean = 5.36805,   Standard Deviation = 1.6817
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    177.000 ( 5.24%) |**
     4.000    3011.000 (89.08%) |********************************************
     8.000    187.000 ( 5.53%) |**
    12.000     5.000 ( 0.15%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 502, BPB Bad predictions: 10, BPB Prediction rate: 0.980469
RAS Good predictions: 4, RAS Bad predictions: 3, RAS Prediction rate: 0.571429
Loads issued: 2609, speced: 14, limbos: 13, unlimbos: 11, redos: 0, kills: 0
Memory unit fwds: 15, Virtual store buffer fwds: 2 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 13,   Max Value = 63,   Min Value = 0
   Sampling interval = 3369,   Sampling rate = 0.00385871
   Mean = 22.5385,   Standard Deviation = 24.1406
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 31,   Min Value = 5
   Sampling interval = 3380,   Sampling rate = 0.000591716
   Mean = 18,   Standard Deviation = 18.3848
End of Report

ALU utilization: 77.2%
FPU utilization: 0.0%
Addr. gen. utilization: 39.1%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 3380,   Sampling rate = 0.000591716
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 497(0.965,0.963) Mean 17.527/1.000/1.000 Stddev 1.700/0.000/0.000
Demand read L1COAL -- Num 12(0.023,0.023) Mean 207.167/172.583/172.583 Stddev 53.174/78.742/78.742
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 2(0.004,0.004) Mean 219.500/44.000/44.000 Stddev 34.648/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1(0.002,0.002) Mean 358.000/119.000/119.000 Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 3(0.006,0.006) Mean 207.667/196.667/196.667 Stddev 71.023/67.099/67.099
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 1(1.000,0.002) Mean 15.000/10.000/10.000 Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.040
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.241
Avail loss from Branch time: 0.074
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.089
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.037 excepts: 0.005



PROCESSOR 5 Phase 0 STATISTICS: 
Start cycle: 61583315		icount: 0
End cycle: 61585739		icount: 5914

Statistics Record Active list size:
   Number of samples = 2424,   Max Value = 64,   Min Value = 2
   Sampling interval = 2423,   Sampling rate = 1.00041
   Mean = 61.7995,   Standard Deviation = 7.24686
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12.000 ( 0.50%) |
     8.000    13.000 ( 0.54%) |
    16.000    14.000 ( 0.58%) |
    24.000    10.000 ( 0.41%) |
    32.000    11.000 ( 0.45%) |
    40.000     7.000 ( 0.29%) |
    48.000     9.000 ( 0.37%) |
    56.000    887.000 (36.59%) |******************
    64.000    1461.000 (60.27%) |******************************
End of Report


Statistics Record Speculation level:
   Number of samples = 2424,   Max Value = 5,   Min Value = 0
   Sampling interval = 2423,   Sampling rate = 1.00041
   Mean = 4.11386,   Standard Deviation = 0.822851
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 2424,   Max Value = 1,   Min Value = 0
   Sampling interval = 2423,   Sampling rate = 1.00041
   Mean = 0.0668317,   Standard Deviation = 0.249782
End of Report


Statistics Record Load queue size:
   Number of samples = 2424,   Max Value = 13,   Min Value = 0
   Sampling interval = 2423,   Sampling rate = 1.00041
   Mean = 5.5953,   Standard Deviation = 1.67352
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    49.000 ( 2.02%) |*
     4.000    2167.000 (89.40%) |********************************************
     8.000    203.000 ( 8.37%) |****
    12.000     5.000 ( 0.21%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 375, BPB Bad predictions: 5, BPB Prediction rate: 0.986842
RAS Good predictions: 6, RAS Bad predictions: 3, RAS Prediction rate: 0.666667
Loads issued: 1930, speced: 3, limbos: 3, unlimbos: 3, redos: 0, kills: 0
Memory unit fwds: 11, Virtual store buffer fwds: 5 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 8,   Max Value = 63,   Min Value = 0
   Sampling interval = 2413,   Sampling rate = 0.00331538
   Mean = 21.625,   Standard Deviation = 25.5283
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 31,   Min Value = 5
   Sampling interval = 2424,   Sampling rate = 0.000825083
   Mean = 18,   Standard Deviation = 18.3848
End of Report

ALU utilization: 80.0%
FPU utilization: 0.0%
Addr. gen. utilization: 40.3%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 2424,   Sampling rate = 0.000825083
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 367(0.956,0.953) Mean 17.567/1.000/1.000 Stddev 1.613/0.000/0.000
Demand read L1COAL -- Num 12(0.031,0.031) Mean 149.000/121.167/121.167 Stddev 17.746/38.331/38.331
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 1(0.003,0.003) Mean 150.000/143.000/143.000 Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 2(0.005,0.005) Mean 191.500/44.000/44.000 Stddev 34.648/0.000/0.000
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1(0.003,0.003) Mean 122.000/119.000/119.000 Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 1(0.003,0.003) Mean 176.000/159.000/159.000 Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 1(1.000,0.003) Mean 206.000/156.000/153.000 Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.044
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.214
Avail loss from Branch time: 0.071
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.091
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.029 excepts: 0.006



PROCESSOR 6 Phase 0 STATISTICS: 
Start cycle: 61583671		icount: 0
End cycle: 61585821		icount: 4043

Statistics Record Active list size:
   Number of samples = 2150,   Max Value = 64,   Min Value = 2
   Sampling interval = 2149,   Sampling rate = 1.00047
   Mean = 61.1074,   Standard Deviation = 9.56636
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    16.000 ( 0.74%) |
     8.000    24.000 ( 1.12%) |
    16.000    24.000 ( 1.12%) |
    24.000    15.000 ( 0.70%) |
    32.000    14.000 ( 0.65%) |
    40.000    19.000 ( 0.88%) |
    48.000    21.000 ( 0.98%) |
    56.000    556.000 (25.86%) |************
    64.000    1461.000 (67.95%) |*********************************
End of Report


Statistics Record Speculation level:
   Number of samples = 2150,   Max Value = 5,   Min Value = 0
   Sampling interval = 2149,   Sampling rate = 1.00047
   Mean = 3.77814,   Standard Deviation = 1.25619
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 2150,   Max Value = 2,   Min Value = 0
   Sampling interval = 2149,   Sampling rate = 1.00047
   Mean = 0.0827907,   Standard Deviation = 0.282302
End of Report


Statistics Record Load queue size:
   Number of samples = 2150,   Max Value = 13,   Min Value = 0
   Sampling interval = 2149,   Sampling rate = 1.00047
   Mean = 5.47814,   Standard Deviation = 2.00911
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    175.000 ( 8.14%) |****
     4.000    1795.000 (83.49%) |*****************************************
     8.000    175.000 ( 8.14%) |****
    12.000     5.000 ( 0.23%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 241, BPB Bad predictions: 10, BPB Prediction rate: 0.960159
RAS Good predictions: 4, RAS Bad predictions: 3, RAS Prediction rate: 0.571429
Loads issued: 1304, speced: 14, limbos: 13, unlimbos: 11, redos: 0, kills: 0
Memory unit fwds: 15, Virtual store buffer fwds: 30 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 13,   Max Value = 63,   Min Value = 0
   Sampling interval = 2139,   Sampling rate = 0.00607761
   Mean = 22.5385,   Standard Deviation = 24.1406
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 31,   Min Value = 5
   Sampling interval = 2150,   Sampling rate = 0.000930233
   Mean = 18,   Standard Deviation = 18.3848
End of Report

ALU utilization: 60.7%
FPU utilization: 0.0%
Addr. gen. utilization: 31.1%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 2150,   Sampling rate = 0.000930233
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 236(0.929,0.925) Mean 17.364/1.000/1.000 Stddev 1.992/0.000/0.000
Demand read L1COAL -- Num 12(0.047,0.047) Mean 190.417/158.083/158.083 Stddev 37.708/63.816/63.816
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 1(0.004,0.004) Mean 183.000/44.000/44.000 Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 2(0.008,0.008) Mean 304.500/127.000/127.000 Stddev 235.467/11.314/11.314
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 3(0.012,0.012) Mean 265.000/190.667/190.667 Stddev 85.135/35.810/35.810
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(1.000,0.004) Mean 159.000/154.000/154.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.029
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.398
Avail loss from Branch time: 0.058
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.087
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.072 excepts: 0.009



PROCESSOR 3 Phase 0 STATISTICS: 
Start cycle: 61582603		icount: 0
End cycle: 61585866		icount: 8479

Statistics Record Active list size:
   Number of samples = 3263,   Max Value = 64,   Min Value = 2
   Sampling interval = 3262,   Sampling rate = 1.00031
   Mean = 62.2253,   Standard Deviation = 6.33433
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12.000 ( 0.37%) |
     8.000    13.000 ( 0.40%) |
    16.000    14.000 ( 0.43%) |
    24.000    10.000 ( 0.31%) |
    32.000    11.000 ( 0.34%) |
    40.000    15.000 ( 0.46%) |
    48.000    10.000 ( 0.31%) |
    56.000    1358.000 (41.62%) |********************
    64.000    1820.000 (55.78%) |***************************
End of Report


Statistics Record Speculation level:
   Number of samples = 3263,   Max Value = 5,   Min Value = 0
   Sampling interval = 3262,   Sampling rate = 1.00031
   Mean = 4.12964,   Standard Deviation = 0.761618
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 3263,   Max Value = 1,   Min Value = 0
   Sampling interval = 3262,   Sampling rate = 1.00031
   Mean = 0.0450506,   Standard Deviation = 0.207447
End of Report


Statistics Record Load queue size:
   Number of samples = 3263,   Max Value = 13,   Min Value = 0
   Sampling interval = 3262,   Sampling rate = 1.00031
   Mean = 5.75575,   Standard Deviation = 1.73332
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    126.000 ( 3.86%) |*
     4.000    2804.000 (85.93%) |******************************************
     8.000    328.000 (10.05%) |*****
    12.000     5.000 ( 0.15%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 546, BPB Bad predictions: 5, BPB Prediction rate: 0.990926
RAS Good predictions: 6, RAS Bad predictions: 3, RAS Prediction rate: 0.666667
Loads issued: 2785, speced: 3, limbos: 3, unlimbos: 3, redos: 0, kills: 0
Memory unit fwds: 11, Virtual store buffer fwds: 26 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 8,   Max Value = 63,   Min Value = 0
   Sampling interval = 3252,   Sampling rate = 0.00246002
   Mean = 21.625,   Standard Deviation = 25.5283
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 31,   Min Value = 5
   Sampling interval = 3263,   Sampling rate = 0.000612933
   Mean = 18,   Standard Deviation = 18.3848
End of Report

ALU utilization: 85.6%
FPU utilization: 0.0%
Addr. gen. utilization: 43.1%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 3263,   Sampling rate = 0.000612933
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 543(0.978,0.977) Mean 17.610/1.000/1.000 Stddev 1.501/0.000/0.000
Demand read L1COAL -- Num 8(0.014,0.014) Mean 156.250/114.500/114.500 Stddev 17.678/44.016/44.016
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 1(0.002,0.002) Mean 183.000/44.000/44.000 Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1(0.002,0.002) Mean 138.000/135.000/135.000 Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 2(0.004,0.004) Mean 254.000/151.500/151.500 Stddev 123.037/2.121/2.121
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(1.000,0.002) Mean 300.000/141.000/138.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.021
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.140
Avail loss from Branch time: 0.124
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.091
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.020 excepts: 0.004



PROCESSOR 7 Phase 0 STATISTICS: 
Start cycle: 61584027		icount: 0
End cycle: 61586053		icount: 4669

Statistics Record Active list size:
   Number of samples = 2026,   Max Value = 64,   Min Value = 2
   Sampling interval = 2025,   Sampling rate = 1.00049
   Mean = 61.7478,   Standard Deviation = 7.96505
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    12.000 ( 0.59%) |
     8.000    13.000 ( 0.64%) |
    16.000    14.000 ( 0.69%) |
    24.000    10.000 ( 0.49%) |
    32.000    11.000 ( 0.54%) |
    40.000    15.000 ( 0.74%) |
    48.000    10.000 ( 0.49%) |
    56.000    723.000 (35.69%) |*****************
    64.000    1218.000 (60.12%) |******************************
End of Report


Statistics Record Speculation level:
   Number of samples = 2026,   Max Value = 5,   Min Value = 0
   Sampling interval = 2025,   Sampling rate = 1.00049
   Mean = 4.0074,   Standard Deviation = 0.88858
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 2026,   Max Value = 1,   Min Value = 0
   Sampling interval = 2025,   Sampling rate = 1.00049
   Mean = 0.0725568,   Standard Deviation = 0.259472
End of Report


Statistics Record Load queue size:
   Number of samples = 2026,   Max Value = 13,   Min Value = 0
   Sampling interval = 2025,   Sampling rate = 1.00049
   Mean = 6.09724,   Standard Deviation = 2.14117
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    83.000 ( 4.10%) |**
     4.000    1580.000 (77.99%) |**************************************
     8.000    358.000 (17.67%) |********
    12.000     5.000 ( 0.25%) |
    16.000     0.000 ( 0.00%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 292, BPB Bad predictions: 5, BPB Prediction rate: 0.983165
RAS Good predictions: 6, RAS Bad predictions: 3, RAS Prediction rate: 0.666667
Loads issued: 1515, speced: 3, limbos: 3, unlimbos: 3, redos: 0, kills: 0
Memory unit fwds: 11, Virtual store buffer fwds: 26 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 8,   Max Value = 63,   Min Value = 0
   Sampling interval = 2015,   Sampling rate = 0.00397022
   Mean = 21.625,   Standard Deviation = 25.5283
End of Report

Exceptions: 2
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 2,   Max Value = 31,   Min Value = 5
   Sampling interval = 2026,   Sampling rate = 0.000987167
   Mean = 18,   Standard Deviation = 18.3848
End of Report

ALU utilization: 75.2%
FPU utilization: 0.0%
Addr. gen. utilization: 38.0%

Statistics Record Waiting for exceptions:
   Number of samples = 2,   Max Value = 0,   Min Value = 0
   Sampling interval = 2026,   Sampling rate = 0.000987167
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 289(0.960,0.957) Mean 17.557/1.000/1.000 Stddev 1.604/0.000/0.000
Demand read L1COAL -- Num 8(0.027,0.026) Mean 173.000/123.375/123.375 Stddev 24.266/50.083/50.083
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 1(0.003,0.003) Mean 213.000/44.000/44.000 Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1(0.003,0.003) Mean 168.000/165.000/165.000 Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 2(0.007,0.007) Mean 270.000/153.000/153.000 Stddev 142.836/0.000/0.000
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(1.000,0.003) Mean 300.000/141.000/138.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.019
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.241
Avail loss from Branch time: 0.106
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.091
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.037 excepts: 0.008




TIME FOR EXECUTION:	6.17107e+07

##### Cache Statistics #####

Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache0         75147            66233(   88%)          0             0.001112
Num_hit: 66233  Num_miss: 8914 Num_lat: 0
DEMAND READ	CACHE_HIT: 66135    (0.988,0.880)
DEMAND READ	CACHE_MISS_COLD: 200      (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 21       (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 472      (0.007,0.006)
DEMAND READ	CACHE_MISS_COHE: 13       (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 98       (0.001,0.001)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 8208     (1.000,0.109)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.157 [stddev 0.387]

Statistics Record Mshr occupancy:
   Number of intervals = 1385, Max Value = 4, Min Value = 0
   Sampling interval = 125416,   Sampling rate = 0.0110512
   Mean = 0.157057,   Standard Deviation = 0.386724
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    106621.000 (85.04%) |******************************************
     1.000    17954.000 (14.32%) |*******
     2.000    665.000 ( 0.53%) |
     3.000    133.000 ( 0.11%) |
     4.000     2.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.226 [stddev 0.696]

Statistics Record Mshr req occupancy:
   Number of intervals = 1483, Max Value = 11, Min Value = 0
   Sampling interval = 125416,   Sampling rate = 0.0118326
   Mean = 0.226409,   Standard Deviation = 0.696126
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    125375.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	61
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	61
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	9
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 480	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache0        8935             8506(   95%)          0             0.001091
Num_hit: 8506  Num_miss: 429 Num_lat: 0
DEMAND READ	CACHE_HIT: 463      (0.640,0.052)
DEMAND READ	CACHE_MISS_COLD: 200      (0.277,0.022)
DEMAND READ	CACHE_MISS_CONF: 30       (0.041,0.003)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 30       (0.041,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7687     (0.936,0.860)
DEMAND WRITE	CACHE_MISS_COLD: 144      (0.018,0.016)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 25       (0.003,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 356      (0.043,0.040)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 230 @ 54.348 [stddev 44.172]
DEMAND network miss WRITE	: 169 @ 43.586 [stddev 30.183]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.166 [stddev 0.430]

Statistics Record Mshr occupancy:
   Number of intervals = 797, Max Value = 5, Min Value = 0
   Sampling interval = 125458,   Sampling rate = 0.00636069
   Mean = 0.16621,   Standard Deviation = 0.429903
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    106776.000 (85.14%) |******************************************
     1.000    16995.000 (13.55%) |******
     2.000    1185.000 ( 0.94%) |
     3.000    374.000 ( 0.30%) |
     4.000    62.000 ( 0.05%) |
     5.000    22.000 ( 0.02%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.206 [stddev 0.637]

Statistics Record Mshr req occupancy:
   Number of intervals = 1153, Max Value = 8, Min Value = 0
   Sampling interval = 125458,   Sampling rate = 0.0091983
   Mean = 0.205862,   Standard Deviation = 0.636589
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    125414.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	61
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	61
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	26
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache1         75057            65901(   88%)          0             0.001113
Num_hit: 65901  Num_miss: 9156 Num_lat: 0
DEMAND READ	CACHE_HIT: 65718    (0.983,0.876)
DEMAND READ	CACHE_MISS_COLD: 200      (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 272      (0.004,0.004)
DEMAND READ	CACHE_MISS_CAP: 472      (0.007,0.006)
DEMAND READ	CACHE_MISS_COHE: 12       (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 183      (0.003,0.002)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 8200     (1.000,0.109)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.174 [stddev 0.400]

Statistics Record Mshr occupancy:
   Number of intervals = 1887, Max Value = 4, Min Value = 0
   Sampling interval = 124278,   Sampling rate = 0.0151917
   Mean = 0.173817,   Standard Deviation = 0.399872
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    103593.000 (83.39%) |*****************************************
     1.000    19745.000 (15.89%) |*******
     2.000    841.000 ( 0.68%) |
     3.000    53.000 ( 0.04%) |
     4.000     2.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.200 [stddev 0.539]

Statistics Record Mshr req occupancy:
   Number of intervals = 2070, Max Value = 11, Min Value = 0
   Sampling interval = 124278,   Sampling rate = 0.0166643
   Mean = 0.199519,   Standard Deviation = 0.538651
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    124234.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	77
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	77
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	19
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 747	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache1        9171             8748(   95%)          0             0.001101
Num_hit: 8748  Num_miss: 423 Num_lat: 0
DEMAND READ	CACHE_HIT: 724      (0.748,0.079)
DEMAND READ	CACHE_MISS_COLD: 200      (0.207,0.022)
DEMAND READ	CACHE_MISS_CONF: 22       (0.023,0.002)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 22       (0.023,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7570     (0.923,0.825)
DEMAND WRITE	CACHE_MISS_COLD: 144      (0.018,0.016)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 35       (0.004,0.004)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 454      (0.055,0.050)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 222 @ 54.532 [stddev 43.914]
DEMAND network miss WRITE	: 179 @ 47.793 [stddev 34.322]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.176 [stddev 0.415]

Statistics Record Mshr occupancy:
   Number of intervals = 801, Max Value = 4, Min Value = 0
   Sampling interval = 124431,   Sampling rate = 0.00644534
   Mean = 0.175786,   Standard Deviation = 0.414783
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    104071.000 (83.67%) |*****************************************
     1.000    18866.000 (15.17%) |*******
     2.000    1374.000 ( 1.10%) |
     3.000    41.000 ( 0.03%) |
     4.000    32.000 ( 0.03%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.249 [stddev 0.781]

Statistics Record Mshr req occupancy:
   Number of intervals = 1255, Max Value = 9, Min Value = 0
   Sampling interval = 124431,   Sampling rate = 0.0100939
   Mean = 0.249373,   Standard Deviation = 0.781104
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    124384.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	77
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	77
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	46
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache2         74853            65773(   88%)          0             0.001111
Num_hit: 65773  Num_miss: 9080 Num_lat: 0
DEMAND READ	CACHE_HIT: 65645    (0.985,0.877)
DEMAND READ	CACHE_MISS_COLD: 200      (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 188      (0.003,0.003)
DEMAND READ	CACHE_MISS_CAP: 468      (0.007,0.006)
DEMAND READ	CACHE_MISS_COHE: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 128      (0.002,0.002)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 8204     (1.000,0.110)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.178 [stddev 0.407]

Statistics Record Mshr occupancy:
   Number of intervals = 1711, Max Value = 4, Min Value = 0
   Sampling interval = 124966,   Sampling rate = 0.0136997
   Mean = 0.178484,   Standard Deviation = 0.406665
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    103687.000 (83.00%) |*****************************************
     1.000    20264.000 (16.22%) |********
     2.000    883.000 ( 0.71%) |
     3.000    74.000 ( 0.06%) |
     4.000    11.000 ( 0.01%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.235 [stddev 0.664]

Statistics Record Mshr req occupancy:
   Number of intervals = 1839, Max Value = 11, Min Value = 0
   Sampling interval = 124966,   Sampling rate = 0.014724
   Mean = 0.234896,   Standard Deviation = 0.663931
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    124919.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	89
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	89
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 645	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache2        9096             8653(   95%)          0             0.001098
Num_hit: 8653  Num_miss: 443 Num_lat: 0
DEMAND READ	CACHE_HIT: 629      (0.708,0.069)
DEMAND READ	CACHE_MISS_COLD: 200      (0.225,0.022)
DEMAND READ	CACHE_MISS_CONF: 30       (0.034,0.003)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 30       (0.034,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7570     (0.922,0.832)
DEMAND WRITE	CACHE_MISS_COLD: 144      (0.018,0.016)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 39       (0.005,0.004)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 454      (0.055,0.050)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 230 @ 59.087 [stddev 50.202]
DEMAND network miss WRITE	: 183 @ 49.989 [stddev 37.397]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.192 [stddev 0.448]

Statistics Record Mshr occupancy:
   Number of intervals = 825, Max Value = 5, Min Value = 0
   Sampling interval = 125133,   Sampling rate = 0.00660098
   Mean = 0.191689,   Standard Deviation = 0.447647
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    103361.000 (82.63%) |*****************************************
     1.000    19951.000 (15.95%) |*******
     2.000    1370.000 ( 1.10%) |
     3.000    338.000 ( 0.27%) |
     4.000    43.000 ( 0.03%) |
     5.000    20.000 ( 0.02%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.267 [stddev 0.812]

Statistics Record Mshr req occupancy:
   Number of intervals = 1279, Max Value = 10, Min Value = 0
   Sampling interval = 125133,   Sampling rate = 0.0102291
   Mean = 0.26735,   Standard Deviation = 0.811687
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    125083.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	89
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	89
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	50
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache3         74885            65771(   88%)          0             0.00111
Num_hit: 65771  Num_miss: 9114 Num_lat: 0
DEMAND READ	CACHE_HIT: 65609    (0.984,0.876)
DEMAND READ	CACHE_MISS_COLD: 200      (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 229      (0.003,0.003)
DEMAND READ	CACHE_MISS_CAP: 473      (0.007,0.006)
DEMAND READ	CACHE_MISS_COHE: 12       (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 162      (0.002,0.002)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 8200     (1.000,0.110)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.179 [stddev 0.404]

Statistics Record Mshr occupancy:
   Number of intervals = 1803, Max Value = 4, Min Value = 0
   Sampling interval = 124720,   Sampling rate = 0.0144644
   Mean = 0.178567,   Standard Deviation = 0.404068
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    103067.000 (82.92%) |*****************************************
     1.000    20339.000 (16.36%) |********
     2.000    830.000 ( 0.67%) |
     3.000    63.000 ( 0.05%) |
     4.000     2.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.200 [stddev 0.524]

Statistics Record Mshr req occupancy:
   Number of intervals = 1965, Max Value = 11, Min Value = 0
   Sampling interval = 124720,   Sampling rate = 0.0157633
   Mean = 0.20032,   Standard Deviation = 0.524293
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    124301.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	77
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	77
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	22
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 704	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache3        9129             8706(   95%)          0             0.001097
Num_hit: 8706  Num_miss: 423 Num_lat: 0
DEMAND READ	CACHE_HIT: 683      (0.737,0.075)
DEMAND READ	CACHE_MISS_COLD: 200      (0.216,0.022)
DEMAND READ	CACHE_MISS_CONF: 22       (0.024,0.002)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 22       (0.024,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7524     (0.917,0.824)
DEMAND WRITE	CACHE_MISS_COLD: 144      (0.018,0.016)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 35       (0.004,0.004)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 499      (0.061,0.055)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 222 @ 59.000 [stddev 53.692]
DEMAND network miss WRITE	: 179 @ 51.413 [stddev 42.923]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.189 [stddev 0.427]

Statistics Record Mshr occupancy:
   Number of intervals = 801, Max Value = 4, Min Value = 0
   Sampling interval = 124857,   Sampling rate = 0.00642335
   Mean = 0.188886,   Standard Deviation = 0.426647
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    102587.000 (82.44%) |*****************************************
     1.000    20297.000 (16.31%) |********
     2.000    1478.000 ( 1.19%) |
     3.000    41.000 ( 0.03%) |
     4.000    32.000 ( 0.03%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.306 [stddev 1.044]

Statistics Record Mshr req occupancy:
   Number of intervals = 1300, Max Value = 14, Min Value = 0
   Sampling interval = 124857,   Sampling rate = 0.0104199
   Mean = 0.306248,   Standard Deviation = 1.04442
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    124418.000 (99.99%) |*************************************************
    12.800    17.000 ( 0.01%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	77
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	77
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	46
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache4         74638            65298(   87%)          0             0.00111
Num_hit: 65298  Num_miss: 9340 Num_lat: 0
DEMAND READ	CACHE_HIT: 64966    (0.978,0.870)
DEMAND READ	CACHE_MISS_COLD: 201      (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 438      (0.007,0.006)
DEMAND READ	CACHE_MISS_CAP: 473      (0.007,0.006)
DEMAND READ	CACHE_MISS_COHE: 20       (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 332      (0.005,0.004)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 8208     (1.000,0.110)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.203 [stddev 0.431]

Statistics Record Mshr occupancy:
   Number of intervals = 2223, Max Value = 4, Min Value = 0
   Sampling interval = 124655,   Sampling rate = 0.0178412
   Mean = 0.203468,   Standard Deviation = 0.431144
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    100691.000 (80.79%) |****************************************
     1.000    22580.000 (18.12%) |*********
     2.000    1298.000 ( 1.04%) |
     3.000    58.000 ( 0.05%) |
     4.000     2.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.247 [stddev 0.626]

Statistics Record Mshr req occupancy:
   Number of intervals = 2555, Max Value = 11, Min Value = 0
   Sampling interval = 124655,   Sampling rate = 0.0205046
   Mean = 0.247222,   Standard Deviation = 0.626238
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    124629.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	92
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	92
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	17
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 906	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache4        9355             8908(   95%)          0             0.001113
Num_hit: 8908  Num_miss: 447 Num_lat: 0
DEMAND READ	CACHE_HIT: 881      (0.770,0.094)
DEMAND READ	CACHE_MISS_COLD: 201      (0.176,0.021)
DEMAND READ	CACHE_MISS_CONF: 31       (0.027,0.003)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 31       (0.027,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7527     (0.917,0.805)
DEMAND WRITE	CACHE_MISS_COLD: 144      (0.018,0.015)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 40       (0.005,0.004)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 500      (0.061,0.053)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 232 @ 61.638 [stddev 52.651]
DEMAND network miss WRITE	: 184 @ 53.207 [stddev 43.001]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.203 [stddev 0.484]

Statistics Record Mshr occupancy:
   Number of intervals = 831, Max Value = 6, Min Value = 0
   Sampling interval = 124649,   Sampling rate = 0.00667474
   Mean = 0.203346,   Standard Deviation = 0.484044
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    102212.000 (82.02%) |*****************************************
     1.000    20516.000 (16.46%) |********
     2.000    1296.000 ( 1.04%) |
     3.000    221.000 ( 0.18%) |
     4.000    321.000 ( 0.26%) |
     5.000    38.000 ( 0.03%) |
     6.000    16.000 ( 0.01%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.318 [stddev 1.048]

Statistics Record Mshr req occupancy:
   Number of intervals = 1331, Max Value = 12, Min Value = 0
   Sampling interval = 124649,   Sampling rate = 0.010686
   Mean = 0.317694,   Standard Deviation = 1.04801
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    124620.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	92
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	92
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	51
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache5         75169            66275(   88%)          0             0.001112
Num_hit: 66275  Num_miss: 8894 Num_lat: 0
DEMAND READ	CACHE_HIT: 66226    (0.989,0.881)
DEMAND READ	CACHE_MISS_COLD: 200      (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 14       (0.000,0.000)
DEMAND READ	CACHE_MISS_CAP: 466      (0.007,0.006)
DEMAND READ	CACHE_MISS_COHE: 12       (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 49       (0.001,0.001)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 2        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 8200     (1.000,0.109)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.155 [stddev 0.380]

Statistics Record Mshr occupancy:
   Number of intervals = 1363, Max Value = 4, Min Value = 0
   Sampling interval = 124372,   Sampling rate = 0.0109671
   Mean = 0.154889,   Standard Deviation = 0.380495
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    105669.000 (85.16%) |******************************************
     1.000    17679.000 (14.25%) |*******
     2.000    684.000 ( 0.55%) |
     3.000    55.000 ( 0.04%) |
     4.000     2.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.179 [stddev 0.523]

Statistics Record Mshr req occupancy:
   Number of intervals = 1412, Max Value = 11, Min Value = 0
   Sampling interval = 124372,   Sampling rate = 0.0113611
   Mean = 0.179307,   Standard Deviation = 0.523283
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    124089.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	73
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	73
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 478	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache5        8908             8489(   95%)          0             0.001084
Num_hit: 8489  Num_miss: 419 Num_lat: 0
DEMAND READ	CACHE_HIT: 458      (0.651,0.051)
DEMAND READ	CACHE_MISS_COLD: 200      (0.284,0.022)
DEMAND READ	CACHE_MISS_CONF: 22       (0.031,0.002)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 22       (0.031,0.002)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 2        (0.003,0.000)
DEMAND WRITE	CACHE_HIT: 7573     (0.923,0.850)
DEMAND WRITE	CACHE_MISS_COLD: 144      (0.018,0.016)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 31       (0.004,0.003)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 456      (0.056,0.051)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 222 @ 53.725 [stddev 41.959]
DEMAND network miss WRITE	: 175 @ 45.783 [stddev 32.239]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.170 [stddev 0.404]

Statistics Record Mshr occupancy:
   Number of intervals = 793, Max Value = 3, Min Value = 0
   Sampling interval = 124366,   Sampling rate = 0.00638438
   Mean = 0.170293,   Standard Deviation = 0.40394
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    104275.000 (84.04%) |******************************************
     1.000    18512.000 (14.92%) |*******
     2.000    1261.000 ( 1.02%) |
     3.000    32.000 ( 0.03%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.246 [stddev 0.786]

Statistics Record Mshr req occupancy:
   Number of intervals = 1251, Max Value = 9, Min Value = 0
   Sampling interval = 124366,   Sampling rate = 0.0100671
   Mean = 0.245583,   Standard Deviation = 0.786149
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    124080.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	73
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	73
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	42
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache6         74978            65842(   88%)          0             0.001113
Num_hit: 65842  Num_miss: 9136 Num_lat: 0
DEMAND READ	CACHE_HIT: 65663    (0.983,0.876)
DEMAND READ	CACHE_MISS_COLD: 200      (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 246      (0.004,0.003)
DEMAND READ	CACHE_MISS_CAP: 474      (0.007,0.006)
DEMAND READ	CACHE_MISS_COHE: 12       (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 179      (0.003,0.002)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 8204     (1.000,0.109)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.178 [stddev 0.406]

Statistics Record Mshr occupancy:
   Number of intervals = 1839, Max Value = 4, Min Value = 0
   Sampling interval = 124536,   Sampling rate = 0.0147748
   Mean = 0.178055,   Standard Deviation = 0.405716
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    103203.000 (83.06%) |*****************************************
     1.000    20037.000 (16.13%) |********
     2.000    957.000 ( 0.77%) |
     3.000    55.000 ( 0.04%) |
     4.000     2.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.212 [stddev 0.574]

Statistics Record Mshr req occupancy:
   Number of intervals = 2018, Max Value = 11, Min Value = 0
   Sampling interval = 124536,   Sampling rate = 0.0162122
   Mean = 0.211534,   Standard Deviation = 0.574488
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    124254.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	83
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	83
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	14
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 720	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache6        9157             8724(   95%)          0             0.001102
Num_hit: 8724  Num_miss: 433 Num_lat: 0
DEMAND READ	CACHE_HIT: 695      (0.734,0.076)
DEMAND READ	CACHE_MISS_COLD: 200      (0.211,0.022)
DEMAND READ	CACHE_MISS_CONF: 26       (0.027,0.003)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 26       (0.027,0.003)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7577     (0.923,0.827)
DEMAND WRITE	CACHE_MISS_COLD: 144      (0.018,0.016)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 37       (0.005,0.004)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 452      (0.055,0.049)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 226 @ 56.872 [stddev 46.758]
DEMAND network miss WRITE	: 181 @ 48.696 [stddev 35.738]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.184 [stddev 0.442]

Statistics Record Mshr occupancy:
   Number of intervals = 813, Max Value = 5, Min Value = 0
   Sampling interval = 124530,   Sampling rate = 0.00653658
   Mean = 0.184217,   Standard Deviation = 0.442099
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    103593.000 (83.38%) |*****************************************
     1.000    18899.000 (15.21%) |*******
     2.000    1345.000 ( 1.08%) |
     3.000    345.000 ( 0.28%) |
     4.000    51.000 ( 0.04%) |
     5.000    12.000 ( 0.01%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.258 [stddev 0.801]

Statistics Record Mshr req occupancy:
   Number of intervals = 1265, Max Value = 10, Min Value = 0
   Sampling interval = 124530,   Sampling rate = 0.0101662
   Mean = 0.258393,   Standard Deviation = 0.800565
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    124245.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	83
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	83
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	48
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
cache7         75574            66290(   88%)          0             0.001124
Num_hit: 66290  Num_miss: 9284 Num_lat: 0
DEMAND READ	CACHE_HIT: 65978    (0.979,0.873)
DEMAND READ	CACHE_MISS_COLD: 200      (0.003,0.003)
DEMAND READ	CACHE_MISS_CONF: 406      (0.006,0.005)
DEMAND READ	CACHE_MISS_CAP: 470      (0.007,0.006)
DEMAND READ	CACHE_MISS_COHE: 8        (0.000,0.000)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 312      (0.005,0.004)
DEMAND WRITE	CACHE_HIT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COLD: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_WT: 8200     (1.000,0.109)
DEMAND WRITE	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 0 @ NaN [stddev NaN]
DEMAND network miss WRITE	: 0 @ NaN [stddev NaN]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.162 [stddev 0.388]

Statistics Record Mshr occupancy:
   Number of intervals = 2151, Max Value = 4, Min Value = 0
   Sampling interval = 123346,   Sampling rate = 0.0174469
   Mean = 0.161647,   Standard Deviation = 0.388228
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    103779.000 (84.55%) |******************************************
     1.000    18143.000 (14.78%) |*******
     2.000    765.000 ( 0.62%) |
     3.000    56.000 ( 0.05%) |
     4.000     0.000 ( 0.00%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.185 [stddev 0.523]

Statistics Record Mshr req occupancy:
   Number of intervals = 2463, Max Value = 11, Min Value = 0
   Sampling interval = 123346,   Sampling rate = 0.0199763
   Mean = 0.184817,   Standard Deviation = 0.522805
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    122743.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	45
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	45
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	7
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	0
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 890	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


Name          Num_Ref          Num_Hit;Hit_Rate   Miss_latency     Utilization
L2cache7        9290             8902(   96%)          0             0.001113
Num_hit: 8902  Num_miss: 388 Num_lat: 0
DEMAND READ	CACHE_HIT: 864      (0.793,0.093)
DEMAND READ	CACHE_MISS_COLD: 200      (0.183,0.022)
DEMAND READ	CACHE_MISS_CONF: 13       (0.012,0.001)
DEMAND READ	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COHE: 13       (0.012,0.001)
DEMAND READ	CACHE_MISS_UPGR: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND READ	CACHE_MISS_COAL: 0        (0.000,0.000)
DEMAND WRITE	CACHE_HIT: 7684     (0.937,0.827)
DEMAND WRITE	CACHE_MISS_COLD: 144      (0.018,0.016)
DEMAND WRITE	CACHE_MISS_CONF: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_CAP: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COHE: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_UPGR: 18       (0.002,0.002)
DEMAND WRITE	CACHE_MISS_WT: 0        (0.000,0.000)
DEMAND WRITE	CACHE_MISS_COAL: 354      (0.043,0.038)
DEMAND RMW	CACHE_HIT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COLD: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CONF: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_CAP: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COHE: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_UPGR: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_WT: 0        (NaN,0.000)
DEMAND RMW	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L1READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2WRITE_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_HIT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COLD: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CONF: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_CAP: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COHE: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_UPGR: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_WT: 0        (NaN,0.000)
PREF   L2READ_PREFETCH	CACHE_MISS_COAL: 0        (NaN,0.000)
DEMAND network miss READ	: 213 @ 43.089 [stddev 30.721]
DEMAND network miss WRITE	: 162 @ 40.907 [stddev 28.777]
DEMAND network miss RMW	: 0 @ NaN [stddev NaN]
PREF network miss L1WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L1READ_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2WRITE_PREFETCH	: 0 @ NaN [stddev NaN]
PREF network miss L2READ_PREFETCH	: 0 @ NaN [stddev NaN]

Mean MSHR occupancy: 0.174 [stddev 0.419]

Statistics Record Mshr occupancy:
   Number of intervals = 749, Max Value = 4, Min Value = 0
   Sampling interval = 97692,   Sampling rate = 0.00767719
   Mean = 0.174381,   Standard Deviation = 0.419336
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    81572.000 (84.02%) |******************************************
     1.000    14199.000 (14.63%) |*******
     2.000    1244.000 ( 1.28%) |
     3.000    41.000 ( 0.04%) |
     4.000    30.000 ( 0.03%) |
     5.000     0.000 ( 0.00%) |
     6.000     0.000 ( 0.00%) |
     7.000     0.000 ( 0.00%) |
     8.000     0.000 ( 0.00%) |
End of Report


Mean MSHR request occupancy: 0.227 [stddev 0.690]

Statistics Record Mshr req occupancy:
   Number of intervals = 1103, Max Value = 9, Min Value = 0
   Sampling interval = 97692,   Sampling rate = 0.0113008
   Mean = 0.227077,   Standard Deviation = 0.690042
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    97086.000 (100.00%) |**************************************************
    12.800     0.000 ( 0.00%) |
    25.600     0.000 ( 0.00%) |
    38.400     0.000 ( 0.00%) |
    51.200     0.000 ( 0.00%) |
    64.000     0.000 ( 0.00%) |
    76.800     0.000 ( 0.00%) |
    89.600     0.000 ( 0.00%) |
    102.400     0.000 ( 0.00%) |
    115.200     0.000 ( 0.00%) |
    128.000     0.000 ( 0.00%) |
End of Report


Mean lateness: NaN [stddev NaN]

Statistics Record Prefetch Lateness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Mean earlyness: NaN [stddev NaN]

Statistics Record Prefetch Earlyness:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report

MSHR PIPE STALLS: WAR (0)	MSHR_COHE (0)	PEND_COHE (0)	MAX_COAL (0)	CONF (0)	FULL (0)

Cohes:	45
Cohes nacked:	0
Cohes stalled:	0
Cohe-replys:	45
Cohe-replys merged:	0
Cohe-replys merged but ignored for PR:	0
Cohe-replys nacked:	0
Cohe-replys nacked with docohe:	0
Cohe-replys nacked with failed merge:	0
Cohe-replys nack-pended:	0
Cohe-reply  nack-pends propagated:	0
Cohe-reply  unsolicited WRBs:	0
Cohe cache-to-cache requests:	28
Cohe cache-to-cache failures:	0

Replies nacked: 0
RARs handled: 0

WRB inclusions sent: 0	from L2,E: 0	real: 0	race: 0	repeats: 0
Victims: SH_CL: 0	PR_CL: 0	PR_DY: 0
Pipe stalls for REQs matching WRB replacement: 0	for WRBBUF full: 0

Pref_Total: 0
Pref_Dropped: 0 ( NaN %)
Pref_Unnecessary: 0 ( NaN %)
Pref_Late: 0 ( NaN %)
Pref_Useful: 0 ( NaN %)
Pref_Upgrade: 0 ( NaN %)
Pref_Useless: 0 ( NaN %)
Pref_Invalidated: 0 ( NaN %)
Pref_Downgraded: 0 ( NaN %)
Pref_Damaging: 0 ( NaN %)


##### wbuffer Statistics #####
wbuf0	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf1	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf2	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf3	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf4	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf5	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf6	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf7	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf8	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf9	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf10	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf11	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf12	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf13	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf14	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0
wbuf15	Coalescings: 0	Stalls	Full: 0	MAX_COAL: 0	read_match: 0

##### Bus Statistics #####
bus0: Bus Utilization (time spent delivering pkts) = 9.7029%
bus1: Bus Utilization (time spent delivering pkts) = 10.7455%
bus2: Bus Utilization (time spent delivering pkts) = 11.1862%
bus3: Bus Utilization (time spent delivering pkts) = 10.7455%
bus4: Bus Utilization (time spent delivering pkts) = 11.2436%
bus5: Bus Utilization (time spent delivering pkts) = 10.4904%
bus6: Bus Utilization (time spent delivering pkts) = 10.9336%
bus7: Bus Utilization (time spent delivering pkts) = 9.1498%
bus8: Bus Utilization (time spent delivering pkts) = 0.0000%
bus9: Bus Utilization (time spent delivering pkts) = 0.0000%
bus10: Bus Utilization (time spent delivering pkts) = 0.0000%
bus11: Bus Utilization (time spent delivering pkts) = 0.0000%
bus12: Bus Utilization (time spent delivering pkts) = 0.0000%
bus13: Bus Utilization (time spent delivering pkts) = 0.0000%
bus14: Bus Utilization (time spent delivering pkts) = 0.0000%
bus15: Bus Utilization (time spent delivering pkts) = 0.0000%



#### General System Statistics ####


Statistics Record NumInvl:
   Number of samples = 260,   Max Value = 1,   Min Value = 1
   Sampling interval = 125009,   Sampling rate = 0.00207985
   Mean = 1,   Standard Deviation = 0
      Bin         Value
      ---         -----
     1.000    260.000 (100.00%) |**************************************************
End of Report


#### REQUEST NET STATISTICS ####


Statistics Record PktNumHopsHist_Net0:
   Number of samples = 623,   Max Value = 4,   Min Value = 1
   Sampling interval = 125296,   Sampling rate = 0.00497221
   Mean = 1.40128,   Standard Deviation = 0.951964
      Bin         Value
      ---         -----
     1.000    511.000 (82.02%) |*****************************************
     2.000    43.000 ( 6.90%) |***
     4.000    69.000 (11.08%) |*****
End of Report


Statistics Record PktSzHist_Net0:
   Number of samples = 623,   Max Value = 2,   Min Value = 2
   Sampling interval = 125296,   Sampling rate = 0.00497221
   Mean = 2,   Standard Deviation = 0
      Bin         Value
      ---         -----
     2.000    623.000 (100.00%) |**************************************************
End of Report


#### Request Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz0:
   Number of samples = 623,   Max Value = 50,   Min Value = 20
   Sampling interval = 125296,   Sampling rate = 0.00497221
   Mean = 23.9278,   Standard Deviation = 7.69513
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz0:
   Number of samples = 623,   Max Value = 50,   Min Value = 20
   Sampling interval = 125296,   Sampling rate = 0.00497221
   Mean = 23.4751,   Standard Deviation = 7.69948
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz0:
   Number of samples = 623,   Max Value = 8,   Min Value = 0
   Sampling interval = 125296,   Sampling rate = 0.00497221
   Mean = 0.264848,   Standard Deviation = 1.19033
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeNetMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktSzTimeBlkMean_Net0_Sz1:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net0_Hop1:
   Number of samples = 511,   Max Value = 28.5,   Min Value = 20
   Sampling interval = 125296,   Sampling rate = 0.00407833
   Mean = 20.684,   Standard Deviation = 1.12695
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop1:
   Number of samples = 511,   Max Value = 28,   Min Value = 20
   Sampling interval = 125296,   Sampling rate = 0.00407833
   Mean = 20.227,   Standard Deviation = 1.15612
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop1:
   Number of samples = 511,   Max Value = 8,   Min Value = 0
   Sampling interval = 125296,   Sampling rate = 0.00407833
   Mean = 0.227006,   Standard Deviation = 1.15612
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net0_Hop2:
   Number of samples = 43,   Max Value = 34.5,   Min Value = 28
   Sampling interval = 125100,   Sampling rate = 0.000343724
   Mean = 29.3837,   Standard Deviation = 1.88931
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop2:
   Number of samples = 43,   Max Value = 34,   Min Value = 28
   Sampling interval = 125100,   Sampling rate = 0.000343724
   Mean = 29,   Standard Deviation = 1.81265
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop2:
   Number of samples = 43,   Max Value = 6,   Min Value = 0
   Sampling interval = 125100,   Sampling rate = 0.000343724
   Mean = 1,   Standard Deviation = 1.81265
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net0_Hop3:
   Number of samples = 0,   Max Value = 36.5,   Min Value = 36.5
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop3:
   Number of samples = 0,   Max Value = 36,   Min Value = 36
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop3:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net0_Hop4:
   Number of samples = 69,   Max Value = 50,   Min Value = 44
   Sampling interval = 124618,   Sampling rate = 0.00055369
   Mean = 44.5507,   Standard Deviation = 0.675979
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop4:
   Number of samples = 69,   Max Value = 50,   Min Value = 44
   Sampling interval = 124618,   Sampling rate = 0.00055369
   Mean = 44.087,   Standard Deviation = 0.722315
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop4:
   Number of samples = 69,   Max Value = 6,   Min Value = 0
   Sampling interval = 124618,   Sampling rate = 0.00055369
   Mean = 0.0869565,   Standard Deviation = 0.722315
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 6

Statistics Record PktHpsTimeTotalMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net0_Hop6:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net0:
   Number of samples = 623,   Max Value = 50,   Min Value = 20
   Sampling interval = 125296,   Sampling rate = 0.00497221
   Mean = 23.9278,   Standard Deviation = 7.69513
End of Report


Statistics Record PktTOTimeNetMean_Net0:
   Number of samples = 623,   Max Value = 50,   Min Value = 20
   Sampling interval = 125296,   Sampling rate = 0.00497221
   Mean = 23.4751,   Standard Deviation = 7.69948
End of Report


Statistics Record PktTOTimeBlkMean_Net0:
   Number of samples = 623,   Max Value = 8,   Min Value = 0
   Sampling interval = 125296,   Sampling rate = 0.00497221
   Mean = 0.264848,   Standard Deviation = 1.19033
End of Report



#### REPLY NET STATISTICS ####


Statistics Record PktNumHopsHist_Net1:
   Number of samples = 681,   Max Value = 4,   Min Value = 1
   Sampling interval = 125398,   Sampling rate = 0.00543073
   Mean = 1.39794,   Standard Deviation = 0.940242
      Bin         Value
      ---         -----
     1.000    556.000 (81.64%) |****************************************
     2.000    52.000 ( 7.64%) |***
     4.000    73.000 (10.72%) |*****
End of Report


Statistics Record PktSzHist_Net1:
   Number of samples = 681,   Max Value = 10,   Min Value = 2
   Sampling interval = 125398,   Sampling rate = 0.00543073
   Mean = 6.61674,   Standard Deviation = 3.95507
      Bin         Value
      ---         -----
     2.000    288.000 (42.29%) |*********************
    10.000    393.000 (57.71%) |****************************
End of Report


#### Reply Time Statistics ####


Packet Size: 2 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz0:
   Number of samples = 288,   Max Value = 54.5,   Min Value = 26
   Sampling interval = 125100,   Sampling rate = 0.00230215
   Mean = 31.0365,   Standard Deviation = 8.57877
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz0:
   Number of samples = 288,   Max Value = 54,   Min Value = 26
   Sampling interval = 125100,   Sampling rate = 0.00230215
   Mean = 30.5833,   Standard Deviation = 8.59868
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz0:
   Number of samples = 288,   Max Value = 20,   Min Value = 0
   Sampling interval = 125100,   Sampling rate = 0.00230215
   Mean = 1.38889,   Standard Deviation = 4.20819
End of Report



Packet Size: 10 flits

Statistics Record PktSzTimeTotalMean_Net1_Sz1:
   Number of samples = 393,   Max Value = 110,   Min Value = 42
   Sampling interval = 125398,   Sampling rate = 0.00313403
   Mean = 48.7735,   Standard Deviation = 12.4058
End of Report


Statistics Record PktSzTimeNetMean_Net1_Sz1:
   Number of samples = 393,   Max Value = 110,   Min Value = 42
   Sampling interval = 125398,   Sampling rate = 0.00313403
   Mean = 48.3893,   Standard Deviation = 12.4885
End of Report


Statistics Record PktSzTimeBlkMean_Net1_Sz1:
   Number of samples = 393,   Max Value = 60,   Min Value = 0
   Sampling interval = 125398,   Sampling rate = 0.00313403
   Mean = 3.20356,   Standard Deviation = 9.43935
End of Report



Num Hops: 0

Statistics Record PktHpsTimeTotalMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop0:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 1

Statistics Record PktHpsTimeTotalMean_Net1_Hop1:
   Number of samples = 556,   Max Value = 78,   Min Value = 26
   Sampling interval = 125398,   Sampling rate = 0.0044339
   Mean = 37.1493,   Standard Deviation = 9.42888
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop1:
   Number of samples = 556,   Max Value = 78,   Min Value = 26
   Sampling interval = 125398,   Sampling rate = 0.0044339
   Mean = 36.732,   Standard Deviation = 9.49225
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop1:
   Number of samples = 556,   Max Value = 36,   Min Value = 0
   Sampling interval = 125398,   Sampling rate = 0.0044339
   Mean = 1.48741,   Standard Deviation = 4.66903
End of Report



Num Hops: 2

Statistics Record PktHpsTimeTotalMean_Net1_Hop2:
   Number of samples = 52,   Max Value = 110,   Min Value = 34.5
   Sampling interval = 125232,   Sampling rate = 0.000415228
   Mean = 58.8846,   Standard Deviation = 23.2541
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop2:
   Number of samples = 52,   Max Value = 110,   Min Value = 34
   Sampling interval = 125232,   Sampling rate = 0.000415228
   Mean = 58.5385,   Standard Deviation = 23.4675
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop2:
   Number of samples = 52,   Max Value = 60,   Min Value = 0
   Sampling interval = 125232,   Sampling rate = 0.000415228
   Mean = 15.3077,   Standard Deviation = 19.1982
End of Report



Num Hops: 3

Statistics Record PktHpsTimeTotalMean_Net1_Hop3:
   Number of samples = 0,   Max Value = 70,   Min Value = 70
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop3:
   Number of samples = 0,   Max Value = 70,   Min Value = 70
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop3:
   Number of samples = 0,   Max Value = 12,   Min Value = 12
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Num Hops: 4

Statistics Record PktHpsTimeTotalMean_Net1_Hop4:
   Number of samples = 73,   Max Value = 78,   Min Value = 50
   Sampling interval = 124682,   Sampling rate = 0.000585487
   Mean = 60.1301,   Standard Deviation = 8.56228
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop4:
   Number of samples = 73,   Max Value = 78,   Min Value = 50
   Sampling interval = 124682,   Sampling rate = 0.000585487
   Mean = 59.6986,   Standard Deviation = 8.6002
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop4:
   Number of samples = 73,   Max Value = 12,   Min Value = 0
   Sampling interval = 124682,   Sampling rate = 0.000585487
   Mean = 0.493151,   Standard Deviation = 1.93738
End of Report



Num Hops: 5

Statistics Record PktHpsTimeTotalMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeNetMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report


Statistics Record PktHpsTimeBlkMean_Net1_Hop5:
   Number of samples = 0,   Max Value = 0,   Min Value = 0
   Sampling interval = 0,   Sampling rate = inf
   Mean = NaN,   Standard Deviation = 0
End of Report



Total Time Stats:

Statistics Record PktTOTimeTotalMean_Net1:
   Number of samples = 681,   Max Value = 110,   Min Value = 26
   Sampling interval = 125398,   Sampling rate = 0.00543073
   Mean = 41.2724,   Standard Deviation = 14.0242
End of Report


Statistics Record PktTOTimeNetMean_Net1:
   Number of samples = 681,   Max Value = 110,   Min Value = 26
   Sampling interval = 125398,   Sampling rate = 0.00543073
   Mean = 40.859,   Standard Deviation = 14.0928
End of Report


Statistics Record PktTOTimeBlkMean_Net1:
   Number of samples = 681,   Max Value = 60,   Min Value = 0
   Sampling interval = 125398,   Sampling rate = 0.00543073
   Mean = 2.43612,   Standard Deviation = 7.72291
End of Report


BUFFER AND OPORT UTILIZATIONS
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Reply = 0.0102896
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Reply = 0.016068
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Reply = 0.00830497
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Reply = 0.0134697
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Reply = 0.00831294
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Reply = 0.0134697
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Reply = 0.0138921
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Reply = 0.00923749
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Reply = 0.0127364
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Reply = 0.00698192
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Reply = 0.0123299
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Reply = 0.00682251
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Reply = 0.00781879
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Reply = 0.00205632
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Reply = 0.0048459
Utilization of buffer Buffer of node 0, prcr_buf in network Reply = 0.0151753
Utilization of buffer Buffer of node 1, prcr_buf in network Reply = 0.0172237
Utilization of buffer Buffer of node 2, prcr_buf in network Reply = 0.0202762
Utilization of buffer Buffer of node 3, prcr_buf in network Reply = 0.0172237
Utilization of buffer Buffer of node 4, prcr_buf in network Reply = 0.0218065
Utilization of buffer Buffer of node 5, prcr_buf in network Reply = 0.0162035
Utilization of buffer Buffer of node 6, prcr_buf in network Reply = 0.0192561
Utilization of buffer Buffer of node 7, prcr_buf in network Reply = 0.00982729
Utilization of oport 0 in network Reply = 0.00722102
Utilization of oport 1 in network Reply = 0.00814955
Utilization of oport 2 in network Reply = 0.00941682
Utilization of oport 3 in network Reply = 0.00814955
Utilization of oport 4 in network Reply = 0.00973164
Utilization of oport 5 in network Reply = 0.00806985
Utilization of oport 6 in network Reply = 0.00878717
Utilization of oport 7 in network Reply = 0.00419234
Reply Network Utilization: 0.0112047
Utilization of buffer Buffer of node 0, dim 0, dir1 in network Request = 0.00446333
Utilization of buffer Buffer of node 1, dim 0, dir0 in network Request = 0.00733261
Utilization of buffer Buffer of node 1, dim 0, dir1 in network Request = 0.0035069
Utilization of buffer Buffer of node 2, dim 0, dir0 in network Request = 0.00637618
Utilization of buffer Buffer of node 2, dim 0, dir1 in network Request = 0.0035069
Utilization of buffer Buffer of node 3, dim 0, dir0 in network Request = 0.00645588
Utilization of buffer Buffer of node 4, dim 0, dir1 in network Request = 0.00693409
Utilization of buffer Buffer of node 5, dim 0, dir0 in network Request = 0.00438362
Utilization of buffer Buffer of node 5, dim 0, dir1 in network Request = 0.00629648
Utilization of buffer Buffer of node 6, dim 0, dir0 in network Request = 0.003746
Utilization of buffer Buffer of node 6, dim 0, dir1 in network Request = 0.00613707
Utilization of buffer Buffer of node 7, dim 0, dir0 in network Request = 0.0035866
Utilization of buffer Buffer of node 0, dim 1, dir1 in network Request = 0.00326779
Utilization of buffer Buffer of node 4, dim 1, dir0 in network Request = 0.000637618
Utilization of buffer Buffer of node 7, dim 1, dir0 in network Request = 0.00294898
Utilization of buffer Buffer of node 0, prcr_buf in network Request = 0.00534005
Utilization of buffer Buffer of node 1, prcr_buf in network Request = 0.00645588
Utilization of buffer Buffer of node 2, prcr_buf in network Request = 0.00742825
Utilization of buffer Buffer of node 3, prcr_buf in network Request = 0.00645588
Utilization of buffer Buffer of node 4, prcr_buf in network Request = 0.00765141
Utilization of buffer Buffer of node 5, prcr_buf in network Request = 0.00613707
Utilization of buffer Buffer of node 6, prcr_buf in network Request = 0.00693409
Utilization of buffer Buffer of node 7, prcr_buf in network Request = 0.00318809
Utilization of oport 0 in network Request = 0.00129516
Utilization of oport 1 in network Request = 0.00161397
Utilization of oport 2 in network Request = 0.00183315
Utilization of oport 3 in network Request = 0.00161397
Utilization of oport 4 in network Request = 0.00189293
Utilization of oport 5 in network Request = 0.00153427
Utilization of oport 6 in network Request = 0.00173352
Utilization of oport 7 in network Request = 0.00089665
Req Network Utilization: 0.00424466
Total Network Utilization: 0.00772469

PROCESSOR 0 Phase 1 STATISTICS: 
Start cycle: 61585289		icount: 158137336
End cycle: 61710753		icount: 158338983

Statistics Record Active list size:
   Number of samples = 125461,   Max Value = 64,   Min Value = 2
   Sampling interval = 125463,   Sampling rate = 0.999984
   Mean = 63.572,   Standard Deviation = 2.52651
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    41.000 ( 0.03%) |
     8.000    76.000 ( 0.06%) |
    16.000    79.000 ( 0.06%) |
    24.000    99.000 ( 0.08%) |
    32.000    72.000 ( 0.06%) |
    40.000    71.000 ( 0.06%) |
    48.000    59.000 ( 0.05%) |
    56.000    18724.000 (14.92%) |*******
    64.000    106240.000 (84.68%) |******************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 125461,   Max Value = 5,   Min Value = 0
   Sampling interval = 125463,   Sampling rate = 0.999984
   Mean = 0.510262,   Standard Deviation = 1.1522
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 125461,   Max Value = 10,   Min Value = 0
   Sampling interval = 125463,   Sampling rate = 0.999984
   Mean = 0.787583,   Standard Deviation = 0.84097
End of Report


Statistics Record Load queue size:
   Number of samples = 125461,   Max Value = 30,   Min Value = 0
   Sampling interval = 125463,   Sampling rate = 0.999984
   Mean = 4.86533,   Standard Deviation = 2.05998
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    40908.000 (32.61%) |****************
     4.000    69087.000 (55.07%) |***************************
     8.000    14910.000 (11.88%) |*****
    12.000    281.000 ( 0.22%) |
    16.000    30.000 ( 0.02%) |
    20.000    10.000 ( 0.01%) |
    24.000    12.000 ( 0.01%) |
    28.000    223.000 ( 0.18%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 9477, BPB Bad predictions: 174, BPB Prediction rate: 0.981971
RAS Good predictions: 8, RAS Bad predictions: 4, RAS Prediction rate: 0.666667
Loads issued: 96504, speced: 16457, limbos: 16442, unlimbos: 16424, redos: 0, kills: 0
Memory unit fwds: 66, Virtual store buffer fwds: 0 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 178,   Max Value = 63,   Min Value = 0
   Sampling interval = 125461,   Sampling rate = 0.00141877
   Mean = 12.7697,   Standard Deviation = 14.8715
End of Report

Exceptions: 3
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 3,   Max Value = 7,   Min Value = 4
   Sampling interval = 125464,   Sampling rate = 2.39112e-05
   Mean = 5.66667,   Standard Deviation = 1.52753
End of Report

ALU utilization: 25.1%
FPU utilization: 13.1%
Addr. gen. utilization: 41.9%

Statistics Record Waiting for exceptions:
   Number of samples = 3,   Max Value = 0,   Min Value = 0
   Sampling interval = 125464,   Sampling rate = 2.39112e-05
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 66135(0.988,0.880) Mean 7.994/5.416/1.000 Stddev 12.823/12.395/0.000
Demand read L1COAL -- Num 98(0.001,0.001) Mean 131.990/122.918/122.092 Stddev 58.568/54.771/55.863
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 463(0.007,0.006) Mean 26.395/24.071/10.408 Stddev 17.246/17.022/0.492
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 185(0.003,0.002) Mean 68.432/65.097/46.303 Stddev 28.669/27.434/6.278
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 45(0.001,0.001) Mean 177.844/163.333/155.533 Stddev 32.233/16.606/12.720
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 7683(0.936,0.102) Mean 48.770/45.726/10.001 Stddev 3.438/3.530/0.032
Demand write L2COAL -- Num 356(0.043,0.005) Mean 111.399/106.604/34.919 Stddev 58.004/57.307/23.598
Demand write DIR_LH_NOCOHE -- Num 144(0.018,0.002) Mean 127.389/122.236/44.174 Stddev 41.951/41.784/1.525
Demand write DIR_LH_RCOHE -- Num 13(0.002,0.000) Mean 297.231/294.077/123.462 Stddev 16.213/16.409/8.579
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 12(0.001,0.000) Mean 144.750/133.167/133.167 Stddev 11.371/10.936/10.936
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.002
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.096
Avail loss from Branch time: 0.005
Avail loss from FPU time: 0.460
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.080
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.011 excepts: 0.000



PROCESSOR 4 Phase 1 STATISTICS: 
Start cycle: 61585509		icount: 5286
End cycle: 61710976		icount: 199241

Statistics Record Active list size:
   Number of samples = 125464,   Max Value = 64,   Min Value = 2
   Sampling interval = 125466,   Sampling rate = 0.999984
   Mean = 63.6285,   Standard Deviation = 2.27583
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    29.000 ( 0.02%) |
     8.000    63.000 ( 0.05%) |
    16.000    68.000 ( 0.05%) |
    24.000    93.000 ( 0.07%) |
    32.000    48.000 ( 0.04%) |
    40.000    36.000 ( 0.03%) |
    48.000    65.000 ( 0.05%) |
    56.000    17433.000 (13.89%) |******
    64.000    107629.000 (85.78%) |******************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 125464,   Max Value = 5,   Min Value = 0
   Sampling interval = 125466,   Sampling rate = 0.999984
   Mean = 0.378164,   Standard Deviation = 0.91462
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 125464,   Max Value = 14,   Min Value = 0
   Sampling interval = 125466,   Sampling rate = 0.999984
   Mean = 0.895492,   Standard Deviation = 1.25112
End of Report


Statistics Record Load queue size:
   Number of samples = 125464,   Max Value = 30,   Min Value = 0
   Sampling interval = 125466,   Sampling rate = 0.999984
   Mean = 4.95871,   Standard Deviation = 2.22409
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    41856.000 (33.36%) |****************
     4.000    65184.000 (51.95%) |*************************
     8.000    17348.000 (13.83%) |******
    12.000    760.000 ( 0.61%) |
    16.000    39.000 ( 0.03%) |
    20.000    19.000 ( 0.02%) |
    24.000    20.000 ( 0.02%) |
    28.000    238.000 ( 0.19%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 8993, BPB Bad predictions: 163, BPB Prediction rate: 0.982197
RAS Good predictions: 6, RAS Bad predictions: 2, RAS Prediction rate: 0.750000
Loads issued: 93960, speced: 16965, limbos: 16944, unlimbos: 16925, redos: 0, kills: 0
Memory unit fwds: 61, Virtual store buffer fwds: 28 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 165,   Max Value = 63,   Min Value = 0
   Sampling interval = 125460,   Sampling rate = 0.00131516
   Mean = 11.7939,   Standard Deviation = 13.3884
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 13,   Min Value = 13
   Sampling interval = 125467,   Sampling rate = 7.97022e-06
   Mean = 13,   Standard Deviation = 0
End of Report

ALU utilization: 23.1%
FPU utilization: 13.1%
Addr. gen. utilization: 40.8%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 125467,   Sampling rate = 7.97022e-06
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 64969(0.978,0.871) Mean 8.209/5.637/1.000 Stddev 14.509/13.861/0.000
Demand read L1COAL -- Num 332(0.005,0.004) Mean 31.042/27.310/26.997 Stddev 48.616/45.958/46.028
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 881(0.013,0.012) Mean 26.059/22.496/10.312 Stddev 21.183/21.065/0.464
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 176(0.003,0.002) Mean 68.386/65.159/45.994 Stddev 28.790/28.196/5.161
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 4(0.000,0.000) Mean 188.000/173.500/173.500 Stddev 22.196/6.351/6.351
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 52(0.001,0.001) Mean 189.019/176.962/165.442 Stddev 35.646/28.690/21.529
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 7524(0.917,0.101) Mean 49.115/45.973/10.000 Stddev 5.510/5.536/0.026
Demand write L2COAL -- Num 500(0.061,0.007) Mean 125.510/121.056/49.846 Stddev 78.283/77.741/38.952
Demand write DIR_LH_NOCOHE -- Num 144(0.018,0.002) Mean 130.069/124.750/44.146 Stddev 45.592/44.988/0.953
Demand write DIR_LH_RCOHE -- Num 32(0.004,0.000) Mean 319.281/312.781/148.031 Stddev 85.110/87.302/21.703
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 8(0.001,0.000) Mean 146.125/136.375/136.375 Stddev 7.900/8.017/8.017
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.001
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.114
Avail loss from Branch time: 0.003
Avail loss from FPU time: 0.462
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.079
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.010 excepts: 0.000



PROCESSOR 1 Phase 1 STATISTICS: 
Start cycle: 61585558		icount: 10151
End cycle: 61711024		icount: 210475

Statistics Record Active list size:
   Number of samples = 125466,   Max Value = 64,   Min Value = 2
   Sampling interval = 125465,   Sampling rate = 1.00001
   Mean = 63.6831,   Standard Deviation = 1.58562
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    17.000 ( 0.01%) |
     8.000    30.000 ( 0.02%) |
    16.000    42.000 ( 0.03%) |
    24.000    13.000 ( 0.01%) |
    32.000     9.000 ( 0.01%) |
    40.000    10.000 ( 0.01%) |
    48.000    19.000 ( 0.02%) |
    56.000    18739.000 (14.94%) |*******
    64.000    106587.000 (84.95%) |******************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 125466,   Max Value = 5,   Min Value = 0
   Sampling interval = 125465,   Sampling rate = 1.00001
   Mean = 0.42657,   Standard Deviation = 1.00748
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 125466,   Max Value = 10,   Min Value = 0
   Sampling interval = 125465,   Sampling rate = 1.00001
   Mean = 0.839996,   Standard Deviation = 1.0046
End of Report


Statistics Record Load queue size:
   Number of samples = 125466,   Max Value = 30,   Min Value = 0
   Sampling interval = 125465,   Sampling rate = 1.00001
   Mean = 4.93236,   Standard Deviation = 2.14464
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    41393.000 (32.99%) |****************
     4.000    66803.000 (53.24%) |**************************
     8.000    16437.000 (13.10%) |******
    12.000    540.000 ( 0.43%) |
    16.000    49.000 ( 0.04%) |
    20.000    12.000 ( 0.01%) |
    24.000    10.000 ( 0.01%) |
    28.000    222.000 ( 0.18%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 9457, BPB Bad predictions: 146, BPB Prediction rate: 0.984796
RAS Good predictions: 6, RAS Bad predictions: 2, RAS Prediction rate: 0.750000
Loads issued: 96118, speced: 16677, limbos: 16671, unlimbos: 16671, redos: 0, kills: 0
Memory unit fwds: 68, Virtual store buffer fwds: 103 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 148,   Max Value = 63,   Min Value = 0
   Sampling interval = 125459,   Sampling rate = 0.00117967
   Mean = 9.69595,   Standard Deviation = 9.13888
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 13,   Min Value = 13
   Sampling interval = 125466,   Sampling rate = 7.97029e-06
   Mean = 13,   Standard Deviation = 0
End of Report

ALU utilization: 24.9%
FPU utilization: 13.1%
Addr. gen. utilization: 41.7%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 125466,   Sampling rate = 7.97029e-06
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 65721(0.983,0.876) Mean 8.181/5.543/1.000 Stddev 13.708/13.154/0.000
Demand read L1COAL -- Num 183(0.003,0.002) Mean 32.656/28.847/28.738 Stddev 55.202/52.295/52.339
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 722(0.011,0.010) Mean 26.454/22.839/10.342 Stddev 19.935/19.454/0.475
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 176(0.003,0.002) Mean 68.068/65.034/45.926 Stddev 28.451/27.862/5.131
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 4(0.000,0.000) Mean 134.750/120.250/120.250 Stddev 25.500/2.500/2.500
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 42(0.001,0.001) Mean 177.071/168.952/154.690 Stddev 28.378/17.754/13.634
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 7567(0.923,0.101) Mean 48.972/45.875/10.000 Stddev 4.440/4.486/0.026
Demand write L2COAL -- Num 454(0.055,0.006) Mean 117.570/113.037/41.458 Stddev 66.357/65.763/28.156
Demand write DIR_LH_NOCOHE -- Num 144(0.018,0.002) Mean 128.479/123.271/44.243 Stddev 43.099/42.772/1.445
Demand write DIR_LH_RCOHE -- Num 35(0.004,0.000) Mean 273.457/268.543/128.914 Stddev 51.262/52.791/15.009
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.001
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.097
Avail loss from Branch time: 0.007
Avail loss from FPU time: 0.461
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.080
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.007 excepts: 0.000



PROCESSOR 2 Phase 1 STATISTICS: 
Start cycle: 61585640		icount: 7980
End cycle: 61711107		icount: 204775

Statistics Record Active list size:
   Number of samples = 125467,   Max Value = 64,   Min Value = 2
   Sampling interval = 125466,   Sampling rate = 1.00001
   Mean = 63.6526,   Standard Deviation = 1.90412
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    21.000 ( 0.02%) |
     8.000    41.000 ( 0.03%) |
    16.000    39.000 ( 0.03%) |
    24.000    57.000 ( 0.05%) |
    32.000    36.000 ( 0.03%) |
    40.000    54.000 ( 0.04%) |
    48.000    48.000 ( 0.04%) |
    56.000    18057.000 (14.39%) |*******
    64.000    107114.000 (85.37%) |******************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 125467,   Max Value = 5,   Min Value = 0
   Sampling interval = 125466,   Sampling rate = 1.00001
   Mean = 0.436529,   Standard Deviation = 1.03618
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 125467,   Max Value = 11,   Min Value = 0
   Sampling interval = 125466,   Sampling rate = 1.00001
   Mean = 0.847601,   Standard Deviation = 1.02196
End of Report


Statistics Record Load queue size:
   Number of samples = 125467,   Max Value = 30,   Min Value = 0
   Sampling interval = 125466,   Sampling rate = 1.00001
   Mean = 4.89743,   Standard Deviation = 2.11644
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    41585.000 (33.14%) |****************
     4.000    67171.000 (53.54%) |**************************
     8.000    15962.000 (12.72%) |******
    12.000    458.000 ( 0.37%) |
    16.000    43.000 ( 0.03%) |
    20.000    16.000 ( 0.01%) |
    24.000    19.000 ( 0.02%) |
    28.000    213.000 ( 0.17%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 9200, BPB Bad predictions: 154, BPB Prediction rate: 0.983536
RAS Good predictions: 7, RAS Bad predictions: 3, RAS Prediction rate: 0.700000
Loads issued: 94932, speced: 16691, limbos: 16679, unlimbos: 16672, redos: 0, kills: 0
Memory unit fwds: 42, Virtual store buffer fwds: 122 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 157,   Max Value = 63,   Min Value = 0
   Sampling interval = 125466,   Sampling rate = 0.00125134
   Mean = 10.7325,   Standard Deviation = 12.4614
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 17,   Min Value = 17
   Sampling interval = 125467,   Sampling rate = 7.97022e-06
   Mean = 17,   Standard Deviation = 0
End of Report

ALU utilization: 23.9%
FPU utilization: 13.1%
Addr. gen. utilization: 41.2%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 125467,   Sampling rate = 7.97022e-06
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 65649(0.985,0.877) Mean 8.099/5.536/1.000 Stddev 13.641/13.102/0.000
Demand read L1COAL -- Num 128(0.002,0.002) Mean 82.680/77.000/76.930 Stddev 93.046/88.448/88.503
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 627(0.009,0.008) Mean 27.325/25.000/10.370 Stddev 23.972/23.918/0.486
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 176(0.003,0.002) Mean 68.534/65.483/46.267 Stddev 28.748/28.127/5.496
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 4(0.000,0.000) Mean 135.250/120.750/120.750 Stddev 25.838/2.872/2.872
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 50(0.001,0.001) Mean 185.100/172.300/160.520 Stddev 42.213/31.965/32.349
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 7567(0.922,0.101) Mean 48.927/45.842/10.000 Stddev 4.722/4.749/0.020
Demand write L2COAL -- Num 454(0.055,0.006) Mean 117.786/113.366/42.148 Stddev 65.960/65.470/29.029
Demand write DIR_LH_NOCOHE -- Num 144(0.018,0.002) Mean 128.368/123.229/44.000 Stddev 42.917/42.649/0.000
Demand write DIR_LH_RCOHE -- Num 35(0.004,0.000) Mean 271.857/265.829/134.143 Stddev 55.612/58.338/17.550
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 4(0.000,0.000) Mean 137.750/124.000/124.000 Stddev 0.500/4.000/4.000
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.001
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.107
Avail loss from Branch time: 0.004
Avail loss from FPU time: 0.461
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.080
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.009 excepts: 0.000



PROCESSOR 6 Phase 1 STATISTICS: 
Start cycle: 61585834		icount: 4065
End cycle: 61711233		icount: 202884

Statistics Record Active list size:
   Number of samples = 125399,   Max Value = 64,   Min Value = 2
   Sampling interval = 125398,   Sampling rate = 1.00001
   Mean = 63.6663,   Standard Deviation = 1.75881
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    21.000 ( 0.02%) |
     8.000    35.000 ( 0.03%) |
    16.000    29.000 ( 0.02%) |
    24.000    47.000 ( 0.04%) |
    32.000    28.000 ( 0.02%) |
    40.000    26.000 ( 0.02%) |
    48.000    25.000 ( 0.02%) |
    56.000    18396.000 (14.67%) |*******
    64.000    106792.000 (85.16%) |******************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 125399,   Max Value = 5,   Min Value = 0
   Sampling interval = 125398,   Sampling rate = 1.00001
   Mean = 0.419908,   Standard Deviation = 0.990543
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 125399,   Max Value = 11,   Min Value = 0
   Sampling interval = 125398,   Sampling rate = 1.00001
   Mean = 0.843149,   Standard Deviation = 1.01132
End of Report


Statistics Record Load queue size:
   Number of samples = 125399,   Max Value = 30,   Min Value = 0
   Sampling interval = 125398,   Sampling rate = 1.00001
   Mean = 4.92357,   Standard Deviation = 2.16154
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    41569.000 (33.15%) |****************
     4.000    66451.000 (52.99%) |**************************
     8.000    16536.000 (13.19%) |******
    12.000    548.000 ( 0.44%) |
    16.000    38.000 ( 0.03%) |
    20.000    13.000 ( 0.01%) |
    24.000    17.000 ( 0.01%) |
    28.000    227.000 ( 0.18%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 9344, BPB Bad predictions: 152, BPB Prediction rate: 0.983993
RAS Good predictions: 7, RAS Bad predictions: 3, RAS Prediction rate: 0.700000
Loads issued: 95604, speced: 16745, limbos: 16738, unlimbos: 16736, redos: 0, kills: 0
Memory unit fwds: 48, Virtual store buffer fwds: 66 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 155,   Max Value = 63,   Min Value = 0
   Sampling interval = 125398,   Sampling rate = 0.00123606
   Mean = 10.2258,   Standard Deviation = 10.9405
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 1

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 17,   Min Value = 17
   Sampling interval = 125399,   Sampling rate = 7.97455e-06
   Mean = 17,   Standard Deviation = 0
End of Report

ALU utilization: 24.5%
FPU utilization: 13.1%
Addr. gen. utilization: 41.5%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 125399,   Sampling rate = 7.97455e-06
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 65666(0.984,0.876) Mean 8.167/5.550/1.000 Stddev 13.746/13.192/0.000
Demand read L1COAL -- Num 179(0.003,0.002) Mean 38.978/35.145/34.777 Stddev 62.793/59.781/59.884
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 694(0.010,0.009) Mean 25.878/23.134/10.337 Stddev 20.298/20.429/0.473
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 176(0.003,0.002) Mean 68.545/65.398/46.148 Stddev 28.562/27.932/5.227
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 4(0.000,0.000) Mean 137.000/122.500/122.500 Stddev 24.180/3.109/3.109
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 46(0.001,0.001) Mean 181.739/169.370/156.348 Stddev 35.627/21.183/19.194
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 7571(0.923,0.101) Mean 48.934/45.831/10.001 Stddev 4.567/4.593/0.040
Demand write L2COAL -- Num 452(0.055,0.006) Mean 118.139/113.597/41.673 Stddev 66.438/65.815/28.558
Demand write DIR_LH_NOCOHE -- Num 144(0.018,0.002) Mean 128.708/123.438/44.014 Stddev 43.563/43.280/0.117
Demand write DIR_LH_RCOHE -- Num 33(0.004,0.000) Mean 281.485/275.879/131.576 Stddev 45.752/48.974/17.050
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 4(0.000,0.000) Mean 135.750/121.750/121.750 Stddev 4.031/0.500/0.500
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.002
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.101
Avail loss from Branch time: 0.005
Avail loss from FPU time: 0.461
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.080
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.008 excepts: 0.000



PROCESSOR 5 Phase 1 STATISTICS: 
Start cycle: 61585752		icount: 5936
End cycle: 61711278		icount: 207940

Statistics Record Active list size:
   Number of samples = 125526,   Max Value = 64,   Min Value = 2
   Sampling interval = 125525,   Sampling rate = 1.00001
   Mean = 63.6711,   Standard Deviation = 1.60211
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    17.000 ( 0.01%) |
     8.000    30.000 ( 0.02%) |
    16.000    43.000 ( 0.03%) |
    24.000    13.000 ( 0.01%) |
    32.000     9.000 ( 0.01%) |
    40.000     9.000 ( 0.01%) |
    48.000    25.000 ( 0.02%) |
    56.000    19028.000 (15.16%) |*******
    64.000    106352.000 (84.73%) |******************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 125526,   Max Value = 5,   Min Value = 0
   Sampling interval = 125525,   Sampling rate = 1.00001
   Mean = 0.447828,   Standard Deviation = 1.04159
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 125526,   Max Value = 11,   Min Value = 0
   Sampling interval = 125525,   Sampling rate = 1.00001
   Mean = 0.836751,   Standard Deviation = 1.01505
End of Report


Statistics Record Load queue size:
   Number of samples = 125526,   Max Value = 30,   Min Value = 0
   Sampling interval = 125525,   Sampling rate = 1.00001
   Mean = 4.87482,   Standard Deviation = 2.08353
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    41782.000 (33.29%) |****************
     4.000    67531.000 (53.80%) |**************************
     8.000    15675.000 (12.49%) |******
    12.000    258.000 ( 0.21%) |
    16.000    31.000 ( 0.02%) |
    20.000    12.000 ( 0.01%) |
    24.000    10.000 ( 0.01%) |
    28.000    227.000 ( 0.18%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 9569, BPB Bad predictions: 146, BPB Prediction rate: 0.984972
RAS Good predictions: 6, RAS Bad predictions: 2, RAS Prediction rate: 0.750000
Loads issued: 96678, speced: 16381, limbos: 16379, unlimbos: 16379, redos: 0, kills: 0
Memory unit fwds: 68, Virtual store buffer fwds: 14 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 148,   Max Value = 63,   Min Value = 0
   Sampling interval = 125519,   Sampling rate = 0.0011791
   Mean = 9.69595,   Standard Deviation = 9.13888
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 13,   Min Value = 13
   Sampling interval = 125526,   Sampling rate = 7.96648e-06
   Mean = 13,   Standard Deviation = 0
End of Report

ALU utilization: 25.3%
FPU utilization: 13.1%
Addr. gen. utilization: 41.9%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 125526,   Sampling rate = 7.96648e-06
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 66229(0.989,0.881) Mean 8.149/5.521/1.000 Stddev 13.664/13.118/0.000
Demand read L1COAL -- Num 49(0.001,0.001) Mean 98.694/91.612/91.163 Stddev 68.137/63.810/64.412
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 458(0.007,0.006) Mean 26.777/24.465/10.400 Stddev 20.039/19.882/0.490
Demand read L2COAL -- Num 2(0.000,0.000) Mean 132.000/123.000/123.000 Stddev 0.000/0.000/0.000
Demand read DIR_LH_NOCOHE -- Num 176(0.003,0.002) Mean 67.994/64.960/45.909 Stddev 28.429/27.839/5.133
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 4(0.000,0.000) Mean 135.000/120.500/120.500 Stddev 24.685/1.915/1.915
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 42(0.001,0.001) Mean 174.071/166.286/152.024 Stddev 28.036/17.767/11.285
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 7568(0.923,0.101) Mean 48.753/45.716/10.001 Stddev 4.039/4.098/0.023
Demand write L2COAL -- Num 456(0.056,0.006) Mean 117.686/113.217/41.741 Stddev 66.157/65.562/28.683
Demand write DIR_LH_NOCOHE -- Num 144(0.018,0.002) Mean 128.250/123.069/44.056 Stddev 43.059/42.637/0.667
Demand write DIR_LH_RCOHE -- Num 31(0.004,0.000) Mean 281.452/277.581/127.194 Stddev 47.862/49.396/12.208
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.002
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.095
Avail loss from Branch time: 0.006
Avail loss from FPU time: 0.460
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.080
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.007 excepts: 0.000



PROCESSOR 3 Phase 1 STATISTICS: 
Start cycle: 61585879		icount: 8501
End cycle: 61711341		icount: 206380

Statistics Record Active list size:
   Number of samples = 125462,   Max Value = 64,   Min Value = 2
   Sampling interval = 125461,   Sampling rate = 1.00001
   Mean = 63.689,   Standard Deviation = 1.58628
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    17.000 ( 0.01%) |
     8.000    30.000 ( 0.02%) |
    16.000    43.000 ( 0.03%) |
    24.000    13.000 ( 0.01%) |
    32.000     9.000 ( 0.01%) |
    40.000     9.000 ( 0.01%) |
    48.000    19.000 ( 0.02%) |
    56.000    18354.000 (14.63%) |*******
    64.000    106968.000 (85.26%) |******************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 125462,   Max Value = 5,   Min Value = 0
   Sampling interval = 125461,   Sampling rate = 1.00001
   Mean = 0.391991,   Standard Deviation = 0.942509
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 125462,   Max Value = 14,   Min Value = 0
   Sampling interval = 125461,   Sampling rate = 1.00001
   Mean = 0.893027,   Standard Deviation = 1.26107
End of Report


Statistics Record Load queue size:
   Number of samples = 125462,   Max Value = 30,   Min Value = 0
   Sampling interval = 125461,   Sampling rate = 1.00001
   Mean = 4.92766,   Standard Deviation = 2.19724
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    42115.000 (33.57%) |****************
     4.000    65829.000 (52.47%) |**************************
     8.000    16663.000 (13.28%) |******
    12.000    530.000 ( 0.42%) |
    16.000    32.000 ( 0.03%) |
    20.000    13.000 ( 0.01%) |
    24.000    10.000 ( 0.01%) |
    28.000    270.000 ( 0.22%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 9294, BPB Bad predictions: 146, BPB Prediction rate: 0.984534
RAS Good predictions: 6, RAS Bad predictions: 2, RAS Prediction rate: 0.750000
Loads issued: 95303, speced: 16649, limbos: 16646, unlimbos: 16646, redos: 0, kills: 0
Memory unit fwds: 78, Virtual store buffer fwds: 103 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 148,   Max Value = 63,   Min Value = 0
   Sampling interval = 125455,   Sampling rate = 0.00117971
   Mean = 9.69595,   Standard Deviation = 9.13888
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 13,   Min Value = 13
   Sampling interval = 125462,   Sampling rate = 7.97054e-06
   Mean = 13,   Standard Deviation = 0
End of Report

ALU utilization: 24.2%
FPU utilization: 13.1%
Addr. gen. utilization: 41.3%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 125462,   Sampling rate = 7.97054e-06
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 65611(0.984,0.876) Mean 8.211/5.610/1.000 Stddev 14.523/13.906/0.000
Demand read L1COAL -- Num 162(0.002,0.002) Mean 32.790/28.852/28.605 Stddev 49.369/46.669/46.776
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 680(0.010,0.009) Mean 26.507/22.900/10.343 Stddev 20.692/20.259/0.475
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 176(0.003,0.002) Mean 68.324/65.290/45.909 Stddev 29.854/29.292/5.133
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 4(0.000,0.000) Mean 134.500/120.000/120.000 Stddev 25.000/2.000/2.000
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 42(0.001,0.001) Mean 201.667/192.500/178.667 Stddev 41.944/30.638/25.732
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 7522(0.917,0.100) Mean 48.928/45.842/10.000 Stddev 4.389/4.441/0.016
Demand write L2COAL -- Num 499(0.061,0.007) Mean 127.361/122.768/50.653 Stddev 80.581/80.070/39.722
Demand write DIR_LH_NOCOHE -- Num 144(0.018,0.002) Mean 131.542/126.000/44.021 Stddev 53.000/52.150/0.250
Demand write DIR_LH_RCOHE -- Num 35(0.004,0.000) Mean 312.457/307.943/148.314 Stddev 81.607/83.142/25.253
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.001
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.104
Avail loss from Branch time: 0.006
Avail loss from FPU time: 0.461
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.080
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.007 excepts: 0.000



PROCESSOR 7 Phase 1 STATISTICS: 
Start cycle: 61586066		icount: 4691
End cycle: 61711467		icount: 212432

Statistics Record Active list size:
   Number of samples = 125401,   Max Value = 64,   Min Value = 2
   Sampling interval = 125400,   Sampling rate = 1.00001
   Mean = 63.6639,   Standard Deviation = 1.59435
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    17.000 ( 0.01%) |
     8.000    30.000 ( 0.02%) |
    16.000    42.000 ( 0.03%) |
    24.000    13.000 ( 0.01%) |
    32.000     9.000 ( 0.01%) |
    40.000    10.000 ( 0.01%) |
    48.000    19.000 ( 0.02%) |
    56.000    20021.000 (15.97%) |*******
    64.000    105240.000 (83.92%) |*****************************************
End of Report


Statistics Record Speculation level:
   Number of samples = 125401,   Max Value = 5,   Min Value = 0
   Sampling interval = 125400,   Sampling rate = 1.00001
   Mean = 0.505498,   Standard Deviation = 1.13129
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 125401,   Max Value = 10,   Min Value = 0
   Sampling interval = 125400,   Sampling rate = 1.00001
   Mean = 0.78257,   Standard Deviation = 0.834434
End of Report


Statistics Record Load queue size:
   Number of samples = 125401,   Max Value = 30,   Min Value = 0
   Sampling interval = 125400,   Sampling rate = 1.00001
   Mean = 4.95826,   Standard Deviation = 2.0346
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    39561.000 (31.55%) |***************
     4.000    68704.000 (54.79%) |***************************
     8.000    16268.000 (12.97%) |******
    12.000    682.000 ( 0.54%) |
    16.000    41.000 ( 0.03%) |
    20.000    23.000 ( 0.02%) |
    24.000    19.000 ( 0.02%) |
    28.000    103.000 ( 0.08%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 9952, BPB Bad predictions: 146, BPB Prediction rate: 0.985542
RAS Good predictions: 6, RAS Bad predictions: 2, RAS Prediction rate: 0.750000
Loads issued: 98585, speced: 16807, limbos: 16789, unlimbos: 16785, redos: 0, kills: 0
Memory unit fwds: 47, Virtual store buffer fwds: 8 Partial overlaps: 0

Statistics Record Bad prediction flushes:
   Number of samples = 148,   Max Value = 63,   Min Value = 0
   Sampling interval = 125394,   Sampling rate = 0.00118028
   Mean = 9.61486,   Standard Deviation = 9.18185
End of Report

Exceptions: 1
Soft Exceptions: 0
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 0 underflows: 0
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 1,   Max Value = 13,   Min Value = 13
   Sampling interval = 125401,   Sampling rate = 7.97442e-06
   Mean = 13,   Standard Deviation = 0
End of Report

ALU utilization: 26.9%
FPU utilization: 13.1%
Addr. gen. utilization: 42.7%

Statistics Record Waiting for exceptions:
   Number of samples = 1,   Max Value = 0,   Min Value = 0
   Sampling interval = 125401,   Sampling rate = 7.97442e-06
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 65968(0.979,0.873) Mean 8.138/5.377/1.000 Stddev 12.684/12.140/0.000
Demand read L1COAL -- Num 312(0.005,0.004) Mean 20.433/17.035/16.840 Stddev 33.330/30.903/30.892
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 863(0.013,0.011) Mean 25.275/22.302/10.306 Stddev 19.743/20.037/0.461
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 191(0.003,0.003) Mean 68.236/64.775/46.262 Stddev 27.174/25.951/5.511
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 4(0.000,0.000) Mean 137.500/120.500/120.500 Stddev 31.000/3.000/3.000
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 18(0.000,0.000) Mean 171.833/163.889/150.111 Stddev 12.650/15.800/3.546
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 7684(0.937,0.102) Mean 49.102/45.970/10.000 Stddev 5.172/5.205/0.000
Demand write L2COAL -- Num 354(0.043,0.005) Mean 108.048/103.867/35.449 Stddev 54.676/53.956/24.610
Demand write DIR_LH_NOCOHE -- Num 144(0.018,0.002) Mean 121.389/117.042/44.021 Stddev 31.508/31.849/0.250
Demand write DIR_LH_RCOHE -- Num 18(0.002,0.000) Mean 272.611/265.833/133.000 Stddev 53.714/56.274/19.769
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.002
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.077
Avail loss from Branch time: 0.010
Avail loss from FPU time: 0.462
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.080
Efficiency loss from Unpredicted branch: 0.000
Efficiency loss from Shadow mappers full: 0.000
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.007 excepts: 0.000



PROCESSOR 0 Phase 2 STATISTICS: 
Start cycle: 61710760		icount: 158339004
End cycle: 225630211		icount: 563694431

Statistics Record Active list size:
   Number of samples = 160939202,   Max Value = 64,   Min Value = 1
   Sampling interval = 1.63919e+08,   Sampling rate = 0.981819
   Mean = 49.3481,   Standard Deviation = 20.1399
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5721490.000 ( 3.56%) |*
     8.000    14429919.000 ( 8.97%) |****
    16.000    9240297.000 ( 5.74%) |**
    24.000    8205513.000 ( 5.10%) |**
    32.000    7209792.000 ( 4.48%) |**
    40.000    6154142.000 ( 3.82%) |*
    48.000    9018838.000 ( 5.60%) |**
    56.000    32784235.000 (20.37%) |**********
    64.000    68174976.000 (42.36%) |*********************
End of Report


Statistics Record Speculation level:
   Number of samples = 160939202,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.63919e+08,   Sampling rate = 0.981819
   Mean = 2.14295,   Standard Deviation = 1.44607
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 160939202,   Max Value = 5,   Min Value = 0
   Sampling interval = 1.63919e+08,   Sampling rate = 0.981819
   Mean = 0.109262,   Standard Deviation = 0.338296
End of Report


Statistics Record Load queue size:
   Number of samples = 160939202,   Max Value = 16,   Min Value = 0
   Sampling interval = 1.63919e+08,   Sampling rate = 0.981819
   Mean = 0.897863,   Standard Deviation = 1.15544
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    155314468.000 (96.51%) |************************************************
     4.000    5390390.000 ( 3.35%) |*
     8.000    179152.000 ( 0.11%) |
    12.000    34418.000 ( 0.02%) |
    16.000    20774.000 ( 0.01%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 25006610, BPB Bad predictions: 3258917, BPB Prediction rate: 0.884703
RAS Good predictions: 3323458, RAS Bad predictions: 1812137, RAS Prediction rate: 0.647142
Loads issued: 27264521, speced: 1557186, limbos: 1485856, unlimbos: 1450298, redos: 0, kills: 0
Memory unit fwds: 1948698, Virtual store buffer fwds: 0 Partial overlaps: 206033

Statistics Record Bad prediction flushes:
   Number of samples = 5069663,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.63919e+08,   Sampling rate = 0.0309278
   Mean = 11.9975,   Standard Deviation = 14.8732
End of Report

Exceptions: 1086421
Soft Exceptions: 1543
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 10387 underflows: 10388
Cycles since last graduation: 0

Statistics Record Exception flushes:
   Number of samples = 1086421,   Max Value = 63,   Min Value = 2
   Sampling interval = 1.63919e+08,   Sampling rate = 0.00662777
   Mean = 16.0781,   Standard Deviation = 6.44396
End of Report

ALU utilization: 96.3%
FPU utilization: 0.1%
Addr. gen. utilization: 15.8%

Statistics Record Waiting for exceptions:
   Number of samples = 1084878,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.63919e+08,   Sampling rate = 0.00661836
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 65810(0.958,0.958) Mean 4.744/1.029/1.000 Stddev 1.972/1.212/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 581(0.008,0.008) Mean 16.129/10.582/10.000 Stddev 4.485/1.921/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1962(0.029,0.029) Mean 232.242/225.157/152.436 Stddev 81.379/77.455/19.266
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 313(0.005,0.005) Mean 222.923/216.610/147.256 Stddev 74.349/71.317/3.164
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 3(1.000,0.000) Mean 143.667/132.333/132.333 Stddev 12.583/12.342/12.342
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.234
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.017
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.114
Efficiency loss from Unpredicted branch: 0.032
Efficiency loss from Shadow mappers full: 0.006
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.150 excepts: 0.043



PROCESSOR 1 Phase 2 STATISTICS: 
Start cycle: 61711033		icount: 210496
End cycle: 225630210		icount: 405531418

Statistics Record Active list size:
   Number of samples = 160930040,   Max Value = 64,   Min Value = 0
   Sampling interval = 1.63909e+08,   Sampling rate = 0.981826
   Mean = 49.345,   Standard Deviation = 20.1448
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5734749.000 ( 3.56%) |*
     8.000    14435461.000 ( 8.97%) |****
    16.000    9244641.000 ( 5.74%) |**
    24.000    8188145.000 ( 5.09%) |**
    32.000    7205585.000 ( 4.48%) |**
    40.000    6150619.000 ( 3.82%) |*
    48.000    9011935.000 ( 5.60%) |**
    56.000    32788876.000 (20.37%) |**********
    64.000    68170029.000 (42.36%) |*********************
End of Report


Statistics Record Speculation level:
   Number of samples = 160930040,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.63909e+08,   Sampling rate = 0.981826
   Mean = 2.14237,   Standard Deviation = 1.44528
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 160930040,   Max Value = 3,   Min Value = 0
   Sampling interval = 1.63909e+08,   Sampling rate = 0.981826
   Mean = 0.109267,   Standard Deviation = 0.338392
End of Report


Statistics Record Load queue size:
   Number of samples = 160930040,   Max Value = 16,   Min Value = 0
   Sampling interval = 1.63909e+08,   Sampling rate = 0.981826
   Mean = 0.897847,   Standard Deviation = 1.15545
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    155307115.000 (96.51%) |************************************************
     4.000    5388302.000 ( 3.35%) |*
     8.000    179431.000 ( 0.11%) |
    12.000    34418.000 ( 0.02%) |
    16.000    20774.000 ( 0.01%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 25006630, BPB Bad predictions: 3259710, BPB Prediction rate: 0.884679
RAS Good predictions: 3323612, RAS Bad predictions: 1812242, RAS Prediction rate: 0.647139
Loads issued: 27263335, speced: 1555056, limbos: 1484779, unlimbos: 1450037, redos: 0, kills: 0
Memory unit fwds: 1947519, Virtual store buffer fwds: 0 Partial overlaps: 204980

Statistics Record Bad prediction flushes:
   Number of samples = 5070392,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.63909e+08,   Sampling rate = 0.0309342
   Mean = 11.9901,   Standard Deviation = 14.8681
End of Report

Exceptions: 1086292
Soft Exceptions: 1414
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 10387 underflows: 10388
Cycles since last graduation: 10309

Statistics Record Exception flushes:
   Number of samples = 1086292,   Max Value = 63,   Min Value = 2
   Sampling interval = 1.63909e+08,   Sampling rate = 0.00662741
   Mean = 16.0742,   Standard Deviation = 6.43063
End of Report

ALU utilization: 96.3%
FPU utilization: 0.1%
Addr. gen. utilization: 15.8%

Statistics Record Waiting for exceptions:
   Number of samples = 1084878,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.63909e+08,   Sampling rate = 0.00661879
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 65702(0.957,0.957) Mean 4.733/1.019/1.000 Stddev 1.670/0.644/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 679(0.010,0.010) Mean 17.571/12.113/10.000 Stddev 11.905/11.148/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1960(0.029,0.029) Mean 227.245/220.287/149.086 Stddev 79.732/75.770/18.353
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 319(0.005,0.005) Mean 223.417/217.229/147.361 Stddev 74.352/71.243/3.606
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(1.000,0.000) Mean 150.000/140.000/140.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.234
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.017
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.114
Efficiency loss from Unpredicted branch: 0.032
Efficiency loss from Shadow mappers full: 0.006
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.150 excepts: 0.043



PROCESSOR 2 Phase 2 STATISTICS: 
Start cycle: 61711117		icount: 204796
End cycle: 225630210		icount: 405524906

Statistics Record Active list size:
   Number of samples = 160929530,   Max Value = 64,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.981826
   Mean = 49.3451,   Standard Deviation = 20.1448
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5734763.000 ( 3.56%) |*
     8.000    14435375.000 ( 8.97%) |****
    16.000    9244567.000 ( 5.74%) |**
    24.000    8187950.000 ( 5.09%) |**
    32.000    7205913.000 ( 4.48%) |**
    40.000    6150163.000 ( 3.82%) |*
    48.000    9011496.000 ( 5.60%) |**
    56.000    32789290.000 (20.37%) |**********
    64.000    68170013.000 (42.36%) |*********************
End of Report


Statistics Record Speculation level:
   Number of samples = 160929530,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.981826
   Mean = 2.14236,   Standard Deviation = 1.44525
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 160929530,   Max Value = 4,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.981826
   Mean = 0.109268,   Standard Deviation = 0.338396
End of Report


Statistics Record Load queue size:
   Number of samples = 160929530,   Max Value = 16,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.981826
   Mean = 0.897822,   Standard Deviation = 1.15538
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    155307676.000 (96.51%) |************************************************
     4.000    5387321.000 ( 3.35%) |*
     8.000    179341.000 ( 0.11%) |
    12.000    34418.000 ( 0.02%) |
    16.000    20774.000 ( 0.01%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 25006633, BPB Bad predictions: 3259709, BPB Prediction rate: 0.884679
RAS Good predictions: 3323618, RAS Bad predictions: 1812242, RAS Prediction rate: 0.647140
Loads issued: 27263282, speced: 1555056, limbos: 1484779, unlimbos: 1450037, redos: 0, kills: 0
Memory unit fwds: 1947549, Virtual store buffer fwds: 0 Partial overlaps: 204980

Statistics Record Bad prediction flushes:
   Number of samples = 5070391,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.0309343
   Mean = 11.9899,   Standard Deviation = 14.868
End of Report

Exceptions: 1086292
Soft Exceptions: 1414
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 10387 underflows: 10388
Cycles since last graduation: 10735

Statistics Record Exception flushes:
   Number of samples = 1086292,   Max Value = 63,   Min Value = 2
   Sampling interval = 1.63908e+08,   Sampling rate = 0.00662744
   Mean = 16.0742,   Standard Deviation = 6.43063
End of Report

ALU utilization: 96.3%
FPU utilization: 0.1%
Addr. gen. utilization: 15.8%

Statistics Record Waiting for exceptions:
   Number of samples = 1084878,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.00661881
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 65593(0.956,0.956) Mean 4.729/1.016/1.000 Stddev 1.677/0.674/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 755(0.011,0.011) Mean 17.942/12.432/10.000 Stddev 12.265/10.789/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 1(0.000,0.000) Mean 47.000/44.000/44.000 Stddev NaN/NaN/NaN
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1654(0.024,0.024) Mean 217.227/210.237/143.129 Stddev 74.452/70.452/12.899
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 626(0.009,0.009) Mean 248.492/242.072/163.419 Stddev 86.586/83.302/16.506
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(0.500,0.000) Mean 164.000/151.000/149.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 1(0.500,0.000) Mean 138.000/122.000/122.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.234
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.017
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.114
Efficiency loss from Unpredicted branch: 0.032
Efficiency loss from Shadow mappers full: 0.006
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.150 excepts: 0.043



PROCESSOR 3 Phase 2 STATISTICS: 
Start cycle: 61711350		icount: 206401
End cycle: 225630210		icount: 405525361

Statistics Record Active list size:
   Number of samples = 160929350,   Max Value = 64,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.981826
   Mean = 49.3451,   Standard Deviation = 20.1447
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5734782.000 ( 3.56%) |*
     8.000    14435118.000 ( 8.97%) |****
    16.000    9243023.000 ( 5.74%) |**
    24.000    8189728.000 ( 5.09%) |**
    32.000    7206354.000 ( 4.48%) |**
    40.000    6150380.000 ( 3.82%) |*
    48.000    9011111.000 ( 5.60%) |**
    56.000    32788754.000 (20.37%) |**********
    64.000    68170100.000 (42.36%) |*********************
End of Report


Statistics Record Speculation level:
   Number of samples = 160929350,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.981826
   Mean = 2.14233,   Standard Deviation = 1.4452
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 160929350,   Max Value = 3,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.981826
   Mean = 0.109267,   Standard Deviation = 0.338393
End of Report


Statistics Record Load queue size:
   Number of samples = 160929350,   Max Value = 16,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.981826
   Mean = 0.897831,   Standard Deviation = 1.15542
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    155307300.000 (96.51%) |************************************************
     4.000    5387068.000 ( 3.35%) |*
     8.000    179790.000 ( 0.11%) |
    12.000    34418.000 ( 0.02%) |
    16.000    20774.000 ( 0.01%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 25006551, BPB Bad predictions: 3259649, BPB Prediction rate: 0.884680
RAS Good predictions: 3323603, RAS Bad predictions: 1812357, RAS Prediction rate: 0.647124
Loads issued: 27263223, speced: 1555057, limbos: 1484780, unlimbos: 1450038, redos: 0, kills: 0
Memory unit fwds: 1947612, Virtual store buffer fwds: 0 Partial overlaps: 204980

Statistics Record Bad prediction flushes:
   Number of samples = 5070446,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.0309347
   Mean = 11.9896,   Standard Deviation = 14.8678
End of Report

Exceptions: 1086292
Soft Exceptions: 1414
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 10387 underflows: 10388
Cycles since last graduation: 10682

Statistics Record Exception flushes:
   Number of samples = 1086292,   Max Value = 63,   Min Value = 2
   Sampling interval = 1.63908e+08,   Sampling rate = 0.00662744
   Mean = 16.0742,   Standard Deviation = 6.43063
End of Report

ALU utilization: 96.3%
FPU utilization: 0.1%
Addr. gen. utilization: 15.8%

Statistics Record Waiting for exceptions:
   Number of samples = 1084878,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.00661882
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 65596(0.956,0.956) Mean 4.729/1.017/1.000 Stddev 1.697/0.722/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 741(0.011,0.011) Mean 17.621/11.889/10.000 Stddev 9.712/4.000/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 10(0.000,0.000) Mean 70.800/49.900/46.600 Stddev 51.064/8.569/8.222
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 2285(0.033,0.033) Mean 225.735/218.747/148.474 Stddev 78.864/74.795/15.908
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(1.000,0.000) Mean 150.000/140.000/140.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.234
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.017
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.114
Efficiency loss from Unpredicted branch: 0.032
Efficiency loss from Shadow mappers full: 0.006
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.150 excepts: 0.043



PROCESSOR 4 Phase 2 STATISTICS: 
Start cycle: 61710985		icount: 199262
End cycle: 225630210		icount: 405518389

Statistics Record Active list size:
   Number of samples = 160929651,   Max Value = 64,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.981826
   Mean = 49.3451,   Standard Deviation = 20.1447
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5734787.000 ( 3.56%) |*
     8.000    14435149.000 ( 8.97%) |****
    16.000    9243336.000 ( 5.74%) |**
    24.000    8189298.000 ( 5.09%) |**
    32.000    7206325.000 ( 4.48%) |**
    40.000    6150415.000 ( 3.82%) |*
    48.000    9011206.000 ( 5.60%) |**
    56.000    32788786.000 (20.37%) |**********
    64.000    68170349.000 (42.36%) |*********************
End of Report


Statistics Record Speculation level:
   Number of samples = 160929651,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.981826
   Mean = 2.14233,   Standard Deviation = 1.44521
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 160929651,   Max Value = 5,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.981826
   Mean = 0.109269,   Standard Deviation = 0.338401
End of Report


Statistics Record Load queue size:
   Number of samples = 160929651,   Max Value = 16,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.981826
   Mean = 0.897812,   Standard Deviation = 1.15534
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    155308552.000 (96.51%) |************************************************
     4.000    5386490.000 ( 3.35%) |*
     8.000    179417.000 ( 0.11%) |
    12.000    34418.000 ( 0.02%) |
    16.000    20774.000 ( 0.01%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 25006584, BPB Bad predictions: 3259652, BPB Prediction rate: 0.884680
RAS Good predictions: 3323597, RAS Bad predictions: 1812335, RAS Prediction rate: 0.647126
Loads issued: 27263232, speced: 1555057, limbos: 1484780, unlimbos: 1450038, redos: 0, kills: 0
Memory unit fwds: 1947602, Virtual store buffer fwds: 0 Partial overlaps: 204980

Statistics Record Bad prediction flushes:
   Number of samples = 5070427,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.0309345
   Mean = 11.9897,   Standard Deviation = 14.8678
End of Report

Exceptions: 1086292
Soft Exceptions: 1414
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 10387 underflows: 10388
Cycles since last graduation: 10746

Statistics Record Exception flushes:
   Number of samples = 1086292,   Max Value = 63,   Min Value = 2
   Sampling interval = 1.63908e+08,   Sampling rate = 0.00662743
   Mean = 16.0742,   Standard Deviation = 6.43063
End of Report

ALU utilization: 96.3%
FPU utilization: 0.1%
Addr. gen. utilization: 15.8%

Statistics Record Waiting for exceptions:
   Number of samples = 1084878,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.63908e+08,   Sampling rate = 0.0066188
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 65593(0.956,0.956) Mean 4.729/1.017/1.000 Stddev 1.703/0.734/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 735(0.011,0.011) Mean 17.497/11.903/10.000 Stddev 8.130/4.079/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 12(0.000,0.000) Mean 73.333/59.083/45.083 Stddev 50.593/41.029/2.610
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1653(0.024,0.024) Mean 224.822/218.013/147.927 Stddev 77.635/74.297/12.819
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 636(0.009,0.009) Mean 224.349/217.914/148.706 Stddev 76.906/72.578/6.408
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(0.333,0.000) Mean 155.000/142.000/142.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 2(0.667,0.000) Mean 143.500/133.500/133.500 Stddev 10.607/10.607/10.607
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.234
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.017
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.114
Efficiency loss from Unpredicted branch: 0.032
Efficiency loss from Shadow mappers full: 0.006
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.150 excepts: 0.043



PROCESSOR 5 Phase 2 STATISTICS: 
Start cycle: 61711287		icount: 207961
End cycle: 225630210		icount: 405527724

Statistics Record Active list size:
   Number of samples = 160919074,   Max Value = 64,   Min Value = 0
   Sampling interval = 1.63898e+08,   Sampling rate = 0.981825
   Mean = 49.3441,   Standard Deviation = 20.1451
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5734810.000 ( 3.56%) |*
     8.000    14435299.000 ( 8.97%) |****
    16.000    9243641.000 ( 5.74%) |**
    24.000    8188993.000 ( 5.09%) |**
    32.000    7206402.000 ( 4.48%) |**
    40.000    6150329.000 ( 3.82%) |*
    48.000    9011254.000 ( 5.60%) |**
    56.000    32788759.000 (20.38%) |**********
    64.000    68159587.000 (42.36%) |*********************
End of Report


Statistics Record Speculation level:
   Number of samples = 160919074,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.63898e+08,   Sampling rate = 0.981825
   Mean = 2.14248,   Standard Deviation = 1.44516
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 160919074,   Max Value = 2,   Min Value = 0
   Sampling interval = 1.63898e+08,   Sampling rate = 0.981825
   Mean = 0.109274,   Standard Deviation = 0.338401
End of Report


Statistics Record Load queue size:
   Number of samples = 160919074,   Max Value = 16,   Min Value = 0
   Sampling interval = 1.63898e+08,   Sampling rate = 0.981825
   Mean = 0.897582,   Standard Deviation = 1.15498
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    155302830.000 (96.51%) |************************************************
     4.000    5381472.000 ( 3.34%) |*
     8.000    179580.000 ( 0.11%) |
    12.000    34418.000 ( 0.02%) |
    16.000    20774.000 ( 0.01%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 25006596, BPB Bad predictions: 3259673, BPB Prediction rate: 0.884680
RAS Good predictions: 3323604, RAS Bad predictions: 1812320, RAS Prediction rate: 0.647129
Loads issued: 27263264, speced: 1555057, limbos: 1484780, unlimbos: 1450038, redos: 0, kills: 0
Memory unit fwds: 1947586, Virtual store buffer fwds: 0 Partial overlaps: 204980

Statistics Record Bad prediction flushes:
   Number of samples = 5070433,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.63898e+08,   Sampling rate = 0.0309365
   Mean = 11.9898,   Standard Deviation = 14.8679
End of Report

Exceptions: 1086292
Soft Exceptions: 1414
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 10387 underflows: 10388
Cycles since last graduation: 21021

Statistics Record Exception flushes:
   Number of samples = 1086292,   Max Value = 63,   Min Value = 2
   Sampling interval = 1.63898e+08,   Sampling rate = 0.00662786
   Mean = 16.0742,   Standard Deviation = 6.43063
End of Report

ALU utilization: 96.4%
FPU utilization: 0.1%
Addr. gen. utilization: 15.8%

Statistics Record Waiting for exceptions:
   Number of samples = 1084878,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.63898e+08,   Sampling rate = 0.00661923
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 65597(0.956,0.956) Mean 4.729/1.017/1.000 Stddev 1.697/0.722/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 735(0.011,0.011) Mean 17.435/11.878/10.000 Stddev 8.065/3.951/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 11(0.000,0.000) Mean 61.818/46.818/44.727 Stddev 34.833/3.311/2.412
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1977(0.029,0.029) Mean 217.026/210.060/142.839 Stddev 77.105/73.064/16.584
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 313(0.005,0.005) Mean 224.208/217.939/147.300 Stddev 74.513/71.284/3.258
Demand write UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.234
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.017
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.114
Efficiency loss from Unpredicted branch: 0.032
Efficiency loss from Shadow mappers full: 0.006
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.150 excepts: 0.043



PROCESSOR 6 Phase 2 STATISTICS: 
Start cycle: 61711243		icount: 202905
End cycle: 225630210		icount: 405522755

Statistics Record Active list size:
   Number of samples = 160901122,   Max Value = 64,   Min Value = 0
   Sampling interval = 1.6388e+08,   Sampling rate = 0.981823
   Mean = 49.3425,   Standard Deviation = 20.1456
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5734809.000 ( 3.56%) |*
     8.000    14435329.000 ( 8.97%) |****
    16.000    9243983.000 ( 5.75%) |**
    24.000    8188545.000 ( 5.09%) |**
    32.000    7206298.000 ( 4.48%) |**
    40.000    6150318.000 ( 3.82%) |*
    48.000    9011334.000 ( 5.60%) |**
    56.000    32788873.000 (20.38%) |**********
    64.000    68141633.000 (42.35%) |*********************
End of Report


Statistics Record Speculation level:
   Number of samples = 160901122,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.6388e+08,   Sampling rate = 0.981823
   Mean = 2.14272,   Standard Deviation = 1.44507
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 160901122,   Max Value = 4,   Min Value = 0
   Sampling interval = 1.6388e+08,   Sampling rate = 0.981823
   Mean = 0.109287,   Standard Deviation = 0.338422
End of Report


Statistics Record Load queue size:
   Number of samples = 160901122,   Max Value = 16,   Min Value = 0
   Sampling interval = 1.6388e+08,   Sampling rate = 0.981823
   Mean = 0.897161,   Standard Deviation = 1.15424
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    155294670.000 (96.52%) |************************************************
     4.000    5372045.000 ( 3.34%) |*
     8.000    179215.000 ( 0.11%) |
    12.000    34418.000 ( 0.02%) |
    16.000    20774.000 ( 0.01%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 25006626, BPB Bad predictions: 3259677, BPB Prediction rate: 0.884680
RAS Good predictions: 3323600, RAS Bad predictions: 1812297, RAS Prediction rate: 0.647131
Loads issued: 27263266, speced: 1555057, limbos: 1484780, unlimbos: 1450038, redos: 0, kills: 0
Memory unit fwds: 1947576, Virtual store buffer fwds: 0 Partial overlaps: 204980

Statistics Record Bad prediction flushes:
   Number of samples = 5070414,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.6388e+08,   Sampling rate = 0.0309398
   Mean = 11.9898,   Standard Deviation = 14.8679
End of Report

Exceptions: 1086292
Soft Exceptions: 1414
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 10387 underflows: 10388
Cycles since last graduation: 39017

Statistics Record Exception flushes:
   Number of samples = 1086292,   Max Value = 63,   Min Value = 2
   Sampling interval = 1.6388e+08,   Sampling rate = 0.00662858
   Mean = 16.0742,   Standard Deviation = 6.43063
End of Report

ALU utilization: 96.4%
FPU utilization: 0.1%
Addr. gen. utilization: 15.8%

Statistics Record Waiting for exceptions:
   Number of samples = 1084878,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.6388e+08,   Sampling rate = 0.00661996
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 65593(0.956,0.956) Mean 4.729/1.017/1.000 Stddev 1.697/0.722/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 735(0.011,0.011) Mean 17.490/11.899/10.000 Stddev 8.098/4.021/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 12(0.000,0.000) Mean 60.833/46.583/44.667 Stddev 33.387/3.260/2.309
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 1960(0.029,0.029) Mean 202.922/196.409/133.554 Stddev 70.808/67.013/12.340
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 329(0.005,0.005) Mean 221.842/215.185/147.219 Stddev 74.623/71.143/2.504
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(0.500,0.000) Mean 164.000/151.000/149.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 1(0.500,0.000) Mean 138.000/122.000/122.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.234
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.017
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.114
Efficiency loss from Unpredicted branch: 0.032
Efficiency loss from Shadow mappers full: 0.006
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.150 excepts: 0.043



PROCESSOR 7 Phase 2 STATISTICS: 
Start cycle: 61711476		icount: 212453
End cycle: 225630210		icount: 405533126

Statistics Record Active list size:
   Number of samples = 160910784,   Max Value = 64,   Min Value = 0
   Sampling interval = 1.6389e+08,   Sampling rate = 0.981824
   Mean = 49.3432,   Standard Deviation = 20.1454
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    5734841.000 ( 3.56%) |*
     8.000    14435495.000 ( 8.97%) |****
    16.000    9244287.000 ( 5.74%) |**
    24.000    8188369.000 ( 5.09%) |**
    32.000    7206440.000 ( 4.48%) |**
    40.000    6150184.000 ( 3.82%) |*
    48.000    9011421.000 ( 5.60%) |**
    56.000    32788757.000 (20.38%) |**********
    64.000    68150990.000 (42.35%) |*********************
End of Report


Statistics Record Speculation level:
   Number of samples = 160910784,   Max Value = 8,   Min Value = 0
   Sampling interval = 1.6389e+08,   Sampling rate = 0.981824
   Mean = 2.1426,   Standard Deviation = 1.44513
End of Report


Statistics Record Virtual Store Buffer size:
   Number of samples = 160910784,   Max Value = 3,   Min Value = 0
   Sampling interval = 1.6389e+08,   Sampling rate = 0.981824
   Mean = 0.10928,   Standard Deviation = 0.33841
End of Report


Statistics Record Load queue size:
   Number of samples = 160910784,   Max Value = 16,   Min Value = 0
   Sampling interval = 1.6389e+08,   Sampling rate = 0.981824
   Mean = 0.897386,   Standard Deviation = 1.15463
      Bin         Value
      ---         -----
       -       0.000 ( 0.00%) |
     0.000    155298920.000 (96.51%) |************************************************
     4.000    5377376.000 ( 3.34%) |*
     8.000    179296.000 ( 0.11%) |
    12.000    34418.000 ( 0.02%) |
    16.000    20774.000 ( 0.01%) |
    20.000     0.000 ( 0.00%) |
    24.000     0.000 ( 0.00%) |
    28.000     0.000 ( 0.00%) |
    32.000     0.000 ( 0.00%) |
End of Report

BPB Good predictions: 25006642, BPB Bad predictions: 3259697, BPB Prediction rate: 0.884679
RAS Good predictions: 3323629, RAS Bad predictions: 1812265, RAS Prediction rate: 0.647137
Loads issued: 27263343, speced: 1555057, limbos: 1484780, unlimbos: 1450038, redos: 0, kills: 0
Memory unit fwds: 1947562, Virtual store buffer fwds: 0 Partial overlaps: 204980

Statistics Record Bad prediction flushes:
   Number of samples = 5070402,   Max Value = 63,   Min Value = 0
   Sampling interval = 1.6389e+08,   Sampling rate = 0.0309379
   Mean = 11.99,   Standard Deviation = 14.868
End of Report

Exceptions: 1086292
Soft Exceptions: 1414
SL Soft Exceptions: 0
SL Soft Exceptions (replacements): 0
SL Footnote 5 occurences: 0
Window overflows: 10387 underflows: 10388
Cycles since last graduation: 29122

Statistics Record Exception flushes:
   Number of samples = 1086292,   Max Value = 63,   Min Value = 2
   Sampling interval = 1.6389e+08,   Sampling rate = 0.00662819
   Mean = 16.0742,   Standard Deviation = 6.43063
End of Report

ALU utilization: 96.4%
FPU utilization: 0.1%
Addr. gen. utilization: 15.8%

Statistics Record Waiting for exceptions:
   Number of samples = 1084878,   Max Value = 0,   Min Value = 0
   Sampling interval = 1.6389e+08,   Sampling rate = 0.00661957
   Mean = 0,   Standard Deviation = 0
End of Report

Demand read UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L1HIT -- Num 65605(0.956,0.956) Mean 4.729/1.017/1.000 Stddev 1.720/0.772/0.000
Demand read L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read L2HIT -- Num 751(0.011,0.011) Mean 17.028/11.642/10.000 Stddev 4.859/2.742/0.000
Demand read L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_LH_NOCOHE -- Num 6(0.000,0.000) Mean 54.333/49.167/45.333 Stddev 3.615/2.714/3.266
Demand read DIR_LH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_NOCOHE -- Num 2278(0.033,0.033) Mean 213.152/206.425/140.134 Stddev 76.008/72.302/17.716
Demand read DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand read CACHE_TO_CACHE -- Num 1(0.000,0.000) Mean 153.000/147.000/147.000 Stddev NaN/NaN/NaN
Demand write UNKNOWN -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L1COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write WBCOAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2HIT -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write L2COAL -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_LH_RCOHE -- Num 1(1.000,0.000) Mean 150.000/140.000/140.000 Stddev NaN/NaN/NaN
Demand write DIR_RH_NOCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_LCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write DIR_RH_RCOHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand write CACHE_TO_CACHE -- Num 0(0.000,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw UNKNOWN -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L1COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw WBCOAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2HIT -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw L2COAL -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_LH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_NOCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_LCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw DIR_RH_RCOHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Demand rmw CACHE_TO_CACHE -- Num 0(NaN,0.000) Mean NaN/NaN/NaN Stddev NaN/NaN/NaN
Pref sh UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref sh L1HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L1COAL -- Num 0 Mean NaN Stddev NaN
Pref sh WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref sh L2HIT -- Num 0 Mean NaN Stddev NaN
Pref sh L2COAL -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref sh CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN
Pref excl UNKNOWN -- Num 0 Mean NaN Stddev NaN
Pref excl L1HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L1COAL -- Num 0 Mean NaN Stddev NaN
Pref excl WBCOAL -- Num 0 Mean NaN Stddev NaN
Pref excl L2HIT -- Num 0 Mean NaN Stddev NaN
Pref excl L2COAL -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_LH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_NOCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_LCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl DIR_RH_RCOHE -- Num 0 Mean NaN Stddev NaN
Pref excl CACHE_TO_CACHE -- Num 0 Mean NaN Stddev NaN

Avail loss from ALU time: 0.234
Avail loss from User 1 time: 0.000
Avail loss from User 2 time: 0.000
Avail loss from User 3 time: 0.000
Avail loss from User 4 time: 0.000
Avail loss from User 5 time: 0.000
Avail loss from User 6 time: 0.000
Avail loss from User 7 time: 0.000
Avail loss from User 8 time: 0.000
Avail loss from User 9 time: 0.000
Avail loss from Barrier time: 0.000
Avail loss from Spin time: 0.000
Avail loss from Acquire time: 0.000
Avail loss from Release time: 0.000
Avail loss from RMW time: 0.000
Avail loss from Write time: 0.000
Avail loss from Read time: 0.002
Avail loss from Branch time: 0.017
Avail loss from FPU time: 0.000
Avail loss from Except time: 0.000
Avail loss from MEMBAR time: 0.000
Avail loss from BUSY TIME: 0.000
Avail loss from Read miss time: 0.000
Avail loss from Write miss time: 0.000
Avail loss from RMW miss time: 0.000
Avail loss from Read L1 time: 0.000
Avail loss from Read L2 time: 0.000
Avail loss from Read localmem time: 0.000
Avail loss from Read remotemem time: 0.000
Avail loss from Write L1 time: 0.000
Avail loss from Write L2 time: 0.000
Avail loss from Write localmem time: 0.000
Avail loss from Write remotemem time: 0.000
Avail loss from RMW L1 time: 0.000
Avail loss from RMW L2 time: 0.000
Avail loss from RMW localmem time: 0.000
Avail loss from RMW remotemem time: 0.000
Avail loss from RMW Late PF time: 0.000
Avail loss from Write Late PF time: 0.000
Avail loss from Read Late PF time: 0.000

Efficiency loss from OK: 0.000
Efficiency loss from Branch in cycle: 0.114
Efficiency loss from Unpredicted branch: 0.032
Efficiency loss from Shadow mappers full: 0.006
Efficiency loss from Rename registers full: 0.000
Efficiency loss from Memory queue full: 0.000
Efficiency loss from Issue queue full: 0.000

Utility losses from misspecs: 0.150 excepts: 0.043



